
---------- Begin Simulation Statistics ----------
host_inst_rate                                 366144                       # Simulator instruction rate (inst/s)
host_mem_usage                                 402604                       # Number of bytes of host memory used
host_seconds                                    54.62                       # Real time elapsed on the host
host_tick_rate                              321433499                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.017558                       # Number of seconds simulated
sim_ticks                                 17557847500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            3304909                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 15489.473450                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 12702.749795                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                3214851                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     1394951000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.027250                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                90058                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              5979                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   1068034500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.025441                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           84079                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2822830                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 22965.489930                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 20529.363337                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2818411                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency     101484500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.001565                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                4419                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits              774                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency     74809000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.001291                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           3644                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 54812.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  69.359874                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              80                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      4385000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6127739                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 15839.151328                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 13027.866124                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6033262                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      1496435500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.015418                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 94477                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               6753                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   1142843500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.014316                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            87723                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.980727                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1004.264070                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6127739                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 15839.151328                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 13027.866124                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6033262                       # number of overall hits
system.cpu.dcache.overall_miss_latency     1496435500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.015418                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                94477                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              6753                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   1142843500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.014316                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           87723                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  85976                       # number of replacements
system.cpu.dcache.sampled_refs                  87000                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1004.264070                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6034309                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           502062782000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     3601                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       1                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           1                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           12207514                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 37388.888889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 38937.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               12207505                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency         336500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                    9                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency       311500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses               8                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               1356389.444444                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            12207514                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 37388.888889                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 38937.500000                       # average overall mshr miss latency
system.cpu.icache.demand_hits                12207505                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency          336500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_misses                     9                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  0                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency       311500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses                8                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.012816                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0              6.561564                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           12207514                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 37388.888889                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 38937.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               12207505                       # number of overall hits
system.cpu.icache.overall_miss_latency         336500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_misses                    9                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 0                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency       311500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses               8                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                      9                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                  6.561564                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12207505                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 57000.248110                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      1643545154                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 28834                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     2921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     66954.545455                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        58400                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         2910                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency               736500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.003766                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          584000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.003423                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    10                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      84088                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       68637.826087                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  53589.333933                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          81788                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              157867000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.027352                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         2300                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        77                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         119075500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.026425                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    2222                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     724                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    56901.933702                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40956.491713                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            41197000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       724                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency       29652500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  724                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     3601                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         3601                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           2.763910                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       87009                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        68629.813933                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   53610.887097                       # average overall mshr miss latency
system.l2.demand_hits                           84698                       # number of demand (read+write) hits
system.l2.demand_miss_latency               158603500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.026560                       # miss rate for demand accesses
system.l2.demand_misses                          2311                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         77                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          119659500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.025653                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                     2232                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.696915                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.045414                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  11418.255092                       # Average occupied blocks per context
system.l2.occ_blocks::1                    744.059145                       # Average occupied blocks per context
system.l2.overall_accesses                      87009                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       68629.813933                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  56756.732569                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          84698                       # number of overall hits
system.l2.overall_miss_latency              158603500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.026560                       # miss rate for overall accesses
system.l2.overall_misses                         2311                       # number of overall misses
system.l2.overall_mshr_hits                        77                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        1763204654                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.357044                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   31066                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.709371                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         20454                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         1967                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        31461                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            29317                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit          177                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          15411                       # number of replacements
system.l2.sampled_refs                          30535                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      12162.314237                       # Cycle average of tags in use
system.l2.total_refs                            84396                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             1554                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2972120                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2969257                       # DTB hits
system.switch_cpus.dtb.data_misses               2863                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1546660                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1543848                       # DTB read hits
system.switch_cpus.dtb.read_misses               2812                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1425460                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1425409                       # DTB write hits
system.switch_cpus.dtb.write_misses                51                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10002866                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10002865                       # ITB hits
system.switch_cpus.itb.fetch_misses                 1                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 27036092                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2972120                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2048665                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2109233                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       156987                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2129496                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        2281982                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1623752                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        92126                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      7627218                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.363342                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.782679                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3044259     39.91%     39.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2849489     37.36%     77.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       167854      2.20%     79.47% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        74426      0.98%     80.45% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       755190      9.90%     90.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       634512      8.32%     98.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6         5829      0.08%     98.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7         3533      0.05%     98.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        92126      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      7627218                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10398508                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1606582                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3004003                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       156983                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10398508                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      2685883                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.807960                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.807960                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles        18165                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          200                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       148592                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     14265586                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      4408297                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3199880                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       442907                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles          875                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3499627                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3493473                       # DTB hits
system.switch_cpus_1.dtb.data_misses             6154                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        1885249                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            1879351                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             5898                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1614378                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1614122                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             256                       # DTB write misses
system.switch_cpus_1.fetch.Branches           2281982                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2204647                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             5444231                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        41678                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             14499476                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        171166                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.282437                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2204647                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2048665                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.794578                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      8070125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.796685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.714869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4830542     59.86%     59.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         786412      9.74%     69.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         170473      2.11%     71.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          50531      0.63%     72.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         523305      6.48%     78.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         660508      8.18%     87.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          29832      0.37%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         502403      6.23%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8         516119      6.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      8070125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                  9477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1964219                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              852610                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.453689                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3499627                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1614378                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8637027                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11670404                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.764936                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6606777                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.444428                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11678842                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       169996                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles          1472                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      1973471                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       384927                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1689601                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     13179697                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      1885249                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       152713                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     11745225                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           76                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       442907                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles           85                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked          144                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       118221                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses        11119                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        11491                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       366888                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       292179                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        11491                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        27272                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       142724                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.237685                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.237685                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8360010     70.26%     70.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     70.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     70.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd            0      0.00%     70.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     70.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     70.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult            0      0.00%     70.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     70.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     70.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      1900107     15.97%     86.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1637822     13.77%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     11897939                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         4750                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000399                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu         4748     99.96%     99.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     99.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     99.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%     99.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     99.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     99.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%     99.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     99.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     99.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead            2      0.04%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      8070125                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.474319                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.312635                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2072978     25.69%     25.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2508856     31.09%     56.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      2293474     28.42%     85.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       179655      2.23%     87.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       848045     10.51%     97.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       136869      1.70%     99.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        25197      0.31%     99.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         4945      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          106      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      8070125                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.472590                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12327087                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        11897939                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2050397                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          862                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       794165                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2204648                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2204647                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               1                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       610992                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       563605                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      1973471                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1689601                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                8079602                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles        13039                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      6978824                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents          291                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      4456969                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents         4686                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          402                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18710164                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     14068444                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9192913                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3151927                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       442907                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles         5282                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      2214076                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts        10136                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                   239                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
