LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
 
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--USE ieee.numeric_std.ALL;
 
ENTITY TestBench IS
END TestBench;
 
ARCHITECTURE behavior OF TestBench IS 
 
    -- Component Declaration for the Unit Under Test (UUT)
 
    COMPONENT LCDinit
    PORT(
         DataPort : OUT  std_logic_vector(7 downto 0);
         EN : OUT  std_logic;
         RS : OUT  std_logic;
         clk : IN  std_logic;
         clkout : OUT  std_logic;
         Reset : IN  std_logic
        );
    END COMPONENT;
    

   --Inputs
   signal clk : std_logic := '0';
   signal Reset : std_logic := '0';

 	--Outputs
   signal DataPort : std_logic_vector(7 downto 0);
   signal EN : std_logic;
   signal RS : std_logic;
   signal clkout : std_logic;

   -- Clock period definitions
   constant clk_period : time := 10 ns;
   constant clkout_period : time := 10 ns;
 
BEGIN
 
	-- Instantiate the Unit Under Test (UUT)
   uut: LCDinit PORT MAP (
          DataPort => DataPort,
          EN => EN,
          RS => RS,
          clk => clk,
          clkout => clkout,
          Reset => Reset
        );

   -- Clock process definitions
   clk_process :process
   begin
		clk <= '0';
		wait for clk_period/2;
		clk <= '1';
		wait for clk_period/2;
   end process;
 
   clkout_process :process
   begin
		clkout <= '0';
		wait for clkout_period/2;
		clkout <= '1';
		wait for clkout_period/2;
   end process;
 

   -- Stimulus process
   stim_proc: process
   begin		
      -- hold reset state for 100 ns.
      wait for 100 ns;	

      wait for clk_period*1000;

      -- insert stimulus here 

      wait;
   end process;

END;
