[2021-09-09 10:07:53,738]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-09-09 10:07:53,738]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:07:54,677]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; ".

Peak memory: 14450688 bytes

[2021-09-09 10:07:54,677]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:07:54,814]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34975744 bytes

[2021-09-09 10:07:54,816]mapper_test.py:156:[INFO]: area: 80 level: 6
[2021-09-09 10:07:54,816]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:07:54,898]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :101
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :101
score:100
	Report mapping result:
		klut_size()     :144
		klut.num_gates():101
		max delay       :6
		max area        :101
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :87
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 8466432 bytes

[2021-09-09 10:07:54,898]mapper_test.py:220:[INFO]: area: 101 level: 6
[2021-09-09 12:10:40,079]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-09-09 12:10:40,079]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:10:41,101]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; ".

Peak memory: 14454784 bytes

[2021-09-09 12:10:41,101]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:10:41,245]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34627584 bytes

[2021-09-09 12:10:41,248]mapper_test.py:156:[INFO]: area: 80 level: 6
[2021-09-09 12:10:41,248]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:10:43,505]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :101
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :118
score:100
	Report mapping result:
		klut_size()     :161
		klut.num_gates():118
		max delay       :5
		max area        :118
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :101
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 18055168 bytes

[2021-09-09 12:10:43,506]mapper_test.py:220:[INFO]: area: 118 level: 5
[2021-09-09 13:40:13,859]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-09-09 13:40:13,859]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:40:14,797]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; ".

Peak memory: 14315520 bytes

[2021-09-09 13:40:14,798]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:40:14,927]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34922496 bytes

[2021-09-09 13:40:14,929]mapper_test.py:156:[INFO]: area: 80 level: 6
[2021-09-09 13:40:14,929]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:40:16,985]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :123
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :164
score:100
	Report mapping result:
		klut_size()     :166
		klut.num_gates():123
		max delay       :6
		max area        :123
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :96
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 18063360 bytes

[2021-09-09 13:40:16,986]mapper_test.py:220:[INFO]: area: 123 level: 6
[2021-09-09 15:11:17,892]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-09-09 15:11:17,892]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:11:17,892]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:11:18,034]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34975744 bytes

[2021-09-09 15:11:18,036]mapper_test.py:156:[INFO]: area: 80 level: 6
[2021-09-09 15:11:18,037]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:11:20,298]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :124
score:100
	Report mapping result:
		klut_size()     :167
		klut.num_gates():124
		max delay       :5
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 18038784 bytes

[2021-09-09 15:11:20,299]mapper_test.py:220:[INFO]: area: 124 level: 5
[2021-09-09 15:40:22,178]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-09-09 15:40:22,178]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:40:22,178]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:40:22,352]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34627584 bytes

[2021-09-09 15:40:22,354]mapper_test.py:156:[INFO]: area: 80 level: 6
[2021-09-09 15:40:22,355]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:40:24,619]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :124
score:100
	Report mapping result:
		klut_size()     :167
		klut.num_gates():124
		max delay       :5
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 17932288 bytes

[2021-09-09 15:40:24,620]mapper_test.py:220:[INFO]: area: 124 level: 5
[2021-09-09 16:18:25,618]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-09-09 16:18:25,618]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:18:25,618]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:18:25,760]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34619392 bytes

[2021-09-09 16:18:25,762]mapper_test.py:156:[INFO]: area: 80 level: 6
[2021-09-09 16:18:25,762]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:18:28,062]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :118
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :124
score:100
	Report mapping result:
		klut_size()     :167
		klut.num_gates():124
		max delay       :5
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 18046976 bytes

[2021-09-09 16:18:28,062]mapper_test.py:220:[INFO]: area: 124 level: 5
[2021-09-09 16:53:11,604]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-09-09 16:53:11,604]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:53:11,605]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:53:11,782]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34750464 bytes

[2021-09-09 16:53:11,784]mapper_test.py:156:[INFO]: area: 80 level: 6
[2021-09-09 16:53:11,785]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:53:14,142]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :118
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :124
score:100
	Report mapping result:
		klut_size()     :167
		klut.num_gates():124
		max delay       :5
		max area        :124
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 18030592 bytes

[2021-09-09 16:53:14,142]mapper_test.py:220:[INFO]: area: 124 level: 5
[2021-09-09 17:29:30,401]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-09-09 17:29:30,401]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:29:30,402]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:29:30,577]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34770944 bytes

[2021-09-09 17:29:30,580]mapper_test.py:156:[INFO]: area: 80 level: 6
[2021-09-09 17:29:30,580]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:29:32,849]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :130
score:100
	Report mapping result:
		klut_size()     :173
		klut.num_gates():130
		max delay       :5
		max area        :130
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :58
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 18018304 bytes

[2021-09-09 17:29:32,850]mapper_test.py:220:[INFO]: area: 130 level: 5
[2021-09-13 23:33:44,926]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-09-13 23:33:44,926]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:33:44,927]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:33:45,096]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34394112 bytes

[2021-09-13 23:33:45,098]mapper_test.py:156:[INFO]: area: 80 level: 6
[2021-09-13 23:33:45,099]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:33:47,101]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :143
score:100
	Report mapping result:
		klut_size()     :173
		klut.num_gates():130
		max delay       :5
		max area        :143
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :58
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 15605760 bytes

[2021-09-13 23:33:47,101]mapper_test.py:220:[INFO]: area: 130 level: 5
[2021-09-13 23:43:02,346]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-09-13 23:43:02,347]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:43:02,347]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:43:02,480]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34447360 bytes

[2021-09-13 23:43:02,482]mapper_test.py:156:[INFO]: area: 80 level: 6
[2021-09-13 23:43:02,482]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:43:02,544]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
	Report mapping result:
		klut_size()     :143
		klut.num_gates():100
		max delay       :6
		max area        :100
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 7786496 bytes

[2021-09-13 23:43:02,545]mapper_test.py:220:[INFO]: area: 100 level: 6
[2021-09-14 09:03:48,367]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-09-14 09:03:48,367]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:03:48,367]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:03:48,501]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34349056 bytes

[2021-09-14 09:03:48,503]mapper_test.py:156:[INFO]: area: 80 level: 6
[2021-09-14 09:03:48,504]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:03:50,508]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :130
score:100
	Report mapping result:
		klut_size()     :173
		klut.num_gates():130
		max delay       :5
		max area        :130
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :58
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 18038784 bytes

[2021-09-14 09:03:50,508]mapper_test.py:220:[INFO]: area: 130 level: 5
[2021-09-14 09:22:00,220]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-09-14 09:22:00,220]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:22:00,220]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:22:00,357]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34435072 bytes

[2021-09-14 09:22:00,359]mapper_test.py:156:[INFO]: area: 80 level: 6
[2021-09-14 09:22:00,360]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:22:00,436]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
	Report mapping result:
		klut_size()     :143
		klut.num_gates():100
		max delay       :6
		max area        :100
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 8335360 bytes

[2021-09-14 09:22:00,437]mapper_test.py:220:[INFO]: area: 100 level: 6
[2021-09-15 15:36:44,948]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-09-15 15:36:44,949]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:36:44,949]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:36:45,068]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34258944 bytes

[2021-09-15 15:36:45,070]mapper_test.py:156:[INFO]: area: 80 level: 6
[2021-09-15 15:36:45,070]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:36:46,799]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :134
score:100
	Report mapping result:
		klut_size()     :177
		klut.num_gates():134
		max delay       :5
		max area        :134
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :41
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 15028224 bytes

[2021-09-15 15:36:46,800]mapper_test.py:220:[INFO]: area: 134 level: 5
[2021-09-15 15:55:16,985]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-09-15 15:55:16,985]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:16,985]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:17,136]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34504704 bytes

[2021-09-15 15:55:17,138]mapper_test.py:156:[INFO]: area: 80 level: 6
[2021-09-15 15:55:17,138]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:17,193]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
	Report mapping result:
		klut_size()     :143
		klut.num_gates():100
		max delay       :6
		max area        :100
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 7987200 bytes

[2021-09-15 15:55:17,194]mapper_test.py:220:[INFO]: area: 100 level: 6
[2021-09-18 14:07:10,881]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-09-18 14:07:10,881]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:07:10,882]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:07:11,000]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34361344 bytes

[2021-09-18 14:07:11,002]mapper_test.py:156:[INFO]: area: 80 level: 6
[2021-09-18 14:07:11,002]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:07:12,774]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :130
score:100
	Report mapping result:
		klut_size()     :173
		klut.num_gates():130
		max delay       :5
		max area        :130
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :58
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 14577664 bytes

[2021-09-18 14:07:12,775]mapper_test.py:220:[INFO]: area: 130 level: 5
[2021-09-18 16:31:42,772]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-09-18 16:31:42,772]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:31:42,773]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:31:42,953]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34344960 bytes

[2021-09-18 16:31:42,955]mapper_test.py:156:[INFO]: area: 80 level: 6
[2021-09-18 16:31:42,956]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:31:44,842]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :131
score:100
	Report mapping result:
		klut_size()     :174
		klut.num_gates():131
		max delay       :5
		max area        :131
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :58
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 13283328 bytes

[2021-09-18 16:31:44,843]mapper_test.py:220:[INFO]: area: 131 level: 5
[2021-09-22 09:00:46,196]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-09-22 09:00:46,196]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 09:00:46,197]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 09:00:46,314]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34177024 bytes

[2021-09-22 09:00:46,316]mapper_test.py:156:[INFO]: area: 80 level: 6
[2021-09-22 09:00:46,316]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 09:00:47,213]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	Report mapping result:
		klut_size()     :172
		klut.num_gates():129
		max delay       :6
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :34
		LUT fanins:3	 numbers :54
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 12271616 bytes

[2021-09-22 09:00:47,213]mapper_test.py:220:[INFO]: area: 129 level: 6
[2021-09-22 11:30:22,335]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-09-22 11:30:22,336]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:30:22,336]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:30:22,507]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34652160 bytes

[2021-09-22 11:30:22,509]mapper_test.py:156:[INFO]: area: 80 level: 6
[2021-09-22 11:30:22,509]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:30:24,251]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :131
score:100
	Report mapping result:
		klut_size()     :174
		klut.num_gates():131
		max delay       :5
		max area        :131
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :58
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 12804096 bytes

[2021-09-22 11:30:24,252]mapper_test.py:220:[INFO]: area: 131 level: 5
[2021-09-23 16:49:38,570]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-09-23 16:49:38,571]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:49:38,571]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:49:38,689]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 33984512 bytes

[2021-09-23 16:49:38,691]mapper_test.py:156:[INFO]: area: 80 level: 6
[2021-09-23 16:49:38,691]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:49:40,476]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
balancing!
	current map manager:
		current min nodes:432
		current min depth:17
rewriting!
	current map manager:
		current min nodes:432
		current min depth:17
balancing!
	current map manager:
		current min nodes:432
		current min depth:17
rewriting!
	current map manager:
		current min nodes:432
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :131
score:100
	Report mapping result:
		klut_size()     :174
		klut.num_gates():131
		max delay       :5
		max area        :131
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :58
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 13021184 bytes

[2021-09-23 16:49:40,477]mapper_test.py:220:[INFO]: area: 131 level: 5
[2021-09-23 17:12:27,736]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-09-23 17:12:27,737]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:12:27,737]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:12:27,860]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34271232 bytes

[2021-09-23 17:12:27,862]mapper_test.py:156:[INFO]: area: 80 level: 6
[2021-09-23 17:12:27,862]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:12:29,667]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
balancing!
	current map manager:
		current min nodes:432
		current min depth:17
rewriting!
	current map manager:
		current min nodes:432
		current min depth:17
balancing!
	current map manager:
		current min nodes:432
		current min depth:17
rewriting!
	current map manager:
		current min nodes:432
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :131
score:100
	Report mapping result:
		klut_size()     :174
		klut.num_gates():131
		max delay       :5
		max area        :131
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :58
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 12697600 bytes

[2021-09-23 17:12:29,667]mapper_test.py:220:[INFO]: area: 131 level: 5
[2021-09-23 18:14:09,621]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-09-23 18:14:09,621]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:14:09,621]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:14:09,792]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34123776 bytes

[2021-09-23 18:14:09,794]mapper_test.py:156:[INFO]: area: 80 level: 6
[2021-09-23 18:14:09,794]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:14:11,549]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
balancing!
	current map manager:
		current min nodes:432
		current min depth:17
rewriting!
	current map manager:
		current min nodes:432
		current min depth:17
balancing!
	current map manager:
		current min nodes:432
		current min depth:17
rewriting!
	current map manager:
		current min nodes:432
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :131
score:100
	Report mapping result:
		klut_size()     :174
		klut.num_gates():131
		max delay       :5
		max area        :131
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :58
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 13201408 bytes

[2021-09-23 18:14:11,550]mapper_test.py:220:[INFO]: area: 131 level: 5
[2021-09-27 16:41:15,476]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-09-27 16:41:15,476]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:41:15,476]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:41:15,647]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34164736 bytes

[2021-09-27 16:41:15,649]mapper_test.py:156:[INFO]: area: 80 level: 6
[2021-09-27 16:41:15,649]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:41:17,483]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
balancing!
	current map manager:
		current min nodes:432
		current min depth:17
rewriting!
	current map manager:
		current min nodes:432
		current min depth:17
balancing!
	current map manager:
		current min nodes:432
		current min depth:17
rewriting!
	current map manager:
		current min nodes:432
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :131
score:100
	Report mapping result:
		klut_size()     :174
		klut.num_gates():131
		max delay       :5
		max area        :131
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :58
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 13082624 bytes

[2021-09-27 16:41:17,484]mapper_test.py:220:[INFO]: area: 131 level: 5
[2021-09-27 17:47:58,519]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-09-27 17:47:58,520]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:47:58,520]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:47:58,638]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34500608 bytes

[2021-09-27 17:47:58,640]mapper_test.py:156:[INFO]: area: 80 level: 6
[2021-09-27 17:47:58,641]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:48:00,403]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
balancing!
	current map manager:
		current min nodes:432
		current min depth:17
rewriting!
	current map manager:
		current min nodes:432
		current min depth:17
balancing!
	current map manager:
		current min nodes:432
		current min depth:17
rewriting!
	current map manager:
		current min nodes:432
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :131
score:100
	Report mapping result:
		klut_size()     :174
		klut.num_gates():131
		max delay       :5
		max area        :131
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :58
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 13107200 bytes

[2021-09-27 17:48:00,404]mapper_test.py:220:[INFO]: area: 131 level: 5
[2021-09-28 02:14:12,020]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-09-28 02:14:12,020]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:14:12,020]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:14:12,142]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34271232 bytes

[2021-09-28 02:14:12,144]mapper_test.py:156:[INFO]: area: 80 level: 6
[2021-09-28 02:14:12,144]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:14:13,966]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :131
score:100
	Report mapping result:
		klut_size()     :174
		klut.num_gates():131
		max delay       :5
		max area        :131
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :58
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 13197312 bytes

[2021-09-28 02:14:13,967]mapper_test.py:220:[INFO]: area: 131 level: 5
[2021-09-28 16:53:29,523]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-09-28 16:53:29,524]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:53:29,525]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:53:29,643]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34660352 bytes

[2021-09-28 16:53:29,645]mapper_test.py:156:[INFO]: area: 80 level: 6
[2021-09-28 16:53:29,646]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:53:31,386]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :131
score:100
	Report mapping result:
		klut_size()     :174
		klut.num_gates():131
		max delay       :5
		max area        :131
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :58
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 12795904 bytes

[2021-09-28 16:53:31,386]mapper_test.py:220:[INFO]: area: 131 level: 5
[2021-09-28 17:32:32,746]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-09-28 17:32:32,746]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:32:32,746]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:32:32,866]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34533376 bytes

[2021-09-28 17:32:32,867]mapper_test.py:156:[INFO]: area: 80 level: 6
[2021-09-28 17:32:32,867]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:32:34,673]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :131
score:100
	Report mapping result:
		klut_size()     :174
		klut.num_gates():131
		max delay       :5
		max area        :131
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :58
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 13742080 bytes

[2021-09-28 17:32:34,673]mapper_test.py:220:[INFO]: area: 131 level: 5
[2021-10-09 10:43:43,324]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-10-09 10:43:43,324]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:43:43,325]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:43:43,443]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34291712 bytes

[2021-10-09 10:43:43,445]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-10-09 10:43:43,445]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:43:43,600]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :134
score:100
	Report mapping result:
		klut_size()     :177
		klut.num_gates():134
		max delay       :5
		max area        :134
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :41
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 8204288 bytes

[2021-10-09 10:43:43,601]mapper_test.py:224:[INFO]: area: 134 level: 5
[2021-10-09 11:26:14,943]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-10-09 11:26:14,943]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:26:14,943]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:26:15,110]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34430976 bytes

[2021-10-09 11:26:15,112]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-10-09 11:26:15,113]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:26:15,269]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :134
score:100
	Report mapping result:
		klut_size()     :177
		klut.num_gates():134
		max delay       :5
		max area        :134
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :41
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 8347648 bytes

[2021-10-09 11:26:15,270]mapper_test.py:224:[INFO]: area: 134 level: 5
[2021-10-09 16:34:29,219]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-10-09 16:34:29,219]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:34:29,220]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:34:29,343]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34328576 bytes

[2021-10-09 16:34:29,345]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-10-09 16:34:29,345]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:34:30,199]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
	Report mapping result:
		klut_size()     :143
		klut.num_gates():100
		max delay       :6
		max area        :100
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 11378688 bytes

[2021-10-09 16:34:30,200]mapper_test.py:224:[INFO]: area: 100 level: 6
[2021-10-09 16:51:32,344]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-10-09 16:51:32,345]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:51:32,345]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:51:32,470]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34426880 bytes

[2021-10-09 16:51:32,472]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-10-09 16:51:32,473]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:51:33,412]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
	Report mapping result:
		klut_size()     :143
		klut.num_gates():100
		max delay       :6
		max area        :100
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 11472896 bytes

[2021-10-09 16:51:33,412]mapper_test.py:224:[INFO]: area: 100 level: 6
[2021-10-12 11:04:02,190]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-10-12 11:04:02,191]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:04:02,191]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:04:02,312]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34422784 bytes

[2021-10-12 11:04:02,314]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-10-12 11:04:02,314]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:04:04,176]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :131
score:100
	Report mapping result:
		klut_size()     :174
		klut.num_gates():131
		max delay       :5
		max area        :131
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :58
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 12222464 bytes

[2021-10-12 11:04:04,177]mapper_test.py:224:[INFO]: area: 131 level: 5
[2021-10-12 11:20:35,011]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-10-12 11:20:35,012]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:20:35,012]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:20:35,132]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34271232 bytes

[2021-10-12 11:20:35,135]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-10-12 11:20:35,135]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:20:35,291]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :134
score:100
	Report mapping result:
		klut_size()     :177
		klut.num_gates():134
		max delay       :5
		max area        :134
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :41
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 7954432 bytes

[2021-10-12 11:20:35,292]mapper_test.py:224:[INFO]: area: 134 level: 5
[2021-10-12 13:39:31,709]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-10-12 13:39:31,709]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:39:31,709]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:39:31,832]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34406400 bytes

[2021-10-12 13:39:31,834]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-10-12 13:39:31,835]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:39:33,700]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :131
score:100
	Report mapping result:
		klut_size()     :174
		klut.num_gates():131
		max delay       :5
		max area        :131
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :58
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 12435456 bytes

[2021-10-12 13:39:33,700]mapper_test.py:224:[INFO]: area: 131 level: 5
[2021-10-12 15:10:09,370]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-10-12 15:10:09,370]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:10:09,370]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:10:09,536]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34197504 bytes

[2021-10-12 15:10:09,538]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-10-12 15:10:09,538]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:10:11,362]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :131
score:100
	Report mapping result:
		klut_size()     :174
		klut.num_gates():131
		max delay       :5
		max area        :131
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :58
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 12226560 bytes

[2021-10-12 15:10:11,363]mapper_test.py:224:[INFO]: area: 131 level: 5
[2021-10-12 18:55:11,885]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-10-12 18:55:11,885]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:55:11,885]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:55:12,055]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34656256 bytes

[2021-10-12 18:55:12,057]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-10-12 18:55:12,058]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:55:13,907]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :131
score:100
	Report mapping result:
		klut_size()     :174
		klut.num_gates():131
		max delay       :5
		max area        :131
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :58
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 12390400 bytes

[2021-10-12 18:55:13,907]mapper_test.py:224:[INFO]: area: 131 level: 5
[2021-10-18 11:48:42,960]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-10-18 11:48:42,961]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:48:42,961]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:48:43,087]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34140160 bytes

[2021-10-18 11:48:43,089]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-10-18 11:48:43,090]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:48:44,980]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :131
score:100
	Report mapping result:
		klut_size()     :174
		klut.num_gates():131
		max delay       :5
		max area        :131
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :58
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 12419072 bytes

[2021-10-18 11:48:44,981]mapper_test.py:224:[INFO]: area: 131 level: 5
[2021-10-18 12:04:45,388]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-10-18 12:04:45,388]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:45,388]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:45,511]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34258944 bytes

[2021-10-18 12:04:45,513]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-10-18 12:04:45,513]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:45,552]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
	Report mapping result:
		klut_size()     :143
		klut.num_gates():100
		max delay       :6
		max area        :100
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 6434816 bytes

[2021-10-18 12:04:45,553]mapper_test.py:224:[INFO]: area: 100 level: 6
[2021-10-19 14:12:41,161]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-10-19 14:12:41,162]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:41,162]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:41,288]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34197504 bytes

[2021-10-19 14:12:41,290]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-10-19 14:12:41,290]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:41,328]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
	Report mapping result:
		klut_size()     :143
		klut.num_gates():100
		max delay       :6
		max area        :100
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 6569984 bytes

[2021-10-19 14:12:41,329]mapper_test.py:224:[INFO]: area: 100 level: 6
[2021-10-22 13:35:41,208]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-10-22 13:35:41,208]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:35:41,208]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:35:41,333]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34144256 bytes

[2021-10-22 13:35:41,335]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-10-22 13:35:41,335]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:35:41,456]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
	Report mapping result:
		klut_size()     :143
		klut.num_gates():100
		max delay       :6
		max area        :100
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 9351168 bytes

[2021-10-22 13:35:41,457]mapper_test.py:224:[INFO]: area: 100 level: 6
[2021-10-22 13:56:34,141]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-10-22 13:56:34,141]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:56:34,141]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:56:34,262]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34254848 bytes

[2021-10-22 13:56:34,264]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-10-22 13:56:34,264]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:56:34,385]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
	Report mapping result:
		klut_size()     :143
		klut.num_gates():100
		max delay       :6
		max area        :100
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 9502720 bytes

[2021-10-22 13:56:34,385]mapper_test.py:224:[INFO]: area: 100 level: 6
[2021-10-22 14:03:02,376]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-10-22 14:03:02,377]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:03:02,377]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:03:02,558]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34324480 bytes

[2021-10-22 14:03:02,560]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-10-22 14:03:02,560]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:03:02,602]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
	Report mapping result:
		klut_size()     :143
		klut.num_gates():100
		max delay       :6
		max area        :100
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 6557696 bytes

[2021-10-22 14:03:02,603]mapper_test.py:224:[INFO]: area: 100 level: 6
[2021-10-22 14:06:23,522]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-10-22 14:06:23,523]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:23,523]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:23,649]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34353152 bytes

[2021-10-22 14:06:23,651]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-10-22 14:06:23,651]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:23,687]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
	Report mapping result:
		klut_size()     :143
		klut.num_gates():100
		max delay       :6
		max area        :100
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 6578176 bytes

[2021-10-22 14:06:23,687]mapper_test.py:224:[INFO]: area: 100 level: 6
[2021-10-23 13:38:04,225]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-10-23 13:38:04,225]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:38:04,226]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:38:04,350]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34418688 bytes

[2021-10-23 13:38:04,352]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-10-23 13:38:04,353]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:38:06,194]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
	Report mapping result:
		klut_size()     :172
		klut.num_gates():129
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :78
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 12460032 bytes

[2021-10-23 13:38:06,194]mapper_test.py:224:[INFO]: area: 129 level: 5
[2021-10-24 17:49:47,027]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-10-24 17:49:47,027]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:49:47,027]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:49:47,156]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34267136 bytes

[2021-10-24 17:49:47,158]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-10-24 17:49:47,158]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:49:49,022]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
	Report mapping result:
		klut_size()     :172
		klut.num_gates():129
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :78
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 12550144 bytes

[2021-10-24 17:49:49,023]mapper_test.py:224:[INFO]: area: 129 level: 5
[2021-10-24 18:10:12,652]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-10-24 18:10:12,652]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:10:12,652]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:10:12,823]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34488320 bytes

[2021-10-24 18:10:12,825]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-10-24 18:10:12,825]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:10:14,646]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :100
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :131
score:100
	Report mapping result:
		klut_size()     :174
		klut.num_gates():131
		max delay       :5
		max area        :131
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :58
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 12324864 bytes

[2021-10-24 18:10:14,646]mapper_test.py:224:[INFO]: area: 131 level: 5
[2021-10-26 10:26:17,729]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-10-26 10:26:17,730]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:17,730]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:17,912]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34217984 bytes

[2021-10-26 10:26:17,914]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-10-26 10:26:17,915]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:17,969]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	Report mapping result:
		klut_size()     :158
		klut.num_gates():115
		max delay       :6
		max area        :100
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :40
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 6475776 bytes

[2021-10-26 10:26:17,969]mapper_test.py:224:[INFO]: area: 115 level: 6
[2021-10-26 11:08:13,777]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-10-26 11:08:13,777]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:08:13,777]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:08:13,898]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34250752 bytes

[2021-10-26 11:08:13,900]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-10-26 11:08:13,901]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:08:15,748]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :179
		klut.num_gates():136
		max delay       :5
		max area        :131
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :33
		LUT fanins:4	 numbers :79
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 12156928 bytes

[2021-10-26 11:08:15,748]mapper_test.py:224:[INFO]: area: 136 level: 5
[2021-10-26 11:28:45,774]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-10-26 11:28:45,774]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:28:45,774]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:28:45,946]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34185216 bytes

[2021-10-26 11:28:45,948]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-10-26 11:28:45,948]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:28:47,784]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :201
		klut.num_gates():158
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :44
		LUT fanins:4	 numbers :82
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 12365824 bytes

[2021-10-26 11:28:47,785]mapper_test.py:224:[INFO]: area: 158 level: 5
[2021-10-26 12:26:48,863]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-10-26 12:26:48,863]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:26:48,863]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:26:48,985]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34263040 bytes

[2021-10-26 12:26:48,987]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-10-26 12:26:48,987]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:26:50,811]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :174
		klut.num_gates():131
		max delay       :5
		max area        :131
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :58
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 12161024 bytes

[2021-10-26 12:26:50,812]mapper_test.py:224:[INFO]: area: 131 level: 5
[2021-10-26 14:13:43,111]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-10-26 14:13:43,112]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:43,112]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:43,285]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34353152 bytes

[2021-10-26 14:13:43,287]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-10-26 14:13:43,287]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:43,332]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :158
		klut.num_gates():115
		max delay       :6
		max area        :100
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :40
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 6201344 bytes

[2021-10-26 14:13:43,333]mapper_test.py:224:[INFO]: area: 115 level: 6
[2021-10-29 16:10:48,253]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-10-29 16:10:48,254]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:48,254]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:48,379]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 33951744 bytes

[2021-10-29 16:10:48,381]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-10-29 16:10:48,381]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:48,423]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :276
		klut.num_gates():233
		max delay       :7
		max area        :233
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :98
		LUT fanins:3	 numbers :95
		LUT fanins:4	 numbers :40
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
Peak memory: 6332416 bytes

[2021-10-29 16:10:48,424]mapper_test.py:224:[INFO]: area: 233 level: 7
[2021-11-03 09:52:51,704]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-11-03 09:52:51,704]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:51,705]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:51,828]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34193408 bytes

[2021-11-03 09:52:51,830]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-11-03 09:52:51,830]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:51,893]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :276
		klut.num_gates():233
		max delay       :6
		max area        :100
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :98
		LUT fanins:3	 numbers :95
		LUT fanins:4	 numbers :40
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig_output.v
	Peak memory: 7004160 bytes

[2021-11-03 09:52:51,894]mapper_test.py:226:[INFO]: area: 233 level: 6
[2021-11-03 10:05:03,322]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-11-03 10:05:03,323]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:05:03,323]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:05:03,445]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34082816 bytes

[2021-11-03 10:05:03,447]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-11-03 10:05:03,447]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:05:03,515]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :270
		klut.num_gates():227
		max delay       :6
		max area        :100
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :84
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :75
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig_output.v
	Peak memory: 6852608 bytes

[2021-11-03 10:05:03,516]mapper_test.py:226:[INFO]: area: 227 level: 6
[2021-11-03 13:45:03,352]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-11-03 13:45:03,352]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:45:03,352]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:45:03,475]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34631680 bytes

[2021-11-03 13:45:03,477]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-11-03 13:45:03,477]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:45:03,545]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :270
		klut.num_gates():227
		max delay       :6
		max area        :100
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :84
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :75
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig_output.v
	Peak memory: 6864896 bytes

[2021-11-03 13:45:03,545]mapper_test.py:226:[INFO]: area: 227 level: 6
[2021-11-03 13:51:18,636]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-11-03 13:51:18,636]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:51:18,636]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:51:18,759]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34365440 bytes

[2021-11-03 13:51:18,761]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-11-03 13:51:18,761]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:51:18,830]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :270
		klut.num_gates():227
		max delay       :6
		max area        :100
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :84
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :75
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig_output.v
	Peak memory: 6852608 bytes

[2021-11-03 13:51:18,830]mapper_test.py:226:[INFO]: area: 227 level: 6
[2021-11-04 15:58:17,780]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-11-04 15:58:17,781]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:58:17,781]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:58:17,915]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34320384 bytes

[2021-11-04 15:58:17,917]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-11-04 15:58:17,917]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:58:17,994]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :176
		klut.num_gates():133
		max delay       :6
		max area        :100
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :57
		LUT fanins:4	 numbers :53
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig_output.v
	Peak memory: 6770688 bytes

[2021-11-04 15:58:17,995]mapper_test.py:226:[INFO]: area: 133 level: 6
[2021-11-16 12:28:55,007]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-11-16 12:28:55,007]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:55,008]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:55,131]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34131968 bytes

[2021-11-16 12:28:55,133]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-11-16 12:28:55,133]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:55,176]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
Mapping time: 0.007001 secs
	Report mapping result:
		klut_size()     :176
		klut.num_gates():133
		max delay       :6
		max area        :100
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :57
		LUT fanins:4	 numbers :53
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
	Peak memory: 6520832 bytes

[2021-11-16 12:28:55,177]mapper_test.py:228:[INFO]: area: 133 level: 6
[2021-11-16 14:17:52,666]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-11-16 14:17:52,667]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:52,667]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:52,788]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34074624 bytes

[2021-11-16 14:17:52,790]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-11-16 14:17:52,790]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:52,840]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
Mapping time: 0.006684 secs
	Report mapping result:
		klut_size()     :176
		klut.num_gates():133
		max delay       :6
		max area        :100
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :57
		LUT fanins:4	 numbers :53
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
	Peak memory: 6541312 bytes

[2021-11-16 14:17:52,840]mapper_test.py:228:[INFO]: area: 133 level: 6
[2021-11-16 14:24:14,436]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-11-16 14:24:14,437]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:24:14,437]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:14,562]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34275328 bytes

[2021-11-16 14:24:14,564]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-11-16 14:24:14,564]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:14,606]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
Mapping time: 0.006749 secs
	Report mapping result:
		klut_size()     :176
		klut.num_gates():133
		max delay       :6
		max area        :100
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :57
		LUT fanins:4	 numbers :53
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
	Peak memory: 6512640 bytes

[2021-11-16 14:24:14,606]mapper_test.py:228:[INFO]: area: 133 level: 6
[2021-11-17 16:36:51,900]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-11-17 16:36:51,901]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:51,901]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:52,029]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34045952 bytes

[2021-11-17 16:36:52,031]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-11-17 16:36:52,031]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:52,097]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
Mapping time: 0.010642 secs
	Report mapping result:
		klut_size()     :143
		klut.num_gates():100
		max delay       :6
		max area        :100
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :32
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
	Peak memory: 6430720 bytes

[2021-11-17 16:36:52,098]mapper_test.py:228:[INFO]: area: 100 level: 6
[2021-11-18 10:19:31,736]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-11-18 10:19:31,737]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:31,737]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:31,904]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34492416 bytes

[2021-11-18 10:19:31,906]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-11-18 10:19:31,906]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:31,982]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
Mapping time: 0.018247 secs
	Report mapping result:
		klut_size()     :143
		klut.num_gates():100
		max delay       :6
		max area        :100
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :32
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
	Peak memory: 6746112 bytes

[2021-11-18 10:19:31,982]mapper_test.py:228:[INFO]: area: 100 level: 6
[2021-11-23 16:12:22,367]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-11-23 16:12:22,367]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:22,367]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:22,486]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34312192 bytes

[2021-11-23 16:12:22,488]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-11-23 16:12:22,489]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:22,540]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
Mapping time: 0.011245 secs
	Report mapping result:
		klut_size()     :143
		klut.num_gates():100
		max delay       :6
		max area        :100
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :32
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
	Peak memory: 6860800 bytes

[2021-11-23 16:12:22,541]mapper_test.py:228:[INFO]: area: 100 level: 6
[2021-11-23 16:43:21,079]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-11-23 16:43:21,080]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:21,080]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:21,203]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34193408 bytes

[2021-11-23 16:43:21,205]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-11-23 16:43:21,205]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:21,255]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
Mapping time: 0.011901 secs
	Report mapping result:
		klut_size()     :143
		klut.num_gates():100
		max delay       :6
		max area        :100
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :32
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
	Peak memory: 6672384 bytes

[2021-11-23 16:43:21,256]mapper_test.py:228:[INFO]: area: 100 level: 6
[2021-11-24 11:39:27,302]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-11-24 11:39:27,302]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:27,302]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:27,431]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34275328 bytes

[2021-11-24 11:39:27,433]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-11-24 11:39:27,433]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:27,479]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
Mapping time: 0.000362 secs
	Report mapping result:
		klut_size()     :143
		klut.num_gates():100
		max delay       :6
		max area        :100
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :32
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
	Peak memory: 6426624 bytes

[2021-11-24 11:39:27,480]mapper_test.py:228:[INFO]: area: 100 level: 6
[2021-11-24 12:02:41,074]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-11-24 12:02:41,074]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:41,074]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:41,194]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34385920 bytes

[2021-11-24 12:02:41,196]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-11-24 12:02:41,197]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:41,238]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
Mapping time: 0.000239 secs
	Report mapping result:
		klut_size()     :143
		klut.num_gates():100
		max delay       :6
		max area        :100
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :32
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
	Peak memory: 6316032 bytes

[2021-11-24 12:02:41,239]mapper_test.py:228:[INFO]: area: 100 level: 6
[2021-11-24 12:06:31,594]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-11-24 12:06:31,594]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:31,594]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:31,720]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34177024 bytes

[2021-11-24 12:06:31,722]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-11-24 12:06:31,722]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:31,772]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
Mapping time: 0.006706 secs
	Report mapping result:
		klut_size()     :143
		klut.num_gates():100
		max delay       :6
		max area        :100
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :32
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
	Peak memory: 6467584 bytes

[2021-11-24 12:06:31,773]mapper_test.py:228:[INFO]: area: 100 level: 6
[2021-11-24 12:12:03,938]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-11-24 12:12:03,938]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:12:03,939]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:12:04,114]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34492416 bytes

[2021-11-24 12:12:04,116]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-11-24 12:12:04,117]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:12:04,158]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00216 secs
	Report mapping result:
		klut_size()     :121
		klut.num_gates():78
		max delay       :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
	Peak memory: 6881280 bytes

[2021-11-24 12:12:04,159]mapper_test.py:228:[INFO]: area: 78 level: 8
[2021-11-24 12:58:29,667]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-11-24 12:58:29,668]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:29,668]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:29,789]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34263040 bytes

[2021-11-24 12:58:29,791]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-11-24 12:58:29,792]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:29,857]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
Mapping time: 0.010661 secs
	Report mapping result:
		klut_size()     :143
		klut.num_gates():100
		max delay       :6
		max area        :100
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :32
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
	Peak memory: 6336512 bytes

[2021-11-24 12:58:29,858]mapper_test.py:228:[INFO]: area: 100 level: 6
[2021-11-24 13:15:13,506]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-11-24 13:15:13,506]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:15:13,507]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:15:13,678]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34234368 bytes

[2021-11-24 13:15:13,680]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-11-24 13:15:13,680]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:15:15,536]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
Mapping time: 0.006676 secs
Mapping time: 0.009233 secs
	Report mapping result:
		klut_size()     :172
		klut.num_gates():129
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :34
		LUT fanins:3	 numbers :54
		LUT fanins:4	 numbers :41
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
	Peak memory: 12132352 bytes

[2021-11-24 13:15:15,536]mapper_test.py:228:[INFO]: area: 129 level: 5
[2021-11-24 13:37:54,652]mapper_test.py:79:[INFO]: run case "C1355.iscas_comb"
[2021-11-24 13:37:54,652]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:37:54,652]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:37:54,775]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     118.0.  Edge =      350.  Cut =     3420.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3108.  T =     0.00 sec
P:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     3133.  T =     0.00 sec
F:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
A:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
E:  Del =    6.00.  Ar =      80.0.  Edge =      260.  Cut =     2396.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34205696 bytes

[2021-11-24 13:37:54,777]mapper_test.py:160:[INFO]: area: 80 level: 6
[2021-11-24 13:37:54,777]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:37:56,599]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
Mapping time: 0.000218 secs
Mapping time: 0.000299 secs
	Report mapping result:
		klut_size()     :172
		klut.num_gates():129
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :34
		LUT fanins:3	 numbers :54
		LUT fanins:4	 numbers :41
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v
	Peak memory: 12283904 bytes

[2021-11-24 13:37:56,599]mapper_test.py:228:[INFO]: area: 129 level: 5
