/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_2z;
  reg [4:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  reg [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [20:0] celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_17z = ~in_data[7];
  assign celloutsig_1_8z = in_data[144] ^ celloutsig_1_4z;
  assign celloutsig_1_0z = ~(in_data[184] ^ in_data[134]);
  assign celloutsig_1_3z = ~(celloutsig_1_2z[5] ^ celloutsig_1_1z);
  assign celloutsig_0_2z = { in_data[30:28], celloutsig_0_0z, 1'h0, celloutsig_0_0z } + in_data[67:62];
  assign celloutsig_0_11z = { celloutsig_0_2z[4:0], celloutsig_0_10z } & { celloutsig_0_7z[4], celloutsig_0_3z };
  assign celloutsig_1_19z = celloutsig_1_5z[14:3] === { celloutsig_1_9z, celloutsig_1_18z, celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_0_18z = { celloutsig_0_5z, celloutsig_0_3z } > { celloutsig_0_11z[4:0], celloutsig_0_5z };
  assign celloutsig_1_4z = { celloutsig_1_2z[1], celloutsig_1_3z, celloutsig_1_3z } && in_data[110:108];
  assign celloutsig_1_13z = in_data[186:180] || celloutsig_1_5z[17:11];
  assign celloutsig_1_5z = celloutsig_1_1z ? { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z } : { in_data[109:101], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, 1'h0, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_10z = celloutsig_1_3z ? { celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_9z } : { in_data[183:181], celloutsig_1_8z };
  assign celloutsig_1_14z = celloutsig_1_12z[6] ? { 1'h1, celloutsig_1_12z[5], celloutsig_1_8z, celloutsig_1_0z } : { celloutsig_1_2z[4], celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_0z = | in_data[2:0];
  assign celloutsig_1_9z = | { celloutsig_1_5z[17:2], celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_5z = | celloutsig_0_4z[2:1];
  assign celloutsig_1_15z = | { celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_9z = ^ { in_data[42:40], celloutsig_0_2z };
  assign celloutsig_0_10z = ^ { in_data[50:49], celloutsig_0_9z };
  assign celloutsig_1_1z = ^ { in_data[169:147], celloutsig_1_0z };
  assign celloutsig_1_11z = ^ celloutsig_1_5z[15:6];
  assign celloutsig_1_2z = { in_data[138:136], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } >> { in_data[117:115], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_6z = celloutsig_1_5z[17:6] <<< { in_data[140:130], celloutsig_1_0z };
  assign celloutsig_1_12z = celloutsig_1_5z[13:7] >>> { celloutsig_1_5z[6:4], celloutsig_1_10z };
  assign celloutsig_0_4z = in_data[38:36] ^ in_data[77:75];
  always_latch
    if (!clkin_data[64]) celloutsig_1_18z = 6'h00;
    else if (clkin_data[0]) celloutsig_1_18z = { celloutsig_1_5z[17:15], celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_13z };
  always_latch
    if (clkin_data[32]) celloutsig_0_3z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_3z = celloutsig_0_2z[5:1];
  assign { celloutsig_0_7z[0], celloutsig_0_7z[10:6], celloutsig_0_7z[4:1] } = { celloutsig_0_5z, in_data[40:36], in_data[34:31] } ^ { celloutsig_0_3z[0], celloutsig_0_2z[5:2], celloutsig_0_0z, celloutsig_0_3z[4:1] };
  assign celloutsig_0_7z[5] = in_data[35];
  assign { out_data[133:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
