{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1635059004348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1635059004348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 24 15:03:24 2021 " "Processing started: Sun Oct 24 15:03:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1635059004348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1635059004348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map clock_top_1 -c clock_top_1 --generate_functional_sim_netlist " "Command: quartus_map clock_top_1 -c clock_top_1 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1635059004348 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1635059004544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_top_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_top_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_top_1-cml " "Found design unit 1: clock_top_1-cml" {  } { { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635059004949 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_top_1 " "Found entity 1: clock_top_1" {  } { { "clock_top_1.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635059004949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635059004949 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock_top_1 " "Elaborating entity \"clock_top_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1635059004973 ""}
{ "Warning" "WSGN_SEARCH_FILE" "diver.vhd 2 1 " "Using design file diver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diver-a " "Found design unit 1: diver-a" {  } { { "diver.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/diver.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635059004993 ""} { "Info" "ISGN_ENTITY_NAME" "1 diver " "Found entity 1: diver" {  } { { "diver.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/diver.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635059004993 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1635059004993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diver diver:U1 " "Elaborating entity \"diver\" for hierarchy \"diver:U1\"" {  } { { "clock_top_1.vhd" "U1" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635059004994 ""}
{ "Warning" "WSGN_SEARCH_FILE" "count_sec.vhd 2 1 " "Using design file count_sec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_sec-a " "Found design unit 1: count_sec-a" {  } { { "count_sec.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/count_sec.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635059005005 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_sec " "Found entity 1: count_sec" {  } { { "count_sec.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/count_sec.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635059005005 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1635059005005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_sec count_sec:U2 " "Elaborating entity \"count_sec\" for hierarchy \"count_sec:U2\"" {  } { { "clock_top_1.vhd" "U2" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635059005006 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_clk count_sec.vhd(27) " "VHDL Process Statement warning at count_sec.vhd(27): signal \"m_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "count_sec.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/count_sec.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1635059005007 "|clock_top_1|count_sec:U2"}
{ "Warning" "WSGN_SEARCH_FILE" "count_min.vhd 2 1 " "Using design file count_min.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_min-a " "Found design unit 1: count_min-a" {  } { { "count_min.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/count_min.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635059005018 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_min " "Found entity 1: count_min" {  } { { "count_min.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/count_min.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635059005018 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1635059005018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_min count_min:U3 " "Elaborating entity \"count_min\" for hierarchy \"count_min:U3\"" {  } { { "clock_top_1.vhd" "U3" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635059005019 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_clk count_min.vhd(27) " "VHDL Process Statement warning at count_min.vhd(27): signal \"m_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "count_min.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/count_min.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1635059005019 "|clock_top_1|count_min:U3"}
{ "Warning" "WSGN_SEARCH_FILE" "count_hour.vhd 2 1 " "Using design file count_hour.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_hour-a " "Found design unit 1: count_hour-a" {  } { { "count_hour.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/count_hour.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635059005030 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_hour " "Found entity 1: count_hour" {  } { { "count_hour.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/count_hour.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635059005030 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1635059005030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_hour count_hour:U4 " "Elaborating entity \"count_hour\" for hierarchy \"count_hour:U4\"" {  } { { "clock_top_1.vhd" "U4" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635059005032 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_clk count_hour.vhd(27) " "VHDL Process Statement warning at count_hour.vhd(27): signal \"m_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "count_hour.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/count_hour.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1635059005032 "|clock_top_1|count_hour:U4"}
{ "Warning" "WSGN_SEARCH_FILE" "mux21a.vhd 2 1 " "Using design file mux21a.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21a-one " "Found design unit 1: mux21a-one" {  } { { "mux21a.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/mux21a.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635059005043 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21a " "Found entity 1: mux21a" {  } { { "mux21a.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/mux21a.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635059005043 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1635059005043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21a mux21a:U5 " "Elaborating entity \"mux21a\" for hierarchy \"mux21a:U5\"" {  } { { "clock_top_1.vhd" "U5" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635059005047 ""}
{ "Warning" "WSGN_SEARCH_FILE" "baoshi.vhd 2 1 " "Using design file baoshi.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baoshi-cml " "Found design unit 1: baoshi-cml" {  } { { "baoshi.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/baoshi.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635059005056 ""} { "Info" "ISGN_ENTITY_NAME" "1 baoshi " "Found entity 1: baoshi" {  } { { "baoshi.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/baoshi.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635059005056 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1635059005056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baoshi baoshi:U7 " "Elaborating entity \"baoshi\" for hierarchy \"baoshi:U7\"" {  } { { "clock_top_1.vhd" "U7" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635059005057 ""}
{ "Warning" "WSGN_SEARCH_FILE" "switch.vhd 2 1 " "Using design file switch.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch-a " "Found design unit 1: switch-a" {  } { { "switch.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/switch.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635059005067 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "switch.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/switch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635059005067 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1635059005067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch switch:U8 " "Elaborating entity \"switch\" for hierarchy \"switch:U8\"" {  } { { "clock_top_1.vhd" "U8" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635059005068 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mmux21a.vhd 2 1 " "Using design file mmux21a.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mmux21a-one " "Found design unit 1: mmux21a-one" {  } { { "mmux21a.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/mmux21a.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635059005078 ""} { "Info" "ISGN_ENTITY_NAME" "1 mmux21a " "Found entity 1: mmux21a" {  } { { "mmux21a.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/mmux21a.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635059005078 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1635059005078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmux21a mmux21a:U11 " "Elaborating entity \"mmux21a\" for hierarchy \"mmux21a:U11\"" {  } { { "clock_top_1.vhd" "U11" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635059005104 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alarm.vhd 2 1 " "Using design file alarm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm-a " "Found design unit 1: alarm-a" {  } { { "alarm.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/alarm.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635059005118 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "alarm.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/alarm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635059005118 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1635059005118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm alarm:U20 " "Elaborating entity \"alarm\" for hierarchy \"alarm:U20\"" {  } { { "clock_top_1.vhd" "U20" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635059005120 ""}
{ "Warning" "WSGN_SEARCH_FILE" "trigger.vhd 2 1 " "Using design file trigger.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trigger-bhv " "Found design unit 1: trigger-bhv" {  } { { "trigger.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/trigger.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635059005129 ""} { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Found entity 1: trigger" {  } { { "trigger.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/trigger.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635059005129 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1635059005129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger trigger:U21 " "Elaborating entity \"trigger\" for hierarchy \"trigger:U21\"" {  } { { "clock_top_1.vhd" "U21" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/clock_top_1.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635059005130 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp trigger.vhd(23) " "VHDL Process Statement warning at trigger.vhd(23): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trigger.vhd" "" { Text "E:/2019-2023_GDUT/2021bVHDL/clock_top_3/trigger.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1635059005130 "|clock_top_1|trigger:U21"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4617 " "Peak virtual memory: 4617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1635059005276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 24 15:03:25 2021 " "Processing ended: Sun Oct 24 15:03:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1635059005276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1635059005276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1635059005276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1635059005276 ""}
