

================================================================
== Vitis HLS Report for 'cnn_Pipeline_clone_for_rows_clone_for_cols'
================================================================
* Date:           Mon Mar 27 10:48:43 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.846 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      903|      903|  9.030 us|  9.030 us|  903|  903|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- clone_for_rows_clone_for_cols  |      901|      901|         3|          1|          1|   900|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      95|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      72|    -|
|Register         |        -|    -|      45|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      45|     167|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln146_1_fu_203_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln146_fu_215_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln148_fu_279_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln150_fu_273_p2       |         +|   0|  0|  10|          10|          10|
    |sub_ln150_fu_263_p2       |         -|   0|  0|  10|          10|          10|
    |icmp_ln146_fu_197_p2      |      icmp|   0|  0|  11|          10|           8|
    |icmp_ln148_fu_221_p2      |      icmp|   0|  0|   9|           5|           3|
    |select_ln146_1_fu_235_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln146_fu_227_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  95|          58|          42|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_j_load                |   9|          2|    5|         10|
    |i_fu_60                                |   9|          2|    5|         10|
    |indvar_flatten6_fu_64                  |   9|          2|   10|         20|
    |j_fu_56                                |   9|          2|    5|         10|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|   42|         84|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln150_reg_329                 |  10|   0|   10|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_60                           |   5|   0|    5|          0|
    |indvar_flatten6_fu_64             |  10|   0|   10|          0|
    |j_fu_56                           |   5|   0|    5|          0|
    |zext_ln150_2_reg_334              |  10|   0|   64|         54|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  45|   0|   99|         54|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_clone_for_rows_clone_for_cols|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_clone_for_rows_clone_for_cols|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_clone_for_rows_clone_for_cols|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_clone_for_rows_clone_for_cols|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_clone_for_rows_clone_for_cols|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_clone_for_rows_clone_for_cols|  return value|
|pad_img_address0   |  out|   10|   ap_memory|                                     pad_img|         array|
|pad_img_ce0        |  out|    1|   ap_memory|                                     pad_img|         array|
|pad_img_q0         |   in|   32|   ap_memory|                                     pad_img|         array|
|pad_img1_address0  |  out|   10|   ap_memory|                                    pad_img1|         array|
|pad_img1_ce0       |  out|    1|   ap_memory|                                    pad_img1|         array|
|pad_img1_we0       |  out|    1|   ap_memory|                                    pad_img1|         array|
|pad_img1_d0        |  out|   32|   ap_memory|                                    pad_img1|         array|
|pad_img2_address0  |  out|   10|   ap_memory|                                    pad_img2|         array|
|pad_img2_ce0       |  out|    1|   ap_memory|                                    pad_img2|         array|
|pad_img2_we0       |  out|    1|   ap_memory|                                    pad_img2|         array|
|pad_img2_d0        |  out|   32|   ap_memory|                                    pad_img2|         array|
|pad_img3_address0  |  out|   10|   ap_memory|                                    pad_img3|         array|
|pad_img3_ce0       |  out|    1|   ap_memory|                                    pad_img3|         array|
|pad_img3_we0       |  out|    1|   ap_memory|                                    pad_img3|         array|
|pad_img3_d0        |  out|   32|   ap_memory|                                    pad_img3|         array|
|pad_img4_address0  |  out|   10|   ap_memory|                                    pad_img4|         array|
|pad_img4_ce0       |  out|    1|   ap_memory|                                    pad_img4|         array|
|pad_img4_we0       |  out|    1|   ap_memory|                                    pad_img4|         array|
|pad_img4_d0        |  out|   32|   ap_memory|                                    pad_img4|         array|
|pad_img5_address0  |  out|   10|   ap_memory|                                    pad_img5|         array|
|pad_img5_ce0       |  out|    1|   ap_memory|                                    pad_img5|         array|
|pad_img5_we0       |  out|    1|   ap_memory|                                    pad_img5|         array|
|pad_img5_d0        |  out|   32|   ap_memory|                                    pad_img5|         array|
|pad_img6_address0  |  out|   10|   ap_memory|                                    pad_img6|         array|
|pad_img6_ce0       |  out|    1|   ap_memory|                                    pad_img6|         array|
|pad_img6_we0       |  out|    1|   ap_memory|                                    pad_img6|         array|
|pad_img6_d0        |  out|   32|   ap_memory|                                    pad_img6|         array|
|pad_img7_address0  |  out|   10|   ap_memory|                                    pad_img7|         array|
|pad_img7_ce0       |  out|    1|   ap_memory|                                    pad_img7|         array|
|pad_img7_we0       |  out|    1|   ap_memory|                                    pad_img7|         array|
|pad_img7_d0        |  out|   32|   ap_memory|                                    pad_img7|         array|
+-------------------+-----+-----+------------+--------------------------------------------+--------------+

