--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Main.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Enc1<0>     |    1.615(R)|   -0.081(R)|CLK_BUFGP         |   0.000|
Enc1<1>     |    1.690(R)|   -0.137(R)|CLK_BUFGP         |   0.000|
Enc2<0>     |    1.298(R)|    0.167(R)|CLK_BUFGP         |   0.000|
Enc2<1>     |    1.518(R)|   -0.005(R)|CLK_BUFGP         |   0.000|
MOSI        |    2.546(R)|   -0.750(R)|CLK_BUFGP         |   0.000|
SCLK        |    0.785(R)|    0.578(R)|CLK_BUFGP         |   0.000|
SS          |    3.889(R)|    1.184(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
En1         |    7.714(R)|CLK_BUFGP         |   0.000|
En2         |    7.706(R)|CLK_BUFGP         |   0.000|
Led<0>      |    7.217(R)|CLK_BUFGP         |   0.000|
Led<1>      |    7.157(R)|CLK_BUFGP         |   0.000|
Led<2>      |    7.219(R)|CLK_BUFGP         |   0.000|
Led<3>      |    7.159(R)|CLK_BUFGP         |   0.000|
Led<4>      |    9.023(R)|CLK_BUFGP         |   0.000|
Led<5>      |    8.662(R)|CLK_BUFGP         |   0.000|
Led<6>      |    8.810(R)|CLK_BUFGP         |   0.000|
Led<7>      |    9.279(R)|CLK_BUFGP         |   0.000|
MISO        |    7.480(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.376|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Apr 19 17:29:02 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 371 MB



