{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724152687080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724152687081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 20 19:18:06 2024 " "Processing started: Tue Aug 20 19:18:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724152687081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724152687081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_ctrl -c vga_ctrl " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_ctrl -c vga_ctrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724152687081 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724152687387 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724152687387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wangz/documents/github/fpga-laboratory/lab4/2_vga_display/sim/tb_vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wangz/documents/github/fpga-laboratory/lab4/2_vga_display/sim/tb_vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_vga_ctrl " "Found entity 1: tb_vga_ctrl" {  } { { "../../Sim/tb_vga_ctrl.v" "" { Text "C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/2_VGA_Display/Sim/tb_vga_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724152694189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724152694189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wangz/documents/github/fpga-laboratory/lab4/2_vga_display/rtl/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wangz/documents/github/fpga-laboratory/lab4/2_vga_display/rtl/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "../../RTL/vga_ctrl.v" "" { Text "C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/2_VGA_Display/RTL/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724152694191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724152694191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wangz/documents/github/fpga-laboratory/lab4/2_vga_display/quartus_prj/ipcore_dir/clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wangz/documents/github/fpga-laboratory/lab4/2_vga_display/quartus_prj/ipcore_dir/clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "../ipcore_dir/clk_gen.v" "" { Text "C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/2_VGA_Display/Quartus_prj/ipcore_dir/clk_gen.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724152694192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724152694192 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pix_x tb_vga_ctrl.v(62) " "Verilog HDL Implicit Net warning at tb_vga_ctrl.v(62): created implicit net for \"pix_x\"" {  } { { "../../Sim/tb_vga_ctrl.v" "" { Text "C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/2_VGA_Display/Sim/tb_vga_ctrl.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724152694193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pix_y tb_vga_ctrl.v(63) " "Verilog HDL Implicit Net warning at tb_vga_ctrl.v(63): created implicit net for \"pix_y\"" {  } { { "../../Sim/tb_vga_ctrl.v" "" { Text "C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/2_VGA_Display/Sim/tb_vga_ctrl.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724152694193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hsync tb_vga_ctrl.v(64) " "Verilog HDL Implicit Net warning at tb_vga_ctrl.v(64): created implicit net for \"hsync\"" {  } { { "../../Sim/tb_vga_ctrl.v" "" { Text "C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/2_VGA_Display/Sim/tb_vga_ctrl.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724152694193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vsync tb_vga_ctrl.v(65) " "Verilog HDL Implicit Net warning at tb_vga_ctrl.v(65): created implicit net for \"vsync\"" {  } { { "../../Sim/tb_vga_ctrl.v" "" { Text "C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/2_VGA_Display/Sim/tb_vga_ctrl.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724152694193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rgb tb_vga_ctrl.v(66) " "Verilog HDL Implicit Net warning at tb_vga_ctrl.v(66): created implicit net for \"rgb\"" {  } { { "../../Sim/tb_vga_ctrl.v" "" { Text "C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/2_VGA_Display/Sim/tb_vga_ctrl.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724152694193 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_ctrl " "Elaborating entity \"vga_ctrl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724152694224 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1724152694610 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724152694982 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724152694982 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "163 " "Implemented 163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724152695010 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724152695010 ""} { "Info" "ICUT_CUT_TM_LCELLS" "107 " "Implemented 107 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724152695010 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724152695010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724152695019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 20 19:18:15 2024 " "Processing ended: Tue Aug 20 19:18:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724152695019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724152695019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724152695019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724152695019 ""}
