# Barrel Shifter â€“ RTL Design and Verification

## ğŸ“Œ Overview
Designed and verified a parameterized Barrel Shifter module capable of performing logical shifts.

- **EDA Tools:** QuestaSim, Xilinx Vivado  
- **Languages:** Verilog, SystemVerilog  
- **RTL Design:** Built from scratch using modular design principles  
- **UVM Testbench:** Created complete UVM-based test environment including agents, sequences, and scoreboard

---

## ğŸ“ Folder Structure

- `rtl/` â€“ RTL design files: `barrel_shifter.sv`, etc.
- `tb/` â€“ Top-level testbench, UVM environment, config, scoreboard, sequencer
- `wr_agt_top/` â€“ Write agent: driver, monitor, sequence, agent, config
- `rd_agt_top/` â€“ Read agent: monitor, sequence, agent, config
- `test/` â€“ UVM test classes and virtual sequences
- `sim/` â€“ Makefile and simulation run scripts
- `docs/` â€“ Waveform screenshots and synthesis reports

---

## âœ… Features

- RTL Barrel Shifter with shift-left and shift-right functionality
- Reusable UVM components for scalability
- Assertion-based verification
- Functional coverage
- QuestaSim and Vivado simulation support

---


## ğŸ–¼ï¸ Waveform & Coverage Snapshots

### âœ… Simulation Waveform  
**QuestaSim Output:**  
![Simulation](docs/simulation_questasim.png)

### âœ… Functional Coverage  
**Coverage 1:**  
![Coverage 1](docs/functional_coverage1.png)

**Coverage 2:**  
![Coverage 2](docs/functional_coverage2.png)



---


