

================================================================
== Vitis HLS Report for 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4'
================================================================
* Date:           Fri Mar 21 12:04:41 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.147 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       62|       62|  0.620 us|  0.620 us|   61|   61|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_180_4  |       60|       60|         7|          6|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    221|    -|
|Register         |        -|    -|      22|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      22|    247|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln180_fu_270_p2   |         +|   0|  0|  12|           4|           1|
    |icmp_ln180_fu_264_p2  |      icmp|   0|  0|  12|           4|           4|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  26|           9|           7|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  37|          7|    1|          7|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_1         |   9|          2|    4|          8|
    |k_fu_70                      |   9|          2|    4|          8|
    |transposed_0_address0_local  |  37|          7|    4|         28|
    |transposed_0_address1_local  |  31|          6|    4|         24|
    |transposed_0_d0_local        |  31|          6|   64|        384|
    |transposed_0_d1_local        |  31|          6|   64|        384|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 221|         44|  149|        851|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  6|   0|    6|          0|
    |ap_done_reg                  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |icmp_ln180_reg_342           |  1|   0|    1|          0|
    |k_1_reg_337                  |  4|   0|    4|          0|
    |k_fu_70                      |  4|   0|    4|          0|
    |zext_ln180_reg_346           |  4|   0|   64|         60|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 22|   0|   82|         60|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4|  return value|
|transposed_0_address0   |  out|    4|   ap_memory|                                         transposed_0|         array|
|transposed_0_ce0        |  out|    1|   ap_memory|                                         transposed_0|         array|
|transposed_0_we0        |  out|    1|   ap_memory|                                         transposed_0|         array|
|transposed_0_d0         |  out|   64|   ap_memory|                                         transposed_0|         array|
|transposed_0_q0         |   in|   64|   ap_memory|                                         transposed_0|         array|
|transposed_0_address1   |  out|    4|   ap_memory|                                         transposed_0|         array|
|transposed_0_ce1        |  out|    1|   ap_memory|                                         transposed_0|         array|
|transposed_0_we1        |  out|    1|   ap_memory|                                         transposed_0|         array|
|transposed_0_d1         |  out|   64|   ap_memory|                                         transposed_0|         array|
|net_0_load              |   in|   64|     ap_none|                                           net_0_load|        scalar|
|net_0_load_1            |   in|   64|     ap_none|                                         net_0_load_1|        scalar|
|net_0_load_2            |   in|   64|     ap_none|                                         net_0_load_2|        scalar|
|net_0_load_3            |   in|   64|     ap_none|                                         net_0_load_3|        scalar|
|net_0_load_4            |   in|   64|     ap_none|                                         net_0_load_4|        scalar|
|net_0_load_5            |   in|   64|     ap_none|                                         net_0_load_5|        scalar|
|net_0_load_6            |   in|   64|     ap_none|                                         net_0_load_6|        scalar|
|net_0_load_7            |   in|   64|     ap_none|                                         net_0_load_7|        scalar|
|net_0_load_8            |   in|   64|     ap_none|                                         net_0_load_8|        scalar|
|net_0_load_9            |   in|   64|     ap_none|                                         net_0_load_9|        scalar|
|softmax_input_address0  |  out|    4|   ap_memory|                                        softmax_input|         array|
|softmax_input_ce0       |  out|    1|   ap_memory|                                        softmax_input|         array|
|softmax_input_we0       |  out|    1|   ap_memory|                                        softmax_input|         array|
|softmax_input_d0        |  out|   64|   ap_memory|                                        softmax_input|         array|
+------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

