TimeQuest Timing Analyzer report for RX
Sun Dec 09 18:40:04 2018
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CK'
 12. Slow Model Hold: 'CK'
 13. Slow Model Minimum Pulse Width: 'CK'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'CK'
 24. Fast Model Hold: 'CK'
 25. Fast Model Minimum Pulse Width: 'CK'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; RX                                                              ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C35F672C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CK         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CK }  ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 324.89 MHz ; 324.89 MHz      ; CK         ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CK    ; -2.078 ; -55.528       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CK    ; 0.391 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CK    ; -1.380 ; -45.380               ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CK'                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.078 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; CK           ; CK          ; 1.000        ; 0.000      ; 3.114      ;
; -2.078 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; CK           ; CK          ; 1.000        ; 0.000      ; 3.114      ;
; -2.078 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; CK           ; CK          ; 1.000        ; 0.000      ; 3.114      ;
; -2.078 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; CK           ; CK          ; 1.000        ; 0.000      ; 3.114      ;
; -2.078 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; CK           ; CK          ; 1.000        ; 0.000      ; 3.114      ;
; -2.039 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; CK           ; CK          ; 1.000        ; 0.000      ; 3.075      ;
; -2.039 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; CK           ; CK          ; 1.000        ; 0.000      ; 3.075      ;
; -2.039 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; CK           ; CK          ; 1.000        ; 0.000      ; 3.075      ;
; -2.039 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; CK           ; CK          ; 1.000        ; 0.000      ; 3.075      ;
; -2.039 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; CK           ; CK          ; 1.000        ; 0.000      ; 3.075      ;
; -1.998 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; CK           ; CK          ; 1.000        ; 0.000      ; 3.034      ;
; -1.959 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; CK           ; CK          ; 1.000        ; 0.000      ; 2.995      ;
; -1.959 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; CK           ; CK          ; 1.000        ; 0.000      ; 2.995      ;
; -1.959 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; CK           ; CK          ; 1.000        ; 0.000      ; 2.995      ;
; -1.959 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; CK           ; CK          ; 1.000        ; 0.000      ; 2.995      ;
; -1.959 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; CK           ; CK          ; 1.000        ; 0.000      ; 2.995      ;
; -1.950 ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; CK           ; CK          ; 1.000        ; 0.001      ; 2.987      ;
; -1.950 ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; CK           ; CK          ; 1.000        ; 0.001      ; 2.987      ;
; -1.950 ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; CK           ; CK          ; 1.000        ; 0.001      ; 2.987      ;
; -1.950 ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; CK           ; CK          ; 1.000        ; 0.001      ; 2.987      ;
; -1.950 ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; CK           ; CK          ; 1.000        ; 0.001      ; 2.987      ;
; -1.861 ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; CK           ; CK          ; 1.000        ; 0.001      ; 2.898      ;
; -1.861 ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; CK           ; CK          ; 1.000        ; 0.001      ; 2.898      ;
; -1.861 ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; CK           ; CK          ; 1.000        ; 0.001      ; 2.898      ;
; -1.861 ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; CK           ; CK          ; 1.000        ; 0.001      ; 2.898      ;
; -1.861 ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; CK           ; CK          ; 1.000        ; 0.001      ; 2.898      ;
; -1.858 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.894      ;
; -1.858 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.894      ;
; -1.858 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.894      ;
; -1.858 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.894      ;
; -1.826 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; CK           ; CK          ; 1.000        ; 0.000      ; 2.862      ;
; -1.826 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; CK           ; CK          ; 1.000        ; 0.000      ; 2.862      ;
; -1.826 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; CK           ; CK          ; 1.000        ; 0.000      ; 2.862      ;
; -1.826 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; CK           ; CK          ; 1.000        ; 0.000      ; 2.862      ;
; -1.826 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; CK           ; CK          ; 1.000        ; 0.000      ; 2.862      ;
; -1.769 ; FSM_RX:FSM_RX|present_state.Decisore2                                                                        ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; CK           ; CK          ; 1.000        ; 0.000      ; 2.805      ;
; -1.754 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; CK           ; CK          ; 1.000        ; 0.000      ; 2.790      ;
; -1.745 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; CK           ; CK          ; 1.000        ; 0.000      ; 2.781      ;
; -1.714 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; CK           ; CK          ; 1.000        ; 0.000      ; 2.750      ;
; -1.714 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; CK           ; CK          ; 1.000        ; 0.000      ; 2.750      ;
; -1.714 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; CK           ; CK          ; 1.000        ; 0.000      ; 2.750      ;
; -1.714 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; CK           ; CK          ; 1.000        ; 0.000      ; 2.750      ;
; -1.699 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; CK           ; CK          ; 1.000        ; 0.000      ; 2.735      ;
; -1.699 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; CK           ; CK          ; 1.000        ; 0.000      ; 2.735      ;
; -1.699 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; CK           ; CK          ; 1.000        ; 0.000      ; 2.735      ;
; -1.699 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; CK           ; CK          ; 1.000        ; 0.000      ; 2.735      ;
; -1.699 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; CK           ; CK          ; 1.000        ; 0.000      ; 2.735      ;
; -1.672 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; CK           ; CK          ; 1.000        ; 0.000      ; 2.708      ;
; -1.672 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; CK           ; CK          ; 1.000        ; 0.000      ; 2.708      ;
; -1.672 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; CK           ; CK          ; 1.000        ; 0.000      ; 2.708      ;
; -1.672 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; CK           ; CK          ; 1.000        ; 0.000      ; 2.708      ;
; -1.651 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; CK           ; CK          ; 1.000        ; 0.000      ; 2.687      ;
; -1.614 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.650      ;
; -1.614 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.650      ;
; -1.614 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.650      ;
; -1.614 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.650      ;
; -1.605 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.641      ;
; -1.605 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.641      ;
; -1.605 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.641      ;
; -1.605 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.641      ;
; -1.590 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; CK           ; CK          ; 1.000        ; 0.000      ; 2.626      ;
; -1.590 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; CK           ; CK          ; 1.000        ; 0.000      ; 2.626      ;
; -1.590 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; CK           ; CK          ; 1.000        ; 0.000      ; 2.626      ;
; -1.590 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; CK           ; CK          ; 1.000        ; 0.000      ; 2.626      ;
; -1.511 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; CK           ; CK          ; 1.000        ; -0.001     ; 2.546      ;
; -1.511 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.547      ;
; -1.511 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.547      ;
; -1.511 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.547      ;
; -1.511 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.547      ;
; -1.504 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                     ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; CK           ; CK          ; 1.000        ; -0.001     ; 2.539      ;
; -1.503 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                     ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; CK           ; CK          ; 1.000        ; -0.001     ; 2.538      ;
; -1.503 ; FSM_RX:FSM_RX|present_state.Reset                                                                            ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; CK           ; CK          ; 1.000        ; 0.001      ; 2.540      ;
; -1.503 ; FSM_RX:FSM_RX|present_state.Reset                                                                            ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; CK           ; CK          ; 1.000        ; 0.001      ; 2.540      ;
; -1.503 ; FSM_RX:FSM_RX|present_state.Reset                                                                            ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; CK           ; CK          ; 1.000        ; 0.001      ; 2.540      ;
; -1.503 ; FSM_RX:FSM_RX|present_state.Reset                                                                            ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; CK           ; CK          ; 1.000        ; 0.001      ; 2.540      ;
; -1.503 ; FSM_RX:FSM_RX|present_state.Reset                                                                            ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; CK           ; CK          ; 1.000        ; 0.001      ; 2.540      ;
; -1.472 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; CK           ; CK          ; 1.000        ; -0.001     ; 2.507      ;
; -1.455 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; CK           ; CK          ; 1.000        ; -0.001     ; 2.490      ;
; -1.454 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; CK           ; CK          ; 1.000        ; -0.001     ; 2.489      ;
; -1.429 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; CK           ; CK          ; 1.000        ; 0.001      ; 2.466      ;
; -1.420 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                     ; CK           ; CK          ; 1.000        ; 0.000      ; 2.456      ;
; -1.418 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                     ; CK           ; CK          ; 1.000        ; 0.000      ; 2.454      ;
; -1.417 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ; CK           ; CK          ; 1.000        ; 0.000      ; 2.453      ;
; -1.416 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ; CK           ; CK          ; 1.000        ; 0.000      ; 2.452      ;
; -1.392 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; FSM_RX:FSM_RX|present_state.Decisore                                                                         ; CK           ; CK          ; 1.000        ; -0.001     ; 2.427      ;
; -1.392 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; CK           ; CK          ; 1.000        ; -0.001     ; 2.427      ;
; -1.388 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                     ; CK           ; CK          ; 1.000        ; 0.000      ; 2.424      ;
; -1.387 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; CK           ; CK          ; 1.000        ; 0.001      ; 2.424      ;
; -1.386 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                     ; CK           ; CK          ; 1.000        ; 0.000      ; 2.422      ;
; -1.385 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ; CK           ; CK          ; 1.000        ; 0.000      ; 2.421      ;
; -1.384 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ; CK           ; CK          ; 1.000        ; 0.000      ; 2.420      ;
; -1.366 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; CK           ; CK          ; 1.000        ; -0.001     ; 2.401      ;
; -1.366 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; CK           ; CK          ; 1.000        ; -0.001     ; 2.401      ;
; -1.353 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; FSM_RX:FSM_RX|present_state.Decisore                                                                         ; CK           ; CK          ; 1.000        ; -0.001     ; 2.388      ;
; -1.351 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; CK           ; CK          ; 1.000        ; 0.000      ; 2.387      ;
; -1.351 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; CK           ; CK          ; 1.000        ; 0.000      ; 2.387      ;
; -1.351 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; CK           ; CK          ; 1.000        ; 0.000      ; 2.387      ;
; -1.351 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; CK           ; CK          ; 1.000        ; 0.000      ; 2.387      ;
; -1.332 ; FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                    ; CK           ; CK          ; 1.000        ; -0.018     ; 2.350      ;
; -1.332 ; FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                    ; CK           ; CK          ; 1.000        ; -0.018     ; 2.350      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CK'                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; FSM_RX:FSM_RX|present_state.Wait_read                                                                        ; FSM_RX:FSM_RX|present_state.Wait_read                                                                        ; CK           ; CK          ; 0.000        ; 0.000      ; 0.657      ;
; 0.521 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.787      ;
; 0.523 ; FSM_RX:FSM_RX|present_state.Wait_read                                                                        ; FSM_RX:FSM_RX|present_state.Uscita_letta                                                                     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.789      ;
; 0.525 ; lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                   ; lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                   ; CK           ; CK          ; 0.000        ; 0.000      ; 0.791      ;
; 0.527 ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.793      ;
; 0.528 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.794      ;
; 0.530 ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                    ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.798      ;
; 0.535 ; FSM_RX:FSM_RX|present_state.Ricezione_terminata                                                              ; FSM_RX:FSM_RX|present_state.Wait_read                                                                        ; CK           ; CK          ; 0.000        ; 0.000      ; 0.801      ;
; 0.546 ; FSM_RX:FSM_RX|present_state.Decisore                                                                         ; FSM_RX:FSM_RX|present_state.Decisore2                                                                        ; CK           ; CK          ; 0.000        ; 0.000      ; 0.812      ;
; 0.627 ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                    ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.893      ;
; 0.628 ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.894      ;
; 0.656 ; FSM_RX:FSM_RX|present_state.Uscita_letta                                                                     ; FSM_RX:FSM_RX|present_state.Reset                                                                            ; CK           ; CK          ; 0.000        ; 0.000      ; 0.922      ;
; 0.668 ; FSM_RX:FSM_RX|present_state.Decisore2                                                                        ; FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.934      ;
; 0.669 ; lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                   ; lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                   ; CK           ; CK          ; 0.000        ; 0.000      ; 0.935      ;
; 0.680 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.946      ;
; 0.774 ; FSM_RX:FSM_RX|present_state.Ricezione_terminata                                                              ; FSM_RX:FSM_RX|present_state.Reset                                                                            ; CK           ; CK          ; 0.000        ; 0.000      ; 1.040      ;
; 0.795 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.061      ;
; 0.801 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.067      ;
; 0.801 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; CK           ; CK          ; 0.000        ; 0.000      ; 1.067      ;
; 0.801 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; CK           ; CK          ; 0.000        ; 0.000      ; 1.068      ;
; 0.828 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.094      ;
; 0.835 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.101      ;
; 0.839 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; CK           ; CK          ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; CK           ; CK          ; 0.000        ; 0.000      ; 1.105      ;
; 0.846 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; CK           ; CK          ; 0.000        ; 0.000      ; 1.112      ;
; 0.943 ; FSM_RX:FSM_RX|present_state.Accumulo_Output2                                                                 ; FSM_RX:FSM_RX|present_state.Ricezione_terminata                                                              ; CK           ; CK          ; 0.000        ; 0.000      ; 1.209      ;
; 0.964 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; FSM_RX:FSM_RX|present_state.Decisore                                                                         ; CK           ; CK          ; 0.000        ; -0.001     ; 1.229      ;
; 0.968 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; CK           ; CK          ; 0.000        ; -0.001     ; 1.233      ;
; 0.995 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.261      ;
; 1.036 ; FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; CK           ; CK          ; 0.000        ; 0.000      ; 1.302      ;
; 1.056 ; FSM_RX:FSM_RX|present_state.Reset                                                                            ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; CK           ; CK          ; 0.000        ; 0.000      ; 1.322      ;
; 1.057 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                     ; CK           ; CK          ; 0.000        ; 0.001      ; 1.324      ;
; 1.078 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; CK           ; CK          ; 0.000        ; -0.001     ; 1.343      ;
; 1.080 ; FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ; FSM_RX:FSM_RX|present_state.Accumulo_Output2                                                                 ; CK           ; CK          ; 0.000        ; 0.000      ; 1.346      ;
; 1.087 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                     ; CK           ; CK          ; 0.000        ; -0.001     ; 1.352      ;
; 1.091 ; FSM_RX:FSM_RX|present_state.Accumulo_Output2                                                                 ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; CK           ; CK          ; 0.000        ; 0.000      ; 1.357      ;
; 1.109 ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; CK           ; CK          ; 0.000        ; 0.000      ; 1.375      ;
; 1.114 ; FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                     ; CK           ; CK          ; 0.000        ; 0.001      ; 1.381      ;
; 1.114 ; FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ; CK           ; CK          ; 0.000        ; 0.001      ; 1.381      ;
; 1.114 ; FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                     ; CK           ; CK          ; 0.000        ; 0.001      ; 1.381      ;
; 1.114 ; FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                     ; CK           ; CK          ; 0.000        ; 0.001      ; 1.381      ;
; 1.114 ; FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                     ; CK           ; CK          ; 0.000        ; 0.001      ; 1.381      ;
; 1.114 ; FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ; CK           ; CK          ; 0.000        ; 0.001      ; 1.381      ;
; 1.124 ; FSM_RX:FSM_RX|present_state.Decisore                                                                         ; lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                   ; CK           ; CK          ; 0.000        ; 0.001      ; 1.391      ;
; 1.124 ; FSM_RX:FSM_RX|present_state.Decisore                                                                         ; lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                   ; CK           ; CK          ; 0.000        ; 0.001      ; 1.391      ;
; 1.124 ; FSM_RX:FSM_RX|present_state.Decisore                                                                         ; lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                   ; CK           ; CK          ; 0.000        ; 0.001      ; 1.391      ;
; 1.172 ; FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.438      ;
; 1.172 ; FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.438      ;
; 1.178 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.444      ;
; 1.184 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.450      ;
; 1.185 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; CK           ; CK          ; 0.000        ; 0.000      ; 1.451      ;
; 1.192 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                     ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; CK           ; CK          ; 0.000        ; 0.000      ; 1.458      ;
; 1.193 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                     ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; CK           ; CK          ; 0.000        ; 0.000      ; 1.459      ;
; 1.196 ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; FSM_RX:FSM_RX|present_state.Decisore                                                                         ; CK           ; CK          ; 0.000        ; 0.000      ; 1.462      ;
; 1.207 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                     ; CK           ; CK          ; 0.000        ; 0.001      ; 1.474      ;
; 1.214 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.480      ;
; 1.221 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.487      ;
; 1.221 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.487      ;
; 1.225 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; CK           ; CK          ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; CK           ; CK          ; 0.000        ; 0.000      ; 1.491      ;
; 1.230 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                     ; CK           ; CK          ; 0.000        ; 0.001      ; 1.497      ;
; 1.231 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ; CK           ; CK          ; 0.000        ; 0.001      ; 1.498      ;
; 1.232 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; CK           ; CK          ; 0.000        ; 0.000      ; 1.498      ;
; 1.234 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ; CK           ; CK          ; 0.000        ; 0.001      ; 1.501      ;
; 1.234 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                     ; CK           ; CK          ; 0.000        ; 0.001      ; 1.501      ;
; 1.249 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.515      ;
; 1.255 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.521      ;
; 1.256 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; CK           ; CK          ; 0.000        ; 0.000      ; 1.522      ;
; 1.286 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; FSM_RX:FSM_RX|present_state.Ricezione_terminata                                                              ; CK           ; CK          ; 0.000        ; 0.001      ; 1.553      ;
; 1.292 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.558      ;
; 1.296 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; CK           ; CK          ; 0.000        ; 0.000      ; 1.562      ;
; 1.303 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; CK           ; CK          ; 0.000        ; 0.000      ; 1.569      ;
; 1.316 ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; CK           ; CK          ; 0.000        ; 0.000      ; 1.582      ;
; 1.326 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.592      ;
; 1.327 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; CK           ; CK          ; 0.000        ; 0.000      ; 1.593      ;
; 1.343 ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; CK           ; CK          ; 0.000        ; 0.000      ; 1.609      ;
; 1.360 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ; CK           ; CK          ; 0.000        ; 0.001      ; 1.627      ;
; 1.361 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ; CK           ; CK          ; 0.000        ; 0.001      ; 1.628      ;
; 1.363 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.629      ;
; 1.364 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                     ; CK           ; CK          ; 0.000        ; 0.001      ; 1.631      ;
; 1.374 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; CK           ; CK          ; 0.000        ; 0.000      ; 1.640      ;
; 1.378 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.644      ;
; 1.445 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; CK           ; CK          ; 0.000        ; 0.000      ; 1.711      ;
; 1.449 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.715      ;
; 1.451 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; CK           ; CK          ; 0.000        ; 0.000      ; 1.717      ;
; 1.452 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; CK           ; CK          ; 0.000        ; 0.000      ; 1.718      ;
; 1.461 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.727      ;
; 1.525 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; FSM_RX:FSM_RX|present_state.Ricezione_terminata                                                              ; CK           ; CK          ; 0.000        ; 0.001      ; 1.792      ;
; 1.555 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.821      ;
; 1.564 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.830      ;
; 1.589 ; FSM_RX:FSM_RX|present_state.Reset                                                                            ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.855      ;
; 1.589 ; FSM_RX:FSM_RX|present_state.Reset                                                                            ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.855      ;
; 1.589 ; FSM_RX:FSM_RX|present_state.Reset                                                                            ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.855      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CK'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CK    ; Rise       ; CK                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Accumulo_Output2                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Accumulo_Output2                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Decisore                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Decisore                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Decisore2                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Decisore2                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Reset                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Reset                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Ricezione_terminata                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Ricezione_terminata                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Uscita_letta                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Uscita_letta                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Wait_read                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Wait_read                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CK|combout                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CK|combout                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CK~clkctrl|inclk[0]                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CK~clkctrl|inclk[0]                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CK~clkctrl|outclk                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CK~clkctrl|outclk                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CNT_RX_MOD_16_BIT|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CNT_RX_MOD_16_BIT|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CNT_RX_MOD_16_BIT|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CNT_RX_MOD_16_BIT|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CNT_RX_MOD_16_BIT|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                              ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; RD        ; CK         ; 5.034 ; 5.034 ; Rise       ; CK              ;
; RX_UART   ; CK         ; 4.230 ; 4.230 ; Rise       ; CK              ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; RD        ; CK         ; -4.683 ; -4.683 ; Rise       ; CK              ;
; RX_UART   ; CK         ; -3.695 ; -3.695 ; Rise       ; CK              ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DAV       ; CK         ; 7.697 ; 7.697 ; Rise       ; CK              ;
; DOUT[*]   ; CK         ; 6.970 ; 6.970 ; Rise       ; CK              ;
;  DOUT[0]  ; CK         ; 6.965 ; 6.965 ; Rise       ; CK              ;
;  DOUT[1]  ; CK         ; 6.970 ; 6.970 ; Rise       ; CK              ;
;  DOUT[2]  ; CK         ; 6.739 ; 6.739 ; Rise       ; CK              ;
;  DOUT[3]  ; CK         ; 6.944 ; 6.944 ; Rise       ; CK              ;
;  DOUT[4]  ; CK         ; 6.760 ; 6.760 ; Rise       ; CK              ;
;  DOUT[5]  ; CK         ; 6.763 ; 6.763 ; Rise       ; CK              ;
;  DOUT[6]  ; CK         ; 6.761 ; 6.761 ; Rise       ; CK              ;
;  DOUT[7]  ; CK         ; 6.754 ; 6.754 ; Rise       ; CK              ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DAV       ; CK         ; 7.697 ; 7.697 ; Rise       ; CK              ;
; DOUT[*]   ; CK         ; 6.739 ; 6.739 ; Rise       ; CK              ;
;  DOUT[0]  ; CK         ; 6.965 ; 6.965 ; Rise       ; CK              ;
;  DOUT[1]  ; CK         ; 6.970 ; 6.970 ; Rise       ; CK              ;
;  DOUT[2]  ; CK         ; 6.739 ; 6.739 ; Rise       ; CK              ;
;  DOUT[3]  ; CK         ; 6.944 ; 6.944 ; Rise       ; CK              ;
;  DOUT[4]  ; CK         ; 6.760 ; 6.760 ; Rise       ; CK              ;
;  DOUT[5]  ; CK         ; 6.763 ; 6.763 ; Rise       ; CK              ;
;  DOUT[6]  ; CK         ; 6.761 ; 6.761 ; Rise       ; CK              ;
;  DOUT[7]  ; CK         ; 6.754 ; 6.754 ; Rise       ; CK              ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CK    ; -0.478 ; -8.178        ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CK    ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CK    ; -1.380 ; -45.380               ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CK'                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.478 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; CK           ; CK          ; 1.000        ; 0.000      ; 1.510      ;
; -0.478 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; CK           ; CK          ; 1.000        ; 0.000      ; 1.510      ;
; -0.478 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; CK           ; CK          ; 1.000        ; 0.000      ; 1.510      ;
; -0.478 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; CK           ; CK          ; 1.000        ; 0.000      ; 1.510      ;
; -0.478 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; CK           ; CK          ; 1.000        ; 0.000      ; 1.510      ;
; -0.461 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; CK           ; CK          ; 1.000        ; 0.000      ; 1.493      ;
; -0.461 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; CK           ; CK          ; 1.000        ; 0.000      ; 1.493      ;
; -0.461 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; CK           ; CK          ; 1.000        ; 0.000      ; 1.493      ;
; -0.461 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; CK           ; CK          ; 1.000        ; 0.000      ; 1.493      ;
; -0.461 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; CK           ; CK          ; 1.000        ; 0.000      ; 1.493      ;
; -0.425 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; CK           ; CK          ; 1.000        ; 0.000      ; 1.457      ;
; -0.425 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; CK           ; CK          ; 1.000        ; 0.000      ; 1.457      ;
; -0.425 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; CK           ; CK          ; 1.000        ; 0.000      ; 1.457      ;
; -0.425 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; CK           ; CK          ; 1.000        ; 0.000      ; 1.457      ;
; -0.425 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; CK           ; CK          ; 1.000        ; 0.000      ; 1.457      ;
; -0.409 ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; CK           ; CK          ; 1.000        ; 0.002      ; 1.443      ;
; -0.409 ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; CK           ; CK          ; 1.000        ; 0.002      ; 1.443      ;
; -0.409 ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; CK           ; CK          ; 1.000        ; 0.002      ; 1.443      ;
; -0.409 ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; CK           ; CK          ; 1.000        ; 0.002      ; 1.443      ;
; -0.409 ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; CK           ; CK          ; 1.000        ; 0.002      ; 1.443      ;
; -0.379 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.411      ;
; -0.379 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.411      ;
; -0.379 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.411      ;
; -0.379 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.411      ;
; -0.365 ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; CK           ; CK          ; 1.000        ; 0.002      ; 1.399      ;
; -0.365 ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; CK           ; CK          ; 1.000        ; 0.002      ; 1.399      ;
; -0.365 ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; CK           ; CK          ; 1.000        ; 0.002      ; 1.399      ;
; -0.365 ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; CK           ; CK          ; 1.000        ; 0.002      ; 1.399      ;
; -0.365 ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; CK           ; CK          ; 1.000        ; 0.002      ; 1.399      ;
; -0.347 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; CK           ; CK          ; 1.000        ; 0.000      ; 1.379      ;
; -0.347 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; CK           ; CK          ; 1.000        ; 0.000      ; 1.379      ;
; -0.347 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; CK           ; CK          ; 1.000        ; 0.000      ; 1.379      ;
; -0.347 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; CK           ; CK          ; 1.000        ; 0.000      ; 1.379      ;
; -0.347 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; CK           ; CK          ; 1.000        ; 0.000      ; 1.379      ;
; -0.341 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; CK           ; CK          ; 1.000        ; -0.001     ; 1.372      ;
; -0.317 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; CK           ; CK          ; 1.000        ; 0.000      ; 1.349      ;
; -0.317 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; CK           ; CK          ; 1.000        ; 0.000      ; 1.349      ;
; -0.317 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; CK           ; CK          ; 1.000        ; 0.000      ; 1.349      ;
; -0.317 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; CK           ; CK          ; 1.000        ; 0.000      ; 1.349      ;
; -0.289 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; CK           ; CK          ; 1.000        ; 0.000      ; 1.321      ;
; -0.289 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; CK           ; CK          ; 1.000        ; 0.000      ; 1.321      ;
; -0.289 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; CK           ; CK          ; 1.000        ; 0.000      ; 1.321      ;
; -0.289 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; CK           ; CK          ; 1.000        ; 0.000      ; 1.321      ;
; -0.289 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; CK           ; CK          ; 1.000        ; 0.000      ; 1.321      ;
; -0.280 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; CK           ; CK          ; 1.000        ; 0.000      ; 1.312      ;
; -0.280 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; CK           ; CK          ; 1.000        ; 0.000      ; 1.312      ;
; -0.280 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; CK           ; CK          ; 1.000        ; 0.000      ; 1.312      ;
; -0.280 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; CK           ; CK          ; 1.000        ; 0.000      ; 1.312      ;
; -0.268 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.300      ;
; -0.268 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.300      ;
; -0.268 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.300      ;
; -0.268 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.300      ;
; -0.262 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; CK           ; CK          ; 1.000        ; 0.000      ; 1.294      ;
; -0.262 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; CK           ; CK          ; 1.000        ; 0.000      ; 1.294      ;
; -0.262 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; CK           ; CK          ; 1.000        ; 0.000      ; 1.294      ;
; -0.262 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; CK           ; CK          ; 1.000        ; 0.000      ; 1.294      ;
; -0.249 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.281      ;
; -0.249 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.281      ;
; -0.249 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.281      ;
; -0.249 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.281      ;
; -0.237 ; FSM_RX:FSM_RX|present_state.Decisore2                                                                        ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; CK           ; CK          ; 1.000        ; -0.001     ; 1.268      ;
; -0.230 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; CK           ; CK          ; 1.000        ; -0.001     ; 1.261      ;
; -0.217 ; FSM_RX:FSM_RX|present_state.Reset                                                                            ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; CK           ; CK          ; 1.000        ; 0.001      ; 1.250      ;
; -0.217 ; FSM_RX:FSM_RX|present_state.Reset                                                                            ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; CK           ; CK          ; 1.000        ; 0.001      ; 1.250      ;
; -0.217 ; FSM_RX:FSM_RX|present_state.Reset                                                                            ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; CK           ; CK          ; 1.000        ; 0.001      ; 1.250      ;
; -0.217 ; FSM_RX:FSM_RX|present_state.Reset                                                                            ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; CK           ; CK          ; 1.000        ; 0.001      ; 1.250      ;
; -0.217 ; FSM_RX:FSM_RX|present_state.Reset                                                                            ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; CK           ; CK          ; 1.000        ; 0.001      ; 1.250      ;
; -0.211 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; CK           ; CK          ; 1.000        ; -0.001     ; 1.242      ;
; -0.205 ; FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                    ; CK           ; CK          ; 1.000        ; -0.016     ; 1.221      ;
; -0.205 ; FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                    ; CK           ; CK          ; 1.000        ; -0.016     ; 1.221      ;
; -0.205 ; FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ; CK           ; CK          ; 1.000        ; -0.016     ; 1.221      ;
; -0.205 ; FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; CK           ; CK          ; 1.000        ; -0.016     ; 1.221      ;
; -0.205 ; FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; CK           ; CK          ; 1.000        ; -0.016     ; 1.221      ;
; -0.205 ; FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; CK           ; CK          ; 1.000        ; -0.016     ; 1.221      ;
; -0.205 ; FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; CK           ; CK          ; 1.000        ; -0.016     ; 1.221      ;
; -0.205 ; FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; CK           ; CK          ; 1.000        ; -0.016     ; 1.221      ;
; -0.205 ; FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ; CK           ; CK          ; 1.000        ; -0.016     ; 1.221      ;
; -0.205 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.237      ;
; -0.205 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.237      ;
; -0.205 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.237      ;
; -0.205 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.237      ;
; -0.167 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; CK           ; CK          ; 1.000        ; -0.001     ; 1.198      ;
; -0.165 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; CK           ; CK          ; 1.000        ; -0.001     ; 1.196      ;
; -0.151 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                     ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; CK           ; CK          ; 1.000        ; -0.001     ; 1.182      ;
; -0.150 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                     ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; CK           ; CK          ; 1.000        ; -0.001     ; 1.181      ;
; -0.148 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; CK           ; CK          ; 1.000        ; -0.001     ; 1.179      ;
; -0.136 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; CK           ; CK          ; 1.000        ; 0.000      ; 1.168      ;
; -0.136 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; CK           ; CK          ; 1.000        ; 0.000      ; 1.168      ;
; -0.136 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; CK           ; CK          ; 1.000        ; 0.000      ; 1.168      ;
; -0.136 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; CK           ; CK          ; 1.000        ; 0.000      ; 1.168      ;
; -0.136 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; CK           ; CK          ; 1.000        ; -0.001     ; 1.167      ;
; -0.135 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; CK           ; CK          ; 1.000        ; -0.001     ; 1.166      ;
; -0.119 ; FSM_RX:FSM_RX|present_state.Reset                                                                            ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; CK           ; CK          ; 1.000        ; -0.001     ; 1.150      ;
; -0.119 ; FSM_RX:FSM_RX|present_state.Reset                                                                            ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; CK           ; CK          ; 1.000        ; -0.001     ; 1.150      ;
; -0.119 ; FSM_RX:FSM_RX|present_state.Reset                                                                            ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; CK           ; CK          ; 1.000        ; -0.001     ; 1.150      ;
; -0.119 ; FSM_RX:FSM_RX|present_state.Reset                                                                            ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; CK           ; CK          ; 1.000        ; -0.001     ; 1.150      ;
; -0.117 ; FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; CK           ; CK          ; 1.000        ; -0.001     ; 1.148      ;
; -0.117 ; FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; CK           ; CK          ; 1.000        ; -0.001     ; 1.148      ;
; -0.117 ; FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; CK           ; CK          ; 1.000        ; -0.001     ; 1.148      ;
; -0.117 ; FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; CK           ; CK          ; 1.000        ; -0.001     ; 1.148      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CK'                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; FSM_RX:FSM_RX|present_state.Wait_read                                                                        ; FSM_RX:FSM_RX|present_state.Wait_read                                                                        ; CK           ; CK          ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; FSM_RX:FSM_RX|present_state.Wait_read                                                                        ; FSM_RX:FSM_RX|present_state.Uscita_letta                                                                     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                   ; lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                   ; CK           ; CK          ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                    ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.396      ;
; 0.246 ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.398      ;
; 0.250 ; FSM_RX:FSM_RX|present_state.Ricezione_terminata                                                              ; FSM_RX:FSM_RX|present_state.Wait_read                                                                        ; CK           ; CK          ; 0.000        ; 0.000      ; 0.402      ;
; 0.253 ; FSM_RX:FSM_RX|present_state.Decisore                                                                         ; FSM_RX:FSM_RX|present_state.Decisore2                                                                        ; CK           ; CK          ; 0.000        ; 0.000      ; 0.405      ;
; 0.291 ; FSM_RX:FSM_RX|present_state.Uscita_letta                                                                     ; FSM_RX:FSM_RX|present_state.Reset                                                                            ; CK           ; CK          ; 0.000        ; 0.000      ; 0.443      ;
; 0.316 ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                    ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.468      ;
; 0.317 ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.469      ;
; 0.319 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.471      ;
; 0.325 ; FSM_RX:FSM_RX|present_state.Decisore2                                                                        ; FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.477      ;
; 0.329 ; lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                   ; lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                   ; CK           ; CK          ; 0.000        ; 0.000      ; 0.481      ;
; 0.356 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.508      ;
; 0.358 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; CK           ; CK          ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; CK           ; CK          ; 0.000        ; 0.000      ; 0.510      ;
; 0.363 ; FSM_RX:FSM_RX|present_state.Ricezione_terminata                                                              ; FSM_RX:FSM_RX|present_state.Reset                                                                            ; CK           ; CK          ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.516      ;
; 0.367 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.521      ;
; 0.372 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; CK           ; CK          ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; CK           ; CK          ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; CK           ; CK          ; 0.000        ; 0.000      ; 0.526      ;
; 0.376 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.528      ;
; 0.436 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; FSM_RX:FSM_RX|present_state.Decisore                                                                         ; CK           ; CK          ; 0.000        ; -0.001     ; 0.587      ;
; 0.436 ; FSM_RX:FSM_RX|present_state.Accumulo_Output2                                                                 ; FSM_RX:FSM_RX|present_state.Ricezione_terminata                                                              ; CK           ; CK          ; 0.000        ; 0.001      ; 0.589      ;
; 0.439 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; CK           ; CK          ; 0.000        ; -0.001     ; 0.590      ;
; 0.451 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.603      ;
; 0.469 ; FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; CK           ; CK          ; 0.000        ; -0.001     ; 0.620      ;
; 0.483 ; FSM_RX:FSM_RX|present_state.Reset                                                                            ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; CK           ; CK          ; 0.000        ; -0.001     ; 0.634      ;
; 0.494 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.646      ;
; 0.496 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; CK           ; CK          ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.648      ;
; 0.502 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                     ; CK           ; CK          ; 0.000        ; 0.001      ; 0.655      ;
; 0.506 ; FSM_RX:FSM_RX|present_state.Accumulo_Output2                                                                 ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; CK           ; CK          ; 0.000        ; 0.000      ; 0.658      ;
; 0.507 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.659      ;
; 0.509 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.661      ;
; 0.512 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; CK           ; CK          ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; CK           ; CK          ; 0.000        ; 0.000      ; 0.664      ;
; 0.514 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; CK           ; CK          ; 0.000        ; -0.001     ; 0.665      ;
; 0.514 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; CK           ; CK          ; 0.000        ; 0.000      ; 0.666      ;
; 0.516 ; FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ; FSM_RX:FSM_RX|present_state.Accumulo_Output2                                                                 ; CK           ; CK          ; 0.000        ; -0.001     ; 0.667      ;
; 0.519 ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; CK           ; CK          ; 0.000        ; 0.001      ; 0.672      ;
; 0.520 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                     ; CK           ; CK          ; 0.000        ; -0.001     ; 0.671      ;
; 0.529 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.681      ;
; 0.531 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; CK           ; CK          ; 0.000        ; 0.000      ; 0.683      ;
; 0.544 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.696      ;
; 0.546 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                     ; CK           ; CK          ; 0.000        ; 0.001      ; 0.699      ;
; 0.547 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; CK           ; CK          ; 0.000        ; 0.000      ; 0.699      ;
; 0.549 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                     ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; CK           ; CK          ; 0.000        ; 0.000      ; 0.701      ;
; 0.549 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; CK           ; CK          ; 0.000        ; 0.000      ; 0.701      ;
; 0.550 ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; FSM_RX:FSM_RX|present_state.Decisore                                                                         ; CK           ; CK          ; 0.000        ; 0.001      ; 0.703      ;
; 0.550 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                     ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; CK           ; CK          ; 0.000        ; 0.000      ; 0.702      ;
; 0.565 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; FSM_RX:FSM_RX|present_state.Ricezione_terminata                                                              ; CK           ; CK          ; 0.000        ; 0.001      ; 0.718      ;
; 0.566 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.718      ;
; 0.566 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; CK           ; CK          ; 0.000        ; 0.000      ; 0.718      ;
; 0.576 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                     ; CK           ; CK          ; 0.000        ; 0.001      ; 0.729      ;
; 0.577 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ; CK           ; CK          ; 0.000        ; 0.001      ; 0.730      ;
; 0.579 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.731      ;
; 0.580 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ; CK           ; CK          ; 0.000        ; 0.001      ; 0.733      ;
; 0.581 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                     ; CK           ; CK          ; 0.000        ; 0.001      ; 0.734      ;
; 0.584 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; CK           ; CK          ; 0.000        ; 0.000      ; 0.736      ;
; 0.586 ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; CK           ; CK          ; 0.000        ; 0.000      ; 0.738      ;
; 0.589 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.741      ;
; 0.590 ; FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.742      ;
; 0.590 ; FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.742      ;
; 0.590 ; FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.742      ;
; 0.590 ; FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.742      ;
; 0.590 ; FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.742      ;
; 0.590 ; FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.742      ;
; 0.592 ; FSM_RX:FSM_RX|present_state.Decisore                                                                         ; lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                   ; CK           ; CK          ; 0.000        ; 0.000      ; 0.744      ;
; 0.592 ; FSM_RX:FSM_RX|present_state.Decisore                                                                         ; lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                   ; CK           ; CK          ; 0.000        ; 0.000      ; 0.744      ;
; 0.592 ; FSM_RX:FSM_RX|present_state.Decisore                                                                         ; lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                   ; CK           ; CK          ; 0.000        ; 0.000      ; 0.744      ;
; 0.597 ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; CK           ; CK          ; 0.000        ; 0.000      ; 0.749      ;
; 0.619 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; CK           ; CK          ; 0.000        ; 0.000      ; 0.771      ;
; 0.621 ; FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; CK           ; CK          ; 0.000        ; -0.001     ; 0.772      ;
; 0.621 ; FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                     ; CK           ; CK          ; 0.000        ; -0.001     ; 0.772      ;
; 0.624 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.776      ;
; 0.628 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ; CK           ; CK          ; 0.000        ; 0.001      ; 0.781      ;
; 0.630 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ; CK           ; CK          ; 0.000        ; 0.001      ; 0.783      ;
; 0.630 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                     ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                     ; CK           ; CK          ; 0.000        ; 0.001      ; 0.783      ;
; 0.644 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.796      ;
; 0.678 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; CK           ; CK          ; 0.000        ; 0.000      ; 0.830      ;
; 0.679 ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; CK           ; CK          ; 0.000        ; 0.000      ; 0.831      ;
; 0.688 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.840      ;
; 0.691 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; FSM_RX:FSM_RX|present_state.Ricezione_terminata                                                              ; CK           ; CK          ; 0.000        ; 0.001      ; 0.844      ;
; 0.707 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.859      ;
; 0.709 ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; FSM_RX:FSM_RX|present_state.Ricezione_terminata                                                              ; CK           ; CK          ; 0.000        ; 0.001      ; 0.862      ;
; 0.713 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; CK           ; CK          ; 0.000        ; -0.002     ; 0.863      ;
; 0.714 ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; CK           ; CK          ; 0.000        ; -0.002     ; 0.864      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CK'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CK    ; Rise       ; CK                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Accumulo_Output2                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Accumulo_Output2                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Decisore                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Decisore                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Decisore2                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Decisore2                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Reset                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Reset                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Ricezione_terminata                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Ricezione_terminata                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Uscita_letta                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Uscita_letta                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Wait_read                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_RX:FSM_RX|present_state.Wait_read                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CK|combout                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CK|combout                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CK~clkctrl|inclk[0]                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CK~clkctrl|inclk[0]                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CK~clkctrl|outclk                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CK~clkctrl|outclk                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CNT_RX_MOD_16_BIT|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CNT_RX_MOD_16_BIT|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CNT_RX_MOD_16_BIT|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CNT_RX_MOD_16_BIT|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CNT_RX_MOD_16_BIT|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                              ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; RD        ; CK         ; 2.703 ; 2.703 ; Rise       ; CK              ;
; RX_UART   ; CK         ; 2.294 ; 2.294 ; Rise       ; CK              ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; RD        ; CK         ; -2.540 ; -2.540 ; Rise       ; CK              ;
; RX_UART   ; CK         ; -2.042 ; -2.042 ; Rise       ; CK              ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DAV       ; CK         ; 4.295 ; 4.295 ; Rise       ; CK              ;
; DOUT[*]   ; CK         ; 3.948 ; 3.948 ; Rise       ; CK              ;
;  DOUT[0]  ; CK         ; 3.948 ; 3.948 ; Rise       ; CK              ;
;  DOUT[1]  ; CK         ; 3.948 ; 3.948 ; Rise       ; CK              ;
;  DOUT[2]  ; CK         ; 3.830 ; 3.830 ; Rise       ; CK              ;
;  DOUT[3]  ; CK         ; 3.920 ; 3.920 ; Rise       ; CK              ;
;  DOUT[4]  ; CK         ; 3.848 ; 3.848 ; Rise       ; CK              ;
;  DOUT[5]  ; CK         ; 3.851 ; 3.851 ; Rise       ; CK              ;
;  DOUT[6]  ; CK         ; 3.843 ; 3.843 ; Rise       ; CK              ;
;  DOUT[7]  ; CK         ; 3.839 ; 3.839 ; Rise       ; CK              ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DAV       ; CK         ; 4.295 ; 4.295 ; Rise       ; CK              ;
; DOUT[*]   ; CK         ; 3.830 ; 3.830 ; Rise       ; CK              ;
;  DOUT[0]  ; CK         ; 3.948 ; 3.948 ; Rise       ; CK              ;
;  DOUT[1]  ; CK         ; 3.948 ; 3.948 ; Rise       ; CK              ;
;  DOUT[2]  ; CK         ; 3.830 ; 3.830 ; Rise       ; CK              ;
;  DOUT[3]  ; CK         ; 3.920 ; 3.920 ; Rise       ; CK              ;
;  DOUT[4]  ; CK         ; 3.848 ; 3.848 ; Rise       ; CK              ;
;  DOUT[5]  ; CK         ; 3.851 ; 3.851 ; Rise       ; CK              ;
;  DOUT[6]  ; CK         ; 3.843 ; 3.843 ; Rise       ; CK              ;
;  DOUT[7]  ; CK         ; 3.839 ; 3.839 ; Rise       ; CK              ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.078  ; 0.215 ; N/A      ; N/A     ; -1.380              ;
;  CK              ; -2.078  ; 0.215 ; N/A      ; N/A     ; -1.380              ;
; Design-wide TNS  ; -55.528 ; 0.0   ; 0.0      ; 0.0     ; -45.38              ;
;  CK              ; -55.528 ; 0.000 ; N/A      ; N/A     ; -45.380             ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; RD        ; CK         ; 5.034 ; 5.034 ; Rise       ; CK              ;
; RX_UART   ; CK         ; 4.230 ; 4.230 ; Rise       ; CK              ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; RD        ; CK         ; -2.540 ; -2.540 ; Rise       ; CK              ;
; RX_UART   ; CK         ; -2.042 ; -2.042 ; Rise       ; CK              ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DAV       ; CK         ; 7.697 ; 7.697 ; Rise       ; CK              ;
; DOUT[*]   ; CK         ; 6.970 ; 6.970 ; Rise       ; CK              ;
;  DOUT[0]  ; CK         ; 6.965 ; 6.965 ; Rise       ; CK              ;
;  DOUT[1]  ; CK         ; 6.970 ; 6.970 ; Rise       ; CK              ;
;  DOUT[2]  ; CK         ; 6.739 ; 6.739 ; Rise       ; CK              ;
;  DOUT[3]  ; CK         ; 6.944 ; 6.944 ; Rise       ; CK              ;
;  DOUT[4]  ; CK         ; 6.760 ; 6.760 ; Rise       ; CK              ;
;  DOUT[5]  ; CK         ; 6.763 ; 6.763 ; Rise       ; CK              ;
;  DOUT[6]  ; CK         ; 6.761 ; 6.761 ; Rise       ; CK              ;
;  DOUT[7]  ; CK         ; 6.754 ; 6.754 ; Rise       ; CK              ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DAV       ; CK         ; 4.295 ; 4.295 ; Rise       ; CK              ;
; DOUT[*]   ; CK         ; 3.830 ; 3.830 ; Rise       ; CK              ;
;  DOUT[0]  ; CK         ; 3.948 ; 3.948 ; Rise       ; CK              ;
;  DOUT[1]  ; CK         ; 3.948 ; 3.948 ; Rise       ; CK              ;
;  DOUT[2]  ; CK         ; 3.830 ; 3.830 ; Rise       ; CK              ;
;  DOUT[3]  ; CK         ; 3.920 ; 3.920 ; Rise       ; CK              ;
;  DOUT[4]  ; CK         ; 3.848 ; 3.848 ; Rise       ; CK              ;
;  DOUT[5]  ; CK         ; 3.851 ; 3.851 ; Rise       ; CK              ;
;  DOUT[6]  ; CK         ; 3.843 ; 3.843 ; Rise       ; CK              ;
;  DOUT[7]  ; CK         ; 3.839 ; 3.839 ; Rise       ; CK              ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CK         ; CK       ; 338      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CK         ; CK       ; 338      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 15    ; 15   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Dec 09 18:40:03 2018
Info: Command: quartus_sta RX -c RX
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RX.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CK CK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.078
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.078       -55.528 CK 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -45.380 CK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 9 output pins without output pin load capacitance assignment
    Info (306007): Pin "DAV" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DOUT[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DOUT[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DOUT[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DOUT[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DOUT[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DOUT[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DOUT[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DOUT[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.478
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.478        -8.178 CK 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -45.380 CK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 317 megabytes
    Info: Processing ended: Sun Dec 09 18:40:04 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


