[11/20 14:35:44      0s] 
[11/20 14:35:44      0s] Cadence Innovus(TM) Implementation System.
[11/20 14:35:44      0s] Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/20 14:35:44      0s] 
[11/20 14:35:44      0s] Version:	v22.33-s094_1, built Fri Aug 25 16:48:21 PDT 2023
[11/20 14:35:44      0s] Options:	
[11/20 14:35:44      0s] Date:		Wed Nov 20 14:35:44 2024
[11/20 14:35:44      0s] Host:		cae-europractice1.othr.de (x86_64 w/Linux 5.15.0-210.163.7.el8uek.x86_64) (1core*16cpus*AMD Ryzen Threadripper PRO 5975WX 32-Cores 512KB)
[11/20 14:35:44      0s] OS:		Oracle Linux Server 8.10
[11/20 14:35:44      0s] 
[11/20 14:35:44      0s] License:
[11/20 14:35:44      0s] 		[14:35:44.434092] Configured Lic search path (21.01-s002): 5280@hs-lic3.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:

[11/20 14:35:44      0s] 		invs	Innovus Implementation System	22.1	checkout succeeded
[11/20 14:35:44      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/20 14:36:10     13s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v22.33-s094_1 (64bit) 08/25/2023 16:48 (Linux 3.10.0-693.el7.x86_64)
[11/20 14:36:12     14s] @(#)CDS: NanoRoute 22.33-s094_1 NR230808-0153/22_13-UB (database version 18.20.615_1) {superthreading v2.20}
[11/20 14:36:12     14s] @(#)CDS: AAE 22.13-s029 (64bit) 08/25/2023 (Linux 3.10.0-693.el7.x86_64)
[11/20 14:36:12     14s] @(#)CDS: CTE 22.13-s030_1 () Aug 22 2023 02:51:11 ( )
[11/20 14:36:12     14s] @(#)CDS: SYNTECH 22.13-s015_1 () Aug 20 2023 22:21:55 ( )
[11/20 14:36:12     14s] @(#)CDS: CPE v22.13-s082
[11/20 14:36:12     14s] @(#)CDS: IQuantus/TQuantus 21.2.2-s211 (64bit) Tue Jun 20 22:12:10 PDT 2023 (Linux 3.10.0-693.el7.x86_64)
[11/20 14:36:12     14s] @(#)CDS: OA 22.60-p088 Tue Mar 21 03:05:14 2023
[11/20 14:36:12     14s] @(#)CDS: SGN 22.20-d001 (02-Jan-2023) (64 bit executable, TkQt5.9.1)
[11/20 14:36:12     14s] @(#)CDS: RCDB 11.15.0
[11/20 14:36:12     14s] @(#)CDS: STYLUS 22.11-s006_1 (04/03/2023 03:37 PDT)
[11/20 14:36:12     14s] @(#)CDS: IntegrityPlanner-22.13-12028 (22.13) (2023-07-13 13:54:54+0800)
[11/20 14:36:12     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_654633_cae-europractice1.othr.de_cae1_h9NAgq.

[11/20 14:36:12     14s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[11/20 14:36:13     16s] 
[11/20 14:36:13     16s] **INFO:  MMMC transition support version v31-84 
[11/20 14:36:13     16s] 
[11/20 14:36:13     16s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/20 14:36:13     16s] <CMD> suppressMessage ENCEXT-2799
[11/20 14:36:13     16s] <CMD> getVersion
[11/20 14:36:13     16s] <CMD> getVersion
[11/20 14:36:14     16s] <CMD> getVersion
[11/20 14:36:14     16s] <CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[11/20 14:36:15     16s] [INFO] Loading Pegasus 23.11 fill procedures
[11/20 14:36:15     16s] <CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[11/20 14:36:15     16s] <CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[11/20 14:36:15     16s] <CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[11/20 14:36:15     16s] <CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[11/20 14:36:15     16s] <CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
[11/20 14:36:15     16s] <CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
[11/20 14:36:15     16s] <CMD> win
[11/20 14:36:15     16s] <CMD> set enc_check_rename_command_name 1
[11/20 14:36:37     19s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/20 14:36:37     19s] <CMD> set conf_qxconf_file NULL
[11/20 14:36:37     19s] <CMD> set conf_qxlib_file NULL
[11/20 14:36:37     19s] <CMD> set dbgDualViewAwareXTree 1
[11/20 14:36:37     19s] <CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
[11/20 14:36:37     19s] <CMD> set defHierChar /
[11/20 14:36:37     19s] <CMD> set distributed_client_message_echo 1
[11/20 14:36:37     19s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[11/20 14:36:37     19s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[11/20 14:36:37     19s] <CMD> set enc_check_rename_command_name 1
[11/20 14:36:37     19s] <CMD> set enc_enable_print_mode_command_reset_options 1
[11/20 14:36:37     19s] <CMD> set init_design_uniquify 1
[11/20 14:36:37     19s] <CMD> set init_gnd_net VSS
[11/20 14:36:37     19s] <CMD> set init_lef_file {lef/sky130_scl_9T.tlef lef/sky130_scl_9T.lef lef/sky130_fd_io.lef}
[11/20 14:36:37     19s] <CMD> set init_mmmc_file Fabric.view
[11/20 14:36:37     19s] <CMD> set init_original_verilog_files SRC/comb_fabric.v
[11/20 14:36:37     19s] <CMD> set init_pwr_net VDD
[11/20 14:36:37     19s] <CMD> set init_verilog SRC/post_synth_fabric_netlist.v
[11/20 14:36:37     19s] <CMD> get_message -id GLOBAL-100 -suppress
[11/20 14:36:37     19s] <CMD> get_message -id GLOBAL-100 -suppress
[11/20 14:36:37     19s] <CMD> set latch_time_borrow_mode max_borrow
[11/20 14:36:37     19s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str {Clock Gates}} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str {Clock Gates}} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str {Clock Gates}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}}}}}} {!!map {id {!!str power_clock_gating_histograms_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.fanout.clock_gates.hst} title {!!str {Clock Gates}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.flops.hst} title {!!str {Gated Flops}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.bits.hst} title {!!str {Gated Bits}} group {!!str {Fanout Distribution}}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[11/20 14:36:37     19s] <CMD> set pegDefaultResScaleFactor 1
[11/20 14:36:37     19s] <CMD> set pegDetailResScaleFactor 1
[11/20 14:36:37     19s] <CMD> set pegEnableDualViewForTQuantus 1
[11/20 14:36:37     19s] <CMD> get_message -id GLOBAL-100 -suppress
[11/20 14:36:37     19s] <CMD> get_message -id GLOBAL-100 -suppress
[11/20 14:36:37     19s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[11/20 14:36:37     19s] <CMD> set spgUnflattenIlmInCheckPlace 2
[11/20 14:36:37     19s] <CMD> set timing_library_ca_derate_data_consistency 0
[11/20 14:36:37     19s] <CMD> get_message -id GLOBAL-100 -suppress
[11/20 14:36:37     19s] <CMD> get_message -id GLOBAL-100 -suppress
[11/20 14:36:37     19s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[11/20 14:36:37     19s] <CMD> set defStreamOutCheckUncolored false
[11/20 14:36:37     19s] <CMD> set init_lef_check_antenna 1
[11/20 14:36:37     19s] <CMD> set init_verilog_tolerate_port_mismatch 0
[11/20 14:36:37     19s] <CMD> set lefdefInputCheckColoredShape 0
[11/20 14:36:37     19s] <CMD> set load_netlist_ignore_undefined_cell 1
[11/20 14:36:39     19s] <CMD> init_design
[11/20 14:36:39     19s] #% Begin Load MMMC data ... (date=11/20 14:36:39, mem=1423.1M)
[11/20 14:36:39     19s] #% End Load MMMC data ... (date=11/20 14:36:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1423.9M, current mem=1423.9M)
[11/20 14:36:39     19s] 
[11/20 14:36:39     19s] Loading LEF file lef/sky130_scl_9T.tlef ...
[11/20 14:36:39     19s] 
[11/20 14:36:39     19s] Loading LEF file lef/sky130_scl_9T.lef ...
[11/20 14:36:39     19s] Set DBUPerIGU to M2 pitch 460.
[11/20 14:36:39     19s] 
[11/20 14:36:39     19s] Loading LEF file lef/sky130_fd_io.lef ...
[11/20 14:36:39     19s] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
[11/20 14:36:39     19s] The NOWIREEXTENSIONATPIN statement will be ignored. See file lef/sky130_fd_io.lef at line 2.
[11/20 14:36:39     19s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__hvclampv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/20 14:36:39     19s] Type 'man IMPLF-63' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-63):	The layer 'pwell' referenced in OBS in macro 'sky130_fd_io__top_amuxsplitv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/20 14:36:39     19s] Type 'man IMPLF-63' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_amuxsplitv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/20 14:36:39     19s] Type 'man IMPLF-63' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_analog_pad' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/20 14:36:39     19s] Type 'man IMPLF-63' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_analog_pad' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/20 14:36:39     19s] Type 'man IMPLF-63' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/20 14:36:39     19s] Type 'man IMPLF-63' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-63):	The layer 'pwell' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/20 14:36:39     19s] Type 'man IMPLF-63' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/20 14:36:39     19s] Type 'man IMPLF-63' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-63):	The layer 'pwell' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/20 14:36:39     19s] Type 'man IMPLF-63' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/20 14:36:39     19s] Type 'man IMPLF-63' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/20 14:36:39     19s] Type 'man IMPLF-63' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_gpiov2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/20 14:36:39     19s] Type 'man IMPLF-63' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-63):	The layer 'pwell' referenced in OBS in macro 'sky130_fd_io__top_gpiov2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/20 14:36:39     19s] Type 'man IMPLF-63' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_gpiov2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/20 14:36:39     19s] Type 'man IMPLF-63' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-63):	The layer 'pwell' referenced in OBS in macro 'sky130_fd_io__top_gpiov2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/20 14:36:39     19s] Type 'man IMPLF-63' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_gpiov2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/20 14:36:39     19s] Type 'man IMPLF-63' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_gpiov2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/20 14:36:39     19s] Type 'man IMPLF-63' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_gpiovrefv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/20 14:36:39     19s] Type 'man IMPLF-63' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_ground_hvc_wpad' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/20 14:36:39     19s] Type 'man IMPLF-63' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_ground_lvc_wpad' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/20 14:36:39     19s] Type 'man IMPLF-63' for more detail.
[11/20 14:36:39     19s] **WARN: (EMS-27):	Message (IMPLF-63) has exceeded the current message display limit of 20.
[11/20 14:36:39     19s] To increase the message display limit, refer to the product command reference manual.
[11/20 14:36:39     19s] **WARN: (IMPLF-201):	Pin 'PAD_A_ESD_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-201' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-200):	Pin 'PAD_A_ESD_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-200' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-200):	Pin 'FILT_IN_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-200' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-201):	Pin 'TIE_WEAK_HI_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-201' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-200):	Pin 'TIE_WEAK_HI_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-200' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-201):	Pin 'PULLUP_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-201' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-200):	Pin 'PULLUP_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-200' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-201):	Pin 'TIE_LO_ESD' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-201' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-201):	Pin 'TIE_HI_ESD' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-201' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-201):	Pin 'AMUXBUS_B' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-201' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-200):	Pin 'AMUXBUS_B' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-200' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-201):	Pin 'AMUXBUS_A' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-201' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-200):	Pin 'AMUXBUS_A' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-200' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-200' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-201):	Pin 'amuxbus_b' in macro 'sky130_fd_io__top_vrefcapv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-201' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-200):	Pin 'amuxbus_b' in macro 'sky130_fd_io__top_vrefcapv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-200' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-201):	Pin 'amuxbus_a' in macro 'sky130_fd_io__top_vrefcapv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-201' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-200):	Pin 'amuxbus_a' in macro 'sky130_fd_io__top_vrefcapv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-200' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-200):	Pin 'pad<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-200' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-200):	Pin 'pad<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-200' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-200):	Pin 'amuxbus_b' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-200' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-200):	Pin 'amuxbus_a' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-200' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-200):	Pin 'vohref' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-200' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-200):	Pin 'voutref_dft' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-200' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-201):	Pin 'pad_a_esd_1_h<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-201' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-200):	Pin 'pad_a_esd_1_h<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-200' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-200):	Pin 'vinref_dft' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-200' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-201):	Pin 'pad_a_esd_1_h<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-201' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-200):	Pin 'pad_a_esd_1_h<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-200' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-201):	Pin 'pad_a_esd_0_h<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-201' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-200):	Pin 'pad_a_esd_0_h<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-200' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-201):	Pin 'pad_a_esd_0_h<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-201' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-200):	Pin 'pad_a_esd_0_h<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-200' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-201):	Pin 'pad_a_noesd_h<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-201' for more detail.
[11/20 14:36:39     19s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[11/20 14:36:39     19s] To increase the message display limit, refer to the product command reference manual.
[11/20 14:36:39     19s] **WARN: (IMPLF-201):	Pin 'pad_a_noesd_h<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-201' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-201):	Pin 'tie_lo_esd<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-201' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-201):	Pin 'tie_lo_esd<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-201' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-201):	Pin 'tie_lo_esd' in macro 'sky130_fd_io__top_pwrdetv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-201' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-201):	Pin 'AMUXBUS_A' in macro 'sky130_fd_io__top_power_lvc_wpad' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-201' for more detail.
[11/20 14:36:39     19s] **WARN: (IMPLF-201):	Pin 'AMUXBUS_B' in macro 'sky130_fd_io__top_power_lvc_wpad' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 14:36:39     19s] Type 'man IMPLF-201' for more detail.
[11/20 14:36:39     19s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[11/20 14:36:39     19s] To increase the message display limit, refer to the product command reference manual.
[11/20 14:36:39     19s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[11/20 14:36:39     19s] Loading view definition file from Fabric.view
[11/20 14:36:39     19s] Reading MAX_LIB timing library '/home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lib/sky130_ss_1.62_125_nldm.lib' ...
[11/20 14:36:40     20s] Read 109 cells in library 'sky130_ss_1.62_125' 
[11/20 14:36:40     20s] Reading MIN_LIB timing library '/home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lib/sky130_ff_1.98_0_nldm.lib' ...
[11/20 14:36:40     20s] Read 109 cells in library 'sky130_ff_1.98_0' 
[11/20 14:36:40     20s] Ending "PreSetAnalysisView" (total cpu=0:00:00.5, real=0:00:01.0, peak res=1505.7M, current mem=1445.9M)
[11/20 14:36:40     20s] *** End library_loading (cpu=0.01min, real=0.02min, mem=33.0M, fe_cpu=0.34min, fe_real=0.93min, fe_mem=1481.2M) ***
[11/20 14:36:40     20s] #% Begin Load netlist data ... (date=11/20 14:36:40, mem=1445.9M)
[11/20 14:36:40     20s] *** Begin netlist parsing (mem=1481.2M) ***
[11/20 14:36:40     20s] Created 109 new cells from 2 timing libraries.
[11/20 14:36:40     20s] Reading netlist ...
[11/20 14:36:40     20s] Backslashed names will retain backslash and a trailing blank character.
[11/20 14:36:40     20s] Reading verilog netlist 'SRC/post_synth_fabric_netlist.v'
[11/20 14:36:40     20s] 
[11/20 14:36:40     20s] *** Memory Usage v#1 (Current mem = 1491.242M, initial mem = 643.109M) ***
[11/20 14:36:40     20s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1491.2M) ***
[11/20 14:36:40     20s] #% End Load netlist data ... (date=11/20 14:36:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=1465.1M, current mem=1465.1M)
[11/20 14:36:40     20s] Top level cell is fpga_top.
[11/20 14:36:40     20s] Hooked 218 DB cells to tlib cells.
[11/20 14:36:40     20s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1470.6M, current mem=1470.6M)
[11/20 14:36:40     20s] Starting recursive module instantiation check.
[11/20 14:36:40     20s] No recursion found.
[11/20 14:36:40     20s] Building hierarchical netlist for Cell fpga_top ...
[11/20 14:36:40     20s] ***** UseNewTieNetMode *****.
[11/20 14:36:40     20s] *** Netlist is unique.
[11/20 14:36:40     20s] Setting Std. cell height to 4140 DBU (smallest netlist inst).
[11/20 14:36:40     20s] ** info: there are 975 modules.
[11/20 14:36:40     20s] ** info: there are 11552 stdCell insts.
[11/20 14:36:40     20s] ** info: there are 32 Pad insts.
[11/20 14:36:40     20s] 
[11/20 14:36:40     20s] *** Memory Usage v#1 (Current mem = 1553.156M, initial mem = 643.109M) ***
[11/20 14:36:40     20s] Initializing I/O assignment ...
[11/20 14:36:40     20s] Adjusting Core to Left to: 0.1000. Core to Bottom to: 0.1000.
[11/20 14:36:40     20s] Start create_tracks
[11/20 14:36:40     20s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[11/20 14:36:40     20s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[11/20 14:36:40     20s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[11/20 14:36:40     21s] Extraction setup Started 
[11/20 14:36:40     21s] eee: Trim Metal Layers: { }
[11/20 14:36:40     21s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/20 14:36:40     21s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[11/20 14:36:40     21s] eee: __QRC_SADV_USE_LE__ is set 0
[11/20 14:36:41     21s] eee: Metal Layer Id 1 is met1 
[11/20 14:36:41     21s] eee: Metal Layer Id 2 is met2 
[11/20 14:36:41     21s] eee: Metal Layer Id 3 is met3 
[11/20 14:36:41     21s] eee: Metal Layer Id 4 is met4 
[11/20 14:36:41     21s] eee: Metal Layer Id 5 is met5 
[11/20 14:36:41     21s] eee: Via Layer Id 33 is mcon 
[11/20 14:36:41     21s] eee: Via Layer Id 34 is via 
[11/20 14:36:41     21s] eee: Via Layer Id 35 is via2 
[11/20 14:36:41     21s] eee: Via Layer Id 36 is via3 
[11/20 14:36:41     21s] eee: Via Layer Id 37 is via4 
[11/20 14:36:41     21s] eee: Trim Metal Layers: { }
[11/20 14:36:41     21s] Generating auto layer map file.
[11/20 14:36:41     21s] eee:  lef metal Layer Id 1 mapped to tech Id 7 of Layer metal1 
[11/20 14:36:41     21s] eee:  lef via Layer Id 1 mapped to tech Id 8 of Layer via1 
[11/20 14:36:41     21s] eee:  lef metal Layer Id 2 mapped to tech Id 9 of Layer metal2 
[11/20 14:36:41     21s] eee:  lef via Layer Id 2 mapped to tech Id 10 of Layer via2 
[11/20 14:36:41     21s] eee:  lef metal Layer Id 3 mapped to tech Id 11 of Layer metal3 
[11/20 14:36:41     21s] eee:  lef via Layer Id 3 mapped to tech Id 12 of Layer via3 
[11/20 14:36:41     21s] eee:  lef metal Layer Id 4 mapped to tech Id 13 of Layer metal4 
[11/20 14:36:41     21s] eee:  lef via Layer Id 4 mapped to tech Id 14 of Layer via4 
[11/20 14:36:41     21s] eee:  lef metal Layer Id 5 mapped to tech Id 15 of Layer metal5 
[11/20 14:36:41     21s] eee: Metal Layer Id 1 mapped to 7 
[11/20 14:36:41     21s] eee: Via Layer Id 1 mapped to 8 
[11/20 14:36:41     21s] eee: Metal Layer Id 2 mapped to 9 
[11/20 14:36:41     21s] eee: Via Layer Id 2 mapped to 10 
[11/20 14:36:41     21s] eee: Metal Layer Id 3 mapped to 11 
[11/20 14:36:41     21s] eee: Via Layer Id 3 mapped to 12 
[11/20 14:36:41     21s] eee: Metal Layer Id 4 mapped to 13 
[11/20 14:36:41     21s] eee: Via Layer Id 4 mapped to 14 
[11/20 14:36:41     21s] eee: Metal Layer Id 5 mapped to 15 
[11/20 14:36:41     21s] eee: TechFile: lef/qrcTechFile_RCgen
[11/20 14:36:41     21s] eee: HoWee: 0 0 0 0 0 
[11/20 14:36:41     21s] eee: Erosn: 0 0 0 0 0 
[11/20 14:36:41     21s] eee: pegPreRouteEnableSaveRestoreRCPatterns=1, retVal=1, doesAnyTechFileNeedExtraction=1
[11/20 14:36:41     21s] eee: Reading patterns meta data.
[11/20 14:36:41     21s] eee: PatternAvail=0, PreRoutePatternReadFailed=1
[11/20 14:36:41     21s] eee: Restore PreRoute Pattern Extraction data failed.
[11/20 14:36:41     21s] Importing multi-corner technology file(s) for preRoute extraction...
[11/20 14:36:41     21s] lef/qrcTechFile_RCgen
[11/20 14:36:41     21s] eee: Metal Layer Id 1 is met1 
[11/20 14:36:41     21s] eee: Metal Layer Id 2 is met2 
[11/20 14:36:41     21s] eee: Metal Layer Id 3 is met3 
[11/20 14:36:41     21s] eee: Metal Layer Id 4 is met4 
[11/20 14:36:41     21s] eee: Metal Layer Id 5 is met5 
[11/20 14:36:41     21s] eee: Via Layer Id 33 is mcon 
[11/20 14:36:41     21s] eee: Via Layer Id 34 is via 
[11/20 14:36:41     21s] eee: Via Layer Id 35 is via2 
[11/20 14:36:41     21s] eee: Via Layer Id 36 is via3 
[11/20 14:36:41     21s] eee: Via Layer Id 37 is via4 
[11/20 14:36:41     21s] eee: Trim Metal Layers: { }
[11/20 14:36:41     21s] Generating auto layer map file.
[11/20 14:36:41     21s] eee:  lef metal Layer Id 1 mapped to tech Id 7 of Layer metal1 
[11/20 14:36:41     21s] eee:  lef via Layer Id 1 mapped to tech Id 8 of Layer via1 
[11/20 14:36:41     21s] eee:  lef metal Layer Id 2 mapped to tech Id 9 of Layer metal2 
[11/20 14:36:41     21s] eee:  lef via Layer Id 2 mapped to tech Id 10 of Layer via2 
[11/20 14:36:41     21s] eee:  lef metal Layer Id 3 mapped to tech Id 11 of Layer metal3 
[11/20 14:36:41     21s] eee:  lef via Layer Id 3 mapped to tech Id 12 of Layer via3 
[11/20 14:36:41     21s] eee:  lef metal Layer Id 4 mapped to tech Id 13 of Layer metal4 
[11/20 14:36:41     21s] eee:  lef via Layer Id 4 mapped to tech Id 14 of Layer via4 
[11/20 14:36:41     21s] eee:  lef metal Layer Id 5 mapped to tech Id 15 of Layer metal5 
[11/20 14:36:41     21s] eee: Metal Layer Id 1 mapped to 7 
[11/20 14:36:41     21s] eee: Via Layer Id 1 mapped to 8 
[11/20 14:36:41     21s] eee: Metal Layer Id 2 mapped to 9 
[11/20 14:36:41     21s] eee: Via Layer Id 2 mapped to 10 
[11/20 14:36:41     21s] eee: Metal Layer Id 3 mapped to 11 
[11/20 14:36:41     21s] eee: Via Layer Id 3 mapped to 12 
[11/20 14:36:41     21s] eee: Metal Layer Id 4 mapped to 13 
[11/20 14:36:41     21s] eee: Via Layer Id 4 mapped to 14 
[11/20 14:36:41     21s] eee: Metal Layer Id 5 mapped to 15 
[11/20 14:36:42     22s] Completed (cpu: 0:00:01.4 real: 0:00:01.0)
[11/20 14:36:42     22s] Set Shrink Factor to 1.00000
[11/20 14:36:42     22s] Summary of Active RC-Corners : 
[11/20 14:36:42     22s]  
[11/20 14:36:42     22s]  Analysis View: VIEW_SETUP
[11/20 14:36:42     22s]     RC-Corner Name        : RC_CORNER
[11/20 14:36:42     22s]     RC-Corner Index       : 0
[11/20 14:36:42     22s]     RC-Corner Temperature : 25 Celsius
[11/20 14:36:42     22s]     RC-Corner Cap Table   : ''
[11/20 14:36:42     22s]     RC-Corner PreRoute Res Factor         : 1
[11/20 14:36:42     22s]     RC-Corner PreRoute Cap Factor         : 1
[11/20 14:36:42     22s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/20 14:36:42     22s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/20 14:36:42     22s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/20 14:36:42     22s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/20 14:36:42     22s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/20 14:36:42     22s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/20 14:36:42     22s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/20 14:36:42     22s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/20 14:36:42     22s]     RC-Corner Technology file: 'lef/qrcTechFile_RCgen'
[11/20 14:36:42     22s]  
[11/20 14:36:42     22s]  Analysis View: VIEW_HOLD
[11/20 14:36:42     22s]     RC-Corner Name        : RC_CORNER
[11/20 14:36:42     22s]     RC-Corner Index       : 0
[11/20 14:36:42     22s]     RC-Corner Temperature : 25 Celsius
[11/20 14:36:42     22s]     RC-Corner Cap Table   : ''
[11/20 14:36:42     22s]     RC-Corner PreRoute Res Factor         : 1
[11/20 14:36:42     22s]     RC-Corner PreRoute Cap Factor         : 1
[11/20 14:36:42     22s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/20 14:36:42     22s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/20 14:36:42     22s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/20 14:36:42     22s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/20 14:36:42     22s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/20 14:36:42     22s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/20 14:36:42     22s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/20 14:36:42     22s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/20 14:36:42     22s]     RC-Corner Technology file: 'lef/qrcTechFile_RCgen'
[11/20 14:36:42     22s] eee: Trim Metal Layers: { }
[11/20 14:36:42     22s] eee: RC Grid Memory allocated=86640
[11/20 14:36:42     22s] eee: LayerId=1 widthSet size=1
[11/20 14:36:42     22s] eee: LayerId=2 widthSet size=1
[11/20 14:36:42     22s] eee: LayerId=3 widthSet size=1
[11/20 14:36:42     22s] eee: LayerId=4 widthSet size=1
[11/20 14:36:42     22s] eee: LayerId=5 widthSet size=1
[11/20 14:36:42     22s] eee: Total RC Grid memory=86640
[11/20 14:36:42     22s] Updating RC grid for preRoute extraction ...
[11/20 14:36:42     22s] eee: Metal Layers Info:
[11/20 14:36:42     22s] eee: L: met1 met2 met3 met4 met5
[11/20 14:36:42     22s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/20 14:36:42     22s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/20 14:36:42     22s] eee: pegSigSF=1.070000
[11/20 14:36:42     22s] Initializing multi-corner resistance tables ...
[11/20 14:36:42     22s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/20 14:36:42     22s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/20 14:36:42     22s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/20 14:36:42     22s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/20 14:36:42     22s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/20 14:36:42     22s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/20 14:36:42     22s] eee: LAM-FP: thresh=1 ; dimX=3304.347826 ; dimY=3304.347826 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[11/20 14:36:42     22s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.332500 newSi=0.000000 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[11/20 14:36:42     22s] eee: NetCapCache creation started. (Current Mem: 1807.383M) 
[11/20 14:36:42     22s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 1807.383M) 
[11/20 14:36:42     22s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[11/20 14:36:42     22s] *Info: initialize multi-corner CTS.
[11/20 14:36:42     22s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1782.8M, current mem=1537.5M)
[11/20 14:36:42     22s] Reading timing constraints file 'SDC/global_ports.sdc' ...
[11/20 14:36:42     22s] Current (total cpu=0:00:22.9, real=0:00:58.0, peak res=1915.0M, current mem=1915.0M)
[11/20 14:36:42     22s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/global_ports.sdc, Line 13).
[11/20 14:36:42     22s] 
[11/20 14:36:42     22s] INFO (CTE): Reading of timing constraints file SDC/global_ports.sdc completed, with 1 WARNING
[11/20 14:36:42     22s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1917.3M, current mem=1917.3M)
[11/20 14:36:43     22s] Current (total cpu=0:00:23.0, real=0:00:59.0, peak res=1917.3M, current mem=1917.3M)
[11/20 14:36:43     22s] Reading timing constraints file 'SDC/cbx_1__0_.sdc' ...
[11/20 14:36:43     23s] Current (total cpu=0:00:23.0, real=0:00:59.0, peak res=1917.3M, current mem=1917.3M)
[11/20 14:36:43     23s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_1__0_.sdc, Line 13).
[11/20 14:36:43     23s] 
[11/20 14:36:43     23s] INFO (CTE): Reading of timing constraints file SDC/cbx_1__0_.sdc completed, with 1 WARNING
[11/20 14:36:43     23s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1958.3M, current mem=1958.3M)
[11/20 14:36:43     23s] Current (total cpu=0:00:23.1, real=0:00:59.0, peak res=1958.3M, current mem=1958.3M)
[11/20 14:36:43     23s] Reading timing constraints file 'SDC/cbx_1__1_.sdc' ...
[11/20 14:36:43     23s] Current (total cpu=0:00:23.2, real=0:00:59.0, peak res=1958.3M, current mem=1958.3M)
[11/20 14:36:43     23s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_1__1_.sdc, Line 13).
[11/20 14:36:43     23s] 
[11/20 14:36:43     23s] INFO (CTE): Reading of timing constraints file SDC/cbx_1__1_.sdc completed, with 1 WARNING
[11/20 14:36:43     23s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1958.7M, current mem=1958.7M)
[11/20 14:36:43     23s] Current (total cpu=0:00:23.3, real=0:00:59.0, peak res=1958.7M, current mem=1958.7M)
[11/20 14:36:43     23s] Reading timing constraints file 'SDC/cby_0__1_.sdc' ...
[11/20 14:36:43     23s] Current (total cpu=0:00:23.3, real=0:00:59.0, peak res=1958.7M, current mem=1958.7M)
[11/20 14:36:43     23s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_0__1_.sdc, Line 13).
[11/20 14:36:43     23s] 
[11/20 14:36:43     23s] INFO (CTE): Reading of timing constraints file SDC/cby_0__1_.sdc completed, with 1 WARNING
[11/20 14:36:43     23s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1959.1M, current mem=1959.1M)
[11/20 14:36:43     23s] Current (total cpu=0:00:23.4, real=0:00:59.0, peak res=1959.1M, current mem=1959.1M)
[11/20 14:36:43     23s] Reading timing constraints file 'SDC/cby_1__1_.sdc' ...
[11/20 14:36:43     23s] Current (total cpu=0:00:23.4, real=0:00:59.0, peak res=1959.1M, current mem=1959.1M)
[11/20 14:36:43     23s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_1__1_.sdc, Line 13).
[11/20 14:36:43     23s] 
[11/20 14:36:43     23s] INFO (CTE): Reading of timing constraints file SDC/cby_1__1_.sdc completed, with 1 WARNING
[11/20 14:36:43     23s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1959.9M, current mem=1959.9M)
[11/20 14:36:43     23s] Current (total cpu=0:00:23.5, real=0:00:59.0, peak res=1959.9M, current mem=1959.9M)
[11/20 14:36:43     23s] Reading timing constraints file 'SDC/logical_tile_clb_mode_clb_.sdc' ...
[11/20 14:36:43     23s] Current (total cpu=0:00:23.6, real=0:00:59.0, peak res=1959.9M, current mem=1959.9M)
[11/20 14:36:43     23s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_clb_.sdc, Line 13).
[11/20 14:36:43     23s] 
[11/20 14:36:44     24s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_clb_.sdc completed, with 1 WARNING
[11/20 14:36:44     24s] Ending "Constraint file reading stats" (total cpu=0:00:00.5, real=0:00:01.0, peak res=1960.4M, current mem=1960.4M)
[11/20 14:36:44     24s] Current (total cpu=0:00:24.1, real=0:01:00.0, peak res=1960.4M, current mem=1960.4M)
[11/20 14:36:44     24s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle.sdc' ...
[11/20 14:36:44     24s] Current (total cpu=0:00:24.2, real=0:01:00.0, peak res=1960.4M, current mem=1960.4M)
[11/20 14:36:44     24s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle.sdc, Line 13).
[11/20 14:36:44     24s] 
[11/20 14:36:44     24s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle.sdc completed, with 1 WARNING
[11/20 14:36:44     24s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1960.8M, current mem=1960.8M)
[11/20 14:36:44     24s] Current (total cpu=0:00:24.3, real=0:01:00.0, peak res=1960.8M, current mem=1960.8M)
[11/20 14:36:44     24s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc' ...
[11/20 14:36:44     24s] Current (total cpu=0:00:24.3, real=0:01:00.0, peak res=1960.8M, current mem=1960.8M)
[11/20 14:36:44     24s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc, Line 13).
[11/20 14:36:44     24s] 
[11/20 14:36:44     24s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc completed, with 1 WARNING
[11/20 14:36:44     24s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1961.2M, current mem=1961.2M)
[11/20 14:36:44     24s] Current (total cpu=0:00:24.4, real=0:01:00.0, peak res=1961.2M, current mem=1961.2M)
[11/20 14:36:44     24s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc' ...
[11/20 14:36:44     24s] Current (total cpu=0:00:24.4, real=0:01:00.0, peak res=1961.2M, current mem=1961.2M)
[11/20 14:36:44     24s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc, Line 13).
[11/20 14:36:44     24s] 
[11/20 14:36:44     24s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc completed, with 1 WARNING
[11/20 14:36:44     24s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1961.5M, current mem=1961.5M)
[11/20 14:36:44     24s] Current (total cpu=0:00:24.5, real=0:01:00.0, peak res=1961.5M, current mem=1961.5M)
[11/20 14:36:44     24s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc' ...
[11/20 14:36:44     24s] Current (total cpu=0:00:24.6, real=0:01:00.0, peak res=1961.5M, current mem=1961.5M)
[11/20 14:36:44     24s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc, Line 13).
[11/20 14:36:44     24s] 
[11/20 14:36:44     24s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc completed, with 1 WARNING
[11/20 14:36:44     24s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1961.9M, current mem=1961.9M)
[11/20 14:36:44     24s] Current (total cpu=0:00:24.6, real=0:01:00.0, peak res=1961.9M, current mem=1961.9M)
[11/20 14:36:44     24s] Reading timing constraints file 'SDC/logical_tile_io_mode_io_.sdc' ...
[11/20 14:36:44     24s] Current (total cpu=0:00:24.7, real=0:01:00.0, peak res=1961.9M, current mem=1961.9M)
[11/20 14:36:44     24s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_io_mode_io_.sdc, Line 13).
[11/20 14:36:44     24s] 
[11/20 14:36:44     24s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_io_mode_io_.sdc completed, with 1 WARNING
[11/20 14:36:44     24s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1962.2M, current mem=1962.2M)
[11/20 14:36:44     24s] Current (total cpu=0:00:24.8, real=0:01:00.0, peak res=1962.2M, current mem=1962.2M)
[11/20 14:36:44     24s] Reading timing constraints file 'SDC/sb_0__0_.sdc' ...
[11/20 14:36:44     24s] Current (total cpu=0:00:24.8, real=0:01:00.0, peak res=1962.2M, current mem=1962.2M)
[11/20 14:36:44     24s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_0__0_.sdc, Line 13).
[11/20 14:36:44     24s] 
[11/20 14:36:44     24s] INFO (CTE): Reading of timing constraints file SDC/sb_0__0_.sdc completed, with 1 WARNING
[11/20 14:36:44     24s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1962.8M, current mem=1962.8M)
[11/20 14:36:44     24s] Current (total cpu=0:00:24.9, real=0:01:00.0, peak res=1962.8M, current mem=1962.8M)
[11/20 14:36:44     24s] Reading timing constraints file 'SDC/sb_0__1_.sdc' ...
[11/20 14:36:45     25s] Current (total cpu=0:00:25.0, real=0:01:01, peak res=1962.8M, current mem=1962.8M)
[11/20 14:36:45     25s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_0__1_.sdc, Line 13).
[11/20 14:36:45     25s] 
[11/20 14:36:45     25s] INFO (CTE): Reading of timing constraints file SDC/sb_0__1_.sdc completed, with 1 WARNING
[11/20 14:36:45     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1963.2M, current mem=1963.2M)
[11/20 14:36:45     25s] Current (total cpu=0:00:25.1, real=0:01:01, peak res=1963.2M, current mem=1963.2M)
[11/20 14:36:45     25s] Reading timing constraints file 'SDC/sb_1__0_.sdc' ...
[11/20 14:36:45     25s] Current (total cpu=0:00:25.2, real=0:01:01, peak res=1963.2M, current mem=1963.2M)
[11/20 14:36:45     25s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_1__0_.sdc, Line 13).
[11/20 14:36:45     25s] 
[11/20 14:36:45     25s] INFO (CTE): Reading of timing constraints file SDC/sb_1__0_.sdc completed, with 1 WARNING
[11/20 14:36:45     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1963.6M, current mem=1963.6M)
[11/20 14:36:45     25s] Current (total cpu=0:00:25.3, real=0:01:01, peak res=1963.6M, current mem=1963.6M)
[11/20 14:36:45     25s] Reading timing constraints file 'SDC/sb_1__1_.sdc' ...
[11/20 14:36:45     25s] Current (total cpu=0:00:25.4, real=0:01:01, peak res=1963.6M, current mem=1963.6M)
[11/20 14:36:45     25s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_1__1_.sdc, Line 13).
[11/20 14:36:45     25s] 
[11/20 14:36:45     25s] INFO (CTE): Reading of timing constraints file SDC/sb_1__1_.sdc completed, with 1 WARNING
[11/20 14:36:45     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1964.2M, current mem=1964.2M)
[11/20 14:36:45     25s] Current (total cpu=0:00:25.5, real=0:01:01, peak res=1964.2M, current mem=1964.2M)
[11/20 14:36:45     25s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/20 14:36:45     25s] 
[11/20 14:36:45     25s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[11/20 14:36:45     25s] Summary for sequential cells identification: 
[11/20 14:36:45     25s]   Identified SBFF number: 16
[11/20 14:36:45     25s]   Identified MBFF number: 0
[11/20 14:36:45     25s]   Identified SB Latch number: 0
[11/20 14:36:45     25s]   Identified MB Latch number: 0
[11/20 14:36:45     25s]   Not identified SBFF number: 0
[11/20 14:36:45     25s]   Not identified MBFF number: 0
[11/20 14:36:45     25s]   Not identified SB Latch number: 0
[11/20 14:36:45     25s]   Not identified MB Latch number: 0
[11/20 14:36:45     25s]   Number of sequential cells which are not FFs: 3
[11/20 14:36:45     25s] Total number of combinational cells: 87
[11/20 14:36:45     25s] Total number of sequential cells: 19
[11/20 14:36:45     25s] Total number of tristate cells: 3
[11/20 14:36:45     25s] Total number of level shifter cells: 0
[11/20 14:36:45     25s] Total number of power gating cells: 0
[11/20 14:36:45     25s] Total number of isolation cells: 0
[11/20 14:36:45     25s] Total number of power switch cells: 0
[11/20 14:36:45     25s] Total number of pulse generator cells: 0
[11/20 14:36:45     25s] Total number of always on buffers: 0
[11/20 14:36:45     25s] Total number of retention cells: 0
[11/20 14:36:45     25s] Total number of physical cells: 0
[11/20 14:36:45     25s] List of usable buffers: BUFX16 BUFX2 BUFX4 BUFX8 CLKBUFX2 CLKBUFX4 CLKBUFX8
[11/20 14:36:45     25s] Total number of usable buffers: 7
[11/20 14:36:45     25s] List of unusable buffers:
[11/20 14:36:45     25s] Total number of unusable buffers: 0
[11/20 14:36:45     25s] List of usable inverters: CLKINVX1 INVX1 CLKINVX2 CLKINVX4 CLKINVX8 INVX16 INVX2 INVX4 INVX8
[11/20 14:36:45     25s] Total number of usable inverters: 9
[11/20 14:36:45     25s] List of unusable inverters:
[11/20 14:36:45     25s] Total number of unusable inverters: 0
[11/20 14:36:45     25s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
[11/20 14:36:45     25s] Total number of identified usable delay cells: 4
[11/20 14:36:45     25s] List of identified unusable delay cells:
[11/20 14:36:45     25s] Total number of identified unusable delay cells: 0
[11/20 14:36:45     25s] 
[11/20 14:36:45     25s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[11/20 14:36:45     25s] 
[11/20 14:36:45     25s] TimeStamp Deleting Cell Server Begin ...
[11/20 14:36:45     25s] 
[11/20 14:36:45     25s] TimeStamp Deleting Cell Server End ...
[11/20 14:36:45     25s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1974.9M, current mem=1965.9M)
[11/20 14:36:45     25s] 
[11/20 14:36:45     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/20 14:36:45     25s] Summary for sequential cells identification: 
[11/20 14:36:45     25s]   Identified SBFF number: 16
[11/20 14:36:45     25s]   Identified MBFF number: 0
[11/20 14:36:45     25s]   Identified SB Latch number: 0
[11/20 14:36:45     25s]   Identified MB Latch number: 0
[11/20 14:36:45     25s]   Not identified SBFF number: 0
[11/20 14:36:45     25s]   Not identified MBFF number: 0
[11/20 14:36:45     25s]   Not identified SB Latch number: 0
[11/20 14:36:45     25s]   Not identified MB Latch number: 0
[11/20 14:36:45     25s]   Number of sequential cells which are not FFs: 3
[11/20 14:36:45     25s]  Visiting view : VIEW_SETUP
[11/20 14:36:45     25s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[11/20 14:36:45     25s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[11/20 14:36:45     25s]  Visiting view : VIEW_HOLD
[11/20 14:36:45     25s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[11/20 14:36:45     25s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[11/20 14:36:45     25s] TLC MultiMap info (StdDelay):
[11/20 14:36:45     25s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[11/20 14:36:45     25s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[11/20 14:36:45     25s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[11/20 14:36:45     25s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[11/20 14:36:45     25s]  Setting StdDelay to: 58.5ps
[11/20 14:36:45     25s] 
[11/20 14:36:45     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/20 14:36:45     25s] 
[11/20 14:36:45     25s] TimeStamp Deleting Cell Server Begin ...
[11/20 14:36:45     25s] 
[11/20 14:36:45     25s] TimeStamp Deleting Cell Server End ...
[11/20 14:36:45     25s] **WARN: (IMPSYC-2):	Timing information is not defined for cell sky130_fd_io__top_gpio_ovtv2; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/20 14:36:45     25s] Type 'man IMPSYC-2' for more detail.
[11/20 14:36:45     25s] 
[11/20 14:36:45     25s] *** Summary of all messages that are not suppressed in this session:
[11/20 14:36:45     25s] Severity  ID               Count  Summary                                  
[11/20 14:36:45     25s] WARNING   IMPLF-63            35  The layer '%s' referenced %s is not foun...
[11/20 14:36:45     25s] WARNING   IMPLF-200           95  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/20 14:36:45     25s] WARNING   IMPLF-201           82  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/20 14:36:45     25s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[11/20 14:36:45     25s] WARNING   TCLCMD-1461         15  Skipped unsupported command: %s          
[11/20 14:36:45     25s] *** Message Summary: 228 warning(s), 0 error(s)
[11/20 14:36:45     25s] 
[11/20 14:37:36     31s] <CMD> floorPlan -coreMarginsBy io -r 1.00 0.71 80 80 80 80
[11/20 14:37:36     31s] Adjusting Core to Left to: 80.1400. Core to Bottom to: 80.1400.
[11/20 14:37:36     31s] Start create_tracks
[11/20 14:37:36     31s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[11/20 14:37:36     31s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[11/20 14:37:36     31s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[11/20 14:37:36     31s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/20 14:38:30     36s] <CMD> loadIoFile IO_PAD.io
[11/20 14:38:30     36s] Reading IO assignment file "IO_PAD.io" ...
[11/20 14:38:30     36s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'N' between IOs 'pad_gnd1' and 'grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio'.
[11/20 14:38:30     36s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'W' between IOs 'pad_pwr1' and 'grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio'.
[11/20 14:38:30     36s] Start create_tracks
[11/20 14:38:30     36s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[11/20 14:38:30     36s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[11/20 14:38:30     36s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[11/20 14:38:34     37s] <CMD> zoomBox -486.82300 -301.13200 1710.48400 1665.92700
[11/20 14:38:36     37s] <CMD> fit
[11/20 14:38:57     39s] <CMD> setDesignMode -process 130
[11/20 14:38:57     39s] ##  Process: 130           (User Set)               
[11/20 14:38:57     39s] ##     Node: (not set)                           
[11/20 14:38:57     39s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/20 14:38:57     39s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[11/20 14:38:57     39s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[11/20 14:38:57     39s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[11/20 14:38:57     39s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[11/20 14:38:57     39s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[11/20 14:39:07     40s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -override -verbose -netlistOverride
[11/20 14:39:07     40s] 11552 new pwr-pin connections were made to global net 'VDD'.
[11/20 14:39:09     40s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -override -verbose -netlistOverride
[11/20 14:39:09     40s] 11552 new gnd-pin connections were made to global net 'VSS'.
[11/20 14:39:40     44s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top met5 bottom met5 left met4 right met4} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/20 14:39:40     44s] #% Begin addRing (date=11/20 14:39:40, mem=2025.3M)
[11/20 14:39:40     44s] 
[11/20 14:39:40     44s] 
[11/20 14:39:40     44s] viaInitial starts at Wed Nov 20 14:39:40 2024
viaInitial ends at Wed Nov 20 14:39:40 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2172.5M)
[11/20 14:39:40     44s] Ring generation is complete.
[11/20 14:39:40     44s] vias are now being generated.
[11/20 14:39:40     44s] addRing created 8 wires.
[11/20 14:39:40     44s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/20 14:39:40     44s] +--------+----------------+----------------+
[11/20 14:39:40     44s] |  Layer |     Created    |     Deleted    |
[11/20 14:39:40     44s] +--------+----------------+----------------+
[11/20 14:39:40     44s] |  met4  |        4       |       NA       |
[11/20 14:39:40     44s] |  via4  |        8       |        0       |
[11/20 14:39:40     44s] |  met5  |        4       |       NA       |
[11/20 14:39:40     44s] +--------+----------------+----------------+
[11/20 14:39:40     44s] #% End addRing (date=11/20 14:39:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=2028.8M, current mem=2028.8M)
[11/20 14:39:43     44s] <CMD> zoomBox -298.86400 -71.18000 1564.28200 1596.73300
[11/20 14:39:44     44s] <CMD> zoomBox -208.84000 54.99800 1374.83400 1472.72400
[11/20 14:39:44     44s] <CMD> zoomBox -67.27800 253.41200 1076.92700 1277.72000
[11/20 14:39:45     44s] <CMD> zoomBox 35.00000 396.76700 861.68900 1136.83000
[11/20 14:39:45     45s] <CMD> zoomBox 137.75500 540.79000 645.44700 995.28300
[11/20 14:39:46     45s] <CMD> zoomBox 183.13700 604.39800 549.94500 932.76900
[11/20 14:39:46     45s] <CMD> zoomBox 200.86000 629.23900 512.64700 908.35500
[11/20 14:39:46     45s] <CMD> zoomBox 239.61300 683.55700 431.09000 854.97000
[11/20 14:39:54     46s] <CMD> fit
[11/20 14:40:58     52s] <CMD> undo
[11/20 14:41:12     54s] <CMD> zoomBox -426.39200 419.30100 1157.28200 1837.02700
[11/20 14:41:13     54s] <CMD> zoomBox -362.92600 918.93100 609.64900 1789.59300
[11/20 14:41:14     54s] <CMD> zoomBox -331.50300 1132.25900 371.18200 1761.31200
[11/20 14:41:14     54s] <CMD> zoomBox -319.23100 1215.57200 278.05100 1750.26700
[11/20 14:41:14     54s] <CMD> zoomBox -296.07400 1337.57600 135.46200 1723.89300
[11/20 14:41:15     54s] <CMD> zoomBox -351.28300 1046.70800 475.40500 1786.77000
[11/20 14:41:16     54s] <CMD> zoomBox -457.04700 489.49200 1126.63000 1907.22100
[11/20 14:41:16     54s] <CMD> zoomBox -596.07600 -242.97800 1982.67900 2065.55800
[11/20 14:41:16     54s] <CMD> zoomBox -659.65800 -577.95500 2374.17200 2137.97000
[11/20 14:41:17     55s] <CMD> zoomBox -734.45900 -972.04700 2834.75300 2223.16000
[11/20 14:41:17     55s] <CMD> zoomBox -590.39800 -619.51200 2443.43300 2096.41400
[11/20 14:41:35     56s] <CMD> zoomBox 1505.41800 1908.02600 1960.68900 1405.65800
[11/20 14:41:44     58s] <CMD> zoomBox 1587.49800 1825.99200 1616.53600 1590.77900
[11/20 14:42:25     62s] <CMD> zoomBox 1600.14700 1815.11500 1611.02400 1599.61600
[11/20 14:42:27     62s] <CMD> fit
[11/20 14:46:09     85s] <CMD> zoomBox -342.55700 249.58800 -42.31400 89.45900
[11/20 14:46:14     85s] <CMD> fit
[11/20 14:46:53     90s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[11/20 14:46:55     90s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top met5 bottom met5 left met4 right met4} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/20 14:46:55     90s] #% Begin addRing (date=11/20 14:46:55, mem=2028.8M)
[11/20 14:46:55     90s] 
[11/20 14:46:55     90s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2172.6M)
[11/20 14:46:55     90s] Ring generation is complete.
[11/20 14:46:55     90s] vias are now being generated.
[11/20 14:46:55     90s] addRing created 8 wires.
[11/20 14:46:55     90s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/20 14:46:55     90s] +--------+----------------+----------------+
[11/20 14:46:55     90s] |  Layer |     Created    |     Deleted    |
[11/20 14:46:55     90s] +--------+----------------+----------------+
[11/20 14:46:55     90s] |  met4  |        4       |       NA       |
[11/20 14:46:55     90s] |  via4  |        8       |        0       |
[11/20 14:46:55     90s] |  met5  |        4       |       NA       |
[11/20 14:46:55     90s] +--------+----------------+----------------+
[11/20 14:46:55     90s] #% End addRing (date=11/20 14:46:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=2028.9M, current mem=2028.9M)
[11/20 14:47:03     91s] <CMD> zoomBox 184.53600 1333.79600 1372.16100 209.55600
[11/20 14:47:06     92s] <CMD> gui_select -rect {223.53900 1270.43600 1336.40700 232.30100}
[11/20 14:47:07     92s] <CMD> deleteSelectedFromFPlan
[11/20 14:47:09     92s] <CMD> fit
[11/20 14:47:21     93s] <CMD> loadIoFile IO_PAD.io
[11/20 14:47:21     93s] Reading IO assignment file "IO_PAD.io" ...
[11/20 14:47:21     93s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'N' between IOs 'pad_gnd1' and 'grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio'.
[11/20 14:47:21     93s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'W' between IOs 'pad_pwr1' and 'grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio'.
[11/20 14:47:21     93s] Start create_tracks
[11/20 14:47:21     93s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[11/20 14:47:21     93s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[11/20 14:47:21     93s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[11/20 14:47:24     94s] <CMD> zoomBox -555.27800 -649.17700 2478.54400 2066.74100
[11/20 14:47:25     94s] <CMD> zoomBox -529.96400 -332.45100 2048.78500 1976.08000
[11/20 14:47:26     94s] <CMD> zoomBox -477.19700 210.03700 1385.95000 1877.95100
[11/20 14:47:27     94s] <CMD> zoomBox -439.07300 601.98500 907.05100 1807.05300
[11/20 14:47:27     94s] <CMD> zoomBox -410.07900 885.65100 562.49600 1756.31300
[11/20 14:47:28     94s] <CMD> zoomBox -388.08300 1089.90000 314.60300 1718.95400
[11/20 14:47:28     94s] <CMD> zoomBox -424.06900 755.76000 720.14000 1780.07100
[11/20 14:47:29     94s] <CMD> zoomBox -459.88700 423.17000 1123.79500 1840.90300
[11/20 14:47:30     94s] <CMD> zoomBox -482.66400 211.66700 1380.49100 1879.58800
[11/20 14:47:30     94s] <CMD> zoomBox -509.46100 -37.16000 1682.48600 1925.10000
[11/20 14:47:31     94s] <CMD> zoomBox -578.07600 -674.29700 2455.76200 2041.63600
[11/20 14:48:10     99s] <CMD> zoomBox -205.22400 0.76100 45.96100 -340.69300
[11/20 14:48:13     99s] <CMD> fit
[11/20 15:02:10    183s] <CMD> loadIoFile IO_PAD.io
[11/20 15:02:10    183s] Reading IO assignment file "IO_PAD.io" ...
[11/20 15:02:10    183s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'W' between IOs 'pad_pwr1' and 'grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio'.
[11/20 15:02:10    183s] Start create_tracks
[11/20 15:02:10    183s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[11/20 15:02:10    183s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[11/20 15:02:10    183s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[11/20 15:02:13    184s] <CMD> zoomBox -567.12200 -666.44400 2434.89600 2021.00300
[11/20 15:02:15    184s] <CMD> zoomBox -494.91700 -47.84600 1674.04100 1893.83400
[11/20 15:02:15    184s] <CMD> zoomBox -414.79600 609.36700 917.21600 1801.80200
[11/20 15:02:16    184s] <CMD> zoomBox -377.49800 888.14600 584.88000 1749.68000
[11/20 15:02:16    184s] <CMD> zoomBox -324.53500 1217.82900 177.83300 1667.55600
[11/20 15:02:17    184s] <CMD> zoomBox -308.48400 1317.74000 54.47700 1642.66800
[11/20 15:02:17    184s] <CMD> zoomBox -302.21600 1356.75900 6.30100 1632.94800
[11/20 15:02:18    184s] <CMD> zoomBox -324.53600 1217.82600 177.83600 1667.55600
[11/20 15:02:19    184s] <CMD> zoomBox -360.88000 991.59800 457.15000 1723.90900
[11/20 15:02:19    185s] <CMD> zoomBox -447.12600 454.75600 1119.96400 1857.63600
[11/20 15:02:20    185s] <CMD> selectInst grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio
[11/20 15:02:21    185s] <CMD> deselectAll
[11/20 15:02:21    185s] <CMD> selectInst grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio
[11/20 15:02:22    185s] <CMD> deselectAll
[11/20 15:02:22    185s] <CMD> selectInst grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio
[11/20 15:02:23    185s] <CMD> deselectAll
[11/20 15:02:23    185s] <CMD> selectInst pad_gnd1
[11/20 15:02:24    185s] <CMD> zoomBox -728.63800 -29.29200 1823.10700 2255.06400
[11/20 15:02:24    185s] <CMD> zoomBox -857.38100 -250.66000 2144.67200 2436.81800
[11/20 15:02:24    185s] <CMD> zoomBox -1008.84300 -511.09200 2522.98400 2650.64700
[11/20 15:02:26    185s] <CMD> zoomBox -731.27700 -473.39800 2270.77600 2214.08000
[11/20 15:02:26    186s] <CMD> zoomBox -495.34600 -441.35800 2056.39900 1842.99800
[11/20 15:06:01    207s] <CMD> deselectAll
[11/20 15:06:03    207s] <CMD> zoomBox 1544.73000 1608.62000 1848.43000 1473.27600
[11/20 15:06:05    207s] <CMD> zoomBox 1509.64800 1380.53600 1866.94200 1700.39000
[11/20 15:06:06    207s] <CMD> zoomBox 1419.81800 1317.86800 1914.34300 1760.57300
[11/20 15:06:06    207s] <CMD> zoomBox 1362.69200 1278.01500 1944.48600 1798.84500
[11/20 15:06:07    208s] <CMD> zoomBox 1295.48500 1231.13000 1979.94900 1843.87100
[11/20 15:06:07    208s] <CMD> zoomBox 1216.41800 1175.97100 2021.67000 1896.84300
[11/20 15:06:07    208s] <CMD> zoomBox 1123.39800 1111.07700 2070.75400 1959.16300
[11/20 15:06:09    208s] <CMD> zoomBox 1032.34600 1042.73300 2146.88300 2040.48200
[11/20 15:06:09    208s] <CMD> zoomBox 925.22500 962.32900 2236.44600 2136.15200
[11/20 15:06:09    208s] <CMD> zoomBox 650.93900 756.45200 2465.77800 2381.12000
[11/20 15:06:10    208s] <CMD> zoomBox 476.51200 625.52800 2611.61700 2536.90300
[11/20 15:06:10    208s] <CMD> zoomBox -588.29000 -173.70600 3501.90200 3487.88900
[11/20 15:06:11    208s] <CMD> zoomBox -2014.59300 -1224.31500 4645.60200 4737.98100
[11/20 15:06:12    208s] <CMD> zoomBox -1707.00100 -1021.40800 3954.16500 4046.54400
[11/20 15:06:12    208s] <CMD> zoomBox -1445.54800 -848.93700 3366.44400 3458.82300
[11/20 15:06:12    208s] <CMD> zoomBox -1223.31200 -702.33600 2866.88100 2959.26000
[11/20 15:06:14    209s] <CMD> zoomBox -1001.87100 -638.84000 2474.79400 2473.51700
[11/20 15:06:15    209s] <CMD> zoomBox -399.11700 -465.37900 1415.72500 1159.29200
[11/20 15:06:16    209s] <CMD> selectInst pad_reset/gpio
[11/20 15:06:17    209s] <CMD> zoomBox -264.23700 -429.10600 1278.37900 951.86500
[11/20 15:06:17    209s] <CMD> zoomBox -149.58900 -398.27400 1161.63600 775.55200
[11/20 15:06:17    209s] <CMD> zoomBox -52.13800 -372.06700 1062.40400 625.68600
[11/20 15:06:18    209s] <CMD> deselectAll
[11/20 15:06:18    209s] <CMD> selectInst pad_set/gpio
[11/20 15:06:22    210s] <CMD> zoomBox -171.72600 -412.01400 1139.50000 761.81300
[11/20 15:06:24    210s] <CMD> zoomBox -312.41800 -459.01100 1230.20100 921.96200
[11/20 15:06:25    210s] <CMD> zoomBox -477.93800 -514.30200 1336.90800 1110.37300
[11/20 15:06:25    210s] <CMD> zoomBox -672.66800 -579.35000 1462.44600 1332.03300
[11/20 15:06:25    210s] <CMD> zoomBox -1171.28300 -745.90900 1783.89300 1899.60400
[11/20 15:06:26    210s] <CMD> zoomBox -2300.27700 -1123.04200 2511.73400 3184.73500
[11/20 15:06:27    210s] <CMD> zoomBox -1236.15700 -639.35200 2240.52200 2473.01800
[11/20 15:06:28    210s] <CMD> zoomBox -820.57500 -450.45100 2134.60300 2195.06400
[11/20 15:17:58    280s] <CMD> deselectAll
[11/20 15:17:59    280s] <CMD> fit
[11/20 15:18:39    284s] <CMD> loadIoFile IO_PAD.io
[11/20 15:18:39    284s] Reading IO assignment file "IO_PAD.io" ...
[11/20 15:18:39    284s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'W' between IOs 'pad_pwr1' and 'grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio'.
[11/20 15:18:44    285s] <CMD> zoomBox -1356.99400 -595.03000 1118.04800 1620.66100
[11/20 15:18:45    285s] <CMD> zoomBox -1569.44700 -866.81200 1342.36700 1739.88300
[11/20 15:18:45    285s] <CMD> zoomBox -1819.39200 -1186.55600 1606.27200 1880.14500
[11/20 15:18:46    285s] <CMD> zoomBox -1320.10200 -382.27900 1154.94200 1833.41400
[11/20 15:18:47    285s] <CMD> zoomBox -1141.43800 -53.76700 962.35000 1829.57200
[11/20 15:18:47    285s] <CMD> zoomBox -862.34600 454.91800 657.64100 1815.63100
[11/20 15:18:47    285s] <CMD> zoomBox -598.29600 930.78300 335.16600 1766.43100
[11/20 15:18:48    285s] <CMD> zoomBox -442.19400 1188.64900 131.06900 1701.84200
[11/20 15:18:50    286s] <CMD> zoomBox -644.56100 867.44300 453.63300 1850.56100
[11/20 15:18:51    286s] <CMD> zoomBox -807.17000 609.34300 712.82300 1970.06100
[11/20 15:18:52    286s] <CMD> zoomBox -1032.23300 252.11300 1071.56400 2135.46000
[11/20 15:18:53    286s] <CMD> zoomBox -1175.35800 24.93900 1299.69800 2240.64200
[11/20 15:18:53    286s] <CMD> zoomBox -1343.73900 -242.32400 1568.09100 2364.38500
[11/20 15:18:54    286s] <CMD> zoomBox -1544.49400 -542.12800 1881.18900 2524.59000
[11/20 15:18:56    286s] <CMD> zoomBox -906.88300 -334.53500 881.34600 1266.31200
[11/20 15:18:56    286s] <CMD> zoomBox -802.43500 -300.52900 717.56000 1060.19100
[11/20 15:18:57    286s] <CMD> zoomBox -713.65400 -271.62400 578.34200 884.98800
[11/20 15:20:36    297s] <CMD> zoomBox -106.93400 -61.02700 -28.37800 -101.14100
[11/20 15:20:39    297s] <CMD> fit
[11/20 15:21:20    301s] <CMD> loadIoFile IO_PAD.io
[11/20 15:21:20    301s] Reading IO assignment file "IO_PAD.io" ...
[11/20 15:21:20    301s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'W' between IOs 'pad_pwr1' and 'grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio'.
[11/20 15:21:23    302s] <CMD> fit
[11/20 15:21:25    302s] <CMD> zoomBox -455.13800 -347.93400 1679.35300 1562.89100
[11/20 15:22:24    308s] <CMD> floorPlan -site CoreSite -noSnapToGrid -d 2118.665 2118.665 80 80 80 80
[11/20 15:22:24    308s] Start create_tracks
[11/20 15:22:24    308s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[11/20 15:22:24    308s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[11/20 15:22:24    308s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[11/20 15:22:24    308s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/20 15:22:37    310s] <CMD> zoomBox -624.83000 -963.06700 2329.48400 1681.67500
[11/20 15:22:37    310s] <CMD> zoomBox -732.74200 -1354.24800 2742.92200 1757.21300
[11/20 15:22:37    310s] <CMD> zoomBox -859.69800 -1814.46100 3229.31900 1846.08200
[11/20 15:22:37    310s] <CMD> zoomBox -1184.77500 -2992.86100 4474.76500 2073.63500
[11/20 15:22:38    310s] <CMD> zoomBox -1391.50000 -3742.24100 5266.78200 2218.34300
[11/20 15:22:39    310s] <CMD> zoomBox -823.13900 -1455.49700 3265.88000 2205.04800
[11/20 15:22:40    310s] <CMD> zoomBox -490.42400 -90.50600 2020.74600 2157.52700
[11/20 15:22:40    310s] <CMD> zoomBox -276.47100 743.59500 1265.70100 2124.16800
[11/20 15:22:41    310s] <CMD> zoomBox -500.85800 -23.58200 2010.31300 2224.45200
[11/20 15:22:42    310s] <CMD> zoomBox -866.23500 -1272.80100 3222.79000 2387.74900
[11/20 15:22:43    310s] <CMD> zoomBox -648.03000 -740.38100 2827.64100 2371.08600
[11/20 15:22:43    310s] <CMD> zoomBox -462.55600 -287.82400 2491.76400 2356.92300
[11/20 15:34:22    380s] <CMD> zoomBox -427.58600 -237.37500 2083.58600 2010.66000
[11/20 15:34:22    380s] <CMD> zoomBox -397.86100 -194.49400 1736.63500 1716.33600
[11/20 15:34:22    380s] <CMD> zoomBox -372.18200 -158.04500 1442.14100 1466.16100
[11/20 15:34:22    380s] <CMD> zoomBox -350.35400 -127.06400 1191.82100 1253.51200
[11/20 15:37:18    398s] <CMD> zoomBox -800.38200 -538.23200 1710.79400 1709.80700
[11/20 15:37:19    398s] <CMD> zoomBox -625.44500 -378.40000 1509.05500 1532.43300
[11/20 15:37:20    398s] <CMD> zoomBox -476.74800 -242.54300 1337.57700 1381.66500
[11/20 15:41:01    421s] <CMD> zoomBox -775.49200 -867.97000 2700.18600 2243.50400
[11/20 15:41:03    421s] <CMD> zoomBox -574.60600 -121.82300 1936.57100 2126.21600
[11/20 15:41:56    426s] <CMD> loadIoFile IO_PAD.io
[11/20 15:41:56    426s] Reading IO assignment file "IO_PAD.io" ...
[11/20 15:42:00    427s] <CMD> fit
[11/20 15:45:57    450s] <CMD> setDesignMode -process 130
[11/20 15:45:57    450s] ##  Process: 130           (User Set)               
[11/20 15:45:57    450s] ##     Node: (not set)                           
[11/20 15:45:57    450s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/20 15:45:57    450s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[11/20 15:45:57    450s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[11/20 15:45:57    450s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[11/20 15:45:57    450s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[11/20 15:45:57    450s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[11/20 15:46:07    451s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -override -verbose -netlistOverride
[11/20 15:46:07    451s] 0 new pwr-pin connection was made to global net 'VDD'.
[11/20 15:46:08    451s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -override -verbose -netlistOverride
[11/20 15:46:08    451s] 0 new gnd-pin connection was made to global net 'VSS'.
[11/20 15:46:19    453s] <CMD> globalNetConnect VSSIO -type pgpin -pin VSSIO -override -verbose -netlistOverride
[11/20 15:46:19    453s] **ERROR: (IMPDB-1216):	The global net 'VSSIO' specified in the global net connection(GNC) rule doesn't exist in the design.
Type 'man IMPDB-1216' for more detail.
[11/20 15:47:05    458s] <CMD> globalNetConnect VDD -type pgpin -pin VDDIO -override -verbose -netlistOverride
[11/20 15:47:05    458s] 44 new pwr-pin connections were made to global net 'VDD'.
[11/20 15:47:05    458s] <CMD> globalNetConnect VSS -type pgpin -pin VSSIO -override -verbose -netlistOverride
[11/20 15:47:05    458s] 44 new gnd-pin connections were made to global net 'VSS'.
[11/20 15:47:05    458s] <CMD> globalNetConnect VSS -type pgpin -pin VSSD -override -verbose -netlistOverride
[11/20 15:47:05    458s] 44 new gnd-pin connections were made to global net 'VSS'.
[11/20 15:47:05    458s] <CMD> globalNetConnect VDD -type pgpin -pin VSWITCH -override -verbose -netlistOverride
[11/20 15:47:05    458s] 44 new pwr-pin connections were made to global net 'VDD'.
[11/20 15:47:05    458s] <CMD> globalNetConnect VDD -type pgpin -pin VDDA -override -verbose -netlistOverride
[11/20 15:47:05    458s] 44 new pwr-pin connections were made to global net 'VDD'.
[11/20 15:47:05    458s] <CMD> globalNetConnect VSS -type pgpin -pin VSSA -override -verbose -netlistOverride
[11/20 15:47:05    458s] 44 new gnd-pin connections were made to global net 'VSS'.
[11/20 15:47:05    458s] <CMD> globalNetConnect VDD -type pgpin -pin VDDIO_Q -override -verbose -netlistOverride
[11/20 15:47:05    458s] 44 new pwr-pin connections were made to global net 'VDD'.
[11/20 15:47:05    458s] <CMD> globalNetConnect VSS -type pgpin -pin VSSIO_Q -override -verbose -netlistOverride
[11/20 15:47:05    458s] 44 new gnd-pin connections were made to global net 'VSS'.
[11/20 15:47:05    458s] <CMD> globalNetConnect VDD -type pgpin -pin P_CORE -override -verbose -netlistOverride
[11/20 15:47:05    458s] 3 new pwr-pin connections were made to global net 'VDD'.
[11/20 15:47:06    458s] <CMD> globalNetConnect VSS -type pgpin -pin G_CORE -override -verbose -netlistOverride
[11/20 15:47:06    458s] 2 new gnd-pin connections were made to global net 'VSS'.
[11/20 15:48:47    469s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top met5 bottom met5 left met4 right met4} -width {top 5 bottom 5 left 5 right 5} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 20 bottom 20 left 20 right 20} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/20 15:48:47    469s] #% Begin addRing (date=11/20 15:48:47, mem=2093.7M)
[11/20 15:48:47    469s] 
[11/20 15:48:47    469s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2246.6M)
[11/20 15:48:47    469s] Ring generation is complete.
[11/20 15:48:47    469s] vias are now being generated.
[11/20 15:48:47    469s] addRing created 8 wires.
[11/20 15:48:47    469s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/20 15:48:47    469s] +--------+----------------+----------------+
[11/20 15:48:47    469s] |  Layer |     Created    |     Deleted    |
[11/20 15:48:47    469s] +--------+----------------+----------------+
[11/20 15:48:47    469s] |  met4  |        4       |       NA       |
[11/20 15:48:47    469s] |  via4  |        8       |        0       |
[11/20 15:48:47    469s] |  met5  |        4       |       NA       |
[11/20 15:48:47    469s] +--------+----------------+----------------+
[11/20 15:48:47    469s] #% End addRing (date=11/20 15:48:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2093.7M, current mem=2093.7M)
[11/20 15:49:13    471s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { met1(1) met5(5) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { met1(1) met5(5) } -nets { VSS VDD } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { met1(1) met5(5) }
[11/20 15:49:13    471s] #% Begin sroute (date=11/20 15:49:13, mem=2093.7M)
[11/20 15:49:13    471s] *** Begin SPECIAL ROUTE on Wed Nov 20 15:49:13 2024 ***
[11/20 15:49:13    471s] SPECIAL ROUTE ran on directory: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl
[11/20 15:49:13    471s] SPECIAL ROUTE ran on machine: cae-europractice1.othr.de (Linux 5.15.0-210.163.7.el8uek.x86_64 x86_64 3.59Ghz)
[11/20 15:49:13    471s] 
[11/20 15:49:13    471s] Begin option processing ...
[11/20 15:49:13    471s] srouteConnectPowerBump set to false
[11/20 15:49:13    471s] routeSelectNet set to "VSS VDD"
[11/20 15:49:13    471s] routeSpecial set to true
[11/20 15:49:13    471s] srouteBlockPin set to "useLef"
[11/20 15:49:13    471s] srouteBottomLayerLimit set to 1
[11/20 15:49:13    471s] srouteBottomTargetLayerLimit set to 1
[11/20 15:49:13    471s] srouteConnectConverterPin set to false
[11/20 15:49:13    471s] srouteCrossoverViaBottomLayer set to 1
[11/20 15:49:13    471s] srouteCrossoverViaTopLayer set to 5
[11/20 15:49:13    471s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/20 15:49:13    471s] srouteFollowCorePinEnd set to 3
[11/20 15:49:13    471s] srouteJogControl set to "preferWithChanges differentLayer"
[11/20 15:49:13    471s] sroutePadPinAllPorts set to true
[11/20 15:49:13    471s] sroutePreserveExistingRoutes set to true
[11/20 15:49:13    471s] srouteRoutePowerBarPortOnBothDir set to true
[11/20 15:49:13    471s] srouteStopBlockPin set to "nearestTarget"
[11/20 15:49:13    471s] srouteTopLayerLimit set to 5
[11/20 15:49:13    471s] srouteTopTargetLayerLimit set to 5
[11/20 15:49:13    471s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3756.00 megs.
[11/20 15:49:13    471s] 
[11/20 15:49:13    471s] Reading DB technology information...
[11/20 15:49:13    471s] Finished reading DB technology information.
[11/20 15:49:13    471s] Reading floorplan and netlist information...
[11/20 15:49:13    471s] Finished reading floorplan and netlist information.
[11/20 15:49:13    471s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[11/20 15:49:13    471s] Read in 11 layers, 5 routing layers, 1 overlap layer
[11/20 15:49:13    471s] Read in 121 macros, 17 used
[11/20 15:49:13    471s] Read in 60 components
[11/20 15:49:13    471s]   12 core components: 12 unplaced, 0 placed, 0 fixed
[11/20 15:49:13    471s]   48 pad components: 0 unplaced, 0 placed, 48 fixed
[11/20 15:49:13    471s] Read in 39 logical pins
[11/20 15:49:13    471s] Read in 39 nets
[11/20 15:49:13    471s] Read in 2 special nets, 2 routed
[11/20 15:49:13    471s] Read in 381 terminals
[11/20 15:49:13    471s] 2 nets selected.
[11/20 15:49:13    471s] 
[11/20 15:49:13    471s] Begin power routing ...
[11/20 15:49:13    472s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1
[11/20 15:49:13    472s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/20 15:49:13    472s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/20 15:49:13    472s] Type 'man IMPSR-1256' for more detail.
[11/20 15:49:13    472s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/20 15:49:13    472s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/20 15:49:13    472s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/20 15:49:13    472s] Type 'man IMPSR-1256' for more detail.
[11/20 15:49:13    472s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/20 15:49:13    472s] CPU time for VDD FollowPin 0 seconds
[11/20 15:49:13    472s] CPU time for VSS FollowPin 0 seconds
[11/20 15:49:13    472s]   Number of IO ports routed: 0
[11/20 15:49:13    472s]   Number of Block ports routed: 0
[11/20 15:49:13    472s]   Number of Stripe ports routed: 0
[11/20 15:49:13    472s]   Number of Core ports routed: 754
[11/20 15:49:13    472s]   Number of Pad ports routed: 0
[11/20 15:49:13    472s]   Number of Power Bump ports routed: 0
[11/20 15:49:13    472s]   Number of Pad Ring connections: 978
[11/20 15:49:13    472s]   Number of Followpin connections: 377
[11/20 15:49:13    472s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3766.00 megs.
[11/20 15:49:13    472s] 
[11/20 15:49:13    472s] 
[11/20 15:49:13    472s] 
[11/20 15:49:13    472s]  Begin updating DB with routing results ...
[11/20 15:49:13    472s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[11/20 15:49:13    472s] Pin and blockage extraction finished
[11/20 15:49:13    472s] 
[11/20 15:49:13    472s] sroute created 2109 wires.
[11/20 15:49:13    472s] ViaGen created 2262 vias, deleted 0 via to avoid violation.
[11/20 15:49:13    472s] +--------+----------------+----------------+
[11/20 15:49:13    472s] |  Layer |     Created    |     Deleted    |
[11/20 15:49:13    472s] +--------+----------------+----------------+
[11/20 15:49:13    472s] |  met1  |      1131      |       NA       |
[11/20 15:49:13    472s] |   via  |       754      |        0       |
[11/20 15:49:13    472s] |  via2  |       754      |        0       |
[11/20 15:49:13    472s] |  via3  |       754      |        0       |
[11/20 15:49:13    472s] |  met4  |       536      |       NA       |
[11/20 15:49:13    472s] |  met5  |       442      |       NA       |
[11/20 15:49:13    472s] +--------+----------------+----------------+
[11/20 15:49:13    472s] #% End sroute (date=11/20 15:49:13, total cpu=0:00:00.2, real=0:00:00.0, peak res=2108.5M, current mem=2108.5M)
[11/20 15:49:22    473s] <CMD> zoomBox 1886.13200 227.48100 1633.54500 665.29800
[11/20 15:49:24    473s] <CMD> zoomBox 1808.87100 500.16800 1890.48700 217.99100
[11/20 15:49:26    474s] <CMD> zoomBox 1828.27100 411.27400 1890.66000 284.45800
[11/20 15:49:28    474s] <CMD> fit
[11/20 15:49:32    474s] <CMD> zoomBox -205.95800 39.05100 2006.86800 2020.00300
[11/20 15:49:32    474s] <CMD> zoomBox -175.04100 162.28800 1705.86100 1846.09700
[11/20 15:49:33    474s] <CMD> zoomBox -65.18700 407.34800 1089.92300 1441.41800
[11/20 15:49:34    474s] <CMD> zoomBox 2.27600 557.84400 711.66000 1192.89400
[11/20 15:49:35    474s] <CMD> zoomBox 18.38100 593.77200 621.35800 1133.56500
[11/20 15:49:35    474s] <CMD> zoomBox 32.07100 624.31100 544.60100 1083.13500
[11/20 15:49:35    474s] <CMD> zoomBox 71.36900 720.97300 338.91400 960.48300
[11/20 15:49:36    474s] <CMD> zoomBox 77.80700 736.80800 305.22000 940.39100
[11/20 15:49:36    474s] <CMD> zoomBox 87.92900 761.70700 252.23600 908.79700
[11/20 15:49:37    474s] <CMD> zoomBox 91.88200 771.43100 231.54400 896.45800
[11/20 15:49:39    475s] <CMD> zoomBox 93.93800 775.24200 194.84400 865.57400
[11/20 15:49:39    475s] <CMD> zoomBox 98.24900 779.04500 171.15300 844.31000
[11/20 15:49:40    475s] <CMD> zoomBox 103.85300 784.17600 148.62600 824.25700
[11/20 15:49:41    475s] <CMD> zoomBox 107.41500 785.75700 145.47200 819.82600
[11/20 15:49:41    475s] <CMD> zoomBox 110.47200 787.10100 142.82100 816.06000
[11/20 15:49:42    475s] <CMD> zoomBox 113.07000 788.24300 140.56700 812.85900
[11/20 15:49:43    475s] <CMD> zoomBox 117.15600 790.03900 137.02400 807.82500
[11/20 15:49:44    475s] <CMD> fit
[11/20 15:49:46    475s] <CMD> undo
[11/20 15:49:59    477s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { met1(1) met5(5) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { met1(1) met5(5) } -nets { VSS VDD } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { met1(1) met5(5) }
[11/20 15:49:59    477s] #% Begin sroute (date=11/20 15:49:59, mem=2113.1M)
[11/20 15:49:59    477s] *** Begin SPECIAL ROUTE on Wed Nov 20 15:49:59 2024 ***
[11/20 15:49:59    477s] SPECIAL ROUTE ran on directory: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl
[11/20 15:49:59    477s] SPECIAL ROUTE ran on machine: cae-europractice1.othr.de (Linux 5.15.0-210.163.7.el8uek.x86_64 x86_64 3.59Ghz)
[11/20 15:49:59    477s] 
[11/20 15:49:59    477s] Begin option processing ...
[11/20 15:49:59    477s] srouteConnectPowerBump set to false
[11/20 15:49:59    477s] routeSelectNet set to "VSS VDD"
[11/20 15:49:59    477s] routeSpecial set to true
[11/20 15:49:59    477s] srouteBlockPin set to "useLef"
[11/20 15:49:59    477s] srouteBottomLayerLimit set to 1
[11/20 15:49:59    477s] srouteBottomTargetLayerLimit set to 1
[11/20 15:49:59    477s] srouteConnectConverterPin set to false
[11/20 15:49:59    477s] srouteCrossoverViaBottomLayer set to 1
[11/20 15:49:59    477s] srouteCrossoverViaTopLayer set to 5
[11/20 15:49:59    477s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/20 15:49:59    477s] srouteFollowCorePinEnd set to 3
[11/20 15:49:59    477s] srouteJogControl set to "preferWithChanges differentLayer"
[11/20 15:49:59    477s] sroutePadPinAllPorts set to true
[11/20 15:49:59    477s] sroutePreserveExistingRoutes set to true
[11/20 15:49:59    477s] srouteRoutePowerBarPortOnBothDir set to true
[11/20 15:49:59    477s] srouteStopBlockPin set to "nearestTarget"
[11/20 15:49:59    477s] srouteTopLayerLimit set to 5
[11/20 15:49:59    477s] srouteTopTargetLayerLimit set to 5
[11/20 15:49:59    477s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3766.00 megs.
[11/20 15:49:59    477s] 
[11/20 15:49:59    477s] Reading DB technology information...
[11/20 15:49:59    477s] Finished reading DB technology information.
[11/20 15:49:59    477s] Reading floorplan and netlist information...
[11/20 15:49:59    477s] Finished reading floorplan and netlist information.
[11/20 15:49:59    477s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[11/20 15:49:59    477s] Read in 11 layers, 5 routing layers, 1 overlap layer
[11/20 15:49:59    477s] Read in 121 macros, 17 used
[11/20 15:49:59    477s] Read in 60 components
[11/20 15:49:59    477s]   12 core components: 12 unplaced, 0 placed, 0 fixed
[11/20 15:49:59    477s]   48 pad components: 0 unplaced, 0 placed, 48 fixed
[11/20 15:49:59    477s] Read in 39 logical pins
[11/20 15:49:59    477s] Read in 39 nets
[11/20 15:49:59    477s] Read in 2 special nets, 2 routed
[11/20 15:49:59    477s] Read in 381 terminals
[11/20 15:49:59    477s] 2 nets selected.
[11/20 15:49:59    477s] 
[11/20 15:49:59    477s] Begin power routing ...
[11/20 15:49:59    477s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/20 15:49:59    477s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/20 15:49:59    477s] Type 'man IMPSR-1256' for more detail.
[11/20 15:49:59    477s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/20 15:49:59    477s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/20 15:49:59    477s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/20 15:49:59    477s] Type 'man IMPSR-1256' for more detail.
[11/20 15:49:59    477s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/20 15:49:59    477s] CPU time for VDD FollowPin 0 seconds
[11/20 15:49:59    477s] CPU time for VSS FollowPin 0 seconds
[11/20 15:49:59    477s]   Number of IO ports routed: 0
[11/20 15:49:59    477s]   Number of Block ports routed: 0
[11/20 15:49:59    477s]   Number of Stripe ports routed: 0
[11/20 15:49:59    477s]   Number of Core ports routed: 754
[11/20 15:49:59    477s]   Number of Pad ports routed: 0
[11/20 15:49:59    477s]   Number of Power Bump ports routed: 0
[11/20 15:49:59    477s]   Number of Pad Ring connections: 978
[11/20 15:49:59    477s]   Number of Followpin connections: 377
[11/20 15:49:59    477s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3769.00 megs.
[11/20 15:49:59    477s] 
[11/20 15:49:59    477s] 
[11/20 15:49:59    477s] 
[11/20 15:49:59    477s]  Begin updating DB with routing results ...
[11/20 15:49:59    477s]  Updating DB with 0 via definition ...
[11/20 15:49:59    477s] sroute created 2109 wires.
[11/20 15:49:59    477s] ViaGen created 2262 vias, deleted 0 via to avoid violation.
[11/20 15:49:59    477s] +--------+----------------+----------------+
[11/20 15:49:59    477s] |  Layer |     Created    |     Deleted    |
[11/20 15:49:59    477s] +--------+----------------+----------------+
[11/20 15:49:59    477s] |  met1  |      1131      |       NA       |
[11/20 15:49:59    477s] |   via  |       754      |        0       |
[11/20 15:49:59    477s] |  via2  |       754      |        0       |
[11/20 15:49:59    477s] |  via3  |       754      |        0       |
[11/20 15:49:59    477s] |  met4  |       536      |       NA       |
[11/20 15:49:59    477s] |  met5  |       442      |       NA       |
[11/20 15:49:59    477s] +--------+----------------+----------------+
[11/20 15:49:59    477s] #% End sroute (date=11/20 15:49:59, total cpu=0:00:00.2, real=0:00:00.0, peak res=2113.1M, current mem=2112.2M)
[11/20 15:50:03    478s] <CMD> zoomBox 1940.01700 1584.71200 2057.89100 1143.52800
[11/20 15:50:05    478s] <CMD> zoomBox 1926.59200 1534.34600 2024.13700 1299.09000
[11/20 15:50:06    478s] <CMD> undo
[11/20 15:50:47    483s] <CMD> sroute -connect { blockPin padPin corePin floatingStripe } -layerChangeRange { met1(1) met5(5) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { met1(1) met5(5) } -nets { VSS VDD } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { met1(1) met5(5) }
[11/20 15:50:47    483s] #% Begin sroute (date=11/20 15:50:47, mem=2112.2M)
[11/20 15:50:47    483s] *** Begin SPECIAL ROUTE on Wed Nov 20 15:50:47 2024 ***
[11/20 15:50:47    483s] SPECIAL ROUTE ran on directory: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl
[11/20 15:50:47    483s] SPECIAL ROUTE ran on machine: cae-europractice1.othr.de (Linux 5.15.0-210.163.7.el8uek.x86_64 x86_64 3.59Ghz)
[11/20 15:50:47    483s] 
[11/20 15:50:47    483s] Begin option processing ...
[11/20 15:50:47    483s] srouteConnectPowerBump set to false
[11/20 15:50:47    483s] routeSelectNet set to "VSS VDD"
[11/20 15:50:47    483s] routeSpecial set to true
[11/20 15:50:47    483s] srouteBlockPin set to "useLef"
[11/20 15:50:47    483s] srouteBottomLayerLimit set to 1
[11/20 15:50:47    483s] srouteBottomTargetLayerLimit set to 1
[11/20 15:50:47    483s] srouteConnectConverterPin set to false
[11/20 15:50:47    483s] srouteCrossoverViaBottomLayer set to 1
[11/20 15:50:47    483s] srouteCrossoverViaTopLayer set to 5
[11/20 15:50:47    483s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/20 15:50:47    483s] srouteFollowCorePinEnd set to 3
[11/20 15:50:47    483s] srouteFollowPadPin set to false
[11/20 15:50:47    483s] srouteJogControl set to "preferWithChanges differentLayer"
[11/20 15:50:47    483s] sroutePadPinAllPorts set to true
[11/20 15:50:47    483s] sroutePreserveExistingRoutes set to true
[11/20 15:50:47    483s] srouteRoutePowerBarPortOnBothDir set to true
[11/20 15:50:47    483s] srouteStopBlockPin set to "nearestTarget"
[11/20 15:50:47    483s] srouteTopLayerLimit set to 5
[11/20 15:50:47    483s] srouteTopTargetLayerLimit set to 5
[11/20 15:50:47    483s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3769.00 megs.
[11/20 15:50:47    483s] 
[11/20 15:50:47    483s] Reading DB technology information...
[11/20 15:50:47    483s] Finished reading DB technology information.
[11/20 15:50:47    483s] Reading floorplan and netlist information...
[11/20 15:50:47    483s] Finished reading floorplan and netlist information.
[11/20 15:50:47    483s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[11/20 15:50:47    483s] Read in 11 layers, 5 routing layers, 1 overlap layer
[11/20 15:50:47    483s] Read in 121 macros, 17 used
[11/20 15:50:47    483s] Read in 60 components
[11/20 15:50:47    483s]   12 core components: 12 unplaced, 0 placed, 0 fixed
[11/20 15:50:47    483s]   48 pad components: 0 unplaced, 0 placed, 48 fixed
[11/20 15:50:47    483s] Read in 39 logical pins
[11/20 15:50:47    483s] Read in 39 nets
[11/20 15:50:47    483s] Read in 2 special nets, 2 routed
[11/20 15:50:47    483s] Read in 381 terminals
[11/20 15:50:47    483s] 2 nets selected.
[11/20 15:50:47    483s] 
[11/20 15:50:47    483s] Begin power routing ...
[11/20 15:50:47    483s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/20 15:50:47    483s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/20 15:50:47    483s] Type 'man IMPSR-1256' for more detail.
[11/20 15:50:47    483s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/20 15:50:47    483s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/20 15:50:47    483s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/20 15:50:47    483s] Type 'man IMPSR-1256' for more detail.
[11/20 15:50:47    483s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/20 15:50:47    483s] CPU time for VDD FollowPin 0 seconds
[11/20 15:50:47    483s] CPU time for VSS FollowPin 0 seconds
[11/20 15:50:47    483s]   Number of IO ports routed: 0
[11/20 15:50:47    483s]   Number of Block ports routed: 0
[11/20 15:50:47    483s]   Number of Stripe ports routed: 0
[11/20 15:50:47    483s]   Number of Core ports routed: 754
[11/20 15:50:47    483s]   Number of Power Bump ports routed: 0
[11/20 15:50:47    483s]   Number of Followpin connections: 377
[11/20 15:50:47    483s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3769.00 megs.
[11/20 15:50:47    483s] 
[11/20 15:50:47    483s] 
[11/20 15:50:47    483s] 
[11/20 15:50:47    483s]  Begin updating DB with routing results ...
[11/20 15:50:47    483s]  Updating DB with 0 via definition ...
[11/20 15:50:47    483s] sroute created 1131 wires.
[11/20 15:50:47    483s] ViaGen created 2262 vias, deleted 0 via to avoid violation.
[11/20 15:50:47    483s] +--------+----------------+----------------+
[11/20 15:50:47    483s] |  Layer |     Created    |     Deleted    |
[11/20 15:50:47    483s] +--------+----------------+----------------+
[11/20 15:50:47    483s] |  met1  |      1131      |       NA       |
[11/20 15:50:47    483s] |   via  |       754      |        0       |
[11/20 15:50:47    483s] |  via2  |       754      |        0       |
[11/20 15:50:47    483s] |  via3  |       754      |        0       |
[11/20 15:50:47    483s] +--------+----------------+----------------+
[11/20 15:50:47    483s] #% End sroute (date=11/20 15:50:47, total cpu=0:00:00.2, real=0:00:00.0, peak res=2113.3M, current mem=2113.3M)
[11/20 15:50:51    483s] <CMD> fit
[11/20 15:50:53    484s] <CMD> zoomBox 74.91900 -36.72400 2287.74400 1944.22700
[11/20 15:50:54    484s] <CMD> zoomBox 344.58000 22.10300 2225.48200 1705.91200
[11/20 15:50:54    484s] <CMD> zoomBox 573.79200 72.10600 2172.55900 1503.34400
[11/20 15:50:54    484s] <CMD> zoomBox 934.22700 150.73600 2089.33700 1184.80600
[11/20 15:50:55    484s] <CMD> zoomBox 1074.99100 181.44400 2056.83500 1060.40400
[11/20 15:50:55    484s] <CMD> zoomBox 1194.64100 207.54500 2029.20900 954.66200
[11/20 15:50:55    484s] <CMD> zoomBox 1296.34300 229.73100 2005.72700 864.78100
[11/20 15:50:56    484s] <CMD> zoomBox 1382.79100 248.59000 1985.76700 788.38200
[11/20 15:50:56    484s] <CMD> zoomBox 1194.63900 207.54400 2029.20900 954.66200
[11/20 15:50:57    484s] <CMD> zoomBox 573.78400 72.10100 2172.56000 1503.34700
[11/20 15:50:58    484s] <CMD> zoomBox 74.90700 -36.73100 2287.74700 1944.23300
[11/20 15:50:58    484s] <CMD> zoomBox -242.34400 -105.94000 2360.99700 2224.60600
[11/20 15:50:58    485s] <CMD> zoomBox -1054.68100 -283.15400 2548.55900 2942.51500
[11/20 15:51:00    485s] <CMD> zoomBox -404.03600 -177.08600 2199.30600 2153.46100
[11/20 15:51:01    485s] <CMD> zoomBox -149.93300 -135.66200 2062.90800 1845.30300
[11/20 15:51:02    485s] <CMD> zoomBox -404.03700 -177.08700 2199.30600 2153.46100
[11/20 15:51:22    487s] <CMD> addStripe -nets {VDD VSS} -layer met4 -direction vertical -width 5 -spacing 5 -set_to_set_distance 120 -start_from left -start_offset 120 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit met5 -padcore_ring_bottom_layer_limit met1 -block_ring_top_layer_limit met5 -block_ring_bottom_layer_limit met1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/20 15:51:22    487s] #% Begin addStripe (date=11/20 15:51:22, mem=2114.4M)
[11/20 15:51:22    487s] 
[11/20 15:51:22    487s] Initialize fgc environment(mem: 2257.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.8M)
[11/20 15:51:22    487s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.8M)
[11/20 15:51:22    487s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.8M)
[11/20 15:51:22    487s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.8M)
[11/20 15:51:22    487s] Starting stripe generation ...
[11/20 15:51:22    487s] Non-Default Mode Option Settings :
[11/20 15:51:22    487s]   NONE
[11/20 15:51:22    487s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.8M)
[11/20 15:51:22    487s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.8M)
[11/20 15:51:22    487s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.8M)
[11/20 15:51:22    487s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.8M)
[11/20 15:51:22    487s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.8M)
[11/20 15:51:22    487s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.8M)
[11/20 15:51:22    487s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.8M)
[11/20 15:51:22    487s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.8M)
[11/20 15:51:22    487s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.8M)
[11/20 15:51:22    487s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.8M)
[11/20 15:51:22    487s] Stripe generation is complete.
[11/20 15:51:22    487s] vias are now being generated.
[11/20 15:51:22    487s] addStripe created 24 wires.
[11/20 15:51:22    487s] ViaGen created 13620 vias, deleted 0 via to avoid violation.
[11/20 15:51:22    487s] +--------+----------------+----------------+
[11/20 15:51:22    487s] |  Layer |     Created    |     Deleted    |
[11/20 15:51:22    487s] +--------+----------------+----------------+
[11/20 15:51:22    487s] |   via  |      4524      |        0       |
[11/20 15:51:22    487s] |  via2  |      4524      |        0       |
[11/20 15:51:22    487s] |  via3  |      4524      |        0       |
[11/20 15:51:22    487s] |  met4  |       24       |       NA       |
[11/20 15:51:22    487s] |  via4  |       48       |        0       |
[11/20 15:51:22    487s] +--------+----------------+----------------+
[11/20 15:51:22    487s] #% End addStripe (date=11/20 15:51:22, total cpu=0:00:00.3, real=0:00:00.0, peak res=2115.9M, current mem=2115.9M)
[11/20 15:51:26    488s] <CMD> zoomBox 367.19900 1419.27100 441.29200 1267.71800
[11/20 15:51:28    488s] <CMD> zoomBox 390.11900 1371.30800 433.04500 1314.36700
[11/20 15:51:29    488s] <CMD> zoomBox 395.16600 1351.31300 420.83900 1329.42500
[11/20 15:51:30    488s] <CMD> fit
[11/20 15:51:53    491s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 0 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxRouteLayer 6 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[11/20 15:51:53    491s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[11/20 15:51:53    491s] **WARN: (IMPSP-167):	Layer Number Provided for MaxRouteLayer option exceeds the MaxLayerNumber for the design.  Current option '6' is ignored. 
[11/20 15:51:53    491s] Type 'man IMPSP-167' for more detail.
[11/20 15:52:04    492s] <CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[11/20 15:52:04    492s] Setting releaseMultiCpuLicenseMode to false.
[11/20 15:52:12    492s] <CMD> setPlaceMode -fp false
[11/20 15:52:20    493s] <CMD> setPlaceMode -fp false
[11/20 15:52:20    493s] <CMD> place_design
[11/20 15:52:20    493s] *** placeDesign #1 [begin] : totSession cpu/real = 0:08:13.5/1:16:33.3 (0.1), mem = 2261.9M
[11/20 15:52:20    493s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 1478, percentage of missing scan cell = 0.00% (0 / 1478)
[11/20 15:52:20    493s] #Start colorize_geometry on Wed Nov 20 15:52:20 2024
[11/20 15:52:20    493s] #
[11/20 15:52:20    493s] ### Time Record (colorize_geometry) is installed.
[11/20 15:52:20    493s] ### Time Record (Pre Callback) is installed.
[11/20 15:52:20    493s] ### Time Record (Pre Callback) is uninstalled.
[11/20 15:52:20    493s] ### Time Record (DB Import) is installed.
[11/20 15:52:20    493s] ### info: trigger incremental cell import ( 149 new cells ).
[11/20 15:52:20    493s] ### info: trigger incremental reloading library data ( #cell = 149 ).
[11/20 15:52:20    493s] #import 0 vias (num_signal=0 num_non_signal=0 num_extra_signal=0)
[11/20 15:52:20    493s] #WARNING (NRDB-741) Found shorts between two different ports on pin vrefgen_en of cell_view sky130_fd_io__top_gpiovrefv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/20 15:52:20    493s] #WARNING (NRDB-741) Found shorts between two different ports on pin ref_sel<0> of cell_view sky130_fd_io__top_gpiovrefv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/20 15:52:20    493s] #WARNING (NRDB-741) Found shorts between two different ports on pin in1_vddd_hv of cell_view sky130_fd_io__top_pwrdetv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/20 15:52:20    493s] #WARNING (NRDB-741) Found shorts between two different ports on pin in1_vddio_hv of cell_view sky130_fd_io__top_pwrdetv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/20 15:52:20    493s] #WARNING (NRDB-741) Found shorts between two different ports on pin in2_vddio_hv of cell_view sky130_fd_io__top_pwrdetv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/20 15:52:20    493s] #WARNING (NRDB-741) Found shorts between two different ports on pin in3_vddd_hv of cell_view sky130_fd_io__top_pwrdetv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/20 15:52:20    493s] #WARNING (NRDB-741) Found shorts between two different ports on pin in3_vddio_hv of cell_view sky130_fd_io__top_pwrdetv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/20 15:52:20    493s] #WARNING (NRDB-741) Found shorts between two different ports on pin vddd_present_vddio_hv of cell_view sky130_fd_io__top_pwrdetv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/20 15:52:20    493s] #WARNING (NRDB-741) Found shorts between two different ports on pin vddio_present_vddd_hv of cell_view sky130_fd_io__top_pwrdetv2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/20 15:52:20    493s] #WARNING (NRDB-741) Found shorts between two different ports on pin enable_h of cell_view sky130_fd_io__top_sio_macro,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[11/20 15:52:20    493s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1487552149 placement=949074847 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1
[11/20 15:52:20    493s] ### Time Record (DB Import) is uninstalled.
[11/20 15:52:20    493s] ### Time Record (DB Export) is installed.
[11/20 15:52:20    493s] Extracting standard cell pins and blockage ...... 
[11/20 15:52:20    493s] Pin and blockage extraction finished
[11/20 15:52:20    493s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1487552149 placement=949074847 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1
[11/20 15:52:20    493s] ### Time Record (DB Export) is uninstalled.
[11/20 15:52:20    493s] ### Time Record (Post Callback) is installed.
[11/20 15:52:20    493s] ### Time Record (Post Callback) is uninstalled.
[11/20 15:52:20    493s] #
[11/20 15:52:20    493s] #colorize_geometry statistics:
[11/20 15:52:20    493s] #Cpu time = 00:00:00
[11/20 15:52:20    493s] #Elapsed time = 00:00:00
[11/20 15:52:20    493s] #Increased memory = 14.15 (MB)
[11/20 15:52:20    493s] #Total memory = 2135.58 (MB)
[11/20 15:52:20    493s] #Peak memory = 2139.33 (MB)
[11/20 15:52:20    493s] #Number of warnings = 10
[11/20 15:52:20    493s] #Total number of warnings = 10
[11/20 15:52:20    493s] #Number of fails = 0
[11/20 15:52:20    493s] #Total number of fails = 0
[11/20 15:52:20    493s] #Complete colorize_geometry on Wed Nov 20 15:52:20 2024
[11/20 15:52:20    493s] #
[11/20 15:52:20    493s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1
[11/20 15:52:20    493s] ### Time Record (colorize_geometry) is uninstalled.
[11/20 15:52:20    493s] ### 
[11/20 15:52:20    493s] ###   Scalability Statistics
[11/20 15:52:20    493s] ### 
[11/20 15:52:20    493s] ### ------------------------+----------------+----------------+----------------+
[11/20 15:52:20    493s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/20 15:52:20    493s] ### ------------------------+----------------+----------------+----------------+
[11/20 15:52:20    493s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/20 15:52:20    493s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/20 15:52:20    493s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/20 15:52:20    493s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/20 15:52:20    493s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[11/20 15:52:20    493s] ### ------------------------+----------------+----------------+----------------+
[11/20 15:52:20    493s] ### 
[11/20 15:52:20    493s] *** Starting placeDesign default flow ***
[11/20 15:52:20    493s] ### Creating LA Mngr. totSessionCpu=0:08:14 mem=2288.6M
[11/20 15:52:20    493s] ### Creating LA Mngr, finished. totSessionCpu=0:08:14 mem=2288.6M
[11/20 15:52:20    493s] *** Start deleteBufferTree ***
[11/20 15:52:20    494s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[11/20 15:52:21    494s] Multithreaded Timing Analysis is initialized with 8 threads
[11/20 15:52:21    494s] 
[11/20 15:52:21    494s] Info: Detect buffers to remove automatically.
[11/20 15:52:21    494s] Analyzing netlist ...
[11/20 15:52:21    494s] Updating netlist
[11/20 15:52:21    494s] 
[11/20 15:52:21    494s] *summary: 3206 instances (buffers/inverters) removed
[11/20 15:52:21    494s] *** Finish deleteBufferTree (0:00:00.6) ***
[11/20 15:52:21    494s] **INFO: Enable pre-place timing setting for timing analysis
[11/20 15:52:21    494s] Set Using Default Delay Limit as 101.
[11/20 15:52:21    494s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/20 15:52:21    494s] Set Default Net Delay as 0 ps.
[11/20 15:52:21    494s] Set Default Net Load as 0 pF. 
[11/20 15:52:21    494s] Set Default Input Pin Transition as 1 ps.
[11/20 15:52:21    494s] **INFO: Analyzing IO path groups for slack adjustment
[11/20 15:52:21    494s] Effort level <high> specified for reg2reg_tmp.654633 path_group
[11/20 15:52:21    495s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/20 15:52:22    495s] AAE DB initialization (MEM=2407.62 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/20 15:52:22    495s] #################################################################################
[11/20 15:52:22    495s] # Design Stage: PreRoute
[11/20 15:52:22    495s] # Design Name: fpga_top
[11/20 15:52:22    495s] # Design Mode: 130nm
[11/20 15:52:22    495s] # Analysis Mode: MMMC Non-OCV 
[11/20 15:52:22    495s] # Parasitics Mode: No SPEF/RCDB 
[11/20 15:52:22    495s] # Signoff Settings: SI Off 
[11/20 15:52:22    495s] #################################################################################
[11/20 15:52:22    495s] Topological Sorting (REAL = 0:00:00.0, MEM = 2415.6M, InitMEM = 2415.6M)
[11/20 15:52:22    495s] Calculate delays in BcWc mode...
[11/20 15:52:22    495s] Start delay calculation (fullDC) (8 T). (MEM=2421.89)
[11/20 15:52:22    495s] Start AAE Lib Loading. (MEM=2433.41)
[11/20 15:52:22    495s] End AAE Lib Loading. (MEM=2471.56 CPU=0:00:00.0 Real=0:00:00.0)
[11/20 15:52:22    495s] End AAE Lib Interpolated Model. (MEM=2471.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 15:52:22    496s] Total number of fetched objects 10448
[11/20 15:52:22    496s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 15:52:22    496s] End delay calculation. (MEM=3094.05 CPU=0:00:01.1 REAL=0:00:00.0)
[11/20 15:52:22    496s] End delay calculation (fullDC). (MEM=3094.05 CPU=0:00:01.4 REAL=0:00:00.0)
[11/20 15:52:22    496s] *** CDM Built up (cpu=0:00:01.5  real=0:00:00.0  mem= 3094.1M) ***
[11/20 15:52:24    498s] **INFO: Disable pre-place timing setting for timing analysis
[11/20 15:52:24    498s] Set Using Default Delay Limit as 1000.
[11/20 15:52:24    498s] Set Default Net Delay as 1000 ps.
[11/20 15:52:24    498s] Set Default Input Pin Transition as 0.1 ps.
[11/20 15:52:24    498s] Set Default Net Load as 0.5 pF. 
[11/20 15:52:24    498s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/20 15:52:24    498s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:3028.5M, EPOCH TIME: 1732114344.263790
[11/20 15:52:24    498s] Deleted 0 physical inst  (cell - / prefix -).
[11/20 15:52:24    498s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:3028.5M, EPOCH TIME: 1732114344.264003
[11/20 15:52:24    498s] INFO: #ExclusiveGroups=0
[11/20 15:52:24    498s] INFO: There are no Exclusive Groups.
[11/20 15:52:24    498s] *** Starting "NanoPlace(TM) placement v#7 (mem=3028.5M)" ...
[11/20 15:52:24    498s] Wait...
[11/20 15:52:24    498s] Estimated loop count for BSM: 7077
[11/20 15:52:24    498s] *** Build Buffered Sizing Timing Model
[11/20 15:52:24    498s] (cpu=0:00:00.3 mem=3092.5M) ***
[11/20 15:52:24    498s] *** Build Virtual Sizing Timing Model
[11/20 15:52:24    498s] (cpu=0:00:00.3 mem=3092.5M) ***
[11/20 15:52:24    498s] No user-set net weight.
[11/20 15:52:24    498s] Net fanout histogram:
[11/20 15:52:24    498s] 2		: 6733 (79.7%) nets
[11/20 15:52:24    498s] 3		: 1112 (13.2%) nets
[11/20 15:52:24    498s] 4     -	14	: 398 (4.7%) nets
[11/20 15:52:24    498s] 15    -	39	: 143 (1.7%) nets
[11/20 15:52:24    498s] 40    -	79	: 60 (0.7%) nets
[11/20 15:52:24    498s] 80    -	159	: 0 (0.0%) nets
[11/20 15:52:24    498s] 160   -	319	: 0 (0.0%) nets
[11/20 15:52:24    498s] 320   -	639	: 0 (0.0%) nets
[11/20 15:52:24    498s] 640   -	1279	: 0 (0.0%) nets
[11/20 15:52:24    498s] 1280  -	2559	: 2 (0.0%) nets
[11/20 15:52:24    498s] 2560  -	5119	: 0 (0.0%) nets
[11/20 15:52:24    498s] 5120+		: 0 (0.0%) nets
[11/20 15:52:24    498s] no activity file in design. spp won't run.
[11/20 15:52:24    498s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/20 15:52:24    498s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[11/20 15:52:24    498s] Define the scan chains before using this option.
[11/20 15:52:24    498s] Type 'man IMPSP-9042' for more detail.
[11/20 15:52:24    498s] Processing tracks to init pin-track alignment.
[11/20 15:52:24    498s] z: 2, totalTracks: 1
[11/20 15:52:24    498s] z: 4, totalTracks: 1
[11/20 15:52:24    498s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 15:52:24    498s] Cell fpga_top LLGs are deleted
[11/20 15:52:24    498s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:24    498s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:24    498s] # Building fpga_top llgBox search-tree.
[11/20 15:52:24    498s] #std cell=8346 (0 fixed + 8346 movable) #buf cell=43 #inv cell=2093 #block=0 (0 floating + 0 preplaced)
[11/20 15:52:24    498s] #ioInst=48 #net=8448 #term=29143 #term/net=3.45, #fixedIo=49, #floatIo=0, #fixedPin=32, #floatPin=7
[11/20 15:52:24    498s] stdCell: 8346 single + 0 double + 0 multi
[11/20 15:52:24    498s] Total standard cell length = 33.7838 (mm), area = 0.1399 (mm^2)
[11/20 15:52:24    498s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3092.5M, EPOCH TIME: 1732114344.605663
[11/20 15:52:24    498s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:24    498s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:24    498s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3092.5M, EPOCH TIME: 1732114344.605741
[11/20 15:52:24    498s] Max number of tech site patterns supported in site array is 256.
[11/20 15:52:24    498s] **WARN: (IMPSP-362):	Site 'CoreSite' has one std.Cell height, so ignoring its X-symmetry.
[11/20 15:52:24    498s] Type 'man IMPSP-362' for more detail.
[11/20 15:52:24    498s] Core basic site is CoreSite
[11/20 15:52:24    498s] DP-Init: Signature of floorplan is 4d5e65b8e0541500. Signature of routing blockage is 1454ee6c4d1b9975.
[11/20 15:52:24    498s] After signature check, allow fast init is false, keep pre-filter is false.
[11/20 15:52:24    498s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/20 15:52:24    498s] Use non-trimmed site array because memory saving is not enough.
[11/20 15:52:24    498s] SiteArray: non-trimmed site array dimensions = 376 x 3388
[11/20 15:52:24    498s] SiteArray: use 6,737,920 bytes
[11/20 15:52:24    498s] SiteArray: current memory after site array memory allocation 3131.0M
[11/20 15:52:24    498s] SiteArray: FP blocked sites are writable
[11/20 15:52:24    498s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): Create thread pool 0x7f3eeb3915f0.
[11/20 15:52:24    498s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): 0 out of 1 thread pools are available.
[11/20 15:52:24    499s] Estimated cell power/ground rail width = 0.517 um
[11/20 15:52:24    499s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 15:52:24    499s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3259.0M, EPOCH TIME: 1732114344.621324
[11/20 15:52:24    499s] Process 14727 wires and vias for routing blockage analysis
[11/20 15:52:24    499s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.025, REAL:0.006, MEM:3259.0M, EPOCH TIME: 1732114344.627664
[11/20 15:52:24    499s] SiteArray: number of non floorplan blocked sites for llg default is 1273888
[11/20 15:52:24    499s] Atter site array init, number of instance map data is 0.
[11/20 15:52:24    499s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.296, REAL:0.053, MEM:3259.0M, EPOCH TIME: 1732114344.658479
[11/20 15:52:24    499s] 
[11/20 15:52:24    499s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:52:24    499s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.300, REAL:0.057, MEM:3259.0M, EPOCH TIME: 1732114344.662458
[11/20 15:52:24    499s] 
[11/20 15:52:24    499s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:52:24    499s] Average module density = 0.058.
[11/20 15:52:24    499s] Density for the design = 0.058.
[11/20 15:52:24    499s]        = stdcell_area 73443 sites (139865 um^2) / alloc_area 1273888 sites (2425992 um^2).
[11/20 15:52:24    499s] Pin Density = 0.02288.
[11/20 15:52:24    499s]             = total # of pins 29143 / total area 1273888.
[11/20 15:52:24    499s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:3259.0M, EPOCH TIME: 1732114344.669815
[11/20 15:52:24    499s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.007, REAL:0.007, MEM:3259.0M, EPOCH TIME: 1732114344.677300
[11/20 15:52:24    499s] OPERPROF: Starting pre-place ADS at level 1, MEM:3259.0M, EPOCH TIME: 1732114344.678069
[11/20 15:52:24    499s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:3259.0M, EPOCH TIME: 1732114344.691825
[11/20 15:52:24    499s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:3259.0M, EPOCH TIME: 1732114344.691869
[11/20 15:52:24    499s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:3259.0M, EPOCH TIME: 1732114344.691934
[11/20 15:52:24    499s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:3259.0M, EPOCH TIME: 1732114344.691961
[11/20 15:52:24    499s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:3259.0M, EPOCH TIME: 1732114344.691985
[11/20 15:52:24    499s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.002, REAL:0.002, MEM:3259.0M, EPOCH TIME: 1732114344.693701
[11/20 15:52:24    499s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:3259.0M, EPOCH TIME: 1732114344.693740
[11/20 15:52:24    499s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.001, REAL:0.001, MEM:3259.0M, EPOCH TIME: 1732114344.694410
[11/20 15:52:24    499s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.002, REAL:0.002, MEM:3259.0M, EPOCH TIME: 1732114344.694443
[11/20 15:52:24    499s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.003, REAL:0.003, MEM:3259.0M, EPOCH TIME: 1732114344.694753
[11/20 15:52:24    499s] ADSU 0.058 -> 0.058. site 1273888.000 -> 1273888.000. GS 33.120
[11/20 15:52:24    499s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.033, REAL:0.029, MEM:3259.0M, EPOCH TIME: 1732114344.706951
[11/20 15:52:24    499s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:2832.0M, EPOCH TIME: 1732114344.707853
[11/20 15:52:24    499s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:2832.0M, EPOCH TIME: 1732114344.708082
[11/20 15:52:24    499s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:2832.0M, EPOCH TIME: 1732114344.708109
[11/20 15:52:24    499s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.000, MEM:2832.0M, EPOCH TIME: 1732114344.708134
[11/20 15:52:24    499s] Initial padding reaches pin density 0.340 for top
[11/20 15:52:24    499s] InitPadU 0.058 -> 0.085 for top
[11/20 15:52:24    499s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[11/20 15:52:24    499s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:2832.0M, EPOCH TIME: 1732114344.730186
[11/20 15:52:24    499s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:2832.0M, EPOCH TIME: 1732114344.730235
[11/20 15:52:24    499s] OPERPROF: Starting Section-Head-Init at level 1, MEM:2832.0M, EPOCH TIME: 1732114344.730541
[11/20 15:52:24    499s] OPERPROF: Finished Section-Head-Init at level 1, CPU:0.009, REAL:0.009, MEM:2832.0M, EPOCH TIME: 1732114344.739439
[11/20 15:52:24    499s] === lastAutoLevel = 10 
[11/20 15:52:24    499s] OPERPROF: Starting Placement-Init-Net-Weight at level 1, MEM:2832.0M, EPOCH TIME: 1732114344.745632
[11/20 15:52:24    499s] no activity file in design. spp won't run.
[11/20 15:52:24    499s] [spp] 0
[11/20 15:52:24    499s] [adp] 0:1:1:3
[11/20 15:52:25    502s] OPERPROF: Finished Placement-Init-Net-Weight at level 1, CPU:2.746, REAL:1.181, MEM:2992.0M, EPOCH TIME: 1732114345.926967
[11/20 15:52:25    502s] Clock gating cells determined by native netlist tracing.
[11/20 15:52:25    502s] no activity file in design. spp won't run.
[11/20 15:52:25    502s] no activity file in design. spp won't run.
[11/20 15:52:26    503s] OPERPROF: Starting NP-MAIN at level 1, MEM:3000.0M, EPOCH TIME: 1732114346.320832
[11/20 15:52:27    503s] OPERPROF:   Starting NP-Place at level 2, MEM:3193.0M, EPOCH TIME: 1732114347.349095
[11/20 15:52:27    504s] Iteration  1: Total net bbox = 2.103e+05 (1.10e+05 1.00e+05)
[11/20 15:52:27    504s]               Est.  stn bbox = 2.247e+05 (1.17e+05 1.07e+05)
[11/20 15:52:27    504s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 3133.0M
[11/20 15:52:27    504s] Iteration  2: Total net bbox = 2.103e+05 (1.10e+05 1.00e+05)
[11/20 15:52:27    504s]               Est.  stn bbox = 2.247e+05 (1.17e+05 1.07e+05)
[11/20 15:52:27    504s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3133.0M
[11/20 15:52:27    504s] exp_mt_sequential is set from setPlaceMode option to 1
[11/20 15:52:27    504s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=8)
[11/20 15:52:27    504s] place_exp_mt_interval set to default 32
[11/20 15:52:27    504s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/20 15:52:27    505s] Iteration  3: Total net bbox = 1.807e+05 (9.71e+04 8.36e+04)
[11/20 15:52:27    505s]               Est.  stn bbox = 2.273e+05 (1.21e+05 1.06e+05)
[11/20 15:52:27    505s]               cpu = 0:00:01.1 real = 0:00:00.0 mem = 3375.7M
[11/20 15:52:27    505s] Total number of setup views is 1.
[11/20 15:52:27    505s] Total number of active setup views is 1.
[11/20 15:52:27    505s] Active setup views:
[11/20 15:52:27    505s]     VIEW_SETUP
[11/20 15:52:28    506s] Iteration  4: Total net bbox = 1.650e+05 (8.99e+04 7.51e+04)
[11/20 15:52:28    506s]               Est.  stn bbox = 2.053e+05 (1.12e+05 9.37e+04)
[11/20 15:52:28    506s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 3375.7M
[11/20 15:52:28    507s] Iteration  5: Total net bbox = 2.180e+05 (9.24e+04 1.26e+05)
[11/20 15:52:28    507s]               Est.  stn bbox = 2.732e+05 (1.16e+05 1.57e+05)
[11/20 15:52:28    507s]               cpu = 0:00:01.3 real = 0:00:00.0 mem = 3375.7M
[11/20 15:52:28    507s] OPERPROF:   Finished NP-Place at level 2, CPU:3.711, REAL:1.039, MEM:3279.7M, EPOCH TIME: 1732114348.387741
[11/20 15:52:28    507s] OPERPROF: Finished NP-MAIN at level 1, CPU:3.780, REAL:2.074, MEM:3279.7M, EPOCH TIME: 1732114348.395145
[11/20 15:52:28    507s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3279.7M, EPOCH TIME: 1732114348.410682
[11/20 15:52:28    507s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 15:52:28    507s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.002, REAL:0.002, MEM:3279.7M, EPOCH TIME: 1732114348.412839
[11/20 15:52:28    507s] OPERPROF: Starting NP-MAIN at level 1, MEM:3279.7M, EPOCH TIME: 1732114348.413322
[11/20 15:52:28    507s] OPERPROF:   Starting NP-Place at level 2, MEM:3375.7M, EPOCH TIME: 1732114348.447014
[11/20 15:52:28    509s] Iteration  6: Total net bbox = 2.209e+05 (1.09e+05 1.11e+05)
[11/20 15:52:28    509s]               Est.  stn bbox = 3.007e+05 (1.47e+05 1.54e+05)
[11/20 15:52:29    509s]               cpu = 0:00:02.2 real = 0:00:00.0 mem = 3505.7M
[11/20 15:52:29    509s] OPERPROF:   Finished NP-Place at level 2, CPU:2.301, REAL:0.555, MEM:3409.7M, EPOCH TIME: 1732114349.001701
[11/20 15:52:29    509s] OPERPROF: Finished NP-MAIN at level 1, CPU:2.378, REAL:0.598, MEM:3281.7M, EPOCH TIME: 1732114349.011442
[11/20 15:52:29    509s] Iteration  7: Total net bbox = 2.441e+05 (1.23e+05 1.21e+05)
[11/20 15:52:29    509s]               Est.  stn bbox = 3.339e+05 (1.65e+05 1.69e+05)
[11/20 15:52:29    509s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3281.7M
[11/20 15:52:30    513s] 
[11/20 15:52:30    513s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/20 15:52:30    513s] TLC MultiMap info (StdDelay):
[11/20 15:52:30    513s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[11/20 15:52:30    513s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[11/20 15:52:30    513s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[11/20 15:52:30    513s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[11/20 15:52:30    513s]  Setting StdDelay to: 58.5ps
[11/20 15:52:30    513s] 
[11/20 15:52:30    513s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/20 15:52:30    515s] nrCritNet: 5.00% ( 422 / 8448 ) cutoffSlk: -6034.6ps stdDelay: 58.5ps
[11/20 15:52:32    520s] nrCritNet: 1.98% ( 167 / 8448 ) cutoffSlk: -5870.2ps stdDelay: 58.5ps
[11/20 15:52:32    520s] Iteration  8: Total net bbox = 2.487e+05 (1.25e+05 1.23e+05)
[11/20 15:52:32    520s]               Est.  stn bbox = 3.391e+05 (1.67e+05 1.72e+05)
[11/20 15:52:32    520s]               cpu = 0:00:10.4 real = 0:00:03.0 mem = 3249.7M
[11/20 15:52:32    520s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3249.7M, EPOCH TIME: 1732114352.736334
[11/20 15:52:32    520s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 15:52:32    520s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.000, MEM:3249.7M, EPOCH TIME: 1732114352.736828
[11/20 15:52:32    520s] OPERPROF: Starting NP-MAIN at level 1, MEM:3249.7M, EPOCH TIME: 1732114352.737322
[11/20 15:52:32    520s] OPERPROF:   Starting NP-Place at level 2, MEM:3377.7M, EPOCH TIME: 1732114352.773931
[11/20 15:52:33    523s] OPERPROF:   Finished NP-Place at level 2, CPU:2.920, REAL:0.682, MEM:3412.7M, EPOCH TIME: 1732114353.455966
[11/20 15:52:33    523s] OPERPROF: Finished NP-MAIN at level 1, CPU:3.005, REAL:0.727, MEM:3284.7M, EPOCH TIME: 1732114353.464779
[11/20 15:52:33    523s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3284.7M, EPOCH TIME: 1732114353.465243
[11/20 15:52:33    523s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 15:52:33    523s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3284.7M, EPOCH TIME: 1732114353.466082
[11/20 15:52:33    523s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3284.7M, EPOCH TIME: 1732114353.466189
[11/20 15:52:33    523s] Starting Early Global Route rough congestion estimation: mem = 3284.7M
[11/20 15:52:33    523s] (I)      Initializing eGR engine (rough)
[11/20 15:52:33    523s] Set min layer with default ( 2 )
[11/20 15:52:33    523s] Set max layer with default ( 127 )
[11/20 15:52:33    523s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:52:33    523s] Min route layer (adjusted) = 2
[11/20 15:52:33    523s] Max route layer (adjusted) = 5
[11/20 15:52:33    523s] (I)      Initializing eGR engine (rough)
[11/20 15:52:33    523s] Set min layer with default ( 2 )
[11/20 15:52:33    523s] Set max layer with default ( 127 )
[11/20 15:52:33    523s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:52:33    523s] Min route layer (adjusted) = 2
[11/20 15:52:33    523s] Max route layer (adjusted) = 5
[11/20 15:52:33    523s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.14 MB )
[11/20 15:52:33    523s] (I)      Running eGR Rough flow
[11/20 15:52:33    523s] (I)      # wire layers (front) : 6
[11/20 15:52:33    523s] (I)      # wire layers (back)  : 0
[11/20 15:52:33    523s] (I)      min wire layer : 1
[11/20 15:52:33    523s] (I)      max wire layer : 5
[11/20 15:52:33    523s] (I)      # cut layers (front) : 5
[11/20 15:52:33    523s] (I)      # cut layers (back)  : 0
[11/20 15:52:33    523s] (I)      min cut layer : 1
[11/20 15:52:33    523s] (I)      max cut layer : 4
[11/20 15:52:33    523s] (I)      ================================ Layers ================================
[11/20 15:52:33    523s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:52:33    523s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/20 15:52:33    523s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:52:33    523s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/20 15:52:33    523s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/20 15:52:33    523s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 15:52:33    523s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/20 15:52:33    523s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 15:52:33    523s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/20 15:52:33    523s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 15:52:33    523s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/20 15:52:33    523s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 15:52:33    523s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/20 15:52:33    523s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/20 15:52:33    523s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:52:33    523s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/20 15:52:33    523s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/20 15:52:33    523s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:52:33    523s] (I)      Started Import and model ( Curr Mem: 3.14 MB )
[11/20 15:52:33    523s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:52:33    523s] (I)      == Non-default Options ==
[11/20 15:52:33    523s] (I)      Print mode                                         : 2
[11/20 15:52:33    523s] (I)      Stop if highly congested                           : false
[11/20 15:52:33    523s] (I)      Local connection modeling                          : true
[11/20 15:52:33    523s] (I)      Maximum routing layer                              : 5
[11/20 15:52:33    523s] (I)      Top routing layer                                  : 5
[11/20 15:52:33    523s] (I)      Assign partition pins                              : false
[11/20 15:52:33    523s] (I)      Support large GCell                                : true
[11/20 15:52:33    523s] (I)      Number of threads                                  : 8
[11/20 15:52:33    523s] (I)      Number of rows per GCell                           : 12
[11/20 15:52:33    523s] (I)      Max num rows per GCell                             : 32
[11/20 15:52:33    523s] (I)      Route tie net to shape                             : auto
[11/20 15:52:33    523s] (I)      Method to set GCell size                           : row
[11/20 15:52:33    523s] (I)      Tie hi/lo max distance                             : 41.400000
[11/20 15:52:33    523s] (I)      Counted 17053 PG shapes. eGR will not process PG shapes layer by layer.
[11/20 15:52:33    523s] (I)      ============== Pin Summary ==============
[11/20 15:52:33    523s] (I)      +-------+--------+---------+------------+
[11/20 15:52:33    523s] (I)      | Layer | # pins | % total |      Group |
[11/20 15:52:33    523s] (I)      +-------+--------+---------+------------+
[11/20 15:52:33    523s] (I)      |     1 |  28880 |   99.23 |        Pin |
[11/20 15:52:33    523s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/20 15:52:33    523s] (I)      |     3 |    192 |    0.66 | Pin access |
[11/20 15:52:33    523s] (I)      |     4 |      0 |    0.00 |      Other |
[11/20 15:52:33    523s] (I)      |     5 |     32 |    0.11 |      Other |
[11/20 15:52:33    523s] (I)      +-------+--------+---------+------------+
[11/20 15:52:33    523s] (I)      Use row-based GCell size
[11/20 15:52:33    523s] (I)      Use row-based GCell align
[11/20 15:52:33    523s] (I)      layer 0 area = 83000
[11/20 15:52:33    523s] (I)      layer 1 area = 67600
[11/20 15:52:33    523s] (I)      layer 2 area = 240000
[11/20 15:52:33    523s] (I)      layer 3 area = 240000
[11/20 15:52:33    523s] (I)      layer 4 area = 4000000
[11/20 15:52:33    523s] (I)      GCell unit size   : 4140
[11/20 15:52:33    523s] (I)      GCell multiplier  : 12
[11/20 15:52:33    523s] (I)      GCell row height  : 4140
[11/20 15:52:33    523s] (I)      Actual row height : 4140
[11/20 15:52:33    523s] (I)      GCell align ref   : 280000 280000
[11/20 15:52:33    523s] (I)      Track table information for default rule: 
[11/20 15:52:33    523s] (I)      met1 has single uniform track structure
[11/20 15:52:33    523s] (I)      met2 has single uniform track structure
[11/20 15:52:33    523s] (I)      met3 has single uniform track structure
[11/20 15:52:33    523s] (I)      met4 has single uniform track structure
[11/20 15:52:33    523s] (I)      met5 has single uniform track structure
[11/20 15:52:33    523s] (I)      =============== Default via ===============
[11/20 15:52:33    523s] (I)      +---+------------------+------------------+
[11/20 15:52:33    523s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/20 15:52:33    523s] (I)      +---+------------------+------------------+
[11/20 15:52:33    523s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/20 15:52:33    523s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/20 15:52:33    523s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/20 15:52:33    523s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/20 15:52:33    523s] (I)      +---+------------------+------------------+
[11/20 15:52:33    523s] (I)      Read 26534 PG shapes
[11/20 15:52:33    523s] (I)      Read 0 clock shapes
[11/20 15:52:33    523s] (I)      Read 0 other shapes
[11/20 15:52:33    523s] (I)      #Routing Blockages  : 0
[11/20 15:52:33    523s] (I)      #Instance Blockages : 9014
[11/20 15:52:33    523s] (I)      #PG Blockages       : 26534
[11/20 15:52:33    523s] (I)      #Halo Blockages     : 0
[11/20 15:52:33    523s] (I)      #Boundary Blockages : 0
[11/20 15:52:33    523s] (I)      #Clock Blockages    : 0
[11/20 15:52:33    523s] (I)      #Other Blockages    : 0
[11/20 15:52:33    523s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/20 15:52:33    523s] (I)      Custom ignore net properties:
[11/20 15:52:33    523s] (I)      1 : NotLegal
[11/20 15:52:33    523s] (I)      Default ignore net properties:
[11/20 15:52:33    523s] (I)      1 : Special
[11/20 15:52:33    523s] (I)      2 : Analog
[11/20 15:52:33    523s] (I)      3 : Fixed
[11/20 15:52:33    523s] (I)      4 : Skipped
[11/20 15:52:33    523s] (I)      5 : MixedSignal
[11/20 15:52:33    523s] (I)      Prerouted net properties:
[11/20 15:52:33    523s] (I)      1 : NotLegal
[11/20 15:52:33    523s] (I)      2 : Special
[11/20 15:52:33    523s] (I)      3 : Analog
[11/20 15:52:33    523s] (I)      4 : Fixed
[11/20 15:52:33    523s] (I)      5 : Skipped
[11/20 15:52:33    523s] (I)      6 : MixedSignal
[11/20 15:52:33    523s] (I)      Early global route reroute all routable nets
[11/20 15:52:33    523s] (I)      Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/20 15:52:33    523s] (I)      Read 8447 nets ( ignored 0 )
[11/20 15:52:33    523s] (I)        Front-side 8447 ( ignored 0 )
[11/20 15:52:33    523s] (I)        Back-side  0 ( ignored 0 )
[11/20 15:52:33    523s] (I)        Both-side  0 ( ignored 0 )
[11/20 15:52:33    523s] (I)      early_global_route_priority property id does not exist.
[11/20 15:52:33    523s] (I)      Read Num Blocks=35548  Num Prerouted Wires=0  Num CS=0
[11/20 15:52:33    523s] (I)      Layer 1 (V) : #blockages 10781 : #preroutes 0
[11/20 15:52:33    523s] (I)      Layer 2 (H) : #blockages 14546 : #preroutes 0
[11/20 15:52:33    523s] (I)      Layer 3 (V) : #blockages 8333 : #preroutes 0
[11/20 15:52:33    523s] (I)      Layer 4 (H) : #blockages 1888 : #preroutes 0
[11/20 15:52:33    523s] (I)      Number of ignored nets                =      0
[11/20 15:52:33    523s] (I)      Number of connected nets              =      0
[11/20 15:52:33    523s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/20 15:52:33    523s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/20 15:52:33    523s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/20 15:52:33    523s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/20 15:52:33    523s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/20 15:52:33    523s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/20 15:52:33    523s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/20 15:52:33    523s] (I)      There are 2 clock nets ( 0 with NDR ).
[11/20 15:52:33    523s] (I)      Ndr track 0 does not exist
[11/20 15:52:33    523s] (I)      ---------------------Grid Graph Info--------------------
[11/20 15:52:33    523s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/20 15:52:33    523s] (I)      Core area           : (280000, 280000) - (1838665, 1838665)
[11/20 15:52:33    523s] (I)      Site width          :   460  (dbu)
[11/20 15:52:33    523s] (I)      Row height          :  4140  (dbu)
[11/20 15:52:33    523s] (I)      GCell row height    :  4140  (dbu)
[11/20 15:52:33    523s] (I)      GCell width         : 49680  (dbu)
[11/20 15:52:33    523s] (I)      GCell height        : 49680  (dbu)
[11/20 15:52:33    523s] (I)      Grid                :    43    43     5
[11/20 15:52:33    523s] (I)      Layer numbers       :     1     2     3     4     5
[11/20 15:52:33    523s] (I)      Vertical capacity   :     0 49680     0 49680     0
[11/20 15:52:33    523s] (I)      Horizontal capacity :     0     0 49680     0 49680
[11/20 15:52:33    523s] (I)      Default wire width  :   140   140   300   300  1600
[11/20 15:52:33    523s] (I)      Default wire space  :   140   140   300   300  1600
[11/20 15:52:33    523s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/20 15:52:33    523s] (I)      Default pitch size  :   280   460   610   615  3660
[11/20 15:52:33    523s] (I)      First track coord   :   320   320   620   790  1840
[11/20 15:52:33    523s] (I)      Num tracks per GCell: 177.43 108.00 81.44 80.78 13.57
[11/20 15:52:33    523s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/20 15:52:33    523s] (I)      Num of masks        :     1     1     1     1     1
[11/20 15:52:33    523s] (I)      Num of trim masks   :     0     0     0     0     0
[11/20 15:52:33    523s] (I)      --------------------------------------------------------
[11/20 15:52:33    523s] 
[11/20 15:52:33    523s] (I)      ============ Routing rule table ============
[11/20 15:52:33    523s] (I)      Rule id: 0  Nets: 8415
[11/20 15:52:33    523s] (I)      ========================================
[11/20 15:52:33    523s] (I)      
[11/20 15:52:33    523s] (I)      ======== NDR :  =========
[11/20 15:52:33    523s] (I)      +--------------+--------+
[11/20 15:52:33    523s] (I)      |           ID |      0 |
[11/20 15:52:33    523s] (I)      |         Name |        |
[11/20 15:52:33    523s] (I)      |      Default |    yes |
[11/20 15:52:33    523s] (I)      |  Clk Special |     no |
[11/20 15:52:33    523s] (I)      | Hard spacing |     no |
[11/20 15:52:33    523s] (I)      |    NDR track | (none) |
[11/20 15:52:33    523s] (I)      |      NDR via | (none) |
[11/20 15:52:33    523s] (I)      |  Extra space |      0 |
[11/20 15:52:33    523s] (I)      |      Shields |      0 |
[11/20 15:52:33    523s] (I)      |   Demand (H) |      1 |
[11/20 15:52:33    523s] (I)      |   Demand (V) |      1 |
[11/20 15:52:33    523s] (I)      |        #Nets |   8415 |
[11/20 15:52:33    523s] (I)      +--------------+--------+
[11/20 15:52:33    523s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:52:33    523s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/20 15:52:33    523s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:52:33    523s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/20 15:52:33    523s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/20 15:52:33    523s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/20 15:52:33    523s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/20 15:52:33    523s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:52:33    523s] (I)      =============== Blocked Tracks ===============
[11/20 15:52:33    523s] (I)      +-------+---------+----------+---------------+
[11/20 15:52:33    523s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/20 15:52:33    523s] (I)      +-------+---------+----------+---------------+
[11/20 15:52:33    523s] (I)      |     1 |       0 |        0 |         0.00% |
[11/20 15:52:33    523s] (I)      |     2 |  198015 |    72235 |        36.48% |
[11/20 15:52:33    523s] (I)      |     3 |  149296 |    58879 |        39.44% |
[11/20 15:52:33    523s] (I)      |     4 |  148092 |    58472 |        39.48% |
[11/20 15:52:33    523s] (I)      |     5 |   24897 |     9278 |        37.27% |
[11/20 15:52:33    523s] (I)      +-------+---------+----------+---------------+
[11/20 15:52:33    523s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.14 MB )
[11/20 15:52:33    523s] (I)      Reset routing kernel
[11/20 15:52:33    523s] (I)      numLocalWires=32688  numGlobalNetBranches=7795  numLocalNetBranches=8584
[11/20 15:52:33    523s] (I)      totalPins=29071  totalGlobalPin=6077 (20.90%)
[11/20 15:52:33    523s] (I)      total 2D Cap : 357753 = (122212 H, 235541 V)
[11/20 15:52:33    523s] (I)      total 2D Demand : 1092 = (0 H, 1092 V)
[11/20 15:52:33    523s] (I)      
[11/20 15:52:33    523s] (I)      ============  Phase 1a Route ============
[11/20 15:52:33    523s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 12
[11/20 15:52:33    523s] (I)      Usage: 6574 = (3184 H, 3390 V) = (2.61% H, 1.44% V) = (1.582e+05um H, 1.684e+05um V)
[11/20 15:52:33    523s] (I)      
[11/20 15:52:33    523s] (I)      ============  Phase 1b Route ============
[11/20 15:52:33    523s] (I)      Usage: 6574 = (3184 H, 3390 V) = (2.61% H, 1.44% V) = (1.582e+05um H, 1.684e+05um V)
[11/20 15:52:33    523s] (I)      eGR overflow: 0.33% H + 0.00% V
[11/20 15:52:33    523s] 
[11/20 15:52:33    523s] (I)      Updating congestion map
[11/20 15:52:33    523s] (I)      Overflow after Early Global Route 0.25% H + 0.00% V
[11/20 15:52:33    523s] (I)      Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 3.14 MB )
[11/20 15:52:33    523s] Finished Early Global Route rough congestion estimation: mem = 3248.7M
[11/20 15:52:33    523s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.085, REAL:0.074, MEM:3248.7M, EPOCH TIME: 1732114353.539728
[11/20 15:52:33    523s] earlyGlobalRoute rough estimation gcell size 12 row height
[11/20 15:52:33    523s] OPERPROF: Starting CDPad at level 1, MEM:3248.7M, EPOCH TIME: 1732114353.539893
[11/20 15:52:33    523s] CDPadU 0.085 -> 0.085. R=0.058, N=8346, GS=49.680
[11/20 15:52:33    523s] OPERPROF: Finished CDPad at level 1, CPU:0.097, REAL:0.027, MEM:3248.7M, EPOCH TIME: 1732114353.567220
[11/20 15:52:33    523s] OPERPROF: Starting NP-MAIN at level 1, MEM:3248.7M, EPOCH TIME: 1732114353.567792
[11/20 15:52:33    523s] OPERPROF:   Starting NP-Place at level 2, MEM:3350.1M, EPOCH TIME: 1732114353.602163
[11/20 15:52:33    523s] OPERPROF:   Finished NP-Place at level 2, CPU:0.150, REAL:0.036, MEM:3378.4M, EPOCH TIME: 1732114353.638647
[11/20 15:52:33    523s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.233, REAL:0.081, MEM:3282.4M, EPOCH TIME: 1732114353.649114
[11/20 15:52:33    523s] Global placement CDP skipped at cutLevel 9.
[11/20 15:52:33    523s] Iteration  9: Total net bbox = 2.525e+05 (1.32e+05 1.20e+05)
[11/20 15:52:33    523s]               Est.  stn bbox = 3.501e+05 (1.79e+05 1.71e+05)
[11/20 15:52:33    523s]               cpu = 0:00:03.4 real = 0:00:01.0 mem = 3282.4M
[11/20 15:52:35    529s] nrCritNet: 5.00% ( 422 / 8448 ) cutoffSlk: -5731.6ps stdDelay: 58.5ps
[11/20 15:52:37    534s] nrCritNet: 1.99% ( 168 / 8448 ) cutoffSlk: -5621.0ps stdDelay: 58.5ps
[11/20 15:52:37    534s] Iteration 10: Total net bbox = 2.556e+05 (1.34e+05 1.22e+05)
[11/20 15:52:37    534s]               Est.  stn bbox = 3.534e+05 (1.81e+05 1.73e+05)
[11/20 15:52:37    534s]               cpu = 0:00:10.4 real = 0:00:04.0 mem = 3250.4M
[11/20 15:52:37    534s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3250.4M, EPOCH TIME: 1732114357.349147
[11/20 15:52:37    534s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 15:52:37    534s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3250.4M, EPOCH TIME: 1732114357.349649
[11/20 15:52:37    534s] OPERPROF: Starting NP-MAIN at level 1, MEM:3250.4M, EPOCH TIME: 1732114357.350135
[11/20 15:52:37    534s] OPERPROF:   Starting NP-Place at level 2, MEM:3378.4M, EPOCH TIME: 1732114357.385018
[11/20 15:52:37    536s] OPERPROF:   Finished NP-Place at level 2, CPU:2.083, REAL:0.496, MEM:3415.5M, EPOCH TIME: 1732114357.881208
[11/20 15:52:37    536s] OPERPROF: Finished NP-MAIN at level 1, CPU:2.158, REAL:0.540, MEM:3287.5M, EPOCH TIME: 1732114357.889799
[11/20 15:52:37    536s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3287.5M, EPOCH TIME: 1732114357.890343
[11/20 15:52:37    536s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 15:52:37    536s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3287.5M, EPOCH TIME: 1732114357.890974
[11/20 15:52:37    536s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3287.5M, EPOCH TIME: 1732114357.891077
[11/20 15:52:37    536s] Starting Early Global Route rough congestion estimation: mem = 3287.5M
[11/20 15:52:37    536s] (I)      Initializing eGR engine (rough)
[11/20 15:52:37    536s] Set min layer with default ( 2 )
[11/20 15:52:37    536s] Set max layer with default ( 127 )
[11/20 15:52:37    536s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:52:37    536s] Min route layer (adjusted) = 2
[11/20 15:52:37    536s] Max route layer (adjusted) = 5
[11/20 15:52:37    536s] (I)      Initializing eGR engine (rough)
[11/20 15:52:37    536s] Set min layer with default ( 2 )
[11/20 15:52:37    536s] Set max layer with default ( 127 )
[11/20 15:52:37    536s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:52:37    536s] Min route layer (adjusted) = 2
[11/20 15:52:37    536s] Max route layer (adjusted) = 5
[11/20 15:52:37    536s] (I)      Started Early Global Route kernel ( Curr Mem: 3.15 MB )
[11/20 15:52:37    536s] (I)      Running eGR Rough flow
[11/20 15:52:37    536s] (I)      # wire layers (front) : 6
[11/20 15:52:37    536s] (I)      # wire layers (back)  : 0
[11/20 15:52:37    536s] (I)      min wire layer : 1
[11/20 15:52:37    536s] (I)      max wire layer : 5
[11/20 15:52:37    536s] (I)      # cut layers (front) : 5
[11/20 15:52:37    536s] (I)      # cut layers (back)  : 0
[11/20 15:52:37    536s] (I)      min cut layer : 1
[11/20 15:52:37    536s] (I)      max cut layer : 4
[11/20 15:52:37    536s] (I)      ================================ Layers ================================
[11/20 15:52:37    536s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:52:37    536s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/20 15:52:37    536s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:52:37    536s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/20 15:52:37    536s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/20 15:52:37    536s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 15:52:37    536s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/20 15:52:37    536s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 15:52:37    536s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/20 15:52:37    536s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 15:52:37    536s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/20 15:52:37    536s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 15:52:37    536s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/20 15:52:37    536s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/20 15:52:37    536s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:52:37    536s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/20 15:52:37    536s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/20 15:52:37    536s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:52:37    536s] (I)      Started Import and model ( Curr Mem: 3.15 MB )
[11/20 15:52:37    536s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:52:37    536s] (I)      == Non-default Options ==
[11/20 15:52:37    536s] (I)      Print mode                                         : 2
[11/20 15:52:37    536s] (I)      Stop if highly congested                           : false
[11/20 15:52:37    536s] (I)      Local connection modeling                          : true
[11/20 15:52:37    536s] (I)      Maximum routing layer                              : 5
[11/20 15:52:37    536s] (I)      Top routing layer                                  : 5
[11/20 15:52:37    536s] (I)      Assign partition pins                              : false
[11/20 15:52:37    536s] (I)      Support large GCell                                : true
[11/20 15:52:37    536s] (I)      Number of threads                                  : 8
[11/20 15:52:37    536s] (I)      Number of rows per GCell                           : 6
[11/20 15:52:37    536s] (I)      Max num rows per GCell                             : 32
[11/20 15:52:37    536s] (I)      Route tie net to shape                             : auto
[11/20 15:52:37    536s] (I)      Method to set GCell size                           : row
[11/20 15:52:37    536s] (I)      Tie hi/lo max distance                             : 41.400000
[11/20 15:52:37    536s] (I)      Counted 17053 PG shapes. eGR will not process PG shapes layer by layer.
[11/20 15:52:37    536s] (I)      ============== Pin Summary ==============
[11/20 15:52:37    536s] (I)      +-------+--------+---------+------------+
[11/20 15:52:37    536s] (I)      | Layer | # pins | % total |      Group |
[11/20 15:52:37    536s] (I)      +-------+--------+---------+------------+
[11/20 15:52:37    536s] (I)      |     1 |  28880 |   99.23 |        Pin |
[11/20 15:52:37    536s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/20 15:52:37    536s] (I)      |     3 |    192 |    0.66 | Pin access |
[11/20 15:52:37    536s] (I)      |     4 |      0 |    0.00 |      Other |
[11/20 15:52:37    536s] (I)      |     5 |     32 |    0.11 |      Other |
[11/20 15:52:37    536s] (I)      +-------+--------+---------+------------+
[11/20 15:52:37    536s] (I)      Use row-based GCell size
[11/20 15:52:37    536s] (I)      Use row-based GCell align
[11/20 15:52:37    536s] (I)      layer 0 area = 83000
[11/20 15:52:37    536s] (I)      layer 1 area = 67600
[11/20 15:52:37    536s] (I)      layer 2 area = 240000
[11/20 15:52:37    536s] (I)      layer 3 area = 240000
[11/20 15:52:37    536s] (I)      layer 4 area = 4000000
[11/20 15:52:37    536s] (I)      GCell unit size   : 4140
[11/20 15:52:37    536s] (I)      GCell multiplier  : 6
[11/20 15:52:37    536s] (I)      GCell row height  : 4140
[11/20 15:52:37    536s] (I)      Actual row height : 4140
[11/20 15:52:37    536s] (I)      GCell align ref   : 280000 280000
[11/20 15:52:37    536s] (I)      Track table information for default rule: 
[11/20 15:52:37    536s] (I)      met1 has single uniform track structure
[11/20 15:52:37    536s] (I)      met2 has single uniform track structure
[11/20 15:52:37    536s] (I)      met3 has single uniform track structure
[11/20 15:52:37    536s] (I)      met4 has single uniform track structure
[11/20 15:52:37    536s] (I)      met5 has single uniform track structure
[11/20 15:52:37    536s] (I)      =============== Default via ===============
[11/20 15:52:37    536s] (I)      +---+------------------+------------------+
[11/20 15:52:37    536s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/20 15:52:37    536s] (I)      +---+------------------+------------------+
[11/20 15:52:37    536s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/20 15:52:37    536s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/20 15:52:37    536s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/20 15:52:37    536s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/20 15:52:37    536s] (I)      +---+------------------+------------------+
[11/20 15:52:37    536s] (I)      Read 26534 PG shapes
[11/20 15:52:37    536s] (I)      Read 0 clock shapes
[11/20 15:52:37    536s] (I)      Read 0 other shapes
[11/20 15:52:37    536s] (I)      #Routing Blockages  : 0
[11/20 15:52:37    536s] (I)      #Instance Blockages : 9014
[11/20 15:52:37    536s] (I)      #PG Blockages       : 26534
[11/20 15:52:37    536s] (I)      #Halo Blockages     : 0
[11/20 15:52:37    536s] (I)      #Boundary Blockages : 0
[11/20 15:52:37    536s] (I)      #Clock Blockages    : 0
[11/20 15:52:37    536s] (I)      #Other Blockages    : 0
[11/20 15:52:37    536s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/20 15:52:37    536s] (I)      Custom ignore net properties:
[11/20 15:52:37    536s] (I)      1 : NotLegal
[11/20 15:52:37    536s] (I)      Default ignore net properties:
[11/20 15:52:37    536s] (I)      1 : Special
[11/20 15:52:37    536s] (I)      2 : Analog
[11/20 15:52:37    536s] (I)      3 : Fixed
[11/20 15:52:37    536s] (I)      4 : Skipped
[11/20 15:52:37    536s] (I)      5 : MixedSignal
[11/20 15:52:37    536s] (I)      Prerouted net properties:
[11/20 15:52:37    536s] (I)      1 : NotLegal
[11/20 15:52:37    536s] (I)      2 : Special
[11/20 15:52:37    536s] (I)      3 : Analog
[11/20 15:52:37    536s] (I)      4 : Fixed
[11/20 15:52:37    536s] (I)      5 : Skipped
[11/20 15:52:37    536s] (I)      6 : MixedSignal
[11/20 15:52:37    536s] (I)      Early global route reroute all routable nets
[11/20 15:52:37    536s] (I)      Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/20 15:52:37    536s] (I)      Read 8447 nets ( ignored 0 )
[11/20 15:52:37    536s] (I)        Front-side 8447 ( ignored 0 )
[11/20 15:52:37    536s] (I)        Back-side  0 ( ignored 0 )
[11/20 15:52:37    536s] (I)        Both-side  0 ( ignored 0 )
[11/20 15:52:37    536s] (I)      early_global_route_priority property id does not exist.
[11/20 15:52:37    536s] (I)      Read Num Blocks=35548  Num Prerouted Wires=0  Num CS=0
[11/20 15:52:37    536s] (I)      Layer 1 (V) : #blockages 10781 : #preroutes 0
[11/20 15:52:37    536s] (I)      Layer 2 (H) : #blockages 14546 : #preroutes 0
[11/20 15:52:37    536s] (I)      Layer 3 (V) : #blockages 8333 : #preroutes 0
[11/20 15:52:37    536s] (I)      Layer 4 (H) : #blockages 1888 : #preroutes 0
[11/20 15:52:37    536s] (I)      Number of ignored nets                =      0
[11/20 15:52:37    536s] (I)      Number of connected nets              =      0
[11/20 15:52:37    536s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/20 15:52:37    536s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/20 15:52:37    536s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/20 15:52:37    536s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/20 15:52:37    536s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/20 15:52:37    536s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/20 15:52:37    536s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/20 15:52:37    536s] (I)      There are 2 clock nets ( 0 with NDR ).
[11/20 15:52:37    536s] (I)      Ndr track 0 does not exist
[11/20 15:52:37    536s] (I)      ---------------------Grid Graph Info--------------------
[11/20 15:52:37    536s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/20 15:52:37    536s] (I)      Core area           : (280000, 280000) - (1838665, 1838665)
[11/20 15:52:37    536s] (I)      Site width          :   460  (dbu)
[11/20 15:52:37    536s] (I)      Row height          :  4140  (dbu)
[11/20 15:52:37    536s] (I)      GCell row height    :  4140  (dbu)
[11/20 15:52:37    536s] (I)      GCell width         : 24840  (dbu)
[11/20 15:52:37    536s] (I)      GCell height        : 24840  (dbu)
[11/20 15:52:37    536s] (I)      Grid                :    86    86     5
[11/20 15:52:37    536s] (I)      Layer numbers       :     1     2     3     4     5
[11/20 15:52:37    536s] (I)      Vertical capacity   :     0 24840     0 24840     0
[11/20 15:52:37    536s] (I)      Horizontal capacity :     0     0 24840     0 24840
[11/20 15:52:37    536s] (I)      Default wire width  :   140   140   300   300  1600
[11/20 15:52:37    536s] (I)      Default wire space  :   140   140   300   300  1600
[11/20 15:52:37    536s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/20 15:52:37    536s] (I)      Default pitch size  :   280   460   610   615  3660
[11/20 15:52:37    536s] (I)      First track coord   :   320   320   620   790  1840
[11/20 15:52:37    536s] (I)      Num tracks per GCell: 88.71 54.00 40.72 40.39  6.79
[11/20 15:52:37    536s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/20 15:52:37    536s] (I)      Num of masks        :     1     1     1     1     1
[11/20 15:52:37    536s] (I)      Num of trim masks   :     0     0     0     0     0
[11/20 15:52:37    536s] (I)      --------------------------------------------------------
[11/20 15:52:37    536s] 
[11/20 15:52:37    536s] (I)      ============ Routing rule table ============
[11/20 15:52:37    536s] (I)      Rule id: 0  Nets: 8415
[11/20 15:52:37    536s] (I)      ========================================
[11/20 15:52:37    536s] (I)      
[11/20 15:52:37    536s] (I)      ======== NDR :  =========
[11/20 15:52:37    536s] (I)      +--------------+--------+
[11/20 15:52:37    536s] (I)      |           ID |      0 |
[11/20 15:52:37    536s] (I)      |         Name |        |
[11/20 15:52:37    536s] (I)      |      Default |    yes |
[11/20 15:52:37    536s] (I)      |  Clk Special |     no |
[11/20 15:52:37    536s] (I)      | Hard spacing |     no |
[11/20 15:52:37    536s] (I)      |    NDR track | (none) |
[11/20 15:52:37    536s] (I)      |      NDR via | (none) |
[11/20 15:52:37    536s] (I)      |  Extra space |      0 |
[11/20 15:52:37    536s] (I)      |      Shields |      0 |
[11/20 15:52:37    536s] (I)      |   Demand (H) |      1 |
[11/20 15:52:37    536s] (I)      |   Demand (V) |      1 |
[11/20 15:52:37    536s] (I)      |        #Nets |   8415 |
[11/20 15:52:37    536s] (I)      +--------------+--------+
[11/20 15:52:37    536s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:52:37    536s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/20 15:52:37    536s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:52:37    536s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/20 15:52:37    536s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/20 15:52:37    536s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/20 15:52:37    536s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/20 15:52:37    536s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:52:37    536s] (I)      =============== Blocked Tracks ===============
[11/20 15:52:37    536s] (I)      +-------+---------+----------+---------------+
[11/20 15:52:37    536s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/20 15:52:37    536s] (I)      +-------+---------+----------+---------------+
[11/20 15:52:37    536s] (I)      |     1 |       0 |        0 |         0.00% |
[11/20 15:52:37    536s] (I)      |     2 |  396030 |   137075 |        34.61% |
[11/20 15:52:37    536s] (I)      |     3 |  298592 |   101690 |        34.06% |
[11/20 15:52:37    536s] (I)      |     4 |  296184 |   114190 |        38.55% |
[11/20 15:52:37    536s] (I)      |     5 |   49794 |    17721 |        35.59% |
[11/20 15:52:37    536s] (I)      +-------+---------+----------+---------------+
[11/20 15:52:37    536s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 3.15 MB )
[11/20 15:52:37    536s] (I)      Reset routing kernel
[11/20 15:52:37    536s] (I)      numLocalWires=26061  numGlobalNetBranches=6956  numLocalNetBranches=6085
[11/20 15:52:37    536s] (I)      totalPins=29071  totalGlobalPin=10696 (36.79%)
[11/20 15:52:37    536s] (I)      total 2D Cap : 721737 = (246329 H, 475408 V)
[11/20 15:52:37    536s] (I)      total 2D Demand : 1859 = (0 H, 1859 V)
[11/20 15:52:37    536s] (I)      
[11/20 15:52:37    536s] (I)      ============  Phase 1a Route ============
[11/20 15:52:37    536s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 22
[11/20 15:52:37    536s] (I)      Usage: 14103 = (6996 H, 7107 V) = (2.84% H, 1.49% V) = (1.738e+05um H, 1.765e+05um V)
[11/20 15:52:37    536s] (I)      
[11/20 15:52:37    536s] (I)      ============  Phase 1b Route ============
[11/20 15:52:37    536s] (I)      Usage: 14104 = (6996 H, 7108 V) = (2.84% H, 1.50% V) = (1.738e+05um H, 1.766e+05um V)
[11/20 15:52:37    536s] (I)      eGR overflow: 0.26% H + 0.00% V
[11/20 15:52:37    536s] 
[11/20 15:52:37    536s] (I)      Updating congestion map
[11/20 15:52:37    536s] (I)      Overflow after Early Global Route 0.10% H + 0.00% V
[11/20 15:52:37    536s] (I)      Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 3.15 MB )
[11/20 15:52:37    536s] Finished Early Global Route rough congestion estimation: mem = 3260.9M
[11/20 15:52:37    536s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.089, REAL:0.076, MEM:3260.9M, EPOCH TIME: 1732114357.966800
[11/20 15:52:37    536s] earlyGlobalRoute rough estimation gcell size 6 row height
[11/20 15:52:37    536s] OPERPROF: Starting CDPad at level 1, MEM:3260.9M, EPOCH TIME: 1732114357.966958
[11/20 15:52:37    536s] CDPadU 0.085 -> 0.085. R=0.058, N=8346, GS=24.840
[11/20 15:52:37    536s] OPERPROF: Finished CDPad at level 1, CPU:0.090, REAL:0.025, MEM:3260.9M, EPOCH TIME: 1732114357.992052
[11/20 15:52:37    536s] OPERPROF: Starting NP-MAIN at level 1, MEM:3260.9M, EPOCH TIME: 1732114357.992635
[11/20 15:52:38    536s] OPERPROF:   Starting NP-Place at level 2, MEM:3361.1M, EPOCH TIME: 1732114358.028523
[11/20 15:52:38    536s] OPERPROF:   Finished NP-Place at level 2, CPU:0.153, REAL:0.036, MEM:3385.6M, EPOCH TIME: 1732114358.064996
[11/20 15:52:38    536s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.243, REAL:0.083, MEM:3289.6M, EPOCH TIME: 1732114358.075587
[11/20 15:52:38    536s] Global placement CDP skipped at cutLevel 11.
[11/20 15:52:38    536s] Iteration 11: Total net bbox = 2.696e+05 (1.44e+05 1.26e+05)
[11/20 15:52:38    536s]               Est.  stn bbox = 3.713e+05 (1.95e+05 1.77e+05)
[11/20 15:52:38    536s]               cpu = 0:00:02.6 real = 0:00:01.0 mem = 3289.6M
[11/20 15:52:39    542s] nrCritNet: 5.00% ( 422 / 8448 ) cutoffSlk: -5579.2ps stdDelay: 58.5ps
[11/20 15:52:41    547s] nrCritNet: 1.98% ( 167 / 8448 ) cutoffSlk: -5547.6ps stdDelay: 58.5ps
[11/20 15:52:41    547s] Iteration 12: Total net bbox = 2.740e+05 (1.46e+05 1.28e+05)
[11/20 15:52:41    547s]               Est.  stn bbox = 3.763e+05 (1.97e+05 1.79e+05)
[11/20 15:52:41    547s]               cpu = 0:00:10.3 real = 0:00:03.0 mem = 3257.6M
[11/20 15:52:41    547s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3257.6M, EPOCH TIME: 1732114361.749813
[11/20 15:52:41    547s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 15:52:41    547s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.000, MEM:3257.6M, EPOCH TIME: 1732114361.750299
[11/20 15:52:41    547s] OPERPROF: Starting NP-MAIN at level 1, MEM:3257.6M, EPOCH TIME: 1732114361.750804
[11/20 15:52:41    547s] OPERPROF:   Starting NP-Place at level 2, MEM:3385.6M, EPOCH TIME: 1732114361.787553
[11/20 15:52:42    550s] OPERPROF:   Finished NP-Place at level 2, CPU:3.496, REAL:0.749, MEM:3424.6M, EPOCH TIME: 1732114362.536702
[11/20 15:52:42    550s] OPERPROF: Finished NP-MAIN at level 1, CPU:3.578, REAL:0.795, MEM:3296.6M, EPOCH TIME: 1732114362.545809
[11/20 15:52:42    550s] Legalizing MH Cells... 0 / 0 (level 7)
[11/20 15:52:42    550s] MH packer: No MH instances from GP
[11/20 15:52:42    550s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3296.6M, DRC: 0)
[11/20 15:52:42    550s] 0 (out of 0) MH cells were successfully legalized.
[11/20 15:52:42    550s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3296.6M, EPOCH TIME: 1732114362.546862
[11/20 15:52:42    550s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 15:52:42    550s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3296.6M, EPOCH TIME: 1732114362.547701
[11/20 15:52:42    550s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3296.6M, EPOCH TIME: 1732114362.547806
[11/20 15:52:42    550s] Starting Early Global Route rough congestion estimation: mem = 3296.6M
[11/20 15:52:42    550s] (I)      Initializing eGR engine (rough)
[11/20 15:52:42    550s] Set min layer with default ( 2 )
[11/20 15:52:42    550s] Set max layer with default ( 127 )
[11/20 15:52:42    550s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:52:42    550s] Min route layer (adjusted) = 2
[11/20 15:52:42    550s] Max route layer (adjusted) = 5
[11/20 15:52:42    550s] (I)      Initializing eGR engine (rough)
[11/20 15:52:42    550s] Set min layer with default ( 2 )
[11/20 15:52:42    550s] Set max layer with default ( 127 )
[11/20 15:52:42    550s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:52:42    550s] Min route layer (adjusted) = 2
[11/20 15:52:42    550s] Max route layer (adjusted) = 5
[11/20 15:52:42    550s] (I)      Started Early Global Route kernel ( Curr Mem: 3.15 MB )
[11/20 15:52:42    550s] (I)      Running eGR Rough flow
[11/20 15:52:42    550s] (I)      # wire layers (front) : 6
[11/20 15:52:42    550s] (I)      # wire layers (back)  : 0
[11/20 15:52:42    550s] (I)      min wire layer : 1
[11/20 15:52:42    550s] (I)      max wire layer : 5
[11/20 15:52:42    550s] (I)      # cut layers (front) : 5
[11/20 15:52:42    550s] (I)      # cut layers (back)  : 0
[11/20 15:52:42    550s] (I)      min cut layer : 1
[11/20 15:52:42    550s] (I)      max cut layer : 4
[11/20 15:52:42    550s] (I)      ================================ Layers ================================
[11/20 15:52:42    550s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:52:42    550s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/20 15:52:42    550s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:52:42    550s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/20 15:52:42    550s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/20 15:52:42    550s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 15:52:42    550s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/20 15:52:42    550s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 15:52:42    550s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/20 15:52:42    550s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 15:52:42    550s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/20 15:52:42    550s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 15:52:42    550s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/20 15:52:42    550s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/20 15:52:42    550s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:52:42    550s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/20 15:52:42    550s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/20 15:52:42    550s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:52:42    550s] (I)      Started Import and model ( Curr Mem: 3.15 MB )
[11/20 15:52:42    550s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:52:42    550s] (I)      == Non-default Options ==
[11/20 15:52:42    550s] (I)      Print mode                                         : 2
[11/20 15:52:42    550s] (I)      Stop if highly congested                           : false
[11/20 15:52:42    550s] (I)      Local connection modeling                          : true
[11/20 15:52:42    550s] (I)      Maximum routing layer                              : 5
[11/20 15:52:42    550s] (I)      Top routing layer                                  : 5
[11/20 15:52:42    550s] (I)      Assign partition pins                              : false
[11/20 15:52:42    550s] (I)      Support large GCell                                : true
[11/20 15:52:42    550s] (I)      Number of threads                                  : 8
[11/20 15:52:42    550s] (I)      Number of rows per GCell                           : 3
[11/20 15:52:42    550s] (I)      Max num rows per GCell                             : 32
[11/20 15:52:42    550s] (I)      Route tie net to shape                             : auto
[11/20 15:52:42    550s] (I)      Method to set GCell size                           : row
[11/20 15:52:42    550s] (I)      Tie hi/lo max distance                             : 41.400000
[11/20 15:52:42    550s] (I)      Counted 17053 PG shapes. eGR will not process PG shapes layer by layer.
[11/20 15:52:42    550s] (I)      ============== Pin Summary ==============
[11/20 15:52:42    550s] (I)      +-------+--------+---------+------------+
[11/20 15:52:42    550s] (I)      | Layer | # pins | % total |      Group |
[11/20 15:52:42    550s] (I)      +-------+--------+---------+------------+
[11/20 15:52:42    550s] (I)      |     1 |  28880 |   99.23 |        Pin |
[11/20 15:52:42    550s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/20 15:52:42    550s] (I)      |     3 |    192 |    0.66 | Pin access |
[11/20 15:52:42    550s] (I)      |     4 |      0 |    0.00 |      Other |
[11/20 15:52:42    550s] (I)      |     5 |     32 |    0.11 |      Other |
[11/20 15:52:42    550s] (I)      +-------+--------+---------+------------+
[11/20 15:52:42    550s] (I)      Use row-based GCell size
[11/20 15:52:42    550s] (I)      Use row-based GCell align
[11/20 15:52:42    550s] (I)      layer 0 area = 83000
[11/20 15:52:42    550s] (I)      layer 1 area = 67600
[11/20 15:52:42    550s] (I)      layer 2 area = 240000
[11/20 15:52:42    550s] (I)      layer 3 area = 240000
[11/20 15:52:42    550s] (I)      layer 4 area = 4000000
[11/20 15:52:42    550s] (I)      GCell unit size   : 4140
[11/20 15:52:42    550s] (I)      GCell multiplier  : 3
[11/20 15:52:42    550s] (I)      GCell row height  : 4140
[11/20 15:52:42    550s] (I)      Actual row height : 4140
[11/20 15:52:42    550s] (I)      GCell align ref   : 280000 280000
[11/20 15:52:42    550s] (I)      Track table information for default rule: 
[11/20 15:52:42    550s] (I)      met1 has single uniform track structure
[11/20 15:52:42    550s] (I)      met2 has single uniform track structure
[11/20 15:52:42    550s] (I)      met3 has single uniform track structure
[11/20 15:52:42    550s] (I)      met4 has single uniform track structure
[11/20 15:52:42    550s] (I)      met5 has single uniform track structure
[11/20 15:52:42    550s] (I)      =============== Default via ===============
[11/20 15:52:42    550s] (I)      +---+------------------+------------------+
[11/20 15:52:42    550s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/20 15:52:42    550s] (I)      +---+------------------+------------------+
[11/20 15:52:42    550s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/20 15:52:42    550s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/20 15:52:42    550s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/20 15:52:42    550s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/20 15:52:42    550s] (I)      +---+------------------+------------------+
[11/20 15:52:42    550s] (I)      Read 26534 PG shapes
[11/20 15:52:42    550s] (I)      Read 0 clock shapes
[11/20 15:52:42    550s] (I)      Read 0 other shapes
[11/20 15:52:42    550s] (I)      #Routing Blockages  : 0
[11/20 15:52:42    550s] (I)      #Instance Blockages : 9014
[11/20 15:52:42    550s] (I)      #PG Blockages       : 26534
[11/20 15:52:42    550s] (I)      #Halo Blockages     : 0
[11/20 15:52:42    550s] (I)      #Boundary Blockages : 0
[11/20 15:52:42    550s] (I)      #Clock Blockages    : 0
[11/20 15:52:42    550s] (I)      #Other Blockages    : 0
[11/20 15:52:42    550s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/20 15:52:42    550s] (I)      Custom ignore net properties:
[11/20 15:52:42    550s] (I)      1 : NotLegal
[11/20 15:52:42    550s] (I)      Default ignore net properties:
[11/20 15:52:42    550s] (I)      1 : Special
[11/20 15:52:42    550s] (I)      2 : Analog
[11/20 15:52:42    550s] (I)      3 : Fixed
[11/20 15:52:42    550s] (I)      4 : Skipped
[11/20 15:52:42    550s] (I)      5 : MixedSignal
[11/20 15:52:42    550s] (I)      Prerouted net properties:
[11/20 15:52:42    550s] (I)      1 : NotLegal
[11/20 15:52:42    550s] (I)      2 : Special
[11/20 15:52:42    550s] (I)      3 : Analog
[11/20 15:52:42    550s] (I)      4 : Fixed
[11/20 15:52:42    550s] (I)      5 : Skipped
[11/20 15:52:42    550s] (I)      6 : MixedSignal
[11/20 15:52:42    550s] (I)      Early global route reroute all routable nets
[11/20 15:52:42    550s] (I)      Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/20 15:52:42    550s] (I)      Read 8447 nets ( ignored 0 )
[11/20 15:52:42    550s] (I)        Front-side 8447 ( ignored 0 )
[11/20 15:52:42    550s] (I)        Back-side  0 ( ignored 0 )
[11/20 15:52:42    550s] (I)        Both-side  0 ( ignored 0 )
[11/20 15:52:42    550s] (I)      early_global_route_priority property id does not exist.
[11/20 15:52:42    550s] (I)      Read Num Blocks=35548  Num Prerouted Wires=0  Num CS=0
[11/20 15:52:42    550s] (I)      Layer 1 (V) : #blockages 10781 : #preroutes 0
[11/20 15:52:42    550s] (I)      Layer 2 (H) : #blockages 14546 : #preroutes 0
[11/20 15:52:42    550s] (I)      Layer 3 (V) : #blockages 8333 : #preroutes 0
[11/20 15:52:42    550s] (I)      Layer 4 (H) : #blockages 1888 : #preroutes 0
[11/20 15:52:42    550s] (I)      Number of ignored nets                =      0
[11/20 15:52:42    550s] (I)      Number of connected nets              =      0
[11/20 15:52:42    550s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/20 15:52:42    550s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/20 15:52:42    550s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/20 15:52:42    550s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/20 15:52:42    550s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/20 15:52:42    550s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/20 15:52:42    550s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/20 15:52:42    550s] (I)      There are 2 clock nets ( 0 with NDR ).
[11/20 15:52:42    550s] (I)      Ndr track 0 does not exist
[11/20 15:52:42    550s] (I)      ---------------------Grid Graph Info--------------------
[11/20 15:52:42    550s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/20 15:52:42    550s] (I)      Core area           : (280000, 280000) - (1838665, 1838665)
[11/20 15:52:42    550s] (I)      Site width          :   460  (dbu)
[11/20 15:52:42    550s] (I)      Row height          :  4140  (dbu)
[11/20 15:52:42    550s] (I)      GCell row height    :  4140  (dbu)
[11/20 15:52:42    550s] (I)      GCell width         : 12420  (dbu)
[11/20 15:52:42    550s] (I)      GCell height        : 12420  (dbu)
[11/20 15:52:42    550s] (I)      Grid                :   171   171     5
[11/20 15:52:42    550s] (I)      Layer numbers       :     1     2     3     4     5
[11/20 15:52:42    550s] (I)      Vertical capacity   :     0 12420     0 12420     0
[11/20 15:52:42    550s] (I)      Horizontal capacity :     0     0 12420     0 12420
[11/20 15:52:42    550s] (I)      Default wire width  :   140   140   300   300  1600
[11/20 15:52:42    550s] (I)      Default wire space  :   140   140   300   300  1600
[11/20 15:52:42    550s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/20 15:52:42    550s] (I)      Default pitch size  :   280   460   610   615  3660
[11/20 15:52:42    550s] (I)      First track coord   :   320   320   620   790  1840
[11/20 15:52:42    550s] (I)      Num tracks per GCell: 44.36 27.00 20.36 20.20  3.39
[11/20 15:52:42    550s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/20 15:52:42    550s] (I)      Num of masks        :     1     1     1     1     1
[11/20 15:52:42    550s] (I)      Num of trim masks   :     0     0     0     0     0
[11/20 15:52:42    550s] (I)      --------------------------------------------------------
[11/20 15:52:42    550s] 
[11/20 15:52:42    550s] (I)      ============ Routing rule table ============
[11/20 15:52:42    550s] (I)      Rule id: 0  Nets: 8415
[11/20 15:52:42    550s] (I)      ========================================
[11/20 15:52:42    550s] (I)      
[11/20 15:52:42    550s] (I)      ======== NDR :  =========
[11/20 15:52:42    550s] (I)      +--------------+--------+
[11/20 15:52:42    550s] (I)      |           ID |      0 |
[11/20 15:52:42    550s] (I)      |         Name |        |
[11/20 15:52:42    550s] (I)      |      Default |    yes |
[11/20 15:52:42    550s] (I)      |  Clk Special |     no |
[11/20 15:52:42    550s] (I)      | Hard spacing |     no |
[11/20 15:52:42    550s] (I)      |    NDR track | (none) |
[11/20 15:52:42    550s] (I)      |      NDR via | (none) |
[11/20 15:52:42    550s] (I)      |  Extra space |      0 |
[11/20 15:52:42    550s] (I)      |      Shields |      0 |
[11/20 15:52:42    550s] (I)      |   Demand (H) |      1 |
[11/20 15:52:42    550s] (I)      |   Demand (V) |      1 |
[11/20 15:52:42    550s] (I)      |        #Nets |   8415 |
[11/20 15:52:42    550s] (I)      +--------------+--------+
[11/20 15:52:42    550s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:52:42    550s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/20 15:52:42    550s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:52:42    550s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/20 15:52:42    550s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/20 15:52:42    550s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/20 15:52:42    550s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/20 15:52:42    550s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:52:42    550s] (I)      =============== Blocked Tracks ===============
[11/20 15:52:42    550s] (I)      +-------+---------+----------+---------------+
[11/20 15:52:42    550s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/20 15:52:42    550s] (I)      +-------+---------+----------+---------------+
[11/20 15:52:42    550s] (I)      |     1 |       0 |        0 |         0.00% |
[11/20 15:52:42    550s] (I)      |     2 |  787455 |   264494 |        33.59% |
[11/20 15:52:42    550s] (I)      |     3 |  593712 |   184515 |        31.08% |
[11/20 15:52:42    550s] (I)      |     4 |  588924 |   222941 |        37.86% |
[11/20 15:52:42    550s] (I)      |     5 |   99009 |    34317 |        34.66% |
[11/20 15:52:42    550s] (I)      +-------+---------+----------+---------------+
[11/20 15:52:42    550s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 3.16 MB )
[11/20 15:52:42    550s] (I)      Reset routing kernel
[11/20 15:52:42    550s] (I)      numLocalWires=17572  numGlobalNetBranches=4594  numLocalNetBranches=4198
[11/20 15:52:42    550s] (I)      totalPins=29071  totalGlobalPin=16300 (56.07%)
[11/20 15:52:42    550s] (I)      total 2D Cap : 1432545 = (489311 H, 943234 V)
[11/20 15:52:42    550s] (I)      total 2D Demand : 2992 = (0 H, 2992 V)
[11/20 15:52:42    550s] (I)      
[11/20 15:52:42    550s] (I)      ============  Phase 1a Route ============
[11/20 15:52:42    550s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 27
[11/20 15:52:42    550s] (I)      Usage: 28881 = (14663 H, 14218 V) = (3.00% H, 1.51% V) = (1.821e+05um H, 1.766e+05um V)
[11/20 15:52:42    550s] (I)      
[11/20 15:52:42    550s] (I)      ============  Phase 1b Route ============
[11/20 15:52:42    550s] (I)      Usage: 28898 = (14665 H, 14233 V) = (3.00% H, 1.51% V) = (1.821e+05um H, 1.768e+05um V)
[11/20 15:52:42    550s] (I)      eGR overflow: 0.36% H + 0.00% V
[11/20 15:52:42    550s] 
[11/20 15:52:42    550s] (I)      Updating congestion map
[11/20 15:52:42    550s] (I)      Overflow after Early Global Route 0.23% H + 0.00% V
[11/20 15:52:42    550s] (I)      Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.09 sec, Curr Mem: 3.16 MB )
[11/20 15:52:42    550s] Finished Early Global Route rough congestion estimation: mem = 3268.0M
[11/20 15:52:42    550s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.137, REAL:0.106, MEM:3268.0M, EPOCH TIME: 1732114362.653613
[11/20 15:52:42    550s] earlyGlobalRoute rough estimation gcell size 3 row height
[11/20 15:52:42    550s] OPERPROF: Starting CDPad at level 1, MEM:3268.0M, EPOCH TIME: 1732114362.653772
[11/20 15:52:42    551s] CDPadU 0.085 -> 0.085. R=0.058, N=8346, GS=12.420
[11/20 15:52:42    551s] OPERPROF: Finished CDPad at level 1, CPU:0.190, REAL:0.042, MEM:3268.0M, EPOCH TIME: 1732114362.695485
[11/20 15:52:42    551s] OPERPROF: Starting NP-MAIN at level 1, MEM:3268.0M, EPOCH TIME: 1732114362.696061
[11/20 15:52:42    551s] OPERPROF:   Starting NP-Place at level 2, MEM:3367.4M, EPOCH TIME: 1732114362.728312
[11/20 15:52:42    551s] OPERPROF:   Finished NP-Place at level 2, CPU:0.131, REAL:0.036, MEM:3391.9M, EPOCH TIME: 1732114362.764282
[11/20 15:52:42    551s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.212, REAL:0.079, MEM:3295.9M, EPOCH TIME: 1732114362.774670
[11/20 15:52:42    551s] Global placement CDP skipped at cutLevel 13.
[11/20 15:52:42    551s] Iteration 13: Total net bbox = 2.757e+05 (1.48e+05 1.28e+05)
[11/20 15:52:42    551s]               Est.  stn bbox = 3.775e+05 (2.00e+05 1.78e+05)
[11/20 15:52:42    551s]               cpu = 0:00:04.1 real = 0:00:01.0 mem = 3295.9M
[11/20 15:52:42    551s] Iteration 14: Total net bbox = 2.757e+05 (1.48e+05 1.28e+05)
[11/20 15:52:42    551s]               Est.  stn bbox = 3.775e+05 (2.00e+05 1.78e+05)
[11/20 15:52:42    551s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3295.9M
[11/20 15:52:42    551s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3295.9M, EPOCH TIME: 1732114362.804314
[11/20 15:52:42    551s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 15:52:42    551s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3295.9M, EPOCH TIME: 1732114362.805115
[11/20 15:52:42    551s] Legalizing MH Cells... 0 / 0 (level 10)
[11/20 15:52:42    551s] MH packer: No MH instances from GP
[11/20 15:52:42    551s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3295.9M, DRC: 0)
[11/20 15:52:42    551s] 0 (out of 0) MH cells were successfully legalized.
[11/20 15:52:42    551s] OPERPROF: Starting NP-MAIN at level 1, MEM:3295.9M, EPOCH TIME: 1732114362.805597
[11/20 15:52:42    551s] OPERPROF:   Starting NP-Place at level 2, MEM:3391.9M, EPOCH TIME: 1732114362.840933
[11/20 15:52:44    557s] GP RA stats: MHOnly 0 nrInst 8346 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/20 15:52:44    558s] OPERPROF:     Starting NP-Blockage-Aware-Snap at level 3, MEM:3656.0M, EPOCH TIME: 1732114364.384643
[11/20 15:52:44    558s] OPERPROF:     Finished NP-Blockage-Aware-Snap at level 3, CPU:0.000, REAL:0.000, MEM:3668.0M, EPOCH TIME: 1732114364.384775
[11/20 15:52:44    558s] OPERPROF:   Finished NP-Place at level 2, CPU:7.423, REAL:1.545, MEM:3444.0M, EPOCH TIME: 1732114364.386162
[11/20 15:52:44    558s] OPERPROF: Finished NP-MAIN at level 1, CPU:7.504, REAL:1.590, MEM:3316.0M, EPOCH TIME: 1732114364.395216
[11/20 15:52:44    558s] Iteration 15: Total net bbox = 2.976e+05 (1.58e+05 1.40e+05)
[11/20 15:52:44    558s]               Est.  stn bbox = 3.978e+05 (2.09e+05 1.89e+05)
[11/20 15:52:44    558s]               cpu = 0:00:07.5 real = 0:00:02.0 mem = 3316.0M
[11/20 15:52:44    558s] [adp] clock
[11/20 15:52:44    558s] [adp] weight, nr nets, wire length
[11/20 15:52:44    558s] [adp]      0        2  6262.508000
[11/20 15:52:44    558s] [adp] data
[11/20 15:52:44    558s] [adp] weight, nr nets, wire length
[11/20 15:52:44    558s] [adp]      0     8446  291318.219000
[11/20 15:52:44    558s] [adp] 0.000000|0.000000|0.000000
[11/20 15:52:44    558s] Iteration 16: Total net bbox = 2.976e+05 (1.58e+05 1.40e+05)
[11/20 15:52:44    558s]               Est.  stn bbox = 3.978e+05 (2.09e+05 1.89e+05)
[11/20 15:52:44    558s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3316.0M
[11/20 15:52:44    558s] *** cost = 2.976e+05 (1.58e+05 1.40e+05) (cpu for global=0:00:56.7) real=0:00:19.0***
[11/20 15:52:44    558s] Placement multithread real runtime: 0:00:19.0 with 8 threads.
[11/20 15:52:44    558s] Info: 0 clock gating cells identified, 0 (on average) moved 0/8
[11/20 15:52:44    558s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3316.0M, EPOCH TIME: 1732114364.431668
[11/20 15:52:44    558s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3316.0M, EPOCH TIME: 1732114364.431799
[11/20 15:52:44    558s] Saved padding area to DB
[11/20 15:52:44    558s] Cell fpga_top LLGs are deleted
[11/20 15:52:44    558s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:44    558s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:44    558s] # Resetting pin-track-align track data.
[11/20 15:52:44    558s] Solver runtime cpu: 0:00:20.5 real: 0:00:04.6
[11/20 15:52:44    558s] Core Placement runtime cpu: 0:00:23.1 real: 0:00:08.0
[11/20 15:52:44    558s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3316.0M, EPOCH TIME: 1732114364.436272
[11/20 15:52:44    558s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3316.0M, EPOCH TIME: 1732114364.436346
[11/20 15:52:44    558s] Processing tracks to init pin-track alignment.
[11/20 15:52:44    558s] z: 2, totalTracks: 1
[11/20 15:52:44    558s] z: 4, totalTracks: 1
[11/20 15:52:44    558s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 15:52:44    558s] Cell fpga_top LLGs are deleted
[11/20 15:52:44    558s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:44    558s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:44    558s] # Building fpga_top llgBox search-tree.
[11/20 15:52:44    558s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3316.0M, EPOCH TIME: 1732114364.439730
[11/20 15:52:44    558s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:44    558s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:44    558s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:3316.0M, EPOCH TIME: 1732114364.439963
[11/20 15:52:44    558s] Max number of tech site patterns supported in site array is 256.
[11/20 15:52:44    558s] Core basic site is CoreSite
[11/20 15:52:44    558s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 15:52:44    558s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 15:52:44    558s] Fast DP-INIT is on for default
[11/20 15:52:44    558s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 15:52:44    558s] Atter site array init, number of instance map data is 0.
[11/20 15:52:44    558s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.024, REAL:0.009, MEM:3316.0M, EPOCH TIME: 1732114364.448809
[11/20 15:52:44    558s] 
[11/20 15:52:44    558s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:52:44    558s] OPERPROF:       Starting CMU at level 4, MEM:3316.0M, EPOCH TIME: 1732114364.451361
[11/20 15:52:44    558s] OPERPROF:       Finished CMU at level 4, CPU:0.003, REAL:0.001, MEM:3316.0M, EPOCH TIME: 1732114364.452328
[11/20 15:52:44    558s] 
[11/20 15:52:44    558s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 15:52:44    558s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.032, REAL:0.014, MEM:3316.0M, EPOCH TIME: 1732114364.453573
[11/20 15:52:44    558s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3316.0M, EPOCH TIME: 1732114364.453615
[11/20 15:52:44    558s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3316.0M, EPOCH TIME: 1732114364.453780
[11/20 15:52:44    558s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3316.0MB).
[11/20 15:52:44    558s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.044, REAL:0.023, MEM:3316.0M, EPOCH TIME: 1732114364.459806
[11/20 15:52:44    558s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.044, REAL:0.024, MEM:3316.0M, EPOCH TIME: 1732114364.459845
[11/20 15:52:44    558s] TDRefine: refinePlace mode is spiral
[11/20 15:52:44    558s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.654633.1
[11/20 15:52:44    558s] OPERPROF: Starting Refine-Place at level 1, MEM:3316.0M, EPOCH TIME: 1732114364.459935
[11/20 15:52:44    558s] *** Starting refinePlace (0:09:19 mem=3316.0M) ***
[11/20 15:52:44    558s] Total net bbox length = 2.976e+05 (1.577e+05 1.399e+05) (ext = 7.137e+04)
[11/20 15:52:44    558s] 
[11/20 15:52:44    558s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:52:44    558s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 15:52:44    558s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:52:44    558s] Set min layer with default ( 2 )
[11/20 15:52:44    558s] Set max layer with default ( 127 )
[11/20 15:52:44    558s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:52:44    558s] Min route layer (adjusted) = 2
[11/20 15:52:44    558s] Max route layer (adjusted) = 5
[11/20 15:52:44    558s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:52:44    558s] Set min layer with default ( 2 )
[11/20 15:52:44    558s] Set max layer with default ( 127 )
[11/20 15:52:44    558s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:52:44    558s] Min route layer (adjusted) = 2
[11/20 15:52:44    558s] Max route layer (adjusted) = 5
[11/20 15:52:44    558s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3316.0M, EPOCH TIME: 1732114364.471338
[11/20 15:52:44    558s] Starting refinePlace ...
[11/20 15:52:44    558s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:52:44    558s] Set min layer with default ( 2 )
[11/20 15:52:44    558s] Set max layer with default ( 127 )
[11/20 15:52:44    558s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:52:44    558s] Min route layer (adjusted) = 2
[11/20 15:52:44    558s] Max route layer (adjusted) = 5
[11/20 15:52:44    558s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:52:44    558s] Set min layer with default ( 2 )
[11/20 15:52:44    558s] Set max layer with default ( 127 )
[11/20 15:52:44    558s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:52:44    558s] Min route layer (adjusted) = 2
[11/20 15:52:44    558s] Max route layer (adjusted) = 5
[11/20 15:52:44    558s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3444.0M, EPOCH TIME: 1732114364.490597
[11/20 15:52:44    558s] DDP initSite1 nrRow 376 nrJob 376
[11/20 15:52:44    558s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3444.0M, EPOCH TIME: 1732114364.490668
[11/20 15:52:44    558s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.001, REAL:0.000, MEM:3444.0M, EPOCH TIME: 1732114364.490899
[11/20 15:52:44    558s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3444.0M, EPOCH TIME: 1732114364.490932
[11/20 15:52:44    558s] DDP markSite nrRow 376 nrJob 376
[11/20 15:52:44    558s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.003, REAL:0.000, MEM:3444.0M, EPOCH TIME: 1732114364.491341
[11/20 15:52:44    558s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.004, REAL:0.001, MEM:3444.0M, EPOCH TIME: 1732114364.491373
[11/20 15:52:44    558s]   Spread Effort: high, standalone mode, useDDP on.
[11/20 15:52:44    558s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3316.0MB) @(0:09:19 - 0:09:19).
[11/20 15:52:44    558s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 15:52:44    558s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:3316.0M, EPOCH TIME: 1732114364.493965
[11/20 15:52:44    558s] Tweakage: fix icg 1, fix clk 0.
[11/20 15:52:44    558s] Tweakage: density cost 0, scale 0.4.
[11/20 15:52:44    558s] Tweakage: activity cost 0, scale 1.0.
[11/20 15:52:44    558s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:3412.0M, EPOCH TIME: 1732114364.503663
[11/20 15:52:44    558s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:3412.0M, EPOCH TIME: 1732114364.508030
[11/20 15:52:44    559s] Tweakage swap 1043 pairs.
[11/20 15:52:44    559s] Tweakage perm 223 insts, flip 3364 insts.
[11/20 15:52:44    559s] Tweakage perm 65 insts, flip 300 insts.
[11/20 15:52:44    559s] Tweakage swap 267 pairs.
[11/20 15:52:44    559s] Tweakage perm 31 insts, flip 152 insts.
[11/20 15:52:44    559s] Tweakage perm 3 insts, flip 12 insts.
[11/20 15:52:45    559s] Tweakage swap 372 pairs.
[11/20 15:52:45    559s] Tweakage swap 62 pairs.
[11/20 15:52:45    560s] Tweakage perm 87 insts, flip 757 insts.
[11/20 15:52:45    560s] Tweakage perm 17 insts, flip 50 insts.
[11/20 15:52:45    560s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:1.314, REAL:1.044, MEM:4419.0M, EPOCH TIME: 1732114365.552076
[11/20 15:52:45    560s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:1.321, REAL:1.050, MEM:4419.0M, EPOCH TIME: 1732114365.553991
[11/20 15:52:45    560s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:1.519, REAL:1.095, MEM:3302.0M, EPOCH TIME: 1732114365.588646
[11/20 15:52:45    560s] Move report: Congestion aware Tweak moves 6798 insts, mean move: 3.16 um, max move: 48.89 um 
[11/20 15:52:45    560s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFRX1_0_): (1147.85, 1119.54) --> (1150.32, 1165.96)
[11/20 15:52:45    560s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.5, real=0:00:01.0, mem=3302.0mb) @(0:09:19 - 0:09:20).
[11/20 15:52:45    560s] 
[11/20 15:52:45    560s] Running Spiral MT with 8 threads  fetchWidth=324 
[11/20 15:52:45    560s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): Create thread pool 0x7f3efebdb3c8.
[11/20 15:52:45    560s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): 0 out of 2 thread pools are available.
[11/20 15:52:45    560s] Move report: legalization moves 1568 insts, mean move: 0.98 um, max move: 4.14 um spiral
[11/20 15:52:45    560s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_51_): (937.34, 979.66) --> (937.34, 975.52)
[11/20 15:52:45    560s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[11/20 15:52:45    560s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/20 15:52:45    560s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=3418.2MB) @(0:09:20 - 0:09:21).
[11/20 15:52:45    560s] Move report: Detail placement moves 8346 insts, mean move: 2.76 um, max move: 48.89 um 
[11/20 15:52:45    560s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFRX1_0_): (1147.85, 1119.54) --> (1150.32, 1165.96)
[11/20 15:52:45    560s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 3418.2MB
[11/20 15:52:45    560s] Statistics of distance of Instance movement in refine placement:
[11/20 15:52:45    560s]   maximum (X+Y) =        48.89 um
[11/20 15:52:45    560s]   inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFRX1_0_) with max move: (1147.85, 1119.54) -> (1150.32, 1165.96)
[11/20 15:52:45    560s]   mean    (X+Y) =         2.76 um
[11/20 15:52:45    560s] Summary Report:
[11/20 15:52:45    560s] Instances move: 8346 (out of 8346 movable)
[11/20 15:52:45    560s] Instances flipped: 0
[11/20 15:52:45    560s] Mean displacement: 2.76 um
[11/20 15:52:45    560s] Max displacement: 48.89 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFRX1_0_) (1147.85, 1119.54) -> (1150.32, 1165.96)
[11/20 15:52:45    560s] 	Length: 20 sites, height: 1 rows, site name: CoreSite, cell type: DFFRX1
[11/20 15:52:45    560s] 	Violation at original loc: Overlapping with other instance
[11/20 15:52:45    560s] Total instances moved : 8346
[11/20 15:52:45    560s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:1.924, REAL:1.344, MEM:3418.2M, EPOCH TIME: 1732114365.815431
[11/20 15:52:45    560s] Total net bbox length = 2.872e+05 (1.487e+05 1.385e+05) (ext = 7.149e+04)
[11/20 15:52:45    560s] Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 3418.2MB
[11/20 15:52:45    560s] [CPU] RefinePlace/total (cpu=0:00:01.9, real=0:00:01.0, mem=3418.2MB) @(0:09:19 - 0:09:21).
[11/20 15:52:45    560s] *** Finished refinePlace (0:09:21 mem=3418.2M) ***
[11/20 15:52:45    560s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.654633.1
[11/20 15:52:45    560s] OPERPROF: Finished Refine-Place at level 1, CPU:1.943, REAL:1.363, MEM:3418.2M, EPOCH TIME: 1732114365.823173
[11/20 15:52:45    560s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3418.2M, EPOCH TIME: 1732114365.823288
[11/20 15:52:45    560s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8346).
[11/20 15:52:45    560s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:45    560s] Cell fpga_top LLGs are deleted
[11/20 15:52:45    560s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:45    560s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:45    560s] # Resetting pin-track-align track data.
[11/20 15:52:45    560s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.023, REAL:0.013, MEM:3420.2M, EPOCH TIME: 1732114365.836163
[11/20 15:52:45    560s] *** End of Placement (cpu=0:01:02, real=0:00:21.0, mem=3420.2M) ***
[11/20 15:52:45    560s] Processing tracks to init pin-track alignment.
[11/20 15:52:45    560s] z: 2, totalTracks: 1
[11/20 15:52:45    560s] z: 4, totalTracks: 1
[11/20 15:52:45    560s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 15:52:45    560s] Cell fpga_top LLGs are deleted
[11/20 15:52:45    560s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:45    560s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:45    560s] # Building fpga_top llgBox search-tree.
[11/20 15:52:45    560s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3420.2M, EPOCH TIME: 1732114365.840991
[11/20 15:52:45    560s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:45    560s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:45    560s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3420.2M, EPOCH TIME: 1732114365.841125
[11/20 15:52:45    560s] Max number of tech site patterns supported in site array is 256.
[11/20 15:52:45    560s] Core basic site is CoreSite
[11/20 15:52:45    560s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 15:52:45    560s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 15:52:45    560s] Fast DP-INIT is on for default
[11/20 15:52:45    560s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 15:52:45    560s] Atter site array init, number of instance map data is 0.
[11/20 15:52:45    560s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.035, REAL:0.012, MEM:3420.2M, EPOCH TIME: 1732114365.853273
[11/20 15:52:45    560s] 
[11/20 15:52:45    560s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:52:45    560s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.041, REAL:0.018, MEM:3420.2M, EPOCH TIME: 1732114365.858798
[11/20 15:52:45    560s] OPERPROF: Starting Report-Density-Map (include fixed instaces) at level 1, MEM:3420.2M, EPOCH TIME: 1732114365.867839
[11/20 15:52:45    560s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:3420.2M, EPOCH TIME: 1732114365.869294
[11/20 15:52:45    560s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.031, REAL:0.006, MEM:3420.2M, EPOCH TIME: 1732114365.875443
[11/20 15:52:45    560s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1444 )
[11/20 15:52:45    560s] Density distribution unevenness ratio = 86.878%
[11/20 15:52:45    560s] Density distribution unevenness ratio (U70) = 0.042%
[11/20 15:52:45    560s] Density distribution unevenness ratio (U80) = 0.000%
[11/20 15:52:45    560s] Density distribution unevenness ratio (U90) = 0.000%
[11/20 15:52:45    560s] OPERPROF: Finished Report-Density-Map (include fixed instaces) at level 1, CPU:0.032, REAL:0.008, MEM:3420.2M, EPOCH TIME: 1732114365.875628
[11/20 15:52:45    560s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3420.2M, EPOCH TIME: 1732114365.875681
[11/20 15:52:45    560s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:45    560s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:45    560s] Cell fpga_top LLGs are deleted
[11/20 15:52:45    560s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:45    560s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:45    560s] # Resetting pin-track-align track data.
[11/20 15:52:45    560s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.012, REAL:0.005, MEM:3420.2M, EPOCH TIME: 1732114365.880675
[11/20 15:52:45    560s] *** Free Virtual Timing Model ...(mem=3420.2M)
[11/20 15:52:45    561s] **INFO: Enable pre-place timing setting for timing analysis
[11/20 15:52:45    561s] Set Using Default Delay Limit as 101.
[11/20 15:52:45    561s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/20 15:52:45    561s] Set Default Net Delay as 0 ps.
[11/20 15:52:45    561s] Set Default Net Load as 0 pF. 
[11/20 15:52:45    561s] **INFO: Analyzing IO path groups for slack adjustment
[11/20 15:52:46    561s] Effort level <high> specified for reg2reg_tmp.654633 path_group
[11/20 15:52:46    561s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/20 15:52:46    561s] #################################################################################
[11/20 15:52:46    561s] # Design Stage: PreRoute
[11/20 15:52:46    561s] # Design Name: fpga_top
[11/20 15:52:46    561s] # Design Mode: 130nm
[11/20 15:52:46    561s] # Analysis Mode: MMMC Non-OCV 
[11/20 15:52:46    561s] # Parasitics Mode: No SPEF/RCDB 
[11/20 15:52:46    561s] # Signoff Settings: SI Off 
[11/20 15:52:46    561s] #################################################################################
[11/20 15:52:46    561s] Topological Sorting (REAL = 0:00:00.0, MEM = 3408.7M, InitMEM = 3408.7M)
[11/20 15:52:46    561s] Calculate delays in BcWc mode...
[11/20 15:52:46    561s] Start delay calculation (fullDC) (8 T). (MEM=3408.73)
[11/20 15:52:46    561s] End AAE Lib Interpolated Model. (MEM=3420.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 15:52:46    562s] Total number of fetched objects 10517
[11/20 15:52:46    562s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 15:52:46    562s] End delay calculation. (MEM=3820.73 CPU=0:00:01.2 REAL=0:00:00.0)
[11/20 15:52:46    562s] End delay calculation (fullDC). (MEM=3820.73 CPU=0:00:01.4 REAL=0:00:00.0)
[11/20 15:52:46    562s] *** CDM Built up (cpu=0:00:01.5  real=0:00:00.0  mem= 3820.7M) ***
[11/20 15:52:48    564s] **INFO: Disable pre-place timing setting for timing analysis
[11/20 15:52:48    564s] Set Using Default Delay Limit as 1000.
[11/20 15:52:48    564s] Set Default Net Delay as 1000 ps.
[11/20 15:52:48    564s] Set Default Net Load as 0.5 pF. 
[11/20 15:52:48    564s] Info: Disable timing driven in postCTS congRepair.
[11/20 15:52:48    564s] 
[11/20 15:52:48    564s] Starting congRepair ...
[11/20 15:52:48    564s] User Input Parameters:
[11/20 15:52:48    564s] - Congestion Driven    : On
[11/20 15:52:48    564s] - Timing Driven        : Off
[11/20 15:52:48    564s] - Area-Violation Based : On
[11/20 15:52:48    564s] - Start Rollback Level : -5
[11/20 15:52:48    564s] - Legalized            : On
[11/20 15:52:48    564s] - Window Based         : Off
[11/20 15:52:48    564s] - eDen incr mode       : Off
[11/20 15:52:48    564s] - Small incr mode      : Off
[11/20 15:52:48    564s] 
[11/20 15:52:48    564s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3811.2M, EPOCH TIME: 1732114368.471941
[11/20 15:52:48    564s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3811.2M, EPOCH TIME: 1732114368.472002
[11/20 15:52:48    564s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3811.2M, EPOCH TIME: 1732114368.472338
[11/20 15:52:48    564s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.005, REAL:0.005, MEM:3811.2M, EPOCH TIME: 1732114368.477818
[11/20 15:52:48    564s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3811.2M, EPOCH TIME: 1732114368.477875
[11/20 15:52:48    564s] Starting Early Global Route congestion estimation: mem = 3811.2M
[11/20 15:52:48    564s] (I)      Initializing eGR engine (regular)
[11/20 15:52:48    564s] Set min layer with default ( 2 )
[11/20 15:52:48    564s] Set max layer with default ( 127 )
[11/20 15:52:48    564s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:52:48    564s] Min route layer (adjusted) = 2
[11/20 15:52:48    564s] Max route layer (adjusted) = 5
[11/20 15:52:48    564s] (I)      Initializing eGR engine (regular)
[11/20 15:52:48    564s] Set min layer with default ( 2 )
[11/20 15:52:48    564s] Set max layer with default ( 127 )
[11/20 15:52:48    564s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:52:48    564s] Min route layer (adjusted) = 2
[11/20 15:52:48    564s] Max route layer (adjusted) = 5
[11/20 15:52:48    564s] (I)      Started Early Global Route kernel ( Curr Mem: 3.17 MB )
[11/20 15:52:48    564s] (I)      Running eGR Regular flow
[11/20 15:52:48    564s] (I)      # wire layers (front) : 6
[11/20 15:52:48    564s] (I)      # wire layers (back)  : 0
[11/20 15:52:48    564s] (I)      min wire layer : 1
[11/20 15:52:48    564s] (I)      max wire layer : 5
[11/20 15:52:48    564s] (I)      # cut layers (front) : 5
[11/20 15:52:48    564s] (I)      # cut layers (back)  : 0
[11/20 15:52:48    564s] (I)      min cut layer : 1
[11/20 15:52:48    564s] (I)      max cut layer : 4
[11/20 15:52:48    564s] (I)      ================================ Layers ================================
[11/20 15:52:48    564s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:52:48    564s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/20 15:52:48    564s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:52:48    564s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/20 15:52:48    564s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/20 15:52:48    564s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 15:52:48    564s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/20 15:52:48    564s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 15:52:48    564s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/20 15:52:48    564s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 15:52:48    564s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/20 15:52:48    564s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 15:52:48    564s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/20 15:52:48    564s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/20 15:52:48    564s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:52:48    564s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/20 15:52:48    564s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/20 15:52:48    564s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:52:48    564s] (I)      Started Import and model ( Curr Mem: 3.17 MB )
[11/20 15:52:48    564s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:52:48    564s] (I)      == Non-default Options ==
[11/20 15:52:48    564s] (I)      Maximum routing layer                              : 5
[11/20 15:52:48    564s] (I)      Top routing layer                                  : 5
[11/20 15:52:48    564s] (I)      Number of threads                                  : 8
[11/20 15:52:48    564s] (I)      Route tie net to shape                             : auto
[11/20 15:52:48    564s] (I)      Use non-blocking free Dbs wires                    : false
[11/20 15:52:48    564s] (I)      Method to set GCell size                           : row
[11/20 15:52:48    564s] (I)      Tie hi/lo max distance                             : 41.400000
[11/20 15:52:48    564s] (I)      Counted 17053 PG shapes. eGR will not process PG shapes layer by layer.
[11/20 15:52:48    564s] (I)      ============== Pin Summary ==============
[11/20 15:52:48    564s] (I)      +-------+--------+---------+------------+
[11/20 15:52:48    564s] (I)      | Layer | # pins | % total |      Group |
[11/20 15:52:48    564s] (I)      +-------+--------+---------+------------+
[11/20 15:52:48    564s] (I)      |     1 |  30358 |   99.27 |        Pin |
[11/20 15:52:48    564s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/20 15:52:48    564s] (I)      |     3 |    192 |    0.63 | Pin access |
[11/20 15:52:48    564s] (I)      |     4 |      0 |    0.00 |      Other |
[11/20 15:52:48    564s] (I)      |     5 |     32 |    0.10 |      Other |
[11/20 15:52:48    564s] (I)      +-------+--------+---------+------------+
[11/20 15:52:48    564s] (I)      Use row-based GCell size
[11/20 15:52:48    564s] (I)      Use row-based GCell align
[11/20 15:52:48    564s] (I)      layer 0 area = 83000
[11/20 15:52:48    564s] (I)      layer 1 area = 67600
[11/20 15:52:48    564s] (I)      layer 2 area = 240000
[11/20 15:52:48    564s] (I)      layer 3 area = 240000
[11/20 15:52:48    564s] (I)      layer 4 area = 4000000
[11/20 15:52:48    564s] (I)      GCell unit size   : 4140
[11/20 15:52:48    564s] (I)      GCell multiplier  : 1
[11/20 15:52:48    564s] (I)      GCell row height  : 4140
[11/20 15:52:48    564s] (I)      Actual row height : 4140
[11/20 15:52:48    564s] (I)      GCell align ref   : 280000 280000
[11/20 15:52:48    564s] [NR-eGR] Track table information for default rule: 
[11/20 15:52:48    564s] [NR-eGR] met1 has single uniform track structure
[11/20 15:52:48    564s] [NR-eGR] met2 has single uniform track structure
[11/20 15:52:48    564s] [NR-eGR] met3 has single uniform track structure
[11/20 15:52:48    564s] [NR-eGR] met4 has single uniform track structure
[11/20 15:52:48    564s] [NR-eGR] met5 has single uniform track structure
[11/20 15:52:48    564s] (I)      =============== Default via ===============
[11/20 15:52:48    564s] (I)      +---+------------------+------------------+
[11/20 15:52:48    564s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/20 15:52:48    564s] (I)      +---+------------------+------------------+
[11/20 15:52:48    564s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/20 15:52:48    564s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/20 15:52:48    564s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/20 15:52:48    564s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/20 15:52:48    564s] (I)      +---+------------------+------------------+
[11/20 15:52:48    564s] [NR-eGR] Read 26534 PG shapes
[11/20 15:52:48    564s] [NR-eGR] Read 0 clock shapes
[11/20 15:52:48    564s] [NR-eGR] Read 0 other shapes
[11/20 15:52:48    564s] [NR-eGR] #Routing Blockages  : 0
[11/20 15:52:48    564s] [NR-eGR] #Instance Blockages : 9014
[11/20 15:52:48    564s] [NR-eGR] #PG Blockages       : 26534
[11/20 15:52:48    564s] [NR-eGR] #Halo Blockages     : 0
[11/20 15:52:48    564s] [NR-eGR] #Boundary Blockages : 0
[11/20 15:52:48    564s] [NR-eGR] #Clock Blockages    : 0
[11/20 15:52:48    564s] [NR-eGR] #Other Blockages    : 0
[11/20 15:52:48    564s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/20 15:52:48    564s] (I)      Custom ignore net properties:
[11/20 15:52:48    564s] (I)      1 : NotLegal
[11/20 15:52:48    564s] (I)      Default ignore net properties:
[11/20 15:52:48    564s] (I)      1 : Special
[11/20 15:52:48    564s] (I)      2 : Analog
[11/20 15:52:48    564s] (I)      3 : Fixed
[11/20 15:52:48    564s] (I)      4 : Skipped
[11/20 15:52:48    564s] (I)      5 : MixedSignal
[11/20 15:52:48    564s] (I)      Prerouted net properties:
[11/20 15:52:48    564s] (I)      1 : NotLegal
[11/20 15:52:48    564s] (I)      2 : Special
[11/20 15:52:48    564s] (I)      3 : Analog
[11/20 15:52:48    564s] (I)      4 : Fixed
[11/20 15:52:48    564s] (I)      5 : Skipped
[11/20 15:52:48    564s] (I)      6 : MixedSignal
[11/20 15:52:48    564s] [NR-eGR] Early global route reroute all routable nets
[11/20 15:52:48    564s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/20 15:52:48    564s] [NR-eGR] Read 8447 nets ( ignored 0 )
[11/20 15:52:48    564s] (I)        Front-side 8447 ( ignored 0 )
[11/20 15:52:48    564s] (I)        Back-side  0 ( ignored 0 )
[11/20 15:52:48    564s] (I)        Both-side  0 ( ignored 0 )
[11/20 15:52:48    564s] (I)      early_global_route_priority property id does not exist.
[11/20 15:52:48    564s] (I)      Read Num Blocks=35548  Num Prerouted Wires=0  Num CS=0
[11/20 15:52:48    564s] (I)      Layer 1 (V) : #blockages 10781 : #preroutes 0
[11/20 15:52:48    564s] (I)      Layer 2 (H) : #blockages 14546 : #preroutes 0
[11/20 15:52:48    564s] (I)      Layer 3 (V) : #blockages 8333 : #preroutes 0
[11/20 15:52:48    564s] (I)      Layer 4 (H) : #blockages 1888 : #preroutes 0
[11/20 15:52:48    564s] (I)      Number of ignored nets                =      0
[11/20 15:52:48    564s] (I)      Number of connected nets              =      0
[11/20 15:52:48    564s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/20 15:52:48    564s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/20 15:52:48    564s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/20 15:52:48    564s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/20 15:52:48    564s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/20 15:52:48    564s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/20 15:52:48    564s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/20 15:52:48    564s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/20 15:52:48    564s] (I)      Ndr track 0 does not exist
[11/20 15:52:48    564s] (I)      ---------------------Grid Graph Info--------------------
[11/20 15:52:48    564s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/20 15:52:48    564s] (I)      Core area           : (280000, 280000) - (1838665, 1838665)
[11/20 15:52:48    564s] (I)      Site width          :   460  (dbu)
[11/20 15:52:48    564s] (I)      Row height          :  4140  (dbu)
[11/20 15:52:48    564s] (I)      GCell row height    :  4140  (dbu)
[11/20 15:52:48    564s] (I)      GCell width         :  4140  (dbu)
[11/20 15:52:48    564s] (I)      GCell height        :  4140  (dbu)
[11/20 15:52:48    564s] (I)      Grid                :   512   512     5
[11/20 15:52:48    564s] (I)      Layer numbers       :     1     2     3     4     5
[11/20 15:52:48    564s] (I)      Vertical capacity   :     0  4140     0  4140     0
[11/20 15:52:48    564s] (I)      Horizontal capacity :     0     0  4140     0  4140
[11/20 15:52:48    564s] (I)      Default wire width  :   140   140   300   300  1600
[11/20 15:52:48    564s] (I)      Default wire space  :   140   140   300   300  1600
[11/20 15:52:48    564s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/20 15:52:48    564s] (I)      Default pitch size  :   280   460   610   615  3660
[11/20 15:52:48    564s] (I)      First track coord   :   320   320   620   790  1840
[11/20 15:52:48    564s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[11/20 15:52:48    564s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/20 15:52:48    564s] (I)      Num of masks        :     1     1     1     1     1
[11/20 15:52:48    564s] (I)      Num of trim masks   :     0     0     0     0     0
[11/20 15:52:48    564s] (I)      --------------------------------------------------------
[11/20 15:52:48    564s] 
[11/20 15:52:48    564s] [NR-eGR] ============ Routing rule table ============
[11/20 15:52:48    564s] [NR-eGR] Rule id: 0  Nets: 8415
[11/20 15:52:48    564s] [NR-eGR] ========================================
[11/20 15:52:48    564s] [NR-eGR] 
[11/20 15:52:48    564s] (I)      ======== NDR :  =========
[11/20 15:52:48    564s] (I)      +--------------+--------+
[11/20 15:52:48    564s] (I)      |           ID |      0 |
[11/20 15:52:48    564s] (I)      |         Name |        |
[11/20 15:52:48    564s] (I)      |      Default |    yes |
[11/20 15:52:48    564s] (I)      |  Clk Special |     no |
[11/20 15:52:48    564s] (I)      | Hard spacing |     no |
[11/20 15:52:48    564s] (I)      |    NDR track | (none) |
[11/20 15:52:48    564s] (I)      |      NDR via | (none) |
[11/20 15:52:48    564s] (I)      |  Extra space |      0 |
[11/20 15:52:48    564s] (I)      |      Shields |      0 |
[11/20 15:52:48    564s] (I)      |   Demand (H) |      1 |
[11/20 15:52:48    564s] (I)      |   Demand (V) |      1 |
[11/20 15:52:48    564s] (I)      |        #Nets |   8415 |
[11/20 15:52:48    564s] (I)      +--------------+--------+
[11/20 15:52:48    564s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:52:48    564s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/20 15:52:48    564s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:52:48    564s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/20 15:52:48    564s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/20 15:52:48    564s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/20 15:52:48    564s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/20 15:52:48    564s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:52:48    564s] (I)      =============== Blocked Tracks ===============
[11/20 15:52:48    564s] (I)      +-------+---------+----------+---------------+
[11/20 15:52:48    564s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/20 15:52:48    564s] (I)      +-------+---------+----------+---------------+
[11/20 15:52:48    564s] (I)      |     1 |       0 |        0 |         0.00% |
[11/20 15:52:48    564s] (I)      |     2 | 2357760 |   763000 |        32.36% |
[11/20 15:52:48    564s] (I)      |     3 | 1777664 |   511103 |        28.75% |
[11/20 15:52:48    564s] (I)      |     4 | 1763328 |   649576 |        36.84% |
[11/20 15:52:48    564s] (I)      |     5 |  296448 |    98552 |        33.24% |
[11/20 15:52:48    564s] (I)      +-------+---------+----------+---------------+
[11/20 15:52:48    564s] (I)      Finished Import and model ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 3.23 MB )
[11/20 15:52:48    564s] (I)      Reset routing kernel
[11/20 15:52:48    564s] (I)      Started Global Routing ( Curr Mem: 3.23 MB )
[11/20 15:52:48    564s] (I)      totalPins=29071  totalGlobalPin=28868 (99.30%)
[11/20 15:52:48    564s] (I)      ================= Net Group Info =================
[11/20 15:52:48    564s] (I)      +----+----------------+--------------+-----------+
[11/20 15:52:48    564s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/20 15:52:48    564s] (I)      +----+----------------+--------------+-----------+
[11/20 15:52:48    564s] (I)      |  1 |           8415 |      met2(2) |   met5(5) |
[11/20 15:52:48    564s] (I)      +----+----------------+--------------+-----------+
[11/20 15:52:48    564s] (I)      total 2D Cap : 4288443 = (1473535 H, 2814908 V)
[11/20 15:52:48    564s] (I)      total 2D Demand : 203 = (0 H, 203 V)
[11/20 15:52:48    564s] (I)      Adjusted 0 GCells for pin access
[11/20 15:52:48    564s] [NR-eGR] Layer group 1: route 8415 net(s) in layer range [2, 5]
[11/20 15:52:48    564s] (I)      
[11/20 15:52:48    564s] (I)      ============  Phase 1a Route ============
[11/20 15:52:48    564s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 32
[11/20 15:52:48    564s] (I)      Usage: 91445 = (45323 H, 46122 V) = (3.08% H, 1.64% V) = (1.876e+05um H, 1.909e+05um V)
[11/20 15:52:48    564s] (I)      
[11/20 15:52:48    564s] (I)      ============  Phase 1b Route ============
[11/20 15:52:48    565s] (I)      Usage: 91593 = (45365 H, 46228 V) = (3.08% H, 1.64% V) = (1.878e+05um H, 1.914e+05um V)
[11/20 15:52:48    565s] (I)      Overflow of layer group 1: 0.85% H + 0.00% V. EstWL: 3.791950e+05um
[11/20 15:52:48    565s] (I)      Congestion metric : 6.50%H 0.00%V, 6.50%HV
[11/20 15:52:48    565s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/20 15:52:48    565s] (I)      
[11/20 15:52:48    565s] (I)      ============  Phase 1c Route ============
[11/20 15:52:48    565s] (I)      Level2 Grid: 103 x 103
[11/20 15:52:48    565s] (I)      Usage: 91721 = (45427 H, 46294 V) = (3.08% H, 1.64% V) = (1.881e+05um H, 1.917e+05um V)
[11/20 15:52:48    565s] (I)      
[11/20 15:52:48    565s] (I)      ============  Phase 1d Route ============
[11/20 15:52:48    565s] (I)      Usage: 92093 = (45523 H, 46570 V) = (3.09% H, 1.65% V) = (1.885e+05um H, 1.928e+05um V)
[11/20 15:52:48    565s] (I)      
[11/20 15:52:48    565s] (I)      ============  Phase 1e Route ============
[11/20 15:52:48    565s] (I)      Usage: 92093 = (45523 H, 46570 V) = (3.09% H, 1.65% V) = (1.885e+05um H, 1.928e+05um V)
[11/20 15:52:48    565s] [NR-eGR] Early Global Route overflow of layer group 1: 0.84% H + 0.00% V. EstWL: 3.812650e+05um
[11/20 15:52:48    565s] (I)      
[11/20 15:52:48    565s] (I)      ============  Phase 1l Route ============
[11/20 15:52:48    565s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/20 15:52:48    565s] (I)      Layer  2:    1702802     46568         4      599355     1755333    (25.45%) 
[11/20 15:52:48    565s] (I)      Layer  3:    1278876     90958     10086      456513     1319153    (25.71%) 
[11/20 15:52:48    565s] (I)      Layer  4:    1120945     23055       427      556342     1204888    (31.59%) 
[11/20 15:52:48    565s] (I)      Layer  5:     199202      5895       199       94466      201479    (31.92%) 
[11/20 15:52:48    565s] (I)      Total:       4301825    166476     10716     1706674     4480852    (27.58%) 
[11/20 15:52:48    565s] (I)      
[11/20 15:52:48    565s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/20 15:52:48    565s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/20 15:52:48    565s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/20 15:52:48    565s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[11/20 15:52:48    565s] [NR-eGR] --------------------------------------------------------------------------------
[11/20 15:52:48    565s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/20 15:52:48    565s] [NR-eGR]    met2 ( 2)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/20 15:52:48    565s] [NR-eGR]    met3 ( 3)      3444( 1.77%)       489( 0.25%)        27( 0.01%)   ( 2.04%) 
[11/20 15:52:48    565s] [NR-eGR]    met4 ( 4)       245( 0.14%)         3( 0.00%)         0( 0.00%)   ( 0.14%) 
[11/20 15:52:48    565s] [NR-eGR]    met5 ( 5)       191( 0.11%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[11/20 15:52:48    565s] [NR-eGR] --------------------------------------------------------------------------------
[11/20 15:52:48    565s] [NR-eGR]        Total      3884( 0.52%)       492( 0.07%)        27( 0.00%)   ( 0.59%) 
[11/20 15:52:48    565s] [NR-eGR] 
[11/20 15:52:48    565s] (I)      Finished Global Routing ( CPU: 0.61 sec, Real: 0.27 sec, Curr Mem: 3.23 MB )
[11/20 15:52:48    565s] (I)      Updating congestion map
[11/20 15:52:48    565s] (I)      total 2D Cap : 4317963 = (1484121 H, 2833842 V)
[11/20 15:52:48    565s] [NR-eGR] Overflow after Early Global Route 1.57% H + 0.00% V
[11/20 15:52:48    565s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.74 sec, Real: 0.40 sec, Curr Mem: 3.22 MB )
[11/20 15:52:48    565s] Early Global Route congestion estimation runtime: 0.40 seconds, mem = 3346.5M
[11/20 15:52:48    565s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.750, REAL:0.404, MEM:3346.5M, EPOCH TIME: 1732114368.881784
[11/20 15:52:48    565s] OPERPROF: Starting HotSpotCal at level 1, MEM:3346.5M, EPOCH TIME: 1732114368.881832
[11/20 15:52:48    565s] [hotspot] +------------+---------------+---------------+
[11/20 15:52:48    565s] [hotspot] |            |   max hotspot | total hotspot |
[11/20 15:52:48    565s] [hotspot] +------------+---------------+---------------+
[11/20 15:52:48    565s] [hotspot] | normalized |        404.03 |        439.85 |
[11/20 15:52:48    565s] [hotspot] +------------+---------------+---------------+
[11/20 15:52:48    565s] Local HotSpot Analysis: normalized max congestion hotspot area = 404.03, normalized total congestion hotspot area = 439.85 (area is in unit of 4 std-cell row bins)
[11/20 15:52:48    565s] [hotspot] max/total 404.03/439.85, big hotspot (>10) total 428.49
[11/20 15:52:48    565s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/20 15:52:48    565s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:52:48    565s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/20 15:52:48    565s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:52:48    565s] [hotspot] |  1  |   863.74   996.22  1194.94  1459.90 |      414.48   |
[11/20 15:52:48    565s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:52:48    565s] [hotspot] |  2  |  1194.94  1261.18  1327.42  1393.66 |        9.80   |
[11/20 15:52:48    565s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:52:48    565s] [hotspot] |  3  |  1194.94  1062.46  1327.42  1194.94 |        9.19   |
[11/20 15:52:48    565s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:52:48    565s] [hotspot] |  4  |  1194.94   929.98  1327.42  1062.46 |        1.60   |
[11/20 15:52:48    565s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:52:48    565s] [hotspot] |  5  |   731.26  1194.94   863.74  1327.42 |        1.39   |
[11/20 15:52:48    565s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:52:48    565s] Top 5 hotspots total area: 436.47
[11/20 15:52:48    565s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.015, REAL:0.007, MEM:3346.5M, EPOCH TIME: 1732114368.888873
[11/20 15:52:48    565s] 
[11/20 15:52:48    565s] === incrementalPlace Internal Loop 1 ===
[11/20 15:52:48    565s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[11/20 15:52:48    565s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:3346.5M, EPOCH TIME: 1732114368.889603
[11/20 15:52:48    565s] Processing tracks to init pin-track alignment.
[11/20 15:52:48    565s] z: 2, totalTracks: 1
[11/20 15:52:48    565s] z: 4, totalTracks: 1
[11/20 15:52:48    565s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 15:52:48    565s] Cell fpga_top LLGs are deleted
[11/20 15:52:48    565s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:48    565s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:48    565s] # Building fpga_top llgBox search-tree.
[11/20 15:52:48    565s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3346.5M, EPOCH TIME: 1732114368.893064
[11/20 15:52:48    565s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:48    565s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:48    565s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3346.5M, EPOCH TIME: 1732114368.893160
[11/20 15:52:48    565s] Max number of tech site patterns supported in site array is 256.
[11/20 15:52:48    565s] Core basic site is CoreSite
[11/20 15:52:48    565s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 15:52:48    565s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 15:52:48    565s] Fast DP-INIT is on for default
[11/20 15:52:48    565s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 15:52:48    565s] Atter site array init, number of instance map data is 0.
[11/20 15:52:48    565s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.032, REAL:0.010, MEM:3346.5M, EPOCH TIME: 1732114368.902965
[11/20 15:52:48    565s] 
[11/20 15:52:48    565s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:52:48    565s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.035, REAL:0.013, MEM:3346.5M, EPOCH TIME: 1732114368.906550
[11/20 15:52:48    565s] OPERPROF:   Starting post-place ADS at level 2, MEM:3346.5M, EPOCH TIME: 1732114368.906598
[11/20 15:52:48    565s] ADSU 0.058 -> 0.058. site 1273888.000 -> 1273888.000. GS 33.120
[11/20 15:52:48    565s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.046, REAL:0.041, MEM:3346.5M, EPOCH TIME: 1732114368.947699
[11/20 15:52:48    565s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:3346.5M, EPOCH TIME: 1732114368.947893
[11/20 15:52:48    565s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:3346.5M, EPOCH TIME: 1732114368.948132
[11/20 15:52:48    565s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:3346.5M, EPOCH TIME: 1732114368.948161
[11/20 15:52:48    565s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.014, REAL:0.007, MEM:3346.5M, EPOCH TIME: 1732114368.954924
[11/20 15:52:48    565s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:3346.5M, EPOCH TIME: 1732114368.961329
[11/20 15:52:48    565s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:3346.5M, EPOCH TIME: 1732114368.961540
[11/20 15:52:48    565s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3346.5M, EPOCH TIME: 1732114368.961920
[11/20 15:52:48    565s] no activity file in design. spp won't run.
[11/20 15:52:48    565s] [spp] 0
[11/20 15:52:48    565s] [adp] 0:1:1:3
[11/20 15:52:48    565s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.001, REAL:0.001, MEM:3346.5M, EPOCH TIME: 1732114368.963129
[11/20 15:52:48    565s] SP #FI/SF FL/PI 0/0 8346/0
[11/20 15:52:48    565s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.111, REAL:0.074, MEM:3346.5M, EPOCH TIME: 1732114368.963908
[11/20 15:52:48    565s] PP off. flexM 0
[11/20 15:52:48    565s] OPERPROF: Starting CDPad at level 1, MEM:3346.5M, EPOCH TIME: 1732114368.975208
[11/20 15:52:48    565s] 3DP is on.
[11/20 15:52:48    565s] 3DP OF M2 0.000, M4 0.002. Diff 0, Offset 0
[11/20 15:52:48    565s] 3DP (1, 3) DPT Adjust 1. 0.904, 0.875, delta 0.029. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[11/20 15:52:49    566s] CDPadU 0.091 -> 0.113. R=0.058, N=8346, GS=4.140
[11/20 15:52:49    566s] OPERPROF: Finished CDPad at level 1, CPU:1.002, REAL:0.168, MEM:3362.0M, EPOCH TIME: 1732114369.142964
[11/20 15:52:49    566s] NP #FI/FS/SF FL/PI: 0/48/0 8346/0
[11/20 15:52:49    566s] no activity file in design. spp won't run.
[11/20 15:52:49    566s] 
[11/20 15:52:49    566s] AB Est...
[11/20 15:52:49    566s] OPERPROF: Starting NP-Place at level 1, MEM:3362.0M, EPOCH TIME: 1732114369.155753
[11/20 15:52:49    566s] OPERPROF: Finished NP-Place at level 1, CPU:0.098, REAL:0.034, MEM:3358.2M, EPOCH TIME: 1732114369.190003
[11/20 15:52:49    566s] Iteration  5: Skipped, with CDP Off
[11/20 15:52:49    566s] 
[11/20 15:52:49    566s] AB Est...
[11/20 15:52:49    566s] OPERPROF: Starting NP-Place at level 1, MEM:3390.2M, EPOCH TIME: 1732114369.196150
[11/20 15:52:49    566s] OPERPROF: Finished NP-Place at level 1, CPU:0.106, REAL:0.024, MEM:3358.2M, EPOCH TIME: 1732114369.220118
[11/20 15:52:49    566s] Iteration  6: Skipped, with CDP Off
[11/20 15:52:49    566s] 
[11/20 15:52:49    566s] AB Est...
[11/20 15:52:49    566s] OPERPROF: Starting NP-Place at level 1, MEM:3390.2M, EPOCH TIME: 1732114369.226132
[11/20 15:52:49    566s] OPERPROF: Finished NP-Place at level 1, CPU:0.105, REAL:0.024, MEM:3358.2M, EPOCH TIME: 1732114369.250105
[11/20 15:52:49    566s] Iteration  7: Skipped, with CDP Off
[11/20 15:52:49    566s] 
[11/20 15:52:49    566s] AB Est...
[11/20 15:52:49    566s] OPERPROF: Starting NP-Place at level 1, MEM:3390.2M, EPOCH TIME: 1732114369.256436
[11/20 15:52:49    567s] AB param 98.5% (8223/8346).
[11/20 15:52:49    567s] OPERPROF: Finished NP-Place at level 1, CPU:0.113, REAL:0.026, MEM:3358.2M, EPOCH TIME: 1732114369.282419
[11/20 15:52:49    567s] AB WA 0.99. HSB #SP 0
[11/20 15:52:49    567s] AB Full.
[11/20 15:52:49    567s] OPERPROF: Starting NP-Place at level 1, MEM:3486.2M, EPOCH TIME: 1732114369.319580
[11/20 15:52:49    569s] Iteration  8: Total net bbox = 2.670e+05 (1.42e+05 1.25e+05)
[11/20 15:52:49    569s]               Est.  stn bbox = 3.725e+05 (1.97e+05 1.76e+05)
[11/20 15:52:49    569s]               cpu = 0:00:01.8 real = 0:00:00.0 mem = 3730.2M
[11/20 15:52:49    569s] OPERPROF: Finished NP-Place at level 1, CPU:1.905, REAL:0.444, MEM:3634.2M, EPOCH TIME: 1732114369.763294
[11/20 15:52:49    569s] 
[11/20 15:52:49    569s] AB Est...
[11/20 15:52:49    569s] no activity file in design. spp won't run.
[11/20 15:52:49    569s] NP #FI/FS/SF FL/PI: 0/48/0 8346/0
[11/20 15:52:49    569s] no activity file in design. spp won't run.
[11/20 15:52:49    569s] OPERPROF: Starting NP-Place at level 1, MEM:3506.2M, EPOCH TIME: 1732114369.781973
[11/20 15:52:49    569s] AB param 95.7% (7985/8346).
[11/20 15:52:49    569s] OPERPROF: Finished NP-Place at level 1, CPU:0.091, REAL:0.024, MEM:3474.2M, EPOCH TIME: 1732114369.806172
[11/20 15:52:49    569s] AB WA 0.96. HSB #SP 0
[11/20 15:52:49    569s] AB Full.
[11/20 15:52:49    569s] OPERPROF: Starting NP-Place at level 1, MEM:3602.2M, EPOCH TIME: 1732114369.833563
[11/20 15:52:50    572s] Iteration  9: Total net bbox = 2.718e+05 (1.45e+05 1.26e+05)
[11/20 15:52:50    572s]               Est.  stn bbox = 3.785e+05 (2.02e+05 1.77e+05)
[11/20 15:52:50    572s]               cpu = 0:00:02.8 real = 0:00:01.0 mem = 3730.2M
[11/20 15:52:50    572s] OPERPROF: Finished NP-Place at level 1, CPU:2.919, REAL:0.587, MEM:3634.2M, EPOCH TIME: 1732114370.420894
[11/20 15:52:50    572s] Legalizing MH Cells... 0 / 0 (level 7)
[11/20 15:52:50    572s] MH packer: No MH instances from GP
[11/20 15:52:50    572s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3506.2M, DRC: 0)
[11/20 15:52:50    572s] 0 (out of 0) MH cells were successfully legalized.
[11/20 15:52:50    572s] Legalizing MH Cells... 0 / 0 (level 100)
[11/20 15:52:50    572s] MH packer: No MH instances from GP
[11/20 15:52:50    572s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3506.2M, DRC: 0)
[11/20 15:52:50    572s] 0 (out of 0) MH cells were successfully legalized.
[11/20 15:52:50    572s] no activity file in design. spp won't run.
[11/20 15:52:50    572s] NP #FI/FS/SF FL/PI: 0/48/0 8346/0
[11/20 15:52:50    572s] no activity file in design. spp won't run.
[11/20 15:52:50    572s] OPERPROF: Starting NP-Place at level 1, MEM:3602.2M, EPOCH TIME: 1732114370.460986
[11/20 15:52:50    572s] Starting Early Global Route supply map. mem = 3603.2M
[11/20 15:52:50    572s] (I)      Initializing eGR engine (regular)
[11/20 15:52:50    572s] Set min layer with default ( 2 )
[11/20 15:52:50    572s] Set max layer with default ( 127 )
[11/20 15:52:50    572s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:52:50    572s] Min route layer (adjusted) = 2
[11/20 15:52:50    572s] Max route layer (adjusted) = 5
[11/20 15:52:50    572s] (I)      Initializing eGR engine (regular)
[11/20 15:52:50    572s] Set min layer with default ( 2 )
[11/20 15:52:50    572s] Set max layer with default ( 127 )
[11/20 15:52:50    572s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:52:50    572s] Min route layer (adjusted) = 2
[11/20 15:52:50    572s] Max route layer (adjusted) = 5
[11/20 15:52:50    572s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.50 MB )
[11/20 15:52:50    572s] (I)      Running eGR Regular flow
[11/20 15:52:50    572s] (I)      # wire layers (front) : 6
[11/20 15:52:50    572s] (I)      # wire layers (back)  : 0
[11/20 15:52:50    572s] (I)      min wire layer : 1
[11/20 15:52:50    572s] (I)      max wire layer : 5
[11/20 15:52:50    572s] (I)      # cut layers (front) : 5
[11/20 15:52:50    572s] (I)      # cut layers (back)  : 0
[11/20 15:52:50    572s] (I)      min cut layer : 1
[11/20 15:52:50    572s] (I)      max cut layer : 4
[11/20 15:52:50    572s] (I)      ================================ Layers ================================
[11/20 15:52:50    572s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:52:50    572s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/20 15:52:50    572s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:52:50    572s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/20 15:52:50    572s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/20 15:52:50    572s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 15:52:50    572s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/20 15:52:50    572s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 15:52:50    572s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/20 15:52:50    572s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 15:52:50    572s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/20 15:52:50    572s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 15:52:50    572s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/20 15:52:50    572s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/20 15:52:50    572s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:52:50    572s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/20 15:52:50    572s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/20 15:52:50    572s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:52:50    572s] Finished Early Global Route supply map. mem = 3652.1M
[11/20 15:52:53    587s] Iteration 10: Total net bbox = 2.894e+05 (1.53e+05 1.36e+05)
[11/20 15:52:53    587s]               Est.  stn bbox = 3.960e+05 (2.09e+05 1.87e+05)
[11/20 15:52:53    587s]               cpu = 0:00:14.7 real = 0:00:03.0 mem = 3758.1M
[11/20 15:52:58    611s] Iteration 11: Total net bbox = 3.017e+05 (1.59e+05 1.43e+05)
[11/20 15:52:58    611s]               Est.  stn bbox = 4.082e+05 (2.15e+05 1.93e+05)
[11/20 15:52:58    611s]               cpu = 0:00:24.0 real = 0:00:05.0 mem = 3894.4M
[11/20 15:52:58    611s] GP RA stats: MHOnly 0 nrInst 8346 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/20 15:52:58    613s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:3990.4M, EPOCH TIME: 1732114378.751667
[11/20 15:52:58    613s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:4002.4M, EPOCH TIME: 1732114378.751820
[11/20 15:52:58    613s] Iteration 12: Total net bbox = 3.009e+05 (1.58e+05 1.42e+05)
[11/20 15:52:58    613s]               Est.  stn bbox = 4.073e+05 (2.15e+05 1.93e+05)
[11/20 15:52:58    613s]               cpu = 0:00:02.0 real = 0:00:00.0 mem = 3894.4M
[11/20 15:52:58    613s] OPERPROF: Finished NP-Place at level 1, CPU:40.774, REAL:8.295, MEM:3766.4M, EPOCH TIME: 1732114378.755925
[11/20 15:52:58    613s] Legalizing MH Cells... 0 / 0 (level 8)
[11/20 15:52:58    613s] MH packer: No MH instances from GP
[11/20 15:52:58    613s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3638.4M, DRC: 0)
[11/20 15:52:58    613s] 0 (out of 0) MH cells were successfully legalized.
[11/20 15:52:58    613s] Move report: Congestion Driven Placement moves 8346 insts, mean move: 55.45 um, max move: 312.77 um 
[11/20 15:52:58    613s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/INVX1_60_): (1057.40, 1248.76) --> (1049.83, 943.56)
[11/20 15:52:58    613s] no activity file in design. spp won't run.
[11/20 15:52:58    613s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:3638.4M, EPOCH TIME: 1732114378.768218
[11/20 15:52:58    613s] Saved padding area to DB
[11/20 15:52:58    613s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:3638.4M, EPOCH TIME: 1732114378.768969
[11/20 15:52:58    613s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.012, REAL:0.012, MEM:3638.4M, EPOCH TIME: 1732114378.781271
[11/20 15:52:58    613s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3638.4M, EPOCH TIME: 1732114378.788835
[11/20 15:52:58    613s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 15:52:58    613s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.002, REAL:0.002, MEM:3638.4M, EPOCH TIME: 1732114378.790903
[11/20 15:52:58    613s] Cell fpga_top LLGs are deleted
[11/20 15:52:58    613s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:58    613s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:58    613s] # Resetting pin-track-align track data.
[11/20 15:52:58    613s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.027, REAL:0.024, MEM:3638.4M, EPOCH TIME: 1732114378.792510
[11/20 15:52:58    613s] 
[11/20 15:52:58    613s] Finished Incremental Placement (cpu=0:00:47.6, real=0:00:10.0, mem=3638.4M)
[11/20 15:52:58    613s] CongRepair sets shifter mode to gplace
[11/20 15:52:58    613s] TDRefine: refinePlace mode is spiral
[11/20 15:52:58    613s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3638.4M, EPOCH TIME: 1732114378.792649
[11/20 15:52:58    613s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3638.4M, EPOCH TIME: 1732114378.792680
[11/20 15:52:58    613s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3638.4M, EPOCH TIME: 1732114378.792723
[11/20 15:52:58    613s] Processing tracks to init pin-track alignment.
[11/20 15:52:58    613s] z: 2, totalTracks: 1
[11/20 15:52:58    613s] z: 4, totalTracks: 1
[11/20 15:52:58    613s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 15:52:58    613s] Cell fpga_top LLGs are deleted
[11/20 15:52:58    613s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:58    613s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:58    613s] # Building fpga_top llgBox search-tree.
[11/20 15:52:58    613s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3638.4M, EPOCH TIME: 1732114378.795862
[11/20 15:52:58    613s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:58    613s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:58    613s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3638.4M, EPOCH TIME: 1732114378.796084
[11/20 15:52:58    613s] Max number of tech site patterns supported in site array is 256.
[11/20 15:52:58    613s] Core basic site is CoreSite
[11/20 15:52:58    613s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 15:52:58    613s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 15:52:58    613s] Fast DP-INIT is on for default
[11/20 15:52:58    613s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 15:52:58    613s] Atter site array init, number of instance map data is 0.
[11/20 15:52:58    613s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.025, REAL:0.009, MEM:3638.4M, EPOCH TIME: 1732114378.805180
[11/20 15:52:58    613s] 
[11/20 15:52:58    613s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:52:58    613s] OPERPROF:         Starting CMU at level 5, MEM:3638.4M, EPOCH TIME: 1732114378.807752
[11/20 15:52:58    613s] OPERPROF:         Finished CMU at level 5, CPU:0.002, REAL:0.001, MEM:3638.4M, EPOCH TIME: 1732114378.808463
[11/20 15:52:58    613s] 
[11/20 15:52:58    613s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 15:52:58    613s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.032, REAL:0.014, MEM:3638.4M, EPOCH TIME: 1732114378.809716
[11/20 15:52:58    613s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3638.4M, EPOCH TIME: 1732114378.809763
[11/20 15:52:58    613s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.001, MEM:3638.4M, EPOCH TIME: 1732114378.811076
[11/20 15:52:58    613s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3638.4MB).
[11/20 15:52:58    613s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.044, REAL:0.025, MEM:3638.4M, EPOCH TIME: 1732114378.817590
[11/20 15:52:58    613s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.044, REAL:0.025, MEM:3638.4M, EPOCH TIME: 1732114378.817617
[11/20 15:52:58    613s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.654633.2
[11/20 15:52:58    613s] OPERPROF:   Starting Refine-Place at level 2, MEM:3638.4M, EPOCH TIME: 1732114378.817703
[11/20 15:52:58    613s] *** Starting refinePlace (0:10:13 mem=3638.4M) ***
[11/20 15:52:58    613s] Total net bbox length = 3.215e+05 (1.693e+05 1.521e+05) (ext = 7.018e+04)
[11/20 15:52:58    613s] 
[11/20 15:52:58    613s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:52:58    613s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 15:52:58    613s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:52:58    613s] Set min layer with default ( 2 )
[11/20 15:52:58    613s] Set max layer with default ( 127 )
[11/20 15:52:58    613s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:52:58    613s] Min route layer (adjusted) = 2
[11/20 15:52:58    613s] Max route layer (adjusted) = 5
[11/20 15:52:58    613s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:52:58    613s] Set min layer with default ( 2 )
[11/20 15:52:58    613s] Set max layer with default ( 127 )
[11/20 15:52:58    613s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:52:58    613s] Min route layer (adjusted) = 2
[11/20 15:52:58    613s] Max route layer (adjusted) = 5
[11/20 15:52:58    613s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3638.4M, EPOCH TIME: 1732114378.832678
[11/20 15:52:58    613s] Starting refinePlace ...
[11/20 15:52:58    613s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:52:58    613s] Set min layer with default ( 2 )
[11/20 15:52:58    613s] Set max layer with default ( 127 )
[11/20 15:52:58    613s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:52:58    613s] Min route layer (adjusted) = 2
[11/20 15:52:58    613s] Max route layer (adjusted) = 5
[11/20 15:52:58    613s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:52:58    613s] Set min layer with default ( 2 )
[11/20 15:52:58    613s] Set max layer with default ( 127 )
[11/20 15:52:58    613s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:52:58    613s] Min route layer (adjusted) = 2
[11/20 15:52:58    613s] Max route layer (adjusted) = 5
[11/20 15:52:58    613s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3766.4M, EPOCH TIME: 1732114378.852316
[11/20 15:52:58    613s] DDP initSite1 nrRow 376 nrJob 376
[11/20 15:52:58    613s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3766.4M, EPOCH TIME: 1732114378.852386
[11/20 15:52:58    613s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.002, REAL:0.000, MEM:3766.4M, EPOCH TIME: 1732114378.852680
[11/20 15:52:58    613s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3766.4M, EPOCH TIME: 1732114378.852719
[11/20 15:52:58    613s] DDP markSite nrRow 376 nrJob 376
[11/20 15:52:58    613s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.003, REAL:0.000, MEM:3766.4M, EPOCH TIME: 1732114378.853218
[11/20 15:52:58    613s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.005, REAL:0.001, MEM:3766.4M, EPOCH TIME: 1732114378.853282
[11/20 15:52:58    613s]   Spread Effort: high, standalone mode, useDDP on.
[11/20 15:52:58    613s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3638.4MB) @(0:10:13 - 0:10:13).
[11/20 15:52:58    613s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 15:52:58    613s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3638.4M, EPOCH TIME: 1732114378.856603
[11/20 15:52:58    613s] Tweakage: fix icg 1, fix clk 0.
[11/20 15:52:58    613s] Tweakage: density cost 0, scale 0.4.
[11/20 15:52:58    613s] Tweakage: activity cost 0, scale 1.0.
[11/20 15:52:58    613s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3734.4M, EPOCH TIME: 1732114378.868920
[11/20 15:52:58    613s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:3734.4M, EPOCH TIME: 1732114378.873697
[11/20 15:52:58    613s] Tweakage perm 255 insts, flip 3676 insts.
[11/20 15:52:58    613s] Tweakage perm 41 insts, flip 284 insts.
[11/20 15:52:58    613s] Tweakage perm 11 insts, flip 25 insts.
[11/20 15:52:58    613s] Tweakage perm 4 insts, flip 8 insts.
[11/20 15:52:59    613s] Tweakage perm 134 insts, flip 774 insts.
[11/20 15:52:59    613s] Tweakage perm 11 insts, flip 76 insts.
[11/20 15:52:59    613s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.546, REAL:0.421, MEM:4620.4M, EPOCH TIME: 1732114379.294739
[11/20 15:52:59    613s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.553, REAL:0.428, MEM:4620.4M, EPOCH TIME: 1732114379.296780
[11/20 15:52:59    613s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.601, REAL:0.474, MEM:3507.4M, EPOCH TIME: 1732114379.330359
[11/20 15:52:59    613s] Move report: Congestion aware Tweak moves 6436 insts, mean move: 1.34 um, max move: 30.57 um 
[11/20 15:52:59    613s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_5/g102): (1207.33, 1131.74) --> (1236.80, 1132.84)
[11/20 15:52:59    613s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.6, real=0:00:01.0, mem=3507.4mb) @(0:10:13 - 0:10:14).
[11/20 15:52:59    613s] 
[11/20 15:52:59    613s] Running Spiral MT with 8 threads  fetchWidth=324 
[11/20 15:52:59    614s] Move report: legalization moves 1911 insts, mean move: 1.03 um, max move: 2.48 um spiral
[11/20 15:52:59    614s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g46): (862.34, 1288.06) --> (861.90, 1286.02)
[11/20 15:52:59    614s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/20 15:52:59    614s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/20 15:52:59    614s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=3475.4MB) @(0:10:14 - 0:10:14).
[11/20 15:52:59    614s] Move report: Detail placement moves 8346 insts, mean move: 1.27 um, max move: 30.57 um 
[11/20 15:52:59    614s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_5/g102): (1207.33, 1131.74) --> (1236.80, 1132.84)
[11/20 15:52:59    614s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 3475.4MB
[11/20 15:52:59    614s] Statistics of distance of Instance movement in refine placement:
[11/20 15:52:59    614s]   maximum (X+Y) =        30.57 um
[11/20 15:52:59    614s]   inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_5/g102) with max move: (1207.33, 1131.74) -> (1236.8, 1132.84)
[11/20 15:52:59    614s]   mean    (X+Y) =         1.27 um
[11/20 15:52:59    614s] Summary Report:
[11/20 15:52:59    614s] Instances move: 8346 (out of 8346 movable)
[11/20 15:52:59    614s] Instances flipped: 0
[11/20 15:52:59    614s] Mean displacement: 1.27 um
[11/20 15:52:59    614s] Max displacement: 30.57 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_5/g102) (1207.33, 1131.74) -> (1236.8, 1132.84)
[11/20 15:52:59    614s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: MX2X1
[11/20 15:52:59    614s] Total instances moved : 8346
[11/20 15:52:59    614s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.942, REAL:0.654, MEM:3475.4M, EPOCH TIME: 1732114379.486269
[11/20 15:52:59    614s] Total net bbox length = 3.129e+05 (1.608e+05 1.521e+05) (ext = 7.022e+04)
[11/20 15:52:59    614s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3475.4MB
[11/20 15:52:59    614s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=3475.4MB) @(0:10:13 - 0:10:14).
[11/20 15:52:59    614s] *** Finished refinePlace (0:10:14 mem=3475.4M) ***
[11/20 15:52:59    614s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.654633.2
[11/20 15:52:59    614s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.963, REAL:0.674, MEM:3475.4M, EPOCH TIME: 1732114379.492158
[11/20 15:52:59    614s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3475.4M, EPOCH TIME: 1732114379.492267
[11/20 15:52:59    614s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8346).
[11/20 15:52:59    614s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:59    614s] Cell fpga_top LLGs are deleted
[11/20 15:52:59    614s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:59    614s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:52:59    614s] # Resetting pin-track-align track data.
[11/20 15:52:59    614s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.018, REAL:0.011, MEM:3494.4M, EPOCH TIME: 1732114379.502925
[11/20 15:52:59    614s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:1.025, REAL:0.710, MEM:3494.4M, EPOCH TIME: 1732114379.503008
[11/20 15:52:59    614s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3494.4M, EPOCH TIME: 1732114379.503142
[11/20 15:52:59    614s] Starting Early Global Route congestion estimation: mem = 3494.4M
[11/20 15:52:59    614s] (I)      Initializing eGR engine (regular)
[11/20 15:52:59    614s] Set min layer with default ( 2 )
[11/20 15:52:59    614s] Set max layer with default ( 127 )
[11/20 15:52:59    614s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:52:59    614s] Min route layer (adjusted) = 2
[11/20 15:52:59    614s] Max route layer (adjusted) = 5
[11/20 15:52:59    614s] (I)      Initializing eGR engine (regular)
[11/20 15:52:59    614s] Set min layer with default ( 2 )
[11/20 15:52:59    614s] Set max layer with default ( 127 )
[11/20 15:52:59    614s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:52:59    614s] Min route layer (adjusted) = 2
[11/20 15:52:59    614s] Max route layer (adjusted) = 5
[11/20 15:52:59    614s] (I)      Started Early Global Route kernel ( Curr Mem: 3.35 MB )
[11/20 15:52:59    614s] (I)      Running eGR Regular flow
[11/20 15:52:59    614s] (I)      # wire layers (front) : 6
[11/20 15:52:59    614s] (I)      # wire layers (back)  : 0
[11/20 15:52:59    614s] (I)      min wire layer : 1
[11/20 15:52:59    614s] (I)      max wire layer : 5
[11/20 15:52:59    614s] (I)      # cut layers (front) : 5
[11/20 15:52:59    614s] (I)      # cut layers (back)  : 0
[11/20 15:52:59    614s] (I)      min cut layer : 1
[11/20 15:52:59    614s] (I)      max cut layer : 4
[11/20 15:52:59    614s] (I)      ================================ Layers ================================
[11/20 15:52:59    614s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:52:59    614s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/20 15:52:59    614s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:52:59    614s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/20 15:52:59    614s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/20 15:52:59    614s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 15:52:59    614s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/20 15:52:59    614s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 15:52:59    614s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/20 15:52:59    614s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 15:52:59    614s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/20 15:52:59    614s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 15:52:59    614s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/20 15:52:59    614s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/20 15:52:59    614s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:52:59    614s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/20 15:52:59    614s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/20 15:52:59    614s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:52:59    614s] (I)      Started Import and model ( Curr Mem: 3.35 MB )
[11/20 15:52:59    614s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:52:59    614s] (I)      == Non-default Options ==
[11/20 15:52:59    614s] (I)      Maximum routing layer                              : 5
[11/20 15:52:59    614s] (I)      Top routing layer                                  : 5
[11/20 15:52:59    614s] (I)      Number of threads                                  : 8
[11/20 15:52:59    614s] (I)      Route tie net to shape                             : auto
[11/20 15:52:59    614s] (I)      Use non-blocking free Dbs wires                    : false
[11/20 15:52:59    614s] (I)      Method to set GCell size                           : row
[11/20 15:52:59    614s] (I)      Tie hi/lo max distance                             : 41.400000
[11/20 15:52:59    614s] (I)      Counted 17053 PG shapes. eGR will not process PG shapes layer by layer.
[11/20 15:52:59    614s] (I)      ============== Pin Summary ==============
[11/20 15:52:59    614s] (I)      +-------+--------+---------+------------+
[11/20 15:52:59    614s] (I)      | Layer | # pins | % total |      Group |
[11/20 15:52:59    614s] (I)      +-------+--------+---------+------------+
[11/20 15:52:59    614s] (I)      |     1 |  30358 |   99.27 |        Pin |
[11/20 15:52:59    614s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/20 15:52:59    614s] (I)      |     3 |    192 |    0.63 | Pin access |
[11/20 15:52:59    614s] (I)      |     4 |      0 |    0.00 |      Other |
[11/20 15:52:59    614s] (I)      |     5 |     32 |    0.10 |      Other |
[11/20 15:52:59    614s] (I)      +-------+--------+---------+------------+
[11/20 15:52:59    614s] (I)      Use row-based GCell size
[11/20 15:52:59    614s] (I)      Use row-based GCell align
[11/20 15:52:59    614s] (I)      layer 0 area = 83000
[11/20 15:52:59    614s] (I)      layer 1 area = 67600
[11/20 15:52:59    614s] (I)      layer 2 area = 240000
[11/20 15:52:59    614s] (I)      layer 3 area = 240000
[11/20 15:52:59    614s] (I)      layer 4 area = 4000000
[11/20 15:52:59    614s] (I)      GCell unit size   : 4140
[11/20 15:52:59    614s] (I)      GCell multiplier  : 1
[11/20 15:52:59    614s] (I)      GCell row height  : 4140
[11/20 15:52:59    614s] (I)      Actual row height : 4140
[11/20 15:52:59    614s] (I)      GCell align ref   : 280000 280000
[11/20 15:52:59    614s] [NR-eGR] Track table information for default rule: 
[11/20 15:52:59    614s] [NR-eGR] met1 has single uniform track structure
[11/20 15:52:59    614s] [NR-eGR] met2 has single uniform track structure
[11/20 15:52:59    614s] [NR-eGR] met3 has single uniform track structure
[11/20 15:52:59    614s] [NR-eGR] met4 has single uniform track structure
[11/20 15:52:59    614s] [NR-eGR] met5 has single uniform track structure
[11/20 15:52:59    614s] (I)      =============== Default via ===============
[11/20 15:52:59    614s] (I)      +---+------------------+------------------+
[11/20 15:52:59    614s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/20 15:52:59    614s] (I)      +---+------------------+------------------+
[11/20 15:52:59    614s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/20 15:52:59    614s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/20 15:52:59    614s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/20 15:52:59    614s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/20 15:52:59    614s] (I)      +---+------------------+------------------+
[11/20 15:52:59    614s] [NR-eGR] Read 26534 PG shapes
[11/20 15:52:59    614s] [NR-eGR] Read 0 clock shapes
[11/20 15:52:59    614s] [NR-eGR] Read 0 other shapes
[11/20 15:52:59    614s] [NR-eGR] #Routing Blockages  : 0
[11/20 15:52:59    614s] [NR-eGR] #Instance Blockages : 9014
[11/20 15:52:59    614s] [NR-eGR] #PG Blockages       : 26534
[11/20 15:52:59    614s] [NR-eGR] #Halo Blockages     : 0
[11/20 15:52:59    614s] [NR-eGR] #Boundary Blockages : 0
[11/20 15:52:59    614s] [NR-eGR] #Clock Blockages    : 0
[11/20 15:52:59    614s] [NR-eGR] #Other Blockages    : 0
[11/20 15:52:59    614s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/20 15:52:59    614s] (I)      Custom ignore net properties:
[11/20 15:52:59    614s] (I)      1 : NotLegal
[11/20 15:52:59    614s] (I)      Default ignore net properties:
[11/20 15:52:59    614s] (I)      1 : Special
[11/20 15:52:59    614s] (I)      2 : Analog
[11/20 15:52:59    614s] (I)      3 : Fixed
[11/20 15:52:59    614s] (I)      4 : Skipped
[11/20 15:52:59    614s] (I)      5 : MixedSignal
[11/20 15:52:59    614s] (I)      Prerouted net properties:
[11/20 15:52:59    614s] (I)      1 : NotLegal
[11/20 15:52:59    614s] (I)      2 : Special
[11/20 15:52:59    614s] (I)      3 : Analog
[11/20 15:52:59    614s] (I)      4 : Fixed
[11/20 15:52:59    614s] (I)      5 : Skipped
[11/20 15:52:59    614s] (I)      6 : MixedSignal
[11/20 15:52:59    614s] [NR-eGR] Early global route reroute all routable nets
[11/20 15:52:59    614s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/20 15:52:59    614s] [NR-eGR] Read 8447 nets ( ignored 0 )
[11/20 15:52:59    614s] (I)        Front-side 8447 ( ignored 0 )
[11/20 15:52:59    614s] (I)        Back-side  0 ( ignored 0 )
[11/20 15:52:59    614s] (I)        Both-side  0 ( ignored 0 )
[11/20 15:52:59    614s] (I)      early_global_route_priority property id does not exist.
[11/20 15:52:59    614s] (I)      Read Num Blocks=35548  Num Prerouted Wires=0  Num CS=0
[11/20 15:52:59    614s] (I)      Layer 1 (V) : #blockages 10781 : #preroutes 0
[11/20 15:52:59    614s] (I)      Layer 2 (H) : #blockages 14546 : #preroutes 0
[11/20 15:52:59    614s] (I)      Layer 3 (V) : #blockages 8333 : #preroutes 0
[11/20 15:52:59    614s] (I)      Layer 4 (H) : #blockages 1888 : #preroutes 0
[11/20 15:52:59    614s] (I)      Number of ignored nets                =      0
[11/20 15:52:59    614s] (I)      Number of connected nets              =      0
[11/20 15:52:59    614s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/20 15:52:59    614s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/20 15:52:59    614s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/20 15:52:59    614s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/20 15:52:59    614s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/20 15:52:59    614s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/20 15:52:59    614s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/20 15:52:59    614s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/20 15:52:59    614s] (I)      Ndr track 0 does not exist
[11/20 15:52:59    614s] (I)      ---------------------Grid Graph Info--------------------
[11/20 15:52:59    614s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/20 15:52:59    614s] (I)      Core area           : (280000, 280000) - (1838665, 1838665)
[11/20 15:52:59    614s] (I)      Site width          :   460  (dbu)
[11/20 15:52:59    614s] (I)      Row height          :  4140  (dbu)
[11/20 15:52:59    614s] (I)      GCell row height    :  4140  (dbu)
[11/20 15:52:59    614s] (I)      GCell width         :  4140  (dbu)
[11/20 15:52:59    614s] (I)      GCell height        :  4140  (dbu)
[11/20 15:52:59    614s] (I)      Grid                :   512   512     5
[11/20 15:52:59    614s] (I)      Layer numbers       :     1     2     3     4     5
[11/20 15:52:59    614s] (I)      Vertical capacity   :     0  4140     0  4140     0
[11/20 15:52:59    614s] (I)      Horizontal capacity :     0     0  4140     0  4140
[11/20 15:52:59    614s] (I)      Default wire width  :   140   140   300   300  1600
[11/20 15:52:59    614s] (I)      Default wire space  :   140   140   300   300  1600
[11/20 15:52:59    614s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/20 15:52:59    614s] (I)      Default pitch size  :   280   460   610   615  3660
[11/20 15:52:59    614s] (I)      First track coord   :   320   320   620   790  1840
[11/20 15:52:59    614s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[11/20 15:52:59    614s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/20 15:52:59    614s] (I)      Num of masks        :     1     1     1     1     1
[11/20 15:52:59    614s] (I)      Num of trim masks   :     0     0     0     0     0
[11/20 15:52:59    614s] (I)      --------------------------------------------------------
[11/20 15:52:59    614s] 
[11/20 15:52:59    614s] [NR-eGR] ============ Routing rule table ============
[11/20 15:52:59    614s] [NR-eGR] Rule id: 0  Nets: 8415
[11/20 15:52:59    614s] [NR-eGR] ========================================
[11/20 15:52:59    614s] [NR-eGR] 
[11/20 15:52:59    614s] (I)      ======== NDR :  =========
[11/20 15:52:59    614s] (I)      +--------------+--------+
[11/20 15:52:59    614s] (I)      |           ID |      0 |
[11/20 15:52:59    614s] (I)      |         Name |        |
[11/20 15:52:59    614s] (I)      |      Default |    yes |
[11/20 15:52:59    614s] (I)      |  Clk Special |     no |
[11/20 15:52:59    614s] (I)      | Hard spacing |     no |
[11/20 15:52:59    614s] (I)      |    NDR track | (none) |
[11/20 15:52:59    614s] (I)      |      NDR via | (none) |
[11/20 15:52:59    614s] (I)      |  Extra space |      0 |
[11/20 15:52:59    614s] (I)      |      Shields |      0 |
[11/20 15:52:59    614s] (I)      |   Demand (H) |      1 |
[11/20 15:52:59    614s] (I)      |   Demand (V) |      1 |
[11/20 15:52:59    614s] (I)      |        #Nets |   8415 |
[11/20 15:52:59    614s] (I)      +--------------+--------+
[11/20 15:52:59    614s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:52:59    614s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/20 15:52:59    614s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:52:59    614s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/20 15:52:59    614s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/20 15:52:59    614s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/20 15:52:59    614s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/20 15:52:59    614s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:52:59    614s] (I)      =============== Blocked Tracks ===============
[11/20 15:52:59    614s] (I)      +-------+---------+----------+---------------+
[11/20 15:52:59    614s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/20 15:52:59    614s] (I)      +-------+---------+----------+---------------+
[11/20 15:52:59    614s] (I)      |     1 |       0 |        0 |         0.00% |
[11/20 15:52:59    614s] (I)      |     2 | 2357760 |   763000 |        32.36% |
[11/20 15:52:59    614s] (I)      |     3 | 1777664 |   511103 |        28.75% |
[11/20 15:52:59    614s] (I)      |     4 | 1763328 |   649576 |        36.84% |
[11/20 15:52:59    614s] (I)      |     5 |  296448 |    98552 |        33.24% |
[11/20 15:52:59    614s] (I)      +-------+---------+----------+---------------+
[11/20 15:52:59    614s] (I)      Finished Import and model ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 3.38 MB )
[11/20 15:52:59    614s] (I)      Reset routing kernel
[11/20 15:52:59    614s] (I)      Started Global Routing ( Curr Mem: 3.38 MB )
[11/20 15:52:59    614s] (I)      totalPins=29071  totalGlobalPin=28948 (99.58%)
[11/20 15:52:59    614s] (I)      ================= Net Group Info =================
[11/20 15:52:59    614s] (I)      +----+----------------+--------------+-----------+
[11/20 15:52:59    614s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/20 15:52:59    614s] (I)      +----+----------------+--------------+-----------+
[11/20 15:52:59    614s] (I)      |  1 |           8415 |      met2(2) |   met5(5) |
[11/20 15:52:59    614s] (I)      +----+----------------+--------------+-----------+
[11/20 15:52:59    614s] (I)      total 2D Cap : 4288443 = (1473535 H, 2814908 V)
[11/20 15:52:59    614s] (I)      total 2D Demand : 123 = (0 H, 123 V)
[11/20 15:52:59    614s] (I)      Adjusted 0 GCells for pin access
[11/20 15:52:59    614s] [NR-eGR] Layer group 1: route 8415 net(s) in layer range [2, 5]
[11/20 15:52:59    614s] (I)      
[11/20 15:52:59    614s] (I)      ============  Phase 1a Route ============
[11/20 15:52:59    614s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 32
[11/20 15:52:59    614s] (I)      Usage: 102105 = (49972 H, 52133 V) = (3.39% H, 1.85% V) = (2.069e+05um H, 2.158e+05um V)
[11/20 15:52:59    614s] (I)      
[11/20 15:52:59    614s] (I)      ============  Phase 1b Route ============
[11/20 15:52:59    614s] (I)      Usage: 102263 = (50025 H, 52238 V) = (3.39% H, 1.86% V) = (2.071e+05um H, 2.163e+05um V)
[11/20 15:52:59    614s] (I)      Overflow of layer group 1: 0.43% H + 0.00% V. EstWL: 4.233688e+05um
[11/20 15:52:59    614s] (I)      Congestion metric : 2.81%H 0.00%V, 2.81%HV
[11/20 15:52:59    614s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/20 15:52:59    614s] (I)      
[11/20 15:52:59    614s] (I)      ============  Phase 1c Route ============
[11/20 15:52:59    614s] (I)      Level2 Grid: 103 x 103
[11/20 15:52:59    614s] (I)      Usage: 102391 = (50087 H, 52304 V) = (3.40% H, 1.86% V) = (2.074e+05um H, 2.165e+05um V)
[11/20 15:52:59    614s] (I)      
[11/20 15:52:59    614s] (I)      ============  Phase 1d Route ============
[11/20 15:52:59    614s] (I)      Usage: 102603 = (50087 H, 52516 V) = (3.40% H, 1.87% V) = (2.074e+05um H, 2.174e+05um V)
[11/20 15:52:59    614s] (I)      
[11/20 15:52:59    614s] (I)      ============  Phase 1e Route ============
[11/20 15:52:59    614s] (I)      Usage: 102603 = (50087 H, 52516 V) = (3.40% H, 1.87% V) = (2.074e+05um H, 2.174e+05um V)
[11/20 15:52:59    614s] [NR-eGR] Early Global Route overflow of layer group 1: 0.38% H + 0.00% V. EstWL: 4.247764e+05um
[11/20 15:52:59    614s] (I)      
[11/20 15:52:59    614s] (I)      ============  Phase 1l Route ============
[11/20 15:52:59    614s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/20 15:52:59    614s] (I)      Layer  2:    1702802     51856         1      599355     1755333    (25.45%) 
[11/20 15:52:59    614s] (I)      Layer  3:    1278876     97364      6922      456513     1319153    (25.71%) 
[11/20 15:52:59    614s] (I)      Layer  4:    1120945     25277       393      556342     1204888    (31.59%) 
[11/20 15:52:59    614s] (I)      Layer  5:     199202      5672        70       94466      201479    (31.92%) 
[11/20 15:52:59    614s] (I)      Total:       4301825    180169      7386     1706674     4480852    (27.58%) 
[11/20 15:52:59    614s] (I)      
[11/20 15:52:59    614s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/20 15:52:59    614s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/20 15:52:59    614s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/20 15:52:59    614s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[11/20 15:52:59    614s] [NR-eGR] --------------------------------------------------------------------------------
[11/20 15:52:59    614s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/20 15:52:59    614s] [NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/20 15:52:59    614s] [NR-eGR]    met3 ( 3)      2930( 1.51%)       228( 0.12%)         4( 0.00%)   ( 1.63%) 
[11/20 15:52:59    614s] [NR-eGR]    met4 ( 4)       221( 0.12%)         2( 0.00%)         0( 0.00%)   ( 0.12%) 
[11/20 15:52:59    614s] [NR-eGR]    met5 ( 5)        66( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[11/20 15:52:59    614s] [NR-eGR] --------------------------------------------------------------------------------
[11/20 15:52:59    614s] [NR-eGR]        Total      3218( 0.43%)       230( 0.03%)         4( 0.00%)   ( 0.46%) 
[11/20 15:52:59    614s] [NR-eGR] 
[11/20 15:52:59    614s] (I)      Finished Global Routing ( CPU: 0.56 sec, Real: 0.26 sec, Curr Mem: 3.37 MB )
[11/20 15:52:59    614s] (I)      Updating congestion map
[11/20 15:52:59    614s] (I)      total 2D Cap : 4317963 = (1484121 H, 2833842 V)
[11/20 15:52:59    614s] [NR-eGR] Overflow after Early Global Route 1.11% H + 0.00% V
[11/20 15:52:59    614s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.71 sec, Real: 0.40 sec, Curr Mem: 3.36 MB )
[11/20 15:52:59    614s] Early Global Route congestion estimation runtime: 0.41 seconds, mem = 3492.7M
[11/20 15:52:59    614s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.716, REAL:0.409, MEM:3492.7M, EPOCH TIME: 1732114379.911984
[11/20 15:52:59    614s] OPERPROF: Starting HotSpotCal at level 1, MEM:3492.7M, EPOCH TIME: 1732114379.912024
[11/20 15:52:59    614s] [hotspot] +------------+---------------+---------------+
[11/20 15:52:59    614s] [hotspot] |            |   max hotspot | total hotspot |
[11/20 15:52:59    614s] [hotspot] +------------+---------------+---------------+
[11/20 15:52:59    614s] [hotspot] | normalized |          2.43 |         21.16 |
[11/20 15:52:59    614s] [hotspot] +------------+---------------+---------------+
[11/20 15:52:59    614s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.43, normalized total congestion hotspot area = 21.16 (area is in unit of 4 std-cell row bins)
[11/20 15:52:59    614s] [hotspot] max/total 2.43/21.16, big hotspot (>10) total 0.00
[11/20 15:52:59    614s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/20 15:52:59    614s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:52:59    614s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/20 15:52:59    614s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:52:59    614s] [hotspot] |  1  |   996.22  1194.94  1128.70  1327.42 |        5.03   |
[11/20 15:52:59    614s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:52:59    614s] [hotspot] |  2  |  1128.70  1128.70  1261.18  1261.18 |        4.12   |
[11/20 15:52:59    614s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:52:59    614s] [hotspot] |  3  |  1062.46   863.74  1194.94   996.22 |        1.73   |
[11/20 15:52:59    614s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:52:59    614s] [hotspot] |  4  |   863.74   929.98   996.22  1062.46 |        1.21   |
[11/20 15:52:59    614s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:52:59    614s] [hotspot] |  5  |  1128.70  1393.66  1261.18  1526.14 |        1.21   |
[11/20 15:52:59    614s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:52:59    614s] Top 5 hotspots total area: 13.31
[11/20 15:52:59    614s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.014, REAL:0.007, MEM:3492.7M, EPOCH TIME: 1732114379.918824
[11/20 15:52:59    614s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3492.7M, EPOCH TIME: 1732114379.918875
[11/20 15:52:59    614s] Starting Early Global Route wiring: mem = 3492.7M
[11/20 15:52:59    614s] (I)      Running track assignment and export wires
[11/20 15:52:59    614s] (I)      Delete wires for 8415 nets 
[11/20 15:52:59    614s] (I)      ============= Track Assignment ============
[11/20 15:52:59    614s] (I)      Started Track Assignment (8T) ( Curr Mem: 3.36 MB )
[11/20 15:52:59    614s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[11/20 15:52:59    614s] (I)      Run Multi-thread track assignment
[11/20 15:53:00    615s] (I)      Finished Track Assignment (8T) ( CPU: 0.36 sec, Real: 0.08 sec, Curr Mem: 3.42 MB )
[11/20 15:53:00    615s] (I)      Started Export ( Curr Mem: 3.42 MB )
[11/20 15:53:00    615s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/20 15:53:00    615s] [NR-eGR] Total eGR-routed clock nets wire length: 19132um, number of vias: 4917
[11/20 15:53:00    615s] [NR-eGR] --------------------------------------------------------------------------
[11/20 15:53:00    615s] [NR-eGR]               Length (um)   Vias 
[11/20 15:53:00    615s] [NR-eGR] ---------------------------------
[11/20 15:53:00    615s] [NR-eGR]  met1  (1H)             0  28879 
[11/20 15:53:00    615s] [NR-eGR]  met2  (2V)        187846  41162 
[11/20 15:53:00    615s] [NR-eGR]  met3  (3H)        191794   8009 
[11/20 15:53:00    615s] [NR-eGR]  met4  (4V)         39724   6298 
[11/20 15:53:00    615s] [NR-eGR]  met5  (5H)         20916      0 
[11/20 15:53:00    615s] [NR-eGR] ---------------------------------
[11/20 15:53:00    615s] [NR-eGR]        Total       440280  84348 
[11/20 15:53:00    615s] [NR-eGR] --------------------------------------------------------------------------
[11/20 15:53:00    615s] [NR-eGR] Total half perimeter of net bounding box: 312918um
[11/20 15:53:00    615s] [NR-eGR] Total length: 440280um, number of vias: 84348
[11/20 15:53:00    615s] [NR-eGR] --------------------------------------------------------------------------
[11/20 15:53:00    615s] (I)      == Layer wire length by net rule ==
[11/20 15:53:00    615s] (I)                     Default 
[11/20 15:53:00    615s] (I)      -----------------------
[11/20 15:53:00    615s] (I)       met1  (1H)        0um 
[11/20 15:53:00    615s] (I)       met2  (2V)   187846um 
[11/20 15:53:00    615s] (I)       met3  (3H)   191794um 
[11/20 15:53:00    615s] (I)       met4  (4V)    39724um 
[11/20 15:53:00    615s] (I)       met5  (5H)    20916um 
[11/20 15:53:00    615s] (I)      -----------------------
[11/20 15:53:00    615s] (I)             Total  440280um 
[11/20 15:53:00    615s] (I)      == Layer via count by net rule ==
[11/20 15:53:00    615s] (I)                    Default 
[11/20 15:53:00    615s] (I)      ----------------------
[11/20 15:53:00    615s] (I)       met1  (1H)     28879 
[11/20 15:53:00    615s] (I)       met2  (2V)     41162 
[11/20 15:53:00    615s] (I)       met3  (3H)      8009 
[11/20 15:53:00    615s] (I)       met4  (4V)      6298 
[11/20 15:53:00    615s] (I)       met5  (5H)         0 
[11/20 15:53:00    615s] (I)      ----------------------
[11/20 15:53:00    615s] (I)             Total    84348 
[11/20 15:53:00    615s] (I)      Finished Export ( CPU: 0.08 sec, Real: 0.03 sec, Curr Mem: 3.43 MB )
[11/20 15:53:00    615s] eee: RC Grid Memory freed=86640
[11/20 15:53:00    615s] (I)      Global routing data unavailable, rerun eGR
[11/20 15:53:00    615s] (I)      Initializing eGR engine (regular)
[11/20 15:53:00    615s] Set min layer with default ( 2 )
[11/20 15:53:00    615s] Set max layer with default ( 127 )
[11/20 15:53:00    615s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:53:00    615s] Min route layer (adjusted) = 2
[11/20 15:53:00    615s] Max route layer (adjusted) = 5
[11/20 15:53:00    615s] Early Global Route wiring runtime: 0.12 seconds, mem = 3544.5M
[11/20 15:53:00    615s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.453, REAL:0.124, MEM:3544.5M, EPOCH TIME: 1732114380.043203
[11/20 15:53:00    615s] Tdgp not enabled or already been cleared! skip clearing
[11/20 15:53:00    615s] End of congRepair (cpu=0:00:50.6, real=0:00:12.0)
[11/20 15:53:00    615s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3544.5M, EPOCH TIME: 1732114380.044352
[11/20 15:53:00    615s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3544.5M, EPOCH TIME: 1732114380.044431
[11/20 15:53:00    615s] *** Finishing placeDesign default flow ***
[11/20 15:53:00    615s] **placeDesign ... cpu = 0: 2: 2, real = 0: 0:40, mem = 3490.5M **
[11/20 15:53:00    615s] Tdgp not enabled or already been cleared! skip clearing
[11/20 15:53:00    615s] 
[11/20 15:53:00    615s] *** Summary of all messages that are not suppressed in this session:
[11/20 15:53:00    615s] Severity  ID               Count  Summary                                  
[11/20 15:53:00    615s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/20 15:53:00    615s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[11/20 15:53:00    615s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[11/20 15:53:00    615s] WARNING   NRDB-741            10  Found shorts between two different ports...
[11/20 15:53:00    615s] WARNING   TA-112              20  A timing loop was found in the design. T...
[11/20 15:53:00    615s] WARNING   TA-146               1  A combinational timing loop(s) was found...
[11/20 15:53:00    615s] *** Message Summary: 35 warning(s), 0 error(s)
[11/20 15:53:00    615s] 
[11/20 15:53:00    615s] *** placeDesign #1 [finish] : cpu/real = 0:02:01.9/0:00:39.9 (3.1), totSession cpu/real = 0:10:15.4/1:17:13.2 (0.1), mem = 3490.5M
[11/20 15:53:00    615s] 
[11/20 15:53:00    615s] =============================================================================================
[11/20 15:53:00    615s]  Final TAT Report : placeDesign #1                                              22.33-s094_1
[11/20 15:53:00    615s] =============================================================================================
[11/20 15:53:00    615s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 15:53:00    615s] ---------------------------------------------------------------------------------------------
[11/20 15:53:00    615s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:53:00    615s] [ RefinePlace            ]      2   0:00:02.0  (   5.1 % )     0:00:02.0 /  0:00:02.9    1.4
[11/20 15:53:00    615s] [ DetailPlaceInit        ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.7
[11/20 15:53:00    615s] [ FullDelayCalc          ]      9   0:00:06.0  (  15.0 % )     0:00:06.0 /  0:00:12.3    2.0
[11/20 15:53:00    615s] [ TimingUpdate           ]     14   0:00:06.1  (  15.3 % )     0:00:06.1 /  0:00:15.7    2.6
[11/20 15:53:00    615s] [ MISC                   ]          0:00:25.7  (  64.4 % )     0:00:25.7 /  0:01:30.9    3.5
[11/20 15:53:00    615s] ---------------------------------------------------------------------------------------------
[11/20 15:53:00    615s]  placeDesign #1 TOTAL               0:00:39.9  ( 100.0 % )     0:00:39.9 /  0:02:01.9    3.1
[11/20 15:53:00    615s] ---------------------------------------------------------------------------------------------
[11/20 15:53:00    615s] 
[11/20 15:53:03    616s] <CMD> zoomBox 458.17600 1520.72400 559.21100 1224.35600
[11/20 15:53:05    616s] <CMD> zoomBox 475.50200 1438.92300 514.47500 1333.13800
[11/20 15:53:07    616s] <CMD> zoomBox 481.30700 1416.75700 517.23100 1365.54600
[11/20 15:53:08    616s] <CMD> zoomBox 495.45700 1384.41700 511.96000 1374.64900
[11/20 15:53:10    617s] <CMD> selectInst cby_0__1_/mux_right_ipin_6/INVX4_0_
[11/20 15:53:14    617s] <CMD> deselectAll
[11/20 15:53:14    617s] <CMD> selectInst cby_0__1_/mux_right_ipin_5/INVX4_0_
[11/20 15:53:15    617s] <CMD> fit
[11/20 15:53:41    621s] <CMD> zoomBox 239.26800 244.32000 1394.43000 -65.51900
[11/20 15:53:43    621s] <CMD> zoomBox 331.32900 -243.12000 1165.93400 504.03000
[11/20 15:53:44    621s] <CMD> zoomBox 368.09300 -171.69800 1077.50700 463.37900
[11/20 15:53:44    621s] <CMD> zoomBox 399.34200 -110.99000 1002.34400 428.82600
[11/20 15:53:45    621s] <CMD> zoomBox 288.07600 -327.14700 1269.96600 551.85400
[11/20 15:53:45    621s] <CMD> zoomBox 177.32800 -542.30000 1536.34600 674.31100
[11/20 15:53:46    621s] <CMD> zoomBox -73.43400 -1029.46300 2139.50000 951.58500
[11/20 15:53:47    621s] <CMD> zoomBox -323.03100 -1514.36300 2739.85300 1227.57200
[11/20 15:53:47    621s] <CMD> zoomBox -481.75800 -1822.72600 3121.63500 1403.08000
[11/20 15:53:48    622s] <CMD> zoomBox -306.25100 -1402.48600 2756.63400 1339.45000
[11/20 15:53:48    622s] <CMD> zoomBox -157.07000 -1045.28200 2446.38300 1285.36400
[11/20 15:53:49    622s] <CMD> fit
[11/20 15:55:12    631s] <CMD> deselectAll
[11/20 15:55:34    633s] <CMD> optDesign -preCTS
[11/20 15:55:34    633s] Executing: place_opt_design -opt
[11/20 15:55:34    633s] **INFO: User settings:
[11/20 15:55:34    633s] setDesignMode -process                              130
[11/20 15:55:34    633s] setExtractRCMode -coupling_c_th                     0.4
[11/20 15:55:34    633s] setExtractRCMode -engine                            preRoute
[11/20 15:55:34    633s] setExtractRCMode -relative_c_th                     1
[11/20 15:55:34    633s] setExtractRCMode -total_c_th                        0
[11/20 15:55:34    633s] setDelayCalMode -engine                             aae
[11/20 15:55:34    633s] setDelayCalMode -ignoreNetLoad                      false
[11/20 15:55:34    633s] setPlaceMode -maxRouteLayer                         {}
[11/20 15:55:34    633s] setPlaceMode -place_design_floorplan_mode           false
[11/20 15:55:34    633s] setPlaceMode -place_detail_check_route              false
[11/20 15:55:34    633s] setPlaceMode -place_detail_preserve_routing         true
[11/20 15:55:34    633s] setPlaceMode -place_detail_remove_affected_routing  false
[11/20 15:55:34    633s] setPlaceMode -place_detail_swap_eeq_cells           false
[11/20 15:55:34    633s] setPlaceMode -place_global_clock_gate_aware         true
[11/20 15:55:34    633s] setPlaceMode -place_global_cong_effort              auto
[11/20 15:55:34    633s] setPlaceMode -place_global_ignore_scan              true
[11/20 15:55:34    633s] setPlaceMode -place_global_ignore_spare             false
[11/20 15:55:34    633s] setPlaceMode -place_global_module_aware_spare       false
[11/20 15:55:34    633s] setPlaceMode -place_global_place_io_pins            false
[11/20 15:55:34    633s] setPlaceMode -place_global_reorder_scan             false
[11/20 15:55:34    633s] setPlaceMode -powerDriven                           false
[11/20 15:55:34    633s] setPlaceMode -timingDriven                          true
[11/20 15:55:34    633s] setAnalysisMode -clkSrcPath                         true
[11/20 15:55:34    633s] setAnalysisMode -clockPropagation                   sdcControl
[11/20 15:55:34    633s] setAnalysisMode -virtualIPO                         false
[11/20 15:55:34    633s] 
[11/20 15:55:34    633s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:10:33.5/1:19:47.6 (0.1), mem = 3494.6M
[11/20 15:55:34    633s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[11/20 15:55:34    633s] *** Starting GigaPlace ***
[11/20 15:55:34    633s] #optDebug: fT-E <X 2 3 1 0>
[11/20 15:55:34    633s] OPERPROF: Starting DPlace-Init at level 1, MEM:3494.6M, EPOCH TIME: 1732114534.743090
[11/20 15:55:34    633s] Processing tracks to init pin-track alignment.
[11/20 15:55:34    633s] z: 2, totalTracks: 1
[11/20 15:55:34    633s] z: 4, totalTracks: 1
[11/20 15:55:34    633s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 15:55:34    633s] Cell fpga_top LLGs are deleted
[11/20 15:55:34    633s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:34    633s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:34    633s] # Building fpga_top llgBox search-tree.
[11/20 15:55:34    633s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3488.2M, EPOCH TIME: 1732114534.751786
[11/20 15:55:34    633s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:34    633s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:34    633s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3488.2M, EPOCH TIME: 1732114534.752847
[11/20 15:55:34    633s] Max number of tech site patterns supported in site array is 256.
[11/20 15:55:34    633s] Core basic site is CoreSite
[11/20 15:55:34    633s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 15:55:34    633s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/20 15:55:34    633s] SiteArray: non-trimmed site array dimensions = 376 x 3388
[11/20 15:55:34    633s] SiteArray: use 6,737,920 bytes
[11/20 15:55:34    633s] SiteArray: current memory after site array memory allocation 3494.6M
[11/20 15:55:34    633s] SiteArray: FP blocked sites are writable
[11/20 15:55:34    633s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 15:55:34    633s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3494.6M, EPOCH TIME: 1732114534.773045
[11/20 15:55:34    633s] Process 14727 wires and vias for routing blockage analysis
[11/20 15:55:34    633s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.034, REAL:0.018, MEM:3494.6M, EPOCH TIME: 1732114534.790876
[11/20 15:55:34    633s] SiteArray: number of non floorplan blocked sites for llg default is 1273888
[11/20 15:55:34    633s] Atter site array init, number of instance map data is 0.
[11/20 15:55:34    633s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.403, REAL:0.080, MEM:3494.6M, EPOCH TIME: 1732114534.833044
[11/20 15:55:34    633s] 
[11/20 15:55:34    633s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:55:34    633s] OPERPROF:     Starting CMU at level 3, MEM:3494.6M, EPOCH TIME: 1732114534.837883
[11/20 15:55:34    633s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.001, MEM:3494.6M, EPOCH TIME: 1732114534.839217
[11/20 15:55:34    633s] 
[11/20 15:55:34    633s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 15:55:34    633s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.415, REAL:0.090, MEM:3494.6M, EPOCH TIME: 1732114534.841875
[11/20 15:55:34    633s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3494.6M, EPOCH TIME: 1732114534.841967
[11/20 15:55:34    633s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3494.6M, EPOCH TIME: 1732114534.842212
[11/20 15:55:34    633s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=3494.6MB).
[11/20 15:55:34    633s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.439, REAL:0.112, MEM:3494.6M, EPOCH TIME: 1732114534.855048
[11/20 15:55:34    633s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3494.6M, EPOCH TIME: 1732114534.855104
[11/20 15:55:34    633s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:34    633s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:34    634s] Cell fpga_top LLGs are deleted
[11/20 15:55:34    634s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:34    634s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:34    634s] # Resetting pin-track-align track data.
[11/20 15:55:34    634s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.035, REAL:0.015, MEM:3490.6M, EPOCH TIME: 1732114534.869938
[11/20 15:55:34    634s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:34.0/1:19:47.9 (0.1), mem = 3490.6M
[11/20 15:55:34    634s] VSMManager cleared!
[11/20 15:55:34    634s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:34.0/1:19:47.9 (0.1), mem = 3490.6M
[11/20 15:55:34    634s] 
[11/20 15:55:34    634s] =============================================================================================
[11/20 15:55:34    634s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         22.33-s094_1
[11/20 15:55:34    634s] =============================================================================================
[11/20 15:55:34    634s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 15:55:34    634s] ---------------------------------------------------------------------------------------------
[11/20 15:55:34    634s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:55:34    634s] ---------------------------------------------------------------------------------------------
[11/20 15:55:34    634s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:55:34    634s] ---------------------------------------------------------------------------------------------
[11/20 15:55:34    634s] 
[11/20 15:55:34    634s] Enable CTE adjustment.
[11/20 15:55:34    634s] Enable Layer aware incrSKP.
[11/20 15:55:34    634s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2477.9M, totSessionCpu=0:10:34 **
[11/20 15:55:34    634s] **WARN: (IMPOPT-576):	7 nets have unplaced terms. 
[11/20 15:55:34    634s] 
[11/20 15:55:34    634s] Active Setup views: VIEW_SETUP 
[11/20 15:55:34    634s] Info: 8 threads available for lower-level modules during optimization.
[11/20 15:55:34    634s] GigaOpt running with 8 threads.
[11/20 15:55:34    634s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:34.0/1:19:47.9 (0.1), mem = 3490.6M
[11/20 15:55:34    634s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/20 15:55:34    634s] OPERPROF: Starting DPlace-Init at level 1, MEM:3490.6M, EPOCH TIME: 1732114534.991612
[11/20 15:55:34    634s] Processing tracks to init pin-track alignment.
[11/20 15:55:34    634s] z: 2, totalTracks: 1
[11/20 15:55:34    634s] z: 4, totalTracks: 1
[11/20 15:55:34    634s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 15:55:34    634s] Cell fpga_top LLGs are deleted
[11/20 15:55:34    634s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:34    634s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:34    634s] # Building fpga_top llgBox search-tree.
[11/20 15:55:34    634s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3490.6M, EPOCH TIME: 1732114534.999003
[11/20 15:55:34    634s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:34    634s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:34    634s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3490.6M, EPOCH TIME: 1732114534.999549
[11/20 15:55:34    634s] Max number of tech site patterns supported in site array is 256.
[11/20 15:55:34    634s] Core basic site is CoreSite
[11/20 15:55:35    634s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 15:55:35    634s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 15:55:35    634s] Fast DP-INIT is on for default
[11/20 15:55:35    634s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 15:55:35    634s] Atter site array init, number of instance map data is 0.
[11/20 15:55:35    634s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.041, REAL:0.017, MEM:3490.6M, EPOCH TIME: 1732114535.016421
[11/20 15:55:35    634s] 
[11/20 15:55:35    634s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:55:35    634s] OPERPROF:     Starting CMU at level 3, MEM:3490.6M, EPOCH TIME: 1732114535.022322
[11/20 15:55:35    634s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3490.6M, EPOCH TIME: 1732114535.023249
[11/20 15:55:35    634s] 
[11/20 15:55:35    634s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 15:55:35    634s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.051, REAL:0.027, MEM:3490.6M, EPOCH TIME: 1732114535.026021
[11/20 15:55:35    634s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3490.6M, EPOCH TIME: 1732114535.026088
[11/20 15:55:35    634s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3490.6M, EPOCH TIME: 1732114535.026288
[11/20 15:55:35    634s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=3490.6MB).
[11/20 15:55:35    634s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.072, REAL:0.044, MEM:3490.6M, EPOCH TIME: 1732114535.035676
[11/20 15:55:35    634s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3490.6M, EPOCH TIME: 1732114535.035764
[11/20 15:55:35    634s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:35    634s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:35    634s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:35    634s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:35    634s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.033, REAL:0.012, MEM:3490.6M, EPOCH TIME: 1732114535.047640
[11/20 15:55:35    634s] eee: Trim Metal Layers: { }
[11/20 15:55:35    634s] eee: RC Grid Memory allocated=168540
[11/20 15:55:35    634s] eee: LayerId=1 widthSet size=1
[11/20 15:55:35    634s] eee: LayerId=2 widthSet size=1
[11/20 15:55:35    634s] eee: LayerId=3 widthSet size=1
[11/20 15:55:35    634s] eee: LayerId=4 widthSet size=1
[11/20 15:55:35    634s] eee: LayerId=5 widthSet size=1
[11/20 15:55:35    634s] eee: Total RC Grid memory=168540
[11/20 15:55:35    634s] Updating RC grid for preRoute extraction ...
[11/20 15:55:35    634s] eee: Metal Layers Info:
[11/20 15:55:35    634s] eee: L: met1 met2 met3 met4 met5
[11/20 15:55:35    634s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/20 15:55:35    634s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/20 15:55:35    634s] eee: pegSigSF=1.070000
[11/20 15:55:35    634s] Initializing multi-corner resistance tables ...
[11/20 15:55:35    634s] eee: l=1 avDens=0.102412 usedTrk=14738.090836 availTrk=143910.000000 sigTrk=14738.090836
[11/20 15:55:35    634s] eee: l=2 avDens=0.060953 usedTrk=4537.354352 availTrk=74439.757501 sigTrk=4537.354352
[11/20 15:55:35    634s] eee: l=3 avDens=0.066881 usedTrk=4632.701463 availTrk=69268.050184 sigTrk=4632.701463
[11/20 15:55:35    634s] eee: l=4 avDens=0.032234 usedTrk=2287.664249 availTrk=70971.142606 sigTrk=2287.664249
[11/20 15:55:35    634s] eee: l=5 avDens=0.143441 usedTrk=700.933212 availTrk=4886.557377 sigTrk=700.933212
[11/20 15:55:35    634s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/20 15:55:35    634s] eee: LAM-FP: thresh=1 ; dimX=4605.793478 ; dimY=4605.793478 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[11/20 15:55:35    634s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.257283 uaWl=1.000000 uaWlH=0.137700 aWlH=0.000000 lMod=0 pMax=0.841100 pMod=81 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[11/20 15:55:35    634s] eee: NetCapCache creation started. (Current Mem: 3490.629M) 
[11/20 15:55:35    634s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 3490.629M) 
[11/20 15:55:35    634s] 
[11/20 15:55:35    634s] Creating Lib Analyzer ...
[11/20 15:55:35    634s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[11/20 15:55:35    634s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[11/20 15:55:35    634s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[11/20 15:55:35    634s] 
[11/20 15:55:35    634s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/20 15:55:35    634s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:35 mem=3496.6M
[11/20 15:55:35    634s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:35 mem=3496.6M
[11/20 15:55:35    634s] Creating Lib Analyzer, finished. 
[11/20 15:55:35    634s] **WARN: (IMPOPT-665):	pReset[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/20 15:55:35    634s] Type 'man IMPOPT-665' for more detail.
[11/20 15:55:35    634s] **WARN: (IMPOPT-665):	prog_clk[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/20 15:55:35    634s] Type 'man IMPOPT-665' for more detail.
[11/20 15:55:35    634s] **WARN: (IMPOPT-665):	set[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/20 15:55:35    634s] Type 'man IMPOPT-665' for more detail.
[11/20 15:55:35    634s] **WARN: (IMPOPT-665):	reset[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/20 15:55:35    634s] Type 'man IMPOPT-665' for more detail.
[11/20 15:55:35    634s] **WARN: (IMPOPT-665):	clk[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/20 15:55:35    634s] Type 'man IMPOPT-665' for more detail.
[11/20 15:55:35    634s] **WARN: (IMPOPT-665):	ccff_head[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/20 15:55:35    634s] Type 'man IMPOPT-665' for more detail.
[11/20 15:55:35    634s] **WARN: (IMPOPT-665):	ccff_tail[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/20 15:55:35    634s] Type 'man IMPOPT-665' for more detail.
[11/20 15:55:35    634s] AAE DB initialization (MEM=3409.79 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/20 15:55:35    634s] #optDebug: fT-S <1 2 3 1 0>
[11/20 15:55:35    634s] Info: IPO magic value 0x827BBEEF.
[11/20 15:55:35    634s] Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
[11/20 15:55:35    634s]       (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
[11/20 15:55:35    634s]       Genus workers will not check out additional licenses.
[11/20 15:55:35    634s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'ANTENNA'
[11/20 15:55:35    634s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL64'
[11/20 15:55:35    634s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL32'
[11/20 15:55:35    634s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL16'
[11/20 15:55:35    634s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL8'
[11/20 15:55:35    634s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL4'
[11/20 15:55:35    634s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL2'
[11/20 15:55:35    634s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL1'
[11/20 15:55:35    634s] -lefTechFileMap {}                         # string, default=""
[11/20 15:55:35    634s] Warning: cannot find min major genus version for innovus version; min major for 22.1 will be used instead.
[11/20 15:55:55    634s] **optDesign ... cpu = 0:00:01, real = 0:00:21, mem = 2477.0M, totSessionCpu=0:10:35 **
[11/20 15:55:55    634s] #optDebug: { P: 130 W: 5195 FE: standard PE: none LDR: 1}
[11/20 15:55:55    634s] *** optDesign -preCTS ***
[11/20 15:55:55    634s] DRC Margin: user margin 0.0; extra margin 0.2
[11/20 15:55:55    634s] Setup Target Slack: user slack 0; extra slack 0.0
[11/20 15:55:55    634s] Hold Target Slack: user slack 0
[11/20 15:55:55    634s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[11/20 15:55:55    634s] Type 'man IMPOPT-3195' for more detail.
[11/20 15:55:55    634s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3388.8M, EPOCH TIME: 1732114555.158666
[11/20 15:55:55    634s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:55    634s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:55    634s] 
[11/20 15:55:55    634s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:55:55    634s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.017, REAL:0.008, MEM:3388.8M, EPOCH TIME: 1732114555.166501
[11/20 15:55:55    634s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:55    634s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:55    634s] 
[11/20 15:55:55    634s] TimeStamp Deleting Cell Server Begin ...
[11/20 15:55:55    634s] Deleting Lib Analyzer.
[11/20 15:55:55    634s] 
[11/20 15:55:55    634s] TimeStamp Deleting Cell Server End ...
[11/20 15:55:55    634s] Multi-VT timing optimization disabled based on library information.
[11/20 15:55:55    634s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/20 15:55:55    634s] 
[11/20 15:55:55    634s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/20 15:55:55    634s] Summary for sequential cells identification: 
[11/20 15:55:55    634s]   Identified SBFF number: 16
[11/20 15:55:55    634s]   Identified MBFF number: 0
[11/20 15:55:55    634s]   Identified SB Latch number: 0
[11/20 15:55:55    634s]   Identified MB Latch number: 0
[11/20 15:55:55    634s]   Not identified SBFF number: 0
[11/20 15:55:55    634s]   Not identified MBFF number: 0
[11/20 15:55:55    634s]   Not identified SB Latch number: 0
[11/20 15:55:55    634s]   Not identified MB Latch number: 0
[11/20 15:55:55    634s]   Number of sequential cells which are not FFs: 3
[11/20 15:55:55    634s]  Visiting view : VIEW_SETUP
[11/20 15:55:55    634s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[11/20 15:55:55    634s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[11/20 15:55:55    634s]  Visiting view : VIEW_HOLD
[11/20 15:55:55    634s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[11/20 15:55:55    634s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[11/20 15:55:55    634s] TLC MultiMap info (StdDelay):
[11/20 15:55:55    634s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[11/20 15:55:55    634s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[11/20 15:55:55    634s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[11/20 15:55:55    634s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[11/20 15:55:55    634s]  Setting StdDelay to: 58.5ps
[11/20 15:55:55    634s] 
[11/20 15:55:55    634s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/20 15:55:55    634s] 
[11/20 15:55:55    634s] TimeStamp Deleting Cell Server Begin ...
[11/20 15:55:55    634s] 
[11/20 15:55:55    634s] TimeStamp Deleting Cell Server End ...
[11/20 15:55:55    634s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3388.8M, EPOCH TIME: 1732114555.229714
[11/20 15:55:55    634s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:55    634s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:55    634s] Cell fpga_top LLGs are deleted
[11/20 15:55:55    634s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:55    634s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:55    634s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3382.8M, EPOCH TIME: 1732114555.230479
[11/20 15:55:55    634s] 
[11/20 15:55:55    634s] Creating Lib Analyzer ...
[11/20 15:55:55    634s] 
[11/20 15:55:55    634s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/20 15:55:55    634s] Summary for sequential cells identification: 
[11/20 15:55:55    634s]   Identified SBFF number: 16
[11/20 15:55:55    634s]   Identified MBFF number: 0
[11/20 15:55:55    634s]   Identified SB Latch number: 0
[11/20 15:55:55    634s]   Identified MB Latch number: 0
[11/20 15:55:55    634s]   Not identified SBFF number: 0
[11/20 15:55:55    634s]   Not identified MBFF number: 0
[11/20 15:55:55    634s]   Not identified SB Latch number: 0
[11/20 15:55:55    634s]   Not identified MB Latch number: 0
[11/20 15:55:55    634s]   Number of sequential cells which are not FFs: 3
[11/20 15:55:55    634s]  Visiting view : VIEW_SETUP
[11/20 15:55:55    634s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[11/20 15:55:55    634s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[11/20 15:55:55    634s]  Visiting view : VIEW_HOLD
[11/20 15:55:55    634s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[11/20 15:55:55    634s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[11/20 15:55:55    634s] TLC MultiMap info (StdDelay):
[11/20 15:55:55    634s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[11/20 15:55:55    634s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[11/20 15:55:55    634s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[11/20 15:55:55    634s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[11/20 15:55:55    634s]  Setting StdDelay to: 58.5ps
[11/20 15:55:55    634s] 
[11/20 15:55:55    634s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/20 15:55:55    634s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[11/20 15:55:55    634s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[11/20 15:55:55    634s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[11/20 15:55:55    634s] 
[11/20 15:55:55    634s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/20 15:55:55    634s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:35 mem=3388.8M
[11/20 15:55:55    634s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:35 mem=3388.8M
[11/20 15:55:55    634s] Creating Lib Analyzer, finished. 
[11/20 15:55:55    634s] ### Creating TopoMgr, started
[11/20 15:55:55    634s] ### Creating TopoMgr, finished
[11/20 15:55:55    634s] #optDebug: Start CG creation (mem=3388.8M)
[11/20 15:55:55    634s]  ...initializing CG ToF 1896.4080um
[11/20 15:55:55    635s] (cpu=0:00:00.2, mem=3477.9M)
[11/20 15:55:55    635s]  ...processing cgPrt (cpu=0:00:00.2, mem=3477.9M)
[11/20 15:55:55    635s]  ...processing cgEgp (cpu=0:00:00.2, mem=3477.9M)
[11/20 15:55:55    635s]  ...processing cgPbk (cpu=0:00:00.2, mem=3477.9M)
[11/20 15:55:55    635s]  ...processing cgNrb(cpu=0:00:00.2, mem=3477.9M)
[11/20 15:55:55    635s]  ...processing cgObs (cpu=0:00:00.2, mem=3477.9M)
[11/20 15:55:55    635s]  ...processing cgCon (cpu=0:00:00.2, mem=3477.9M)
[11/20 15:55:55    635s]  ...processing cgPdm (cpu=0:00:00.2, mem=3477.9M)
[11/20 15:55:55    635s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3477.9M)
[11/20 15:55:55    635s] {MMLU 0 0 9926}
[11/20 15:55:55    635s] ### Creating LA Mngr. totSessionCpu=0:10:35 mem=3477.9M
[11/20 15:55:55    635s] ### Creating LA Mngr, finished. totSessionCpu=0:10:35 mem=3477.9M
[11/20 15:55:55    635s] Running pre-eGR process
[11/20 15:55:55    635s] (I)      Initializing eGR engine (regular)
[11/20 15:55:55    635s] Set min layer with default ( 2 )
[11/20 15:55:55    635s] Set max layer with default ( 127 )
[11/20 15:55:55    635s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:55:55    635s] Min route layer (adjusted) = 2
[11/20 15:55:55    635s] Max route layer (adjusted) = 5
[11/20 15:55:55    635s] (I)      Initializing eGR engine (regular)
[11/20 15:55:55    635s] Set min layer with default ( 2 )
[11/20 15:55:55    635s] Set max layer with default ( 127 )
[11/20 15:55:55    635s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:55:55    635s] Min route layer (adjusted) = 2
[11/20 15:55:55    635s] Max route layer (adjusted) = 5
[11/20 15:55:55    635s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.31 MB )
[11/20 15:55:55    635s] (I)      Running eGR Regular flow
[11/20 15:55:55    635s] (I)      # wire layers (front) : 6
[11/20 15:55:55    635s] (I)      # wire layers (back)  : 0
[11/20 15:55:55    635s] (I)      min wire layer : 1
[11/20 15:55:55    635s] (I)      max wire layer : 5
[11/20 15:55:55    635s] (I)      # cut layers (front) : 5
[11/20 15:55:55    635s] (I)      # cut layers (back)  : 0
[11/20 15:55:55    635s] (I)      min cut layer : 1
[11/20 15:55:55    635s] (I)      max cut layer : 4
[11/20 15:55:55    635s] (I)      ================================ Layers ================================
[11/20 15:55:55    635s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:55:55    635s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/20 15:55:55    635s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:55:55    635s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/20 15:55:55    635s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/20 15:55:55    635s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 15:55:55    635s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/20 15:55:55    635s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 15:55:55    635s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/20 15:55:55    635s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 15:55:55    635s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/20 15:55:55    635s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 15:55:55    635s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/20 15:55:55    635s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/20 15:55:55    635s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:55:55    635s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/20 15:55:55    635s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/20 15:55:55    635s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:55:55    635s] (I)      Started Import and model ( Curr Mem: 3.31 MB )
[11/20 15:55:55    635s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:55:55    635s] (I)      Number of ignored instance 0
[11/20 15:55:55    635s] (I)      Number of inbound cells 48
[11/20 15:55:55    635s] (I)      Number of opened ILM blockages 0
[11/20 15:55:55    635s] (I)      Number of instances temporarily fixed by detailed placement 48
[11/20 15:55:55    635s] (I)      numMoveCells=8346, numMacros=48  numPads=32  numMultiRowHeightInsts=0
[11/20 15:55:55    635s] (I)      cell height: 4140, count: 8346
[11/20 15:55:55    635s] (I)      Number of nets = 8447 ( 1479 ignored )
[11/20 15:55:55    635s] (I)      Read rows... (mem=3397.0M)
[11/20 15:55:55    635s] (I)      rowRegion is not equal to core box, resetting core box
[11/20 15:55:55    635s] (I)      rowRegion : (280000, 280000) - (1838480, 1836640)
[11/20 15:55:55    635s] (I)      coreBox   : (280000, 280000) - (1838665, 1838665)
[11/20 15:55:55    635s] (I)      Done Read rows (cpu=0.000s, mem=3397.0M)
[11/20 15:55:55    635s] (I)      Identified Clock instances: Flop 1478, Clock buffer/inverter 0, Gate 0, Logic 0
[11/20 15:55:55    635s] (I)      Read module constraints... (mem=3397.0M)
[11/20 15:55:55    635s] (I)      Done Read module constraints (cpu=0.000s, mem=3397.0M)
[11/20 15:55:55    635s] (I)      == Non-default Options ==
[11/20 15:55:55    635s] (I)      Maximum routing layer                              : 5
[11/20 15:55:55    635s] (I)      Top routing layer                                  : 5
[11/20 15:55:55    635s] (I)      Buffering-aware routing                            : true
[11/20 15:55:55    635s] (I)      Spread congestion away from blockages              : true
[11/20 15:55:55    635s] (I)      Number of threads                                  : 8
[11/20 15:55:55    635s] (I)      Overflow penalty cost                              : 10
[11/20 15:55:55    635s] (I)      Punch through distance                             : 2489.860000
[11/20 15:55:55    635s] (I)      Source-to-sink ratio                               : 0.300000
[11/20 15:55:55    635s] (I)      Route tie net to shape                             : auto
[11/20 15:55:55    635s] (I)      Method to set GCell size                           : row
[11/20 15:55:55    635s] (I)      Tie hi/lo max distance                             : 41.400000
[11/20 15:55:55    635s] (I)      Counted 17053 PG shapes. eGR will not process PG shapes layer by layer.
[11/20 15:55:55    635s] (I)      ============== Pin Summary ==============
[11/20 15:55:55    635s] (I)      +-------+--------+---------+------------+
[11/20 15:55:55    635s] (I)      | Layer | # pins | % total |      Group |
[11/20 15:55:55    635s] (I)      +-------+--------+---------+------------+
[11/20 15:55:55    635s] (I)      |     1 |  30358 |   99.27 |        Pin |
[11/20 15:55:55    635s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/20 15:55:55    635s] (I)      |     3 |    192 |    0.63 | Pin access |
[11/20 15:55:55    635s] (I)      |     4 |      0 |    0.00 |      Other |
[11/20 15:55:55    635s] (I)      |     5 |     32 |    0.10 |      Other |
[11/20 15:55:55    635s] (I)      +-------+--------+---------+------------+
[11/20 15:55:55    635s] (I)      Use row-based GCell size
[11/20 15:55:55    635s] (I)      Use row-based GCell align
[11/20 15:55:55    635s] (I)      layer 0 area = 83000
[11/20 15:55:55    635s] (I)      layer 1 area = 67600
[11/20 15:55:55    635s] (I)      layer 2 area = 240000
[11/20 15:55:55    635s] (I)      layer 3 area = 240000
[11/20 15:55:55    635s] (I)      layer 4 area = 4000000
[11/20 15:55:55    635s] (I)      GCell unit size   : 4140
[11/20 15:55:55    635s] (I)      GCell multiplier  : 1
[11/20 15:55:55    635s] (I)      GCell row height  : 4140
[11/20 15:55:55    635s] (I)      Actual row height : 4140
[11/20 15:55:55    635s] (I)      GCell align ref   : 280000 280000
[11/20 15:55:55    635s] [NR-eGR] Track table information for default rule: 
[11/20 15:55:55    635s] [NR-eGR] met1 has single uniform track structure
[11/20 15:55:55    635s] [NR-eGR] met2 has single uniform track structure
[11/20 15:55:55    635s] [NR-eGR] met3 has single uniform track structure
[11/20 15:55:55    635s] [NR-eGR] met4 has single uniform track structure
[11/20 15:55:55    635s] [NR-eGR] met5 has single uniform track structure
[11/20 15:55:55    635s] (I)      =============== Default via ===============
[11/20 15:55:55    635s] (I)      +---+------------------+------------------+
[11/20 15:55:55    635s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/20 15:55:55    635s] (I)      +---+------------------+------------------+
[11/20 15:55:55    635s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/20 15:55:55    635s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/20 15:55:55    635s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/20 15:55:55    635s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/20 15:55:55    635s] (I)      +---+------------------+------------------+
[11/20 15:55:55    635s] [NR-eGR] Read 26534 PG shapes
[11/20 15:55:55    635s] [NR-eGR] Read 0 clock shapes
[11/20 15:55:55    635s] [NR-eGR] Read 0 other shapes
[11/20 15:55:55    635s] [NR-eGR] #Routing Blockages  : 0
[11/20 15:55:55    635s] [NR-eGR] #Instance Blockages : 9014
[11/20 15:55:55    635s] [NR-eGR] #PG Blockages       : 26534
[11/20 15:55:55    635s] [NR-eGR] #Halo Blockages     : 0
[11/20 15:55:55    635s] [NR-eGR] #Boundary Blockages : 0
[11/20 15:55:55    635s] [NR-eGR] #Clock Blockages    : 0
[11/20 15:55:55    635s] [NR-eGR] #Other Blockages    : 0
[11/20 15:55:55    635s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/20 15:55:55    635s] (I)      Custom ignore net properties:
[11/20 15:55:55    635s] (I)      1 : NotLegal
[11/20 15:55:55    635s] (I)      Default ignore net properties:
[11/20 15:55:55    635s] (I)      1 : Special
[11/20 15:55:55    635s] (I)      2 : Analog
[11/20 15:55:55    635s] (I)      3 : Fixed
[11/20 15:55:55    635s] (I)      4 : Skipped
[11/20 15:55:55    635s] (I)      5 : MixedSignal
[11/20 15:55:55    635s] (I)      Prerouted net properties:
[11/20 15:55:55    635s] (I)      1 : NotLegal
[11/20 15:55:55    635s] (I)      2 : Special
[11/20 15:55:55    635s] (I)      3 : Analog
[11/20 15:55:55    635s] (I)      4 : Fixed
[11/20 15:55:55    635s] (I)      5 : Skipped
[11/20 15:55:55    635s] (I)      6 : MixedSignal
[11/20 15:55:55    635s] [NR-eGR] Early global route reroute all routable nets
[11/20 15:55:55    635s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/20 15:55:55    635s] [NR-eGR] Read 8447 nets ( ignored 0 )
[11/20 15:55:55    635s] (I)        Front-side 8447 ( ignored 0 )
[11/20 15:55:55    635s] (I)        Back-side  0 ( ignored 0 )
[11/20 15:55:55    635s] (I)        Both-side  0 ( ignored 0 )
[11/20 15:55:55    635s] (I)      early_global_route_priority property id does not exist.
[11/20 15:55:55    635s] (I)      Read Num Blocks=35548  Num Prerouted Wires=0  Num CS=0
[11/20 15:55:55    635s] (I)      Layer 1 (V) : #blockages 10781 : #preroutes 0
[11/20 15:55:55    635s] (I)      Layer 2 (H) : #blockages 14546 : #preroutes 0
[11/20 15:55:55    635s] (I)      Layer 3 (V) : #blockages 8333 : #preroutes 0
[11/20 15:55:55    635s] (I)      Layer 4 (H) : #blockages 1888 : #preroutes 0
[11/20 15:55:55    635s] (I)      Number of ignored nets                =      0
[11/20 15:55:55    635s] (I)      Number of connected nets              =      0
[11/20 15:55:55    635s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/20 15:55:55    635s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/20 15:55:55    635s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/20 15:55:55    635s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/20 15:55:55    635s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/20 15:55:55    635s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/20 15:55:55    635s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/20 15:55:55    635s] (I)      Constructing bin map
[11/20 15:55:55    635s] (I)      Initialize bin information with width=8280 height=8280
[11/20 15:55:55    635s] (I)      Done constructing bin map
[11/20 15:55:55    635s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/20 15:55:55    635s] (I)      Ndr track 0 does not exist
[11/20 15:55:55    635s] (I)      ---------------------Grid Graph Info--------------------
[11/20 15:55:55    635s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/20 15:55:55    635s] (I)      Core area           : (280000, 280000) - (1838480, 1836640)
[11/20 15:55:55    635s] (I)      Site width          :   460  (dbu)
[11/20 15:55:55    635s] (I)      Row height          :  4140  (dbu)
[11/20 15:55:55    635s] (I)      GCell row height    :  4140  (dbu)
[11/20 15:55:55    635s] (I)      GCell width         :  4140  (dbu)
[11/20 15:55:55    635s] (I)      GCell height        :  4140  (dbu)
[11/20 15:55:55    635s] (I)      Grid                :   512   512     5
[11/20 15:55:55    635s] (I)      Layer numbers       :     1     2     3     4     5
[11/20 15:55:55    635s] (I)      Vertical capacity   :     0  4140     0  4140     0
[11/20 15:55:55    635s] (I)      Horizontal capacity :     0     0  4140     0  4140
[11/20 15:55:55    635s] (I)      Default wire width  :   140   140   300   300  1600
[11/20 15:55:55    635s] (I)      Default wire space  :   140   140   300   300  1600
[11/20 15:55:55    635s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/20 15:55:55    635s] (I)      Default pitch size  :   280   460   610   615  3660
[11/20 15:55:55    635s] (I)      First track coord   :   320   320   620   790  1840
[11/20 15:55:55    635s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[11/20 15:55:55    635s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/20 15:55:55    635s] (I)      Num of masks        :     1     1     1     1     1
[11/20 15:55:55    635s] (I)      Num of trim masks   :     0     0     0     0     0
[11/20 15:55:55    635s] (I)      --------------------------------------------------------
[11/20 15:55:55    635s] 
[11/20 15:55:55    635s] [NR-eGR] ============ Routing rule table ============
[11/20 15:55:55    635s] [NR-eGR] Rule id: 0  Nets: 8415
[11/20 15:55:55    635s] [NR-eGR] ========================================
[11/20 15:55:55    635s] [NR-eGR] 
[11/20 15:55:55    635s] (I)      ======== NDR :  =========
[11/20 15:55:55    635s] (I)      +--------------+--------+
[11/20 15:55:55    635s] (I)      |           ID |      0 |
[11/20 15:55:55    635s] (I)      |         Name |        |
[11/20 15:55:55    635s] (I)      |      Default |    yes |
[11/20 15:55:55    635s] (I)      |  Clk Special |     no |
[11/20 15:55:55    635s] (I)      | Hard spacing |     no |
[11/20 15:55:55    635s] (I)      |    NDR track | (none) |
[11/20 15:55:55    635s] (I)      |      NDR via | (none) |
[11/20 15:55:55    635s] (I)      |  Extra space |      0 |
[11/20 15:55:55    635s] (I)      |      Shields |      0 |
[11/20 15:55:55    635s] (I)      |   Demand (H) |      1 |
[11/20 15:55:55    635s] (I)      |   Demand (V) |      1 |
[11/20 15:55:55    635s] (I)      |        #Nets |   8415 |
[11/20 15:55:55    635s] (I)      +--------------+--------+
[11/20 15:55:55    635s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:55:55    635s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/20 15:55:55    635s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:55:55    635s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/20 15:55:55    635s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/20 15:55:55    635s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/20 15:55:55    635s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/20 15:55:55    635s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:55:55    635s] (I)      =============== Blocked Tracks ===============
[11/20 15:55:55    635s] (I)      +-------+---------+----------+---------------+
[11/20 15:55:55    635s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/20 15:55:55    635s] (I)      +-------+---------+----------+---------------+
[11/20 15:55:55    635s] (I)      |     1 |       0 |        0 |         0.00% |
[11/20 15:55:55    635s] (I)      |     2 | 2357760 |   763000 |        32.36% |
[11/20 15:55:55    635s] (I)      |     3 | 1777664 |   511103 |        28.75% |
[11/20 15:55:55    635s] (I)      |     4 | 1763328 |   649576 |        36.84% |
[11/20 15:55:55    635s] (I)      |     5 |  296448 |    98552 |        33.24% |
[11/20 15:55:55    635s] (I)      +-------+---------+----------+---------------+
[11/20 15:55:55    635s] (I)      Finished Import and model ( CPU: 0.13 sec, Real: 0.12 sec, Curr Mem: 3.34 MB )
[11/20 15:55:55    635s] (I)      Delete wires for 8415 nets (async)
[11/20 15:55:55    635s] (I)      Reset routing kernel
[11/20 15:55:55    635s] (I)      Started Global Routing ( Curr Mem: 3.34 MB )
[11/20 15:55:55    635s] (I)      totalPins=29071  totalGlobalPin=28948 (99.58%)
[11/20 15:55:55    635s] (I)      ================= Net Group Info =================
[11/20 15:55:55    635s] (I)      +----+----------------+--------------+-----------+
[11/20 15:55:55    635s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/20 15:55:55    635s] (I)      +----+----------------+--------------+-----------+
[11/20 15:55:55    635s] (I)      |  1 |           8415 |      met2(2) |   met5(5) |
[11/20 15:55:55    635s] (I)      +----+----------------+--------------+-----------+
[11/20 15:55:55    635s] (I)      total 2D Cap : 4288443 = (1473535 H, 2814908 V)
[11/20 15:55:55    635s] (I)      total 2D Demand : 123 = (0 H, 123 V)
[11/20 15:55:55    635s] (I)      Adjusted 0 GCells for pin access
[11/20 15:55:55    635s] (I)      #blocked areas for congestion spreading : 112
[11/20 15:55:55    635s] [NR-eGR] Layer group 1: route 8415 net(s) in layer range [2, 5]
[11/20 15:55:55    635s] (I)      
[11/20 15:55:55    635s] (I)      ============  Phase 1a Route ============
[11/20 15:55:55    635s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 32
[11/20 15:55:55    635s] (I)      Usage: 103867 = (50903 H, 52964 V) = (3.45% H, 1.88% V) = (2.107e+05um H, 2.193e+05um V)
[11/20 15:55:55    635s] (I)      
[11/20 15:55:55    635s] (I)      ============  Phase 1b Route ============
[11/20 15:55:55    635s] (I)      Usage: 104010 = (50938 H, 53072 V) = (3.46% H, 1.89% V) = (2.109e+05um H, 2.197e+05um V)
[11/20 15:55:55    635s] (I)      Overflow of layer group 1: 0.40% H + 0.00% V. EstWL: 4.306014e+05um
[11/20 15:55:55    635s] (I)      Congestion metric : 2.65%H 0.00%V, 2.65%HV
[11/20 15:55:55    635s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/20 15:55:55    635s] (I)      
[11/20 15:55:55    635s] (I)      ============  Phase 1c Route ============
[11/20 15:55:55    635s] (I)      Level2 Grid: 103 x 103
[11/20 15:55:55    635s] (I)      Usage: 104138 = (51000 H, 53138 V) = (3.46% H, 1.89% V) = (2.111e+05um H, 2.200e+05um V)
[11/20 15:55:55    635s] (I)      
[11/20 15:55:55    635s] (I)      ============  Phase 1d Route ============
[11/20 15:55:55    635s] (I)      Usage: 104138 = (51000 H, 53138 V) = (3.46% H, 1.89% V) = (2.111e+05um H, 2.200e+05um V)
[11/20 15:55:55    635s] (I)      
[11/20 15:55:55    635s] (I)      ============  Phase 1e Route ============
[11/20 15:55:55    635s] (I)      Usage: 104138 = (51000 H, 53138 V) = (3.46% H, 1.89% V) = (2.111e+05um H, 2.200e+05um V)
[11/20 15:55:55    635s] [NR-eGR] Early Global Route overflow of layer group 1: 0.40% H + 0.00% V. EstWL: 4.311313e+05um
[11/20 15:55:55    635s] (I)      
[11/20 15:55:55    635s] (I)      ============  Phase 1l Route ============
[11/20 15:55:56    635s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/20 15:55:56    635s] (I)      Layer  2:    1702802     52021         0      599355     1755333    (25.45%) 
[11/20 15:55:56    635s] (I)      Layer  3:    1278876     98000      7129      456513     1319153    (25.71%) 
[11/20 15:55:56    635s] (I)      Layer  4:    1120945     25238       371      556342     1204888    (31.59%) 
[11/20 15:55:56    635s] (I)      Layer  5:     199202      5479        52       94466      201479    (31.92%) 
[11/20 15:55:56    635s] (I)      Total:       4301825    180738      7552     1706674     4480852    (27.58%) 
[11/20 15:55:56    635s] (I)      
[11/20 15:55:56    635s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/20 15:55:56    635s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[11/20 15:55:56    635s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[11/20 15:55:56    635s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)              (13)    OverCon
[11/20 15:55:56    635s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/20 15:55:56    635s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/20 15:55:56    635s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/20 15:55:56    635s] [NR-eGR]    met3 ( 3)      2981( 1.53%)       251( 0.13%)         3( 0.00%)         1( 0.00%)   ( 1.66%) 
[11/20 15:55:56    635s] [NR-eGR]    met4 ( 4)       222( 0.12%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.12%) 
[11/20 15:55:56    635s] [NR-eGR]    met5 ( 5)        51( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[11/20 15:55:56    635s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/20 15:55:56    635s] [NR-eGR]        Total      3254( 0.44%)       252( 0.03%)         3( 0.00%)         1( 0.00%)   ( 0.47%) 
[11/20 15:55:56    635s] [NR-eGR] 
[11/20 15:55:56    635s] (I)      Finished Global Routing ( CPU: 0.46 sec, Real: 0.21 sec, Curr Mem: 3.35 MB )
[11/20 15:55:56    635s] (I)      Updating congestion map
[11/20 15:55:56    635s] (I)      total 2D Cap : 4317963 = (1484121 H, 2833842 V)
[11/20 15:55:56    635s] [NR-eGR] Overflow after Early Global Route 1.12% H + 0.00% V
[11/20 15:55:56    635s] (I)      Running track assignment and export wires
[11/20 15:55:56    635s] (I)      ============= Track Assignment ============
[11/20 15:55:56    635s] (I)      Started Track Assignment (8T) ( Curr Mem: 3.33 MB )
[11/20 15:55:56    635s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[11/20 15:55:56    635s] (I)      Run Multi-thread track assignment
[11/20 15:55:56    636s] (I)      Finished Track Assignment (8T) ( CPU: 0.30 sec, Real: 0.07 sec, Curr Mem: 3.39 MB )
[11/20 15:55:56    636s] (I)      Started Export ( Curr Mem: 3.39 MB )
[11/20 15:55:56    636s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/20 15:55:56    636s] [NR-eGR] Total eGR-routed clock nets wire length: 20476um, number of vias: 4854
[11/20 15:55:56    636s] [NR-eGR] --------------------------------------------------------------------------
[11/20 15:55:56    636s] [NR-eGR]               Length (um)   Vias 
[11/20 15:55:56    636s] [NR-eGR] ---------------------------------
[11/20 15:55:56    636s] [NR-eGR]  met1  (1H)             0  28879 
[11/20 15:55:56    636s] [NR-eGR]  met2  (2V)        188658  41214 
[11/20 15:55:56    636s] [NR-eGR]  met3  (3H)        196244   7752 
[11/20 15:55:56    636s] [NR-eGR]  met4  (4V)         41893   6032 
[11/20 15:55:56    636s] [NR-eGR]  met5  (5H)         20350      0 
[11/20 15:55:56    636s] [NR-eGR] ---------------------------------
[11/20 15:55:56    636s] [NR-eGR]        Total       447145  83877 
[11/20 15:55:56    636s] [NR-eGR] --------------------------------------------------------------------------
[11/20 15:55:56    636s] [NR-eGR] Total half perimeter of net bounding box: 312918um
[11/20 15:55:56    636s] [NR-eGR] Total length: 447145um, number of vias: 83877
[11/20 15:55:56    636s] [NR-eGR] --------------------------------------------------------------------------
[11/20 15:55:56    636s] (I)      == Layer wire length by net rule ==
[11/20 15:55:56    636s] (I)                     Default 
[11/20 15:55:56    636s] (I)      -----------------------
[11/20 15:55:56    636s] (I)       met1  (1H)        0um 
[11/20 15:55:56    636s] (I)       met2  (2V)   188658um 
[11/20 15:55:56    636s] (I)       met3  (3H)   196244um 
[11/20 15:55:56    636s] (I)       met4  (4V)    41893um 
[11/20 15:55:56    636s] (I)       met5  (5H)    20350um 
[11/20 15:55:56    636s] (I)      -----------------------
[11/20 15:55:56    636s] (I)             Total  447145um 
[11/20 15:55:56    636s] (I)      == Layer via count by net rule ==
[11/20 15:55:56    636s] (I)                    Default 
[11/20 15:55:56    636s] (I)      ----------------------
[11/20 15:55:56    636s] (I)       met1  (1H)     28879 
[11/20 15:55:56    636s] (I)       met2  (2V)     41214 
[11/20 15:55:56    636s] (I)       met3  (3H)      7752 
[11/20 15:55:56    636s] (I)       met4  (4V)      6032 
[11/20 15:55:56    636s] (I)       met5  (5H)         0 
[11/20 15:55:56    636s] (I)      ----------------------
[11/20 15:55:56    636s] (I)             Total    83877 
[11/20 15:55:56    636s] (I)      Finished Export ( CPU: 0.09 sec, Real: 0.04 sec, Curr Mem: 3.38 MB )
[11/20 15:55:56    636s] eee: RC Grid Memory freed=168540
[11/20 15:55:56    636s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.01 sec, Real: 0.47 sec, Curr Mem: 3.38 MB )
[11/20 15:55:56    636s] (I)      =========================================== Runtime Summary ============================================
[11/20 15:55:56    636s] (I)       Step                                                     %       Start      Finish      Real       CPU 
[11/20 15:55:56    636s] (I)      --------------------------------------------------------------------------------------------------------
[11/20 15:55:56    636s] (I)       Early Global Route kernel                          100.00%  202.25 sec  202.72 sec  0.47 sec  1.01 sec 
[11/20 15:55:56    636s] (I)       +-Import and model                                  25.10%  202.26 sec  202.37 sec  0.12 sec  0.13 sec 
[11/20 15:55:56    636s] (I)       | +-Create place DB                                  5.33%  202.26 sec  202.28 sec  0.02 sec  0.02 sec 
[11/20 15:55:56    636s] (I)       | | +-Import place data                              5.30%  202.26 sec  202.28 sec  0.02 sec  0.02 sec 
[11/20 15:55:56    636s] (I)       | | | +-Read instances and placement                 1.64%  202.26 sec  202.26 sec  0.01 sec  0.01 sec 
[11/20 15:55:56    636s] (I)       | | | +-Read nets                                    3.15%  202.26 sec  202.28 sec  0.01 sec  0.01 sec 
[11/20 15:55:56    636s] (I)       | +-Create route DB                                 14.72%  202.28 sec  202.35 sec  0.07 sec  0.08 sec 
[11/20 15:55:56    636s] (I)       | | +-Import route data (8T)                        14.65%  202.28 sec  202.35 sec  0.07 sec  0.08 sec 
[11/20 15:55:56    636s] (I)       | | | +-Read blockages ( Layer 2-5 )                 1.80%  202.28 sec  202.29 sec  0.01 sec  0.02 sec 
[11/20 15:55:56    636s] (I)       | | | | +-Read routing blockages                     0.00%  202.28 sec  202.28 sec  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)       | | | | +-Read instance blockages                    0.44%  202.28 sec  202.29 sec  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)       | | | | +-Read PG blockages                          1.19%  202.29 sec  202.29 sec  0.01 sec  0.01 sec 
[11/20 15:55:56    636s] (I)       | | | | | +-Allocate memory for PG via list          0.21%  202.29 sec  202.29 sec  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)       | | | | +-Read clock blockages                       0.00%  202.29 sec  202.29 sec  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)       | | | | +-Read other blockages                       0.00%  202.29 sec  202.29 sec  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)       | | | | +-Read halo blockages                        0.01%  202.29 sec  202.29 sec  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)       | | | | +-Read boundary cut boxes                    0.00%  202.29 sec  202.29 sec  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)       | | | +-Read blackboxes                              0.00%  202.29 sec  202.29 sec  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)       | | | +-Read prerouted                               0.36%  202.29 sec  202.29 sec  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)       | | | +-Read nets                                    0.46%  202.29 sec  202.30 sec  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)       | | | +-Set up via pillars                           0.01%  202.30 sec  202.30 sec  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)       | | | +-Initialize 3D grid graph                     0.65%  202.30 sec  202.30 sec  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)       | | | +-Model blockage capacity                     10.57%  202.30 sec  202.35 sec  0.05 sec  0.05 sec 
[11/20 15:55:56    636s] (I)       | | | | +-Initialize 3D capacity                     9.94%  202.30 sec  202.35 sec  0.05 sec  0.05 sec 
[11/20 15:55:56    636s] (I)       | +-Read aux data                                    1.40%  202.35 sec  202.36 sec  0.01 sec  0.01 sec 
[11/20 15:55:56    636s] (I)       | +-Others data preparation                          0.01%  202.36 sec  202.36 sec  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)       | +-Create route kernel                              3.15%  202.36 sec  202.37 sec  0.01 sec  0.01 sec 
[11/20 15:55:56    636s] (I)       +-Global Routing                                    44.49%  202.37 sec  202.58 sec  0.21 sec  0.46 sec 
[11/20 15:55:56    636s] (I)       | +-Initialization                                   1.38%  202.37 sec  202.38 sec  0.01 sec  0.01 sec 
[11/20 15:55:56    636s] (I)       | +-Net group 1                                     39.74%  202.38 sec  202.57 sec  0.19 sec  0.43 sec 
[11/20 15:55:56    636s] (I)       | | +-Generate topology (8T)                         4.28%  202.38 sec  202.40 sec  0.02 sec  0.02 sec 
[11/20 15:55:56    636s] (I)       | | +-Phase 1a                                       7.77%  202.42 sec  202.46 sec  0.04 sec  0.09 sec 
[11/20 15:55:56    636s] (I)       | | | +-Pattern routing (8T)                         5.24%  202.42 sec  202.44 sec  0.02 sec  0.08 sec 
[11/20 15:55:56    636s] (I)       | | | +-Pattern Routing Avoiding Blockages           1.36%  202.45 sec  202.45 sec  0.01 sec  0.01 sec 
[11/20 15:55:56    636s] (I)       | | | +-Add via demand to 2D                         0.97%  202.45 sec  202.46 sec  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)       | | +-Phase 1b                                       4.90%  202.46 sec  202.48 sec  0.02 sec  0.04 sec 
[11/20 15:55:56    636s] (I)       | | | +-Monotonic routing (8T)                       3.04%  202.46 sec  202.47 sec  0.01 sec  0.03 sec 
[11/20 15:55:56    636s] (I)       | | +-Phase 1c                                       1.95%  202.48 sec  202.49 sec  0.01 sec  0.01 sec 
[11/20 15:55:56    636s] (I)       | | | +-Two level Routing                            1.92%  202.48 sec  202.49 sec  0.01 sec  0.01 sec 
[11/20 15:55:56    636s] (I)       | | | | +-Two Level Routing (Regular)                0.94%  202.48 sec  202.49 sec  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)       | | | | +-Two Level Routing (Strong)                 0.44%  202.49 sec  202.49 sec  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)       | | | | +-Two Level Routing ( Reach Aware Clean )    0.18%  202.49 sec  202.49 sec  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)       | | +-Phase 1d                                       1.49%  202.49 sec  202.50 sec  0.01 sec  0.01 sec 
[11/20 15:55:56    636s] (I)       | | | +-Detoured routing (8T)                        1.45%  202.49 sec  202.50 sec  0.01 sec  0.01 sec 
[11/20 15:55:56    636s] (I)       | | +-Phase 1e                                       0.55%  202.50 sec  202.50 sec  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)       | | | +-Route legalization                           0.34%  202.50 sec  202.50 sec  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)       | | | | +-Legalize Blockage Violations               0.27%  202.50 sec  202.50 sec  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)       | | | | +-Legalize Reach Aware Violations            0.03%  202.50 sec  202.50 sec  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)       | | +-Phase 1l                                      14.14%  202.50 sec  202.57 sec  0.07 sec  0.24 sec 
[11/20 15:55:56    636s] (I)       | | | +-Layer assignment (8T)                       12.34%  202.51 sec  202.57 sec  0.06 sec  0.23 sec 
[11/20 15:55:56    636s] (I)       +-Export cong map                                    4.31%  202.58 sec  202.60 sec  0.02 sec  0.02 sec 
[11/20 15:55:56    636s] (I)       | +-Export 2D cong map                               0.66%  202.60 sec  202.60 sec  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)       +-Extract Global 3D Wires                            0.70%  202.60 sec  202.61 sec  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)       +-Track Assignment (8T)                             15.47%  202.61 sec  202.68 sec  0.07 sec  0.30 sec 
[11/20 15:55:56    636s] (I)       | +-Initialization                                   0.20%  202.61 sec  202.61 sec  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)       | +-Track Assignment Kernel                         14.94%  202.61 sec  202.68 sec  0.07 sec  0.30 sec 
[11/20 15:55:56    636s] (I)       | +-Free Memory                                      0.00%  202.68 sec  202.68 sec  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)       +-Export                                             8.81%  202.68 sec  202.72 sec  0.04 sec  0.09 sec 
[11/20 15:55:56    636s] (I)       | +-Export DB wires                                  3.86%  202.68 sec  202.70 sec  0.02 sec  0.06 sec 
[11/20 15:55:56    636s] (I)       | | +-Export all nets (8T)                           2.85%  202.68 sec  202.69 sec  0.01 sec  0.05 sec 
[11/20 15:55:56    636s] (I)       | | +-Set wire vias (8T)                             0.68%  202.69 sec  202.70 sec  0.00 sec  0.01 sec 
[11/20 15:55:56    636s] (I)       | +-Report wirelength                                3.22%  202.70 sec  202.71 sec  0.02 sec  0.02 sec 
[11/20 15:55:56    636s] (I)       | +-Update net boxes                                 1.57%  202.71 sec  202.72 sec  0.01 sec  0.02 sec 
[11/20 15:55:56    636s] (I)       | +-Update timing                                    0.00%  202.72 sec  202.72 sec  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)       +-Postprocess design                                 0.13%  202.72 sec  202.72 sec  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)      ========================== Summary by functions ==========================
[11/20 15:55:56    636s] (I)       Lv  Step                                           %      Real       CPU 
[11/20 15:55:56    636s] (I)      --------------------------------------------------------------------------
[11/20 15:55:56    636s] (I)        0  Early Global Route kernel                100.00%  0.47 sec  1.01 sec 
[11/20 15:55:56    636s] (I)        1  Global Routing                            44.49%  0.21 sec  0.46 sec 
[11/20 15:55:56    636s] (I)        1  Import and model                          25.10%  0.12 sec  0.13 sec 
[11/20 15:55:56    636s] (I)        1  Track Assignment (8T)                     15.47%  0.07 sec  0.30 sec 
[11/20 15:55:56    636s] (I)        1  Export                                     8.81%  0.04 sec  0.09 sec 
[11/20 15:55:56    636s] (I)        1  Export cong map                            4.31%  0.02 sec  0.02 sec 
[11/20 15:55:56    636s] (I)        1  Extract Global 3D Wires                    0.70%  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)        1  Postprocess design                         0.13%  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)        2  Net group 1                               39.74%  0.19 sec  0.43 sec 
[11/20 15:55:56    636s] (I)        2  Track Assignment Kernel                   14.94%  0.07 sec  0.30 sec 
[11/20 15:55:56    636s] (I)        2  Create route DB                           14.72%  0.07 sec  0.08 sec 
[11/20 15:55:56    636s] (I)        2  Create place DB                            5.33%  0.02 sec  0.02 sec 
[11/20 15:55:56    636s] (I)        2  Export DB wires                            3.86%  0.02 sec  0.06 sec 
[11/20 15:55:56    636s] (I)        2  Report wirelength                          3.22%  0.02 sec  0.02 sec 
[11/20 15:55:56    636s] (I)        2  Create route kernel                        3.15%  0.01 sec  0.01 sec 
[11/20 15:55:56    636s] (I)        2  Update net boxes                           1.57%  0.01 sec  0.02 sec 
[11/20 15:55:56    636s] (I)        2  Initialization                             1.57%  0.01 sec  0.01 sec 
[11/20 15:55:56    636s] (I)        2  Read aux data                              1.40%  0.01 sec  0.01 sec 
[11/20 15:55:56    636s] (I)        2  Export 2D cong map                         0.66%  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)        2  Others data preparation                    0.01%  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)        2  Free Memory                                0.00%  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)        2  Update timing                              0.00%  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)        3  Import route data (8T)                    14.65%  0.07 sec  0.08 sec 
[11/20 15:55:56    636s] (I)        3  Phase 1l                                  14.14%  0.07 sec  0.24 sec 
[11/20 15:55:56    636s] (I)        3  Phase 1a                                   7.77%  0.04 sec  0.09 sec 
[11/20 15:55:56    636s] (I)        3  Import place data                          5.30%  0.02 sec  0.02 sec 
[11/20 15:55:56    636s] (I)        3  Phase 1b                                   4.90%  0.02 sec  0.04 sec 
[11/20 15:55:56    636s] (I)        3  Generate topology (8T)                     4.28%  0.02 sec  0.02 sec 
[11/20 15:55:56    636s] (I)        3  Export all nets (8T)                       2.85%  0.01 sec  0.05 sec 
[11/20 15:55:56    636s] (I)        3  Phase 1c                                   1.95%  0.01 sec  0.01 sec 
[11/20 15:55:56    636s] (I)        3  Phase 1d                                   1.49%  0.01 sec  0.01 sec 
[11/20 15:55:56    636s] (I)        3  Set wire vias (8T)                         0.68%  0.00 sec  0.01 sec 
[11/20 15:55:56    636s] (I)        3  Phase 1e                                   0.55%  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)        4  Layer assignment (8T)                     12.34%  0.06 sec  0.23 sec 
[11/20 15:55:56    636s] (I)        4  Model blockage capacity                   10.57%  0.05 sec  0.05 sec 
[11/20 15:55:56    636s] (I)        4  Pattern routing (8T)                       5.24%  0.02 sec  0.08 sec 
[11/20 15:55:56    636s] (I)        4  Read nets                                  3.60%  0.02 sec  0.02 sec 
[11/20 15:55:56    636s] (I)        4  Monotonic routing (8T)                     3.04%  0.01 sec  0.03 sec 
[11/20 15:55:56    636s] (I)        4  Two level Routing                          1.92%  0.01 sec  0.01 sec 
[11/20 15:55:56    636s] (I)        4  Read blockages ( Layer 2-5 )               1.80%  0.01 sec  0.02 sec 
[11/20 15:55:56    636s] (I)        4  Read instances and placement               1.64%  0.01 sec  0.01 sec 
[11/20 15:55:56    636s] (I)        4  Detoured routing (8T)                      1.45%  0.01 sec  0.01 sec 
[11/20 15:55:56    636s] (I)        4  Pattern Routing Avoiding Blockages         1.36%  0.01 sec  0.01 sec 
[11/20 15:55:56    636s] (I)        4  Add via demand to 2D                       0.97%  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)        4  Initialize 3D grid graph                   0.65%  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)        4  Read prerouted                             0.36%  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)        4  Route legalization                         0.34%  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)        4  Set up via pillars                         0.01%  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)        4  Read blackboxes                            0.00%  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)        5  Initialize 3D capacity                     9.94%  0.05 sec  0.05 sec 
[11/20 15:55:56    636s] (I)        5  Read PG blockages                          1.19%  0.01 sec  0.01 sec 
[11/20 15:55:56    636s] (I)        5  Two Level Routing (Regular)                0.94%  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)        5  Read instance blockages                    0.44%  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)        5  Two Level Routing (Strong)                 0.44%  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)        5  Legalize Blockage Violations               0.27%  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)        5  Two Level Routing ( Reach Aware Clean )    0.18%  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)        5  Legalize Reach Aware Violations            0.03%  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)        5  Read halo blockages                        0.01%  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)        5  Read clock blockages                       0.00%  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)        5  Read other blockages                       0.00%  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)        5  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)        5  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] (I)        6  Allocate memory for PG via list            0.21%  0.00 sec  0.00 sec 
[11/20 15:55:56    636s] Running post-eGR process
[11/20 15:55:56    636s] Extraction called for design 'fpga_top' of instances=8394 and nets=10700 using extraction engine 'preRoute' .
[11/20 15:55:56    636s] PreRoute RC Extraction called for design fpga_top.
[11/20 15:55:56    636s] RC Extraction called in multi-corner(1) mode.
[11/20 15:55:56    636s] RCMode: PreRoute
[11/20 15:55:56    636s]       RC Corner Indexes            0   
[11/20 15:55:56    636s] Capacitance Scaling Factor   : 1.00000 
[11/20 15:55:56    636s] Resistance Scaling Factor    : 1.00000 
[11/20 15:55:56    636s] Clock Cap. Scaling Factor    : 1.00000 
[11/20 15:55:56    636s] Clock Res. Scaling Factor    : 1.00000 
[11/20 15:55:56    636s] Shrink Factor                : 1.00000
[11/20 15:55:56    636s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/20 15:55:56    636s] Using Quantus QRC technology file ...
[11/20 15:55:56    636s] eee: Trim Metal Layers: { }
[11/20 15:55:56    636s] eee: RC Grid Memory allocated=168540
[11/20 15:55:56    636s] eee: LayerId=1 widthSet size=1
[11/20 15:55:56    636s] eee: LayerId=2 widthSet size=1
[11/20 15:55:56    636s] eee: LayerId=3 widthSet size=1
[11/20 15:55:56    636s] eee: LayerId=4 widthSet size=1
[11/20 15:55:56    636s] eee: LayerId=5 widthSet size=1
[11/20 15:55:56    636s] eee: Total RC Grid memory=168540
[11/20 15:55:56    636s] Updating RC grid for preRoute extraction ...
[11/20 15:55:56    636s] eee: Metal Layers Info:
[11/20 15:55:56    636s] eee: L: met1 met2 met3 met4 met5
[11/20 15:55:56    636s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/20 15:55:56    636s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/20 15:55:56    636s] eee: pegSigSF=1.070000
[11/20 15:55:56    636s] Initializing multi-corner resistance tables ...
[11/20 15:55:56    636s] eee: l=1 avDens=0.102412 usedTrk=14738.090836 availTrk=143910.000000 sigTrk=14738.090836
[11/20 15:55:56    636s] eee: l=2 avDens=0.063059 usedTrk=4556.960391 availTrk=72264.540106 sigTrk=4556.960391
[11/20 15:55:56    636s] eee: l=3 avDens=0.066924 usedTrk=4740.188640 availTrk=70829.033790 sigTrk=4740.188640
[11/20 15:55:56    636s] eee: l=4 avDens=0.032838 usedTrk=2340.066670 availTrk=71260.531956 sigTrk=2340.066670
[11/20 15:55:56    636s] eee: l=5 avDens=0.138083 usedTrk=687.247343 availTrk=4977.049180 sigTrk=687.247343
[11/20 15:55:56    636s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/20 15:55:56    636s] eee: LAM-FP: thresh=1 ; dimX=4605.793478 ; dimY=4605.793478 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[11/20 15:55:56    636s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.253897 uaWl=1.000000 uaWlH=0.139200 aWlH=0.000000 lMod=0 pMax=0.841400 pMod=81 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[11/20 15:55:56    636s] eee: NetCapCache creation started. (Current Mem: 3436.809M) 
[11/20 15:55:56    636s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 3436.809M) 
[11/20 15:55:56    636s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3436.809M)
[11/20 15:55:56    636s] Cell fpga_top LLGs are deleted
[11/20 15:55:56    636s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:56    636s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:56    636s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3436.8M, EPOCH TIME: 1732114556.338809
[11/20 15:55:56    636s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:56    636s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:56    636s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3436.8M, EPOCH TIME: 1732114556.339068
[11/20 15:55:56    636s] Max number of tech site patterns supported in site array is 256.
[11/20 15:55:56    636s] Core basic site is CoreSite
[11/20 15:55:56    636s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 15:55:56    636s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 15:55:56    636s] Fast DP-INIT is on for default
[11/20 15:55:56    636s] Atter site array init, number of instance map data is 0.
[11/20 15:55:56    636s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.028, REAL:0.009, MEM:3436.8M, EPOCH TIME: 1732114556.347768
[11/20 15:55:56    636s] 
[11/20 15:55:56    636s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:55:56    636s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.032, REAL:0.013, MEM:3436.8M, EPOCH TIME: 1732114556.351566
[11/20 15:55:56    636s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:56    636s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:56    636s] Starting delay calculation for Setup views
[11/20 15:55:56    636s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/20 15:55:56    636s] #################################################################################
[11/20 15:55:56    636s] # Design Stage: PreRoute
[11/20 15:55:56    636s] # Design Name: fpga_top
[11/20 15:55:56    636s] # Design Mode: 130nm
[11/20 15:55:56    636s] # Analysis Mode: MMMC Non-OCV 
[11/20 15:55:56    636s] # Parasitics Mode: No SPEF/RCDB 
[11/20 15:55:56    636s] # Signoff Settings: SI Off 
[11/20 15:55:56    636s] #################################################################################
[11/20 15:55:56    637s] Topological Sorting (REAL = 0:00:00.0, MEM = 3523.0M, InitMEM = 3522.0M)
[11/20 15:55:56    637s] Calculate delays in BcWc mode...
[11/20 15:55:56    637s] Start delay calculation (fullDC) (8 T). (MEM=3535.52)
[11/20 15:55:56    637s] Start AAE Lib Loading. (MEM=3547.04)
[11/20 15:55:56    637s] End AAE Lib Loading. (MEM=3585.19 CPU=0:00:00.0 Real=0:00:00.0)
[11/20 15:55:56    637s] End AAE Lib Interpolated Model. (MEM=3585.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 15:55:57    639s] Total number of fetched objects 10517
[11/20 15:55:57    639s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 15:55:57    639s] End delay calculation. (MEM=4176.68 CPU=0:00:01.5 REAL=0:00:01.0)
[11/20 15:55:57    639s] End delay calculation (fullDC). (MEM=4176.68 CPU=0:00:02.0 REAL=0:00:01.0)
[11/20 15:55:57    639s] *** CDM Built up (cpu=0:00:03.1  real=0:00:01.0  mem= 4176.7M) ***
[11/20 15:55:58    640s] *** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:02.0 totSessionCpu=0:10:41 mem=4120.7M)
[11/20 15:55:59    641s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -9.352  |
|           TNS (ns):| -1903.2 |
|    Violating Paths:|  1690   |
|          All Paths:|  3150   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    277 (277)     |   -0.532   |    277 (277)     |
|   max_tran     |    280 (7501)    |   -2.743   |    280 (7501)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.765%
------------------------------------------------------------------

[11/20 15:55:59    641s] **optDesign ... cpu = 0:00:07, real = 0:00:25, mem = 2685.9M, totSessionCpu=0:10:41 **
[11/20 15:55:59    641s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.2/0:00:24.2 (0.3), totSession cpu/real = 0:10:41.2/1:20:12.1 (0.1), mem = 3694.7M
[11/20 15:55:59    641s] 
[11/20 15:55:59    641s] =============================================================================================
[11/20 15:55:59    641s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             22.33-s094_1
[11/20 15:55:59    641s] =============================================================================================
[11/20 15:55:59    641s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 15:55:59    641s] ---------------------------------------------------------------------------------------------
[11/20 15:55:59    641s] [ ViewPruning            ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.4
[11/20 15:55:59    641s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.1 % )     0:00:02.7 /  0:00:04.8    1.8
[11/20 15:55:59    641s] [ DrvReport              ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 15:55:59    641s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:55:59    641s] [ LibAnalyzerInit        ]      2   0:00:00.5  (   2.2 % )     0:00:00.5 /  0:00:00.4    0.8
[11/20 15:55:59    641s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:55:59    641s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:55:59    641s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.6
[11/20 15:55:59    641s] [ EarlyGlobalRoute       ]      1   0:00:00.5  (   2.0 % )     0:00:00.5 /  0:00:01.0    2.1
[11/20 15:55:59    641s] [ ExtractRC              ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.4
[11/20 15:55:59    641s] [ FullDelayCalc          ]      1   0:00:01.5  (   6.1 % )     0:00:01.5 /  0:00:03.1    2.1
[11/20 15:55:59    641s] [ TimingUpdate           ]      1   0:00:00.4  (   1.8 % )     0:00:01.9 /  0:00:04.5    2.4
[11/20 15:55:59    641s] [ TimingReport           ]      1   0:00:00.6  (   2.4 % )     0:00:00.6 /  0:00:00.1    0.2
[11/20 15:55:59    641s] [ MISC                   ]          0:00:20.3  (  83.9 % )     0:00:20.3 /  0:00:00.7    0.0
[11/20 15:55:59    641s] ---------------------------------------------------------------------------------------------
[11/20 15:55:59    641s]  InitOpt #1 TOTAL                   0:00:24.2  ( 100.0 % )     0:00:24.2 /  0:00:07.2    0.3
[11/20 15:55:59    641s] ---------------------------------------------------------------------------------------------
[11/20 15:55:59    641s] 
[11/20 15:55:59    641s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/20 15:55:59    641s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/20 15:55:59    641s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:10:41 mem=3694.7M
[11/20 15:55:59    641s] OPERPROF: Starting DPlace-Init at level 1, MEM:3694.7M, EPOCH TIME: 1732114559.125534
[11/20 15:55:59    641s] Processing tracks to init pin-track alignment.
[11/20 15:55:59    641s] z: 2, totalTracks: 1
[11/20 15:55:59    641s] z: 4, totalTracks: 1
[11/20 15:55:59    641s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 15:55:59    641s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3694.7M, EPOCH TIME: 1732114559.133258
[11/20 15:55:59    641s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:59    641s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:59    641s] 
[11/20 15:55:59    641s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:55:59    641s] OPERPROF:     Starting CMU at level 3, MEM:3694.7M, EPOCH TIME: 1732114559.145167
[11/20 15:55:59    641s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3694.7M, EPOCH TIME: 1732114559.146109
[11/20 15:55:59    641s] 
[11/20 15:55:59    641s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 15:55:59    641s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.021, REAL:0.016, MEM:3694.7M, EPOCH TIME: 1732114559.149043
[11/20 15:55:59    641s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3694.7M, EPOCH TIME: 1732114559.149144
[11/20 15:55:59    641s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.001, REAL:0.000, MEM:3694.7M, EPOCH TIME: 1732114559.149486
[11/20 15:55:59    641s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3694.7MB).
[11/20 15:55:59    641s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.026, MEM:3694.7M, EPOCH TIME: 1732114559.151490
[11/20 15:55:59    641s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:10:41 mem=3694.7M
[11/20 15:55:59    641s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3694.7M, EPOCH TIME: 1732114559.191700
[11/20 15:55:59    641s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:59    641s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:59    641s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:59    641s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:59    641s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.037, REAL:0.015, MEM:3694.7M, EPOCH TIME: 1732114559.207025
[11/20 15:55:59    641s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/20 15:55:59    641s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:10:41 mem=3694.7M
[11/20 15:55:59    641s] OPERPROF: Starting DPlace-Init at level 1, MEM:3694.7M, EPOCH TIME: 1732114559.207791
[11/20 15:55:59    641s] Processing tracks to init pin-track alignment.
[11/20 15:55:59    641s] z: 2, totalTracks: 1
[11/20 15:55:59    641s] z: 4, totalTracks: 1
[11/20 15:55:59    641s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 15:55:59    641s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3694.7M, EPOCH TIME: 1732114559.214952
[11/20 15:55:59    641s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:59    641s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:59    641s] 
[11/20 15:55:59    641s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:55:59    641s] OPERPROF:     Starting CMU at level 3, MEM:3694.7M, EPOCH TIME: 1732114559.223211
[11/20 15:55:59    641s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3694.7M, EPOCH TIME: 1732114559.223821
[11/20 15:55:59    641s] 
[11/20 15:55:59    641s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 15:55:59    641s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.011, MEM:3694.7M, EPOCH TIME: 1732114559.225762
[11/20 15:55:59    641s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3694.7M, EPOCH TIME: 1732114559.225830
[11/20 15:55:59    641s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3694.7M, EPOCH TIME: 1732114559.226064
[11/20 15:55:59    641s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3694.7MB).
[11/20 15:55:59    641s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.024, REAL:0.020, MEM:3694.7M, EPOCH TIME: 1732114559.227414
[11/20 15:55:59    641s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:10:41 mem=3694.7M
[11/20 15:55:59    641s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3694.7M, EPOCH TIME: 1732114559.237811
[11/20 15:55:59    641s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:59    641s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:59    641s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:59    641s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:55:59    641s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.028, REAL:0.011, MEM:3694.7M, EPOCH TIME: 1732114559.249168
[11/20 15:55:59    641s] *** Starting optimizing excluded clock nets MEM= 3694.7M) ***
[11/20 15:55:59    641s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3694.7M) ***
[11/20 15:55:59    641s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[11/20 15:55:59    641s] Begin: GigaOpt Route Type Constraints Refinement
[11/20 15:55:59    641s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:41.4/1:20:12.3 (0.1), mem = 3694.7M
[11/20 15:55:59    641s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.654633.1
[11/20 15:55:59    641s] ### Creating RouteCongInterface, started
[11/20 15:55:59    641s] 
[11/20 15:55:59    641s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[11/20 15:55:59    641s] 
[11/20 15:55:59    641s] #optDebug: {0, 1.000}
[11/20 15:55:59    641s] ### Creating RouteCongInterface, finished
[11/20 15:55:59    641s] Updated routing constraints on 0 nets.
[11/20 15:55:59    641s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.654633.1
[11/20 15:55:59    641s] Bottom Preferred Layer:
[11/20 15:55:59    641s]     None
[11/20 15:55:59    641s] Via Pillar Rule:
[11/20 15:55:59    641s]     None
[11/20 15:55:59    641s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.2 (0.7), totSession cpu/real = 0:10:41.5/1:20:12.5 (0.1), mem = 3694.7M
[11/20 15:55:59    641s] 
[11/20 15:55:59    641s] =============================================================================================
[11/20 15:55:59    641s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 22.33-s094_1
[11/20 15:55:59    641s] =============================================================================================
[11/20 15:55:59    641s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 15:55:59    641s] ---------------------------------------------------------------------------------------------
[11/20 15:55:59    641s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  51.4 % )     0:00:00.1 /  0:00:00.1    0.9
[11/20 15:55:59    641s] [ MISC                   ]          0:00:00.1  (  48.6 % )     0:00:00.1 /  0:00:00.0    0.5
[11/20 15:55:59    641s] ---------------------------------------------------------------------------------------------
[11/20 15:55:59    641s]  CongRefineRouteType #1 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.1    0.7
[11/20 15:55:59    641s] ---------------------------------------------------------------------------------------------
[11/20 15:55:59    641s] 
[11/20 15:55:59    641s] End: GigaOpt Route Type Constraints Refinement
[11/20 15:55:59    643s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[11/20 15:56:00    644s] The useful skew maximum allowed delay is: 0.15
[11/20 15:56:00    645s] Deleting Lib Analyzer.
[11/20 15:56:00    645s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:45.9/1:20:13.8 (0.1), mem = 3662.7M
[11/20 15:56:00    645s] Info: 32 io nets excluded
[11/20 15:56:00    645s] Info: 2 clock nets excluded from IPO operation.
[11/20 15:56:00    645s] ### Creating LA Mngr. totSessionCpu=0:10:46 mem=3662.7M
[11/20 15:56:00    645s] ### Creating LA Mngr, finished. totSessionCpu=0:10:46 mem=3662.7M
[11/20 15:56:00    645s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/20 15:56:00    645s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.654633.2
[11/20 15:56:00    645s] 
[11/20 15:56:00    645s] Creating Lib Analyzer ...
[11/20 15:56:00    645s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[11/20 15:56:00    645s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[11/20 15:56:00    645s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[11/20 15:56:00    645s] 
[11/20 15:56:00    645s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/20 15:56:01    646s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:46 mem=3694.7M
[11/20 15:56:01    646s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:46 mem=3694.7M
[11/20 15:56:01    646s] Creating Lib Analyzer, finished. 
[11/20 15:56:01    646s] 
[11/20 15:56:01    646s] Active Setup views: VIEW_SETUP 
[11/20 15:56:01    646s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3694.7M, EPOCH TIME: 1732114561.152526
[11/20 15:56:01    646s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:01    646s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:01    646s] 
[11/20 15:56:01    646s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:56:01    646s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.007, MEM:3694.7M, EPOCH TIME: 1732114561.159597
[11/20 15:56:01    646s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:01    646s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:01    646s] [oiPhyDebug] optDemand 1469796849200.00, spDemand 139864849200.00.
[11/20 15:56:01    646s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8394
[11/20 15:56:01    646s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/20 15:56:01    646s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:10:46 mem=3694.7M
[11/20 15:56:01    646s] OPERPROF: Starting DPlace-Init at level 1, MEM:3694.7M, EPOCH TIME: 1732114561.166020
[11/20 15:56:01    646s] Processing tracks to init pin-track alignment.
[11/20 15:56:01    646s] z: 2, totalTracks: 1
[11/20 15:56:01    646s] z: 4, totalTracks: 1
[11/20 15:56:01    646s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 15:56:01    646s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3694.7M, EPOCH TIME: 1732114561.169027
[11/20 15:56:01    646s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:01    646s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:01    646s] 
[11/20 15:56:01    646s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:56:01    646s] OPERPROF:     Starting CMU at level 3, MEM:3694.7M, EPOCH TIME: 1732114561.174269
[11/20 15:56:01    646s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3694.7M, EPOCH TIME: 1732114561.174663
[11/20 15:56:01    646s] 
[11/20 15:56:01    646s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 15:56:01    646s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.007, MEM:3694.7M, EPOCH TIME: 1732114561.175902
[11/20 15:56:01    646s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3694.7M, EPOCH TIME: 1732114561.175945
[11/20 15:56:01    646s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3694.7M, EPOCH TIME: 1732114561.176129
[11/20 15:56:01    646s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3694.7MB).
[11/20 15:56:01    646s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.011, MEM:3694.7M, EPOCH TIME: 1732114561.176946
[11/20 15:56:01    646s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 15:56:01    646s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8394
[11/20 15:56:01    646s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:10:46 mem=3694.7M
[11/20 15:56:01    646s] 
[11/20 15:56:01    646s] Footprint cell information for calculating maxBufDist
[11/20 15:56:01    646s] *info: There are 7 candidate Buffer cells
[11/20 15:56:01    646s] *info: There are 9 candidate Inverter cells
[11/20 15:56:01    646s] 
[11/20 15:56:01    646s] #optDebug: Start CG creation (mem=3694.7M)
[11/20 15:56:01    646s]  ...initializing CG ToF 1896.4080um
[11/20 15:56:01    646s] (cpu=0:00:00.2, mem=3741.6M)
[11/20 15:56:01    646s]  ...processing cgPrt (cpu=0:00:00.2, mem=3741.6M)
[11/20 15:56:01    646s]  ...processing cgEgp (cpu=0:00:00.2, mem=3741.6M)
[11/20 15:56:01    646s]  ...processing cgPbk (cpu=0:00:00.2, mem=3741.6M)
[11/20 15:56:01    646s]  ...processing cgNrb(cpu=0:00:00.2, mem=3741.6M)
[11/20 15:56:01    646s]  ...processing cgObs (cpu=0:00:00.2, mem=3741.6M)
[11/20 15:56:01    646s]  ...processing cgCon (cpu=0:00:00.2, mem=3741.6M)
[11/20 15:56:01    646s]  ...processing cgPdm (cpu=0:00:00.2, mem=3741.6M)
[11/20 15:56:01    646s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3741.6M)
[11/20 15:56:01    646s] ### Creating RouteCongInterface, started
[11/20 15:56:01    646s] 
[11/20 15:56:01    646s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[11/20 15:56:01    646s] 
[11/20 15:56:01    646s] #optDebug: {0, 1.000}
[11/20 15:56:01    646s] ### Creating RouteCongInterface, finished
[11/20 15:56:01    646s] {MG  {4 0 27.4 0.469382} }
[11/20 15:56:01    646s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4102.2M, EPOCH TIME: 1732114561.601307
[11/20 15:56:01    646s] Found 0 hard placement blockage before merging.
[11/20 15:56:01    646s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4102.2M, EPOCH TIME: 1732114561.601484
[11/20 15:56:01    646s] 
[11/20 15:56:01    646s] Netlist preparation processing... 
[11/20 15:56:01    646s] Removed 0 instance
[11/20 15:56:01    646s] *info: Marking 0 isolation instances dont touch
[11/20 15:56:01    646s] *info: Marking 0 level shifter instances dont touch
[11/20 15:56:01    646s] Deleting 0 temporary hard placement blockage(s).
[11/20 15:56:01    646s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8394
[11/20 15:56:01    646s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4359.4M, EPOCH TIME: 1732114561.743384
[11/20 15:56:01    646s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8346).
[11/20 15:56:01    646s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:01    646s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:01    646s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:01    646s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.046, REAL:0.021, MEM:3705.4M, EPOCH TIME: 1732114561.764441
[11/20 15:56:01    646s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.654633.2
[11/20 15:56:01    646s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:10:46.9/1:20:14.8 (0.1), mem = 3705.4M
[11/20 15:56:01    646s] 
[11/20 15:56:01    646s] =============================================================================================
[11/20 15:56:01    646s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     22.33-s094_1
[11/20 15:56:01    646s] =============================================================================================
[11/20 15:56:01    646s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 15:56:01    646s] ---------------------------------------------------------------------------------------------
[11/20 15:56:01    646s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  18.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 15:56:01    646s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:56:01    646s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.8 % )     0:00:00.1 /  0:00:00.1    1.3
[11/20 15:56:01    646s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.6
[11/20 15:56:01    646s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.1    2.1
[11/20 15:56:01    646s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  26.6 % )     0:00:00.3 /  0:00:00.2    0.9
[11/20 15:56:01    646s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   3.9 % )     0:00:00.1 /  0:00:00.2    3.2
[11/20 15:56:01    646s] [ IncrDelayCalc          ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.2    7.0
[11/20 15:56:01    646s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[11/20 15:56:01    646s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:56:01    646s] [ MISC                   ]          0:00:00.4  (  37.4 % )     0:00:00.4 /  0:00:00.2    0.5
[11/20 15:56:01    646s] ---------------------------------------------------------------------------------------------
[11/20 15:56:01    646s]  SimplifyNetlist #1 TOTAL           0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[11/20 15:56:01    646s] ---------------------------------------------------------------------------------------------
[11/20 15:56:01    646s] 
[11/20 15:56:01    646s] Running new flow changes for HFN
[11/20 15:56:01    646s] Begin: GigaOpt high fanout net optimization
[11/20 15:56:01    646s] GigaOpt HFN: use maxLocalDensity 1.2
[11/20 15:56:01    646s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/20 15:56:01    646s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:47.0/1:20:14.8 (0.1), mem = 3705.4M
[11/20 15:56:01    646s] Info: 32 io nets excluded
[11/20 15:56:01    646s] Info: 2 clock nets excluded from IPO operation.
[11/20 15:56:01    646s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.654633.3
[11/20 15:56:01    647s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/20 15:56:01    647s] 
[11/20 15:56:01    647s] Active Setup views: VIEW_SETUP 
[11/20 15:56:01    647s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3705.4M, EPOCH TIME: 1732114561.871977
[11/20 15:56:01    647s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:01    647s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:01    647s] 
[11/20 15:56:01    647s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:56:01    647s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.007, MEM:3705.4M, EPOCH TIME: 1732114561.879049
[11/20 15:56:01    647s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:01    647s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:01    647s] [oiPhyDebug] optDemand 1469796849200.00, spDemand 139864849200.00.
[11/20 15:56:01    647s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8394
[11/20 15:56:01    647s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/20 15:56:01    647s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:10:47 mem=3705.4M
[11/20 15:56:01    647s] OPERPROF: Starting DPlace-Init at level 1, MEM:3705.4M, EPOCH TIME: 1732114561.885797
[11/20 15:56:01    647s] Processing tracks to init pin-track alignment.
[11/20 15:56:01    647s] z: 2, totalTracks: 1
[11/20 15:56:01    647s] z: 4, totalTracks: 1
[11/20 15:56:01    647s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 15:56:01    647s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3705.4M, EPOCH TIME: 1732114561.888821
[11/20 15:56:01    647s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:01    647s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:01    647s] 
[11/20 15:56:01    647s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:56:01    647s] OPERPROF:     Starting CMU at level 3, MEM:3705.4M, EPOCH TIME: 1732114561.900265
[11/20 15:56:01    647s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3705.4M, EPOCH TIME: 1732114561.900662
[11/20 15:56:01    647s] 
[11/20 15:56:01    647s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 15:56:01    647s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.013, MEM:3705.4M, EPOCH TIME: 1732114561.901889
[11/20 15:56:01    647s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3705.4M, EPOCH TIME: 1732114561.901932
[11/20 15:56:01    647s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3705.4M, EPOCH TIME: 1732114561.902108
[11/20 15:56:01    647s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3705.4MB).
[11/20 15:56:01    647s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.017, MEM:3705.4M, EPOCH TIME: 1732114561.902967
[11/20 15:56:01    647s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 15:56:01    647s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8394
[11/20 15:56:01    647s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:10:47 mem=3705.4M
[11/20 15:56:01    647s] ### Creating RouteCongInterface, started
[11/20 15:56:01    647s] 
[11/20 15:56:01    647s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[11/20 15:56:01    647s] 
[11/20 15:56:01    647s] #optDebug: {0, 1.000}
[11/20 15:56:01    647s] ### Creating RouteCongInterface, finished
[11/20 15:56:01    647s] {MG  {4 0 27.4 0.469382} }
[11/20 15:56:02    647s] AoF 2314.0780um
[11/20 15:56:02    647s] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[11/20 15:56:02    647s] [GPS-DRV] Optimizer inputs ============================= 
[11/20 15:56:02    647s] [GPS-DRV] drvFixingStage: Large Scale
[11/20 15:56:02    647s] [GPS-DRV] costLowerBound: 0.1
[11/20 15:56:02    647s] [GPS-DRV] setupTNSCost  : 0
[11/20 15:56:02    647s] [GPS-DRV] maxIter       : 1
[11/20 15:56:02    647s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[11/20 15:56:02    647s] [GPS-DRV] Optimizer parameters ============================= 
[11/20 15:56:02    647s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[11/20 15:56:02    647s] [GPS-DRV] maxDensity (design): 0.95
[11/20 15:56:02    647s] [GPS-DRV] maxLocalDensity: 1.2
[11/20 15:56:02    647s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[11/20 15:56:02    647s] [GPS-DRV] Dflt RT Characteristic Length 1981.42um AoF 2314.08um x 1
[11/20 15:56:02    647s] [GPS-DRV] All active and enabled setup views
[11/20 15:56:02    647s] [GPS-DRV]     VIEW_SETUP
[11/20 15:56:02    647s] [GPS-DRV] maxTran off
[11/20 15:56:02    647s] [GPS-DRV] maxCap off
[11/20 15:56:02    647s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/20 15:56:02    647s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[11/20 15:56:02    647s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[11/20 15:56:02    647s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4095.1M, EPOCH TIME: 1732114562.348202
[11/20 15:56:02    647s] Found 0 hard placement blockage before merging.
[11/20 15:56:02    647s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4095.1M, EPOCH TIME: 1732114562.348314
[11/20 15:56:02    647s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[11/20 15:56:02    647s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[11/20 15:56:02    647s] +---------+---------+--------+---------+------------+--------+
[11/20 15:56:02    647s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[11/20 15:56:02    647s] +---------+---------+--------+---------+------------+--------+
[11/20 15:56:02    647s] |    5.77%|        -|  -9.352|-1529.219|   0:00:00.0| 4095.1M|
[11/20 15:56:02    647s] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[11/20 15:56:02    647s] Info: violation cost 18.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 18.000000, glitch 0.000000)
[11/20 15:56:02    647s] |    5.77%|        -|  -9.352|-1529.219|   0:00:00.0| 4101.1M|
[11/20 15:56:02    647s] +---------+---------+--------+---------+------------+--------+
[11/20 15:56:02    647s] 
[11/20 15:56:02    647s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4101.1M) ***
[11/20 15:56:02    647s] 
[11/20 15:56:02    647s] ###############################################################################
[11/20 15:56:02    647s] #
[11/20 15:56:02    647s] #  Large fanout net report:  
[11/20 15:56:02    647s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[11/20 15:56:02    647s] #     - current density: 5.77
[11/20 15:56:02    647s] #
[11/20 15:56:02    647s] #  List of high fanout nets:
[11/20 15:56:02    647s] #        Net(1):  pReset[0]: (fanouts = 1458)
[11/20 15:56:02    647s] #
[11/20 15:56:02    647s] ###############################################################################
[11/20 15:56:02    647s] Bottom Preferred Layer:
[11/20 15:56:02    647s]     None
[11/20 15:56:02    647s] Via Pillar Rule:
[11/20 15:56:02    647s]     None
[11/20 15:56:02    647s] 
[11/20 15:56:02    647s] 
[11/20 15:56:02    647s] =======================================================================
[11/20 15:56:02    647s]                 Reasons for remaining drv violations
[11/20 15:56:02    647s] =======================================================================
[11/20 15:56:02    647s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[11/20 15:56:02    647s] 
[11/20 15:56:02    647s] HFNFixing failure reasons
[11/20 15:56:02    647s] ------------------------------------------------
[11/20 15:56:02    647s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[11/20 15:56:02    647s] 
[11/20 15:56:02    647s] Deleting 0 temporary hard placement blockage(s).
[11/20 15:56:02    647s] Total-nets :: 8448, Stn-nets :: 33, ratio :: 0.390625 %, Total-len 447145, Stn-len 0
[11/20 15:56:02    647s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8394
[11/20 15:56:02    647s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3973.1M, EPOCH TIME: 1732114562.463916
[11/20 15:56:02    647s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8346).
[11/20 15:56:02    647s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:02    647s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:02    647s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:02    647s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.015, MEM:3706.1M, EPOCH TIME: 1732114562.479023
[11/20 15:56:02    647s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.654633.3
[11/20 15:56:02    647s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.7 (1.4), totSession cpu/real = 0:10:47.9/1:20:15.5 (0.1), mem = 3706.1M
[11/20 15:56:02    647s] 
[11/20 15:56:02    647s] =============================================================================================
[11/20 15:56:02    647s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              22.33-s094_1
[11/20 15:56:02    647s] =============================================================================================
[11/20 15:56:02    647s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 15:56:02    647s] ---------------------------------------------------------------------------------------------
[11/20 15:56:02    647s] [ SlackTraversorInit     ]      1   0:00:00.1  (   8.4 % )     0:00:00.1 /  0:00:00.1    1.2
[11/20 15:56:02    647s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:56:02    647s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.1    2.3
[11/20 15:56:02    647s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.1
[11/20 15:56:02    647s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.1    2.5
[11/20 15:56:02    647s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:56:02    647s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[11/20 15:56:02    647s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:56:02    647s] [ OptGetWeight           ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:56:02    647s] [ OptEval                ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:56:02    647s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:56:02    647s] [ DrvFindVioNets         ]      3   0:00:00.0  (   6.6 % )     0:00:00.0 /  0:00:00.0    0.7
[11/20 15:56:02    647s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.2
[11/20 15:56:02    647s] [ MISC                   ]          0:00:00.5  (  69.1 % )     0:00:00.5 /  0:00:00.6    1.4
[11/20 15:56:02    647s] ---------------------------------------------------------------------------------------------
[11/20 15:56:02    647s]  DrvOpt #1 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.9    1.4
[11/20 15:56:02    647s] ---------------------------------------------------------------------------------------------
[11/20 15:56:02    647s] 
[11/20 15:56:02    647s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/20 15:56:02    647s] End: GigaOpt high fanout net optimization
[11/20 15:56:02    647s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/20 15:56:02    647s] Deleting Lib Analyzer.
[11/20 15:56:02    647s] Begin: GigaOpt DRV Optimization
[11/20 15:56:02    647s] Begin: Processing multi-driver nets
[11/20 15:56:02    647s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:48.0/1:20:15.6 (0.1), mem = 3706.1M
[11/20 15:56:02    647s] Info: 32 io nets excluded
[11/20 15:56:02    648s] Info: 2 clock nets excluded from IPO operation.
[11/20 15:56:02    648s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.654633.4
[11/20 15:56:02    648s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/20 15:56:02    648s] 
[11/20 15:56:02    648s] Creating Lib Analyzer ...
[11/20 15:56:02    648s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[11/20 15:56:02    648s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[11/20 15:56:02    648s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[11/20 15:56:02    648s] 
[11/20 15:56:02    648s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/20 15:56:02    648s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:48 mem=3706.1M
[11/20 15:56:02    648s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:48 mem=3706.1M
[11/20 15:56:02    648s] Creating Lib Analyzer, finished. 
[11/20 15:56:02    648s] 
[11/20 15:56:02    648s] Active Setup views: VIEW_SETUP 
[11/20 15:56:02    648s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3706.1M, EPOCH TIME: 1732114562.818514
[11/20 15:56:02    648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:02    648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:02    648s] 
[11/20 15:56:02    648s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:56:02    648s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.007, MEM:3706.1M, EPOCH TIME: 1732114562.825572
[11/20 15:56:02    648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:02    648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:02    648s] [oiPhyDebug] optDemand 1469796849200.00, spDemand 139864849200.00.
[11/20 15:56:02    648s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8394
[11/20 15:56:02    648s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/20 15:56:02    648s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:10:48 mem=3706.1M
[11/20 15:56:02    648s] OPERPROF: Starting DPlace-Init at level 1, MEM:3706.1M, EPOCH TIME: 1732114562.832205
[11/20 15:56:02    648s] Processing tracks to init pin-track alignment.
[11/20 15:56:02    648s] z: 2, totalTracks: 1
[11/20 15:56:02    648s] z: 4, totalTracks: 1
[11/20 15:56:02    648s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 15:56:02    648s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3706.1M, EPOCH TIME: 1732114562.835219
[11/20 15:56:02    648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:02    648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:02    648s] 
[11/20 15:56:02    648s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:56:02    648s] OPERPROF:     Starting CMU at level 3, MEM:3706.1M, EPOCH TIME: 1732114562.840546
[11/20 15:56:02    648s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3706.1M, EPOCH TIME: 1732114562.840930
[11/20 15:56:02    648s] 
[11/20 15:56:02    648s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 15:56:02    648s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.007, MEM:3706.1M, EPOCH TIME: 1732114562.842143
[11/20 15:56:02    648s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3706.1M, EPOCH TIME: 1732114562.842186
[11/20 15:56:02    648s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3706.1M, EPOCH TIME: 1732114562.842393
[11/20 15:56:02    648s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3706.1MB).
[11/20 15:56:02    648s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.011, MEM:3706.1M, EPOCH TIME: 1732114562.843202
[11/20 15:56:02    648s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 15:56:02    648s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8394
[11/20 15:56:02    648s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:10:48 mem=3706.1M
[11/20 15:56:02    648s] ### Creating RouteCongInterface, started
[11/20 15:56:02    648s] 
[11/20 15:56:02    648s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[11/20 15:56:02    648s] 
[11/20 15:56:02    648s] #optDebug: {0, 1.000}
[11/20 15:56:02    648s] ### Creating RouteCongInterface, finished
[11/20 15:56:02    648s] {MG  {4 0 27.4 0.469382} }
[11/20 15:56:03    648s] AoF 2314.0780um
[11/20 15:56:03    648s] Total-nets :: 8448, Stn-nets :: 33, ratio :: 0.390625 %, Total-len 447145, Stn-len 0
[11/20 15:56:03    648s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8394
[11/20 15:56:03    648s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3967.8M, EPOCH TIME: 1732114563.116965
[11/20 15:56:03    648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:03    648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:03    648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:03    648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:03    648s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.026, REAL:0.010, MEM:3706.8M, EPOCH TIME: 1732114563.127411
[11/20 15:56:03    648s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.654633.4
[11/20 15:56:03    648s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.5 (1.5), totSession cpu/real = 0:10:48.8/1:20:16.2 (0.1), mem = 3706.8M
[11/20 15:56:03    648s] 
[11/20 15:56:03    648s] =============================================================================================
[11/20 15:56:03    648s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              22.33-s094_1
[11/20 15:56:03    648s] =============================================================================================
[11/20 15:56:03    648s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 15:56:03    648s] ---------------------------------------------------------------------------------------------
[11/20 15:56:03    648s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  30.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 15:56:03    648s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:56:03    648s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.8 % )     0:00:00.0 /  0:00:00.1    2.4
[11/20 15:56:03    648s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.1 % )     0:00:00.0 /  0:00:00.1    2.5
[11/20 15:56:03    648s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:56:03    648s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/20 15:56:03    648s] [ MISC                   ]          0:00:00.3  (  57.9 % )     0:00:00.3 /  0:00:00.5    1.6
[11/20 15:56:03    648s] ---------------------------------------------------------------------------------------------
[11/20 15:56:03    648s]  DrvOpt #2 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.8    1.5
[11/20 15:56:03    648s] ---------------------------------------------------------------------------------------------
[11/20 15:56:03    648s] 
[11/20 15:56:03    648s] End: Processing multi-driver nets
[11/20 15:56:03    648s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 8 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/20 15:56:03    648s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:48.8/1:20:16.2 (0.1), mem = 3706.8M
[11/20 15:56:03    648s] Info: 32 io nets excluded
[11/20 15:56:03    648s] Info: 2 clock nets excluded from IPO operation.
[11/20 15:56:03    648s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.654633.5
[11/20 15:56:03    648s] 
[11/20 15:56:03    648s] Active Setup views: VIEW_SETUP 
[11/20 15:56:03    648s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3706.8M, EPOCH TIME: 1732114563.191276
[11/20 15:56:03    648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:03    648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:03    648s] 
[11/20 15:56:03    648s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:56:03    648s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.007, MEM:3706.8M, EPOCH TIME: 1732114563.198227
[11/20 15:56:03    648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:03    648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:03    648s] [oiPhyDebug] optDemand 1469796849200.00, spDemand 139864849200.00.
[11/20 15:56:03    648s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8394
[11/20 15:56:03    648s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/20 15:56:03    648s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:10:49 mem=3706.8M
[11/20 15:56:03    648s] OPERPROF: Starting DPlace-Init at level 1, MEM:3706.8M, EPOCH TIME: 1732114563.204775
[11/20 15:56:03    648s] Processing tracks to init pin-track alignment.
[11/20 15:56:03    648s] z: 2, totalTracks: 1
[11/20 15:56:03    648s] z: 4, totalTracks: 1
[11/20 15:56:03    648s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 15:56:03    648s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3706.8M, EPOCH TIME: 1732114563.207837
[11/20 15:56:03    648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:03    648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:03    648s] 
[11/20 15:56:03    648s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:56:03    648s] OPERPROF:     Starting CMU at level 3, MEM:3706.8M, EPOCH TIME: 1732114563.213353
[11/20 15:56:03    648s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3706.8M, EPOCH TIME: 1732114563.213755
[11/20 15:56:03    648s] 
[11/20 15:56:03    648s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 15:56:03    648s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.007, MEM:3706.8M, EPOCH TIME: 1732114563.214978
[11/20 15:56:03    648s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3706.8M, EPOCH TIME: 1732114563.215022
[11/20 15:56:03    648s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3706.8M, EPOCH TIME: 1732114563.215225
[11/20 15:56:03    648s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3706.8MB).
[11/20 15:56:03    648s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.011, MEM:3706.8M, EPOCH TIME: 1732114563.216049
[11/20 15:56:03    648s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 15:56:03    649s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8394
[11/20 15:56:03    649s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:10:49 mem=3706.8M
[11/20 15:56:03    649s] ### Creating RouteCongInterface, started
[11/20 15:56:03    649s] 
[11/20 15:56:03    649s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[11/20 15:56:03    649s] 
[11/20 15:56:03    649s] #optDebug: {0, 1.000}
[11/20 15:56:03    649s] ### Creating RouteCongInterface, finished
[11/20 15:56:03    649s] {MG  {4 0 27.4 0.469382} }
[11/20 15:56:03    649s] [GPS-DRV] Optimizer inputs ============================= 
[11/20 15:56:03    649s] [GPS-DRV] drvFixingStage: Large Scale
[11/20 15:56:03    649s] [GPS-DRV] costLowerBound: 0.1
[11/20 15:56:03    649s] [GPS-DRV] setupTNSCost  : 0
[11/20 15:56:03    649s] [GPS-DRV] maxIter       : 2
[11/20 15:56:03    649s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[11/20 15:56:03    649s] [GPS-DRV] Optimizer parameters ============================= 
[11/20 15:56:03    649s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[11/20 15:56:03    649s] [GPS-DRV] maxDensity (design): 0.95
[11/20 15:56:03    649s] [GPS-DRV] maxLocalDensity: 1.2
[11/20 15:56:03    649s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[11/20 15:56:03    649s] [GPS-DRV] Dflt RT Characteristic Length 1605.91um AoF 2314.08um x 1
[11/20 15:56:03    649s] [GPS-DRV] All active and enabled setup views
[11/20 15:56:03    649s] [GPS-DRV]     VIEW_SETUP
[11/20 15:56:03    649s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/20 15:56:03    649s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/20 15:56:03    649s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/20 15:56:03    649s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[11/20 15:56:03    649s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[11/20 15:56:03    649s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4096.5M, EPOCH TIME: 1732114563.445484
[11/20 15:56:03    649s] Found 0 hard placement blockage before merging.
[11/20 15:56:03    649s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4096.5M, EPOCH TIME: 1732114563.445588
[11/20 15:56:03    649s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[11/20 15:56:03    649s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[11/20 15:56:03    649s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 15:56:03    649s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/20 15:56:03    649s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 15:56:03    649s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/20 15:56:03    649s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 15:56:03    649s] Info: violation cost 35523.121094 (cap = 657.583191, tran = 34847.542969, len = 0.000000, fanout load = 0.000000, fanout count = 18.000000, glitch 0.000000)
[11/20 15:56:03    649s] |   688|  8709|    -2.86|   350|   350|    -0.55|     0|     0|     0|     0|    -9.35| -1529.22|       0|       0|       0|  5.77%|          |         |
[11/20 15:56:05    654s] Info: violation cost 18.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 18.000000, glitch 0.000000)
[11/20 15:56:05    654s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -7.22| -1361.70|     366|      17|     103|  5.98%| 0:00:02.0|  4382.7M|
[11/20 15:56:05    654s] Info: violation cost 18.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 18.000000, glitch 0.000000)
[11/20 15:56:05    654s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -7.22| -1361.70|       0|       0|       0|  5.98%| 0:00:00.0|  4382.7M|
[11/20 15:56:05    654s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 15:56:05    654s] 
[11/20 15:56:05    654s] ###############################################################################
[11/20 15:56:05    654s] #
[11/20 15:56:05    654s] #  Large fanout net report:  
[11/20 15:56:05    654s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[11/20 15:56:05    654s] #     - current density: 5.98
[11/20 15:56:05    654s] #
[11/20 15:56:05    654s] #  List of high fanout nets:
[11/20 15:56:05    654s] #        Net(1):  pReset[0]: (fanouts = 1458)
[11/20 15:56:05    654s] #
[11/20 15:56:05    654s] ###############################################################################
[11/20 15:56:05    654s] Bottom Preferred Layer:
[11/20 15:56:05    654s]     None
[11/20 15:56:05    654s] Via Pillar Rule:
[11/20 15:56:05    654s]     None
[11/20 15:56:05    654s] 
[11/20 15:56:05    654s] 
[11/20 15:56:05    654s] =======================================================================
[11/20 15:56:05    654s]                 Reasons for remaining drv violations
[11/20 15:56:05    654s] =======================================================================
[11/20 15:56:05    654s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[11/20 15:56:05    654s] 
[11/20 15:56:05    654s] MultiBuffering failure reasons
[11/20 15:56:05    654s] ------------------------------------------------
[11/20 15:56:05    654s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[11/20 15:56:05    654s] 
[11/20 15:56:05    654s] 
[11/20 15:56:05    654s] *** Finish DRV Fixing (cpu=0:00:04.6 real=0:00:02.0 mem=4382.7M) ***
[11/20 15:56:05    654s] 
[11/20 15:56:05    654s] Deleting 0 temporary hard placement blockage(s).
[11/20 15:56:05    654s] Total-nets :: 8831, Stn-nets :: 33, ratio :: 0.373684 %, Total-len 447221, Stn-len 0
[11/20 15:56:05    654s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8777
[11/20 15:56:05    654s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4254.7M, EPOCH TIME: 1732114565.097761
[11/20 15:56:05    654s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8729).
[11/20 15:56:05    654s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:05    654s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:05    654s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:05    654s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.025, REAL:0.016, MEM:3827.7M, EPOCH TIME: 1732114565.113923
[11/20 15:56:05    654s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.654633.5
[11/20 15:56:05    654s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:05.3/0:00:02.0 (2.7), totSession cpu/real = 0:10:54.1/1:20:18.1 (0.1), mem = 3827.7M
[11/20 15:56:05    654s] 
[11/20 15:56:05    654s] =============================================================================================
[11/20 15:56:05    654s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              22.33-s094_1
[11/20 15:56:05    654s] =============================================================================================
[11/20 15:56:05    654s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 15:56:05    654s] ---------------------------------------------------------------------------------------------
[11/20 15:56:05    654s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.2
[11/20 15:56:05    654s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:56:05    654s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    2.2
[11/20 15:56:05    654s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.1
[11/20 15:56:05    654s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.9
[11/20 15:56:05    654s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:56:05    654s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:01.6 /  0:00:04.5    2.9
[11/20 15:56:05    654s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:01.5 /  0:00:04.4    2.9
[11/20 15:56:05    654s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:56:05    654s] [ OptEval                ]      4   0:00:00.4  (  19.8 % )     0:00:00.4 /  0:00:01.5    3.8
[11/20 15:56:05    654s] [ OptCommit              ]      4   0:00:00.3  (  16.1 % )     0:00:00.3 /  0:00:00.2    0.7
[11/20 15:56:05    654s] [ PostCommitDelayUpdate  ]      3   0:00:00.1  (   3.9 % )     0:00:00.3 /  0:00:01.3    4.6
[11/20 15:56:05    654s] [ IncrDelayCalc          ]     20   0:00:00.2  (  10.1 % )     0:00:00.2 /  0:00:01.2    6.0
[11/20 15:56:05    654s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    4.0
[11/20 15:56:05    654s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.4
[11/20 15:56:05    654s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[11/20 15:56:05    654s] [ IncrTimingUpdate       ]      3   0:00:00.5  (  27.4 % )     0:00:00.5 /  0:00:01.4    2.5
[11/20 15:56:05    654s] [ MISC                   ]          0:00:00.3  (  14.2 % )     0:00:00.3 /  0:00:00.5    1.9
[11/20 15:56:05    654s] ---------------------------------------------------------------------------------------------
[11/20 15:56:05    654s]  DrvOpt #3 TOTAL                    0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:05.3    2.7
[11/20 15:56:05    654s] ---------------------------------------------------------------------------------------------
[11/20 15:56:05    654s] 
[11/20 15:56:05    654s] End: GigaOpt DRV Optimization
[11/20 15:56:05    654s] GigaOpt DRV: restore maxLocalDensity to 0.98
[11/20 15:56:05    654s] **optDesign ... cpu = 0:00:20, real = 0:00:31, mem = 2739.6M, totSessionCpu=0:10:54 **
[11/20 15:56:05    654s] 
[11/20 15:56:05    654s] Active setup views:
[11/20 15:56:05    654s]  VIEW_SETUP
[11/20 15:56:05    654s]   Dominating endpoints: 0
[11/20 15:56:05    654s]   Dominating TNS: -0.000
[11/20 15:56:05    654s] 
[11/20 15:56:05    654s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/20 15:56:05    654s] Deleting Lib Analyzer.
[11/20 15:56:05    654s] Begin: GigaOpt Global Optimization
[11/20 15:56:05    654s] *info: use new DP (enabled)
[11/20 15:56:05    654s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/20 15:56:05    654s] Info: 32 io nets excluded
[11/20 15:56:05    654s] Info: 2 clock nets excluded from IPO operation.
[11/20 15:56:05    654s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:54.2/1:20:18.2 (0.1), mem = 4089.4M
[11/20 15:56:05    654s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.654633.6
[11/20 15:56:05    654s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/20 15:56:05    654s] 
[11/20 15:56:05    654s] Creating Lib Analyzer ...
[11/20 15:56:05    654s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[11/20 15:56:05    654s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[11/20 15:56:05    654s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[11/20 15:56:05    654s] 
[11/20 15:56:05    654s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/20 15:56:05    654s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:54 mem=4089.4M
[11/20 15:56:05    654s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:54 mem=4089.4M
[11/20 15:56:05    654s] Creating Lib Analyzer, finished. 
[11/20 15:56:05    654s] 
[11/20 15:56:05    654s] Active Setup views: VIEW_SETUP 
[11/20 15:56:05    654s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4089.4M, EPOCH TIME: 1732114565.448104
[11/20 15:56:05    654s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:05    654s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:05    654s] 
[11/20 15:56:05    654s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:56:05    654s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.007, MEM:4089.4M, EPOCH TIME: 1732114565.455279
[11/20 15:56:05    654s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:05    654s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:05    654s] [oiPhyDebug] optDemand 1474927302800.00, spDemand 144995302800.00.
[11/20 15:56:05    654s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8777
[11/20 15:56:05    654s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/20 15:56:05    654s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:10:54 mem=4089.4M
[11/20 15:56:05    654s] OPERPROF: Starting DPlace-Init at level 1, MEM:4089.4M, EPOCH TIME: 1732114565.462642
[11/20 15:56:05    654s] Processing tracks to init pin-track alignment.
[11/20 15:56:05    654s] z: 2, totalTracks: 1
[11/20 15:56:05    654s] z: 4, totalTracks: 1
[11/20 15:56:05    654s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 15:56:05    654s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4089.4M, EPOCH TIME: 1732114565.465911
[11/20 15:56:05    654s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:05    654s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:05    654s] 
[11/20 15:56:05    654s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:56:05    654s] OPERPROF:     Starting CMU at level 3, MEM:4089.4M, EPOCH TIME: 1732114565.471456
[11/20 15:56:05    654s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.001, MEM:4089.4M, EPOCH TIME: 1732114565.472391
[11/20 15:56:05    654s] 
[11/20 15:56:05    654s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 15:56:05    654s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.014, REAL:0.008, MEM:4089.4M, EPOCH TIME: 1732114565.473664
[11/20 15:56:05    654s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4089.4M, EPOCH TIME: 1732114565.473707
[11/20 15:56:05    654s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4089.4M, EPOCH TIME: 1732114565.473882
[11/20 15:56:05    654s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4089.4MB).
[11/20 15:56:05    654s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.018, REAL:0.012, MEM:4089.4M, EPOCH TIME: 1732114565.474758
[11/20 15:56:05    654s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 15:56:05    654s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8777
[11/20 15:56:05    654s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:10:55 mem=4089.4M
[11/20 15:56:05    654s] ### Creating RouteCongInterface, started
[11/20 15:56:05    654s] 
[11/20 15:56:05    654s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[11/20 15:56:05    654s] 
[11/20 15:56:05    654s] #optDebug: {0, 1.000}
[11/20 15:56:05    654s] ### Creating RouteCongInterface, finished
[11/20 15:56:05    654s] {MG  {4 0 27.4 0.469382} }
[11/20 15:56:05    654s] *info: 32 io nets excluded
[11/20 15:56:05    654s] *info: 2 clock nets excluded
[11/20 15:56:05    654s] *info: 32 multi-driver nets excluded.
[11/20 15:56:05    654s] *info: 772 no-driver nets excluded.
[11/20 15:56:05    654s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4275.5M, EPOCH TIME: 1732114565.817019
[11/20 15:56:05    654s] Found 0 hard placement blockage before merging.
[11/20 15:56:05    654s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4275.5M, EPOCH TIME: 1732114565.817165
[11/20 15:56:05    654s] ** GigaOpt Global Opt WNS Slack -7.220  TNS Slack -1361.701 
[11/20 15:56:05    654s] +--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:56:05    654s] |  WNS   |   TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/20 15:56:05    654s] +--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:56:05    654s] |  -7.220|-1361.701|    5.98%|   0:00:00.0| 4275.5M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:05    654s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 15:56:05    654s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:05    654s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:05    654s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:06    659s] |  -6.734|-1317.950|    5.97%|   0:00:01.0| 4488.2M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:06    659s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 15:56:06    659s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:06    659s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:06    659s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:07    662s] |  -6.558|-1314.943|    5.98%|   0:00:01.0| 4500.3M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:07    662s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 15:56:07    662s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:07    662s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:07    662s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:07    663s] |  -6.558|-1314.943|    5.98%|   0:00:00.0| 4505.3M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:07    663s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 15:56:07    663s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:07    663s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:07    663s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:08    667s] |  -6.321|-1300.796|    6.00%|   0:00:01.0| 4560.3M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:08    667s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 15:56:08    667s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:08    667s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:08    667s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:08    671s] |  -6.321|-1297.567|    6.02%|   0:00:00.0| 4567.4M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:08    671s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 15:56:08    671s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:08    671s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:08    671s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:09    672s] |  -6.262|-1296.127|    6.02%|   0:00:01.0| 4574.0M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:09    672s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 15:56:09    672s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:09    672s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:09    672s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:09    672s] |  -6.262|-1296.127|    6.02%|   0:00:00.0| 4574.0M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:09    672s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 15:56:09    672s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:09    672s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:09    672s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:09    674s] |  -6.180|-1287.289|    6.06%|   0:00:00.0| 4578.7M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:09    674s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 15:56:09    674s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:09    674s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:09    674s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:09    676s] |  -6.180|-1286.192|    6.06%|   0:00:00.0| 4578.7M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:09    676s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 15:56:09    676s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:09    676s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:09    676s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:10    677s] |  -6.180|-1285.082|    6.06%|   0:00:01.0| 4578.7M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:10    677s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 15:56:10    677s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:10    677s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:10    677s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:10    677s] |  -6.180|-1285.082|    6.06%|   0:00:00.0| 4578.7M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:10    677s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 15:56:10    677s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:10    677s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:10    677s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:10    678s] |  -6.180|-1282.244|    6.08%|   0:00:00.0| 4578.7M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:10    678s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 15:56:10    678s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:10    678s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:10    678s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:10    680s] |  -6.180|-1282.152|    6.08%|   0:00:00.0| 4578.7M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:10    680s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 15:56:10    680s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:10    680s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:10    680s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:10    681s] |  -6.180|-1282.152|    6.08%|   0:00:00.0| 4578.7M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:10    681s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 15:56:10    681s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:10    681s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:10    681s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:10    681s] |  -6.180|-1282.152|    6.08%|   0:00:00.0| 4578.7M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:10    681s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 15:56:10    681s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:10    681s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:10    681s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:11    683s] |  -6.180|-1281.779|    6.09%|   0:00:01.0| 4578.7M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:11    683s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 15:56:11    683s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:11    683s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:11    683s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:11    684s] |  -6.180|-1281.779|    6.09%|   0:00:00.0| 4578.7M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:11    684s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 15:56:11    684s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:11    684s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:11    684s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:11    684s] +--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:56:11    684s] 
[11/20 15:56:11    684s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:29.9 real=0:00:06.0 mem=4578.7M) ***
[11/20 15:56:11    684s] 
[11/20 15:56:11    684s] *** Finish pre-CTS Setup Fixing (cpu=0:00:29.9 real=0:00:06.0 mem=4578.7M) ***
[11/20 15:56:11    684s] Deleting 0 temporary hard placement blockage(s).
[11/20 15:56:11    684s] Bottom Preferred Layer:
[11/20 15:56:11    684s]     None
[11/20 15:56:11    684s] Via Pillar Rule:
[11/20 15:56:11    684s]     None
[11/20 15:56:11    684s] ** GigaOpt Global Opt End WNS Slack -6.180  TNS Slack -1281.779 
[11/20 15:56:11    684s] Total-nets :: 8682, Stn-nets :: 47, ratio :: 0.54135 %, Total-len 447052, Stn-len 1401.62
[11/20 15:56:11    684s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8628
[11/20 15:56:11    684s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4450.7M, EPOCH TIME: 1732114571.596693
[11/20 15:56:11    684s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8580).
[11/20 15:56:11    684s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:11    684s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:11    684s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:11    684s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.042, REAL:0.024, MEM:4004.7M, EPOCH TIME: 1732114571.620568
[11/20 15:56:11    684s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.654633.6
[11/20 15:56:11    684s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:30.7/0:00:06.4 (4.8), totSession cpu/real = 0:11:24.9/1:20:24.7 (0.1), mem = 4004.7M
[11/20 15:56:11    684s] 
[11/20 15:56:11    684s] =============================================================================================
[11/20 15:56:11    684s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           22.33-s094_1
[11/20 15:56:11    684s] =============================================================================================
[11/20 15:56:11    684s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 15:56:11    684s] ---------------------------------------------------------------------------------------------
[11/20 15:56:11    684s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[11/20 15:56:11    684s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 15:56:11    684s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:56:11    684s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    2.6
[11/20 15:56:11    684s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[11/20 15:56:11    684s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    2.2
[11/20 15:56:11    684s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:56:11    684s] [ BottleneckAnalyzerInit ]      5   0:00:00.6  (   9.3 % )     0:00:00.6 /  0:00:03.7    6.1
[11/20 15:56:11    684s] [ TransformInit          ]      1   0:00:00.3  (   4.5 % )     0:00:00.3 /  0:00:00.2    0.6
[11/20 15:56:11    684s] [ OptSingleIteration     ]     17   0:00:00.1  (   2.0 % )     0:00:04.9 /  0:00:26.1    5.4
[11/20 15:56:11    684s] [ OptGetWeight           ]     17   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.0    0.7
[11/20 15:56:11    684s] [ OptEval                ]     17   0:00:01.7  (  26.5 % )     0:00:01.7 /  0:00:12.2    7.2
[11/20 15:56:11    684s] [ OptCommit              ]     17   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.1
[11/20 15:56:11    684s] [ PostCommitDelayUpdate  ]     17   0:00:00.1  (   1.7 % )     0:00:00.4 /  0:00:01.5    3.5
[11/20 15:56:11    684s] [ IncrDelayCalc          ]     70   0:00:00.3  (   5.1 % )     0:00:00.3 /  0:00:01.4    4.4
[11/20 15:56:11    684s] [ SetupOptGetWorkingSet  ]     17   0:00:00.6  (   9.8 % )     0:00:00.6 /  0:00:03.4    5.5
[11/20 15:56:11    684s] [ SetupOptGetActiveNode  ]     17   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.9    6.2
[11/20 15:56:11    684s] [ SetupOptSlackGraph     ]     17   0:00:00.8  (  11.8 % )     0:00:00.8 /  0:00:03.8    5.0
[11/20 15:56:11    684s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.6
[11/20 15:56:11    684s] [ IncrTimingUpdate       ]     12   0:00:00.8  (  12.9 % )     0:00:00.8 /  0:00:03.9    4.6
[11/20 15:56:11    684s] [ MISC                   ]          0:00:00.4  (   5.5 % )     0:00:00.4 /  0:00:00.3    1.0
[11/20 15:56:11    684s] ---------------------------------------------------------------------------------------------
[11/20 15:56:11    684s]  GlobalOpt #1 TOTAL                 0:00:06.4  ( 100.0 % )     0:00:06.4 /  0:00:30.7    4.8
[11/20 15:56:11    684s] ---------------------------------------------------------------------------------------------
[11/20 15:56:11    684s] 
[11/20 15:56:11    684s] End: GigaOpt Global Optimization
[11/20 15:56:11    684s] *** Timing NOT met, worst failing slack is -6.180
[11/20 15:56:11    684s] *** Check timing (0:00:00.0)
[11/20 15:56:11    684s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/20 15:56:11    684s] Deleting Lib Analyzer.
[11/20 15:56:11    684s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[11/20 15:56:11    684s] Info: 32 io nets excluded
[11/20 15:56:11    684s] Info: 2 clock nets excluded from IPO operation.
[11/20 15:56:11    684s] ### Creating LA Mngr. totSessionCpu=0:11:25 mem=4004.7M
[11/20 15:56:11    684s] ### Creating LA Mngr, finished. totSessionCpu=0:11:25 mem=4004.7M
[11/20 15:56:11    684s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/20 15:56:11    684s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4378.4M, EPOCH TIME: 1732114571.666964
[11/20 15:56:11    684s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:11    684s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:11    684s] 
[11/20 15:56:11    684s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:56:11    684s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.007, MEM:4378.4M, EPOCH TIME: 1732114571.674134
[11/20 15:56:11    684s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:11    684s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:11    684s] [oiPhyDebug] optDemand 1477738197200.00, spDemand 147806197200.00.
[11/20 15:56:11    684s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8628
[11/20 15:56:11    684s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/20 15:56:11    684s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:11:25 mem=4378.4M
[11/20 15:56:11    684s] OPERPROF: Starting DPlace-Init at level 1, MEM:4378.4M, EPOCH TIME: 1732114571.681016
[11/20 15:56:11    684s] Processing tracks to init pin-track alignment.
[11/20 15:56:11    684s] z: 2, totalTracks: 1
[11/20 15:56:11    684s] z: 4, totalTracks: 1
[11/20 15:56:11    684s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 15:56:11    684s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4378.4M, EPOCH TIME: 1732114571.684268
[11/20 15:56:11    684s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:11    684s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:11    685s] 
[11/20 15:56:11    685s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:56:11    685s] OPERPROF:     Starting CMU at level 3, MEM:4378.4M, EPOCH TIME: 1732114571.689775
[11/20 15:56:11    685s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4378.4M, EPOCH TIME: 1732114571.690513
[11/20 15:56:11    685s] 
[11/20 15:56:11    685s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 15:56:11    685s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.008, MEM:4378.4M, EPOCH TIME: 1732114571.691863
[11/20 15:56:11    685s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4378.4M, EPOCH TIME: 1732114571.691908
[11/20 15:56:11    685s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4378.4M, EPOCH TIME: 1732114571.692073
[11/20 15:56:11    685s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4378.4MB).
[11/20 15:56:11    685s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.017, REAL:0.012, MEM:4378.4M, EPOCH TIME: 1732114571.693006
[11/20 15:56:11    685s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 15:56:11    685s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8628
[11/20 15:56:11    685s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:11:25 mem=4394.4M
[11/20 15:56:11    685s] Begin: Area Reclaim Optimization
[11/20 15:56:11    685s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:25.1/1:20:24.8 (0.1), mem = 4394.4M
[11/20 15:56:11    685s] 
[11/20 15:56:11    685s] Creating Lib Analyzer ...
[11/20 15:56:11    685s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[11/20 15:56:11    685s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[11/20 15:56:11    685s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[11/20 15:56:11    685s] 
[11/20 15:56:11    685s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/20 15:56:11    685s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:25 mem=4396.4M
[11/20 15:56:11    685s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:25 mem=4396.4M
[11/20 15:56:11    685s] Creating Lib Analyzer, finished. 
[11/20 15:56:11    685s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.654633.7
[11/20 15:56:11    685s] 
[11/20 15:56:11    685s] Active Setup views: VIEW_SETUP 
[11/20 15:56:11    685s] [LDM::Info] TotalInstCnt at InitDesignMc2: 8628
[11/20 15:56:11    685s] ### Creating RouteCongInterface, started
[11/20 15:56:11    685s] 
[11/20 15:56:11    685s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[11/20 15:56:11    685s] 
[11/20 15:56:11    685s] #optDebug: {0, 1.000}
[11/20 15:56:11    685s] ### Creating RouteCongInterface, finished
[11/20 15:56:11    685s] {MG  {4 0 27.4 0.469382} }
[11/20 15:56:11    685s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4396.4M, EPOCH TIME: 1732114571.968176
[11/20 15:56:11    685s] Found 0 hard placement blockage before merging.
[11/20 15:56:11    685s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4396.4M, EPOCH TIME: 1732114571.968317
[11/20 15:56:12    685s] Reclaim Optimization WNS Slack -6.180  TNS Slack -1281.779 Density 6.09
[11/20 15:56:12    685s] +---------+---------+--------+---------+------------+--------+
[11/20 15:56:12    685s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[11/20 15:56:12    685s] +---------+---------+--------+---------+------------+--------+
[11/20 15:56:12    685s] |    6.09%|        -|  -6.180|-1281.779|   0:00:00.0| 4396.4M|
[11/20 15:56:12    686s] |    6.09%|       10|  -6.074|-1280.059|   0:00:00.0| 4562.0M|
[11/20 15:56:12    687s] |    6.09%|        2|  -6.074|-1280.055|   0:00:00.0| 4562.0M|
[11/20 15:56:12    687s] |    6.09%|        2|  -6.074|-1280.051|   0:00:00.0| 4564.0M|
[11/20 15:56:12    688s] |    6.09%|        2|  -6.074|-1280.039|   0:00:00.0| 4564.0M|
[11/20 15:56:12    688s] |    6.09%|        1|  -6.074|-1280.036|   0:00:00.0| 4564.0M|
[11/20 15:56:12    688s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[11/20 15:56:12    688s] |    6.09%|        0|  -6.074|-1280.036|   0:00:00.0| 4564.0M|
[11/20 15:56:13    689s] |    6.08%|        3|  -6.074|-1280.036|   0:00:01.0| 4564.0M|
[11/20 15:56:13    689s] |    6.08%|       10|  -6.074|-1280.001|   0:00:00.0| 4564.0M|
[11/20 15:56:13    689s] |    6.08%|        0|  -6.074|-1280.001|   0:00:00.0| 4564.0M|
[11/20 15:56:13    689s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[11/20 15:56:13    689s] |    6.08%|        0|  -6.074|-1280.001|   0:00:00.0| 4564.0M|
[11/20 15:56:13    689s] +---------+---------+--------+---------+------------+--------+
[11/20 15:56:13    689s] Reclaim Optimization End WNS Slack -6.074  TNS Slack -1280.001 Density 6.08
[11/20 15:56:13    689s] 
[11/20 15:56:13    689s] ** Summary: Restruct = 17 Buffer Deletion = 3 Declone = 0 Resize = 10 **
[11/20 15:56:13    689s] --------------------------------------------------------------
[11/20 15:56:13    689s] |                                   | Total     | Sequential |
[11/20 15:56:13    689s] --------------------------------------------------------------
[11/20 15:56:13    689s] | Num insts resized                 |      10  |       0    |
[11/20 15:56:13    689s] | Num insts undone                  |       0  |       0    |
[11/20 15:56:13    689s] | Num insts Downsized               |      10  |       0    |
[11/20 15:56:13    689s] | Num insts Samesized               |       0  |       0    |
[11/20 15:56:13    689s] | Num insts Upsized                 |       0  |       0    |
[11/20 15:56:13    689s] | Num multiple commits+uncommits    |       0  |       -    |
[11/20 15:56:13    689s] --------------------------------------------------------------
[11/20 15:56:13    689s] Bottom Preferred Layer:
[11/20 15:56:13    689s]     None
[11/20 15:56:13    689s] Via Pillar Rule:
[11/20 15:56:13    689s]     None
[11/20 15:56:13    689s] 
[11/20 15:56:13    689s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/20 15:56:13    689s] End: Core Area Reclaim Optimization (cpu = 0:00:04.9) (real = 0:00:02.0) **
[11/20 15:56:13    689s] Deleting 0 temporary hard placement blockage(s).
[11/20 15:56:13    689s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 8616
[11/20 15:56:13    689s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.654633.7
[11/20 15:56:13    689s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.9/0:00:01.7 (2.8), totSession cpu/real = 0:11:30.0/1:20:26.5 (0.1), mem = 4564.0M
[11/20 15:56:13    689s] 
[11/20 15:56:13    689s] =============================================================================================
[11/20 15:56:13    689s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             22.33-s094_1
[11/20 15:56:13    689s] =============================================================================================
[11/20 15:56:13    689s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 15:56:13    689s] ---------------------------------------------------------------------------------------------
[11/20 15:56:13    689s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.1    1.2
[11/20 15:56:13    689s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   9.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 15:56:13    689s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:56:13    689s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.1
[11/20 15:56:13    689s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.1    2.2
[11/20 15:56:13    689s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:56:13    689s] [ OptimizationStep       ]      1   0:00:00.2  (   9.0 % )     0:00:01.4 /  0:00:04.5    3.2
[11/20 15:56:13    689s] [ OptSingleIteration     ]     10   0:00:00.1  (   5.2 % )     0:00:01.3 /  0:00:04.4    3.4
[11/20 15:56:13    689s] [ OptGetWeight           ]    465   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.9
[11/20 15:56:13    689s] [ OptEval                ]    465   0:00:00.6  (  31.9 % )     0:00:00.6 /  0:00:02.6    4.7
[11/20 15:56:13    689s] [ OptCommit              ]    465   0:00:00.1  (   7.9 % )     0:00:00.1 /  0:00:00.0    0.1
[11/20 15:56:13    689s] [ PostCommitDelayUpdate  ]    465   0:00:00.0  (   1.7 % )     0:00:00.1 /  0:00:00.2    1.8
[11/20 15:56:13    689s] [ IncrDelayCalc          ]     31   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.2    2.1
[11/20 15:56:13    689s] [ IncrTimingUpdate       ]     10   0:00:00.3  (  19.8 % )     0:00:00.3 /  0:00:01.4    4.1
[11/20 15:56:13    689s] [ MISC                   ]          0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    0.9
[11/20 15:56:13    689s] ---------------------------------------------------------------------------------------------
[11/20 15:56:13    689s]  AreaOpt #1 TOTAL                   0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:04.9    2.8
[11/20 15:56:13    689s] ---------------------------------------------------------------------------------------------
[11/20 15:56:13    689s] 
[11/20 15:56:13    689s] Executing incremental physical updates
[11/20 15:56:13    689s] Executing incremental physical updates
[11/20 15:56:13    689s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8616
[11/20 15:56:13    689s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4436.0M, EPOCH TIME: 1732114573.465145
[11/20 15:56:13    689s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8568).
[11/20 15:56:13    689s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:13    690s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:13    690s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:13    690s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.034, REAL:0.019, MEM:4013.0M, EPOCH TIME: 1732114573.483780
[11/20 15:56:13    690s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:02, mem=4012.99M, totSessionCpu=0:11:30).
[11/20 15:56:13    690s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4013.0M, EPOCH TIME: 1732114573.575165
[11/20 15:56:13    690s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:13    690s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:13    690s] 
[11/20 15:56:13    690s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:56:13    690s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.008, MEM:4013.0M, EPOCH TIME: 1732114573.582781
[11/20 15:56:13    690s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:13    690s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:13    690s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:30.1/1:20:26.6 (0.1), mem = 4013.0M
[11/20 15:56:13    690s] 
[11/20 15:56:13    690s] *** Start incrementalPlace ***
[11/20 15:56:13    690s] User Input Parameters:
[11/20 15:56:13    690s] - Congestion Driven    : On
[11/20 15:56:13    690s] - Timing Driven        : On
[11/20 15:56:13    690s] - Area-Violation Based : On
[11/20 15:56:13    690s] - Start Rollback Level : -5
[11/20 15:56:13    690s] - Legalized            : On
[11/20 15:56:13    690s] - Window Based         : Off
[11/20 15:56:13    690s] - eDen incr mode       : Off
[11/20 15:56:13    690s] - Small incr mode      : Off
[11/20 15:56:13    690s] 
[11/20 15:56:13    690s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:4013.0M, EPOCH TIME: 1732114573.599507
[11/20 15:56:13    690s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:4013.0M, EPOCH TIME: 1732114573.599549
[11/20 15:56:13    690s] no activity file in design. spp won't run.
[11/20 15:56:13    690s] Effort level <high> specified for reg2reg path_group
[11/20 15:56:13    690s] No Views given, use default active views for adaptive view pruning
[11/20 15:56:13    690s] SKP will enable view:
[11/20 15:56:13    690s]   VIEW_SETUP
[11/20 15:56:13    690s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:4015.0M, EPOCH TIME: 1732114573.814841
[11/20 15:56:13    690s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:4015.0M, EPOCH TIME: 1732114573.819252
[11/20 15:56:13    690s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4015.0M, EPOCH TIME: 1732114573.819311
[11/20 15:56:13    690s] Starting Early Global Route congestion estimation: mem = 4015.0M
[11/20 15:56:13    690s] (I)      Initializing eGR engine (regular)
[11/20 15:56:13    690s] Set min layer with default ( 2 )
[11/20 15:56:13    690s] Set max layer with default ( 127 )
[11/20 15:56:13    690s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:56:13    690s] Min route layer (adjusted) = 2
[11/20 15:56:13    690s] Max route layer (adjusted) = 5
[11/20 15:56:13    690s] (I)      Initializing eGR engine (regular)
[11/20 15:56:13    690s] Set min layer with default ( 2 )
[11/20 15:56:13    690s] Set max layer with default ( 127 )
[11/20 15:56:13    690s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:56:13    690s] Min route layer (adjusted) = 2
[11/20 15:56:13    690s] Max route layer (adjusted) = 5
[11/20 15:56:13    690s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.87 MB )
[11/20 15:56:13    690s] (I)      Running eGR Regular flow
[11/20 15:56:13    690s] (I)      # wire layers (front) : 6
[11/20 15:56:13    690s] (I)      # wire layers (back)  : 0
[11/20 15:56:13    690s] (I)      min wire layer : 1
[11/20 15:56:13    690s] (I)      max wire layer : 5
[11/20 15:56:13    690s] (I)      # cut layers (front) : 5
[11/20 15:56:13    690s] (I)      # cut layers (back)  : 0
[11/20 15:56:13    690s] (I)      min cut layer : 1
[11/20 15:56:13    690s] (I)      max cut layer : 4
[11/20 15:56:13    690s] (I)      ================================ Layers ================================
[11/20 15:56:13    690s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:56:13    690s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/20 15:56:13    690s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:56:13    690s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/20 15:56:13    690s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/20 15:56:13    690s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 15:56:13    690s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/20 15:56:13    690s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 15:56:13    690s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/20 15:56:13    690s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 15:56:13    690s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/20 15:56:13    690s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 15:56:13    690s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/20 15:56:13    690s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/20 15:56:13    690s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:56:13    690s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/20 15:56:13    690s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/20 15:56:13    690s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:56:13    690s] (I)      Started Import and model ( Curr Mem: 3.87 MB )
[11/20 15:56:13    690s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:56:13    690s] (I)      == Non-default Options ==
[11/20 15:56:13    690s] (I)      Maximum routing layer                              : 5
[11/20 15:56:13    690s] (I)      Top routing layer                                  : 5
[11/20 15:56:13    690s] (I)      Number of threads                                  : 8
[11/20 15:56:13    690s] (I)      Route tie net to shape                             : auto
[11/20 15:56:13    690s] (I)      Use non-blocking free Dbs wires                    : false
[11/20 15:56:13    690s] (I)      Method to set GCell size                           : row
[11/20 15:56:13    690s] (I)      Tie hi/lo max distance                             : 41.400000
[11/20 15:56:13    690s] (I)      Counted 17053 PG shapes. eGR will not process PG shapes layer by layer.
[11/20 15:56:13    690s] (I)      ============== Pin Summary ==============
[11/20 15:56:13    690s] (I)      +-------+--------+---------+------------+
[11/20 15:56:13    690s] (I)      | Layer | # pins | % total |      Group |
[11/20 15:56:13    690s] (I)      +-------+--------+---------+------------+
[11/20 15:56:13    690s] (I)      |     1 |  30802 |   99.28 |        Pin |
[11/20 15:56:13    690s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/20 15:56:13    690s] (I)      |     3 |    192 |    0.62 | Pin access |
[11/20 15:56:13    690s] (I)      |     4 |      0 |    0.00 |      Other |
[11/20 15:56:13    690s] (I)      |     5 |     32 |    0.10 |      Other |
[11/20 15:56:13    690s] (I)      +-------+--------+---------+------------+
[11/20 15:56:13    690s] (I)      Use row-based GCell size
[11/20 15:56:13    690s] (I)      Use row-based GCell align
[11/20 15:56:13    690s] (I)      layer 0 area = 83000
[11/20 15:56:13    690s] (I)      layer 1 area = 67600
[11/20 15:56:13    690s] (I)      layer 2 area = 240000
[11/20 15:56:13    690s] (I)      layer 3 area = 240000
[11/20 15:56:13    690s] (I)      layer 4 area = 4000000
[11/20 15:56:13    690s] (I)      GCell unit size   : 4140
[11/20 15:56:13    690s] (I)      GCell multiplier  : 1
[11/20 15:56:13    690s] (I)      GCell row height  : 4140
[11/20 15:56:13    690s] (I)      Actual row height : 4140
[11/20 15:56:13    690s] (I)      GCell align ref   : 280000 280000
[11/20 15:56:13    690s] [NR-eGR] Track table information for default rule: 
[11/20 15:56:13    690s] [NR-eGR] met1 has single uniform track structure
[11/20 15:56:13    690s] [NR-eGR] met2 has single uniform track structure
[11/20 15:56:13    690s] [NR-eGR] met3 has single uniform track structure
[11/20 15:56:13    690s] [NR-eGR] met4 has single uniform track structure
[11/20 15:56:13    690s] [NR-eGR] met5 has single uniform track structure
[11/20 15:56:13    690s] (I)      =============== Default via ===============
[11/20 15:56:13    690s] (I)      +---+------------------+------------------+
[11/20 15:56:13    690s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/20 15:56:13    690s] (I)      +---+------------------+------------------+
[11/20 15:56:13    690s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/20 15:56:13    690s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/20 15:56:13    690s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/20 15:56:13    690s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/20 15:56:13    690s] (I)      +---+------------------+------------------+
[11/20 15:56:13    690s] [NR-eGR] Read 26534 PG shapes
[11/20 15:56:13    690s] [NR-eGR] Read 0 clock shapes
[11/20 15:56:13    690s] [NR-eGR] Read 0 other shapes
[11/20 15:56:13    690s] [NR-eGR] #Routing Blockages  : 0
[11/20 15:56:13    690s] [NR-eGR] #Instance Blockages : 9014
[11/20 15:56:13    690s] [NR-eGR] #PG Blockages       : 26534
[11/20 15:56:13    690s] [NR-eGR] #Halo Blockages     : 0
[11/20 15:56:13    690s] [NR-eGR] #Boundary Blockages : 0
[11/20 15:56:13    690s] [NR-eGR] #Clock Blockages    : 0
[11/20 15:56:13    690s] [NR-eGR] #Other Blockages    : 0
[11/20 15:56:13    690s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/20 15:56:13    690s] (I)      Custom ignore net properties:
[11/20 15:56:13    690s] (I)      1 : NotLegal
[11/20 15:56:13    690s] (I)      Default ignore net properties:
[11/20 15:56:13    690s] (I)      1 : Special
[11/20 15:56:13    690s] (I)      2 : Analog
[11/20 15:56:13    690s] (I)      3 : Fixed
[11/20 15:56:13    690s] (I)      4 : Skipped
[11/20 15:56:13    690s] (I)      5 : MixedSignal
[11/20 15:56:13    690s] (I)      Prerouted net properties:
[11/20 15:56:13    690s] (I)      1 : NotLegal
[11/20 15:56:13    690s] (I)      2 : Special
[11/20 15:56:13    690s] (I)      3 : Analog
[11/20 15:56:13    690s] (I)      4 : Fixed
[11/20 15:56:13    690s] (I)      5 : Skipped
[11/20 15:56:13    690s] (I)      6 : MixedSignal
[11/20 15:56:13    690s] [NR-eGR] Early global route reroute all routable nets
[11/20 15:56:13    690s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/20 15:56:13    690s] [NR-eGR] Read 8669 nets ( ignored 0 )
[11/20 15:56:13    690s] (I)        Front-side 8669 ( ignored 0 )
[11/20 15:56:13    690s] (I)        Back-side  0 ( ignored 0 )
[11/20 15:56:13    690s] (I)        Both-side  0 ( ignored 0 )
[11/20 15:56:13    690s] (I)      early_global_route_priority property id does not exist.
[11/20 15:56:13    690s] (I)      Read Num Blocks=35548  Num Prerouted Wires=0  Num CS=0
[11/20 15:56:13    690s] (I)      Layer 1 (V) : #blockages 10781 : #preroutes 0
[11/20 15:56:13    690s] (I)      Layer 2 (H) : #blockages 14546 : #preroutes 0
[11/20 15:56:13    690s] (I)      Layer 3 (V) : #blockages 8333 : #preroutes 0
[11/20 15:56:13    690s] (I)      Layer 4 (H) : #blockages 1888 : #preroutes 0
[11/20 15:56:13    690s] (I)      Number of ignored nets                =      0
[11/20 15:56:13    690s] (I)      Number of connected nets              =      0
[11/20 15:56:13    690s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/20 15:56:13    690s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/20 15:56:13    690s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/20 15:56:13    690s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/20 15:56:13    690s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/20 15:56:13    690s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/20 15:56:13    690s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/20 15:56:13    690s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/20 15:56:13    690s] (I)      Ndr track 0 does not exist
[11/20 15:56:13    690s] (I)      ---------------------Grid Graph Info--------------------
[11/20 15:56:13    690s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/20 15:56:13    690s] (I)      Core area           : (280000, 280000) - (1838665, 1838665)
[11/20 15:56:13    690s] (I)      Site width          :   460  (dbu)
[11/20 15:56:13    690s] (I)      Row height          :  4140  (dbu)
[11/20 15:56:13    690s] (I)      GCell row height    :  4140  (dbu)
[11/20 15:56:13    690s] (I)      GCell width         :  4140  (dbu)
[11/20 15:56:13    690s] (I)      GCell height        :  4140  (dbu)
[11/20 15:56:13    690s] (I)      Grid                :   512   512     5
[11/20 15:56:13    690s] (I)      Layer numbers       :     1     2     3     4     5
[11/20 15:56:13    690s] (I)      Vertical capacity   :     0  4140     0  4140     0
[11/20 15:56:13    690s] (I)      Horizontal capacity :     0     0  4140     0  4140
[11/20 15:56:13    690s] (I)      Default wire width  :   140   140   300   300  1600
[11/20 15:56:13    690s] (I)      Default wire space  :   140   140   300   300  1600
[11/20 15:56:13    690s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/20 15:56:13    690s] (I)      Default pitch size  :   280   460   610   615  3660
[11/20 15:56:13    690s] (I)      First track coord   :   320   320   620   790  1840
[11/20 15:56:13    690s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[11/20 15:56:13    690s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/20 15:56:13    690s] (I)      Num of masks        :     1     1     1     1     1
[11/20 15:56:13    690s] (I)      Num of trim masks   :     0     0     0     0     0
[11/20 15:56:13    690s] (I)      --------------------------------------------------------
[11/20 15:56:13    690s] 
[11/20 15:56:13    690s] [NR-eGR] ============ Routing rule table ============
[11/20 15:56:13    690s] [NR-eGR] Rule id: 0  Nets: 8637
[11/20 15:56:13    690s] [NR-eGR] ========================================
[11/20 15:56:13    690s] [NR-eGR] 
[11/20 15:56:13    690s] (I)      ======== NDR :  =========
[11/20 15:56:13    690s] (I)      +--------------+--------+
[11/20 15:56:13    690s] (I)      |           ID |      0 |
[11/20 15:56:13    690s] (I)      |         Name |        |
[11/20 15:56:13    690s] (I)      |      Default |    yes |
[11/20 15:56:13    690s] (I)      |  Clk Special |     no |
[11/20 15:56:13    690s] (I)      | Hard spacing |     no |
[11/20 15:56:13    690s] (I)      |    NDR track | (none) |
[11/20 15:56:13    690s] (I)      |      NDR via | (none) |
[11/20 15:56:13    690s] (I)      |  Extra space |      0 |
[11/20 15:56:13    690s] (I)      |      Shields |      0 |
[11/20 15:56:13    690s] (I)      |   Demand (H) |      1 |
[11/20 15:56:13    690s] (I)      |   Demand (V) |      1 |
[11/20 15:56:13    690s] (I)      |        #Nets |   8637 |
[11/20 15:56:13    690s] (I)      +--------------+--------+
[11/20 15:56:13    690s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:56:13    690s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/20 15:56:13    690s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:56:13    690s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/20 15:56:13    690s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/20 15:56:13    690s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/20 15:56:13    690s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/20 15:56:13    690s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:56:13    690s] (I)      =============== Blocked Tracks ===============
[11/20 15:56:13    690s] (I)      +-------+---------+----------+---------------+
[11/20 15:56:13    690s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/20 15:56:13    690s] (I)      +-------+---------+----------+---------------+
[11/20 15:56:13    690s] (I)      |     1 |       0 |        0 |         0.00% |
[11/20 15:56:13    690s] (I)      |     2 | 2357760 |   763000 |        32.36% |
[11/20 15:56:13    690s] (I)      |     3 | 1777664 |   511103 |        28.75% |
[11/20 15:56:13    690s] (I)      |     4 | 1763328 |   649576 |        36.84% |
[11/20 15:56:13    690s] (I)      |     5 |  296448 |    98552 |        33.24% |
[11/20 15:56:13    690s] (I)      +-------+---------+----------+---------------+
[11/20 15:56:13    690s] (I)      Finished Import and model ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 3.89 MB )
[11/20 15:56:13    690s] (I)      Reset routing kernel
[11/20 15:56:13    690s] (I)      Started Global Routing ( Curr Mem: 3.89 MB )
[11/20 15:56:13    690s] (I)      totalPins=29515  totalGlobalPin=28963 (98.13%)
[11/20 15:56:13    690s] (I)      ================= Net Group Info =================
[11/20 15:56:13    690s] (I)      +----+----------------+--------------+-----------+
[11/20 15:56:13    690s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/20 15:56:13    690s] (I)      +----+----------------+--------------+-----------+
[11/20 15:56:13    690s] (I)      |  1 |           8637 |      met2(2) |   met5(5) |
[11/20 15:56:13    690s] (I)      +----+----------------+--------------+-----------+
[11/20 15:56:13    690s] (I)      total 2D Cap : 4288443 = (1473535 H, 2814908 V)
[11/20 15:56:13    690s] (I)      total 2D Demand : 547 = (0 H, 547 V)
[11/20 15:56:13    690s] (I)      Adjusted 0 GCells for pin access
[11/20 15:56:13    690s] [NR-eGR] Layer group 1: route 8637 net(s) in layer range [2, 5]
[11/20 15:56:13    690s] (I)      
[11/20 15:56:13    690s] (I)      ============  Phase 1a Route ============
[11/20 15:56:14    690s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 32
[11/20 15:56:14    690s] (I)      Usage: 102364 = (50199 H, 52165 V) = (3.41% H, 1.85% V) = (2.078e+05um H, 2.160e+05um V)
[11/20 15:56:14    690s] (I)      
[11/20 15:56:14    690s] (I)      ============  Phase 1b Route ============
[11/20 15:56:14    690s] (I)      Usage: 102490 = (50251 H, 52239 V) = (3.41% H, 1.86% V) = (2.080e+05um H, 2.163e+05um V)
[11/20 15:56:14    690s] (I)      Overflow of layer group 1: 0.36% H + 0.00% V. EstWL: 4.243086e+05um
[11/20 15:56:14    690s] (I)      Congestion metric : 2.38%H 0.00%V, 2.38%HV
[11/20 15:56:14    690s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/20 15:56:14    690s] (I)      
[11/20 15:56:14    690s] (I)      ============  Phase 1c Route ============
[11/20 15:56:14    690s] (I)      Level2 Grid: 103 x 103
[11/20 15:56:14    690s] (I)      Usage: 102618 = (50313 H, 52305 V) = (3.41% H, 1.86% V) = (2.083e+05um H, 2.165e+05um V)
[11/20 15:56:14    690s] (I)      
[11/20 15:56:14    690s] (I)      ============  Phase 1d Route ============
[11/20 15:56:14    691s] (I)      Usage: 102809 = (50328 H, 52481 V) = (3.42% H, 1.86% V) = (2.084e+05um H, 2.173e+05um V)
[11/20 15:56:14    691s] (I)      
[11/20 15:56:14    691s] (I)      ============  Phase 1e Route ============
[11/20 15:56:14    691s] (I)      Usage: 102809 = (50328 H, 52481 V) = (3.42% H, 1.86% V) = (2.084e+05um H, 2.173e+05um V)
[11/20 15:56:14    691s] [NR-eGR] Early Global Route overflow of layer group 1: 0.34% H + 0.00% V. EstWL: 4.256293e+05um
[11/20 15:56:14    691s] (I)      
[11/20 15:56:14    691s] (I)      ============  Phase 1l Route ============
[11/20 15:56:14    691s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/20 15:56:14    691s] (I)      Layer  2:    1702802     51804         1      599355     1755333    (25.45%) 
[11/20 15:56:14    691s] (I)      Layer  3:    1278876     97850      7350      456513     1319153    (25.71%) 
[11/20 15:56:14    691s] (I)      Layer  4:    1120945     25595       394      556342     1204888    (31.59%) 
[11/20 15:56:14    691s] (I)      Layer  5:     199202      5565        44       94466      201479    (31.92%) 
[11/20 15:56:14    691s] (I)      Total:       4301825    180814      7789     1706674     4480852    (27.58%) 
[11/20 15:56:14    691s] (I)      
[11/20 15:56:14    691s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/20 15:56:14    691s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/20 15:56:14    691s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/20 15:56:14    691s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[11/20 15:56:14    691s] [NR-eGR] --------------------------------------------------------------------------------
[11/20 15:56:14    691s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/20 15:56:14    691s] [NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/20 15:56:14    691s] [NR-eGR]    met3 ( 3)      2994( 1.54%)       257( 0.13%)         6( 0.00%)   ( 1.68%) 
[11/20 15:56:14    691s] [NR-eGR]    met4 ( 4)       233( 0.13%)         1( 0.00%)         0( 0.00%)   ( 0.13%) 
[11/20 15:56:14    691s] [NR-eGR]    met5 ( 5)        44( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[11/20 15:56:14    691s] [NR-eGR] --------------------------------------------------------------------------------
[11/20 15:56:14    691s] [NR-eGR]        Total      3272( 0.44%)       258( 0.03%)         6( 0.00%)   ( 0.47%) 
[11/20 15:56:14    691s] [NR-eGR] 
[11/20 15:56:14    691s] (I)      Finished Global Routing ( CPU: 0.61 sec, Real: 0.26 sec, Curr Mem: 3.89 MB )
[11/20 15:56:14    691s] (I)      Updating congestion map
[11/20 15:56:14    691s] (I)      total 2D Cap : 4317963 = (1484121 H, 2833842 V)
[11/20 15:56:14    691s] [NR-eGR] Overflow after Early Global Route 1.15% H + 0.00% V
[11/20 15:56:14    691s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.75 sec, Real: 0.40 sec, Curr Mem: 3.88 MB )
[11/20 15:56:14    691s] Early Global Route congestion estimation runtime: 0.40 seconds, mem = 4024.2M
[11/20 15:56:14    691s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.758, REAL:0.404, MEM:4024.2M, EPOCH TIME: 1732114574.223464
[11/20 15:56:14    691s] OPERPROF: Starting HotSpotCal at level 1, MEM:4024.2M, EPOCH TIME: 1732114574.223506
[11/20 15:56:14    691s] [hotspot] +------------+---------------+---------------+
[11/20 15:56:14    691s] [hotspot] |            |   max hotspot | total hotspot |
[11/20 15:56:14    691s] [hotspot] +------------+---------------+---------------+
[11/20 15:56:14    691s] [hotspot] | normalized |          4.25 |         27.32 |
[11/20 15:56:14    691s] [hotspot] +------------+---------------+---------------+
[11/20 15:56:14    691s] Local HotSpot Analysis: normalized max congestion hotspot area = 4.25, normalized total congestion hotspot area = 27.32 (area is in unit of 4 std-cell row bins)
[11/20 15:56:14    691s] [hotspot] max/total 4.25/27.32, big hotspot (>10) total 3.04
[11/20 15:56:14    691s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/20 15:56:14    691s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:56:14    691s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/20 15:56:14    691s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:56:14    691s] [hotspot] |  1  |   996.22  1194.94  1128.70  1327.42 |        7.02   |
[11/20 15:56:14    691s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:56:14    691s] [hotspot] |  2  |  1194.94  1062.46  1327.42  1194.94 |        3.21   |
[11/20 15:56:14    691s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:56:14    691s] [hotspot] |  3  |   929.98   929.98  1062.46  1062.46 |        3.12   |
[11/20 15:56:14    691s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:56:14    691s] [hotspot] |  4  |   863.74  1261.18   996.22  1393.66 |        2.51   |
[11/20 15:56:14    691s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:56:14    691s] [hotspot] |  5  |  1128.70   929.98  1261.18  1062.46 |        2.08   |
[11/20 15:56:14    691s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:56:14    691s] Top 5 hotspots total area: 17.95
[11/20 15:56:14    691s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.019, REAL:0.008, MEM:4024.2M, EPOCH TIME: 1732114574.231899
[11/20 15:56:14    691s] 
[11/20 15:56:14    691s] === incrementalPlace Internal Loop 1 ===
[11/20 15:56:14    691s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[11/20 15:56:14    691s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:4024.2M, EPOCH TIME: 1732114574.232069
[11/20 15:56:14    691s] Processing tracks to init pin-track alignment.
[11/20 15:56:14    691s] z: 2, totalTracks: 1
[11/20 15:56:14    691s] z: 4, totalTracks: 1
[11/20 15:56:14    691s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 15:56:14    691s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4024.2M, EPOCH TIME: 1732114574.235736
[11/20 15:56:14    691s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:14    691s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:14    691s] 
[11/20 15:56:14    691s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:56:14    691s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.007, MEM:4024.2M, EPOCH TIME: 1732114574.242470
[11/20 15:56:14    691s] OPERPROF:   Starting post-place ADS at level 2, MEM:4024.2M, EPOCH TIME: 1732114574.242527
[11/20 15:56:14    691s] ADSU 0.061 -> 0.061. site 1273888.000 -> 1273888.000. GS 33.120
[11/20 15:56:14    691s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.046, REAL:0.040, MEM:4024.2M, EPOCH TIME: 1732114574.282733
[11/20 15:56:14    691s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:4024.2M, EPOCH TIME: 1732114574.282965
[11/20 15:56:14    691s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:4024.2M, EPOCH TIME: 1732114574.283209
[11/20 15:56:14    691s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:4024.2M, EPOCH TIME: 1732114574.283239
[11/20 15:56:14    691s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.013, REAL:0.007, MEM:4024.2M, EPOCH TIME: 1732114574.290159
[11/20 15:56:14    691s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:4024.2M, EPOCH TIME: 1732114574.296687
[11/20 15:56:14    691s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:4024.2M, EPOCH TIME: 1732114574.297052
[11/20 15:56:14    691s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:4024.2M, EPOCH TIME: 1732114574.297539
[11/20 15:56:14    691s] no activity file in design. spp won't run.
[11/20 15:56:14    691s] [spp] 0
[11/20 15:56:14    691s] [adp] 0:1:1:3
[11/20 15:56:14    691s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.001, REAL:0.001, MEM:4024.2M, EPOCH TIME: 1732114574.298875
[11/20 15:56:14    691s] SP #FI/SF FL/PI 0/0 8568/0
[11/20 15:56:14    691s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.086, REAL:0.068, MEM:4024.2M, EPOCH TIME: 1732114574.299698
[11/20 15:56:14    691s] PP off. flexM 0
[11/20 15:56:14    691s] OPERPROF: Starting CDPad at level 1, MEM:4024.2M, EPOCH TIME: 1732114574.308595
[11/20 15:56:14    691s] 3DP is on.
[11/20 15:56:14    691s] 3DP OF M2 0.000, M4 0.002. Diff 0, Offset 0
[11/20 15:56:14    691s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[11/20 15:56:14    691s] design sh 0.001. rd 0.200
[11/20 15:56:14    692s] CDPadU 0.124 -> 0.123. R=0.061, N=8568, GS=4.140
[11/20 15:56:14    692s] OPERPROF: Finished CDPad at level 1, CPU:1.081, REAL:0.181, MEM:4044.7M, EPOCH TIME: 1732114574.489221
[11/20 15:56:14    692s] OPERPROF: Starting InitSKP at level 1, MEM:4044.7M, EPOCH TIME: 1732114574.489423
[11/20 15:56:14    692s] no activity file in design. spp won't run.
[11/20 15:56:14    693s] no activity file in design. spp won't run.
[11/20 15:56:15    695s] *** Finished SKP initialization (cpu=0:00:02.5, real=0:00:01.0)***
[11/20 15:56:15    695s] OPERPROF: Finished InitSKP at level 1, CPU:2.509, REAL:1.087, MEM:4156.7M, EPOCH TIME: 1732114575.576858
[11/20 15:56:15    695s] NP #FI/FS/SF FL/PI: 0/48/0 8568/0
[11/20 15:56:15    695s] no activity file in design. spp won't run.
[11/20 15:56:15    695s] 
[11/20 15:56:15    695s] AB Est...
[11/20 15:56:15    695s] OPERPROF: Starting NP-Place at level 1, MEM:4156.7M, EPOCH TIME: 1732114575.598670
[11/20 15:56:15    695s] OPERPROF: Finished NP-Place at level 1, CPU:0.161, REAL:0.060, MEM:4189.2M, EPOCH TIME: 1732114575.658347
[11/20 15:56:15    695s] Iteration  5: Skipped, with CDP Off
[11/20 15:56:15    695s] 
[11/20 15:56:15    695s] AB Est...
[11/20 15:56:15    695s] OPERPROF: Starting NP-Place at level 1, MEM:4221.2M, EPOCH TIME: 1732114575.672748
[11/20 15:56:15    695s] OPERPROF: Finished NP-Place at level 1, CPU:0.156, REAL:0.033, MEM:4189.2M, EPOCH TIME: 1732114575.705680
[11/20 15:56:15    695s] Iteration  6: Skipped, with CDP Off
[11/20 15:56:15    695s] 
[11/20 15:56:15    695s] AB Est...
[11/20 15:56:15    695s] OPERPROF: Starting NP-Place at level 1, MEM:4221.2M, EPOCH TIME: 1732114575.717782
[11/20 15:56:15    695s] OPERPROF: Finished NP-Place at level 1, CPU:0.185, REAL:0.038, MEM:4189.2M, EPOCH TIME: 1732114575.755423
[11/20 15:56:15    695s] Iteration  7: Skipped, with CDP Off
[11/20 15:56:15    695s] OPERPROF: Starting NP-Place at level 1, MEM:4317.2M, EPOCH TIME: 1732114575.797094
[11/20 15:56:16    698s] Iteration  8: Total net bbox = 2.921e+05 (1.52e+05 1.40e+05)
[11/20 15:56:16    698s]               Est.  stn bbox = 4.033e+05 (2.08e+05 1.96e+05)
[11/20 15:56:16    698s]               cpu = 0:00:03.0 real = 0:00:01.0 mem = 4485.0M
[11/20 15:56:16    698s] OPERPROF: Finished NP-Place at level 1, CPU:3.134, REAL:1.108, MEM:4389.0M, EPOCH TIME: 1732114576.905485
[11/20 15:56:16    699s] no activity file in design. spp won't run.
[11/20 15:56:16    699s] NP #FI/FS/SF FL/PI: 0/48/0 8568/0
[11/20 15:56:16    699s] no activity file in design. spp won't run.
[11/20 15:56:16    699s] OPERPROF: Starting NP-Place at level 1, MEM:4357.0M, EPOCH TIME: 1732114576.949276
[11/20 15:56:19    705s] Iteration  9: Total net bbox = 3.008e+05 (1.58e+05 1.43e+05)
[11/20 15:56:19    705s]               Est.  stn bbox = 4.143e+05 (2.15e+05 1.99e+05)
[11/20 15:56:19    705s]               cpu = 0:00:06.6 real = 0:00:03.0 mem = 4485.0M
[11/20 15:56:19    705s] OPERPROF: Finished NP-Place at level 1, CPU:6.711, REAL:2.118, MEM:4389.0M, EPOCH TIME: 1732114579.066906
[11/20 15:56:19    705s] Legalizing MH Cells... 0 / 0 (level 7)
[11/20 15:56:19    705s] MH packer: No MH instances from GP
[11/20 15:56:19    705s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4261.0M, DRC: 0)
[11/20 15:56:19    705s] 0 (out of 0) MH cells were successfully legalized.
[11/20 15:56:19    705s] no activity file in design. spp won't run.
[11/20 15:56:19    705s] NP #FI/FS/SF FL/PI: 0/48/0 8568/0
[11/20 15:56:19    705s] no activity file in design. spp won't run.
[11/20 15:56:19    705s] OPERPROF: Starting NP-Place at level 1, MEM:4357.0M, EPOCH TIME: 1732114579.119098
[11/20 15:56:19    706s] Starting Early Global Route supply map. mem = 4357.0M
[11/20 15:56:19    706s] (I)      Initializing eGR engine (regular)
[11/20 15:56:19    706s] Set min layer with default ( 2 )
[11/20 15:56:19    706s] Set max layer with default ( 127 )
[11/20 15:56:19    706s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:56:19    706s] Min route layer (adjusted) = 2
[11/20 15:56:19    706s] Max route layer (adjusted) = 5
[11/20 15:56:19    706s] (I)      Initializing eGR engine (regular)
[11/20 15:56:19    706s] Set min layer with default ( 2 )
[11/20 15:56:19    706s] Set max layer with default ( 127 )
[11/20 15:56:19    706s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:56:19    706s] Min route layer (adjusted) = 2
[11/20 15:56:19    706s] Max route layer (adjusted) = 5
[11/20 15:56:19    706s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.20 MB )
[11/20 15:56:19    706s] (I)      Running eGR Regular flow
[11/20 15:56:19    706s] (I)      # wire layers (front) : 6
[11/20 15:56:19    706s] (I)      # wire layers (back)  : 0
[11/20 15:56:19    706s] (I)      min wire layer : 1
[11/20 15:56:19    706s] (I)      max wire layer : 5
[11/20 15:56:19    706s] (I)      # cut layers (front) : 5
[11/20 15:56:19    706s] (I)      # cut layers (back)  : 0
[11/20 15:56:19    706s] (I)      min cut layer : 1
[11/20 15:56:19    706s] (I)      max cut layer : 4
[11/20 15:56:19    706s] (I)      ================================ Layers ================================
[11/20 15:56:19    706s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:56:19    706s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/20 15:56:19    706s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:56:19    706s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/20 15:56:19    706s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/20 15:56:19    706s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 15:56:19    706s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/20 15:56:19    706s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 15:56:19    706s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/20 15:56:19    706s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 15:56:19    706s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/20 15:56:19    706s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 15:56:19    706s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/20 15:56:19    706s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/20 15:56:19    706s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:56:19    706s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/20 15:56:19    706s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/20 15:56:19    706s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:56:19    706s] Finished Early Global Route supply map. mem = 4404.0M
[11/20 15:56:24    728s] Iteration 10: Total net bbox = 3.164e+05 (1.65e+05 1.52e+05)
[11/20 15:56:24    728s]               Est.  stn bbox = 4.298e+05 (2.22e+05 2.08e+05)
[11/20 15:56:24    728s]               cpu = 0:00:22.9 real = 0:00:05.0 mem = 4490.1M
[11/20 15:56:24    728s] OPERPROF: Finished NP-Place at level 1, CPU:22.994, REAL:5.505, MEM:4394.1M, EPOCH TIME: 1732114584.624354
[11/20 15:56:24    728s] Legalizing MH Cells... 0 / 0 (level 8)
[11/20 15:56:24    728s] MH packer: No MH instances from GP
[11/20 15:56:24    728s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4266.1M, DRC: 0)
[11/20 15:56:24    728s] 0 (out of 0) MH cells were successfully legalized.
[11/20 15:56:24    728s] no activity file in design. spp won't run.
[11/20 15:56:24    728s] NP #FI/FS/SF FL/PI: 0/48/0 8568/0
[11/20 15:56:24    728s] no activity file in design. spp won't run.
[11/20 15:56:24    729s] OPERPROF: Starting NP-Place at level 1, MEM:4362.1M, EPOCH TIME: 1732114584.678731
[11/20 15:56:32    767s] Iteration 11: Total net bbox = 3.328e+05 (1.72e+05 1.61e+05)
[11/20 15:56:32    767s]               Est.  stn bbox = 4.456e+05 (2.29e+05 2.17e+05)
[11/20 15:56:32    767s]               cpu = 0:00:38.8 real = 0:00:08.0 mem = 4606.3M
[11/20 15:56:32    767s] OPERPROF: Finished NP-Place at level 1, CPU:38.914, REAL:8.127, MEM:4510.3M, EPOCH TIME: 1732114592.805360
[11/20 15:56:32    767s] Legalizing MH Cells... 0 / 0 (level 9)
[11/20 15:56:32    767s] MH packer: No MH instances from GP
[11/20 15:56:32    767s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4382.3M, DRC: 0)
[11/20 15:56:32    767s] 0 (out of 0) MH cells were successfully legalized.
[11/20 15:56:32    767s] no activity file in design. spp won't run.
[11/20 15:56:32    767s] NP #FI/FS/SF FL/PI: 0/48/0 8568/0
[11/20 15:56:32    767s] no activity file in design. spp won't run.
[11/20 15:56:32    768s] OPERPROF: Starting NP-Place at level 1, MEM:4478.3M, EPOCH TIME: 1732114592.849958
[11/20 15:56:32    768s] GP RA stats: MHOnly 0 nrInst 8568 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/20 15:56:34    772s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:4615.3M, EPOCH TIME: 1732114594.022926
[11/20 15:56:34    772s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:4627.3M, EPOCH TIME: 1732114594.023056
[11/20 15:56:34    772s] Iteration 12: Total net bbox = 3.319e+05 (1.71e+05 1.61e+05)
[11/20 15:56:34    772s]               Est.  stn bbox = 4.448e+05 (2.28e+05 2.16e+05)
[11/20 15:56:34    772s]               cpu = 0:00:04.3 real = 0:00:02.0 mem = 4519.3M
[11/20 15:56:34    772s] OPERPROF: Finished NP-Place at level 1, CPU:4.393, REAL:1.176, MEM:4391.3M, EPOCH TIME: 1732114594.025707
[11/20 15:56:34    772s] Legalizing MH Cells... 0 / 0 (level 10)
[11/20 15:56:34    772s] MH packer: No MH instances from GP
[11/20 15:56:34    772s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4263.3M, DRC: 0)
[11/20 15:56:34    772s] 0 (out of 0) MH cells were successfully legalized.
[11/20 15:56:34    772s] Move report: Timing Driven Placement moves 8568 insts, mean move: 18.56 um, max move: 273.67 um 
[11/20 15:56:34    772s] 	Max move on inst (cby_0__1_/mux_right_ipin_2/INVX4_0_): (490.68, 1062.46) --> (370.20, 909.27)
[11/20 15:56:34    772s] no activity file in design. spp won't run.
[11/20 15:56:34    772s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:4263.3M, EPOCH TIME: 1732114594.038823
[11/20 15:56:34    772s] Saved padding area to DB
[11/20 15:56:34    772s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:4263.3M, EPOCH TIME: 1732114594.039311
[11/20 15:56:34    772s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.009, REAL:0.009, MEM:4263.3M, EPOCH TIME: 1732114594.048792
[11/20 15:56:34    772s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:4263.3M, EPOCH TIME: 1732114594.055347
[11/20 15:56:34    772s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 15:56:34    772s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.002, REAL:0.002, MEM:4263.3M, EPOCH TIME: 1732114594.057470
[11/20 15:56:34    772s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:34    772s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:34    772s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.022, REAL:0.020, MEM:4263.3M, EPOCH TIME: 1732114594.058931
[11/20 15:56:34    772s] 
[11/20 15:56:34    772s] Finished Incremental Placement (cpu=0:01:21, real=0:00:20.0, mem=4263.3M)
[11/20 15:56:34    772s] CongRepair sets shifter mode to gplace
[11/20 15:56:34    772s] TDRefine: refinePlace mode is spiral
[11/20 15:56:34    772s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4263.3M, EPOCH TIME: 1732114594.059814
[11/20 15:56:34    772s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4263.3M, EPOCH TIME: 1732114594.059852
[11/20 15:56:34    772s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4263.3M, EPOCH TIME: 1732114594.059896
[11/20 15:56:34    772s] Processing tracks to init pin-track alignment.
[11/20 15:56:34    772s] z: 2, totalTracks: 1
[11/20 15:56:34    772s] z: 4, totalTracks: 1
[11/20 15:56:34    772s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 15:56:34    772s] Cell fpga_top LLGs are deleted
[11/20 15:56:34    772s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:34    772s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:34    772s] # Building fpga_top llgBox search-tree.
[11/20 15:56:34    772s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4263.3M, EPOCH TIME: 1732114594.063322
[11/20 15:56:34    772s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:34    772s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:34    772s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:4263.3M, EPOCH TIME: 1732114594.063569
[11/20 15:56:34    772s] Max number of tech site patterns supported in site array is 256.
[11/20 15:56:34    772s] Core basic site is CoreSite
[11/20 15:56:34    772s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 15:56:34    772s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 15:56:34    772s] Fast DP-INIT is on for default
[11/20 15:56:34    772s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 15:56:34    772s] Atter site array init, number of instance map data is 0.
[11/20 15:56:34    772s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.024, REAL:0.009, MEM:4263.3M, EPOCH TIME: 1732114594.072885
[11/20 15:56:34    772s] 
[11/20 15:56:34    772s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:56:34    772s] OPERPROF:         Starting CMU at level 5, MEM:4263.3M, EPOCH TIME: 1732114594.075412
[11/20 15:56:34    772s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:4263.3M, EPOCH TIME: 1732114594.075974
[11/20 15:56:34    772s] 
[11/20 15:56:34    772s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 15:56:34    772s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.029, REAL:0.014, MEM:4263.3M, EPOCH TIME: 1732114594.077220
[11/20 15:56:34    772s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4263.3M, EPOCH TIME: 1732114594.077264
[11/20 15:56:34    772s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4263.3M, EPOCH TIME: 1732114594.077419
[11/20 15:56:34    772s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4263.3MB).
[11/20 15:56:34    772s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.034, REAL:0.018, MEM:4263.3M, EPOCH TIME: 1732114594.078258
[11/20 15:56:34    772s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.034, REAL:0.018, MEM:4263.3M, EPOCH TIME: 1732114594.078283
[11/20 15:56:34    772s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.654633.3
[11/20 15:56:34    772s] OPERPROF:   Starting Refine-Place at level 2, MEM:4263.3M, EPOCH TIME: 1732114594.078351
[11/20 15:56:34    772s] *** Starting refinePlace (0:12:52 mem=4263.3M) ***
[11/20 15:56:34    772s] Total net bbox length = 3.534e+05 (1.834e+05 1.700e+05) (ext = 6.783e+04)
[11/20 15:56:34    772s] 
[11/20 15:56:34    772s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:56:34    772s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 15:56:34    772s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:56:34    772s] Set min layer with default ( 2 )
[11/20 15:56:34    772s] Set max layer with default ( 127 )
[11/20 15:56:34    772s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:56:34    772s] Min route layer (adjusted) = 2
[11/20 15:56:34    772s] Max route layer (adjusted) = 5
[11/20 15:56:34    772s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:56:34    772s] Set min layer with default ( 2 )
[11/20 15:56:34    772s] Set max layer with default ( 127 )
[11/20 15:56:34    772s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:56:34    772s] Min route layer (adjusted) = 2
[11/20 15:56:34    772s] Max route layer (adjusted) = 5
[11/20 15:56:34    772s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4263.3M, EPOCH TIME: 1732114594.090345
[11/20 15:56:34    772s] Starting refinePlace ...
[11/20 15:56:34    772s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:56:34    772s] Set min layer with default ( 2 )
[11/20 15:56:34    772s] Set max layer with default ( 127 )
[11/20 15:56:34    772s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:56:34    772s] Min route layer (adjusted) = 2
[11/20 15:56:34    772s] Max route layer (adjusted) = 5
[11/20 15:56:34    772s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:56:34    772s] Set min layer with default ( 2 )
[11/20 15:56:34    772s] Set max layer with default ( 127 )
[11/20 15:56:34    772s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:56:34    772s] Min route layer (adjusted) = 2
[11/20 15:56:34    772s] Max route layer (adjusted) = 5
[11/20 15:56:34    772s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4391.3M, EPOCH TIME: 1732114594.110508
[11/20 15:56:34    772s] DDP initSite1 nrRow 376 nrJob 376
[11/20 15:56:34    772s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4391.3M, EPOCH TIME: 1732114594.110574
[11/20 15:56:34    772s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.002, REAL:0.000, MEM:4391.3M, EPOCH TIME: 1732114594.110890
[11/20 15:56:34    772s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4391.3M, EPOCH TIME: 1732114594.110924
[11/20 15:56:34    772s] DDP markSite nrRow 376 nrJob 376
[11/20 15:56:34    772s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.005, REAL:0.001, MEM:4391.3M, EPOCH TIME: 1732114594.111581
[11/20 15:56:34    772s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.007, REAL:0.001, MEM:4391.3M, EPOCH TIME: 1732114594.111619
[11/20 15:56:34    772s]   Spread Effort: high, pre-route mode, useDDP on.
[11/20 15:56:34    772s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4263.3MB) @(0:12:53 - 0:12:53).
[11/20 15:56:34    772s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 15:56:34    772s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4263.3M, EPOCH TIME: 1732114594.116983
[11/20 15:56:34    772s] Tweakage: fix icg 0, fix clk 0.
[11/20 15:56:34    772s] Tweakage: density cost 0, scale 0.4.
[11/20 15:56:34    772s] Tweakage: activity cost 0, scale 1.0.
[11/20 15:56:34    772s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4359.3M, EPOCH TIME: 1732114594.127465
[11/20 15:56:34    772s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:4359.3M, EPOCH TIME: 1732114594.132619
[11/20 15:56:34    772s] Tweakage perm 238 insts, flip 3738 insts.
[11/20 15:56:34    772s] Tweakage perm 45 insts, flip 335 insts.
[11/20 15:56:34    772s] Tweakage perm 12 insts, flip 30 insts.
[11/20 15:56:34    772s] Tweakage perm 1 insts, flip 5 insts.
[11/20 15:56:34    773s] Tweakage perm 108 insts, flip 816 insts.
[11/20 15:56:34    773s] Tweakage perm 17 insts, flip 68 insts.
[11/20 15:56:34    773s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.556, REAL:0.420, MEM:5329.3M, EPOCH TIME: 1732114594.552774
[11/20 15:56:34    773s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.562, REAL:0.427, MEM:5329.3M, EPOCH TIME: 1732114594.553980
[11/20 15:56:34    773s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.751, REAL:0.470, MEM:4253.3M, EPOCH TIME: 1732114594.587363
[11/20 15:56:34    773s] Move report: Congestion aware Tweak moves 6602 insts, mean move: 1.43 um, max move: 24.19 um 
[11/20 15:56:34    773s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_2/INVX1_60_): (1313.48, 1376.06) --> (1336.62, 1377.10)
[11/20 15:56:34    773s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.8, real=0:00:00.0, mem=4253.3mb) @(0:12:53 - 0:12:53).
[11/20 15:56:34    773s] 
[11/20 15:56:34    773s] Running Spiral MT with 8 threads  fetchWidth=324 
[11/20 15:56:34    773s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): Create thread pool 0x7f3efcfdebe0.
[11/20 15:56:34    773s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): 0 out of 3 thread pools are available.
[11/20 15:56:34    773s] Move report: legalization moves 1968 insts, mean move: 1.02 um, max move: 2.48 um spiral
[11/20 15:56:34    773s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g93): (993.41, 927.91) --> (993.00, 929.98)
[11/20 15:56:34    773s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[11/20 15:56:34    773s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/20 15:56:34    773s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=4349.3MB) @(0:12:53 - 0:12:54).
[11/20 15:56:34    773s] Move report: Detail placement moves 8568 insts, mean move: 1.34 um, max move: 24.19 um 
[11/20 15:56:34    773s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_2/INVX1_60_): (1313.48, 1376.06) --> (1336.62, 1377.10)
[11/20 15:56:34    773s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 4349.3MB
[11/20 15:56:34    773s] Statistics of distance of Instance movement in refine placement:
[11/20 15:56:34    773s]   maximum (X+Y) =        24.19 um
[11/20 15:56:34    773s]   inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_2/INVX1_60_) with max move: (1313.48, 1376.06) -> (1336.62, 1377.1)
[11/20 15:56:34    773s]   mean    (X+Y) =         1.34 um
[11/20 15:56:34    773s] Summary Report:
[11/20 15:56:34    773s] Instances move: 8568 (out of 8568 movable)
[11/20 15:56:34    773s] Instances flipped: 0
[11/20 15:56:34    773s] Mean displacement: 1.34 um
[11/20 15:56:34    773s] Max displacement: 24.19 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_2/INVX1_60_) (1313.48, 1376.06) -> (1336.62, 1377.1)
[11/20 15:56:34    773s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX4
[11/20 15:56:34    773s] Total instances moved : 8568
[11/20 15:56:34    773s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:1.113, REAL:0.659, MEM:4349.3M, EPOCH TIME: 1732114594.749333
[11/20 15:56:34    773s] Total net bbox length = 3.442e+05 (1.744e+05 1.698e+05) (ext = 6.790e+04)
[11/20 15:56:34    773s] Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 4349.3MB
[11/20 15:56:34    773s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:00.0, mem=4349.3MB) @(0:12:52 - 0:12:54).
[11/20 15:56:34    773s] *** Finished refinePlace (0:12:54 mem=4349.3M) ***
[11/20 15:56:34    773s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.654633.3
[11/20 15:56:34    773s] OPERPROF:   Finished Refine-Place at level 2, CPU:1.131, REAL:0.678, MEM:4349.3M, EPOCH TIME: 1732114594.756142
[11/20 15:56:34    773s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4349.3M, EPOCH TIME: 1732114594.756232
[11/20 15:56:34    773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8568).
[11/20 15:56:34    773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:34    773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:34    773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:34    773s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.036, REAL:0.019, MEM:4370.3M, EPOCH TIME: 1732114594.775065
[11/20 15:56:34    773s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:1.202, REAL:0.715, MEM:4370.3M, EPOCH TIME: 1732114594.775187
[11/20 15:56:34    773s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4370.3M, EPOCH TIME: 1732114594.775370
[11/20 15:56:34    773s] Starting Early Global Route congestion estimation: mem = 4370.3M
[11/20 15:56:34    773s] (I)      Initializing eGR engine (regular)
[11/20 15:56:34    773s] Set min layer with default ( 2 )
[11/20 15:56:34    773s] Set max layer with default ( 127 )
[11/20 15:56:34    773s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:56:34    773s] Min route layer (adjusted) = 2
[11/20 15:56:34    773s] Max route layer (adjusted) = 5
[11/20 15:56:34    773s] (I)      Initializing eGR engine (regular)
[11/20 15:56:34    773s] Set min layer with default ( 2 )
[11/20 15:56:34    773s] Set max layer with default ( 127 )
[11/20 15:56:34    773s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:56:34    773s] Min route layer (adjusted) = 2
[11/20 15:56:34    773s] Max route layer (adjusted) = 5
[11/20 15:56:34    773s] (I)      Started Early Global Route kernel ( Curr Mem: 4.17 MB )
[11/20 15:56:34    773s] (I)      Running eGR Regular flow
[11/20 15:56:34    773s] (I)      # wire layers (front) : 6
[11/20 15:56:34    773s] (I)      # wire layers (back)  : 0
[11/20 15:56:34    773s] (I)      min wire layer : 1
[11/20 15:56:34    773s] (I)      max wire layer : 5
[11/20 15:56:34    773s] (I)      # cut layers (front) : 5
[11/20 15:56:34    773s] (I)      # cut layers (back)  : 0
[11/20 15:56:34    773s] (I)      min cut layer : 1
[11/20 15:56:34    773s] (I)      max cut layer : 4
[11/20 15:56:34    773s] (I)      ================================ Layers ================================
[11/20 15:56:34    773s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:56:34    773s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/20 15:56:34    773s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:56:34    773s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/20 15:56:34    773s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/20 15:56:34    773s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 15:56:34    773s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/20 15:56:34    773s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 15:56:34    773s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/20 15:56:34    773s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 15:56:34    773s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/20 15:56:34    773s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 15:56:34    773s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/20 15:56:34    773s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/20 15:56:34    773s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:56:34    773s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/20 15:56:34    773s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/20 15:56:34    773s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:56:34    773s] (I)      Started Import and model ( Curr Mem: 4.17 MB )
[11/20 15:56:34    773s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:56:34    773s] (I)      == Non-default Options ==
[11/20 15:56:34    773s] (I)      Maximum routing layer                              : 5
[11/20 15:56:34    773s] (I)      Top routing layer                                  : 5
[11/20 15:56:34    773s] (I)      Number of threads                                  : 8
[11/20 15:56:34    773s] (I)      Route tie net to shape                             : auto
[11/20 15:56:34    773s] (I)      Use non-blocking free Dbs wires                    : false
[11/20 15:56:34    773s] (I)      Method to set GCell size                           : row
[11/20 15:56:34    773s] (I)      Tie hi/lo max distance                             : 41.400000
[11/20 15:56:34    773s] (I)      Counted 17053 PG shapes. eGR will not process PG shapes layer by layer.
[11/20 15:56:34    773s] (I)      ============== Pin Summary ==============
[11/20 15:56:34    773s] (I)      +-------+--------+---------+------------+
[11/20 15:56:34    773s] (I)      | Layer | # pins | % total |      Group |
[11/20 15:56:34    773s] (I)      +-------+--------+---------+------------+
[11/20 15:56:34    773s] (I)      |     1 |  30802 |   99.28 |        Pin |
[11/20 15:56:34    773s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/20 15:56:34    773s] (I)      |     3 |    192 |    0.62 | Pin access |
[11/20 15:56:34    773s] (I)      |     4 |      0 |    0.00 |      Other |
[11/20 15:56:34    773s] (I)      |     5 |     32 |    0.10 |      Other |
[11/20 15:56:34    773s] (I)      +-------+--------+---------+------------+
[11/20 15:56:34    773s] (I)      Use row-based GCell size
[11/20 15:56:34    773s] (I)      Use row-based GCell align
[11/20 15:56:34    773s] (I)      layer 0 area = 83000
[11/20 15:56:34    773s] (I)      layer 1 area = 67600
[11/20 15:56:34    773s] (I)      layer 2 area = 240000
[11/20 15:56:34    773s] (I)      layer 3 area = 240000
[11/20 15:56:34    773s] (I)      layer 4 area = 4000000
[11/20 15:56:34    773s] (I)      GCell unit size   : 4140
[11/20 15:56:34    773s] (I)      GCell multiplier  : 1
[11/20 15:56:34    773s] (I)      GCell row height  : 4140
[11/20 15:56:34    773s] (I)      Actual row height : 4140
[11/20 15:56:34    773s] (I)      GCell align ref   : 280000 280000
[11/20 15:56:34    773s] [NR-eGR] Track table information for default rule: 
[11/20 15:56:34    773s] [NR-eGR] met1 has single uniform track structure
[11/20 15:56:34    773s] [NR-eGR] met2 has single uniform track structure
[11/20 15:56:34    773s] [NR-eGR] met3 has single uniform track structure
[11/20 15:56:34    773s] [NR-eGR] met4 has single uniform track structure
[11/20 15:56:34    773s] [NR-eGR] met5 has single uniform track structure
[11/20 15:56:34    773s] (I)      =============== Default via ===============
[11/20 15:56:34    773s] (I)      +---+------------------+------------------+
[11/20 15:56:34    773s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/20 15:56:34    773s] (I)      +---+------------------+------------------+
[11/20 15:56:34    773s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/20 15:56:34    773s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/20 15:56:34    773s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/20 15:56:34    773s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/20 15:56:34    773s] (I)      +---+------------------+------------------+
[11/20 15:56:34    773s] [NR-eGR] Read 26534 PG shapes
[11/20 15:56:34    773s] [NR-eGR] Read 0 clock shapes
[11/20 15:56:34    773s] [NR-eGR] Read 0 other shapes
[11/20 15:56:34    773s] [NR-eGR] #Routing Blockages  : 0
[11/20 15:56:34    773s] [NR-eGR] #Instance Blockages : 9014
[11/20 15:56:34    773s] [NR-eGR] #PG Blockages       : 26534
[11/20 15:56:34    773s] [NR-eGR] #Halo Blockages     : 0
[11/20 15:56:34    773s] [NR-eGR] #Boundary Blockages : 0
[11/20 15:56:34    773s] [NR-eGR] #Clock Blockages    : 0
[11/20 15:56:34    773s] [NR-eGR] #Other Blockages    : 0
[11/20 15:56:34    773s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/20 15:56:34    773s] (I)      Custom ignore net properties:
[11/20 15:56:34    773s] (I)      1 : NotLegal
[11/20 15:56:34    773s] (I)      Default ignore net properties:
[11/20 15:56:34    773s] (I)      1 : Special
[11/20 15:56:34    773s] (I)      2 : Analog
[11/20 15:56:34    773s] (I)      3 : Fixed
[11/20 15:56:34    773s] (I)      4 : Skipped
[11/20 15:56:34    773s] (I)      5 : MixedSignal
[11/20 15:56:34    773s] (I)      Prerouted net properties:
[11/20 15:56:34    773s] (I)      1 : NotLegal
[11/20 15:56:34    773s] (I)      2 : Special
[11/20 15:56:34    773s] (I)      3 : Analog
[11/20 15:56:34    773s] (I)      4 : Fixed
[11/20 15:56:34    773s] (I)      5 : Skipped
[11/20 15:56:34    773s] (I)      6 : MixedSignal
[11/20 15:56:34    773s] [NR-eGR] Early global route reroute all routable nets
[11/20 15:56:34    773s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/20 15:56:34    773s] [NR-eGR] Read 8669 nets ( ignored 0 )
[11/20 15:56:34    773s] (I)        Front-side 8669 ( ignored 0 )
[11/20 15:56:34    773s] (I)        Back-side  0 ( ignored 0 )
[11/20 15:56:34    773s] (I)        Both-side  0 ( ignored 0 )
[11/20 15:56:34    773s] (I)      early_global_route_priority property id does not exist.
[11/20 15:56:34    773s] (I)      Read Num Blocks=35548  Num Prerouted Wires=0  Num CS=0
[11/20 15:56:34    773s] (I)      Layer 1 (V) : #blockages 10781 : #preroutes 0
[11/20 15:56:34    773s] (I)      Layer 2 (H) : #blockages 14546 : #preroutes 0
[11/20 15:56:34    773s] (I)      Layer 3 (V) : #blockages 8333 : #preroutes 0
[11/20 15:56:34    773s] (I)      Layer 4 (H) : #blockages 1888 : #preroutes 0
[11/20 15:56:34    773s] (I)      Number of ignored nets                =      0
[11/20 15:56:34    773s] (I)      Number of connected nets              =      0
[11/20 15:56:34    773s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/20 15:56:34    773s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/20 15:56:34    773s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/20 15:56:34    773s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/20 15:56:34    773s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/20 15:56:34    773s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/20 15:56:34    773s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/20 15:56:34    773s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/20 15:56:34    773s] (I)      Ndr track 0 does not exist
[11/20 15:56:34    773s] (I)      ---------------------Grid Graph Info--------------------
[11/20 15:56:34    773s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/20 15:56:34    773s] (I)      Core area           : (280000, 280000) - (1838665, 1838665)
[11/20 15:56:34    773s] (I)      Site width          :   460  (dbu)
[11/20 15:56:34    773s] (I)      Row height          :  4140  (dbu)
[11/20 15:56:34    773s] (I)      GCell row height    :  4140  (dbu)
[11/20 15:56:34    773s] (I)      GCell width         :  4140  (dbu)
[11/20 15:56:34    773s] (I)      GCell height        :  4140  (dbu)
[11/20 15:56:34    773s] (I)      Grid                :   512   512     5
[11/20 15:56:34    773s] (I)      Layer numbers       :     1     2     3     4     5
[11/20 15:56:34    773s] (I)      Vertical capacity   :     0  4140     0  4140     0
[11/20 15:56:34    773s] (I)      Horizontal capacity :     0     0  4140     0  4140
[11/20 15:56:34    773s] (I)      Default wire width  :   140   140   300   300  1600
[11/20 15:56:34    773s] (I)      Default wire space  :   140   140   300   300  1600
[11/20 15:56:34    773s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/20 15:56:34    773s] (I)      Default pitch size  :   280   460   610   615  3660
[11/20 15:56:34    773s] (I)      First track coord   :   320   320   620   790  1840
[11/20 15:56:34    773s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[11/20 15:56:34    773s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/20 15:56:34    773s] (I)      Num of masks        :     1     1     1     1     1
[11/20 15:56:34    773s] (I)      Num of trim masks   :     0     0     0     0     0
[11/20 15:56:34    773s] (I)      --------------------------------------------------------
[11/20 15:56:34    773s] 
[11/20 15:56:34    773s] [NR-eGR] ============ Routing rule table ============
[11/20 15:56:34    773s] [NR-eGR] Rule id: 0  Nets: 8637
[11/20 15:56:34    773s] [NR-eGR] ========================================
[11/20 15:56:34    773s] [NR-eGR] 
[11/20 15:56:34    773s] (I)      ======== NDR :  =========
[11/20 15:56:34    773s] (I)      +--------------+--------+
[11/20 15:56:34    773s] (I)      |           ID |      0 |
[11/20 15:56:34    773s] (I)      |         Name |        |
[11/20 15:56:34    773s] (I)      |      Default |    yes |
[11/20 15:56:34    773s] (I)      |  Clk Special |     no |
[11/20 15:56:34    773s] (I)      | Hard spacing |     no |
[11/20 15:56:34    773s] (I)      |    NDR track | (none) |
[11/20 15:56:34    773s] (I)      |      NDR via | (none) |
[11/20 15:56:34    773s] (I)      |  Extra space |      0 |
[11/20 15:56:34    773s] (I)      |      Shields |      0 |
[11/20 15:56:34    773s] (I)      |   Demand (H) |      1 |
[11/20 15:56:34    773s] (I)      |   Demand (V) |      1 |
[11/20 15:56:34    773s] (I)      |        #Nets |   8637 |
[11/20 15:56:34    773s] (I)      +--------------+--------+
[11/20 15:56:34    773s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:56:34    773s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/20 15:56:34    773s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:56:34    773s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/20 15:56:34    773s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/20 15:56:34    773s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/20 15:56:34    773s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/20 15:56:34    773s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:56:34    773s] (I)      =============== Blocked Tracks ===============
[11/20 15:56:34    773s] (I)      +-------+---------+----------+---------------+
[11/20 15:56:34    773s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/20 15:56:34    773s] (I)      +-------+---------+----------+---------------+
[11/20 15:56:34    773s] (I)      |     1 |       0 |        0 |         0.00% |
[11/20 15:56:34    773s] (I)      |     2 | 2357760 |   763000 |        32.36% |
[11/20 15:56:34    773s] (I)      |     3 | 1777664 |   511103 |        28.75% |
[11/20 15:56:34    773s] (I)      |     4 | 1763328 |   649576 |        36.84% |
[11/20 15:56:34    773s] (I)      |     5 |  296448 |    98552 |        33.24% |
[11/20 15:56:34    773s] (I)      +-------+---------+----------+---------------+
[11/20 15:56:34    773s] (I)      Finished Import and model ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 4.20 MB )
[11/20 15:56:34    773s] (I)      Reset routing kernel
[11/20 15:56:34    773s] (I)      Started Global Routing ( Curr Mem: 4.20 MB )
[11/20 15:56:34    773s] (I)      totalPins=29515  totalGlobalPin=29458 (99.81%)
[11/20 15:56:34    773s] (I)      ================= Net Group Info =================
[11/20 15:56:34    773s] (I)      +----+----------------+--------------+-----------+
[11/20 15:56:34    773s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/20 15:56:34    773s] (I)      +----+----------------+--------------+-----------+
[11/20 15:56:34    773s] (I)      |  1 |           8637 |      met2(2) |   met5(5) |
[11/20 15:56:34    773s] (I)      +----+----------------+--------------+-----------+
[11/20 15:56:34    773s] (I)      total 2D Cap : 4288443 = (1473535 H, 2814908 V)
[11/20 15:56:34    773s] (I)      total 2D Demand : 57 = (0 H, 57 V)
[11/20 15:56:34    773s] (I)      Adjusted 0 GCells for pin access
[11/20 15:56:34    773s] [NR-eGR] Layer group 1: route 8637 net(s) in layer range [2, 5]
[11/20 15:56:34    773s] (I)      
[11/20 15:56:34    773s] (I)      ============  Phase 1a Route ============
[11/20 15:56:34    773s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 32
[11/20 15:56:34    773s] (I)      Usage: 104999 = (52068 H, 52931 V) = (3.53% H, 1.88% V) = (2.156e+05um H, 2.191e+05um V)
[11/20 15:56:34    773s] (I)      
[11/20 15:56:34    773s] (I)      ============  Phase 1b Route ============
[11/20 15:56:35    774s] (I)      Usage: 105103 = (52086 H, 53017 V) = (3.53% H, 1.88% V) = (2.156e+05um H, 2.195e+05um V)
[11/20 15:56:35    774s] (I)      Overflow of layer group 1: 0.29% H + 0.00% V. EstWL: 4.351264e+05um
[11/20 15:56:35    774s] (I)      Congestion metric : 1.82%H 0.00%V, 1.83%HV
[11/20 15:56:35    774s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/20 15:56:35    774s] (I)      
[11/20 15:56:35    774s] (I)      ============  Phase 1c Route ============
[11/20 15:56:35    774s] (I)      Level2 Grid: 103 x 103
[11/20 15:56:35    774s] (I)      Usage: 105231 = (52148 H, 53083 V) = (3.54% H, 1.89% V) = (2.159e+05um H, 2.198e+05um V)
[11/20 15:56:35    774s] (I)      
[11/20 15:56:35    774s] (I)      ============  Phase 1d Route ============
[11/20 15:56:35    774s] (I)      Usage: 105428 = (52228 H, 53200 V) = (3.54% H, 1.89% V) = (2.162e+05um H, 2.202e+05um V)
[11/20 15:56:35    774s] (I)      
[11/20 15:56:35    774s] (I)      ============  Phase 1e Route ============
[11/20 15:56:35    774s] (I)      Usage: 105428 = (52228 H, 53200 V) = (3.54% H, 1.89% V) = (2.162e+05um H, 2.202e+05um V)
[11/20 15:56:35    774s] [NR-eGR] Early Global Route overflow of layer group 1: 0.27% H + 0.00% V. EstWL: 4.364719e+05um
[11/20 15:56:35    774s] (I)      
[11/20 15:56:35    774s] (I)      ============  Phase 1l Route ============
[11/20 15:56:35    774s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/20 15:56:35    774s] (I)      Layer  2:    1702802     52086         2      599355     1755333    (25.45%) 
[11/20 15:56:35    774s] (I)      Layer  3:    1278876    100124      6779      456513     1319153    (25.71%) 
[11/20 15:56:35    774s] (I)      Layer  4:    1120945     26445       370      556342     1204888    (31.59%) 
[11/20 15:56:35    774s] (I)      Layer  5:     199202      6246        55       94466      201479    (31.92%) 
[11/20 15:56:35    774s] (I)      Total:       4301825    184901      7206     1706674     4480852    (27.58%) 
[11/20 15:56:35    774s] (I)      
[11/20 15:56:35    774s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/20 15:56:35    774s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/20 15:56:35    774s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/20 15:56:35    774s] [NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[11/20 15:56:35    774s] [NR-eGR] --------------------------------------------------------------------------------
[11/20 15:56:35    774s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/20 15:56:35    774s] [NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/20 15:56:35    774s] [NR-eGR]    met3 ( 3)      2890( 1.49%)       237( 0.12%)         4( 0.00%)   ( 1.61%) 
[11/20 15:56:35    774s] [NR-eGR]    met4 ( 4)       223( 0.12%)         3( 0.00%)         0( 0.00%)   ( 0.13%) 
[11/20 15:56:35    774s] [NR-eGR]    met5 ( 5)        55( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[11/20 15:56:35    774s] [NR-eGR] --------------------------------------------------------------------------------
[11/20 15:56:35    774s] [NR-eGR]        Total      3169( 0.42%)       240( 0.03%)         4( 0.00%)   ( 0.46%) 
[11/20 15:56:35    774s] [NR-eGR] 
[11/20 15:56:35    774s] (I)      Finished Global Routing ( CPU: 0.57 sec, Real: 0.25 sec, Curr Mem: 4.19 MB )
[11/20 15:56:35    774s] (I)      Updating congestion map
[11/20 15:56:35    774s] (I)      total 2D Cap : 4317963 = (1484121 H, 2833842 V)
[11/20 15:56:35    774s] [NR-eGR] Overflow after Early Global Route 1.09% H + 0.00% V
[11/20 15:56:35    774s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.71 sec, Real: 0.38 sec, Curr Mem: 4.18 MB )
[11/20 15:56:35    774s] Early Global Route congestion estimation runtime: 0.39 seconds, mem = 4369.6M
[11/20 15:56:35    774s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.718, REAL:0.393, MEM:4369.6M, EPOCH TIME: 1732114595.168668
[11/20 15:56:35    774s] OPERPROF: Starting HotSpotCal at level 1, MEM:4369.6M, EPOCH TIME: 1732114595.168704
[11/20 15:56:35    774s] [hotspot] +------------+---------------+---------------+
[11/20 15:56:35    774s] [hotspot] |            |   max hotspot | total hotspot |
[11/20 15:56:35    774s] [hotspot] +------------+---------------+---------------+
[11/20 15:56:35    774s] [hotspot] | normalized |          2.17 |         20.03 |
[11/20 15:56:35    774s] [hotspot] +------------+---------------+---------------+
[11/20 15:56:35    774s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.17, normalized total congestion hotspot area = 20.03 (area is in unit of 4 std-cell row bins)
[11/20 15:56:35    774s] [hotspot] max/total 2.17/20.03, big hotspot (>10) total 0.00
[11/20 15:56:35    774s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/20 15:56:35    774s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:56:35    774s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/20 15:56:35    774s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:56:35    774s] [hotspot] |  1  |   863.74  1128.70   996.22  1261.18 |        4.08   |
[11/20 15:56:35    774s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:56:35    774s] [hotspot] |  2  |  1194.94  1194.94  1327.42  1327.42 |        3.04   |
[11/20 15:56:35    774s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:56:35    774s] [hotspot] |  3  |  1194.94   996.22  1327.42  1128.70 |        2.69   |
[11/20 15:56:35    774s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:56:35    774s] [hotspot] |  4  |   996.22   996.22  1128.70  1128.70 |        2.25   |
[11/20 15:56:35    774s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:56:35    774s] [hotspot] |  5  |   863.74   929.98   996.22  1062.46 |        1.91   |
[11/20 15:56:35    774s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:56:35    774s] Top 5 hotspots total area: 13.96
[11/20 15:56:35    774s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.016, REAL:0.007, MEM:4369.6M, EPOCH TIME: 1732114595.175669
[11/20 15:56:35    774s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4369.6M, EPOCH TIME: 1732114595.176291
[11/20 15:56:35    774s] Starting Early Global Route wiring: mem = 4369.6M
[11/20 15:56:35    774s] (I)      Running track assignment and export wires
[11/20 15:56:35    774s] (I)      Delete wires for 8637 nets 
[11/20 15:56:35    774s] (I)      ============= Track Assignment ============
[11/20 15:56:35    774s] (I)      Started Track Assignment (8T) ( Curr Mem: 4.18 MB )
[11/20 15:56:35    774s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[11/20 15:56:35    774s] (I)      Run Multi-thread track assignment
[11/20 15:56:35    774s] (I)      Finished Track Assignment (8T) ( CPU: 0.33 sec, Real: 0.07 sec, Curr Mem: 4.23 MB )
[11/20 15:56:35    774s] (I)      Started Export ( Curr Mem: 4.23 MB )
[11/20 15:56:35    774s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/20 15:56:35    774s] [NR-eGR] Total eGR-routed clock nets wire length: 20267um, number of vias: 5006
[11/20 15:56:35    774s] [NR-eGR] --------------------------------------------------------------------------
[11/20 15:56:35    774s] [NR-eGR]               Length (um)   Vias 
[11/20 15:56:35    774s] [NR-eGR] ---------------------------------
[11/20 15:56:35    774s] [NR-eGR]  met1  (1H)             0  29323 
[11/20 15:56:35    774s] [NR-eGR]  met2  (2V)        187817  41428 
[11/20 15:56:35    774s] [NR-eGR]  met3  (3H)        198102   8232 
[11/20 15:56:35    774s] [NR-eGR]  met4  (4V)         42366   6436 
[11/20 15:56:35    774s] [NR-eGR]  met5  (5H)         23367      0 
[11/20 15:56:35    774s] [NR-eGR] ---------------------------------
[11/20 15:56:35    774s] [NR-eGR]        Total       451653  85419 
[11/20 15:56:35    774s] [NR-eGR] --------------------------------------------------------------------------
[11/20 15:56:35    774s] [NR-eGR] Total half perimeter of net bounding box: 344207um
[11/20 15:56:35    774s] [NR-eGR] Total length: 451653um, number of vias: 85419
[11/20 15:56:35    774s] [NR-eGR] --------------------------------------------------------------------------
[11/20 15:56:35    774s] (I)      == Layer wire length by net rule ==
[11/20 15:56:35    774s] (I)                     Default 
[11/20 15:56:35    774s] (I)      -----------------------
[11/20 15:56:35    774s] (I)       met1  (1H)        0um 
[11/20 15:56:35    774s] (I)       met2  (2V)   187817um 
[11/20 15:56:35    774s] (I)       met3  (3H)   198102um 
[11/20 15:56:35    774s] (I)       met4  (4V)    42366um 
[11/20 15:56:35    774s] (I)       met5  (5H)    23367um 
[11/20 15:56:35    774s] (I)      -----------------------
[11/20 15:56:35    774s] (I)             Total  451653um 
[11/20 15:56:35    774s] (I)      == Layer via count by net rule ==
[11/20 15:56:35    774s] (I)                    Default 
[11/20 15:56:35    774s] (I)      ----------------------
[11/20 15:56:35    774s] (I)       met1  (1H)     29323 
[11/20 15:56:35    774s] (I)       met2  (2V)     41428 
[11/20 15:56:35    774s] (I)       met3  (3H)      8232 
[11/20 15:56:35    774s] (I)       met4  (4V)      6436 
[11/20 15:56:35    774s] (I)       met5  (5H)         0 
[11/20 15:56:35    774s] (I)      ----------------------
[11/20 15:56:35    774s] (I)             Total    85419 
[11/20 15:56:35    774s] (I)      Finished Export ( CPU: 0.10 sec, Real: 0.04 sec, Curr Mem: 4.23 MB )
[11/20 15:56:35    774s] eee: RC Grid Memory freed=168540
[11/20 15:56:35    774s] (I)      Global routing data unavailable, rerun eGR
[11/20 15:56:35    774s] (I)      Initializing eGR engine (regular)
[11/20 15:56:35    774s] Set min layer with default ( 2 )
[11/20 15:56:35    774s] Set max layer with default ( 127 )
[11/20 15:56:35    774s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:56:35    774s] Min route layer (adjusted) = 2
[11/20 15:56:35    774s] Max route layer (adjusted) = 5
[11/20 15:56:35    774s] Early Global Route wiring runtime: 0.14 seconds, mem = 4418.1M
[11/20 15:56:35    774s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.455, REAL:0.138, MEM:4418.1M, EPOCH TIME: 1732114595.314054
[11/20 15:56:35    774s] 0 delay mode for cte disabled.
[11/20 15:56:35    774s] SKP cleared!
[11/20 15:56:35    774s] 
[11/20 15:56:35    774s] *** Finished incrementalPlace (cpu=0:01:25, real=0:00:22.0)***
[11/20 15:56:35    774s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:4210.1M, EPOCH TIME: 1732114595.328509
[11/20 15:56:35    774s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:4210.1M, EPOCH TIME: 1732114595.328565
[11/20 15:56:35    774s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4210.1M, EPOCH TIME: 1732114595.330811
[11/20 15:56:35    774s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:35    774s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:35    774s] Cell fpga_top LLGs are deleted
[11/20 15:56:35    774s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:35    774s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:35    774s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.008, REAL:0.008, MEM:4139.1M, EPOCH TIME: 1732114595.338692
[11/20 15:56:35    774s] Start to check current routing status for nets...
[11/20 15:56:35    774s] All nets are already routed correctly.
[11/20 15:56:35    774s] End to check current routing status for nets (mem=4139.1M)
[11/20 15:56:35    774s] Extraction called for design 'fpga_top' of instances=8616 and nets=11095 using extraction engine 'preRoute' .
[11/20 15:56:35    774s] PreRoute RC Extraction called for design fpga_top.
[11/20 15:56:35    774s] RC Extraction called in multi-corner(1) mode.
[11/20 15:56:35    774s] RCMode: PreRoute
[11/20 15:56:35    774s]       RC Corner Indexes            0   
[11/20 15:56:35    774s] Capacitance Scaling Factor   : 1.00000 
[11/20 15:56:35    774s] Resistance Scaling Factor    : 1.00000 
[11/20 15:56:35    774s] Clock Cap. Scaling Factor    : 1.00000 
[11/20 15:56:35    774s] Clock Res. Scaling Factor    : 1.00000 
[11/20 15:56:35    774s] Shrink Factor                : 1.00000
[11/20 15:56:35    774s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/20 15:56:35    774s] Using Quantus QRC technology file ...
[11/20 15:56:35    774s] eee: Trim Metal Layers: { }
[11/20 15:56:35    774s] eee: RC Grid Memory allocated=168540
[11/20 15:56:35    774s] eee: LayerId=1 widthSet size=1
[11/20 15:56:35    774s] eee: LayerId=2 widthSet size=1
[11/20 15:56:35    774s] eee: LayerId=3 widthSet size=1
[11/20 15:56:35    774s] eee: LayerId=4 widthSet size=1
[11/20 15:56:35    774s] eee: LayerId=5 widthSet size=1
[11/20 15:56:35    774s] eee: Total RC Grid memory=168540
[11/20 15:56:35    774s] Updating RC grid for preRoute extraction ...
[11/20 15:56:35    774s] eee: Metal Layers Info:
[11/20 15:56:35    774s] eee: L: met1 met2 met3 met4 met5
[11/20 15:56:35    774s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/20 15:56:35    774s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/20 15:56:35    774s] eee: pegSigSF=1.070000
[11/20 15:56:35    774s] Initializing multi-corner resistance tables ...
[11/20 15:56:35    774s] eee: l=1 avDens=0.102412 usedTrk=14738.090836 availTrk=143910.000000 sigTrk=14738.090836
[11/20 15:56:35    774s] eee: l=2 avDens=0.059740 usedTrk=4536.649753 availTrk=75939.322711 sigTrk=4536.649753
[11/20 15:56:35    774s] eee: l=3 avDens=0.069421 usedTrk=4785.078503 availTrk=68928.705922 sigTrk=4785.078503
[11/20 15:56:35    774s] eee: l=4 avDens=0.033827 usedTrk=2351.500722 availTrk=69515.248348 sigTrk=2351.500722
[11/20 15:56:35    774s] eee: l=5 avDens=0.133599 usedTrk=760.134784 availTrk=5689.672131 sigTrk=760.134784
[11/20 15:56:35    774s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/20 15:56:35    774s] eee: LAM-FP: thresh=1 ; dimX=4605.793478 ; dimY=4605.793478 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[11/20 15:56:35    774s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.249977 uaWl=1.000000 uaWlH=0.145500 aWlH=0.000000 lMod=0 pMax=0.842700 pMod=81 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[11/20 15:56:35    774s] eee: NetCapCache creation started. (Current Mem: 4139.082M) 
[11/20 15:56:35    775s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4139.082M) 
[11/20 15:56:35    775s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4139.082M)
[11/20 15:56:35    775s] Compute RC Scale Done ...
[11/20 15:56:35    775s] **optDesign ... cpu = 0:02:21, real = 0:01:01, mem = 2752.1M, totSessionCpu=0:12:55 **
[11/20 15:56:36    775s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/20 15:56:36    775s] #################################################################################
[11/20 15:56:36    775s] # Design Stage: PreRoute
[11/20 15:56:36    775s] # Design Name: fpga_top
[11/20 15:56:36    775s] # Design Mode: 130nm
[11/20 15:56:36    775s] # Analysis Mode: MMMC Non-OCV 
[11/20 15:56:36    775s] # Parasitics Mode: No SPEF/RCDB 
[11/20 15:56:36    775s] # Signoff Settings: SI Off 
[11/20 15:56:36    775s] #################################################################################
[11/20 15:56:36    776s] Topological Sorting (REAL = 0:00:00.0, MEM = 4118.8M, InitMEM = 4116.8M)
[11/20 15:56:36    776s] Calculate delays in BcWc mode...
[11/20 15:56:36    776s] Start delay calculation (fullDC) (8 T). (MEM=4126.37)
[11/20 15:56:36    776s] End AAE Lib Interpolated Model. (MEM=4137.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 15:56:36    778s] Total number of fetched objects 10671
[11/20 15:56:36    778s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 15:56:36    778s] End delay calculation. (MEM=4567.45 CPU=0:00:01.4 REAL=0:00:00.0)
[11/20 15:56:36    778s] End delay calculation (fullDC). (MEM=4567.45 CPU=0:00:01.7 REAL=0:00:00.0)
[11/20 15:56:36    778s] *** CDM Built up (cpu=0:00:02.6  real=0:00:00.0  mem= 4567.4M) ***
[11/20 15:56:37    778s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:28.8/0:00:23.5 (3.8), totSession cpu/real = 0:12:58.9/1:20:50.1 (0.2), mem = 4567.4M
[11/20 15:56:37    778s] 
[11/20 15:56:37    778s] =============================================================================================
[11/20 15:56:37    778s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         22.33-s094_1
[11/20 15:56:37    778s] =============================================================================================
[11/20 15:56:37    778s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 15:56:37    778s] ---------------------------------------------------------------------------------------------
[11/20 15:56:37    778s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:56:37    778s] [ RefinePlace            ]      1   0:00:00.7  (   2.9 % )     0:00:00.7 /  0:00:01.1    1.7
[11/20 15:56:37    778s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.7
[11/20 15:56:37    778s] [ ExtractRC              ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.5
[11/20 15:56:37    778s] [ FullDelayCalc          ]      1   0:00:00.8  (   3.3 % )     0:00:00.8 /  0:00:02.6    3.3
[11/20 15:56:37    778s] [ TimingUpdate           ]      4   0:00:00.4  (   1.7 % )     0:00:00.4 /  0:00:01.8    4.7
[11/20 15:56:37    778s] [ MISC                   ]          0:00:21.5  (  91.7 % )     0:00:21.5 /  0:01:23.1    3.9
[11/20 15:56:37    778s] ---------------------------------------------------------------------------------------------
[11/20 15:56:37    778s]  IncrReplace #1 TOTAL               0:00:23.5  ( 100.0 % )     0:00:23.5 /  0:01:28.8    3.8
[11/20 15:56:37    778s] ---------------------------------------------------------------------------------------------
[11/20 15:56:37    778s] 
[11/20 15:56:37    778s] Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
[11/20 15:56:37    779s] *** Timing NOT met, worst failing slack is -6.130
[11/20 15:56:37    779s] *** Check timing (0:00:00.0)
[11/20 15:56:37    779s] Deleting Lib Analyzer.
[11/20 15:56:37    779s] Begin: GigaOpt Optimization in TNS mode
[11/20 15:56:37    781s] **INFO: Flow update: Low effort is not optimizable.
[11/20 15:56:37    781s] **INFO: Flow update: High effort is not optimizable.
[11/20 15:56:37    781s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[11/20 15:56:37    781s] Info: 32 io nets excluded
[11/20 15:56:37    781s] Info: 2 clock nets excluded from IPO operation.
[11/20 15:56:37    781s] *** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:13:01.3/1:20:50.8 (0.2), mem = 4567.4M
[11/20 15:56:37    781s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.654633.8
[11/20 15:56:37    781s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/20 15:56:37    781s] 
[11/20 15:56:37    781s] Creating Lib Analyzer ...
[11/20 15:56:37    781s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[11/20 15:56:37    781s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[11/20 15:56:37    781s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[11/20 15:56:37    781s] 
[11/20 15:56:37    781s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/20 15:56:37    781s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:02 mem=4599.4M
[11/20 15:56:37    781s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:02 mem=4599.4M
[11/20 15:56:37    781s] Creating Lib Analyzer, finished. 
[11/20 15:56:37    781s] 
[11/20 15:56:37    781s] Active Setup views: VIEW_SETUP 
[11/20 15:56:37    781s] Cell fpga_top LLGs are deleted
[11/20 15:56:37    781s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:37    781s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:37    781s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4599.4M, EPOCH TIME: 1732114597.971117
[11/20 15:56:37    781s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:37    781s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:37    781s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4599.4M, EPOCH TIME: 1732114597.971357
[11/20 15:56:37    781s] Max number of tech site patterns supported in site array is 256.
[11/20 15:56:37    781s] Core basic site is CoreSite
[11/20 15:56:37    781s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 15:56:37    781s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 15:56:37    781s] Fast DP-INIT is on for default
[11/20 15:56:37    781s] Atter site array init, number of instance map data is 0.
[11/20 15:56:37    781s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.027, REAL:0.009, MEM:4599.4M, EPOCH TIME: 1732114597.980459
[11/20 15:56:37    781s] 
[11/20 15:56:37    781s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:56:37    781s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.031, REAL:0.013, MEM:4599.4M, EPOCH TIME: 1732114597.984291
[11/20 15:56:37    781s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:37    781s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:37    781s] [oiPhyDebug] optDemand 1477530617600.00, spDemand 147598617600.00.
[11/20 15:56:37    781s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8616
[11/20 15:56:37    781s] [LDM::Info] maxLocalDensity 0.95, TinyGridDensity 1000.00 
[11/20 15:56:37    781s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:13:02 mem=4599.4M
[11/20 15:56:37    781s] OPERPROF: Starting DPlace-Init at level 1, MEM:4599.4M, EPOCH TIME: 1732114597.991087
[11/20 15:56:37    781s] Processing tracks to init pin-track alignment.
[11/20 15:56:37    781s] z: 2, totalTracks: 1
[11/20 15:56:37    781s] z: 4, totalTracks: 1
[11/20 15:56:37    781s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 15:56:37    781s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4599.4M, EPOCH TIME: 1732114597.994427
[11/20 15:56:37    781s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:37    781s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:37    781s] 
[11/20 15:56:37    781s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:56:37    781s] OPERPROF:     Starting CMU at level 3, MEM:4599.4M, EPOCH TIME: 1732114597.999857
[11/20 15:56:38    781s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4599.4M, EPOCH TIME: 1732114598.000250
[11/20 15:56:38    781s] 
[11/20 15:56:38    781s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 15:56:38    781s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.007, MEM:4599.4M, EPOCH TIME: 1732114598.001517
[11/20 15:56:38    781s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4599.4M, EPOCH TIME: 1732114598.001561
[11/20 15:56:38    781s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4599.4M, EPOCH TIME: 1732114598.001749
[11/20 15:56:38    781s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=4599.4MB).
[11/20 15:56:38    781s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.012, MEM:4599.4M, EPOCH TIME: 1732114598.002620
[11/20 15:56:38    781s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 15:56:38    781s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8616
[11/20 15:56:38    781s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:13:02 mem=4599.4M
[11/20 15:56:38    781s] ### Creating RouteCongInterface, started
[11/20 15:56:38    781s] 
[11/20 15:56:38    781s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.8500} {5, 0.043, 0.8500} 
[11/20 15:56:38    781s] 
[11/20 15:56:38    781s] #optDebug: {0, 1.000}
[11/20 15:56:38    781s] ### Creating RouteCongInterface, finished
[11/20 15:56:38    781s] {MG  {4 0 27.4 0.469382} }
[11/20 15:56:38    781s] *info: 32 io nets excluded
[11/20 15:56:38    781s] *info: 2 clock nets excluded
[11/20 15:56:38    781s] *info: 32 multi-driver nets excluded.
[11/20 15:56:38    781s] *info: 945 no-driver nets excluded.
[11/20 15:56:38    781s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.654633.1
[11/20 15:56:38    781s] PathGroup :  reg2reg  TargetSlack : 0 
[11/20 15:56:38    781s] ** GigaOpt Optimizer WNS Slack -6.130 TNS Slack -1284.079 Density 6.08
[11/20 15:56:38    781s] Optimizer TNS Opt
[11/20 15:56:38    781s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.288|   -5.960|
|reg2reg   |-6.130|-1278.119|
|HEPG      |-6.130|-1278.119|
|All Paths |-6.130|-1284.079|
+----------+------+---------+

[11/20 15:56:38    781s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4727.4M, EPOCH TIME: 1732114598.298063
[11/20 15:56:38    781s] Found 0 hard placement blockage before merging.
[11/20 15:56:38    781s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4727.4M, EPOCH TIME: 1732114598.298276
[11/20 15:56:38    784s] Active Path Group: reg2reg  
[11/20 15:56:38    784s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:56:38    784s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/20 15:56:38    784s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:56:38    784s] |  -6.130|   -6.130|-1278.119|-1284.079|    6.08%|   0:00:00.0| 4727.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:38    784s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:56:38    784s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:38    784s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:38    784s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:39    785s] |  -6.016|   -6.016|-1277.611|-1283.572|    6.09%|   0:00:01.0| 4789.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:39    785s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:56:39    785s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:39    785s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:39    785s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:39    786s] |  -5.971|   -5.971|-1277.283|-1283.244|    6.09%|   0:00:00.0| 4797.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:39    786s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:56:39    786s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:39    786s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:39    786s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:39    787s] |  -5.904|   -5.904|-1276.593|-1282.554|    6.09%|   0:00:00.0| 4797.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:39    787s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 15:56:39    787s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:39    787s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:39    787s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:40    788s] |  -5.879|   -5.879|-1275.936|-1281.897|    6.10%|   0:00:01.0| 4797.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:40    788s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 15:56:40    788s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:40    788s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:40    788s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:40    789s] |  -5.807|   -5.807|-1275.357|-1281.318|    6.10%|   0:00:00.0| 4797.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:40    789s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 15:56:40    789s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:40    789s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:40    789s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:40    790s] |  -5.747|   -5.747|-1274.424|-1280.384|    6.11%|   0:00:00.0| 4797.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:40    790s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 15:56:40    790s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:40    790s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:40    790s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:40    791s] |  -5.723|   -5.723|-1273.500|-1279.461|    6.11%|   0:00:00.0| 4801.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:40    791s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
[11/20 15:56:40    791s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:40    791s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:40    791s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:40    792s] |  -5.641|   -5.641|-1272.929|-1278.889|    6.12%|   0:00:00.0| 4803.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:40    792s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
[11/20 15:56:40    792s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:40    792s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:40    792s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:41    793s] |  -5.586|   -5.586|-1272.069|-1278.030|    6.12%|   0:00:01.0| 4805.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:41    793s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
[11/20 15:56:41    793s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:41    793s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:41    793s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:41    794s] |  -5.564|   -5.564|-1271.423|-1277.384|    6.13%|   0:00:00.0| 4807.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:41    794s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
[11/20 15:56:41    794s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:41    794s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:41    794s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:41    796s] |  -5.541|   -5.541|-1270.907|-1276.868|    6.14%|   0:00:00.0| 4811.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:41    796s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
[11/20 15:56:41    796s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:41    796s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:41    796s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:41    797s] |  -5.492|   -5.492|-1270.054|-1276.014|    6.14%|   0:00:00.0| 4814.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:41    797s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
[11/20 15:56:41    797s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:41    797s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:41    797s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:42    798s] |  -5.457|   -5.457|-1269.172|-1275.132|    6.15%|   0:00:01.0| 4814.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:42    798s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 15:56:42    798s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:42    798s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:42    798s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:42    799s] |  -5.426|   -5.426|-1268.615|-1274.576|    6.16%|   0:00:00.0| 4815.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:42    799s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 15:56:42    799s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:42    799s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:42    799s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:42    800s] |  -5.380|   -5.380|-1267.914|-1273.875|    6.17%|   0:00:00.0| 4815.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:42    800s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 15:56:42    800s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:42    800s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:42    800s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:43    801s] |  -5.349|   -5.349|-1267.620|-1273.580|    6.18%|   0:00:01.0| 4815.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:43    801s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 15:56:43    801s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:43    801s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:43    801s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:43    803s] |  -5.337|   -5.337|-1267.259|-1273.220|    6.19%|   0:00:00.0| 4823.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:43    803s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
[11/20 15:56:43    803s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:43    803s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:43    803s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:43    804s] |  -5.321|   -5.321|-1266.935|-1272.896|    6.20%|   0:00:00.0| 4823.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:43    804s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 15:56:43    804s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:43    804s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:43    804s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:44    806s] |  -5.286|   -5.286|-1266.619|-1272.579|    6.21%|   0:00:01.0| 4823.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:44    806s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:56:44    806s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:44    806s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:44    806s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:44    807s] |  -5.274|   -5.274|-1266.313|-1272.273|    6.22%|   0:00:00.0| 4823.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:44    807s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:56:44    807s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:44    807s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:44    807s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:44    809s] |  -5.235|   -5.235|-1266.276|-1272.236|    6.23%|   0:00:00.0| 4828.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:44    809s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:56:44    809s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:44    809s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:44    809s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:45    810s] |  -5.228|   -5.228|-1265.954|-1271.915|    6.24%|   0:00:01.0| 4830.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:45    810s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 15:56:45    810s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:45    810s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:45    810s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:45    811s] |  -5.227|   -5.227|-1265.635|-1271.596|    6.25%|   0:00:00.0| 4830.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:45    811s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 15:56:45    811s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:45    811s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:45    811s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:45    812s] |  -5.223|   -5.223|-1265.674|-1271.634|    6.25%|   0:00:00.0| 4831.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:45    812s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 15:56:45    812s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:45    812s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:45    812s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:45    813s] |  -5.202|   -5.202|-1265.600|-1271.561|    6.26%|   0:00:00.0| 4831.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:45    813s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 15:56:45    813s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:45    813s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:45    813s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:45    814s] |  -5.184|   -5.184|-1265.531|-1271.492|    6.27%|   0:00:00.0| 4831.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:45    814s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 15:56:45    814s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:45    814s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:45    814s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:46    815s] |  -5.184|   -5.184|-1265.426|-1271.387|    6.28%|   0:00:01.0| 4831.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:46    815s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 15:56:46    815s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:46    815s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:46    815s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:46    815s] |  -5.177|   -5.177|-1265.411|-1271.371|    6.28%|   0:00:00.0| 4831.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:46    815s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 15:56:46    815s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:46    815s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:46    815s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:46    817s] |  -5.156|   -5.156|-1265.232|-1271.193|    6.29%|   0:00:00.0| 4831.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:46    817s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
[11/20 15:56:46    817s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:46    817s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:46    817s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:46    818s] |  -5.148|   -5.148|-1265.067|-1271.028|    6.29%|   0:00:00.0| 4840.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:46    818s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 15:56:46    818s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:46    818s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:46    818s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:47    819s] |  -5.126|   -5.126|-1264.883|-1270.843|    6.30%|   0:00:01.0| 4842.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:47    819s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
[11/20 15:56:47    819s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:47    819s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:47    819s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:47    820s] |  -5.126|   -5.126|-1264.772|-1270.732|    6.31%|   0:00:00.0| 4842.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:47    820s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
[11/20 15:56:47    820s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:47    820s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:47    820s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:47    820s] |  -5.126|   -5.126|-1264.754|-1270.715|    6.31%|   0:00:00.0| 4842.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:47    820s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
[11/20 15:56:47    820s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:47    820s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:47    820s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:47    821s] |  -5.126|   -5.126|-1264.751|-1270.712|    6.31%|   0:00:00.0| 4842.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:47    821s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
[11/20 15:56:47    821s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:47    821s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:47    821s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:47    822s] |  -5.126|   -5.126|-1264.721|-1270.681|    6.32%|   0:00:00.0| 4843.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:47    822s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[11/20 15:56:47    822s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:47    822s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:47    822s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:48    825s] |  -5.126|   -5.126|-1264.689|-1270.649|    6.33%|   0:00:01.0| 4844.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:48    825s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 15:56:48    825s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:48    825s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:48    825s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:49    831s] |  -5.126|   -5.126|-1264.756|-1270.717|    6.36%|   0:00:01.0| 4846.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:49    831s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 15:56:49    831s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:49    831s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:49    831s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:50    834s] |  -5.126|   -5.126|-1264.860|-1270.820|    6.37%|   0:00:01.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:50    834s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 15:56:50    834s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:50    834s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:50    834s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:51    835s] |  -5.126|   -5.126|-1264.840|-1270.801|    6.37%|   0:00:01.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:51    835s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 15:56:51    835s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:51    835s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:51    835s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:51    838s] |  -5.127|   -5.127|-1264.795|-1270.668|    6.38%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:51    838s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
[11/20 15:56:51    838s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:51    838s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:51    838s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 15:56:51    838s] |  -5.127|   -5.127|-1264.785|-1270.658|    6.38%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:51    838s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
[11/20 15:56:51    838s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:51    838s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:51    838s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 15:56:52    840s] |  -5.127|   -5.127|-1264.754|-1270.627|    6.38%|   0:00:01.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:52    840s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 15:56:52    840s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:52    840s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:52    840s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 15:56:52    841s] |  -5.127|   -5.127|-1264.752|-1270.625|    6.38%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:52    841s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 15:56:52    841s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:52    841s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:52    841s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 15:56:52    842s] |  -5.127|   -5.127|-1264.744|-1270.573|    6.39%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:52    842s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 15:56:52    842s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:52    842s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:52    842s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 15:56:53    842s] |  -5.127|   -5.127|-1264.733|-1270.519|    6.39%|   0:00:01.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:53    842s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 15:56:53    842s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:53    842s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:53    842s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 15:56:53    843s] |  -5.127|   -5.127|-1264.417|-1270.202|    6.39%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:56:53    843s] |        |         |         |         |         |            |        |          |         | e_6_in_0/DFFRX1_0_/D                               |
[11/20 15:56:53    845s] |  -5.127|   -5.127|-1262.339|-1268.125|    6.42%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:56:53    845s] |        |         |         |         |         |            |        |          |         | e_6_in_0/DFFRX1_0_/D                               |
[11/20 15:56:53    845s] |  -5.127|   -5.127|-1261.930|-1267.716|    6.43%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:56:53    845s] |        |         |         |         |         |            |        |          |         | e_6_in_0/DFFRX1_0_/D                               |
[11/20 15:56:54    847s] |  -5.127|   -5.127|-1259.244|-1265.029|    6.46%|   0:00:01.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:56:54    847s] |        |         |         |         |         |            |        |          |         | e_6_in_5/DFFRX1_1_/D                               |
[11/20 15:56:54    847s] |  -5.127|   -5.127|-1258.967|-1264.753|    6.46%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:56:54    847s] |        |         |         |         |         |            |        |          |         | e_6_in_5/DFFRX1_1_/D                               |
[11/20 15:56:54    848s] |  -5.127|   -5.127|-1258.405|-1264.191|    6.47%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:56:54    848s] |        |         |         |         |         |            |        |          |         | e_0_in_2/DFFRX1_1_/D                               |
[11/20 15:56:54    849s] |  -5.127|   -5.127|-1257.140|-1262.926|    6.48%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:56:54    849s] |        |         |         |         |         |            |        |          |         | e_4_in_4/DFFRX1_2_/D                               |
[11/20 15:56:54    850s] |  -5.127|   -5.127|-1256.033|-1261.819|    6.49%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:56:54    850s] |        |         |         |         |         |            |        |          |         | e_8_in_0/DFFRX1_3_/D                               |
[11/20 15:56:54    851s] |  -5.127|   -5.127|-1255.935|-1261.720|    6.49%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:56:54    851s] |        |         |         |         |         |            |        |          |         | e_2_in_0/DFFRX1_3_/D                               |
[11/20 15:56:55    852s] |  -5.127|   -5.127|-1254.576|-1260.354|    6.51%|   0:00:01.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:56:55    852s] |        |         |         |         |         |            |        |          |         | e_1_in_5/DFFRX1_3_/D                               |
[11/20 15:56:55    853s] |  -5.127|   -5.127|-1254.444|-1260.222|    6.51%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:56:55    853s] |        |         |         |         |         |            |        |          |         | e_1_in_5/DFFRX1_3_/D                               |
[11/20 15:56:55    854s] |  -5.127|   -5.127|-1250.959|-1256.736|    6.57%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:56:55    854s] |        |         |         |         |         |            |        |          |         | e_8_in_2/DFFRX1_0_/D                               |
[11/20 15:56:55    855s] |  -5.127|   -5.127|-1250.815|-1256.593|    6.57%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:56:55    855s] |        |         |         |         |         |            |        |          |         | e_8_in_2/DFFRX1_0_/D                               |
[11/20 15:56:55    856s] |  -5.127|   -5.127|-1250.477|-1256.255|    6.58%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:56:55    856s] |        |         |         |         |         |            |        |          |         | e_5_in_2/DFFRX1_4_/D                               |
[11/20 15:56:56    857s] |  -5.127|   -5.127|-1250.477|-1256.255|    6.58%|   0:00:01.0| 4850.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:56:56    857s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
[11/20 15:56:56    857s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:56:56    857s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:56:56    857s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:56:56    857s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:56:56    857s] 
[11/20 15:56:56    857s] *** Finish Core Optimize Step (cpu=0:01:13 real=0:00:18.0 mem=4850.3M) ***
[11/20 15:56:56    859s] 
[11/20 15:56:56    859s] *** Finished Optimize Step Cumulative (cpu=0:01:17 real=0:00:18.0 mem=4850.3M) ***
[11/20 15:56:56    859s] Deleting 0 temporary hard placement blockage(s).
[11/20 15:56:56    859s] OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.288|   -5.778|
|reg2reg   |-5.127|-1250.477|
|HEPG      |-5.127|-1250.477|
|All Paths |-5.127|-1256.255|
+----------+------+---------+

[11/20 15:56:56    859s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.654633.1
[11/20 15:56:56    859s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.654633.1
[11/20 15:56:56    859s] ** GigaOpt Optimizer WNS Slack -5.127 TNS Slack -1256.255 Density 6.58
[11/20 15:56:56    859s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.288|   -5.778|
|reg2reg   |-5.127|-1250.477|
|HEPG      |-5.127|-1250.477|
|All Paths |-5.127|-1256.255|
+----------+------+---------+

[11/20 15:56:56    859s] Bottom Preferred Layer:
[11/20 15:56:56    859s]     None
[11/20 15:56:56    859s] Via Pillar Rule:
[11/20 15:56:56    859s]     None
[11/20 15:56:56    859s] 
[11/20 15:56:56    859s] *** Finish pre-CTS Setup Fixing (cpu=0:01:18 real=0:00:18.0 mem=4850.3M) ***
[11/20 15:56:56    859s] 
[11/20 15:56:56    859s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.654633.1
[11/20 15:56:56    859s] Total-nets :: 10056, Stn-nets :: 2766, ratio :: 27.506 %, Total-len 468380, Stn-len 60429.5
[11/20 15:56:56    859s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10002
[11/20 15:56:56    859s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4722.3M, EPOCH TIME: 1732114616.785036
[11/20 15:56:56    859s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9954).
[11/20 15:56:56    859s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:56    859s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:56    859s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:56    859s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.045, REAL:0.023, MEM:4302.3M, EPOCH TIME: 1732114616.808290
[11/20 15:56:56    859s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.654633.8
[11/20 15:56:56    859s] *** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:01:18.2/0:00:19.1 (4.1), totSession cpu/real = 0:14:19.5/1:21:09.8 (0.2), mem = 4302.3M
[11/20 15:56:56    859s] 
[11/20 15:56:56    859s] =============================================================================================
[11/20 15:56:56    859s]  Step TAT Report : TnsOpt #1 / place_opt_design #1                              22.33-s094_1
[11/20 15:56:56    859s] =============================================================================================
[11/20 15:56:56    859s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 15:56:56    859s] ---------------------------------------------------------------------------------------------
[11/20 15:56:56    859s] [ SlackTraversorInit     ]      4   0:00:00.5  (   2.8 % )     0:00:00.5 /  0:00:01.7    3.2
[11/20 15:56:56    859s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 15:56:56    859s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:56:56    859s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    2.6
[11/20 15:56:56    859s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[11/20 15:56:56    859s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    2.2
[11/20 15:56:56    859s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:56:56    859s] [ TransformInit          ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 15:56:56    859s] [ OptimizationStep       ]      1   0:00:00.1  (   0.3 % )     0:00:17.4 /  0:01:13.3    4.2
[11/20 15:56:56    859s] [ OptSingleIteration     ]    135   0:00:00.4  (   2.2 % )     0:00:17.0 /  0:01:12.0    4.2
[11/20 15:56:56    859s] [ OptGetWeight           ]    135   0:00:00.4  (   2.3 % )     0:00:00.4 /  0:00:00.5    1.1
[11/20 15:56:56    859s] [ OptEval                ]    135   0:00:03.6  (  18.7 % )     0:00:03.6 /  0:00:20.2    5.7
[11/20 15:56:56    859s] [ OptCommit              ]    135   0:00:00.6  (   3.3 % )     0:00:00.6 /  0:00:00.6    1.0
[11/20 15:56:56    859s] [ PostCommitDelayUpdate  ]    135   0:00:00.3  (   1.8 % )     0:00:02.0 /  0:00:04.2    2.1
[11/20 15:56:56    859s] [ IncrDelayCalc          ]    569   0:00:01.7  (   8.9 % )     0:00:01.7 /  0:00:03.9    2.3
[11/20 15:56:56    859s] [ SetupOptGetWorkingSet  ]    339   0:00:00.9  (   4.9 % )     0:00:00.9 /  0:00:02.7    2.9
[11/20 15:56:56    859s] [ SetupOptGetActiveNode  ]    339   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:56:56    859s] [ SetupOptSlackGraph     ]    135   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.8    4.9
[11/20 15:56:56    859s] [ RefinePlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:56:56    859s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.7
[11/20 15:56:56    859s] [ TimingUpdate           ]      2   0:00:00.5  (   2.8 % )     0:00:00.5 /  0:00:02.4    4.6
[11/20 15:56:56    859s] [ IncrTimingUpdate       ]    127   0:00:09.1  (  47.9 % )     0:00:09.1 /  0:00:43.8    4.8
[11/20 15:56:56    859s] [ MISC                   ]          0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.3    1.2
[11/20 15:56:56    859s] ---------------------------------------------------------------------------------------------
[11/20 15:56:56    859s]  TnsOpt #1 TOTAL                    0:00:19.1  ( 100.0 % )     0:00:19.1 /  0:01:18.2    4.1
[11/20 15:56:56    859s] ---------------------------------------------------------------------------------------------
[11/20 15:56:56    859s] 
[11/20 15:56:56    859s] End: GigaOpt Optimization in TNS mode
[11/20 15:56:56    859s] **INFO: Flow update: High effort is not optimizable.
[11/20 15:56:56    859s] **INFO: Flow update: Low effort is not optimizable.
[11/20 15:56:56    859s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4302.3M, EPOCH TIME: 1732114616.977374
[11/20 15:56:56    859s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:56    859s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:56    859s] 
[11/20 15:56:56    859s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:56:56    859s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.008, MEM:4302.3M, EPOCH TIME: 1732114616.985230
[11/20 15:56:56    859s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:56    859s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:56    859s] *** IncrReplace #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:14:19.7/1:21:10.0 (0.2), mem = 4302.3M
[11/20 15:56:57    859s] 
[11/20 15:56:57    859s] *** Start incrementalPlace ***
[11/20 15:56:57    859s] User Input Parameters:
[11/20 15:56:57    859s] - Congestion Driven    : On
[11/20 15:56:57    859s] - Timing Driven        : On
[11/20 15:56:57    859s] - Area-Violation Based : On
[11/20 15:56:57    859s] - Start Rollback Level : -5
[11/20 15:56:57    859s] - Legalized            : On
[11/20 15:56:57    859s] - Window Based         : Off
[11/20 15:56:57    859s] - eDen incr mode       : Off
[11/20 15:56:57    859s] - Small incr mode      : Off
[11/20 15:56:57    859s] 
[11/20 15:56:57    859s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:4302.3M, EPOCH TIME: 1732114617.000256
[11/20 15:56:57    859s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:4302.3M, EPOCH TIME: 1732114617.000301
[11/20 15:56:57    859s] no activity file in design. spp won't run.
[11/20 15:56:57    859s] No Views given, use default active views for adaptive view pruning
[11/20 15:56:57    859s] SKP will enable view:
[11/20 15:56:57    859s]   VIEW_SETUP
[11/20 15:56:57    859s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:4302.3M, EPOCH TIME: 1732114617.051570
[11/20 15:56:57    859s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.005, REAL:0.005, MEM:4302.3M, EPOCH TIME: 1732114617.056308
[11/20 15:56:57    859s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4302.3M, EPOCH TIME: 1732114617.056369
[11/20 15:56:57    859s] Starting Early Global Route congestion estimation: mem = 4302.3M
[11/20 15:56:57    859s] (I)      Initializing eGR engine (regular)
[11/20 15:56:57    859s] Set min layer with default ( 2 )
[11/20 15:56:57    859s] Set max layer with default ( 127 )
[11/20 15:56:57    859s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:56:57    859s] Min route layer (adjusted) = 2
[11/20 15:56:57    859s] Max route layer (adjusted) = 5
[11/20 15:56:57    859s] (I)      Initializing eGR engine (regular)
[11/20 15:56:57    859s] Set min layer with default ( 2 )
[11/20 15:56:57    859s] Set max layer with default ( 127 )
[11/20 15:56:57    859s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:56:57    859s] Min route layer (adjusted) = 2
[11/20 15:56:57    859s] Max route layer (adjusted) = 5
[11/20 15:56:57    859s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.11 MB )
[11/20 15:56:57    859s] (I)      Running eGR Regular flow
[11/20 15:56:57    859s] (I)      # wire layers (front) : 6
[11/20 15:56:57    859s] (I)      # wire layers (back)  : 0
[11/20 15:56:57    859s] (I)      min wire layer : 1
[11/20 15:56:57    859s] (I)      max wire layer : 5
[11/20 15:56:57    859s] (I)      # cut layers (front) : 5
[11/20 15:56:57    859s] (I)      # cut layers (back)  : 0
[11/20 15:56:57    859s] (I)      min cut layer : 1
[11/20 15:56:57    859s] (I)      max cut layer : 4
[11/20 15:56:57    859s] (I)      ================================ Layers ================================
[11/20 15:56:57    859s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:56:57    859s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/20 15:56:57    859s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:56:57    859s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/20 15:56:57    859s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/20 15:56:57    859s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 15:56:57    859s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/20 15:56:57    859s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 15:56:57    859s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/20 15:56:57    859s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 15:56:57    859s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/20 15:56:57    859s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 15:56:57    859s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/20 15:56:57    859s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/20 15:56:57    859s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:56:57    859s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/20 15:56:57    859s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/20 15:56:57    859s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:56:57    859s] (I)      Started Import and model ( Curr Mem: 4.11 MB )
[11/20 15:56:57    859s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:56:57    859s] (I)      == Non-default Options ==
[11/20 15:56:57    859s] (I)      Maximum routing layer                              : 5
[11/20 15:56:57    859s] (I)      Top routing layer                                  : 5
[11/20 15:56:57    859s] (I)      Number of threads                                  : 8
[11/20 15:56:57    859s] (I)      Route tie net to shape                             : auto
[11/20 15:56:57    859s] (I)      Use non-blocking free Dbs wires                    : false
[11/20 15:56:57    859s] (I)      Method to set GCell size                           : row
[11/20 15:56:57    859s] (I)      Tie hi/lo max distance                             : 41.400000
[11/20 15:56:57    859s] (I)      Counted 17053 PG shapes. eGR will not process PG shapes layer by layer.
[11/20 15:56:57    859s] (I)      ============== Pin Summary ==============
[11/20 15:56:57    859s] (I)      +-------+--------+---------+------------+
[11/20 15:56:57    859s] (I)      | Layer | # pins | % total |      Group |
[11/20 15:56:57    859s] (I)      +-------+--------+---------+------------+
[11/20 15:56:57    859s] (I)      |     1 |  34083 |   99.35 |        Pin |
[11/20 15:56:57    859s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/20 15:56:57    859s] (I)      |     3 |    192 |    0.56 | Pin access |
[11/20 15:56:57    859s] (I)      |     4 |      0 |    0.00 |      Other |
[11/20 15:56:57    859s] (I)      |     5 |     32 |    0.09 |      Other |
[11/20 15:56:57    859s] (I)      +-------+--------+---------+------------+
[11/20 15:56:57    859s] (I)      Use row-based GCell size
[11/20 15:56:57    859s] (I)      Use row-based GCell align
[11/20 15:56:57    859s] (I)      layer 0 area = 83000
[11/20 15:56:57    859s] (I)      layer 1 area = 67600
[11/20 15:56:57    859s] (I)      layer 2 area = 240000
[11/20 15:56:57    859s] (I)      layer 3 area = 240000
[11/20 15:56:57    859s] (I)      layer 4 area = 4000000
[11/20 15:56:57    859s] (I)      GCell unit size   : 4140
[11/20 15:56:57    859s] (I)      GCell multiplier  : 1
[11/20 15:56:57    859s] (I)      GCell row height  : 4140
[11/20 15:56:57    859s] (I)      Actual row height : 4140
[11/20 15:56:57    859s] (I)      GCell align ref   : 280000 280000
[11/20 15:56:57    859s] [NR-eGR] Track table information for default rule: 
[11/20 15:56:57    859s] [NR-eGR] met1 has single uniform track structure
[11/20 15:56:57    859s] [NR-eGR] met2 has single uniform track structure
[11/20 15:56:57    859s] [NR-eGR] met3 has single uniform track structure
[11/20 15:56:57    859s] [NR-eGR] met4 has single uniform track structure
[11/20 15:56:57    859s] [NR-eGR] met5 has single uniform track structure
[11/20 15:56:57    859s] (I)      =============== Default via ===============
[11/20 15:56:57    859s] (I)      +---+------------------+------------------+
[11/20 15:56:57    859s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/20 15:56:57    859s] (I)      +---+------------------+------------------+
[11/20 15:56:57    859s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/20 15:56:57    859s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/20 15:56:57    859s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/20 15:56:57    859s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/20 15:56:57    859s] (I)      +---+------------------+------------------+
[11/20 15:56:57    859s] [NR-eGR] Read 26534 PG shapes
[11/20 15:56:57    859s] [NR-eGR] Read 0 clock shapes
[11/20 15:56:57    859s] [NR-eGR] Read 0 other shapes
[11/20 15:56:57    859s] [NR-eGR] #Routing Blockages  : 0
[11/20 15:56:57    859s] [NR-eGR] #Instance Blockages : 9014
[11/20 15:56:57    859s] [NR-eGR] #PG Blockages       : 26534
[11/20 15:56:57    859s] [NR-eGR] #Halo Blockages     : 0
[11/20 15:56:57    859s] [NR-eGR] #Boundary Blockages : 0
[11/20 15:56:57    859s] [NR-eGR] #Clock Blockages    : 0
[11/20 15:56:57    859s] [NR-eGR] #Other Blockages    : 0
[11/20 15:56:57    859s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/20 15:56:57    859s] (I)      Custom ignore net properties:
[11/20 15:56:57    859s] (I)      1 : NotLegal
[11/20 15:56:57    859s] (I)      Default ignore net properties:
[11/20 15:56:57    859s] (I)      1 : Special
[11/20 15:56:57    859s] (I)      2 : Analog
[11/20 15:56:57    859s] (I)      3 : Fixed
[11/20 15:56:57    859s] (I)      4 : Skipped
[11/20 15:56:57    859s] (I)      5 : MixedSignal
[11/20 15:56:57    859s] (I)      Prerouted net properties:
[11/20 15:56:57    859s] (I)      1 : NotLegal
[11/20 15:56:57    859s] (I)      2 : Special
[11/20 15:56:57    859s] (I)      3 : Analog
[11/20 15:56:57    859s] (I)      4 : Fixed
[11/20 15:56:57    859s] (I)      5 : Skipped
[11/20 15:56:57    859s] (I)      6 : MixedSignal
[11/20 15:56:57    859s] [NR-eGR] Early global route reroute all routable nets
[11/20 15:56:57    859s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/20 15:56:57    859s] [NR-eGR] Read 10055 nets ( ignored 0 )
[11/20 15:56:57    859s] (I)        Front-side 10055 ( ignored 0 )
[11/20 15:56:57    859s] (I)        Back-side  0 ( ignored 0 )
[11/20 15:56:57    859s] (I)        Both-side  0 ( ignored 0 )
[11/20 15:56:57    859s] (I)      early_global_route_priority property id does not exist.
[11/20 15:56:57    859s] (I)      Read Num Blocks=35548  Num Prerouted Wires=0  Num CS=0
[11/20 15:56:57    859s] (I)      Layer 1 (V) : #blockages 10781 : #preroutes 0
[11/20 15:56:57    859s] (I)      Layer 2 (H) : #blockages 14546 : #preroutes 0
[11/20 15:56:57    859s] (I)      Layer 3 (V) : #blockages 8333 : #preroutes 0
[11/20 15:56:57    859s] (I)      Layer 4 (H) : #blockages 1888 : #preroutes 0
[11/20 15:56:57    859s] (I)      Number of ignored nets                =      0
[11/20 15:56:57    859s] (I)      Number of connected nets              =      0
[11/20 15:56:57    859s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/20 15:56:57    859s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/20 15:56:57    859s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/20 15:56:57    859s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/20 15:56:57    859s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/20 15:56:57    859s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/20 15:56:57    859s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/20 15:56:57    859s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/20 15:56:57    859s] (I)      Ndr track 0 does not exist
[11/20 15:56:57    859s] (I)      ---------------------Grid Graph Info--------------------
[11/20 15:56:57    859s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/20 15:56:57    859s] (I)      Core area           : (280000, 280000) - (1838665, 1838665)
[11/20 15:56:57    859s] (I)      Site width          :   460  (dbu)
[11/20 15:56:57    859s] (I)      Row height          :  4140  (dbu)
[11/20 15:56:57    859s] (I)      GCell row height    :  4140  (dbu)
[11/20 15:56:57    859s] (I)      GCell width         :  4140  (dbu)
[11/20 15:56:57    859s] (I)      GCell height        :  4140  (dbu)
[11/20 15:56:57    859s] (I)      Grid                :   512   512     5
[11/20 15:56:57    859s] (I)      Layer numbers       :     1     2     3     4     5
[11/20 15:56:57    859s] (I)      Vertical capacity   :     0  4140     0  4140     0
[11/20 15:56:57    859s] (I)      Horizontal capacity :     0     0  4140     0  4140
[11/20 15:56:57    859s] (I)      Default wire width  :   140   140   300   300  1600
[11/20 15:56:57    859s] (I)      Default wire space  :   140   140   300   300  1600
[11/20 15:56:57    859s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/20 15:56:57    859s] (I)      Default pitch size  :   280   460   610   615  3660
[11/20 15:56:57    859s] (I)      First track coord   :   320   320   620   790  1840
[11/20 15:56:57    859s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[11/20 15:56:57    859s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/20 15:56:57    859s] (I)      Num of masks        :     1     1     1     1     1
[11/20 15:56:57    859s] (I)      Num of trim masks   :     0     0     0     0     0
[11/20 15:56:57    859s] (I)      --------------------------------------------------------
[11/20 15:56:57    859s] 
[11/20 15:56:57    859s] [NR-eGR] ============ Routing rule table ============
[11/20 15:56:57    859s] [NR-eGR] Rule id: 0  Nets: 10021
[11/20 15:56:57    859s] [NR-eGR] ========================================
[11/20 15:56:57    859s] [NR-eGR] 
[11/20 15:56:57    859s] (I)      ======== NDR :  =========
[11/20 15:56:57    859s] (I)      +--------------+--------+
[11/20 15:56:57    859s] (I)      |           ID |      0 |
[11/20 15:56:57    859s] (I)      |         Name |        |
[11/20 15:56:57    859s] (I)      |      Default |    yes |
[11/20 15:56:57    859s] (I)      |  Clk Special |     no |
[11/20 15:56:57    859s] (I)      | Hard spacing |     no |
[11/20 15:56:57    859s] (I)      |    NDR track | (none) |
[11/20 15:56:57    859s] (I)      |      NDR via | (none) |
[11/20 15:56:57    859s] (I)      |  Extra space |      0 |
[11/20 15:56:57    859s] (I)      |      Shields |      0 |
[11/20 15:56:57    859s] (I)      |   Demand (H) |      1 |
[11/20 15:56:57    859s] (I)      |   Demand (V) |      1 |
[11/20 15:56:57    859s] (I)      |        #Nets |  10021 |
[11/20 15:56:57    859s] (I)      +--------------+--------+
[11/20 15:56:57    859s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:56:57    859s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/20 15:56:57    859s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:56:57    859s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/20 15:56:57    859s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/20 15:56:57    859s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/20 15:56:57    859s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/20 15:56:57    859s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:56:57    859s] (I)      =============== Blocked Tracks ===============
[11/20 15:56:57    859s] (I)      +-------+---------+----------+---------------+
[11/20 15:56:57    859s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/20 15:56:57    859s] (I)      +-------+---------+----------+---------------+
[11/20 15:56:57    859s] (I)      |     1 |       0 |        0 |         0.00% |
[11/20 15:56:57    859s] (I)      |     2 | 2357760 |   763000 |        32.36% |
[11/20 15:56:57    859s] (I)      |     3 | 1777664 |   511103 |        28.75% |
[11/20 15:56:57    859s] (I)      |     4 | 1763328 |   649576 |        36.84% |
[11/20 15:56:57    859s] (I)      |     5 |  296448 |    98552 |        33.24% |
[11/20 15:56:57    859s] (I)      +-------+---------+----------+---------------+
[11/20 15:56:57    859s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.15 sec, Curr Mem: 4.13 MB )
[11/20 15:56:57    859s] (I)      Reset routing kernel
[11/20 15:56:57    859s] (I)      Started Global Routing ( Curr Mem: 4.13 MB )
[11/20 15:56:57    859s] (I)      totalPins=32792  totalGlobalPin=30426 (92.78%)
[11/20 15:56:57    859s] (I)      ================= Net Group Info =================
[11/20 15:56:57    859s] (I)      +----+----------------+--------------+-----------+
[11/20 15:56:57    859s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/20 15:56:57    859s] (I)      +----+----------------+--------------+-----------+
[11/20 15:56:57    859s] (I)      |  1 |          10021 |      met2(2) |   met5(5) |
[11/20 15:56:57    859s] (I)      +----+----------------+--------------+-----------+
[11/20 15:56:57    859s] (I)      total 2D Cap : 4288443 = (1473535 H, 2814908 V)
[11/20 15:56:57    859s] (I)      total 2D Demand : 1835 = (0 H, 1835 V)
[11/20 15:56:57    859s] (I)      Adjusted 0 GCells for pin access
[11/20 15:56:57    859s] [NR-eGR] Layer group 1: route 10021 net(s) in layer range [2, 5]
[11/20 15:56:57    859s] (I)      
[11/20 15:56:57    859s] (I)      ============  Phase 1a Route ============
[11/20 15:56:57    860s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 32
[11/20 15:56:57    860s] (I)      Usage: 109080 = (54520 H, 54560 V) = (3.70% H, 1.94% V) = (2.257e+05um H, 2.259e+05um V)
[11/20 15:56:57    860s] (I)      
[11/20 15:56:57    860s] (I)      ============  Phase 1b Route ============
[11/20 15:56:57    860s] (I)      Usage: 109214 = (54543 H, 54671 V) = (3.70% H, 1.94% V) = (2.258e+05um H, 2.263e+05um V)
[11/20 15:56:57    860s] (I)      Overflow of layer group 1: 0.45% H + 0.00% V. EstWL: 4.521460e+05um
[11/20 15:56:57    860s] (I)      Congestion metric : 2.78%H 0.02%V, 2.80%HV
[11/20 15:56:57    860s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/20 15:56:57    860s] (I)      
[11/20 15:56:57    860s] (I)      ============  Phase 1c Route ============
[11/20 15:56:57    860s] (I)      Level2 Grid: 103 x 103
[11/20 15:56:57    860s] (I)      Usage: 109342 = (54605 H, 54737 V) = (3.71% H, 1.94% V) = (2.261e+05um H, 2.266e+05um V)
[11/20 15:56:57    860s] (I)      
[11/20 15:56:57    860s] (I)      ============  Phase 1d Route ============
[11/20 15:56:57    860s] (I)      Usage: 109565 = (54684 H, 54881 V) = (3.71% H, 1.95% V) = (2.264e+05um H, 2.272e+05um V)
[11/20 15:56:57    860s] (I)      
[11/20 15:56:57    860s] (I)      ============  Phase 1e Route ============
[11/20 15:56:57    860s] (I)      Usage: 109565 = (54684 H, 54881 V) = (3.71% H, 1.95% V) = (2.264e+05um H, 2.272e+05um V)
[11/20 15:56:57    860s] [NR-eGR] Early Global Route overflow of layer group 1: 0.43% H + 0.00% V. EstWL: 4.535991e+05um
[11/20 15:56:57    860s] (I)      
[11/20 15:56:57    860s] (I)      ============  Phase 1l Route ============
[11/20 15:56:57    860s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/20 15:56:57    860s] (I)      Layer  2:    1702802     54775        35      599355     1755333    (25.45%) 
[11/20 15:56:57    860s] (I)      Layer  3:    1278876    104344      8627      456513     1319153    (25.71%) 
[11/20 15:56:57    860s] (I)      Layer  4:    1120945     27452       428      556342     1204888    (31.59%) 
[11/20 15:56:57    860s] (I)      Layer  5:     199202      6629        67       94466      201479    (31.92%) 
[11/20 15:56:57    860s] (I)      Total:       4301825    193200      9157     1706674     4480852    (27.58%) 
[11/20 15:56:57    860s] (I)      
[11/20 15:56:57    860s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/20 15:56:57    860s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[11/20 15:56:57    860s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[11/20 15:56:57    860s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)           (13-15)    OverCon
[11/20 15:56:57    860s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/20 15:56:57    860s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/20 15:56:57    860s] [NR-eGR]    met2 ( 2)        21( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[11/20 15:56:57    860s] [NR-eGR]    met3 ( 3)      3207( 1.65%)       379( 0.19%)        15( 0.01%)         2( 0.00%)   ( 1.85%) 
[11/20 15:56:57    860s] [NR-eGR]    met4 ( 4)       242( 0.14%)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.14%) 
[11/20 15:56:57    860s] [NR-eGR]    met5 ( 5)        67( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[11/20 15:56:57    860s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/20 15:56:57    860s] [NR-eGR]        Total      3537( 0.47%)       383( 0.05%)        15( 0.00%)         2( 0.00%)   ( 0.53%) 
[11/20 15:56:57    860s] [NR-eGR] 
[11/20 15:56:57    860s] (I)      Finished Global Routing ( CPU: 0.52 sec, Real: 0.22 sec, Curr Mem: 4.13 MB )
[11/20 15:56:57    860s] (I)      Updating congestion map
[11/20 15:56:57    860s] (I)      total 2D Cap : 4317963 = (1484121 H, 2833842 V)
[11/20 15:56:57    860s] [NR-eGR] Overflow after Early Global Route 1.32% H + 0.01% V
[11/20 15:56:57    860s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.70 sec, Real: 0.39 sec, Curr Mem: 4.12 MB )
[11/20 15:56:57    860s] Early Global Route congestion estimation runtime: 0.39 seconds, mem = 4313.6M
[11/20 15:56:57    860s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.706, REAL:0.391, MEM:4313.6M, EPOCH TIME: 1732114617.447644
[11/20 15:56:57    860s] OPERPROF: Starting HotSpotCal at level 1, MEM:4313.6M, EPOCH TIME: 1732114617.447685
[11/20 15:56:57    860s] [hotspot] +------------+---------------+---------------+
[11/20 15:56:57    860s] [hotspot] |            |   max hotspot | total hotspot |
[11/20 15:56:57    860s] [hotspot] +------------+---------------+---------------+
[11/20 15:56:57    860s] [hotspot] | normalized |         23.54 |         75.88 |
[11/20 15:56:57    860s] [hotspot] +------------+---------------+---------------+
[11/20 15:56:57    860s] Local HotSpot Analysis: normalized max congestion hotspot area = 23.54, normalized total congestion hotspot area = 75.88 (area is in unit of 4 std-cell row bins)
[11/20 15:56:57    860s] [hotspot] max/total 23.54/75.88, big hotspot (>10) total 41.11
[11/20 15:56:57    860s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/20 15:56:57    860s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:56:57    860s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/20 15:56:57    860s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:56:57    860s] [hotspot] |  1  |  1194.94  1261.18  1327.42  1393.66 |       21.94   |
[11/20 15:56:57    860s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:56:57    860s] [hotspot] |  2  |   797.50  1194.94   929.98  1327.42 |       14.40   |
[11/20 15:56:57    860s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:56:57    860s] [hotspot] |  3  |   863.74  1327.42   996.22  1459.90 |        5.98   |
[11/20 15:56:57    860s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:56:57    860s] [hotspot] |  4  |   929.98  1194.94  1062.46  1327.42 |        5.55   |
[11/20 15:56:57    860s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:56:57    860s] [hotspot] |  5  |   863.74  1062.46   996.22  1194.94 |        4.51   |
[11/20 15:56:57    860s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:56:57    860s] Top 5 hotspots total area: 52.38
[11/20 15:56:57    860s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.016, REAL:0.008, MEM:4313.6M, EPOCH TIME: 1732114617.455325
[11/20 15:56:57    860s] 
[11/20 15:56:57    860s] === incrementalPlace Internal Loop 1 ===
[11/20 15:56:57    860s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[11/20 15:56:57    860s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:4313.6M, EPOCH TIME: 1732114617.455513
[11/20 15:56:57    860s] Processing tracks to init pin-track alignment.
[11/20 15:56:57    860s] z: 2, totalTracks: 1
[11/20 15:56:57    860s] z: 4, totalTracks: 1
[11/20 15:56:57    860s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 15:56:57    860s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4313.6M, EPOCH TIME: 1732114617.460232
[11/20 15:56:57    860s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:57    860s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:56:57    860s] 
[11/20 15:56:57    860s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:56:57    860s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.007, MEM:4313.6M, EPOCH TIME: 1732114617.466956
[11/20 15:56:57    860s] OPERPROF:   Starting post-place ADS at level 2, MEM:4313.6M, EPOCH TIME: 1732114617.467006
[11/20 15:56:57    860s] ADSU 0.066 -> 0.066. site 1273888.000 -> 1273888.000. GS 33.120
[11/20 15:56:57    860s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.044, REAL:0.040, MEM:4313.6M, EPOCH TIME: 1732114617.507189
[11/20 15:56:57    860s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:4313.6M, EPOCH TIME: 1732114617.507454
[11/20 15:56:57    860s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:4313.6M, EPOCH TIME: 1732114617.507768
[11/20 15:56:57    860s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:4313.6M, EPOCH TIME: 1732114617.507800
[11/20 15:56:57    860s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.012, REAL:0.007, MEM:4313.6M, EPOCH TIME: 1732114617.514920
[11/20 15:56:57    860s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:4313.6M, EPOCH TIME: 1732114617.521665
[11/20 15:56:57    860s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:4313.6M, EPOCH TIME: 1732114617.521972
[11/20 15:56:57    860s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:4313.6M, EPOCH TIME: 1732114617.522559
[11/20 15:56:57    860s] no activity file in design. spp won't run.
[11/20 15:56:57    860s] [spp] 0
[11/20 15:56:57    860s] [adp] 0:1:1:3
[11/20 15:56:57    860s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.002, REAL:0.002, MEM:4313.6M, EPOCH TIME: 1732114617.524122
[11/20 15:56:57    860s] SP #FI/SF FL/PI 0/0 9954/0
[11/20 15:56:57    860s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.083, REAL:0.070, MEM:4313.6M, EPOCH TIME: 1732114617.525159
[11/20 15:56:57    860s] PP off. flexM 0
[11/20 15:56:57    860s] OPERPROF: Starting CDPad at level 1, MEM:4313.6M, EPOCH TIME: 1732114617.533925
[11/20 15:56:57    860s] 3DP is on.
[11/20 15:56:57    860s] 3DP OF M2 0.001, M4 0.002. Diff 0, Offset 0
[11/20 15:56:57    860s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[11/20 15:56:57    860s] design sh 0.001. rd 0.200
[11/20 15:56:57    861s] CDPadU 0.134 -> 0.134. R=0.066, N=9954, GS=4.140
[11/20 15:56:57    861s] OPERPROF: Finished CDPad at level 1, CPU:1.008, REAL:0.167, MEM:4319.9M, EPOCH TIME: 1732114617.700677
[11/20 15:56:57    861s] OPERPROF: Starting InitSKP at level 1, MEM:4319.9M, EPOCH TIME: 1732114617.700774
[11/20 15:56:57    861s] no activity file in design. spp won't run.
[11/20 15:56:58    863s] no activity file in design. spp won't run.
[11/20 15:56:58    865s] *** Finished SKP initialization (cpu=0:00:03.5, real=0:00:01.0)***
[11/20 15:56:58    865s] OPERPROF: Finished InitSKP at level 1, CPU:3.547, REAL:1.074, MEM:4497.6M, EPOCH TIME: 1732114618.774580
[11/20 15:56:58    865s] NP #FI/FS/SF FL/PI: 0/48/0 9954/0
[11/20 15:56:58    865s] no activity file in design. spp won't run.
[11/20 15:56:58    865s] 
[11/20 15:56:58    865s] AB Est...
[11/20 15:56:58    865s] OPERPROF: Starting NP-Place at level 1, MEM:4497.6M, EPOCH TIME: 1732114618.788369
[11/20 15:56:58    865s] OPERPROF: Finished NP-Place at level 1, CPU:0.124, REAL:0.037, MEM:4533.6M, EPOCH TIME: 1732114618.825658
[11/20 15:56:58    865s] Iteration  5: Skipped, with CDP Off
[11/20 15:56:58    865s] 
[11/20 15:56:58    865s] AB Est...
[11/20 15:56:58    865s] OPERPROF: Starting NP-Place at level 1, MEM:4565.6M, EPOCH TIME: 1732114618.841828
[11/20 15:56:58    865s] OPERPROF: Finished NP-Place at level 1, CPU:0.115, REAL:0.027, MEM:4533.6M, EPOCH TIME: 1732114618.868859
[11/20 15:56:58    865s] Iteration  6: Skipped, with CDP Off
[11/20 15:56:58    865s] 
[11/20 15:56:58    865s] AB Est...
[11/20 15:56:58    865s] OPERPROF: Starting NP-Place at level 1, MEM:4565.6M, EPOCH TIME: 1732114618.880457
[11/20 15:56:58    865s] OPERPROF: Finished NP-Place at level 1, CPU:0.106, REAL:0.025, MEM:4533.6M, EPOCH TIME: 1732114618.905545
[11/20 15:56:58    865s] Iteration  7: Skipped, with CDP Off
[11/20 15:56:58    865s] OPERPROF: Starting NP-Place at level 1, MEM:4661.6M, EPOCH TIME: 1732114618.941365
[11/20 15:57:00    869s] Iteration  8: Total net bbox = 3.028e+05 (1.58e+05 1.45e+05)
[11/20 15:57:00    869s]               Est.  stn bbox = 4.196e+05 (2.16e+05 2.04e+05)
[11/20 15:57:00    869s]               cpu = 0:00:03.7 real = 0:00:02.0 mem = 4709.1M
[11/20 15:57:00    869s] OPERPROF: Finished NP-Place at level 1, CPU:3.825, REAL:1.252, MEM:4613.1M, EPOCH TIME: 1732114620.193407
[11/20 15:57:00    869s] no activity file in design. spp won't run.
[11/20 15:57:00    869s] NP #FI/FS/SF FL/PI: 0/48/0 9954/0
[11/20 15:57:00    869s] no activity file in design. spp won't run.
[11/20 15:57:00    869s] OPERPROF: Starting NP-Place at level 1, MEM:4581.1M, EPOCH TIME: 1732114620.247498
[11/20 15:57:02    877s] Iteration  9: Total net bbox = 3.113e+05 (1.63e+05 1.48e+05)
[11/20 15:57:02    877s]               Est.  stn bbox = 4.298e+05 (2.22e+05 2.07e+05)
[11/20 15:57:02    877s]               cpu = 0:00:07.4 real = 0:00:02.0 mem = 4709.1M
[11/20 15:57:02    877s] OPERPROF: Finished NP-Place at level 1, CPU:7.446, REAL:2.207, MEM:4613.1M, EPOCH TIME: 1732114622.454565
[11/20 15:57:02    877s] Legalizing MH Cells... 0 / 0 (level 7)
[11/20 15:57:02    877s] MH packer: No MH instances from GP
[11/20 15:57:02    877s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4485.1M, DRC: 0)
[11/20 15:57:02    877s] 0 (out of 0) MH cells were successfully legalized.
[11/20 15:57:02    877s] no activity file in design. spp won't run.
[11/20 15:57:02    877s] NP #FI/FS/SF FL/PI: 0/48/0 9954/0
[11/20 15:57:02    877s] no activity file in design. spp won't run.
[11/20 15:57:02    877s] OPERPROF: Starting NP-Place at level 1, MEM:4581.1M, EPOCH TIME: 1732114622.507041
[11/20 15:57:02    877s] Starting Early Global Route supply map. mem = 4581.1M
[11/20 15:57:02    877s] (I)      Initializing eGR engine (regular)
[11/20 15:57:02    877s] Set min layer with default ( 2 )
[11/20 15:57:02    877s] Set max layer with default ( 127 )
[11/20 15:57:02    877s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:57:02    877s] Min route layer (adjusted) = 2
[11/20 15:57:02    877s] Max route layer (adjusted) = 5
[11/20 15:57:02    877s] (I)      Initializing eGR engine (regular)
[11/20 15:57:02    877s] Set min layer with default ( 2 )
[11/20 15:57:02    877s] Set max layer with default ( 127 )
[11/20 15:57:02    877s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:57:02    877s] Min route layer (adjusted) = 2
[11/20 15:57:02    877s] Max route layer (adjusted) = 5
[11/20 15:57:02    877s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.38 MB )
[11/20 15:57:02    877s] (I)      Running eGR Regular flow
[11/20 15:57:02    877s] (I)      # wire layers (front) : 6
[11/20 15:57:02    877s] (I)      # wire layers (back)  : 0
[11/20 15:57:02    877s] (I)      min wire layer : 1
[11/20 15:57:02    877s] (I)      max wire layer : 5
[11/20 15:57:02    877s] (I)      # cut layers (front) : 5
[11/20 15:57:02    877s] (I)      # cut layers (back)  : 0
[11/20 15:57:02    877s] (I)      min cut layer : 1
[11/20 15:57:02    877s] (I)      max cut layer : 4
[11/20 15:57:02    877s] (I)      ================================ Layers ================================
[11/20 15:57:02    877s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:57:02    877s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/20 15:57:02    877s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:57:02    877s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/20 15:57:02    877s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/20 15:57:02    877s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 15:57:02    877s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/20 15:57:02    877s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 15:57:02    877s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/20 15:57:02    877s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 15:57:02    877s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/20 15:57:02    877s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 15:57:02    877s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/20 15:57:02    877s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/20 15:57:02    877s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:57:02    877s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/20 15:57:02    877s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/20 15:57:02    877s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:57:02    877s] Finished Early Global Route supply map. mem = 4628.1M
[11/20 15:57:08    902s] Iteration 10: Total net bbox = 3.269e+05 (1.70e+05 1.57e+05)
[11/20 15:57:08    902s]               Est.  stn bbox = 4.453e+05 (2.30e+05 2.15e+05)
[11/20 15:57:08    902s]               cpu = 0:00:25.6 real = 0:00:06.0 mem = 4709.1M
[11/20 15:57:08    902s] OPERPROF: Finished NP-Place at level 1, CPU:25.685, REAL:6.022, MEM:4613.1M, EPOCH TIME: 1732114628.529521
[11/20 15:57:08    902s] Legalizing MH Cells... 0 / 0 (level 8)
[11/20 15:57:08    902s] MH packer: No MH instances from GP
[11/20 15:57:08    902s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4485.1M, DRC: 0)
[11/20 15:57:08    902s] 0 (out of 0) MH cells were successfully legalized.
[11/20 15:57:08    902s] no activity file in design. spp won't run.
[11/20 15:57:08    902s] NP #FI/FS/SF FL/PI: 0/48/0 9954/0
[11/20 15:57:08    902s] no activity file in design. spp won't run.
[11/20 15:57:08    902s] OPERPROF: Starting NP-Place at level 1, MEM:4581.1M, EPOCH TIME: 1732114628.587208
[11/20 15:57:16    943s] Iteration 11: Total net bbox = 3.455e+05 (1.78e+05 1.67e+05)
[11/20 15:57:16    943s]               Est.  stn bbox = 4.632e+05 (2.38e+05 2.26e+05)
[11/20 15:57:16    943s]               cpu = 0:00:40.0 real = 0:00:08.0 mem = 4829.4M
[11/20 15:57:16    943s] OPERPROF: Finished NP-Place at level 1, CPU:40.121, REAL:8.227, MEM:4733.4M, EPOCH TIME: 1732114636.813808
[11/20 15:57:16    943s] Legalizing MH Cells... 0 / 0 (level 9)
[11/20 15:57:16    943s] MH packer: No MH instances from GP
[11/20 15:57:16    943s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4605.4M, DRC: 0)
[11/20 15:57:16    943s] 0 (out of 0) MH cells were successfully legalized.
[11/20 15:57:16    943s] no activity file in design. spp won't run.
[11/20 15:57:16    943s] NP #FI/FS/SF FL/PI: 0/48/0 9954/0
[11/20 15:57:16    943s] no activity file in design. spp won't run.
[11/20 15:57:16    943s] OPERPROF: Starting NP-Place at level 1, MEM:4701.4M, EPOCH TIME: 1732114636.860273
[11/20 15:57:16    943s] GP RA stats: MHOnly 0 nrInst 9954 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/20 15:57:18    947s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:4837.4M, EPOCH TIME: 1732114638.085431
[11/20 15:57:18    947s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:4849.4M, EPOCH TIME: 1732114638.085588
[11/20 15:57:18    947s] Iteration 12: Total net bbox = 3.448e+05 (1.78e+05 1.67e+05)
[11/20 15:57:18    947s]               Est.  stn bbox = 4.625e+05 (2.37e+05 2.26e+05)
[11/20 15:57:18    947s]               cpu = 0:00:04.7 real = 0:00:02.0 mem = 4741.4M
[11/20 15:57:18    947s] OPERPROF: Finished NP-Place at level 1, CPU:4.741, REAL:1.228, MEM:4613.4M, EPOCH TIME: 1732114638.088479
[11/20 15:57:18    947s] Legalizing MH Cells... 0 / 0 (level 10)
[11/20 15:57:18    947s] MH packer: No MH instances from GP
[11/20 15:57:18    947s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4485.4M, DRC: 0)
[11/20 15:57:18    947s] 0 (out of 0) MH cells were successfully legalized.
[11/20 15:57:18    947s] Move report: Timing Driven Placement moves 9954 insts, mean move: 19.56 um, max move: 380.10 um 
[11/20 15:57:18    947s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/FE_RC_1385_0): (901.00, 1112.14) --> (819.36, 1410.60)
[11/20 15:57:18    947s] no activity file in design. spp won't run.
[11/20 15:57:18    947s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:4485.4M, EPOCH TIME: 1732114638.107765
[11/20 15:57:18    947s] Saved padding area to DB
[11/20 15:57:18    947s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:4485.4M, EPOCH TIME: 1732114638.108351
[11/20 15:57:18    947s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.010, REAL:0.010, MEM:4485.4M, EPOCH TIME: 1732114638.118120
[11/20 15:57:18    948s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:4485.4M, EPOCH TIME: 1732114638.125073
[11/20 15:57:18    948s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 15:57:18    948s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.002, REAL:0.002, MEM:4485.4M, EPOCH TIME: 1732114638.127510
[11/20 15:57:18    948s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:18    948s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:18    948s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.024, REAL:0.021, MEM:4485.4M, EPOCH TIME: 1732114638.129186
[11/20 15:57:18    948s] 
[11/20 15:57:18    948s] Finished Incremental Placement (cpu=0:01:28, real=0:00:21.0, mem=4485.4M)
[11/20 15:57:18    948s] CongRepair sets shifter mode to gplace
[11/20 15:57:18    948s] TDRefine: refinePlace mode is spiral
[11/20 15:57:18    948s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4485.4M, EPOCH TIME: 1732114638.130156
[11/20 15:57:18    948s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4485.4M, EPOCH TIME: 1732114638.130191
[11/20 15:57:18    948s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4485.4M, EPOCH TIME: 1732114638.130238
[11/20 15:57:18    948s] Processing tracks to init pin-track alignment.
[11/20 15:57:18    948s] z: 2, totalTracks: 1
[11/20 15:57:18    948s] z: 4, totalTracks: 1
[11/20 15:57:18    948s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 15:57:18    948s] Cell fpga_top LLGs are deleted
[11/20 15:57:18    948s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:18    948s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:18    948s] # Building fpga_top llgBox search-tree.
[11/20 15:57:18    948s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4485.4M, EPOCH TIME: 1732114638.134671
[11/20 15:57:18    948s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:18    948s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:18    948s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:4485.4M, EPOCH TIME: 1732114638.134931
[11/20 15:57:18    948s] Max number of tech site patterns supported in site array is 256.
[11/20 15:57:18    948s] Core basic site is CoreSite
[11/20 15:57:18    948s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 15:57:18    948s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 15:57:18    948s] Fast DP-INIT is on for default
[11/20 15:57:18    948s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 15:57:18    948s] Atter site array init, number of instance map data is 0.
[11/20 15:57:18    948s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.027, REAL:0.009, MEM:4485.4M, EPOCH TIME: 1732114638.144213
[11/20 15:57:18    948s] 
[11/20 15:57:18    948s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:57:18    948s] OPERPROF:         Starting CMU at level 5, MEM:4485.4M, EPOCH TIME: 1732114638.146952
[11/20 15:57:18    948s] OPERPROF:         Finished CMU at level 5, CPU:0.002, REAL:0.003, MEM:4485.4M, EPOCH TIME: 1732114638.149490
[11/20 15:57:18    948s] 
[11/20 15:57:18    948s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 15:57:18    948s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.034, REAL:0.017, MEM:4485.4M, EPOCH TIME: 1732114638.151280
[11/20 15:57:18    948s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4485.4M, EPOCH TIME: 1732114638.151326
[11/20 15:57:18    948s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.001, MEM:4485.4M, EPOCH TIME: 1732114638.151971
[11/20 15:57:18    948s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4485.4MB).
[11/20 15:57:18    948s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.023, MEM:4485.4M, EPOCH TIME: 1732114638.153063
[11/20 15:57:18    948s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.040, REAL:0.023, MEM:4485.4M, EPOCH TIME: 1732114638.153090
[11/20 15:57:18    948s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.654633.4
[11/20 15:57:18    948s] OPERPROF:   Starting Refine-Place at level 2, MEM:4485.4M, EPOCH TIME: 1732114638.153160
[11/20 15:57:18    948s] *** Starting refinePlace (0:15:48 mem=4485.4M) ***
[11/20 15:57:18    948s] Total net bbox length = 3.672e+05 (1.902e+05 1.771e+05) (ext = 6.730e+04)
[11/20 15:57:18    948s] 
[11/20 15:57:18    948s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:57:18    948s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 15:57:18    948s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:57:18    948s] Set min layer with default ( 2 )
[11/20 15:57:18    948s] Set max layer with default ( 127 )
[11/20 15:57:18    948s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:57:18    948s] Min route layer (adjusted) = 2
[11/20 15:57:18    948s] Max route layer (adjusted) = 5
[11/20 15:57:18    948s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:57:18    948s] Set min layer with default ( 2 )
[11/20 15:57:18    948s] Set max layer with default ( 127 )
[11/20 15:57:18    948s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:57:18    948s] Min route layer (adjusted) = 2
[11/20 15:57:18    948s] Max route layer (adjusted) = 5
[11/20 15:57:18    948s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4485.4M, EPOCH TIME: 1732114638.166894
[11/20 15:57:18    948s] Starting refinePlace ...
[11/20 15:57:18    948s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:57:18    948s] Set min layer with default ( 2 )
[11/20 15:57:18    948s] Set max layer with default ( 127 )
[11/20 15:57:18    948s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:57:18    948s] Min route layer (adjusted) = 2
[11/20 15:57:18    948s] Max route layer (adjusted) = 5
[11/20 15:57:18    948s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:57:18    948s] Set min layer with default ( 2 )
[11/20 15:57:18    948s] Set max layer with default ( 127 )
[11/20 15:57:18    948s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:57:18    948s] Min route layer (adjusted) = 2
[11/20 15:57:18    948s] Max route layer (adjusted) = 5
[11/20 15:57:18    948s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4613.4M, EPOCH TIME: 1732114638.189549
[11/20 15:57:18    948s] DDP initSite1 nrRow 376 nrJob 376
[11/20 15:57:18    948s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4613.4M, EPOCH TIME: 1732114638.189631
[11/20 15:57:18    948s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.001, REAL:0.000, MEM:4613.4M, EPOCH TIME: 1732114638.189890
[11/20 15:57:18    948s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4613.4M, EPOCH TIME: 1732114638.189925
[11/20 15:57:18    948s] DDP markSite nrRow 376 nrJob 376
[11/20 15:57:18    948s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.003, REAL:0.000, MEM:4613.4M, EPOCH TIME: 1732114638.190367
[11/20 15:57:18    948s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.005, REAL:0.001, MEM:4613.4M, EPOCH TIME: 1732114638.190418
[11/20 15:57:18    948s]   Spread Effort: high, pre-route mode, useDDP on.
[11/20 15:57:18    948s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4485.4MB) @(0:15:48 - 0:15:48).
[11/20 15:57:18    948s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 15:57:18    948s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4485.4M, EPOCH TIME: 1732114638.196428
[11/20 15:57:18    948s] Tweakage: fix icg 0, fix clk 0.
[11/20 15:57:18    948s] Tweakage: density cost 0, scale 0.4.
[11/20 15:57:18    948s] Tweakage: activity cost 0, scale 1.0.
[11/20 15:57:18    948s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4581.4M, EPOCH TIME: 1732114638.209275
[11/20 15:57:18    948s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:4581.4M, EPOCH TIME: 1732114638.214919
[11/20 15:57:18    948s] Tweakage perm 261 insts, flip 4208 insts.
[11/20 15:57:18    948s] Tweakage perm 40 insts, flip 299 insts.
[11/20 15:57:18    948s] Tweakage perm 16 insts, flip 26 insts.
[11/20 15:57:18    948s] Tweakage perm 2 insts, flip 1 insts.
[11/20 15:57:18    948s] Tweakage perm 124 insts, flip 906 insts.
[11/20 15:57:18    948s] Tweakage perm 13 insts, flip 72 insts.
[11/20 15:57:18    948s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.624, REAL:0.461, MEM:5518.4M, EPOCH TIME: 1732114638.675792
[11/20 15:57:18    948s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.632, REAL:0.468, MEM:5518.4M, EPOCH TIME: 1732114638.677709
[11/20 15:57:18    948s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.784, REAL:0.509, MEM:4498.4M, EPOCH TIME: 1732114638.705094
[11/20 15:57:18    948s] Move report: Congestion aware Tweak moves 7661 insts, mean move: 1.32 um, max move: 25.35 um 
[11/20 15:57:18    948s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/INVX1_51_): (1125.02, 1170.05) --> (1099.72, 1170.10)
[11/20 15:57:18    948s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.8, real=0:00:00.0, mem=4498.4mb) @(0:15:48 - 0:15:49).
[11/20 15:57:18    948s] 
[11/20 15:57:18    948s] Running Spiral MT with 8 threads  fetchWidth=324 
[11/20 15:57:18    949s] Move report: legalization moves 2296 insts, mean move: 1.00 um, max move: 2.49 um spiral
[11/20 15:57:18    949s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/g47): (1182.19, 1155.44) --> (1181.60, 1153.54)
[11/20 15:57:18    949s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/20 15:57:18    949s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/20 15:57:18    949s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=4466.4MB) @(0:15:49 - 0:15:49).
[11/20 15:57:18    949s] Move report: Detail placement moves 9954 insts, mean move: 1.24 um, max move: 25.35 um 
[11/20 15:57:18    949s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/INVX1_51_): (1125.02, 1170.05) --> (1099.72, 1170.10)
[11/20 15:57:18    949s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 4466.4MB
[11/20 15:57:18    949s] Statistics of distance of Instance movement in refine placement:
[11/20 15:57:18    949s]   maximum (X+Y) =        25.35 um
[11/20 15:57:18    949s]   inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/INVX1_51_) with max move: (1125.02, 1170.05) -> (1099.72, 1170.1)
[11/20 15:57:18    949s]   mean    (X+Y) =         1.24 um
[11/20 15:57:18    949s] Summary Report:
[11/20 15:57:18    949s] Instances move: 9954 (out of 9954 movable)
[11/20 15:57:18    949s] Instances flipped: 0
[11/20 15:57:18    949s] Mean displacement: 1.24 um
[11/20 15:57:18    949s] Max displacement: 25.35 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/INVX1_51_) (1125.02, 1170.05) -> (1099.72, 1170.1)
[11/20 15:57:18    949s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[11/20 15:57:18    949s] 	Violation at original loc: Overlapping with other instance
[11/20 15:57:18    949s] Total instances moved : 9954
[11/20 15:57:18    949s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:1.097, REAL:0.675, MEM:4466.4M, EPOCH TIME: 1732114638.841957
[11/20 15:57:18    949s] Total net bbox length = 3.577e+05 (1.806e+05 1.770e+05) (ext = 6.735e+04)
[11/20 15:57:18    949s] Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 4466.4MB
[11/20 15:57:18    949s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:00.0, mem=4466.4MB) @(0:15:48 - 0:15:49).
[11/20 15:57:18    949s] *** Finished refinePlace (0:15:49 mem=4466.4M) ***
[11/20 15:57:18    949s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.654633.4
[11/20 15:57:18    949s] OPERPROF:   Finished Refine-Place at level 2, CPU:1.117, REAL:0.695, MEM:4466.4M, EPOCH TIME: 1732114638.847953
[11/20 15:57:18    949s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4466.4M, EPOCH TIME: 1732114638.848045
[11/20 15:57:18    949s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9954).
[11/20 15:57:18    949s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:18    949s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:18    949s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:18    949s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.043, REAL:0.018, MEM:4487.4M, EPOCH TIME: 1732114638.866394
[11/20 15:57:18    949s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:1.199, REAL:0.736, MEM:4487.4M, EPOCH TIME: 1732114638.866514
[11/20 15:57:18    949s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4487.4M, EPOCH TIME: 1732114638.866661
[11/20 15:57:18    949s] Starting Early Global Route congestion estimation: mem = 4487.4M
[11/20 15:57:18    949s] (I)      Initializing eGR engine (regular)
[11/20 15:57:18    949s] Set min layer with default ( 2 )
[11/20 15:57:18    949s] Set max layer with default ( 127 )
[11/20 15:57:18    949s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:57:18    949s] Min route layer (adjusted) = 2
[11/20 15:57:18    949s] Max route layer (adjusted) = 5
[11/20 15:57:18    949s] (I)      Initializing eGR engine (regular)
[11/20 15:57:18    949s] Set min layer with default ( 2 )
[11/20 15:57:18    949s] Set max layer with default ( 127 )
[11/20 15:57:18    949s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:57:18    949s] Min route layer (adjusted) = 2
[11/20 15:57:18    949s] Max route layer (adjusted) = 5
[11/20 15:57:18    949s] (I)      Started Early Global Route kernel ( Curr Mem: 4.22 MB )
[11/20 15:57:18    949s] (I)      Running eGR Regular flow
[11/20 15:57:18    949s] (I)      # wire layers (front) : 6
[11/20 15:57:18    949s] (I)      # wire layers (back)  : 0
[11/20 15:57:18    949s] (I)      min wire layer : 1
[11/20 15:57:18    949s] (I)      max wire layer : 5
[11/20 15:57:18    949s] (I)      # cut layers (front) : 5
[11/20 15:57:18    949s] (I)      # cut layers (back)  : 0
[11/20 15:57:18    949s] (I)      min cut layer : 1
[11/20 15:57:18    949s] (I)      max cut layer : 4
[11/20 15:57:18    949s] (I)      ================================ Layers ================================
[11/20 15:57:18    949s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:57:18    949s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/20 15:57:18    949s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:57:18    949s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/20 15:57:18    949s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/20 15:57:18    949s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 15:57:18    949s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/20 15:57:18    949s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 15:57:18    949s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/20 15:57:18    949s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 15:57:18    949s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/20 15:57:18    949s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 15:57:18    949s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/20 15:57:18    949s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/20 15:57:18    949s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:57:18    949s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/20 15:57:18    949s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/20 15:57:18    949s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:57:18    949s] (I)      Started Import and model ( Curr Mem: 4.22 MB )
[11/20 15:57:18    949s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:57:18    949s] (I)      == Non-default Options ==
[11/20 15:57:18    949s] (I)      Maximum routing layer                              : 5
[11/20 15:57:18    949s] (I)      Top routing layer                                  : 5
[11/20 15:57:18    949s] (I)      Number of threads                                  : 8
[11/20 15:57:18    949s] (I)      Route tie net to shape                             : auto
[11/20 15:57:18    949s] (I)      Use non-blocking free Dbs wires                    : false
[11/20 15:57:18    949s] (I)      Method to set GCell size                           : row
[11/20 15:57:18    949s] (I)      Tie hi/lo max distance                             : 41.400000
[11/20 15:57:18    949s] (I)      Counted 17053 PG shapes. eGR will not process PG shapes layer by layer.
[11/20 15:57:18    949s] (I)      ============== Pin Summary ==============
[11/20 15:57:18    949s] (I)      +-------+--------+---------+------------+
[11/20 15:57:18    949s] (I)      | Layer | # pins | % total |      Group |
[11/20 15:57:18    949s] (I)      +-------+--------+---------+------------+
[11/20 15:57:18    949s] (I)      |     1 |  34083 |   99.35 |        Pin |
[11/20 15:57:18    949s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/20 15:57:18    949s] (I)      |     3 |    192 |    0.56 | Pin access |
[11/20 15:57:18    949s] (I)      |     4 |      0 |    0.00 |      Other |
[11/20 15:57:18    949s] (I)      |     5 |     32 |    0.09 |      Other |
[11/20 15:57:18    949s] (I)      +-------+--------+---------+------------+
[11/20 15:57:18    949s] (I)      Use row-based GCell size
[11/20 15:57:18    949s] (I)      Use row-based GCell align
[11/20 15:57:18    949s] (I)      layer 0 area = 83000
[11/20 15:57:18    949s] (I)      layer 1 area = 67600
[11/20 15:57:18    949s] (I)      layer 2 area = 240000
[11/20 15:57:18    949s] (I)      layer 3 area = 240000
[11/20 15:57:18    949s] (I)      layer 4 area = 4000000
[11/20 15:57:18    949s] (I)      GCell unit size   : 4140
[11/20 15:57:18    949s] (I)      GCell multiplier  : 1
[11/20 15:57:18    949s] (I)      GCell row height  : 4140
[11/20 15:57:18    949s] (I)      Actual row height : 4140
[11/20 15:57:18    949s] (I)      GCell align ref   : 280000 280000
[11/20 15:57:18    949s] [NR-eGR] Track table information for default rule: 
[11/20 15:57:18    949s] [NR-eGR] met1 has single uniform track structure
[11/20 15:57:18    949s] [NR-eGR] met2 has single uniform track structure
[11/20 15:57:18    949s] [NR-eGR] met3 has single uniform track structure
[11/20 15:57:18    949s] [NR-eGR] met4 has single uniform track structure
[11/20 15:57:18    949s] [NR-eGR] met5 has single uniform track structure
[11/20 15:57:18    949s] (I)      =============== Default via ===============
[11/20 15:57:18    949s] (I)      +---+------------------+------------------+
[11/20 15:57:18    949s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/20 15:57:18    949s] (I)      +---+------------------+------------------+
[11/20 15:57:18    949s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/20 15:57:18    949s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/20 15:57:18    949s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/20 15:57:18    949s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/20 15:57:18    949s] (I)      +---+------------------+------------------+
[11/20 15:57:18    949s] [NR-eGR] Read 26534 PG shapes
[11/20 15:57:18    949s] [NR-eGR] Read 0 clock shapes
[11/20 15:57:18    949s] [NR-eGR] Read 0 other shapes
[11/20 15:57:18    949s] [NR-eGR] #Routing Blockages  : 0
[11/20 15:57:18    949s] [NR-eGR] #Instance Blockages : 9014
[11/20 15:57:18    949s] [NR-eGR] #PG Blockages       : 26534
[11/20 15:57:18    949s] [NR-eGR] #Halo Blockages     : 0
[11/20 15:57:18    949s] [NR-eGR] #Boundary Blockages : 0
[11/20 15:57:18    949s] [NR-eGR] #Clock Blockages    : 0
[11/20 15:57:18    949s] [NR-eGR] #Other Blockages    : 0
[11/20 15:57:18    949s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/20 15:57:18    949s] (I)      Custom ignore net properties:
[11/20 15:57:18    949s] (I)      1 : NotLegal
[11/20 15:57:18    949s] (I)      Default ignore net properties:
[11/20 15:57:18    949s] (I)      1 : Special
[11/20 15:57:18    949s] (I)      2 : Analog
[11/20 15:57:18    949s] (I)      3 : Fixed
[11/20 15:57:18    949s] (I)      4 : Skipped
[11/20 15:57:18    949s] (I)      5 : MixedSignal
[11/20 15:57:18    949s] (I)      Prerouted net properties:
[11/20 15:57:18    949s] (I)      1 : NotLegal
[11/20 15:57:18    949s] (I)      2 : Special
[11/20 15:57:18    949s] (I)      3 : Analog
[11/20 15:57:18    949s] (I)      4 : Fixed
[11/20 15:57:18    949s] (I)      5 : Skipped
[11/20 15:57:18    949s] (I)      6 : MixedSignal
[11/20 15:57:18    949s] [NR-eGR] Early global route reroute all routable nets
[11/20 15:57:18    949s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/20 15:57:18    949s] [NR-eGR] Read 10055 nets ( ignored 0 )
[11/20 15:57:18    949s] (I)        Front-side 10055 ( ignored 0 )
[11/20 15:57:18    949s] (I)        Back-side  0 ( ignored 0 )
[11/20 15:57:18    949s] (I)        Both-side  0 ( ignored 0 )
[11/20 15:57:18    949s] (I)      early_global_route_priority property id does not exist.
[11/20 15:57:18    949s] (I)      Read Num Blocks=35548  Num Prerouted Wires=0  Num CS=0
[11/20 15:57:18    949s] (I)      Layer 1 (V) : #blockages 10781 : #preroutes 0
[11/20 15:57:18    949s] (I)      Layer 2 (H) : #blockages 14546 : #preroutes 0
[11/20 15:57:18    949s] (I)      Layer 3 (V) : #blockages 8333 : #preroutes 0
[11/20 15:57:18    949s] (I)      Layer 4 (H) : #blockages 1888 : #preroutes 0
[11/20 15:57:18    949s] (I)      Number of ignored nets                =      0
[11/20 15:57:18    949s] (I)      Number of connected nets              =      0
[11/20 15:57:18    949s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/20 15:57:18    949s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/20 15:57:18    949s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/20 15:57:18    949s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/20 15:57:18    949s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/20 15:57:18    949s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/20 15:57:18    949s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/20 15:57:18    949s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/20 15:57:18    949s] (I)      Ndr track 0 does not exist
[11/20 15:57:18    949s] (I)      ---------------------Grid Graph Info--------------------
[11/20 15:57:18    949s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/20 15:57:18    949s] (I)      Core area           : (280000, 280000) - (1838665, 1838665)
[11/20 15:57:18    949s] (I)      Site width          :   460  (dbu)
[11/20 15:57:18    949s] (I)      Row height          :  4140  (dbu)
[11/20 15:57:18    949s] (I)      GCell row height    :  4140  (dbu)
[11/20 15:57:18    949s] (I)      GCell width         :  4140  (dbu)
[11/20 15:57:18    949s] (I)      GCell height        :  4140  (dbu)
[11/20 15:57:18    949s] (I)      Grid                :   512   512     5
[11/20 15:57:18    949s] (I)      Layer numbers       :     1     2     3     4     5
[11/20 15:57:18    949s] (I)      Vertical capacity   :     0  4140     0  4140     0
[11/20 15:57:18    949s] (I)      Horizontal capacity :     0     0  4140     0  4140
[11/20 15:57:18    949s] (I)      Default wire width  :   140   140   300   300  1600
[11/20 15:57:18    949s] (I)      Default wire space  :   140   140   300   300  1600
[11/20 15:57:18    949s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/20 15:57:18    949s] (I)      Default pitch size  :   280   460   610   615  3660
[11/20 15:57:18    949s] (I)      First track coord   :   320   320   620   790  1840
[11/20 15:57:18    949s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[11/20 15:57:18    949s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/20 15:57:18    949s] (I)      Num of masks        :     1     1     1     1     1
[11/20 15:57:18    949s] (I)      Num of trim masks   :     0     0     0     0     0
[11/20 15:57:18    949s] (I)      --------------------------------------------------------
[11/20 15:57:18    949s] 
[11/20 15:57:18    949s] [NR-eGR] ============ Routing rule table ============
[11/20 15:57:18    949s] [NR-eGR] Rule id: 0  Nets: 10023
[11/20 15:57:18    949s] [NR-eGR] ========================================
[11/20 15:57:18    949s] [NR-eGR] 
[11/20 15:57:18    949s] (I)      ======== NDR :  =========
[11/20 15:57:18    949s] (I)      +--------------+--------+
[11/20 15:57:18    949s] (I)      |           ID |      0 |
[11/20 15:57:18    949s] (I)      |         Name |        |
[11/20 15:57:18    949s] (I)      |      Default |    yes |
[11/20 15:57:18    949s] (I)      |  Clk Special |     no |
[11/20 15:57:18    949s] (I)      | Hard spacing |     no |
[11/20 15:57:18    949s] (I)      |    NDR track | (none) |
[11/20 15:57:18    949s] (I)      |      NDR via | (none) |
[11/20 15:57:18    949s] (I)      |  Extra space |      0 |
[11/20 15:57:18    949s] (I)      |      Shields |      0 |
[11/20 15:57:18    949s] (I)      |   Demand (H) |      1 |
[11/20 15:57:18    949s] (I)      |   Demand (V) |      1 |
[11/20 15:57:18    949s] (I)      |        #Nets |  10023 |
[11/20 15:57:18    949s] (I)      +--------------+--------+
[11/20 15:57:18    949s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:57:18    949s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/20 15:57:18    949s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:57:18    949s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/20 15:57:18    949s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/20 15:57:18    949s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/20 15:57:18    949s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/20 15:57:18    949s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:57:18    949s] (I)      =============== Blocked Tracks ===============
[11/20 15:57:18    949s] (I)      +-------+---------+----------+---------------+
[11/20 15:57:18    949s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/20 15:57:18    949s] (I)      +-------+---------+----------+---------------+
[11/20 15:57:18    949s] (I)      |     1 |       0 |        0 |         0.00% |
[11/20 15:57:18    949s] (I)      |     2 | 2357760 |   763000 |        32.36% |
[11/20 15:57:18    949s] (I)      |     3 | 1777664 |   511103 |        28.75% |
[11/20 15:57:18    949s] (I)      |     4 | 1763328 |   649576 |        36.84% |
[11/20 15:57:18    949s] (I)      |     5 |  296448 |    98552 |        33.24% |
[11/20 15:57:18    949s] (I)      +-------+---------+----------+---------------+
[11/20 15:57:18    949s] (I)      Finished Import and model ( CPU: 0.13 sec, Real: 0.12 sec, Curr Mem: 4.25 MB )
[11/20 15:57:18    949s] (I)      Reset routing kernel
[11/20 15:57:18    949s] (I)      Started Global Routing ( Curr Mem: 4.25 MB )
[11/20 15:57:19    949s] (I)      totalPins=32796  totalGlobalPin=32665 (99.60%)
[11/20 15:57:19    949s] (I)      ================= Net Group Info =================
[11/20 15:57:19    949s] (I)      +----+----------------+--------------+-----------+
[11/20 15:57:19    949s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/20 15:57:19    949s] (I)      +----+----------------+--------------+-----------+
[11/20 15:57:19    949s] (I)      |  1 |          10023 |      met2(2) |   met5(5) |
[11/20 15:57:19    949s] (I)      +----+----------------+--------------+-----------+
[11/20 15:57:19    949s] (I)      total 2D Cap : 4288443 = (1473535 H, 2814908 V)
[11/20 15:57:19    949s] (I)      total 2D Demand : 131 = (0 H, 131 V)
[11/20 15:57:19    949s] (I)      Adjusted 0 GCells for pin access
[11/20 15:57:19    949s] [NR-eGR] Layer group 1: route 10023 net(s) in layer range [2, 5]
[11/20 15:57:19    949s] (I)      
[11/20 15:57:19    949s] (I)      ============  Phase 1a Route ============
[11/20 15:57:19    949s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 32
[11/20 15:57:19    949s] (I)      Usage: 108698 = (53979 H, 54719 V) = (3.66% H, 1.94% V) = (2.235e+05um H, 2.265e+05um V)
[11/20 15:57:19    949s] (I)      
[11/20 15:57:19    949s] (I)      ============  Phase 1b Route ============
[11/20 15:57:19    949s] (I)      Usage: 108819 = (54009 H, 54810 V) = (3.67% H, 1.95% V) = (2.236e+05um H, 2.269e+05um V)
[11/20 15:57:19    949s] (I)      Overflow of layer group 1: 0.28% H + 0.00% V. EstWL: 4.505107e+05um
[11/20 15:57:19    949s] (I)      Congestion metric : 1.69%H 0.00%V, 1.70%HV
[11/20 15:57:19    949s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/20 15:57:19    949s] (I)      
[11/20 15:57:19    949s] (I)      ============  Phase 1c Route ============
[11/20 15:57:19    949s] (I)      Level2 Grid: 103 x 103
[11/20 15:57:19    949s] (I)      Usage: 108947 = (54071 H, 54876 V) = (3.67% H, 1.95% V) = (2.239e+05um H, 2.272e+05um V)
[11/20 15:57:19    949s] (I)      
[11/20 15:57:19    949s] (I)      ============  Phase 1d Route ============
[11/20 15:57:19    949s] (I)      Usage: 109125 = (54125 H, 55000 V) = (3.67% H, 1.95% V) = (2.241e+05um H, 2.277e+05um V)
[11/20 15:57:19    949s] (I)      
[11/20 15:57:19    949s] (I)      ============  Phase 1e Route ============
[11/20 15:57:19    949s] (I)      Usage: 109125 = (54125 H, 55000 V) = (3.67% H, 1.95% V) = (2.241e+05um H, 2.277e+05um V)
[11/20 15:57:19    949s] [NR-eGR] Early Global Route overflow of layer group 1: 0.26% H + 0.00% V. EstWL: 4.517775e+05um
[11/20 15:57:19    949s] (I)      
[11/20 15:57:19    949s] (I)      ============  Phase 1l Route ============
[11/20 15:57:19    949s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/20 15:57:19    949s] (I)      Layer  2:    1702802     55361         0      599355     1755333    (25.45%) 
[11/20 15:57:19    949s] (I)      Layer  3:    1278876    105808      6762      456513     1319153    (25.71%) 
[11/20 15:57:19    949s] (I)      Layer  4:    1120945     27022       404      556342     1204888    (31.59%) 
[11/20 15:57:19    949s] (I)      Layer  5:     199202      6610        43       94466      201479    (31.92%) 
[11/20 15:57:19    949s] (I)      Total:       4301825    194801      7209     1706674     4480852    (27.58%) 
[11/20 15:57:19    949s] (I)      
[11/20 15:57:19    949s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/20 15:57:19    949s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/20 15:57:19    949s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/20 15:57:19    949s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[11/20 15:57:19    949s] [NR-eGR] --------------------------------------------------------------------------------
[11/20 15:57:19    949s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/20 15:57:19    949s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/20 15:57:19    949s] [NR-eGR]    met3 ( 3)      2994( 1.54%)       203( 0.10%)         4( 0.00%)   ( 1.65%) 
[11/20 15:57:19    949s] [NR-eGR]    met4 ( 4)       237( 0.13%)         3( 0.00%)         0( 0.00%)   ( 0.13%) 
[11/20 15:57:19    949s] [NR-eGR]    met5 ( 5)        41( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[11/20 15:57:19    949s] [NR-eGR] --------------------------------------------------------------------------------
[11/20 15:57:19    949s] [NR-eGR]        Total      3272( 0.44%)       206( 0.03%)         4( 0.00%)   ( 0.47%) 
[11/20 15:57:19    949s] [NR-eGR] 
[11/20 15:57:19    949s] (I)      Finished Global Routing ( CPU: 0.55 sec, Real: 0.25 sec, Curr Mem: 4.24 MB )
[11/20 15:57:19    949s] (I)      Updating congestion map
[11/20 15:57:19    949s] (I)      total 2D Cap : 4317963 = (1484121 H, 2833842 V)
[11/20 15:57:19    949s] [NR-eGR] Overflow after Early Global Route 1.07% H + 0.00% V
[11/20 15:57:19    949s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.71 sec, Real: 0.39 sec, Curr Mem: 4.24 MB )
[11/20 15:57:19    949s] Early Global Route congestion estimation runtime: 0.40 seconds, mem = 4486.2M
[11/20 15:57:19    949s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.714, REAL:0.403, MEM:4486.2M, EPOCH TIME: 1732114639.269563
[11/20 15:57:19    949s] OPERPROF: Starting HotSpotCal at level 1, MEM:4486.2M, EPOCH TIME: 1732114639.269601
[11/20 15:57:19    949s] [hotspot] +------------+---------------+---------------+
[11/20 15:57:19    949s] [hotspot] |            |   max hotspot | total hotspot |
[11/20 15:57:19    949s] [hotspot] +------------+---------------+---------------+
[11/20 15:57:19    949s] [hotspot] | normalized |          1.73 |         12.31 |
[11/20 15:57:19    949s] [hotspot] +------------+---------------+---------------+
[11/20 15:57:19    949s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.73, normalized total congestion hotspot area = 12.31 (area is in unit of 4 std-cell row bins)
[11/20 15:57:19    949s] [hotspot] max/total 1.73/12.31, big hotspot (>10) total 0.00
[11/20 15:57:19    949s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/20 15:57:19    949s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:57:19    949s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/20 15:57:19    949s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:57:19    949s] [hotspot] |  1  |   929.98  1327.42  1062.46  1459.90 |        2.43   |
[11/20 15:57:19    949s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:57:19    949s] [hotspot] |  2  |  1128.70  1062.46  1261.18  1194.94 |        1.73   |
[11/20 15:57:19    949s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:57:19    949s] [hotspot] |  3  |   929.98   996.22  1062.46  1128.70 |        1.39   |
[11/20 15:57:19    949s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:57:19    949s] [hotspot] |  4  |   797.50  1128.70   929.98  1261.18 |        1.04   |
[11/20 15:57:19    949s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:57:19    949s] [hotspot] |  5  |   863.74   863.74   996.22   996.22 |        0.69   |
[11/20 15:57:19    949s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:57:19    949s] Top 5 hotspots total area: 7.28
[11/20 15:57:19    949s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.015, REAL:0.007, MEM:4486.2M, EPOCH TIME: 1732114639.276696
[11/20 15:57:19    949s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4486.2M, EPOCH TIME: 1732114639.277466
[11/20 15:57:19    949s] Starting Early Global Route wiring: mem = 4486.2M
[11/20 15:57:19    949s] (I)      Running track assignment and export wires
[11/20 15:57:19    949s] (I)      Delete wires for 10023 nets 
[11/20 15:57:19    949s] (I)      ============= Track Assignment ============
[11/20 15:57:19    949s] (I)      Started Track Assignment (8T) ( Curr Mem: 4.24 MB )
[11/20 15:57:19    949s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[11/20 15:57:19    949s] (I)      Run Multi-thread track assignment
[11/20 15:57:19    950s] (I)      Finished Track Assignment (8T) ( CPU: 0.38 sec, Real: 0.09 sec, Curr Mem: 4.29 MB )
[11/20 15:57:19    950s] (I)      Started Export ( Curr Mem: 4.29 MB )
[11/20 15:57:19    950s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/20 15:57:19    950s] [NR-eGR] Total eGR-routed clock nets wire length: 20376um, number of vias: 4889
[11/20 15:57:19    950s] [NR-eGR] --------------------------------------------------------------------------
[11/20 15:57:19    950s] [NR-eGR]               Length (um)   Vias 
[11/20 15:57:19    950s] [NR-eGR] ---------------------------------
[11/20 15:57:19    950s] [NR-eGR]  met1  (1H)             0  32604 
[11/20 15:57:19    950s] [NR-eGR]  met2  (2V)        198404  45332 
[11/20 15:57:19    950s] [NR-eGR]  met3  (3H)        205123   8558 
[11/20 15:57:19    950s] [NR-eGR]  met4  (4V)         40917   6847 
[11/20 15:57:19    950s] [NR-eGR]  met5  (5H)         24604      0 
[11/20 15:57:19    950s] [NR-eGR] ---------------------------------
[11/20 15:57:19    950s] [NR-eGR]        Total       469048  93341 
[11/20 15:57:19    950s] [NR-eGR] --------------------------------------------------------------------------
[11/20 15:57:19    950s] [NR-eGR] Total half perimeter of net bounding box: 357681um
[11/20 15:57:19    950s] [NR-eGR] Total length: 469048um, number of vias: 93341
[11/20 15:57:19    950s] [NR-eGR] --------------------------------------------------------------------------
[11/20 15:57:19    950s] (I)      == Layer wire length by net rule ==
[11/20 15:57:19    950s] (I)                     Default 
[11/20 15:57:19    950s] (I)      -----------------------
[11/20 15:57:19    950s] (I)       met1  (1H)        0um 
[11/20 15:57:19    950s] (I)       met2  (2V)   198404um 
[11/20 15:57:19    950s] (I)       met3  (3H)   205123um 
[11/20 15:57:19    950s] (I)       met4  (4V)    40917um 
[11/20 15:57:19    950s] (I)       met5  (5H)    24604um 
[11/20 15:57:19    950s] (I)      -----------------------
[11/20 15:57:19    950s] (I)             Total  469048um 
[11/20 15:57:19    950s] (I)      == Layer via count by net rule ==
[11/20 15:57:19    950s] (I)                    Default 
[11/20 15:57:19    950s] (I)      ----------------------
[11/20 15:57:19    950s] (I)       met1  (1H)     32604 
[11/20 15:57:19    950s] (I)       met2  (2V)     45332 
[11/20 15:57:19    950s] (I)       met3  (3H)      8558 
[11/20 15:57:19    950s] (I)       met4  (4V)      6847 
[11/20 15:57:19    950s] (I)       met5  (5H)         0 
[11/20 15:57:19    950s] (I)      ----------------------
[11/20 15:57:19    950s] (I)             Total    93341 
[11/20 15:57:19    950s] (I)      Finished Export ( CPU: 0.12 sec, Real: 0.04 sec, Curr Mem: 4.29 MB )
[11/20 15:57:19    950s] eee: RC Grid Memory freed=168540
[11/20 15:57:19    950s] (I)      Global routing data unavailable, rerun eGR
[11/20 15:57:19    950s] (I)      Initializing eGR engine (regular)
[11/20 15:57:19    950s] Set min layer with default ( 2 )
[11/20 15:57:19    950s] Set max layer with default ( 127 )
[11/20 15:57:19    950s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:57:19    950s] Min route layer (adjusted) = 2
[11/20 15:57:19    950s] Max route layer (adjusted) = 5
[11/20 15:57:19    950s] Early Global Route wiring runtime: 0.15 seconds, mem = 4534.7M
[11/20 15:57:19    950s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.524, REAL:0.154, MEM:4534.7M, EPOCH TIME: 1732114639.431439
[11/20 15:57:19    950s] 0 delay mode for cte disabled.
[11/20 15:57:19    950s] SKP cleared!
[11/20 15:57:19    950s] 
[11/20 15:57:19    950s] *** Finished incrementalPlace (cpu=0:01:31, real=0:00:23.0)***
[11/20 15:57:19    950s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:4326.7M, EPOCH TIME: 1732114639.446048
[11/20 15:57:19    950s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:4326.7M, EPOCH TIME: 1732114639.446103
[11/20 15:57:19    950s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4326.7M, EPOCH TIME: 1732114639.448198
[11/20 15:57:19    950s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:19    950s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:19    950s] Cell fpga_top LLGs are deleted
[11/20 15:57:19    950s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:19    950s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:19    950s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.008, REAL:0.008, MEM:4256.7M, EPOCH TIME: 1732114639.456208
[11/20 15:57:19    950s] Start to check current routing status for nets...
[11/20 15:57:19    950s] All nets are already routed correctly.
[11/20 15:57:19    950s] End to check current routing status for nets (mem=4256.7M)
[11/20 15:57:19    950s] Extraction called for design 'fpga_top' of instances=10002 and nets=12482 using extraction engine 'preRoute' .
[11/20 15:57:19    950s] PreRoute RC Extraction called for design fpga_top.
[11/20 15:57:19    950s] RC Extraction called in multi-corner(1) mode.
[11/20 15:57:19    950s] RCMode: PreRoute
[11/20 15:57:19    950s]       RC Corner Indexes            0   
[11/20 15:57:19    950s] Capacitance Scaling Factor   : 1.00000 
[11/20 15:57:19    950s] Resistance Scaling Factor    : 1.00000 
[11/20 15:57:19    950s] Clock Cap. Scaling Factor    : 1.00000 
[11/20 15:57:19    950s] Clock Res. Scaling Factor    : 1.00000 
[11/20 15:57:19    950s] Shrink Factor                : 1.00000
[11/20 15:57:19    950s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/20 15:57:19    950s] Using Quantus QRC technology file ...
[11/20 15:57:19    950s] eee: Trim Metal Layers: { }
[11/20 15:57:19    950s] eee: RC Grid Memory allocated=168540
[11/20 15:57:19    950s] eee: LayerId=1 widthSet size=1
[11/20 15:57:19    950s] eee: LayerId=2 widthSet size=1
[11/20 15:57:19    950s] eee: LayerId=3 widthSet size=1
[11/20 15:57:19    950s] eee: LayerId=4 widthSet size=1
[11/20 15:57:19    950s] eee: LayerId=5 widthSet size=1
[11/20 15:57:19    950s] eee: Total RC Grid memory=168540
[11/20 15:57:19    950s] Updating RC grid for preRoute extraction ...
[11/20 15:57:19    950s] eee: Metal Layers Info:
[11/20 15:57:19    950s] eee: L: met1 met2 met3 met4 met5
[11/20 15:57:19    950s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/20 15:57:19    950s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/20 15:57:19    950s] eee: pegSigSF=1.070000
[11/20 15:57:19    950s] Initializing multi-corner resistance tables ...
[11/20 15:57:19    950s] eee: l=1 avDens=0.102412 usedTrk=14738.090836 availTrk=143910.000000 sigTrk=14738.090836
[11/20 15:57:19    950s] eee: l=2 avDens=0.062564 usedTrk=4792.363535 availTrk=76599.700563 sigTrk=4792.363535
[11/20 15:57:19    950s] eee: l=3 avDens=0.073472 usedTrk=4954.661353 availTrk=67435.591167 sigTrk=4954.661353
[11/20 15:57:19    950s] eee: l=4 avDens=0.032609 usedTrk=2316.489856 availTrk=71038.459679 sigTrk=2316.489856
[11/20 15:57:19    950s] eee: l=5 avDens=0.132724 usedTrk=790.016063 availTrk=5952.331966 sigTrk=790.016063
[11/20 15:57:19    950s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/20 15:57:19    950s] eee: LAM-FP: thresh=1 ; dimX=4605.793478 ; dimY=4605.793478 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[11/20 15:57:19    950s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.255860 uaWl=1.000000 uaWlH=0.139700 aWlH=0.000000 lMod=0 pMax=0.841500 pMod=81 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[11/20 15:57:19    950s] eee: NetCapCache creation started. (Current Mem: 4256.691M) 
[11/20 15:57:19    950s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4256.691M) 
[11/20 15:57:19    950s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4256.691M)
[11/20 15:57:20    951s] Compute RC Scale Done ...
[11/20 15:57:20    951s] **optDesign ... cpu = 0:05:17, real = 0:01:46, mem = 2814.4M, totSessionCpu=0:15:51 **
[11/20 15:57:20    951s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/20 15:57:20    951s] #################################################################################
[11/20 15:57:20    951s] # Design Stage: PreRoute
[11/20 15:57:20    951s] # Design Name: fpga_top
[11/20 15:57:20    951s] # Design Mode: 130nm
[11/20 15:57:20    951s] # Analysis Mode: MMMC Non-OCV 
[11/20 15:57:20    951s] # Parasitics Mode: No SPEF/RCDB 
[11/20 15:57:20    951s] # Signoff Settings: SI Off 
[11/20 15:57:20    951s] #################################################################################
[11/20 15:57:20    951s] Topological Sorting (REAL = 0:00:00.0, MEM = 4242.6M, InitMEM = 4242.6M)
[11/20 15:57:20    952s] Calculate delays in BcWc mode...
[11/20 15:57:20    952s] Start delay calculation (fullDC) (8 T). (MEM=4250.16)
[11/20 15:57:20    952s] End AAE Lib Interpolated Model. (MEM=4261.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 15:57:20    954s] Total number of fetched objects 12142
[11/20 15:57:20    954s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 15:57:20    954s] End delay calculation. (MEM=4681.24 CPU=0:00:01.5 REAL=0:00:00.0)
[11/20 15:57:20    954s] End delay calculation (fullDC). (MEM=4681.24 CPU=0:00:01.9 REAL=0:00:00.0)
[11/20 15:57:20    954s] *** CDM Built up (cpu=0:00:02.9  real=0:00:00.0  mem= 4681.2M) ***
[11/20 15:57:21    955s] *** IncrReplace #2 [finish] (place_opt_design #1) : cpu/real = 0:01:35.4/0:00:24.2 (3.9), totSession cpu/real = 0:15:55.1/1:21:34.2 (0.2), mem = 4681.2M
[11/20 15:57:21    955s] 
[11/20 15:57:21    955s] =============================================================================================
[11/20 15:57:21    955s]  Step TAT Report : IncrReplace #2 / place_opt_design #1                         22.33-s094_1
[11/20 15:57:21    955s] =============================================================================================
[11/20 15:57:21    955s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 15:57:21    955s] ---------------------------------------------------------------------------------------------
[11/20 15:57:21    955s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:57:21    955s] [ RefinePlace            ]      1   0:00:00.7  (   2.9 % )     0:00:00.7 /  0:00:01.1    1.6
[11/20 15:57:21    955s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[11/20 15:57:21    955s] [ ExtractRC              ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.5
[11/20 15:57:21    955s] [ FullDelayCalc          ]      1   0:00:00.8  (   3.4 % )     0:00:00.8 /  0:00:02.9    3.5
[11/20 15:57:21    955s] [ TimingUpdate           ]      4   0:00:00.6  (   2.5 % )     0:00:00.6 /  0:00:02.8    4.7
[11/20 15:57:21    955s] [ MISC                   ]          0:00:22.0  (  90.8 % )     0:00:22.0 /  0:01:28.4    4.0
[11/20 15:57:21    955s] ---------------------------------------------------------------------------------------------
[11/20 15:57:21    955s]  IncrReplace #2 TOTAL               0:00:24.2  ( 100.0 % )     0:00:24.2 /  0:01:35.4    3.9
[11/20 15:57:21    955s] ---------------------------------------------------------------------------------------------
[11/20 15:57:21    955s] 
[11/20 15:57:21    955s] Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
[11/20 15:57:21    955s] *** Timing NOT met, worst failing slack is -5.246
[11/20 15:57:21    955s] *** Check timing (0:00:00.0)
[11/20 15:57:21    955s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/20 15:57:21    955s] Deleting Lib Analyzer.
[11/20 15:57:21    955s] Begin: GigaOpt Optimization in WNS mode
[11/20 15:57:21    955s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[11/20 15:57:21    955s] Info: 32 io nets excluded
[11/20 15:57:21    956s] Info: 2 clock nets excluded from IPO operation.
[11/20 15:57:21    956s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:15:56.0/1:21:34.6 (0.2), mem = 4713.2M
[11/20 15:57:21    956s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.654633.9
[11/20 15:57:21    956s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/20 15:57:21    956s] 
[11/20 15:57:21    956s] Creating Lib Analyzer ...
[11/20 15:57:21    956s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[11/20 15:57:21    956s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[11/20 15:57:21    956s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[11/20 15:57:21    956s] 
[11/20 15:57:21    956s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/20 15:57:21    956s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:56 mem=4713.2M
[11/20 15:57:21    956s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:56 mem=4713.2M
[11/20 15:57:21    956s] Creating Lib Analyzer, finished. 
[11/20 15:57:21    956s] 
[11/20 15:57:21    956s] Active Setup views: VIEW_SETUP 
[11/20 15:57:21    956s] Cell fpga_top LLGs are deleted
[11/20 15:57:21    956s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:21    956s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:21    956s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4713.2M, EPOCH TIME: 1732114641.777674
[11/20 15:57:21    956s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:21    956s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:21    956s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4713.2M, EPOCH TIME: 1732114641.777948
[11/20 15:57:21    956s] Max number of tech site patterns supported in site array is 256.
[11/20 15:57:21    956s] Core basic site is CoreSite
[11/20 15:57:21    956s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 15:57:21    956s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 15:57:21    956s] Fast DP-INIT is on for default
[11/20 15:57:21    956s] Atter site array init, number of instance map data is 0.
[11/20 15:57:21    956s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.030, REAL:0.010, MEM:4713.2M, EPOCH TIME: 1732114641.788011
[11/20 15:57:21    956s] 
[11/20 15:57:21    956s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:57:21    956s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.035, REAL:0.014, MEM:4713.2M, EPOCH TIME: 1732114641.792053
[11/20 15:57:21    956s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:21    956s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:21    956s] [oiPhyDebug] optDemand 1489604513600.00, spDemand 159672513600.00.
[11/20 15:57:21    956s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10002
[11/20 15:57:21    956s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[11/20 15:57:21    956s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:15:56 mem=4713.2M
[11/20 15:57:21    956s] OPERPROF: Starting DPlace-Init at level 1, MEM:4713.2M, EPOCH TIME: 1732114641.799361
[11/20 15:57:21    956s] Processing tracks to init pin-track alignment.
[11/20 15:57:21    956s] z: 2, totalTracks: 1
[11/20 15:57:21    956s] z: 4, totalTracks: 1
[11/20 15:57:21    956s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 15:57:21    956s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4713.2M, EPOCH TIME: 1732114641.803671
[11/20 15:57:21    956s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:21    956s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:21    956s] 
[11/20 15:57:21    956s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:57:21    956s] OPERPROF:     Starting CMU at level 3, MEM:4713.2M, EPOCH TIME: 1732114641.809319
[11/20 15:57:21    956s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4713.2M, EPOCH TIME: 1732114641.809798
[11/20 15:57:21    956s] 
[11/20 15:57:21    956s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 15:57:21    956s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.007, MEM:4713.2M, EPOCH TIME: 1732114641.811166
[11/20 15:57:21    956s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4713.2M, EPOCH TIME: 1732114641.811208
[11/20 15:57:21    956s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4713.2M, EPOCH TIME: 1732114641.811387
[11/20 15:57:21    956s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4713.2MB).
[11/20 15:57:21    956s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.017, REAL:0.013, MEM:4713.2M, EPOCH TIME: 1732114641.812428
[11/20 15:57:21    956s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 15:57:21    956s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10002
[11/20 15:57:21    956s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:15:56 mem=4713.2M
[11/20 15:57:21    956s] ### Creating RouteCongInterface, started
[11/20 15:57:21    956s] 
[11/20 15:57:21    956s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.8500} {5, 0.043, 0.8500} 
[11/20 15:57:21    956s] 
[11/20 15:57:21    956s] #optDebug: {0, 1.000}
[11/20 15:57:21    956s] ### Creating RouteCongInterface, finished
[11/20 15:57:21    956s] {MG  {4 0 27.4 0.469382} }
[11/20 15:57:22    956s] *info: 32 io nets excluded
[11/20 15:57:22    956s] *info: 2 clock nets excluded
[11/20 15:57:22    956s] *info: 32 multi-driver nets excluded.
[11/20 15:57:22    956s] *info: 946 no-driver nets excluded.
[11/20 15:57:22    956s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.654633.2
[11/20 15:57:22    956s] PathGroup :  reg2reg  TargetSlack : 0.0585 
[11/20 15:57:22    956s] ** GigaOpt Optimizer WNS Slack -5.246 TNS Slack -1243.969 Density 6.58
[11/20 15:57:22    956s] Optimizer WNS Pass 0
[11/20 15:57:22    956s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.288|   -5.778|
|reg2reg   |-5.246|-1238.191|
|HEPG      |-5.246|-1238.191|
|All Paths |-5.246|-1243.969|
+----------+------+---------+

[11/20 15:57:22    956s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4841.2M, EPOCH TIME: 1732114642.093230
[11/20 15:57:22    956s] Found 0 hard placement blockage before merging.
[11/20 15:57:22    956s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4841.2M, EPOCH TIME: 1732114642.093374
[11/20 15:57:22    956s] Active Path Group: reg2reg  
[11/20 15:57:28    957s] Info: initial physical memory for 9 CRR processes is 807.73MB.
[11/20 15:57:28    957s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:57:28    957s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/20 15:57:28    957s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:57:28    957s] |  -5.246|   -5.246|-1238.191|-1243.969|    6.58%|   0:00:00.0| 4841.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:28    957s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_7/logical_tile_clb_mo |
[11/20 15:57:28    957s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:28    957s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:28    957s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:29    958s] |  -5.171|   -5.171|-1237.861|-1243.507|    6.58%|   0:00:01.0| 4887.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:29    958s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:57:29    958s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:29    958s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:29    958s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:29    959s] |  -5.120|   -5.120|-1237.789|-1243.392|    6.59%|   0:00:00.0| 4895.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:29    959s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_7/logical_tile_clb_mo |
[11/20 15:57:29    959s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:29    959s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:29    959s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:29    959s] |  -5.095|   -5.095|-1237.585|-1243.188|    6.59%|   0:00:00.0| 4895.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:29    959s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 15:57:29    959s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:29    959s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:29    959s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:29    960s] |  -5.062|   -5.062|-1237.293|-1242.852|    6.59%|   0:00:00.0| 4895.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:29    960s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:57:29    960s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:29    960s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:29    960s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:29    961s] |  -5.051|   -5.051|-1237.063|-1242.579|    6.60%|   0:00:00.0| 4895.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:29    961s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:57:29    961s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:29    961s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:29    961s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:30    962s] |  -5.019|   -5.019|-1237.153|-1242.668|    6.60%|   0:00:01.0| 4895.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:30    962s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_7/logical_tile_clb_mo |
[11/20 15:57:30    962s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:30    962s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:30    962s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:30    963s] |  -5.005|   -5.005|-1237.206|-1242.722|    6.60%|   0:00:00.0| 4895.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:30    963s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_7/logical_tile_clb_mo |
[11/20 15:57:30    963s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:30    963s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:30    963s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:30    964s] |  -4.972|   -4.972|-1236.957|-1242.429|    6.61%|   0:00:00.0| 4895.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:30    964s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_7/logical_tile_clb_mo |
[11/20 15:57:30    964s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:30    964s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:30    964s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:30    965s] |  -4.946|   -4.946|-1236.905|-1242.333|    6.61%|   0:00:00.0| 4911.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:30    965s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_7/logical_tile_clb_mo |
[11/20 15:57:30    965s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:30    965s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:30    965s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:31    966s] |  -4.941|   -4.941|-1236.745|-1242.174|    6.62%|   0:00:01.0| 4927.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:31    966s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[11/20 15:57:31    966s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:31    966s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:31    966s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:31    967s] |  -4.913|   -4.913|-1236.761|-1242.189|    6.62%|   0:00:00.0| 4927.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:31    967s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[11/20 15:57:31    967s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:31    967s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:31    967s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:31    968s] |  -4.893|   -4.893|-1236.478|-1241.862|    6.62%|   0:00:00.0| 4927.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:31    968s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
[11/20 15:57:31    968s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:31    968s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:31    968s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:31    969s] |  -4.862|   -4.862|-1236.270|-1241.655|    6.62%|   0:00:00.0| 4927.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:31    969s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 15:57:31    969s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:31    969s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:31    969s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:31    970s] |  -4.854|   -4.854|-1236.262|-1241.646|    6.63%|   0:00:00.0| 4927.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:31    970s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[11/20 15:57:31    970s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:31    970s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:31    970s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:31    971s] |  -4.828|   -4.828|-1236.293|-1241.678|    6.63%|   0:00:00.0| 4927.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:31    971s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[11/20 15:57:31    971s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:31    971s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:31    971s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:32    972s] |  -4.828|   -4.828|-1235.951|-1241.335|    6.63%|   0:00:01.0| 4927.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:32    972s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[11/20 15:57:32    972s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:32    972s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:32    972s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:32    972s] |  -4.805|   -4.805|-1235.906|-1241.290|    6.63%|   0:00:00.0| 4927.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:32    972s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[11/20 15:57:32    972s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:32    972s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:32    972s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:32    973s] |  -4.801|   -4.801|-1235.886|-1241.271|    6.64%|   0:00:00.0| 4927.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:32    973s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[11/20 15:57:32    973s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:32    973s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:32    973s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:33    974s] |  -4.779|   -4.779|-1235.883|-1241.267|    6.64%|   0:00:01.0| 4927.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:33    974s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[11/20 15:57:33    974s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:33    974s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:33    974s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:33    976s] |  -4.748|   -4.748|-1235.649|-1241.033|    6.65%|   0:00:00.0| 4927.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:33    976s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
[11/20 15:57:33    976s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:33    976s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:33    976s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:33    977s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:57:33    977s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:33    977s] **DIAG[coe/coeSubTimingGraph.cpp:4949:coeSubTimingGraph]: Assert #1 "status"
[11/20 15:57:33    977s] 
[11/20 15:57:33    977s] INTERNAL ERROR: Timing inconsistency found during phase index map update for subnetwork
[11/20 15:57:33    977s]   forwardDepth=1 analysisType=Late delayCalc=default
[11/20 15:57:33    977s]   seedInsts:
[11/20 15:57:33    977s]     grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/INVX1_60_
[11/20 15:57:33    977s]     grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/FE_RC_191_0
[11/20 15:57:33    977s]   seedNets:
[11/20 15:57:33    977s]   toBeDeletedInsts:
[11/20 15:57:33    977s]     grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/INVX1_60_
[11/20 15:57:33    977s]     grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/FE_RC_191_0
[11/20 15:57:33    977s]   toBeDeletedPins:
[11/20 15:57:33    977s]   view:
[11/20 15:57:33    977s]     VIEW_SETUP
[11/20 15:57:33    977s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:57:33    977s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:33    977s] SubTimingGraph data is dumped into file: TimingInconsistency_2749.STG
[11/20 15:57:33    977s] INFO (Assert #1): 
[11/20 15:57:33    977s] 
    _____________
___/ Stack Trace \___________________________________________________________________________
| #00   oiPrintDiag::~oiPrintDiag() [+0x220]
| #01   coeSubTimingGraph::coeSubTimingGraph(coeSubNetwork*, oiTempVector<dbsInst const*, oiAlloc<dbsInst const*> > const&, oiTempVector<dbsNet const*, oiAlloc<dbsNet const*> > const&, oiTempVector<dbsInst*, oiAlloc<dbsInst*> > const&, oiTempVector<dbsTerm*, oiAlloc<dbsTerm*> > const&, int, tosAnalysisType, oiTempVector<tosAnalysisView*, oiAlloc<tosAnalysisView*> > const*, long, coedelaycalctype, coeTempSet<dbsTerm const*, std::less<dbsTerm const*>, oiAlloc<dbsTerm const*> > const*, coeExternalTimingInfo*, bool, int, bool) [+0x1e06]
| #02   coeSubNetwork::coeSubNetwork(coeSubNetlistLogicalHierarchyParams, oiTempVector<dbsInst const*, oiAlloc<dbsInst const*> > const&, oiTempVector<dbsNet const*, oiAlloc<dbsNet const*> > const&, oiTempVector<dbsInst*, oiAlloc<dbsInst*> > const&, oiTempVector<dbsTerm*, oiAlloc<dbsTerm*> > const&, int, tosAnalysisType, oiTempVector<tosAnalysisView*, oiAlloc<tosAnalysisView*> > const*, long, coedelaycalctype, coeTempSet<dbsTerm const*, std::less<dbsTerm const*>, oiAlloc<dbsTerm const*> > const*, bool, coeExternalTimingInfo*, bool, int, coeSubNetworkClockParams, bool, bool, bool, bool, bool, bool) [+0x162]
| #03   /eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/INNOVUS221/tools.lnx86/innovus/bin/64bit/innovus() [0xe5461d4]
| #04   coeAbcIsland::BuildSubNetwork(tosNode*, coedelaycalctype, int, bool, bool, bool, int) [+0x8a0]
| #05   coeAbcRestructThrHandle::BuildSubNetwork(coedelaycalctype) [+0x113]
| #06   coeAbcRestructThrHandle::ResynthesizeIslandGenus(coedelaycalctype) [+0x605]
| #07   coeAbcRestructThrHandle::ApplyOnNode(tosNode*) [+0x4ec]
| #08   coeGenusRestructTransform::findBestRoiImprovingMove(int, tosNode*, coeTransformParameters const&, coeTransformMoveInfo&) [+0x99]
| #09   coeTransform::timeFindBestRoiImprovingMove(int, tosNode*, coeTransformParameters const&, coeTransformMoveHandle*, coeTransformMoveInfo&) [+0x8f4]
| #10   coeSetupOptimizerIteration::findBestRoiImprovingMove(int, tosNode*, int, float&, long&, coeSGOptIterEvalInfo&) [+0x327]
| #11   coeSGOptIter::executeThreadJobMain(int, int) [+0x2c6]
| #12   coeSGOptIter::executeThreadJob(int, int) [+0xef]
| #13   coeThreadWorker::run(coeThreadWorker*) [+0x94]
| #14   /eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/INNOVUS221/tools.lnx86/innovus/bin/64bit/innovus() [0xbc01ec4]
| #15   () [+0x81d9]
| #16   clone() [+0x42]
|----- ( tcl call stack ) ---------------------------------------------------------
|_____________________________________________________________________________________________

[11/20 15:57:34    978s] |  -4.742|   -4.742|-1235.575|-1241.003|    6.65%|   0:00:01.0| 4927.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:34    978s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 15:57:34    978s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:34    978s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:34    978s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:34    979s] |  -4.717|   -4.717|-1235.486|-1240.914|    6.66%|   0:00:00.0| 4927.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:34    979s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
[11/20 15:57:34    979s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:34    979s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:34    979s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:34    980s] |  -4.702|   -4.702|-1235.513|-1240.941|    6.66%|   0:00:00.0| 4927.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:34    980s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[11/20 15:57:34    980s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:34    980s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:34    980s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:35    982s] |  -4.683|   -4.683|-1235.373|-1240.801|    6.67%|   0:00:01.0| 4927.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:35    982s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:57:35    982s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:35    982s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:35    982s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:36    984s] |  -4.667|   -4.667|-1235.215|-1240.600|    6.67%|   0:00:01.0| 4927.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:36    984s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 15:57:36    984s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:36    984s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:36    984s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:36    985s] |  -4.649|   -4.649|-1235.263|-1240.647|    6.68%|   0:00:00.0| 4927.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:36    985s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:57:36    985s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:36    985s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:36    985s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:36    987s] |  -4.635|   -4.635|-1235.019|-1240.403|    6.69%|   0:00:00.0| 4927.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:36    987s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:57:36    987s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:36    987s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:36    987s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:37    989s] |  -4.619|   -4.619|-1235.064|-1240.449|    6.69%|   0:00:01.0| 4927.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:37    989s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
[11/20 15:57:37    989s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:37    989s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:37    989s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:37    990s] |  -4.615|   -4.615|-1235.064|-1240.448|    6.69%|   0:00:00.0| 4927.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:37    990s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:57:37    990s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:37    990s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:37    990s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:37    992s] |  -4.602|   -4.602|-1235.002|-1240.386|    6.70%|   0:00:00.0| 4949.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:37    992s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_7/logical_tile_clb_mo |
[11/20 15:57:38    992s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:38    992s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:38    992s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:38    993s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:57:38    993s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:38    994s] |  -4.585|   -4.585|-1234.965|-1240.350|    6.70%|   0:00:00.0| 4952.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:38    994s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[11/20 15:57:38    994s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:38    994s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:38    994s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:39    997s] |  -4.584|   -4.584|-1234.959|-1240.344|    6.71%|   0:00:01.0| 4952.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:39    997s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 15:57:39    997s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:39    997s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:39    997s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:39    999s] |  -4.575|   -4.575|-1234.946|-1240.331|    6.71%|   0:00:00.0| 4952.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:39    999s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[11/20 15:57:39    999s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:39    999s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:39    999s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:39   1000s] |  -4.570|   -4.570|-1234.830|-1240.214|    6.71%|   0:00:00.0| 4952.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:39   1000s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 15:57:39   1000s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:39   1000s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:39   1000s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:40   1002s] |  -4.563|   -4.563|-1234.785|-1240.169|    6.72%|   0:00:01.0| 4952.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:40   1002s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
[11/20 15:57:40   1002s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:40   1002s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:40   1002s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:40   1003s] |  -4.532|   -4.532|-1234.677|-1240.061|    6.72%|   0:00:00.0| 4953.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:40   1003s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[11/20 15:57:40   1003s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:40   1003s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:40   1003s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:41   1005s] |  -4.531|   -4.531|-1234.914|-1240.298|    6.73%|   0:00:01.0| 4953.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:41   1005s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[11/20 15:57:41   1005s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:41   1005s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:41   1005s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:41   1006s] |  -4.526|   -4.526|-1234.783|-1240.168|    6.74%|   0:00:00.0| 4953.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:41   1006s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_7/logical_tile_clb_mo |
[11/20 15:57:41   1006s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:41   1006s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:41   1006s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:41   1008s] |  -4.510|   -4.510|-1234.825|-1240.210|    6.74%|   0:00:00.0| 4953.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:41   1008s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 15:57:41   1008s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:41   1008s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:41   1008s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:41   1009s] |  -4.500|   -4.500|-1234.678|-1240.062|    6.75%|   0:00:00.0| 4953.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:41   1009s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 15:57:41   1009s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:41   1009s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:41   1009s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:42   1011s] |  -4.492|   -4.492|-1234.647|-1240.031|    6.75%|   0:00:01.0| 4953.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:42   1011s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 15:57:42   1011s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:42   1011s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:42   1011s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:42   1012s] |  -4.483|   -4.483|-1234.668|-1240.052|    6.76%|   0:00:00.0| 4953.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:42   1012s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 15:57:42   1012s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:42   1012s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:42   1012s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:42   1014s] |  -4.479|   -4.479|-1234.555|-1239.939|    6.77%|   0:00:00.0| 4953.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:42   1014s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
[11/20 15:57:42   1014s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:42   1014s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:42   1014s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:43   1016s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:57:43   1016s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:43   1016s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:57:43   1016s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:43   1016s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:57:43   1016s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:43   1016s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:57:43   1016s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:43   1016s] Dumping Information for Job 212 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 15:57:43   1016s] Dumping Information for Job 234 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 15:57:43   1017s] |  -4.459|   -4.459|-1234.596|-1239.981|    6.77%|   0:00:01.0| 4961.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:43   1017s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:57:43   1017s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:43   1017s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:43   1017s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:44   1022s] |  -4.443|   -4.443|-1234.607|-1239.992|    6.79%|   0:00:01.0| 4961.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:44   1022s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[11/20 15:57:44   1022s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:44   1022s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:44   1022s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:44   1023s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g24/A (input) Id 63  which is begin/end point or internal assertion point 
[11/20 15:57:44   1023s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:44   1023s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:57:44   1023s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g24/A (input) Id 36  which is begin/end point or internal assertion point 
[11/20 15:57:44   1023s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:44   1023s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:57:44   1023s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g24/A (input) Id 38  which is begin/end point or internal assertion point 
[11/20 15:57:44   1023s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:44   1023s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:57:45   1023s] Dumping Information for Job 315 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g24/A (input) Id 63  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:57:45   1024s] |  -4.440|   -4.440|-1234.643|-1240.027|    6.80%|   0:00:01.0| 4999.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:45   1024s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[11/20 15:57:45   1024s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:45   1024s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:45   1024s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:45   1024s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:57:45   1024s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:45   1025s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g24/A (input) Id 64  which is begin/end point or internal assertion point 
[11/20 15:57:45   1025s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:45   1025s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:57:45   1025s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g24/A (input) Id 37  which is begin/end point or internal assertion point 
[11/20 15:57:45   1025s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:45   1025s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:57:45   1025s] Dumping Information for Job 161 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 15:57:45   1025s] Dumping Information for Job 180 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g24/A (input) Id 64  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:57:45   1025s] |  -4.440|   -4.440|-1234.657|-1240.042|    6.81%|   0:00:00.0| 4999.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:45   1025s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[11/20 15:57:45   1025s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:45   1025s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:45   1025s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:45   1026s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g24/A (input) Id 65  which is begin/end point or internal assertion point 
[11/20 15:57:45   1026s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:45   1026s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:57:45   1026s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g24/A (input) Id 38  which is begin/end point or internal assertion point 
[11/20 15:57:45   1026s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:45   1026s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:57:45   1026s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g24/A (input) Id 40  which is begin/end point or internal assertion point 
[11/20 15:57:45   1026s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:45   1026s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:57:46   1026s] Dumping Information for Job 29 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g24/A (input) Id 65  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:57:46   1027s] |  -4.425|   -4.425|-1234.639|-1240.024|    6.81%|   0:00:01.0| 4999.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:46   1027s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 15:57:46   1027s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:46   1027s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:46   1027s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:46   1028s] |  -4.410|   -4.410|-1234.632|-1239.973|    6.82%|   0:00:00.0| 4999.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:46   1028s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 15:57:46   1028s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:46   1028s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:46   1028s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:46   1030s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:57:46   1030s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:46   1030s] Dumping Information for Job 621 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 15:57:47   1031s] |  -4.407|   -4.407|-1234.620|-1239.961|    6.84%|   0:00:01.0| 4999.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:47   1031s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_7/logical_tile_clb_mo |
[11/20 15:57:47   1031s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:47   1031s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:47   1031s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:47   1032s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:57:47   1032s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:47   1032s] Dumping Information for Job 285 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 15:57:47   1033s] |  -4.404|   -4.404|-1234.799|-1240.140|    6.85%|   0:00:00.0| 4999.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:47   1033s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:57:47   1033s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:47   1033s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:47   1033s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:48   1036s] |  -4.400|   -4.400|-1235.172|-1240.513|    6.85%|   0:00:01.0| 4999.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:48   1036s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:57:48   1036s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:48   1036s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:48   1036s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:48   1037s] |  -4.379|   -4.379|-1235.079|-1240.419|    6.86%|   0:00:00.0| 4999.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:48   1037s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[11/20 15:57:48   1037s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:48   1037s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:48   1037s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:49   1042s] |  -4.370|   -4.370|-1235.019|-1240.359|    6.87%|   0:00:01.0| 4999.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:49   1042s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_7/logical_tile_clb_mo |
[11/20 15:57:49   1042s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:49   1042s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:49   1042s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:50   1044s] |  -4.365|   -4.365|-1234.898|-1240.239|    6.87%|   0:00:01.0| 4999.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:50   1044s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
[11/20 15:57:50   1044s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:50   1044s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:50   1044s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:50   1044s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:57:50   1044s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:50   1045s] Dumping Information for Job 277 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 15:57:50   1046s] |  -4.360|   -4.360|-1234.838|-1240.178|    6.88%|   0:00:00.0| 4999.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:50   1046s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:57:50   1046s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:50   1046s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:50   1046s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:50   1046s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:57:50   1046s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:50   1047s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 40  which is begin/end point or internal assertion point 
[11/20 15:57:50   1047s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:50   1047s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:57:50   1047s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 82  which is begin/end point or internal assertion point 
[11/20 15:57:50   1047s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:50   1047s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:57:50   1047s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 15:57:50   1047s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:50   1047s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:57:50   1047s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 40  which is begin/end point or internal assertion point 
[11/20 15:57:50   1047s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:50   1047s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:57:50   1047s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 4  which is begin/end point or internal assertion point 
[11/20 15:57:50   1047s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:50   1047s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:57:50   1047s] Dumping Information for Job 147 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 15:57:50   1047s] Dumping Information for Job 170 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 40  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:57:50   1047s] Dumping Information for Job 172 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 82  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:57:50   1047s] Dumping Information for Job 206 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:57:50   1047s] Dumping Information for Job 209 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 40  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:57:50   1047s] Dumping Information for Job 215 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 4  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:57:51   1048s] |  -4.350|   -4.350|-1235.119|-1240.460|    6.89%|   0:00:01.0| 4999.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:51   1048s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_7/logical_tile_clb_mo |
[11/20 15:57:51   1048s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:51   1048s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:51   1048s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:51   1050s] |  -4.347|   -4.347|-1235.191|-1240.532|    6.90%|   0:00:00.0| 4999.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:51   1050s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:57:51   1050s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:51   1050s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:51   1050s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:52   1054s] |  -4.344|   -4.344|-1235.310|-1240.650|    6.90%|   0:00:01.0| 5018.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:52   1054s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:57:52   1054s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:52   1054s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:52   1054s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:52   1055s] |  -4.343|   -4.343|-1235.320|-1240.660|    6.91%|   0:00:00.0| 5018.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:52   1055s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:57:52   1055s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:52   1055s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:52   1055s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:53   1056s] |  -4.338|   -4.338|-1235.334|-1240.675|    6.91%|   0:00:01.0| 5018.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:53   1056s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:57:53   1056s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:53   1056s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:53   1056s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:53   1057s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:57:53   1057s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:53   1057s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:57:53   1057s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:53   1058s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/FE_RC_3180_0/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:57:53   1058s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:53   1058s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/FE_RC_3180_0/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:57:53   1058s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:53   1058s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g13/B (input) Id 87  which is begin/end point or internal assertion point 
[11/20 15:57:53   1058s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:53   1058s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g11/A (input) Id 157  which is begin/end point or internal assertion point 
[11/20 15:57:53   1058s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:53   1058s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:57:53   1058s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:57:53   1058s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g11/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 15:57:53   1058s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:53   1058s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:57:53   1058s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g13/B (input) Id 89  which is begin/end point or internal assertion point 
[11/20 15:57:53   1058s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:53   1058s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:57:53   1058s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g11/A (input) Id 37  which is begin/end point or internal assertion point 
[11/20 15:57:53   1058s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:53   1058s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:57:53   1059s] Dumping Information for Job 175 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 15:57:53   1059s] Dumping Information for Job 199 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/FE_RC_3180_0/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/FE_RC_3180_0/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 15:57:53   1059s] Dumping Information for Job 237 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g13/B (input) Id 87  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g11/A (input) Id 157  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:57:54   1061s] |  -4.335|   -4.335|-1235.752|-1241.093|    6.92%|   0:00:01.0| 5076.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:54   1061s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:57:54   1061s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:54   1061s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:54   1061s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:54   1062s] |  -4.334|   -4.334|-1236.037|-1241.378|    6.92%|   0:00:00.0| 5076.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:54   1062s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:57:54   1062s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:54   1062s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:54   1062s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:54   1063s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 15:57:54   1063s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:54   1063s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 4  which is begin/end point or internal assertion point 
[11/20 15:57:54   1063s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:54   1063s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:57:54   1063s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:57:54   1064s] Dumping Information for Job 111 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:57:54   1064s] Dumping Information for Job 112 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 4  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:57:55   1065s] |  -4.334|   -4.334|-1236.036|-1241.376|    6.93%|   0:00:01.0| 5076.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:55   1065s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:57:55   1065s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:55   1065s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:55   1065s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:55   1065s] |  -4.334|   -4.334|-1236.031|-1241.372|    6.93%|   0:00:00.0| 5076.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:55   1065s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:57:55   1065s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:55   1065s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:55   1065s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:55   1067s] |  -4.335|   -4.335|-1235.990|-1241.287|    6.93%|   0:00:00.0| 5076.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:55   1067s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:57:55   1067s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:55   1067s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:55   1067s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:56   1085s] |  -4.335|   -4.335|-1236.005|-1241.302|    6.93%|   0:00:01.0| 5076.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:56   1085s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:57:56   1085s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:56   1085s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:56   1085s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:57:56   1085s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:57:56   1085s] 
[11/20 15:57:56   1085s] *** Finish Core Optimize Step (cpu=0:02:09 real=0:00:28.0 mem=5076.1M) ***
[11/20 15:57:56   1085s] Active Path Group: default 
[11/20 15:57:56   1085s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:57:56   1085s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/20 15:57:56   1085s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:57:56   1085s] |  -0.288|   -4.335|  -5.297|-1241.302|    6.93%|   0:00:00.0| 5076.1M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:56   1085s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 15:57:56   1085s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:56   1085s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:56   1085s] |        |         |        |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/RN                      |
[11/20 15:57:56   1085s] |  -0.288|   -4.335|  -5.122|-1241.073|    6.94%|   0:00:00.0| 5076.1M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:56   1085s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_7/logical_tile_clb_mo |
[11/20 15:57:56   1085s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:56   1085s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:56   1085s] |        |         |        |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/RN                      |
[11/20 15:57:56   1085s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:57:56   1085s] 
[11/20 15:57:56   1085s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=5076.1M) ***
[11/20 15:57:56   1086s] 
[11/20 15:57:56   1086s] *** Finished Optimize Step Cumulative (cpu=0:02:09 real=0:00:34.0 mem=5076.1M) ***
[11/20 15:57:56   1086s] Deleting 0 temporary hard placement blockage(s).
[11/20 15:57:56   1086s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.288|   -5.122|
|reg2reg   |-4.335|-1235.951|
|HEPG      |-4.335|-1235.951|
|All Paths |-4.335|-1241.073|
+----------+------+---------+

[11/20 15:57:56   1086s] ** GigaOpt Optimizer WNS Slack -4.335 TNS Slack -1241.073 Density 6.94
[11/20 15:57:56   1086s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.654633.2
[11/20 15:57:56   1086s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5076.1M, EPOCH TIME: 1732114676.260953
[11/20 15:57:56   1086s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10709).
[11/20 15:57:56   1086s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:56   1086s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:56   1086s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:56   1086s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.011, MEM:4988.1M, EPOCH TIME: 1732114676.272060
[11/20 15:57:56   1086s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4988.1M, EPOCH TIME: 1732114676.275199
[11/20 15:57:56   1086s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4988.1M, EPOCH TIME: 1732114676.275266
[11/20 15:57:56   1086s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4988.1M, EPOCH TIME: 1732114676.280443
[11/20 15:57:56   1086s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:56   1086s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:56   1086s] 
[11/20 15:57:56   1086s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:57:56   1086s] OPERPROF:       Starting CMU at level 4, MEM:4988.1M, EPOCH TIME: 1732114676.286359
[11/20 15:57:56   1086s] OPERPROF:       Finished CMU at level 4, CPU:0.003, REAL:0.001, MEM:4988.1M, EPOCH TIME: 1732114676.287356
[11/20 15:57:56   1086s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.013, REAL:0.008, MEM:4988.1M, EPOCH TIME: 1732114676.288832
[11/20 15:57:56   1086s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4988.1M, EPOCH TIME: 1732114676.288876
[11/20 15:57:56   1086s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4988.1M, EPOCH TIME: 1732114676.289033
[11/20 15:57:56   1086s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.019, REAL:0.015, MEM:4988.1M, EPOCH TIME: 1732114676.290157
[11/20 15:57:56   1086s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.020, REAL:0.015, MEM:4988.1M, EPOCH TIME: 1732114676.290187
[11/20 15:57:56   1086s] TDRefine: refinePlace mode is spiral
[11/20 15:57:56   1086s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.654633.5
[11/20 15:57:56   1086s] OPERPROF: Starting Refine-Place at level 1, MEM:4988.1M, EPOCH TIME: 1732114676.290241
[11/20 15:57:56   1086s] *** Starting refinePlace (0:18:06 mem=4988.1M) ***
[11/20 15:57:56   1086s] Total net bbox length = 3.797e+05 (1.935e+05 1.862e+05) (ext = 6.735e+04)
[11/20 15:57:56   1086s] 
[11/20 15:57:56   1086s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:57:56   1086s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 15:57:56   1086s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:57:56   1086s] Set min layer with default ( 2 )
[11/20 15:57:56   1086s] Set max layer with default ( 127 )
[11/20 15:57:56   1086s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:57:56   1086s] Min route layer (adjusted) = 2
[11/20 15:57:56   1086s] Max route layer (adjusted) = 5
[11/20 15:57:56   1086s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:57:56   1086s] Set min layer with default ( 2 )
[11/20 15:57:56   1086s] Set max layer with default ( 127 )
[11/20 15:57:56   1086s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:57:56   1086s] Min route layer (adjusted) = 2
[11/20 15:57:56   1086s] Max route layer (adjusted) = 5
[11/20 15:57:56   1086s] 
[11/20 15:57:56   1086s] Starting Small incrNP...
[11/20 15:57:56   1086s] User Input Parameters:
[11/20 15:57:56   1086s] - Congestion Driven    : Off
[11/20 15:57:56   1086s] - Timing Driven        : Off
[11/20 15:57:56   1086s] - Area-Violation Based : Off
[11/20 15:57:56   1086s] - Start Rollback Level : -5
[11/20 15:57:56   1086s] - Legalized            : On
[11/20 15:57:56   1086s] - Window Based         : Off
[11/20 15:57:56   1086s] - eDen incr mode       : Off
[11/20 15:57:56   1086s] - Small incr mode      : On
[11/20 15:57:56   1086s] 
[11/20 15:57:56   1086s] OPERPROF:   Starting Report-Density-Map (exclude fixed instaces) at level 2, MEM:4988.1M, EPOCH TIME: 1732114676.305308
[11/20 15:57:56   1086s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4988.1M, EPOCH TIME: 1732114676.307072
[11/20 15:57:56   1086s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.003, MEM:4988.1M, EPOCH TIME: 1732114676.309800
[11/20 15:57:56   1086s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1444 )
[11/20 15:57:56   1086s] Density distribution unevenness ratio = 80.043%
[11/20 15:57:56   1086s] Density distribution unevenness ratio (U70) = 0.000%
[11/20 15:57:56   1086s] Density distribution unevenness ratio (U80) = 0.000%
[11/20 15:57:56   1086s] Density distribution unevenness ratio (U90) = 0.000%
[11/20 15:57:56   1086s] OPERPROF:   Finished Report-Density-Map (exclude fixed instaces) at level 2, CPU:0.012, REAL:0.005, MEM:4988.1M, EPOCH TIME: 1732114676.309875
[11/20 15:57:56   1086s] cost 0.634444, thresh 1.000000
[11/20 15:57:56   1086s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4988.1M)
[11/20 15:57:56   1086s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/20 15:57:56   1086s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4988.1M, EPOCH TIME: 1732114676.310506
[11/20 15:57:56   1086s] Starting refinePlace ...
[11/20 15:57:56   1086s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:57:56   1086s] Set min layer with default ( 2 )
[11/20 15:57:56   1086s] Set max layer with default ( 127 )
[11/20 15:57:56   1086s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:57:56   1086s] Min route layer (adjusted) = 2
[11/20 15:57:56   1086s] Max route layer (adjusted) = 5
[11/20 15:57:56   1086s] Rule aware DDP is turned off due to no Spiral.
[11/20 15:57:56   1086s] Rule aware DDP is turned off.
[11/20 15:57:56   1086s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:57:56   1086s] Set min layer with default ( 2 )
[11/20 15:57:56   1086s] Set max layer with default ( 127 )
[11/20 15:57:56   1086s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:57:56   1086s] Min route layer (adjusted) = 2
[11/20 15:57:56   1086s] Max route layer (adjusted) = 5
[11/20 15:57:56   1086s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:5100.1M, EPOCH TIME: 1732114676.334579
[11/20 15:57:56   1086s] DDP initSite1 nrRow 376 nrJob 376
[11/20 15:57:56   1086s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:5100.1M, EPOCH TIME: 1732114676.334650
[11/20 15:57:56   1086s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.001, REAL:0.000, MEM:5100.1M, EPOCH TIME: 1732114676.334886
[11/20 15:57:56   1086s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:5100.1M, EPOCH TIME: 1732114676.334920
[11/20 15:57:56   1086s] DDP markSite nrRow 376 nrJob 376
[11/20 15:57:56   1086s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.003, REAL:0.000, MEM:5100.1M, EPOCH TIME: 1732114676.335308
[11/20 15:57:56   1086s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.004, REAL:0.001, MEM:5100.1M, EPOCH TIME: 1732114676.335340
[11/20 15:57:56   1086s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:5100.1M, EPOCH TIME: 1732114676.338950
[11/20 15:57:56   1086s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:5100.1M, EPOCH TIME: 1732114676.338993
[11/20 15:57:56   1086s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.015, REAL:0.002, MEM:5100.1M, EPOCH TIME: 1732114676.340986
[11/20 15:57:56   1086s] ** Cut row section cpu time 0:00:00.0.
[11/20 15:57:56   1086s]  ** Cut row section real time 0:00:00.0.
[11/20 15:57:56   1086s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.016, REAL:0.002, MEM:5100.1M, EPOCH TIME: 1732114676.341134
[11/20 15:57:56   1086s]   Spread Effort: high, pre-route mode, useDDP on.
[11/20 15:57:56   1086s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=5000.1MB) @(0:18:06 - 0:18:07).
[11/20 15:57:56   1086s] Move report: preRPlace moves 1939 insts, mean move: 1.93 um, max move: 9.20 um 
[11/20 15:57:56   1086s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/FE_OFC586_mux_tree_size60_42_sram_1): (758.86, 1261.18) --> (749.66, 1261.18)
[11/20 15:57:56   1086s] 	Length: 20 sites, height: 1 rows, site name: CoreSite, cell type: BUFX16
[11/20 15:57:56   1086s] Move report: Detail placement moves 1939 insts, mean move: 1.93 um, max move: 9.20 um 
[11/20 15:57:56   1086s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/FE_OFC586_mux_tree_size60_42_sram_1): (758.86, 1261.18) --> (749.66, 1261.18)
[11/20 15:57:56   1086s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 5000.1MB
[11/20 15:57:56   1086s] Statistics of distance of Instance movement in refine placement:
[11/20 15:57:56   1086s]   maximum (X+Y) =         9.20 um
[11/20 15:57:56   1086s]   inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/FE_OFC586_mux_tree_size60_42_sram_1) with max move: (758.86, 1261.18) -> (749.66, 1261.18)
[11/20 15:57:56   1086s]   mean    (X+Y) =         1.93 um
[11/20 15:57:56   1086s] Summary Report:
[11/20 15:57:56   1086s] Instances move: 1939 (out of 10709 movable)
[11/20 15:57:56   1086s] Instances flipped: 0
[11/20 15:57:56   1086s] Mean displacement: 1.93 um
[11/20 15:57:56   1086s] Max displacement: 9.20 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/FE_OFC586_mux_tree_size60_42_sram_1) (758.86, 1261.18) -> (749.66, 1261.18)
[11/20 15:57:56   1086s] 	Length: 20 sites, height: 1 rows, site name: CoreSite, cell type: BUFX16
[11/20 15:57:56   1086s] Total instances moved : 1939
[11/20 15:57:56   1086s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.450, REAL:0.102, MEM:5000.1M, EPOCH TIME: 1732114676.412681
[11/20 15:57:56   1086s] Total net bbox length = 3.819e+05 (1.952e+05 1.868e+05) (ext = 6.735e+04)
[11/20 15:57:56   1086s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 5000.1MB
[11/20 15:57:56   1086s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=5000.1MB) @(0:18:06 - 0:18:07).
[11/20 15:57:56   1086s] *** Finished refinePlace (0:18:07 mem=5000.1M) ***
[11/20 15:57:56   1086s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.654633.5
[11/20 15:57:56   1086s] OPERPROF: Finished Refine-Place at level 1, CPU:0.483, REAL:0.127, MEM:5000.1M, EPOCH TIME: 1732114676.417357
[11/20 15:57:56   1086s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5000.1M, EPOCH TIME: 1732114676.494350
[11/20 15:57:56   1086s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:56   1086s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:56   1086s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:56   1086s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:56   1086s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.038, REAL:0.018, MEM:5017.1M, EPOCH TIME: 1732114676.512176
[11/20 15:57:56   1086s] *** maximum move = 9.20 um ***
[11/20 15:57:56   1086s] *** Finished re-routing un-routed nets (5017.1M) ***
[11/20 15:57:56   1086s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[29].
[11/20 15:57:56   1086s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[28].
[11/20 15:57:56   1086s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[26].
[11/20 15:57:56   1086s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[27].
[11/20 15:57:56   1086s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[30].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[23].
[11/20 15:57:56   1086s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[25].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[18].
[11/20 15:57:56   1086s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[31].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[22].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[17].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[20].
[11/20 15:57:56   1086s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[24].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[13].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[16].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[12].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[15].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[9].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[19].
**ERROR: (IMPESI-2221):	No driver grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[7].
[11/20 15:57:56   1086s] OPERPROF: Starting DPlace-Init at level 1, MEM:5017.1M, EPOCH TIME: 1732114676.538315
[11/20 15:57:56   1086s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5017.1M, EPOCH TIME: 1732114676.543341
[11/20 15:57:56   1086s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:56   1086s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:57:56   1086s] 
[11/20 15:57:56   1086s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:57:56   1086s] OPERPROF:     Starting CMU at level 3, MEM:5017.1M, EPOCH TIME: 1732114676.549684
[11/20 15:57:56   1086s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:5017.1M, EPOCH TIME: 1732114676.550201
[11/20 15:57:56   1086s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.008, MEM:5017.1M, EPOCH TIME: 1732114676.551676
[11/20 15:57:56   1086s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5017.1M, EPOCH TIME: 1732114676.551720
[11/20 15:57:56   1086s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5017.1M, EPOCH TIME: 1732114676.551934
[11/20 15:57:56   1086s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.015, MEM:5017.1M, EPOCH TIME: 1732114676.553102
[11/20 15:57:56   1086s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 15:57:56   1086s] 
[11/20 15:57:56   1086s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=5017.1M) ***
[11/20 15:57:56   1086s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.654633.2
[11/20 15:57:56   1086s] ** GigaOpt Optimizer WNS Slack -4.335 TNS Slack -1241.073 Density 6.94
[11/20 15:57:56   1086s] Optimizer WNS Pass 1
[11/20 15:57:56   1086s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.288|   -5.122|
|reg2reg   |-4.335|-1235.951|
|HEPG      |-4.335|-1235.951|
|All Paths |-4.335|-1241.073|
+----------+------+---------+

[11/20 15:57:56   1086s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5017.1M, EPOCH TIME: 1732114676.638589
[11/20 15:57:56   1086s] Found 0 hard placement blockage before merging.
[11/20 15:57:56   1086s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5017.1M, EPOCH TIME: 1732114676.638745
[11/20 15:57:56   1086s] Active Path Group: reg2reg  
[11/20 15:57:56   1086s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:57:56   1086s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/20 15:57:56   1086s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:57:56   1086s] |  -4.335|   -4.335|-1235.951|-1241.073|    6.94%|   0:00:00.0| 5017.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:57:56   1086s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:57:56   1086s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:57:56   1086s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:57:56   1086s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:57:57   1092s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:57:57   1092s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 15:57:57   1092s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:57   1092s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 40  which is begin/end point or internal assertion point 
[11/20 15:57:57   1093s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:57   1093s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:57:58   1094s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 40  which is begin/end point or internal assertion point 
[11/20 15:57:58   1095s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:58   1095s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:57:58   1095s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 82  which is begin/end point or internal assertion point 
[11/20 15:57:58   1095s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:58   1095s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:57:58   1095s] Dumping Information for Job 883 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 15:57:58   1095s] Dumping Information for Job 908 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 15:57:58   1095s] Dumping Information for Job 967 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:57:58   1095s] Dumping Information for Job 986 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 40  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:57:58   1095s] Dumping Information for Job 1052 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 15:57:58   1095s] Dumping Information for Job 1074 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 40  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:57:58   1095s] Dumping Information for Job 1075 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 82  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:57:58   1098s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 15:57:58   1098s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:58   1098s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:57:59   1099s] Dumping Information for Job 1008 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:57:59   1100s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 15:57:59   1100s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:59   1100s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 4  which is begin/end point or internal assertion point 
[11/20 15:57:59   1100s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:57:59   1100s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:57:59   1100s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:57:59   1101s] Dumping Information for Job 158 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:57:59   1101s] Dumping Information for Job 159 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 4  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g18/B (input) Id 40  which is begin/end point or internal assertion point 
[11/20 15:58:00   1104s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:00   1104s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:00   1104s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g4/B (input) Id 17  which is begin/end point or internal assertion point 
[11/20 15:58:00   1104s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:00   1104s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:00   1104s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g4/B (input) Id 53  which is begin/end point or internal assertion point 
[11/20 15:58:00   1104s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:00   1104s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:00   1104s] Dumping Information for Job 421 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g18/B (input) Id 40  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:00   1104s] Dumping Information for Job 424 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g4/B (input) Id 17  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:00   1104s] Dumping Information for Job 436 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g4/B (input) Id 53  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:00   1113s] |  -4.324|   -4.324|-1236.099|-1241.222|    6.95%|   0:00:04.0| 5036.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:00   1113s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:58:00   1113s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:00   1113s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:00   1113s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:01   1114s] |  -4.324|   -4.324|-1236.102|-1241.224|    6.95%|   0:00:00.0| 5036.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:01   1114s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:58:01   1114s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:01   1114s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:01   1114s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:01   1114s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:58:01   1114s] 
[11/20 15:58:01   1114s] *** Finish Core Optimize Step (cpu=0:00:27.1 real=0:00:05.0 mem=5036.2M) ***
[11/20 15:58:01   1114s] Active Path Group: default 
[11/20 15:58:01   1114s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:58:01   1114s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/20 15:58:01   1114s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:58:01   1114s] |  -0.288|   -4.324|  -5.122|-1241.224|    6.95%|   0:00:00.0| 5036.2M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:01   1114s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_7/logical_tile_clb_mo |
[11/20 15:58:01   1114s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:01   1114s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:01   1114s] |        |         |        |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/RN                      |
[11/20 15:58:01   1114s] |  -0.240|   -4.324|  -5.079|-1241.148|    6.95%|   0:00:00.0| 5036.2M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:01   1114s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:58:01   1114s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:01   1114s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:01   1114s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
[11/20 15:58:01   1114s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:58:01   1114s] 
[11/20 15:58:01   1114s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=5036.2M) ***
[11/20 15:58:01   1114s] 
[11/20 15:58:01   1114s] *** Finished Optimize Step Cumulative (cpu=0:00:27.3 real=0:00:05.0 mem=5036.2M) ***
[11/20 15:58:01   1114s] Deleting 0 temporary hard placement blockage(s).
[11/20 15:58:01   1114s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.079|
|reg2reg   |-4.324|-1236.069|
|HEPG      |-4.324|-1236.069|
|All Paths |-4.324|-1241.148|
+----------+------+---------+

[11/20 15:58:01   1114s] ** GigaOpt Optimizer WNS Slack -4.324 TNS Slack -1241.148 Density 6.95
[11/20 15:58:01   1114s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.654633.3
[11/20 15:58:01   1114s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5036.2M, EPOCH TIME: 1732114681.131202
[11/20 15:58:01   1114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10736).
[11/20 15:58:01   1114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:01   1114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:01   1114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:01   1114s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.041, REAL:0.024, MEM:5011.2M, EPOCH TIME: 1732114681.154875
[11/20 15:58:01   1114s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:5011.2M, EPOCH TIME: 1732114681.157831
[11/20 15:58:01   1114s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5011.2M, EPOCH TIME: 1732114681.157899
[11/20 15:58:01   1114s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:5011.2M, EPOCH TIME: 1732114681.163022
[11/20 15:58:01   1114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:01   1114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:01   1114s] 
[11/20 15:58:01   1114s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:58:01   1114s] OPERPROF:       Starting CMU at level 4, MEM:5011.2M, EPOCH TIME: 1732114681.169127
[11/20 15:58:01   1114s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:5011.2M, EPOCH TIME: 1732114681.169661
[11/20 15:58:01   1114s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.012, REAL:0.008, MEM:5011.2M, EPOCH TIME: 1732114681.171124
[11/20 15:58:01   1114s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:5011.2M, EPOCH TIME: 1732114681.171167
[11/20 15:58:01   1114s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:5011.2M, EPOCH TIME: 1732114681.171351
[11/20 15:58:01   1114s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.018, REAL:0.015, MEM:5011.2M, EPOCH TIME: 1732114681.172505
[11/20 15:58:01   1114s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.019, REAL:0.015, MEM:5011.2M, EPOCH TIME: 1732114681.172536
[11/20 15:58:01   1114s] TDRefine: refinePlace mode is spiral
[11/20 15:58:01   1114s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.654633.6
[11/20 15:58:01   1114s] OPERPROF: Starting Refine-Place at level 1, MEM:5011.2M, EPOCH TIME: 1732114681.172591
[11/20 15:58:01   1114s] *** Starting refinePlace (0:18:34 mem=5011.2M) ***
[11/20 15:58:01   1114s] Total net bbox length = 3.826e+05 (1.956e+05 1.871e+05) (ext = 6.735e+04)
[11/20 15:58:01   1114s] 
[11/20 15:58:01   1114s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:58:01   1114s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 15:58:01   1114s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:58:01   1114s] Set min layer with default ( 2 )
[11/20 15:58:01   1114s] Set max layer with default ( 127 )
[11/20 15:58:01   1114s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:58:01   1114s] Min route layer (adjusted) = 2
[11/20 15:58:01   1114s] Max route layer (adjusted) = 5
[11/20 15:58:01   1114s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:58:01   1114s] Set min layer with default ( 2 )
[11/20 15:58:01   1114s] Set max layer with default ( 127 )
[11/20 15:58:01   1114s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:58:01   1114s] Min route layer (adjusted) = 2
[11/20 15:58:01   1114s] Max route layer (adjusted) = 5
[11/20 15:58:01   1114s] 
[11/20 15:58:01   1114s] Starting Small incrNP...
[11/20 15:58:01   1114s] User Input Parameters:
[11/20 15:58:01   1114s] - Congestion Driven    : Off
[11/20 15:58:01   1114s] - Timing Driven        : Off
[11/20 15:58:01   1114s] - Area-Violation Based : Off
[11/20 15:58:01   1114s] - Start Rollback Level : -5
[11/20 15:58:01   1114s] - Legalized            : On
[11/20 15:58:01   1114s] - Window Based         : Off
[11/20 15:58:01   1114s] - eDen incr mode       : Off
[11/20 15:58:01   1114s] - Small incr mode      : On
[11/20 15:58:01   1114s] 
[11/20 15:58:01   1114s] OPERPROF:   Starting Report-Density-Map (exclude fixed instaces) at level 2, MEM:5011.2M, EPOCH TIME: 1732114681.188896
[11/20 15:58:01   1114s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:5011.2M, EPOCH TIME: 1732114681.190746
[11/20 15:58:01   1114s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.013, REAL:0.003, MEM:5011.2M, EPOCH TIME: 1732114681.194078
[11/20 15:58:01   1114s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1444 )
[11/20 15:58:01   1114s] Density distribution unevenness ratio = 80.053%
[11/20 15:58:01   1114s] Density distribution unevenness ratio (U70) = 0.000%
[11/20 15:58:01   1114s] Density distribution unevenness ratio (U80) = 0.000%
[11/20 15:58:01   1114s] Density distribution unevenness ratio (U90) = 0.000%
[11/20 15:58:01   1114s] OPERPROF:   Finished Report-Density-Map (exclude fixed instaces) at level 2, CPU:0.015, REAL:0.005, MEM:5011.2M, EPOCH TIME: 1732114681.194152
[11/20 15:58:01   1114s] cost 0.638889, thresh 1.000000
[11/20 15:58:01   1114s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5011.2M)
[11/20 15:58:01   1114s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/20 15:58:01   1114s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:5011.2M, EPOCH TIME: 1732114681.194523
[11/20 15:58:01   1114s] Starting refinePlace ...
[11/20 15:58:01   1114s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:58:01   1114s] Set min layer with default ( 2 )
[11/20 15:58:01   1114s] Set max layer with default ( 127 )
[11/20 15:58:01   1114s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:58:01   1114s] Min route layer (adjusted) = 2
[11/20 15:58:01   1114s] Max route layer (adjusted) = 5
[11/20 15:58:01   1114s] Rule aware DDP is turned off due to no Spiral.
[11/20 15:58:01   1114s] Rule aware DDP is turned off.
[11/20 15:58:01   1114s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:58:01   1114s] Set min layer with default ( 2 )
[11/20 15:58:01   1114s] Set max layer with default ( 127 )
[11/20 15:58:01   1114s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:58:01   1114s] Min route layer (adjusted) = 2
[11/20 15:58:01   1114s] Max route layer (adjusted) = 5
[11/20 15:58:01   1114s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:5123.2M, EPOCH TIME: 1732114681.218481
[11/20 15:58:01   1114s] DDP initSite1 nrRow 376 nrJob 376
[11/20 15:58:01   1114s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:5123.2M, EPOCH TIME: 1732114681.218555
[11/20 15:58:01   1114s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.001, REAL:0.000, MEM:5123.2M, EPOCH TIME: 1732114681.218777
[11/20 15:58:01   1114s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:5123.2M, EPOCH TIME: 1732114681.218811
[11/20 15:58:01   1114s] DDP markSite nrRow 376 nrJob 376
[11/20 15:58:01   1114s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.002, REAL:0.000, MEM:5123.2M, EPOCH TIME: 1732114681.219189
[11/20 15:58:01   1114s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.004, REAL:0.001, MEM:5123.2M, EPOCH TIME: 1732114681.219220
[11/20 15:58:01   1114s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:5123.2M, EPOCH TIME: 1732114681.223466
[11/20 15:58:01   1114s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:5123.2M, EPOCH TIME: 1732114681.223509
[11/20 15:58:01   1114s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.015, REAL:0.002, MEM:5123.2M, EPOCH TIME: 1732114681.225423
[11/20 15:58:01   1114s] ** Cut row section cpu time 0:00:00.0.
[11/20 15:58:01   1114s]  ** Cut row section real time 0:00:00.0.
[11/20 15:58:01   1114s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.015, REAL:0.002, MEM:5123.2M, EPOCH TIME: 1732114681.225564
[11/20 15:58:01   1114s]   Spread Effort: high, pre-route mode, useDDP on.
[11/20 15:58:01   1114s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=4983.2MB) @(0:18:34 - 0:18:35).
[11/20 15:58:01   1114s] Move report: preRPlace moves 215 insts, mean move: 0.93 um, max move: 4.60 um 
[11/20 15:58:01   1114s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_1/FE_RC_2278_0): (872.48, 1414.36) --> (872.94, 1418.50)
[11/20 15:58:01   1114s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[11/20 15:58:01   1114s] Move report: Detail placement moves 215 insts, mean move: 0.93 um, max move: 4.60 um 
[11/20 15:58:01   1114s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_1/FE_RC_2278_0): (872.48, 1414.36) --> (872.94, 1418.50)
[11/20 15:58:01   1114s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 4983.2MB
[11/20 15:58:01   1114s] Statistics of distance of Instance movement in refine placement:
[11/20 15:58:01   1114s]   maximum (X+Y) =         4.60 um
[11/20 15:58:01   1114s]   inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_1/FE_RC_2278_0) with max move: (872.48, 1414.36) -> (872.94, 1418.5)
[11/20 15:58:01   1114s]   mean    (X+Y) =         0.93 um
[11/20 15:58:01   1114s] Summary Report:
[11/20 15:58:01   1114s] Instances move: 215 (out of 10736 movable)
[11/20 15:58:01   1114s] Instances flipped: 0
[11/20 15:58:01   1114s] Mean displacement: 0.93 um
[11/20 15:58:01   1114s] Max displacement: 4.60 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_1/FE_RC_2278_0) (872.48, 1414.36) -> (872.94, 1418.5)
[11/20 15:58:01   1114s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[11/20 15:58:01   1114s] Total instances moved : 215
[11/20 15:58:01   1114s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.483, REAL:0.105, MEM:4983.2M, EPOCH TIME: 1732114681.299180
[11/20 15:58:01   1114s] Total net bbox length = 3.828e+05 (1.957e+05 1.871e+05) (ext = 6.735e+04)
[11/20 15:58:01   1114s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 4983.2MB
[11/20 15:58:01   1114s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=4983.2MB) @(0:18:34 - 0:18:35).
[11/20 15:58:01   1114s] *** Finished refinePlace (0:18:35 mem=4983.2M) ***
[11/20 15:58:01   1114s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.654633.6
[11/20 15:58:01   1114s] OPERPROF: Finished Refine-Place at level 1, CPU:0.519, REAL:0.131, MEM:4983.2M, EPOCH TIME: 1732114681.303741
[11/20 15:58:01   1114s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4983.2M, EPOCH TIME: 1732114681.346178
[11/20 15:58:01   1114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:01   1114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:01   1114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:01   1114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:01   1114s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.045, REAL:0.022, MEM:5015.2M, EPOCH TIME: 1732114681.367864
[11/20 15:58:01   1114s] *** maximum move = 4.60 um ***
[11/20 15:58:01   1114s] *** Finished re-routing un-routed nets (5015.2M) ***
[11/20 15:58:01   1114s] OPERPROF: Starting DPlace-Init at level 1, MEM:5015.2M, EPOCH TIME: 1732114681.382843
[11/20 15:58:01   1114s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5015.2M, EPOCH TIME: 1732114681.387870
[11/20 15:58:01   1114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:01   1114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:01   1114s] 
[11/20 15:58:01   1114s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:58:01   1114s] OPERPROF:     Starting CMU at level 3, MEM:5015.2M, EPOCH TIME: 1732114681.394341
[11/20 15:58:01   1114s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:5015.2M, EPOCH TIME: 1732114681.394878
[11/20 15:58:01   1114s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.008, MEM:5015.2M, EPOCH TIME: 1732114681.396353
[11/20 15:58:01   1114s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5015.2M, EPOCH TIME: 1732114681.396408
[11/20 15:58:01   1114s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5015.2M, EPOCH TIME: 1732114681.396608
[11/20 15:58:01   1114s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.018, REAL:0.015, MEM:5015.2M, EPOCH TIME: 1732114681.397749
[11/20 15:58:01   1114s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 15:58:01   1115s] 
[11/20 15:58:01   1115s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=5015.2M) ***
[11/20 15:58:01   1115s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.654633.3
[11/20 15:58:01   1115s] ** GigaOpt Optimizer WNS Slack -4.324 TNS Slack -1241.148 Density 6.95
[11/20 15:58:01   1115s] Optimizer WNS Pass 2
[11/20 15:58:01   1115s] OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.079|
|reg2reg   |-4.324|-1236.069|
|HEPG      |-4.324|-1236.069|
|All Paths |-4.324|-1241.148|
+----------+------+---------+

[11/20 15:58:01   1115s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5015.2M, EPOCH TIME: 1732114681.486702
[11/20 15:58:01   1115s] Found 0 hard placement blockage before merging.
[11/20 15:58:01   1115s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5015.2M, EPOCH TIME: 1732114681.486862
[11/20 15:58:01   1115s] Active Path Group: reg2reg  
[11/20 15:58:01   1115s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:58:01   1115s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/20 15:58:01   1115s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:58:01   1115s] |  -4.324|   -4.324|-1236.069|-1241.148|    6.95%|   0:00:00.0| 5015.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:01   1115s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:58:01   1115s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:01   1115s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:01   1115s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:02   1119s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:58:02   1119s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:02   1119s] Dumping Information for Job 687 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 15:58:03   1126s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:58:03   1126s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:04   1129s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:58:04   1129s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:04   1131s] Dumping Information for Job 747 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:58:05   1136s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:05   1137s] Dumping Information for Job 998 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 15:58:07   1145s] |  -4.285|   -4.285|-1236.581|-1241.660|    6.99%|   0:00:06.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:07   1145s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 15:58:07   1145s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:07   1145s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:07   1145s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:07   1146s] |  -4.285|   -4.285|-1236.600|-1241.678|    7.00%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:07   1146s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 15:58:07   1146s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:07   1146s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:07   1146s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:08   1146s] |  -4.282|   -4.282|-1236.598|-1241.676|    7.00%|   0:00:01.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:08   1146s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 15:58:08   1146s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:08   1146s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:08   1146s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:08   1155s] |  -4.279|   -4.279|-1236.771|-1241.850|    7.00%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:08   1155s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 15:58:08   1155s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:08   1155s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:08   1155s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:09   1157s] |  -4.279|   -4.279|-1236.750|-1241.829|    7.01%|   0:00:01.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:09   1157s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 15:58:09   1157s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:09   1157s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:09   1157s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:09   1157s] |  -4.279|   -4.279|-1236.738|-1241.817|    7.01%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:09   1157s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 15:58:09   1157s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:09   1157s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:09   1157s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:09   1158s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g10/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 15:58:09   1158s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:09   1158s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g10/B (input) Id 21  which is begin/end point or internal assertion point 
[11/20 15:58:09   1158s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:09   1158s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:09   1158s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:09   1158s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g10/A (input) Id 31  which is begin/end point or internal assertion point 
[11/20 15:58:09   1158s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:09   1158s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g10/B (input) Id 50  which is begin/end point or internal assertion point 
[11/20 15:58:09   1158s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:09   1158s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:09   1158s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:09   1158s] |  -4.276|   -4.276|-1236.744|-1241.822|    7.01%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:09   1158s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 15:58:09   1158s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:09   1158s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:09   1158s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:09   1161s] |  -4.276|   -4.276|-1236.741|-1241.820|    7.01%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:09   1161s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 15:58:09   1161s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:09   1161s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:09   1161s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:10   1161s] Starting generalSmallTnsOpt
[11/20 15:58:10   1161s] Ending generalSmallTnsOpt End
[11/20 15:58:10   1161s] Analyzing useful skew in preCTS mode ...
[11/20 15:58:10   1161s] Warning: No primary view delay is got to compute view delay ratio.
[11/20 15:58:10   1161s] skewClock is  advancing: -150ps, grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFRX1_0_/CK
[11/20 15:58:10   1161s] skewClock is  advancing: -150ps, grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFRX1_0_/CK
[11/20 15:58:10   1161s] skewClock is  advancing: -150ps, grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFRX1_0_/CK
[11/20 15:58:10   1161s] skewClock is  advancing: -150ps, grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFRX1_0_/CK
[11/20 15:58:10   1161s] skewClock is  advancing: -150ps, grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFRX1_0_/CK
[11/20 15:58:10   1161s] skewClock is  advancing: -150ps, grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFRX1_0_/CK
[11/20 15:58:10   1161s] skewClock is  advancing: -150ps, grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFRX1_0_/CK
[11/20 15:58:10   1161s] Finish useful skew analysis
[11/20 15:58:10   1164s] |  -4.232|   -4.232|-1236.390|-1241.561|    7.02%|   0:00:01.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:10   1164s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
[11/20 15:58:10   1164s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:10   1164s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:10   1164s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:10   1165s] |  -4.217|   -4.217|-1236.464|-1241.635|    7.02%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:10   1165s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:58:10   1165s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:10   1165s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:10   1165s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:11   1166s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:58:11   1166s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:11   1166s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:58:11   1166s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:11   1166s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g4/B (input) Id 82  which is begin/end point or internal assertion point 
[11/20 15:58:11   1166s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:11   1166s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:11   1167s] Dumping Information for Job 420 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 15:58:11   1168s] |  -4.205|   -4.205|-1236.593|-1241.764|    7.03%|   0:00:01.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:11   1168s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
[11/20 15:58:11   1168s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:11   1168s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:11   1168s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:11   1169s] |  -4.198|   -4.198|-1236.586|-1241.757|    7.04%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:11   1169s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 15:58:11   1169s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:11   1169s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:11   1169s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:12   1170s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 15:58:12   1170s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:12   1170s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:12   1170s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 40  which is begin/end point or internal assertion point 
[11/20 15:58:12   1170s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:12   1170s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 82  which is begin/end point or internal assertion point 
[11/20 15:58:12   1170s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:12   1170s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:12   1170s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:12   1170s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 4  which is begin/end point or internal assertion point 
[11/20 15:58:12   1170s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:12   1170s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:12   1171s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 40  which is begin/end point or internal assertion point 
[11/20 15:58:12   1171s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:12   1171s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:12   1171s] Dumping Information for Job 407 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:12   1171s] Dumping Information for Job 410 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 40  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 40  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:12   1171s] Dumping Information for Job 411 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 82  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:12   1171s] Dumping Information for Job 414 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 4  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:12   1172s] |  -4.195|   -4.195|-1236.706|-1241.877|    7.04%|   0:00:01.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:12   1172s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 15:58:12   1172s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:12   1172s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:12   1172s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:13   1174s] |  -4.192|   -4.192|-1236.889|-1242.060|    7.05%|   0:00:01.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:13   1174s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:58:13   1174s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:13   1174s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:13   1174s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:13   1177s] |  -4.187|   -4.187|-1236.883|-1242.053|    7.05%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:13   1177s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
[11/20 15:58:13   1177s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:13   1177s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:13   1177s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:14   1177s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/FE_RC_3180_0/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:58:14   1177s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:14   1177s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/FE_RC_3180_0/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:58:14   1177s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:14   1178s] Dumping Information for Job 181 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/FE_RC_3180_0/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/FE_RC_3180_0/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 15:58:14   1179s] |  -4.182|   -4.182|-1236.903|-1242.074|    7.06%|   0:00:01.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:14   1179s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:58:14   1179s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:14   1179s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:14   1179s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:14   1180s] |  -4.182|   -4.182|-1236.883|-1242.054|    7.06%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:14   1180s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:58:14   1180s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:14   1180s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:14   1180s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:15   1181s] |  -4.182|   -4.182|-1236.879|-1242.050|    7.05%|   0:00:01.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:15   1181s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:58:15   1181s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:15   1181s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:15   1181s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:15   1181s] |  -4.175|   -4.175|-1236.807|-1241.978|    7.06%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:15   1181s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:58:15   1181s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:15   1181s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:15   1181s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:15   1183s] |  -4.171|   -4.171|-1236.895|-1242.066|    7.06%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:15   1183s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:58:15   1183s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:15   1183s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:15   1183s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:15   1184s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 15:58:15   1184s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:15   1184s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/B (input) Id 9  which is begin/end point or internal assertion point 
[11/20 15:58:15   1184s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:15   1184s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/A (input) Id 38  which is begin/end point or internal assertion point 
[11/20 15:58:15   1184s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:15   1184s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/B (input) Id 45  which is begin/end point or internal assertion point 
[11/20 15:58:15   1184s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:15   1184s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:15   1184s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:15   1184s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:15   1184s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:15   1184s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g18/B (input) Id 84  which is begin/end point or internal assertion point 
[11/20 15:58:15   1184s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:15   1184s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/A (input) Id 121  which is begin/end point or internal assertion point 
[11/20 15:58:15   1184s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:15   1184s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/B (input) Id 128  which is begin/end point or internal assertion point 
[11/20 15:58:15   1184s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:15   1184s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:15   1184s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:15   1184s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:16   1185s] Dumping Information for Job 116 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/B (input) Id 9  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:16   1185s] Dumping Information for Job 118 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/A (input) Id 38  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/B (input) Id 45  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:16   1185s] Dumping Information for Job 122 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g18/B (input) Id 84  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/A (input) Id 121  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/B (input) Id 128  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:16   1185s] |  -4.168|   -4.168|-1236.904|-1242.075|    7.07%|   0:00:01.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:16   1185s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:58:16   1185s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:16   1185s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:16   1185s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:17   1195s] Starting generalSmallTnsOpt
[11/20 15:58:17   1195s] Ending generalSmallTnsOpt End
[11/20 15:58:17   1195s] Analyzing useful skew in preCTS mode ...
[11/20 15:58:17   1195s] Warning: No primary view delay is got to compute view delay ratio.
[11/20 15:58:17   1195s] skewClock is  advancing: -150ps, grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFRX1_0_/CK
[11/20 15:58:17   1195s] skewClock is  advancing: -150ps, grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFRX1_0_/CK
[11/20 15:58:17   1195s] skewClock is  advancing: -150ps, grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFRX1_0_/CK
[11/20 15:58:17   1195s] skewClock is  advancing: -150ps, grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFRX1_1_/CK
[11/20 15:58:17   1195s] skewClock is  advancing: -150ps, grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFRX1_0_/CK
[11/20 15:58:17   1195s] skewClock is  advancing: -150ps, grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFRX1_0_/CK
[11/20 15:58:17   1195s] skewClock is  advancing: -150ps, grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFRX1_0_/CK
[11/20 15:58:17   1195s] skewClock is  advancing: -150ps, grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFRX1_0_/CK
[11/20 15:58:17   1195s] skewClock is  advancing: -150ps, grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFRX1_0_/CK
[11/20 15:58:17   1195s] skewClock is  advancing: -150ps, grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFRX1_0_/CK
[11/20 15:58:17   1195s] skewClock is  advancing: -150ps, grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFRX1_0_/CK
[11/20 15:58:17   1195s] skewClock is  advancing: -150ps, grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFRX1_0_/CK
[11/20 15:58:17   1195s] skewClock is  advancing: -150ps, grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFRX1_1_/CK
[11/20 15:58:17   1195s] Finish useful skew analysis
[11/20 15:58:18   1197s] |  -4.129|   -4.129|-1236.862|-1242.204|    7.08%|   0:00:02.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:18   1197s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_7/logical_tile_clb_mo |
[11/20 15:58:18   1197s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:18   1197s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:18   1197s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:18   1199s] |  -4.126|   -4.126|-1236.918|-1242.260|    7.09%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:18   1199s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 15:58:18   1199s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:18   1199s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:18   1199s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:18   1200s] |  -4.126|   -4.126|-1236.884|-1242.227|    7.09%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:18   1200s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 15:58:18   1200s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:18   1200s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:18   1200s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:18   1201s] |  -4.126|   -4.126|-1236.850|-1242.192|    7.09%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:18   1201s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 15:58:18   1201s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:18   1201s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:18   1201s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:19   1201s] Starting generalSmallTnsOpt
[11/20 15:58:19   1201s] Ending generalSmallTnsOpt End
[11/20 15:58:19   1202s] Analyzing useful skew in preCTS mode ...
[11/20 15:58:19   1202s] Warning: No primary view delay is got to compute view delay ratio.
[11/20 15:58:19   1202s] skewClock is  advancing: -150ps, grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFRX1_1_/CK
[11/20 15:58:19   1202s] skewClock is  advancing: -150ps, grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFRX1_0_/CK
[11/20 15:58:19   1202s] skewClock is  advancing: -150ps, grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFRX1_0_/CK
[11/20 15:58:19   1202s] skewClock is  advancing: -150ps, grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFRX1_0_/CK
[11/20 15:58:19   1202s] Finish useful skew analysis
[11/20 15:58:19   1202s] |  -4.126|   -4.126|-1236.729|-1242.125|    7.09%|   0:00:01.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:19   1202s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 15:58:19   1202s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:19   1202s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:19   1202s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:19   1203s] |  -4.126|   -4.126|-1236.727|-1242.122|    7.09%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:19   1203s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 15:58:19   1203s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:19   1203s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:19   1203s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:19   1203s] |  -4.126|   -4.126|-1236.727|-1242.122|    7.09%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:19   1203s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 15:58:19   1203s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:19   1203s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:19   1203s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:19   1203s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:58:19   1203s] 
[11/20 15:58:19   1203s] *** Finish Core Optimize Step (cpu=0:01:29 real=0:00:18.0 mem=5053.4M) ***
[11/20 15:58:19   1203s] Active Path Group: default 
[11/20 15:58:19   1203s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:58:19   1203s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/20 15:58:19   1203s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:58:19   1203s] |  -0.240|   -4.126|  -5.395|-1242.122|    7.09%|   0:00:00.0| 5053.4M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:19   1203s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:58:19   1203s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:19   1203s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:19   1203s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
[11/20 15:58:19   1204s] Starting generalSmallTnsOpt
[11/20 15:58:19   1204s] Ending generalSmallTnsOpt End
[11/20 15:58:19   1204s] Analyzing useful skew in preCTS mode ...
[11/20 15:58:19   1204s] Warning: No primary view delay is got to compute view delay ratio.
[11/20 15:58:19   1204s] skewClock did not found any end points to delay or to advance
[11/20 15:58:19   1204s] skewClock did not found any end points to delay or to advance
[11/20 15:58:19   1204s] skewClock did not found any end points to delay or to advance
[11/20 15:58:19   1204s] skewClock did not found any end points to delay or to advance
[11/20 15:58:19   1204s] Finish useful skew analysis
[11/20 15:58:19   1204s] |  -0.240|   -4.126|  -5.395|-1242.122|    7.09%|   0:00:00.0| 5053.4M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:19   1204s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:58:19   1204s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:19   1204s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:19   1204s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
[11/20 15:58:19   1204s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:58:19   1204s] 
[11/20 15:58:19   1204s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=5053.4M) ***
[11/20 15:58:19   1204s] 
[11/20 15:58:19   1204s] *** Finished Optimize Step Cumulative (cpu=0:01:29 real=0:00:18.0 mem=5053.4M) ***
[11/20 15:58:19   1204s] Deleting 0 temporary hard placement blockage(s).
[11/20 15:58:19   1204s] OptDebug: End of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.395|
|reg2reg   |-4.126|-1236.727|
|HEPG      |-4.126|-1236.727|
|All Paths |-4.126|-1242.122|
+----------+------+---------+

[11/20 15:58:19   1204s] ** GigaOpt Optimizer WNS Slack -4.126 TNS Slack -1242.122 Density 7.09
[11/20 15:58:19   1204s] Placement Snapshot: Density distribution:
[11/20 15:58:19   1204s] [1.00 -  +++]: 1167 (80.82%)
[11/20 15:58:19   1204s] [0.95 - 1.00]: 18 (1.25%)
[11/20 15:58:19   1204s] [0.90 - 0.95]: 12 (0.83%)
[11/20 15:58:19   1204s] [0.85 - 0.90]: 9 (0.62%)
[11/20 15:58:19   1204s] [0.80 - 0.85]: 7 (0.48%)
[11/20 15:58:19   1204s] [0.75 - 0.80]: 30 (2.08%)
[11/20 15:58:19   1204s] [0.70 - 0.75]: 53 (3.67%)
[11/20 15:58:19   1204s] [0.65 - 0.70]: 38 (2.63%)
[11/20 15:58:19   1204s] [0.60 - 0.65]: 42 (2.91%)
[11/20 15:58:19   1204s] [0.55 - 0.60]: 23 (1.59%)
[11/20 15:58:19   1204s] [0.50 - 0.55]: 21 (1.45%)
[11/20 15:58:19   1204s] [0.45 - 0.50]: 13 (0.90%)
[11/20 15:58:19   1204s] [0.40 - 0.45]: 10 (0.69%)
[11/20 15:58:19   1204s] [0.35 - 0.40]: 1 (0.07%)
[11/20 15:58:19   1204s] [0.30 - 0.35]: 0 (0.00%)
[11/20 15:58:19   1204s] [0.25 - 0.30]: 0 (0.00%)
[11/20 15:58:19   1204s] [0.20 - 0.25]: 0 (0.00%)
[11/20 15:58:19   1204s] [0.15 - 0.20]: 0 (0.00%)
[11/20 15:58:19   1204s] [0.10 - 0.15]: 0 (0.00%)
[11/20 15:58:19   1204s] [0.05 - 0.10]: 0 (0.00%)
[11/20 15:58:19   1204s] [0.00 - 0.05]: 0 (0.00%)
[11/20 15:58:19   1204s] Begin: Area Reclaim Optimization
[11/20 15:58:19   1204s] *** AreaOpt #2 [begin] (WnsOpt #1 / place_opt_design #1) : totSession cpu/real = 0:20:04.1/1:22:32.9 (0.2), mem = 5053.4M
[11/20 15:58:19   1204s] 
[11/20 15:58:19   1204s] Active Setup views: VIEW_SETUP 
[11/20 15:58:19   1204s] [LDM::Info] TotalInstCnt at InitDesignMc2: 11151
[11/20 15:58:19   1204s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5053.4M, EPOCH TIME: 1732114699.823036
[11/20 15:58:19   1204s] Found 0 hard placement blockage before merging.
[11/20 15:58:19   1204s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5053.4M, EPOCH TIME: 1732114699.823238
[11/20 15:58:19   1204s] Reclaim Optimization WNS Slack -4.126  TNS Slack -1242.122 Density 7.09
[11/20 15:58:19   1204s] +---------+---------+--------+---------+------------+--------+
[11/20 15:58:19   1204s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[11/20 15:58:19   1204s] +---------+---------+--------+---------+------------+--------+
[11/20 15:58:19   1204s] |    7.09%|        -|  -4.126|-1242.122|   0:00:00.0| 5053.4M|
[11/20 15:58:19   1204s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[11/20 15:58:20   1204s] |    7.09%|       12|  -4.126|-1241.851|   0:00:01.0| 5053.4M|
[11/20 15:58:20   1204s] |    7.09%|        0|  -4.126|-1241.851|   0:00:00.0| 5053.4M|
[11/20 15:58:20   1204s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[11/20 15:58:20   1205s] +---------+---------+--------+---------+------------+--------+
[11/20 15:58:20   1205s] Reclaim Optimization End WNS Slack -4.126  TNS Slack -1241.851 Density 7.09
[11/20 15:58:20   1205s] 
[11/20 15:58:20   1205s] ** Summary: Restruct = 0 Buffer Deletion = 7 Declone = 7 Resize = 0 **
[11/20 15:58:20   1205s] --------------------------------------------------------------
[11/20 15:58:20   1205s] |                                   | Total     | Sequential |
[11/20 15:58:20   1205s] --------------------------------------------------------------
[11/20 15:58:20   1205s] | Num insts resized                 |       0  |       0    |
[11/20 15:58:20   1205s] | Num insts undone                  |       0  |       0    |
[11/20 15:58:20   1205s] | Num insts Downsized               |       0  |       0    |
[11/20 15:58:20   1205s] | Num insts Samesized               |       0  |       0    |
[11/20 15:58:20   1205s] | Num insts Upsized                 |       0  |       0    |
[11/20 15:58:20   1205s] | Num multiple commits+uncommits    |       0  |       -    |
[11/20 15:58:20   1205s] --------------------------------------------------------------
[11/20 15:58:20   1205s] Bottom Preferred Layer:
[11/20 15:58:20   1205s] +-------------+------------+----------+
[11/20 15:58:20   1205s] |    Layer    |   OPT_LA   |   Rule   |
[11/20 15:58:20   1205s] +-------------+------------+----------+
[11/20 15:58:20   1205s] | met4 (z=4)  |          1 | default  |
[11/20 15:58:20   1205s] +-------------+------------+----------+
[11/20 15:58:20   1205s] Via Pillar Rule:
[11/20 15:58:20   1205s]     None
[11/20 15:58:20   1205s] 
[11/20 15:58:20   1205s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/20 15:58:20   1205s] End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
[11/20 15:58:20   1205s] Deleting 0 temporary hard placement blockage(s).
[11/20 15:58:20   1205s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 11137
[11/20 15:58:20   1205s] *** AreaOpt #2 [finish] (WnsOpt #1 / place_opt_design #1) : cpu/real = 0:00:01.0/0:00:00.4 (2.5), totSession cpu/real = 0:20:05.0/1:22:33.2 (0.2), mem = 5053.4M
[11/20 15:58:20   1205s] 
[11/20 15:58:20   1205s] =============================================================================================
[11/20 15:58:20   1205s]  Step TAT Report : AreaOpt #2 / WnsOpt #1 / place_opt_design #1                 22.33-s094_1
[11/20 15:58:20   1205s] =============================================================================================
[11/20 15:58:20   1205s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 15:58:20   1205s] ---------------------------------------------------------------------------------------------
[11/20 15:58:20   1205s] [ SlackTraversorInit     ]      1   0:00:00.1  (  14.1 % )     0:00:00.1 /  0:00:00.1    1.1
[11/20 15:58:20   1205s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:58:20   1205s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    0.7
[11/20 15:58:20   1205s] [ OptimizationStep       ]      1   0:00:00.1  (  16.6 % )     0:00:00.3 /  0:00:00.9    2.8
[11/20 15:58:20   1205s] [ OptSingleIteration     ]      2   0:00:00.0  (   5.1 % )     0:00:00.2 /  0:00:00.8    3.3
[11/20 15:58:20   1205s] [ OptGetWeight           ]     73   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:58:20   1205s] [ OptEval                ]     73   0:00:00.1  (  24.6 % )     0:00:00.1 /  0:00:00.5    5.5
[11/20 15:58:20   1205s] [ OptCommit              ]     73   0:00:00.0  (   6.6 % )     0:00:00.0 /  0:00:00.0    0.8
[11/20 15:58:20   1205s] [ PostCommitDelayUpdate  ]     73   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    1.5
[11/20 15:58:20   1205s] [ IncrDelayCalc          ]     17   0:00:00.0  (   9.6 % )     0:00:00.0 /  0:00:00.1    1.6
[11/20 15:58:20   1205s] [ IncrTimingUpdate       ]      8   0:00:00.1  (  16.9 % )     0:00:00.1 /  0:00:00.2    2.9
[11/20 15:58:20   1205s] [ MISC                   ]          0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:58:20   1205s] ---------------------------------------------------------------------------------------------
[11/20 15:58:20   1205s]  AreaOpt #2 TOTAL                   0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:01.0    2.5
[11/20 15:58:20   1205s] ---------------------------------------------------------------------------------------------
[11/20 15:58:20   1205s] 
[11/20 15:58:20   1205s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=5015.36M, totSessionCpu=0:20:05).
[11/20 15:58:20   1205s] Placement Snapshot: Density distribution:
[11/20 15:58:20   1205s] [1.00 -  +++]: 1167 (80.82%)
[11/20 15:58:20   1205s] [0.95 - 1.00]: 18 (1.25%)
[11/20 15:58:20   1205s] [0.90 - 0.95]: 12 (0.83%)
[11/20 15:58:20   1205s] [0.85 - 0.90]: 9 (0.62%)
[11/20 15:58:20   1205s] [0.80 - 0.85]: 7 (0.48%)
[11/20 15:58:20   1205s] [0.75 - 0.80]: 30 (2.08%)
[11/20 15:58:20   1205s] [0.70 - 0.75]: 53 (3.67%)
[11/20 15:58:20   1205s] [0.65 - 0.70]: 39 (2.70%)
[11/20 15:58:20   1205s] [0.60 - 0.65]: 41 (2.84%)
[11/20 15:58:20   1205s] [0.55 - 0.60]: 23 (1.59%)
[11/20 15:58:20   1205s] [0.50 - 0.55]: 21 (1.45%)
[11/20 15:58:20   1205s] [0.45 - 0.50]: 13 (0.90%)
[11/20 15:58:20   1205s] [0.40 - 0.45]: 10 (0.69%)
[11/20 15:58:20   1205s] [0.35 - 0.40]: 1 (0.07%)
[11/20 15:58:20   1205s] [0.30 - 0.35]: 0 (0.00%)
[11/20 15:58:20   1205s] [0.25 - 0.30]: 0 (0.00%)
[11/20 15:58:20   1205s] [0.20 - 0.25]: 0 (0.00%)
[11/20 15:58:20   1205s] [0.15 - 0.20]: 0 (0.00%)
[11/20 15:58:20   1205s] [0.10 - 0.15]: 0 (0.00%)
[11/20 15:58:20   1205s] [0.05 - 0.10]: 0 (0.00%)
[11/20 15:58:20   1205s] [0.00 - 0.05]: 0 (0.00%)
[11/20 15:58:20   1205s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.654633.4
[11/20 15:58:20   1205s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5015.4M, EPOCH TIME: 1732114700.213226
[11/20 15:58:20   1205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11089).
[11/20 15:58:20   1205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:20   1205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:20   1205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:20   1205s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.038, REAL:0.016, MEM:5015.4M, EPOCH TIME: 1732114700.229450
[11/20 15:58:20   1205s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:5015.4M, EPOCH TIME: 1732114700.232794
[11/20 15:58:20   1205s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5015.4M, EPOCH TIME: 1732114700.232858
[11/20 15:58:20   1205s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:5015.4M, EPOCH TIME: 1732114700.238526
[11/20 15:58:20   1205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:20   1205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:20   1205s] 
[11/20 15:58:20   1205s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:58:20   1205s] OPERPROF:       Starting CMU at level 4, MEM:5015.4M, EPOCH TIME: 1732114700.244826
[11/20 15:58:20   1205s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:5015.4M, EPOCH TIME: 1732114700.245535
[11/20 15:58:20   1205s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.012, REAL:0.009, MEM:5015.4M, EPOCH TIME: 1732114700.247036
[11/20 15:58:20   1205s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:5015.4M, EPOCH TIME: 1732114700.247079
[11/20 15:58:20   1205s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:5015.4M, EPOCH TIME: 1732114700.247234
[11/20 15:58:20   1205s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.019, REAL:0.016, MEM:5015.4M, EPOCH TIME: 1732114700.248418
[11/20 15:58:20   1205s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.020, REAL:0.016, MEM:5015.4M, EPOCH TIME: 1732114700.248458
[11/20 15:58:20   1205s] TDRefine: refinePlace mode is spiral
[11/20 15:58:20   1205s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.654633.7
[11/20 15:58:20   1205s] OPERPROF: Starting Refine-Place at level 1, MEM:5015.4M, EPOCH TIME: 1732114700.248515
[11/20 15:58:20   1205s] *** Starting refinePlace (0:20:05 mem=5015.4M) ***
[11/20 15:58:20   1205s] Total net bbox length = 3.912e+05 (2.010e+05 1.902e+05) (ext = 6.735e+04)
[11/20 15:58:20   1205s] 
[11/20 15:58:20   1205s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:58:20   1205s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 15:58:20   1205s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:58:20   1205s] Set min layer with default ( 2 )
[11/20 15:58:20   1205s] Set max layer with default ( 127 )
[11/20 15:58:20   1205s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:58:20   1205s] Min route layer (adjusted) = 2
[11/20 15:58:20   1205s] Max route layer (adjusted) = 5
[11/20 15:58:20   1205s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:58:20   1205s] Set min layer with default ( 2 )
[11/20 15:58:20   1205s] Set max layer with default ( 127 )
[11/20 15:58:20   1205s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:58:20   1205s] Min route layer (adjusted) = 2
[11/20 15:58:20   1205s] Max route layer (adjusted) = 5
[11/20 15:58:20   1205s] 
[11/20 15:58:20   1205s] Starting Small incrNP...
[11/20 15:58:20   1205s] User Input Parameters:
[11/20 15:58:20   1205s] - Congestion Driven    : Off
[11/20 15:58:20   1205s] - Timing Driven        : Off
[11/20 15:58:20   1205s] - Area-Violation Based : Off
[11/20 15:58:20   1205s] - Start Rollback Level : -5
[11/20 15:58:20   1205s] - Legalized            : On
[11/20 15:58:20   1205s] - Window Based         : Off
[11/20 15:58:20   1205s] - eDen incr mode       : Off
[11/20 15:58:20   1205s] - Small incr mode      : On
[11/20 15:58:20   1205s] 
[11/20 15:58:20   1205s] OPERPROF:   Starting Report-Density-Map (exclude fixed instaces) at level 2, MEM:5015.4M, EPOCH TIME: 1732114700.266367
[11/20 15:58:20   1205s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:5015.4M, EPOCH TIME: 1732114700.268302
[11/20 15:58:20   1205s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.015, REAL:0.004, MEM:5015.4M, EPOCH TIME: 1732114700.271843
[11/20 15:58:20   1205s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1444 )
[11/20 15:58:20   1205s] Density distribution unevenness ratio = 80.089%
[11/20 15:58:20   1205s] Density distribution unevenness ratio (U70) = 0.000%
[11/20 15:58:20   1205s] Density distribution unevenness ratio (U80) = 0.000%
[11/20 15:58:20   1205s] Density distribution unevenness ratio (U90) = 0.000%
[11/20 15:58:20   1205s] OPERPROF:   Finished Report-Density-Map (exclude fixed instaces) at level 2, CPU:0.017, REAL:0.006, MEM:5015.4M, EPOCH TIME: 1732114700.271978
[11/20 15:58:20   1205s] cost 0.668889, thresh 1.000000
[11/20 15:58:20   1205s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5015.4M)
[11/20 15:58:20   1205s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/20 15:58:20   1205s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:5015.4M, EPOCH TIME: 1732114700.272546
[11/20 15:58:20   1205s] Starting refinePlace ...
[11/20 15:58:20   1205s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:58:20   1205s] Set min layer with default ( 2 )
[11/20 15:58:20   1205s] Set max layer with default ( 127 )
[11/20 15:58:20   1205s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:58:20   1205s] Min route layer (adjusted) = 2
[11/20 15:58:20   1205s] Max route layer (adjusted) = 5
[11/20 15:58:20   1205s] Rule aware DDP is turned off due to no Spiral.
[11/20 15:58:20   1205s] Rule aware DDP is turned off.
[11/20 15:58:20   1205s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:58:20   1205s] Set min layer with default ( 2 )
[11/20 15:58:20   1205s] Set max layer with default ( 127 )
[11/20 15:58:20   1205s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:58:20   1205s] Min route layer (adjusted) = 2
[11/20 15:58:20   1205s] Max route layer (adjusted) = 5
[11/20 15:58:20   1205s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:5127.4M, EPOCH TIME: 1732114700.297366
[11/20 15:58:20   1205s] DDP initSite1 nrRow 376 nrJob 376
[11/20 15:58:20   1205s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:5127.4M, EPOCH TIME: 1732114700.297479
[11/20 15:58:20   1205s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.002, REAL:0.000, MEM:5127.4M, EPOCH TIME: 1732114700.297796
[11/20 15:58:20   1205s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:5127.4M, EPOCH TIME: 1732114700.297831
[11/20 15:58:20   1205s] DDP markSite nrRow 376 nrJob 376
[11/20 15:58:20   1205s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.004, REAL:0.001, MEM:5127.4M, EPOCH TIME: 1732114700.298386
[11/20 15:58:20   1205s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.006, REAL:0.001, MEM:5127.4M, EPOCH TIME: 1732114700.298440
[11/20 15:58:20   1205s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:5127.4M, EPOCH TIME: 1732114700.302846
[11/20 15:58:20   1205s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:5127.4M, EPOCH TIME: 1732114700.302892
[11/20 15:58:20   1205s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.023, REAL:0.003, MEM:5127.4M, EPOCH TIME: 1732114700.305923
[11/20 15:58:20   1205s] ** Cut row section cpu time 0:00:00.0.
[11/20 15:58:20   1205s]  ** Cut row section real time 0:00:00.0.
[11/20 15:58:20   1205s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.023, REAL:0.003, MEM:5127.4M, EPOCH TIME: 1732114700.306126
[11/20 15:58:20   1205s]   Spread Effort: high, pre-route mode, useDDP on.
[11/20 15:58:20   1205s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=4999.4MB) @(0:20:05 - 0:20:06).
[11/20 15:58:20   1205s] Move report: preRPlace moves 1435 insts, mean move: 1.52 um, max move: 8.28 um 
[11/20 15:58:20   1205s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/FE_OCPC679_FE_RN_1): (1074.42, 1315.00) --> (1070.28, 1319.14)
[11/20 15:58:20   1205s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX4
[11/20 15:58:20   1205s] Move report: Detail placement moves 1435 insts, mean move: 1.52 um, max move: 8.28 um 
[11/20 15:58:20   1205s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/FE_OCPC679_FE_RN_1): (1074.42, 1315.00) --> (1070.28, 1319.14)
[11/20 15:58:20   1205s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4999.4MB
[11/20 15:58:20   1205s] Statistics of distance of Instance movement in refine placement:
[11/20 15:58:20   1205s]   maximum (X+Y) =         8.28 um
[11/20 15:58:20   1205s]   inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/FE_OCPC679_FE_RN_1) with max move: (1074.42, 1315) -> (1070.28, 1319.14)
[11/20 15:58:20   1205s]   mean    (X+Y) =         1.52 um
[11/20 15:58:20   1205s] Summary Report:
[11/20 15:58:20   1205s] Instances move: 1435 (out of 11089 movable)
[11/20 15:58:20   1205s] Instances flipped: 0
[11/20 15:58:20   1205s] Mean displacement: 1.52 um
[11/20 15:58:20   1205s] Max displacement: 8.28 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/FE_OCPC679_FE_RN_1) (1074.42, 1315) -> (1070.28, 1319.14)
[11/20 15:58:20   1205s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX4
[11/20 15:58:20   1205s] Total instances moved : 1435
[11/20 15:58:20   1205s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.546, REAL:0.116, MEM:4999.4M, EPOCH TIME: 1732114700.388258
[11/20 15:58:20   1205s] Total net bbox length = 3.926e+05 (2.021e+05 1.904e+05) (ext = 6.735e+04)
[11/20 15:58:20   1205s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4999.4MB
[11/20 15:58:20   1205s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=4999.4MB) @(0:20:05 - 0:20:06).
[11/20 15:58:20   1205s] *** Finished refinePlace (0:20:06 mem=4999.4M) ***
[11/20 15:58:20   1205s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.654633.7
[11/20 15:58:20   1205s] OPERPROF: Finished Refine-Place at level 1, CPU:0.585, REAL:0.145, MEM:4999.4M, EPOCH TIME: 1732114700.393129
[11/20 15:58:20   1205s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4999.4M, EPOCH TIME: 1732114700.437721
[11/20 15:58:20   1205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:20   1205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:20   1205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:20   1205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:20   1205s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.039, REAL:0.019, MEM:5031.4M, EPOCH TIME: 1732114700.456704
[11/20 15:58:20   1205s] *** maximum move = 8.28 um ***
[11/20 15:58:20   1205s] *** Finished re-routing un-routed nets (5031.4M) ***
[11/20 15:58:20   1205s] OPERPROF: Starting DPlace-Init at level 1, MEM:5031.4M, EPOCH TIME: 1732114700.473509
[11/20 15:58:20   1205s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5031.4M, EPOCH TIME: 1732114700.478760
[11/20 15:58:20   1205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:20   1205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:20   1205s] 
[11/20 15:58:20   1205s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:58:20   1205s] OPERPROF:     Starting CMU at level 3, MEM:5031.4M, EPOCH TIME: 1732114700.485132
[11/20 15:58:20   1205s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:5031.4M, EPOCH TIME: 1732114700.485686
[11/20 15:58:20   1205s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.008, MEM:5031.4M, EPOCH TIME: 1732114700.487195
[11/20 15:58:20   1205s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5031.4M, EPOCH TIME: 1732114700.487238
[11/20 15:58:20   1205s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5031.4M, EPOCH TIME: 1732114700.487466
[11/20 15:58:20   1205s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.015, MEM:5031.4M, EPOCH TIME: 1732114700.488641
[11/20 15:58:20   1205s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 15:58:20   1205s] 
[11/20 15:58:20   1205s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=5031.4M) ***
[11/20 15:58:20   1205s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.654633.4
[11/20 15:58:20   1205s] ** GigaOpt Optimizer WNS Slack -4.126 TNS Slack -1241.851 Density 7.09
[11/20 15:58:20   1205s] Optimizer WNS Pass 3
[11/20 15:58:20   1205s] OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.395|
|reg2reg   |-4.126|-1236.456|
|HEPG      |-4.126|-1236.456|
|All Paths |-4.126|-1241.851|
+----------+------+---------+

[11/20 15:58:20   1205s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5031.4M, EPOCH TIME: 1732114700.578734
[11/20 15:58:20   1205s] Found 0 hard placement blockage before merging.
[11/20 15:58:20   1205s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5031.4M, EPOCH TIME: 1732114700.578897
[11/20 15:58:20   1206s] Active Path Group: reg2reg  
[11/20 15:58:20   1206s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:58:20   1206s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/20 15:58:20   1206s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:58:20   1206s] |  -4.126|   -4.126|-1236.456|-1241.851|    7.09%|   0:00:00.0| 5031.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:20   1206s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 15:58:20   1206s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:20   1206s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:20   1206s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:22   1214s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:58:22   1214s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:22   1215s] Dumping Information for Job 778 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 15:58:23   1219s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g10/A (input) Id 31  which is begin/end point or internal assertion point 
[11/20 15:58:23   1219s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:23   1219s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g10/B (input) Id 50  which is begin/end point or internal assertion point 
[11/20 15:58:23   1219s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:23   1219s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:23   1219s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:23   1219s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g18/A (input) Id 31  which is begin/end point or internal assertion point 
[11/20 15:58:23   1219s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:23   1219s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:23   1219s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g18/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 15:58:23   1219s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:23   1219s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:23   1219s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g10/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 15:58:23   1219s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:23   1219s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g10/B (input) Id 21  which is begin/end point or internal assertion point 
[11/20 15:58:23   1219s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:23   1219s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:23   1219s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:23   1219s] Dumping Information for Job 309 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g18/A (input) Id 31  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:23   1219s] Dumping Information for Job 310 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g10/A (input) Id 31  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g10/B (input) Id 50  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:23   1219s] Dumping Information for Job 320 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g18/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:23   1219s] Dumping Information for Job 323 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g10/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g10/B (input) Id 21  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:24   1224s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g10/A (input) Id 31  which is begin/end point or internal assertion point 
[11/20 15:58:24   1224s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:24   1224s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g10/B (input) Id 50  which is begin/end point or internal assertion point 
[11/20 15:58:24   1224s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:24   1224s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:24   1224s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:24   1224s] Dumping Information for Job 31 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g10/A (input) Id 31  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g10/B (input) Id 50  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:24   1224s] |  -4.110|   -4.110|-1236.687|-1242.082|    7.10%|   0:00:04.0| 5050.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:24   1224s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 15:58:24   1224s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:24   1224s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:24   1224s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:24   1224s] Starting generalSmallTnsOpt
[11/20 15:58:24   1224s] Ending generalSmallTnsOpt End
[11/20 15:58:24   1224s] Analyzing useful skew in preCTS mode ...
[11/20 15:58:24   1224s] Warning: No primary view delay is got to compute view delay ratio.
[11/20 15:58:24   1224s] skewClock is  advancing: -150ps, grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFRX1_0_/CK
[11/20 15:58:24   1224s] skewClock is  advancing: -150ps, grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFRX1_0_/CK
[11/20 15:58:24   1224s] skewClock is  advancing: -150ps, grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFRX1_0_/CK
[11/20 15:58:24   1224s] skewClock is  advancing: -150ps, grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFRX1_0_/CK
[11/20 15:58:24   1224s] skewClock is  advancing: -150ps, grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFRX1_0_/CK
[11/20 15:58:24   1224s] Finish useful skew analysis
[11/20 15:58:24   1228s] |  -4.110|   -4.110|-1236.495|-1241.957|    7.10%|   0:00:00.0| 5050.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:24   1228s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 15:58:24   1228s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:25   1228s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:25   1228s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:25   1228s] |  -4.110|   -4.110|-1236.494|-1241.955|    7.10%|   0:00:00.0| 5050.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:25   1228s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 15:58:25   1228s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:25   1228s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:25   1228s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:25   1228s] |  -4.110|   -4.110|-1236.494|-1241.955|    7.10%|   0:00:00.0| 5050.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:25   1228s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 15:58:25   1228s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:25   1228s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:25   1228s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:25   1228s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:58:25   1228s] 
[11/20 15:58:25   1228s] *** Finish Core Optimize Step (cpu=0:00:22.6 real=0:00:05.0 mem=5050.4M) ***
[11/20 15:58:25   1228s] Active Path Group: default 
[11/20 15:58:25   1228s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:58:25   1228s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/20 15:58:25   1228s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:58:25   1228s] |  -0.240|   -4.110|  -5.461|-1241.955|    7.10%|   0:00:00.0| 5050.4M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:25   1228s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:58:25   1228s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:25   1228s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:25   1228s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
[11/20 15:58:25   1228s] Starting generalSmallTnsOpt
[11/20 15:58:25   1228s] Ending generalSmallTnsOpt End
[11/20 15:58:25   1228s] Analyzing useful skew in preCTS mode ...
[11/20 15:58:25   1228s] Warning: No primary view delay is got to compute view delay ratio.
[11/20 15:58:25   1228s] skewClock did not found any end points to delay or to advance
[11/20 15:58:25   1228s] skewClock did not found any end points to delay or to advance
[11/20 15:58:25   1228s] skewClock did not found any end points to delay or to advance
[11/20 15:58:25   1228s] skewClock did not found any end points to delay or to advance
[11/20 15:58:25   1228s] Finish useful skew analysis
[11/20 15:58:25   1228s] |  -0.240|   -4.110|  -5.461|-1241.955|    7.10%|   0:00:00.0| 5050.4M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:25   1228s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:58:25   1228s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:25   1228s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:25   1228s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
[11/20 15:58:25   1228s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:58:25   1228s] 
[11/20 15:58:25   1228s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=5050.4M) ***
[11/20 15:58:25   1228s] 
[11/20 15:58:25   1228s] *** Finished Optimize Step Cumulative (cpu=0:00:22.8 real=0:00:05.0 mem=5050.4M) ***
[11/20 15:58:25   1228s] Deleting 0 temporary hard placement blockage(s).
[11/20 15:58:25   1228s] OptDebug: End of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.461|
|reg2reg   |-4.110|-1236.494|
|HEPG      |-4.110|-1236.494|
|All Paths |-4.110|-1241.955|
+----------+------+---------+

[11/20 15:58:25   1228s] ** GigaOpt Optimizer WNS Slack -4.110 TNS Slack -1241.955 Density 7.10
[11/20 15:58:25   1228s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.654633.5
[11/20 15:58:25   1228s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5050.4M, EPOCH TIME: 1732114705.357987
[11/20 15:58:25   1228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11122).
[11/20 15:58:25   1228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:25   1228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:25   1228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:25   1228s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.046, REAL:0.018, MEM:5027.4M, EPOCH TIME: 1732114705.375949
[11/20 15:58:25   1228s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:5027.4M, EPOCH TIME: 1732114705.378971
[11/20 15:58:25   1228s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5027.4M, EPOCH TIME: 1732114705.379040
[11/20 15:58:25   1228s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:5027.4M, EPOCH TIME: 1732114705.384923
[11/20 15:58:25   1228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:25   1228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:25   1228s] 
[11/20 15:58:25   1228s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:58:25   1228s] OPERPROF:       Starting CMU at level 4, MEM:5027.4M, EPOCH TIME: 1732114705.391368
[11/20 15:58:25   1228s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:5027.4M, EPOCH TIME: 1732114705.391955
[11/20 15:58:25   1228s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.012, REAL:0.009, MEM:5027.4M, EPOCH TIME: 1732114705.393508
[11/20 15:58:25   1228s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:5027.4M, EPOCH TIME: 1732114705.393553
[11/20 15:58:25   1228s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:5027.4M, EPOCH TIME: 1732114705.393709
[11/20 15:58:25   1228s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.019, REAL:0.016, MEM:5027.4M, EPOCH TIME: 1732114705.394899
[11/20 15:58:25   1228s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.020, REAL:0.016, MEM:5027.4M, EPOCH TIME: 1732114705.394930
[11/20 15:58:25   1228s] TDRefine: refinePlace mode is spiral
[11/20 15:58:25   1228s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.654633.8
[11/20 15:58:25   1228s] OPERPROF: Starting Refine-Place at level 1, MEM:5027.4M, EPOCH TIME: 1732114705.394994
[11/20 15:58:25   1228s] *** Starting refinePlace (0:20:29 mem=5027.4M) ***
[11/20 15:58:25   1228s] Total net bbox length = 3.931e+05 (2.025e+05 1.906e+05) (ext = 6.735e+04)
[11/20 15:58:25   1228s] 
[11/20 15:58:25   1228s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:58:25   1228s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 15:58:25   1228s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:58:25   1228s] Set min layer with default ( 2 )
[11/20 15:58:25   1228s] Set max layer with default ( 127 )
[11/20 15:58:25   1228s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:58:25   1228s] Min route layer (adjusted) = 2
[11/20 15:58:25   1228s] Max route layer (adjusted) = 5
[11/20 15:58:25   1228s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:58:25   1228s] Set min layer with default ( 2 )
[11/20 15:58:25   1228s] Set max layer with default ( 127 )
[11/20 15:58:25   1228s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:58:25   1228s] Min route layer (adjusted) = 2
[11/20 15:58:25   1228s] Max route layer (adjusted) = 5
[11/20 15:58:25   1228s] 
[11/20 15:58:25   1228s] Starting Small incrNP...
[11/20 15:58:25   1228s] User Input Parameters:
[11/20 15:58:25   1228s] - Congestion Driven    : Off
[11/20 15:58:25   1228s] - Timing Driven        : Off
[11/20 15:58:25   1228s] - Area-Violation Based : Off
[11/20 15:58:25   1228s] - Start Rollback Level : -5
[11/20 15:58:25   1228s] - Legalized            : On
[11/20 15:58:25   1228s] - Window Based         : Off
[11/20 15:58:25   1228s] - eDen incr mode       : Off
[11/20 15:58:25   1228s] - Small incr mode      : On
[11/20 15:58:25   1228s] 
[11/20 15:58:25   1228s] OPERPROF:   Starting Report-Density-Map (exclude fixed instaces) at level 2, MEM:5027.4M, EPOCH TIME: 1732114705.413152
[11/20 15:58:25   1228s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:5027.4M, EPOCH TIME: 1732114705.415067
[11/20 15:58:25   1228s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.016, REAL:0.004, MEM:5027.4M, EPOCH TIME: 1732114705.418673
[11/20 15:58:25   1228s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1444 )
[11/20 15:58:25   1228s] Density distribution unevenness ratio = 80.092%
[11/20 15:58:25   1228s] Density distribution unevenness ratio (U70) = 0.000%
[11/20 15:58:25   1228s] Density distribution unevenness ratio (U80) = 0.000%
[11/20 15:58:25   1228s] Density distribution unevenness ratio (U90) = 0.000%
[11/20 15:58:25   1228s] OPERPROF:   Finished Report-Density-Map (exclude fixed instaces) at level 2, CPU:0.018, REAL:0.006, MEM:5027.4M, EPOCH TIME: 1732114705.418805
[11/20 15:58:25   1228s] cost 0.667778, thresh 1.000000
[11/20 15:58:25   1228s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5027.4M)
[11/20 15:58:25   1228s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/20 15:58:25   1228s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:5027.4M, EPOCH TIME: 1732114705.419428
[11/20 15:58:25   1228s] Starting refinePlace ...
[11/20 15:58:25   1228s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:58:25   1228s] Set min layer with default ( 2 )
[11/20 15:58:25   1228s] Set max layer with default ( 127 )
[11/20 15:58:25   1228s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:58:25   1228s] Min route layer (adjusted) = 2
[11/20 15:58:25   1228s] Max route layer (adjusted) = 5
[11/20 15:58:25   1228s] One DDP V2 for no tweak run.
[11/20 15:58:25   1228s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:58:25   1228s] Set min layer with default ( 2 )
[11/20 15:58:25   1228s] Set max layer with default ( 127 )
[11/20 15:58:25   1228s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:58:25   1228s] Min route layer (adjusted) = 2
[11/20 15:58:25   1228s] Max route layer (adjusted) = 5
[11/20 15:58:25   1229s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:5139.4M, EPOCH TIME: 1732114705.443996
[11/20 15:58:25   1229s] DDP initSite1 nrRow 376 nrJob 376
[11/20 15:58:25   1229s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:5139.4M, EPOCH TIME: 1732114705.444064
[11/20 15:58:25   1229s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.002, REAL:0.000, MEM:5139.4M, EPOCH TIME: 1732114705.444348
[11/20 15:58:25   1229s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:5139.4M, EPOCH TIME: 1732114705.444382
[11/20 15:58:25   1229s] DDP markSite nrRow 376 nrJob 376
[11/20 15:58:25   1229s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.004, REAL:0.001, MEM:5139.4M, EPOCH TIME: 1732114705.444931
[11/20 15:58:25   1229s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.005, REAL:0.001, MEM:5139.4M, EPOCH TIME: 1732114705.444965
[11/20 15:58:25   1229s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/20 15:58:25   1229s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:5139.4M, EPOCH TIME: 1732114705.452311
[11/20 15:58:25   1229s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:5139.4M, EPOCH TIME: 1732114705.452348
[11/20 15:58:25   1229s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.023, REAL:0.003, MEM:5139.4M, EPOCH TIME: 1732114705.455388
[11/20 15:58:25   1229s] ** Cut row section cpu time 0:00:00.0.
[11/20 15:58:25   1229s]  ** Cut row section real time 0:00:00.0.
[11/20 15:58:25   1229s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.024, REAL:0.003, MEM:5139.4M, EPOCH TIME: 1732114705.455608
[11/20 15:58:25   1229s]   Spread Effort: high, pre-route mode, useDDP on.
[11/20 15:58:25   1229s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=4995.4MB) @(0:20:29 - 0:20:30).
[11/20 15:58:25   1229s] Move report: preRPlace moves 192 insts, mean move: 0.93 um, max move: 6.90 um 
[11/20 15:58:25   1229s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_RC_4799_0): (892.72, 905.14) --> (889.96, 909.28)
[11/20 15:58:25   1229s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX2
[11/20 15:58:25   1229s] wireLenOptFixPriorityInst 0 inst fixed
[11/20 15:58:25   1229s] 
[11/20 15:58:25   1229s] Running Spiral MT with 8 threads  fetchWidth=324 
[11/20 15:58:25   1229s] Move report: legalization moves 20 insts, mean move: 0.01 um, max move: 0.01 um spiral
[11/20 15:58:25   1229s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_RC_2902_0): (761.16, 1091.44) --> (761.16, 1091.44)
[11/20 15:58:25   1229s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/20 15:58:25   1229s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/20 15:58:25   1229s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=4995.4MB) @(0:20:30 - 0:20:30).
[11/20 15:58:25   1229s] Move report: Detail placement moves 176 insts, mean move: 1.02 um, max move: 6.90 um 
[11/20 15:58:25   1229s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_RC_4799_0): (892.72, 905.14) --> (889.96, 909.28)
[11/20 15:58:25   1229s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 4995.4MB
[11/20 15:58:25   1229s] Statistics of distance of Instance movement in refine placement:
[11/20 15:58:25   1229s]   maximum (X+Y) =         6.90 um
[11/20 15:58:25   1229s]   inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_RC_4799_0) with max move: (892.72, 905.14) -> (889.96, 909.28)
[11/20 15:58:25   1229s]   mean    (X+Y) =         1.02 um
[11/20 15:58:25   1229s] Total instances flipped for legalization: 287
[11/20 15:58:25   1229s] Summary Report:
[11/20 15:58:25   1229s] Instances move: 176 (out of 11122 movable)
[11/20 15:58:25   1229s] Instances flipped: 287
[11/20 15:58:25   1229s] Mean displacement: 1.02 um
[11/20 15:58:25   1229s] Max displacement: 6.90 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_RC_4799_0) (892.72, 905.14) -> (889.96, 909.28)
[11/20 15:58:25   1229s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX2
[11/20 15:58:25   1229s] 	Violation at original loc: Overlapping with other instance
[11/20 15:58:25   1229s] Total instances moved : 176
[11/20 15:58:25   1229s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.844, REAL:0.248, MEM:4995.4M, EPOCH TIME: 1732114705.667553
[11/20 15:58:25   1229s] Total net bbox length = 3.933e+05 (2.026e+05 1.906e+05) (ext = 6.735e+04)
[11/20 15:58:25   1229s] Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 4995.4MB
[11/20 15:58:25   1229s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:00.0, mem=4995.4MB) @(0:20:29 - 0:20:30).
[11/20 15:58:25   1229s] *** Finished refinePlace (0:20:30 mem=4995.4M) ***
[11/20 15:58:25   1229s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.654633.8
[11/20 15:58:25   1229s] OPERPROF: Finished Refine-Place at level 1, CPU:0.885, REAL:0.277, MEM:4995.4M, EPOCH TIME: 1732114705.671754
[11/20 15:58:25   1229s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4995.4M, EPOCH TIME: 1732114705.717931
[11/20 15:58:25   1229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11122).
[11/20 15:58:25   1229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:25   1229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:25   1229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:25   1229s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.056, REAL:0.026, MEM:5027.4M, EPOCH TIME: 1732114705.744095
[11/20 15:58:25   1229s] *** maximum move = 6.90 um ***
[11/20 15:58:25   1229s] *** Finished re-routing un-routed nets (5027.4M) ***
[11/20 15:58:25   1229s] OPERPROF: Starting DPlace-Init at level 1, MEM:5027.4M, EPOCH TIME: 1732114705.761014
[11/20 15:58:25   1229s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5027.4M, EPOCH TIME: 1732114705.766756
[11/20 15:58:25   1229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:25   1229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:25   1229s] 
[11/20 15:58:25   1229s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:58:25   1229s] OPERPROF:     Starting CMU at level 3, MEM:5027.4M, EPOCH TIME: 1732114705.783038
[11/20 15:58:25   1229s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:5027.4M, EPOCH TIME: 1732114705.783649
[11/20 15:58:25   1229s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.014, REAL:0.018, MEM:5027.4M, EPOCH TIME: 1732114705.785209
[11/20 15:58:25   1229s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5027.4M, EPOCH TIME: 1732114705.785255
[11/20 15:58:25   1229s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5027.4M, EPOCH TIME: 1732114705.785501
[11/20 15:58:25   1229s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.026, MEM:5027.4M, EPOCH TIME: 1732114705.786740
[11/20 15:58:25   1229s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 15:58:25   1230s] 
[11/20 15:58:25   1230s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:00.0 mem=5027.4M) ***
[11/20 15:58:25   1230s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.654633.5
[11/20 15:58:25   1230s] ** GigaOpt Optimizer WNS Slack -4.110 TNS Slack -1241.955 Density 7.10
[11/20 15:58:25   1230s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.461|
|reg2reg   |-4.110|-1236.494|
|HEPG      |-4.110|-1236.494|
|All Paths |-4.110|-1241.955|
+----------+------+---------+

[11/20 15:58:25   1230s] Bottom Preferred Layer:
[11/20 15:58:25   1230s] +-------------+------------+----------+
[11/20 15:58:25   1230s] |    Layer    |   OPT_LA   |   Rule   |
[11/20 15:58:25   1230s] +-------------+------------+----------+
[11/20 15:58:25   1230s] | met4 (z=4)  |          1 | default  |
[11/20 15:58:25   1230s] +-------------+------------+----------+
[11/20 15:58:25   1230s] Via Pillar Rule:
[11/20 15:58:25   1230s]     None
[11/20 15:58:25   1230s] 
[11/20 15:58:25   1230s] *** Finish pre-CTS Setup Fixing (cpu=0:04:34 real=0:01:03 mem=5027.4M) ***
[11/20 15:58:25   1230s] 
[11/20 15:58:25   1230s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.654633.2
[11/20 15:58:25   1230s] Total-nets :: 11224, Stn-nets :: 3768, ratio :: 33.5709 %, Total-len 500402, Stn-len 113679
[11/20 15:58:25   1230s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11170
[11/20 15:58:25   1230s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4899.2M, EPOCH TIME: 1732114705.906488
[11/20 15:58:25   1230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:25   1230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:25   1230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:25   1230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:25   1230s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.059, REAL:0.031, MEM:4473.2M, EPOCH TIME: 1732114705.937171
[11/20 15:58:25   1230s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.654633.9
[11/20 15:58:25   1230s] *** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:04:34.3/0:01:04.4 (4.3), totSession cpu/real = 0:20:30.2/1:22:39.0 (0.2), mem = 4473.2M
[11/20 15:58:25   1230s] 
[11/20 15:58:25   1230s] =============================================================================================
[11/20 15:58:25   1230s]  Step TAT Report : WnsOpt #1 / place_opt_design #1                              22.33-s094_1
[11/20 15:58:25   1230s] =============================================================================================
[11/20 15:58:25   1230s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 15:58:25   1230s] ---------------------------------------------------------------------------------------------
[11/20 15:58:25   1230s] [ SkewClock              ]      6   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.4    1.4
[11/20 15:58:25   1230s] [ AreaOpt                ]      1   0:00:00.4  (   0.6 % )     0:00:00.4 /  0:00:01.0    2.5
[11/20 15:58:25   1230s] [ SlackTraversorInit     ]      5   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.1
[11/20 15:58:25   1230s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 15:58:25   1230s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:58:25   1230s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    2.5
[11/20 15:58:25   1230s] [ PlacerPlacementInit    ]      4   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[11/20 15:58:25   1230s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    2.4
[11/20 15:58:25   1230s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:58:25   1230s] [ TransformInit          ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 15:58:25   1230s] [ OptimizationStep       ]      8   0:00:07.1  (  11.0 % )     0:01:01.6 /  0:04:28.1    4.4
[11/20 15:58:25   1230s] [ SmallTnsOpt            ]      6   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    2.1
[11/20 15:58:25   1230s] [ OptSingleIteration     ]    198   0:00:00.8  (   1.3 % )     0:00:54.2 /  0:03:46.7    4.2
[11/20 15:58:25   1230s] [ OptGetWeight           ]    198   0:00:01.5  (   2.3 % )     0:00:01.5 /  0:00:01.4    1.0
[11/20 15:58:25   1230s] [ OptEval                ]    198   0:00:28.9  (  44.9 % )     0:00:28.9 /  0:02:18.7    4.8
[11/20 15:58:25   1230s] [ OptCommit              ]    198   0:00:01.4  (   2.1 % )     0:00:01.4 /  0:00:01.2    0.9
[11/20 15:58:25   1230s] [ PostCommitDelayUpdate  ]    198   0:00:00.5  (   0.7 % )     0:00:03.6 /  0:00:08.3    2.3
[11/20 15:58:25   1230s] [ IncrDelayCalc          ]   1145   0:00:03.2  (   4.9 % )     0:00:03.2 /  0:00:07.8    2.5
[11/20 15:58:25   1230s] [ SetupOptGetWorkingSet  ]    535   0:00:02.4  (   3.7 % )     0:00:02.4 /  0:00:06.7    2.8
[11/20 15:58:25   1230s] [ SetupOptGetActiveNode  ]    535   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:58:25   1230s] [ SetupOptSlackGraph     ]    198   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:01.6    5.0
[11/20 15:58:25   1230s] [ RefinePlace            ]      4   0:00:01.4  (   2.2 % )     0:00:01.4 /  0:00:03.7    2.6
[11/20 15:58:25   1230s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.5
[11/20 15:58:25   1230s] [ TimingUpdate           ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/20 15:58:25   1230s] [ IncrTimingUpdate       ]    190   0:00:15.3  (  23.7 % )     0:00:15.3 /  0:01:08.0    4.4
[11/20 15:58:25   1230s] [ MISC                   ]          0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.5    2.3
[11/20 15:58:25   1230s] ---------------------------------------------------------------------------------------------
[11/20 15:58:25   1230s]  WnsOpt #1 TOTAL                    0:01:04.4  ( 100.0 % )     0:01:04.4 /  0:04:34.3    4.3
[11/20 15:58:25   1230s] ---------------------------------------------------------------------------------------------
[11/20 15:58:25   1230s] 
[11/20 15:58:25   1230s] End: GigaOpt Optimization in WNS mode
[11/20 15:58:25   1230s] *** Timing NOT met, worst failing slack is -4.110
[11/20 15:58:25   1230s] *** Check timing (0:00:00.0)
[11/20 15:58:25   1230s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/20 15:58:25   1230s] Deleting Lib Analyzer.
[11/20 15:58:25   1230s] Begin: GigaOpt Optimization in TNS mode
[11/20 15:58:26   1230s] **INFO: Flow update: Low effort is not optimizable.
[11/20 15:58:26   1230s] **INFO: Flow update: High effort is not optimizable.
[11/20 15:58:26   1230s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[11/20 15:58:26   1230s] Info: 32 io nets excluded
[11/20 15:58:26   1230s] Info: 2 clock nets excluded from IPO operation.
[11/20 15:58:26   1230s] *** TnsOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:20:30.4/1:22:39.1 (0.2), mem = 4473.2M
[11/20 15:58:26   1230s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.654633.10
[11/20 15:58:26   1230s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/20 15:58:26   1230s] 
[11/20 15:58:26   1230s] Creating Lib Analyzer ...
[11/20 15:58:26   1230s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[11/20 15:58:26   1230s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[11/20 15:58:26   1230s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[11/20 15:58:26   1230s] 
[11/20 15:58:26   1230s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/20 15:58:26   1230s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:31 mem=4475.2M
[11/20 15:58:26   1230s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:31 mem=4475.2M
[11/20 15:58:26   1230s] Creating Lib Analyzer, finished. 
[11/20 15:58:26   1230s] 
[11/20 15:58:26   1230s] Active Setup views: VIEW_SETUP 
[11/20 15:58:26   1230s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4475.2M, EPOCH TIME: 1732114706.259407
[11/20 15:58:26   1230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:26   1230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:26   1230s] 
[11/20 15:58:26   1230s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:58:26   1230s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.013, REAL:0.008, MEM:4475.2M, EPOCH TIME: 1732114706.267856
[11/20 15:58:26   1230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:26   1230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:26   1230s] [oiPhyDebug] optDemand 1502252342400.00, spDemand 172320342400.00.
[11/20 15:58:26   1230s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11170
[11/20 15:58:26   1230s] [LDM::Info] maxLocalDensity 0.95, TinyGridDensity 1000.00 
[11/20 15:58:26   1230s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:20:31 mem=4475.2M
[11/20 15:58:26   1230s] OPERPROF: Starting DPlace-Init at level 1, MEM:4475.2M, EPOCH TIME: 1732114706.275953
[11/20 15:58:26   1230s] Processing tracks to init pin-track alignment.
[11/20 15:58:26   1230s] z: 2, totalTracks: 1
[11/20 15:58:26   1230s] z: 4, totalTracks: 1
[11/20 15:58:26   1230s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 15:58:26   1230s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4475.2M, EPOCH TIME: 1732114706.281325
[11/20 15:58:26   1230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:26   1230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:26   1230s] 
[11/20 15:58:26   1230s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:58:26   1230s] OPERPROF:     Starting CMU at level 3, MEM:4475.2M, EPOCH TIME: 1732114706.287896
[11/20 15:58:26   1230s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4475.2M, EPOCH TIME: 1732114706.288470
[11/20 15:58:26   1230s] 
[11/20 15:58:26   1230s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 15:58:26   1230s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.013, REAL:0.009, MEM:4475.2M, EPOCH TIME: 1732114706.290021
[11/20 15:58:26   1230s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4475.2M, EPOCH TIME: 1732114706.290068
[11/20 15:58:26   1230s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4475.2M, EPOCH TIME: 1732114706.290270
[11/20 15:58:26   1230s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4475.2MB).
[11/20 15:58:26   1230s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:4475.2M, EPOCH TIME: 1732114706.291502
[11/20 15:58:26   1230s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 15:58:26   1230s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11170
[11/20 15:58:26   1230s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:20:31 mem=4475.2M
[11/20 15:58:26   1230s] ### Creating RouteCongInterface, started
[11/20 15:58:26   1230s] 
[11/20 15:58:26   1230s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.8500} {5, 0.043, 0.8500} 
[11/20 15:58:26   1230s] 
[11/20 15:58:26   1230s] #optDebug: {0, 1.000}
[11/20 15:58:26   1230s] ### Creating RouteCongInterface, finished
[11/20 15:58:26   1230s] {MG  {4 0 27.4 0.469382} }
[11/20 15:58:26   1230s] *info: 32 io nets excluded
[11/20 15:58:26   1230s] *info: 2 clock nets excluded
[11/20 15:58:26   1230s] *info: 32 multi-driver nets excluded.
[11/20 15:58:26   1230s] *info: 946 no-driver nets excluded.
[11/20 15:58:26   1230s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.654633.3
[11/20 15:58:26   1230s] PathGroup :  reg2reg  TargetSlack : 0.0585 
[11/20 15:58:26   1231s] ** GigaOpt Optimizer WNS Slack -4.110 TNS Slack -1241.955 Density 7.10
[11/20 15:58:26   1231s] Optimizer TNS Opt
[11/20 15:58:26   1231s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.461|
|reg2reg   |-4.110|-1236.494|
|HEPG      |-4.110|-1236.494|
|All Paths |-4.110|-1241.955|
+----------+------+---------+

[11/20 15:58:26   1231s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4864.9M, EPOCH TIME: 1732114706.600238
[11/20 15:58:26   1231s] Found 0 hard placement blockage before merging.
[11/20 15:58:26   1231s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4864.9M, EPOCH TIME: 1732114706.600414
[11/20 15:58:27   1233s] Active Path Group: reg2reg  
[11/20 15:58:27   1233s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:58:27   1233s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/20 15:58:27   1233s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:58:27   1233s] |  -4.110|   -4.110|-1236.494|-1241.955|    7.10%|   0:00:00.0| 4864.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:27   1233s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 15:58:27   1233s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:27   1233s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:27   1233s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:28   1243s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:58:28   1243s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:28   1243s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:58:28   1243s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:28   1243s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:58:28   1243s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:29   1244s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 43  which is begin/end point or internal assertion point 
[11/20 15:58:29   1244s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:29   1244s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:29   1244s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 15:58:29   1244s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:29   1244s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:29   1245s] Dumping Information for Job 1438 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 15:58:29   1245s] Dumping Information for Job 1452 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 15:58:29   1245s] Dumping Information for Job 1460 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 15:58:29   1245s] Dumping Information for Job 1559 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 43  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:29   1245s] Dumping Information for Job 1586 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:30   1253s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/g1/B (input) Id 35  which is begin/end point or internal assertion point 
[11/20 15:58:30   1253s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:30   1253s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:30   1253s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/g1/B (input) Id 70  which is begin/end point or internal assertion point 
[11/20 15:58:30   1253s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:30   1253s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:30   1253s] Dumping Information for Job 355 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/g1/B (input) Id 35  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:30   1253s] Dumping Information for Job 363 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/g1/B (input) Id 70  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:31   1259s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:58:31   1259s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:31   1259s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/g18/A (input) Id 40  which is begin/end point or internal assertion point 
[11/20 15:58:31   1259s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:31   1259s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:31   1259s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/g18/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 15:58:31   1259s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:31   1259s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:31   1259s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/g6/B (input) Id 64  which is begin/end point or internal assertion point 
[11/20 15:58:31   1259s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:31   1259s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:31   1259s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/g6/B (input) Id 39  which is begin/end point or internal assertion point 
[11/20 15:58:31   1259s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:31   1259s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:31   1259s] Dumping Information for Job 323 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 15:58:31   1259s] Dumping Information for Job 366 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/g18/A (input) Id 40  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:31   1259s] Dumping Information for Job 401 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/g18/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:31   1259s] Dumping Information for Job 412 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/g6/B (input) Id 64  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:31   1259s] Dumping Information for Job 419 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/g6/B (input) Id 39  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:31   1263s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:58:31   1263s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:32   1263s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 15:58:32   1263s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:32   1263s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/B (input) Id 9  which is begin/end point or internal assertion point 
[11/20 15:58:32   1263s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:32   1263s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:32   1263s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:32   1263s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g14/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 15:58:32   1263s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:32   1263s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:32   1263s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g18/B (input) Id 40  which is begin/end point or internal assertion point 
[11/20 15:58:32   1263s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:32   1263s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:32   1263s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g12/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 15:58:32   1263s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:32   1263s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g12/B (input) Id 42  which is begin/end point or internal assertion point 
[11/20 15:58:32   1263s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:32   1263s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:32   1263s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:32   1263s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/A (input) Id 39  which is begin/end point or internal assertion point 
[11/20 15:58:32   1263s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:32   1263s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/B (input) Id 46  which is begin/end point or internal assertion point 
[11/20 15:58:32   1263s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:32   1263s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:32   1263s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:32   1263s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g12/A (input) Id 39  which is begin/end point or internal assertion point 
[11/20 15:58:32   1263s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:32   1263s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g12/B (input) Id 79  which is begin/end point or internal assertion point 
[11/20 15:58:32   1263s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:32   1263s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:32   1263s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:32   1263s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g18/B (input) Id 44  which is begin/end point or internal assertion point 
[11/20 15:58:32   1263s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:32   1263s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:32   1263s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g14/A (input) Id 6  which is begin/end point or internal assertion point 
[11/20 15:58:32   1263s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:32   1263s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:32   1263s] Dumping Information for Job 338 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 15:58:32   1263s] Dumping Information for Job 377 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/B (input) Id 9  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:32   1263s] Dumping Information for Job 379 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g14/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:32   1263s] Dumping Information for Job 381 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g18/B (input) Id 40  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:32   1263s] Dumping Information for Job 383 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g12/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g12/B (input) Id 42  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:32   1263s] Dumping Information for Job 389 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/A (input) Id 39  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/B (input) Id 46  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:32   1263s] Dumping Information for Job 392 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g12/A (input) Id 39  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g12/B (input) Id 79  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:32   1263s] Dumping Information for Job 399 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g18/B (input) Id 44  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:32   1263s] Dumping Information for Job 401 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g14/A (input) Id 6  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:32   1266s] |  -4.110|   -4.110|-1236.565|-1242.026|    7.12%|   0:00:05.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:32   1266s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
[11/20 15:58:32   1266s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:32   1266s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:32   1266s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:32   1267s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:58:32   1267s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:32   1268s] Dumping Information for Job 303 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 15:58:33   1268s] |  -4.110|   -4.110|-1236.490|-1241.951|    7.12%|   0:00:01.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:33   1268s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:58:33   1268s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:33   1268s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:33   1268s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:33   1269s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/FE_RC_3180_0/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:58:33   1269s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:33   1269s] Dumping Information for Job 89 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/FE_RC_3180_0/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 15:58:33   1270s] |  -4.110|   -4.110|-1236.469|-1241.930|    7.13%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:33   1270s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
[11/20 15:58:33   1270s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:33   1270s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:33   1270s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:33   1270s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g13/B (input) Id 48  which is begin/end point or internal assertion point 
[11/20 15:58:33   1270s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:33   1270s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:33   1270s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g13/B (input) Id 46  which is begin/end point or internal assertion point 
[11/20 15:58:33   1270s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:33   1270s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:33   1270s] |  -4.110|   -4.110|-1236.460|-1241.922|    7.13%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:33   1270s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
[11/20 15:58:33   1270s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:33   1270s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:33   1270s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:33   1271s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/A (input) Id 25  which is begin/end point or internal assertion point 
[11/20 15:58:33   1271s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:33   1271s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/B (input) Id 65  which is begin/end point or internal assertion point 
[11/20 15:58:33   1271s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:33   1271s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 15:58:33   1271s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:33   1271s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/B (input) Id 42  which is begin/end point or internal assertion point 
[11/20 15:58:33   1271s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:33   1271s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:33   1271s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:33   1271s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:33   1271s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:33   1272s] Dumping Information for Job 109 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/A (input) Id 25  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/B (input) Id 65  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:33   1272s] Dumping Information for Job 113 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/B (input) Id 42  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:34   1272s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g29/A (input) Id 4  which is begin/end point or internal assertion point 
[11/20 15:58:34   1272s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:34   1272s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:34   1272s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g29/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 15:58:34   1272s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:34   1272s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:34   1272s] Dumping Information for Job 64 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g29/A (input) Id 4  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:34   1273s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_1/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:58:34   1273s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:34   1273s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 15:58:34   1273s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:34   1273s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/B (input) Id 42  which is begin/end point or internal assertion point 
[11/20 15:58:34   1273s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:34   1273s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g23/A (input) Id 25  which is begin/end point or internal assertion point 
[11/20 15:58:34   1273s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:34   1273s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g23/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 15:58:34   1273s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:34   1273s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:34   1273s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:34   1273s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:34   1273s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:34   1273s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g39/B (input) Id 65  which is begin/end point or internal assertion point 
[11/20 15:58:34   1273s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:34   1273s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:34   1273s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g39/B (input) Id 96  which is begin/end point or internal assertion point 
[11/20 15:58:34   1273s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:34   1273s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:34   1273s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g39/B (input) Id 67  which is begin/end point or internal assertion point 
[11/20 15:58:34   1273s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:34   1273s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/A (input) Id 25  which is begin/end point or internal assertion point 
[11/20 15:58:34   1273s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:34   1273s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/B (input) Id 65  which is begin/end point or internal assertion point 
[11/20 15:58:34   1273s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:34   1273s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:34   1273s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:34   1273s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:34   1273s] Dumping Information for Job 78 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/B (input) Id 42  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:34   1273s] Dumping Information for Job 79 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g23/A (input) Id 25  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:34   1273s] Dumping Information for Job 80 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g23/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:34   1273s] Dumping Information for Job 87 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g39/B (input) Id 65  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:34   1273s] Dumping Information for Job 88 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g39/B (input) Id 96  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:34   1273s] Dumping Information for Job 92 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/A (input) Id 25  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/B (input) Id 65  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:34   1273s] Dumping Information for Job 93 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g39/B (input) Id 67  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:35   1282s] |  -4.110|   -4.110|-1236.394|-1241.856|    7.13%|   0:00:02.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:35   1282s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 15:58:35   1282s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:35   1282s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:35   1282s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 15:58:35   1282s] |  -4.110|   -4.110|-1236.379|-1241.840|    7.13%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:35   1282s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 15:58:35   1282s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:35   1282s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:35   1282s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 15:58:35   1283s] |  -4.110|   -4.110|-1236.363|-1241.824|    7.14%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:35   1283s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 15:58:35   1283s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:35   1283s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:35   1283s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 15:58:36   1284s] |  -4.110|   -4.110|-1236.357|-1241.819|    7.14%|   0:00:01.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:36   1284s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 15:58:36   1284s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:36   1284s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:36   1284s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 15:58:36   1284s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:58:36   1284s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:36   1284s] Dumping Information for Job 4 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 15:58:36   1284s] |  -4.110|   -4.110|-1236.307|-1241.768|    7.14%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:36   1284s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 15:58:36   1284s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:36   1284s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:36   1284s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:37   1286s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g2/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 15:58:37   1286s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:37   1286s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:37   1287s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g24/B (input) Id 41  which is begin/end point or internal assertion point 
[11/20 15:58:37   1287s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:37   1287s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:37   1287s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g24/B (input) Id 65  which is begin/end point or internal assertion point 
[11/20 15:58:37   1287s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:37   1287s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:37   1287s] Dumping Information for Job 6 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g24/B (input) Id 65  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:37   1287s] Dumping Information for Job 7 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g24/B (input) Id 41  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:37   1287s] |  -4.110|   -4.110|-1236.302|-1241.763|    7.14%|   0:00:01.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:37   1287s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 15:58:37   1287s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:37   1287s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:37   1287s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:37   1288s] |  -4.110|   -4.110|-1236.298|-1241.759|    7.14%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:37   1288s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 15:58:37   1288s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:37   1288s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:37   1288s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:37   1288s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g24/B (input) Id 65  which is begin/end point or internal assertion point 
[11/20 15:58:37   1288s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:37   1288s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:37   1288s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g12/A (input) Id 26  which is begin/end point or internal assertion point 
[11/20 15:58:37   1288s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:37   1288s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:37   1288s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g12/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 15:58:37   1288s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:37   1288s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:37   1288s] Dumping Information for Job 7 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g24/B (input) Id 65  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:37   1288s] Dumping Information for Job 9 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g12/A (input) Id 26  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:37   1288s] Dumping Information for Job 16 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g12/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:38   1289s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g16/A (input) Id 28  which is begin/end point or internal assertion point 
[11/20 15:58:38   1289s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:38   1289s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g16/B (input) Id 68  which is begin/end point or internal assertion point 
[11/20 15:58:38   1289s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:38   1289s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g16/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 15:58:38   1289s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:38   1289s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g16/B (input) Id 42  which is begin/end point or internal assertion point 
[11/20 15:58:38   1289s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:38   1289s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:38   1289s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:38   1289s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:38   1289s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:38   1290s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g2/A (input) Id 4  which is begin/end point or internal assertion point 
[11/20 15:58:38   1290s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:38   1290s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g2/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 15:58:38   1290s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:38   1290s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:38   1290s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:38   1291s] |  -4.110|   -4.110|-1236.274|-1241.735|    7.14%|   0:00:01.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:38   1291s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 15:58:38   1291s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:38   1291s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:38   1291s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:39   1292s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g8/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 15:58:39   1292s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:39   1292s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g8/B (input) Id 29  which is begin/end point or internal assertion point 
[11/20 15:58:39   1292s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:39   1292s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g8/A (input) Id 31  which is begin/end point or internal assertion point 
[11/20 15:58:39   1292s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:39   1292s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g8/B (input) Id 58  which is begin/end point or internal assertion point 
[11/20 15:58:39   1292s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:39   1292s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:39   1292s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:39   1292s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:39   1292s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:40   1298s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:58:40   1298s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:40   1298s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g20/B (input) Id 92  which is begin/end point or internal assertion point 
[11/20 15:58:40   1298s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:40   1298s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:40   1298s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g20/B (input) Id 39  which is begin/end point or internal assertion point 
[11/20 15:58:40   1298s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:40   1298s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 15:58:40   1298s] Dumping Information for Job 30 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 15:58:40   1298s] Dumping Information for Job 35 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g20/B (input) Id 92  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:40   1298s] Dumping Information for Job 38 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g20/B (input) Id 39  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 15:58:40   1300s] |  -4.110|   -4.110|-1236.262|-1241.723|    7.15%|   0:00:02.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:40   1300s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 15:58:40   1300s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:40   1300s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:40   1300s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:40   1300s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 15:58:40   1300s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 15:58:40   1300s] Dumping Information for Job 29 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 15:58:40   1300s] |  -4.110|   -4.110|-1236.259|-1241.720|    7.15%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:40   1300s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 15:58:40   1300s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:40   1300s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:40   1300s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:41   1301s] |  -4.110|   -4.110|-1236.246|-1241.707|    7.15%|   0:00:01.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:41   1301s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 15:58:41   1301s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:41   1301s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:41   1301s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:41   1302s] |  -4.110|   -4.110|-1236.219|-1241.680|    7.15%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:41   1302s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 15:58:41   1302s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:41   1302s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:41   1302s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 15:58:41   1303s] |  -4.110|   -4.110|-1236.193|-1241.654|    7.15%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:41   1303s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 15:58:41   1303s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:41   1303s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:41   1303s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 15:58:41   1303s] |  -4.110|   -4.110|-1236.168|-1241.630|    7.15%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:41   1303s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 15:58:41   1303s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:41   1303s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:41   1303s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 15:58:41   1303s] |  -4.110|   -4.110|-1236.153|-1241.614|    7.15%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:41   1303s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 15:58:41   1303s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:41   1303s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:41   1303s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 15:58:41   1304s] |  -4.110|   -4.110|-1236.118|-1241.579|    7.15%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:41   1304s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 15:58:41   1304s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:41   1304s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:41   1304s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 15:58:42   1304s] |  -4.110|   -4.110|-1236.078|-1241.540|    7.15%|   0:00:01.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:42   1304s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 15:58:42   1304s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:42   1304s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:42   1304s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 15:58:42   1304s] |  -4.110|   -4.110|-1236.075|-1241.536|    7.15%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:42   1304s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 15:58:42   1304s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:42   1304s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:42   1304s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 15:58:42   1305s] |  -4.110|   -4.110|-1236.061|-1241.522|    7.15%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:42   1305s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 15:58:42   1305s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:42   1305s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:42   1305s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 15:58:42   1305s] |  -4.110|   -4.110|-1235.969|-1241.431|    7.15%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:58:42   1305s] |        |         |         |         |         |            |        |          |         | e_6_in_0/DFFRX1_0_/D                               |
[11/20 15:58:42   1305s] |  -4.110|   -4.110|-1235.844|-1241.305|    7.15%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:58:42   1305s] |        |         |         |         |         |            |        |          |         | e_2_in_0/DFFRX1_0_/D                               |
[11/20 15:58:42   1306s] |  -4.110|   -4.110|-1235.695|-1241.156|    7.16%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:58:42   1306s] |        |         |         |         |         |            |        |          |         | e_2_in_0/DFFRX1_0_/D                               |
[11/20 15:58:42   1307s] |  -4.110|   -4.110|-1235.314|-1240.775|    7.16%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_io_top_1__2_/logical_tile_io_mode_io__0/logic |
[11/20 15:58:42   1307s] |        |         |         |         |         |            |        |          |         | al_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/ |
[11/20 15:58:42   1307s] |        |         |         |         |         |            |        |          |         | DFFRX1_0_/D                                        |
[11/20 15:58:43   1308s] |  -4.110|   -4.110|-1234.862|-1240.323|    7.17%|   0:00:01.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:58:43   1308s] |        |         |         |         |         |            |        |          |         | e_0_in_0/DFFRX1_0_/D                               |
[11/20 15:58:43   1309s] |  -4.110|   -4.110|-1234.665|-1240.126|    7.17%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:58:43   1309s] |        |         |         |         |         |            |        |          |         | e_0_in_0/DFFRX1_0_/D                               |
[11/20 15:58:44   1313s] |  -4.110|   -4.110|-1232.448|-1237.909|    7.16%|   0:00:01.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:58:44   1313s] |        |         |         |         |         |            |        |          |         | e_7_in_4/DFFRX1_1_/D                               |
[11/20 15:58:44   1316s] |  -4.110|   -4.110|-1231.484|-1236.946|    7.16%|   0:00:00.0| 5074.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:58:44   1316s] |        |         |         |         |         |            |        |          |         | e_7_in_4/DFFRX1_1_/D                               |
[11/20 15:58:44   1316s] |  -4.110|   -4.110|-1231.453|-1236.915|    7.16%|   0:00:00.0| 5074.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:58:44   1316s] |        |         |         |         |         |            |        |          |         | e_7_in_4/DFFRX1_1_/D                               |
[11/20 15:58:45   1318s] |  -4.110|   -4.110|-1230.955|-1236.416|    7.16%|   0:00:01.0| 5074.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:58:45   1318s] |        |         |         |         |         |            |        |          |         | e_4_in_0/DFFRX1_0_/D                               |
[11/20 15:58:45   1320s] |  -4.110|   -4.110|-1229.359|-1234.820|    7.17%|   0:00:00.0| 5074.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:58:45   1320s] |        |         |         |         |         |            |        |          |         | e_6_in_1/DFFRX1_0_/D                               |
[11/20 15:58:45   1322s] |  -4.110|   -4.110|-1228.697|-1234.158|    7.17%|   0:00:00.0| 5074.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:58:45   1322s] |        |         |         |         |         |            |        |          |         | e_8_in_5/DFFRX1_3_/D                               |
[11/20 15:58:46   1322s] |  -4.110|   -4.110|-1228.624|-1234.085|    7.17%|   0:00:01.0| 5074.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:58:46   1322s] |        |         |         |         |         |            |        |          |         | e_8_in_5/DFFRX1_3_/D                               |
[11/20 15:58:46   1323s] |  -4.110|   -4.110|-1227.035|-1232.496|    7.19%|   0:00:00.0| 5074.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:58:46   1323s] |        |         |         |         |         |            |        |          |         | e_8_in_1/DFFRX1_1_/D                               |
[11/20 15:58:46   1325s] |  -4.110|   -4.110|-1225.191|-1230.652|    7.22%|   0:00:00.0| 5074.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:58:46   1325s] |        |         |         |         |         |            |        |          |         | e_8_in_1/DFFRX1_1_/D                               |
[11/20 15:58:46   1325s] |  -4.110|   -4.110|-1225.170|-1230.631|    7.22%|   0:00:00.0| 5074.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:58:46   1325s] |        |         |         |         |         |            |        |          |         | e_8_in_1/DFFRX1_1_/D                               |
[11/20 15:58:46   1326s] |  -4.110|   -4.110|-1225.012|-1230.473|    7.22%|   0:00:00.0| 5074.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:58:46   1326s] |        |         |         |         |         |            |        |          |         | e_8_in_1/DFFRX1_1_/D                               |
[11/20 15:58:47   1328s] |  -4.110|   -4.110|-1221.090|-1226.551|    7.28%|   0:00:01.0| 5074.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:58:47   1328s] |        |         |         |         |         |            |        |          |         | e_9_in_2/DFFRX1_5_/D                               |
[11/20 15:58:47   1328s] |  -4.110|   -4.110|-1221.083|-1226.545|    7.28%|   0:00:00.0| 5074.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:58:47   1328s] |        |         |         |         |         |            |        |          |         | e_9_in_2/DFFRX1_5_/D                               |
[11/20 15:58:47   1328s] |  -4.110|   -4.110|-1220.633|-1226.094|    7.30%|   0:00:00.0| 5074.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:58:47   1328s] |        |         |         |         |         |            |        |          |         | e_9_in_2/DFFRX1_5_/D                               |
[11/20 15:58:47   1329s] |  -4.110|   -4.110|-1220.567|-1226.028|    7.30%|   0:00:00.0| 5074.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:58:47   1329s] |        |         |         |         |         |            |        |          |         | e_9_in_2/DFFRX1_5_/D                               |
[11/20 15:58:48   1332s] |  -4.110|   -4.110|-1212.733|-1218.194|    7.40%|   0:00:01.0| 5077.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:58:48   1332s] |        |         |         |         |         |            |        |          |         | e_7_in_5/DFFRX1_0_/D                               |
[11/20 15:58:48   1332s] |  -4.110|   -4.110|-1212.150|-1217.612|    7.42%|   0:00:00.0| 5077.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:58:48   1332s] |        |         |         |         |         |            |        |          |         | e_7_in_5/DFFRX1_0_/D                               |
[11/20 15:58:48   1333s] |  -4.110|   -4.110|-1212.120|-1217.582|    7.42%|   0:00:00.0| 5077.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:58:48   1333s] |        |         |         |         |         |            |        |          |         | e_7_in_5/DFFRX1_0_/D                               |
[11/20 15:58:48   1335s] |  -4.110|   -4.110|-1210.726|-1216.196|    7.43%|   0:00:00.0| 5080.6M|VIEW_SETUP|  reg2reg| cby_1__1_/mem_right_ipin_1/DFFRX1_0_/D             |
[11/20 15:58:48   1335s] |  -4.110|   -4.110|-1210.717|-1216.186|    7.43%|   0:00:00.0| 5080.6M|VIEW_SETUP|  reg2reg| cby_1__1_/mem_right_ipin_1/DFFRX1_0_/D             |
[11/20 15:58:48   1335s] |  -4.110|   -4.110|-1210.581|-1216.050|    7.44%|   0:00:00.0| 5080.6M|VIEW_SETUP|  reg2reg| cby_1__1_/mem_right_ipin_1/DFFRX1_0_/D             |
[11/20 15:58:49   1337s] |  -4.110|   -4.110|-1210.581|-1216.050|    7.44%|   0:00:01.0| 5080.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:49   1337s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 15:58:49   1337s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:49   1337s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:49   1337s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:49   1337s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:58:49   1337s] 
[11/20 15:58:49   1337s] *** Finish Core Optimize Step (cpu=0:01:43 real=0:00:22.0 mem=5080.6M) ***
[11/20 15:58:49   1339s] 
[11/20 15:58:49   1339s] *** Finished Optimize Step Cumulative (cpu=0:01:48 real=0:00:23.0 mem=5080.6M) ***
[11/20 15:58:49   1339s] Deleting 0 temporary hard placement blockage(s).
[11/20 15:58:49   1339s] OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.110|-1210.581|
|HEPG      |-4.110|-1210.581|
|All Paths |-4.110|-1216.050|
+----------+------+---------+

[11/20 15:58:49   1339s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.654633.6
[11/20 15:58:49   1339s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5080.6M, EPOCH TIME: 1732114729.758036
[11/20 15:58:49   1339s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11931).
[11/20 15:58:49   1339s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:49   1339s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:49   1339s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:49   1339s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.041, REAL:0.017, MEM:5073.6M, EPOCH TIME: 1732114729.775188
[11/20 15:58:49   1339s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:5073.6M, EPOCH TIME: 1732114729.778156
[11/20 15:58:49   1339s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5073.6M, EPOCH TIME: 1732114729.778220
[11/20 15:58:49   1339s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:5073.6M, EPOCH TIME: 1732114729.784038
[11/20 15:58:49   1339s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:49   1339s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:49   1339s] 
[11/20 15:58:49   1339s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:58:49   1339s] OPERPROF:       Starting CMU at level 4, MEM:5073.6M, EPOCH TIME: 1732114729.790472
[11/20 15:58:49   1339s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:5073.6M, EPOCH TIME: 1732114729.791045
[11/20 15:58:49   1339s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.012, REAL:0.009, MEM:5073.6M, EPOCH TIME: 1732114729.792622
[11/20 15:58:49   1339s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:5073.6M, EPOCH TIME: 1732114729.792666
[11/20 15:58:49   1339s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:5073.6M, EPOCH TIME: 1732114729.792824
[11/20 15:58:49   1339s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.016, MEM:5073.6M, EPOCH TIME: 1732114729.794092
[11/20 15:58:49   1339s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.020, REAL:0.016, MEM:5073.6M, EPOCH TIME: 1732114729.794121
[11/20 15:58:49   1339s] TDRefine: refinePlace mode is spiral
[11/20 15:58:49   1339s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.654633.9
[11/20 15:58:49   1339s] OPERPROF: Starting Refine-Place at level 1, MEM:5073.6M, EPOCH TIME: 1732114729.794176
[11/20 15:58:49   1339s] *** Starting refinePlace (0:22:19 mem=5073.6M) ***
[11/20 15:58:49   1339s] Total net bbox length = 3.933e+05 (2.018e+05 1.915e+05) (ext = 6.726e+04)
[11/20 15:58:49   1339s] 
[11/20 15:58:49   1339s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:58:49   1339s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 15:58:49   1339s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:58:49   1339s] Set min layer with default ( 2 )
[11/20 15:58:49   1339s] Set max layer with default ( 127 )
[11/20 15:58:49   1339s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:58:49   1339s] Min route layer (adjusted) = 2
[11/20 15:58:49   1339s] Max route layer (adjusted) = 5
[11/20 15:58:49   1339s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:58:49   1339s] Set min layer with default ( 2 )
[11/20 15:58:49   1339s] Set max layer with default ( 127 )
[11/20 15:58:49   1339s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:58:49   1339s] Min route layer (adjusted) = 2
[11/20 15:58:49   1339s] Max route layer (adjusted) = 5
[11/20 15:58:49   1339s] 
[11/20 15:58:49   1339s] Starting Small incrNP...
[11/20 15:58:49   1339s] User Input Parameters:
[11/20 15:58:49   1339s] - Congestion Driven    : Off
[11/20 15:58:49   1339s] - Timing Driven        : Off
[11/20 15:58:49   1339s] - Area-Violation Based : Off
[11/20 15:58:49   1339s] - Start Rollback Level : -5
[11/20 15:58:49   1339s] - Legalized            : On
[11/20 15:58:49   1339s] - Window Based         : Off
[11/20 15:58:49   1339s] - eDen incr mode       : Off
[11/20 15:58:49   1339s] - Small incr mode      : On
[11/20 15:58:49   1339s] 
[11/20 15:58:49   1339s] OPERPROF:   Starting Report-Density-Map (exclude fixed instaces) at level 2, MEM:5073.6M, EPOCH TIME: 1732114729.812197
[11/20 15:58:49   1339s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:5073.6M, EPOCH TIME: 1732114729.814195
[11/20 15:58:49   1339s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.013, REAL:0.004, MEM:5073.6M, EPOCH TIME: 1732114729.817746
[11/20 15:58:49   1339s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1444 )
[11/20 15:58:49   1339s] Density distribution unevenness ratio = 80.042%
[11/20 15:58:49   1339s] Density distribution unevenness ratio (U70) = 0.000%
[11/20 15:58:49   1339s] Density distribution unevenness ratio (U80) = 0.000%
[11/20 15:58:49   1339s] Density distribution unevenness ratio (U90) = 0.000%
[11/20 15:58:49   1339s] OPERPROF:   Finished Report-Density-Map (exclude fixed instaces) at level 2, CPU:0.015, REAL:0.006, MEM:5073.6M, EPOCH TIME: 1732114729.817824
[11/20 15:58:49   1339s] cost 0.692222, thresh 1.000000
[11/20 15:58:49   1339s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5073.6M)
[11/20 15:58:49   1339s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/20 15:58:49   1339s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:5073.6M, EPOCH TIME: 1732114729.818207
[11/20 15:58:49   1339s] Starting refinePlace ...
[11/20 15:58:49   1339s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:58:49   1339s] Set min layer with default ( 2 )
[11/20 15:58:49   1339s] Set max layer with default ( 127 )
[11/20 15:58:49   1339s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:58:49   1339s] Min route layer (adjusted) = 2
[11/20 15:58:49   1339s] Max route layer (adjusted) = 5
[11/20 15:58:49   1339s] One DDP V2 for no tweak run.
[11/20 15:58:49   1339s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:58:49   1339s] Set min layer with default ( 2 )
[11/20 15:58:49   1339s] Set max layer with default ( 127 )
[11/20 15:58:49   1339s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:58:49   1339s] Min route layer (adjusted) = 2
[11/20 15:58:49   1339s] Max route layer (adjusted) = 5
[11/20 15:58:49   1339s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:5185.6M, EPOCH TIME: 1732114729.843780
[11/20 15:58:49   1339s] DDP initSite1 nrRow 376 nrJob 376
[11/20 15:58:49   1339s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:5185.6M, EPOCH TIME: 1732114729.843854
[11/20 15:58:49   1339s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.001, REAL:0.000, MEM:5185.6M, EPOCH TIME: 1732114729.844149
[11/20 15:58:49   1339s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:5185.6M, EPOCH TIME: 1732114729.844182
[11/20 15:58:49   1339s] DDP markSite nrRow 376 nrJob 376
[11/20 15:58:49   1339s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.003, REAL:0.000, MEM:5185.6M, EPOCH TIME: 1732114729.844660
[11/20 15:58:49   1339s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.005, REAL:0.001, MEM:5185.6M, EPOCH TIME: 1732114729.844698
[11/20 15:58:49   1339s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/20 15:58:49   1339s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:5185.6M, EPOCH TIME: 1732114729.851590
[11/20 15:58:49   1339s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:5185.6M, EPOCH TIME: 1732114729.851642
[11/20 15:58:49   1339s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.018, REAL:0.002, MEM:5185.6M, EPOCH TIME: 1732114729.854055
[11/20 15:58:49   1339s] ** Cut row section cpu time 0:00:00.0.
[11/20 15:58:49   1339s]  ** Cut row section real time 0:00:00.0.
[11/20 15:58:49   1339s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.019, REAL:0.003, MEM:5185.6M, EPOCH TIME: 1732114729.854235
[11/20 15:58:49   1339s]   Spread Effort: high, pre-route mode, useDDP on.
[11/20 15:58:49   1339s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=5041.6MB) @(0:22:19 - 0:22:20).
[11/20 15:58:49   1339s] Move report: preRPlace moves 2125 insts, mean move: 1.36 um, max move: 8.74 um 
[11/20 15:58:49   1339s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/FE_RC_5031_0): (1073.96, 1310.86) --> (1069.36, 1315.00)
[11/20 15:58:49   1339s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[11/20 15:58:49   1339s] wireLenOptFixPriorityInst 0 inst fixed
[11/20 15:58:49   1339s] 
[11/20 15:58:49   1339s] Running Spiral MT with 8 threads  fetchWidth=324 
[11/20 15:58:50   1340s] Move report: legalization moves 30 insts, mean move: 0.01 um, max move: 0.01 um spiral
[11/20 15:58:50   1340s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_RC_5130_0): (1008.64, 909.28) --> (1008.64, 909.28)
[11/20 15:58:50   1340s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/20 15:58:50   1340s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/20 15:58:50   1340s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=5041.6MB) @(0:22:20 - 0:22:20).
[11/20 15:58:50   1340s] Move report: Detail placement moves 2107 insts, mean move: 1.37 um, max move: 8.74 um 
[11/20 15:58:50   1340s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/FE_RC_5031_0): (1073.96, 1310.86) --> (1069.36, 1315.00)
[11/20 15:58:50   1340s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 5041.6MB
[11/20 15:58:50   1340s] Statistics of distance of Instance movement in refine placement:
[11/20 15:58:50   1340s]   maximum (X+Y) =         8.74 um
[11/20 15:58:50   1340s]   inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/FE_RC_5031_0) with max move: (1073.96, 1310.86) -> (1069.36, 1315)
[11/20 15:58:50   1340s]   mean    (X+Y) =         1.37 um
[11/20 15:58:50   1340s] Summary Report:
[11/20 15:58:50   1340s] Instances move: 2107 (out of 11931 movable)
[11/20 15:58:50   1340s] Instances flipped: 0
[11/20 15:58:50   1340s] Mean displacement: 1.37 um
[11/20 15:58:50   1340s] Max displacement: 8.74 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/FE_RC_5031_0) (1073.96, 1310.86) -> (1069.36, 1315)
[11/20 15:58:50   1340s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[11/20 15:58:50   1340s] 	Violation at original loc: Overlapping with other instance
[11/20 15:58:50   1340s] Total instances moved : 2107
[11/20 15:58:50   1340s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.949, REAL:0.285, MEM:5041.6M, EPOCH TIME: 1732114730.103679
[11/20 15:58:50   1340s] Total net bbox length = 3.951e+05 (2.034e+05 1.917e+05) (ext = 6.727e+04)
[11/20 15:58:50   1340s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 5041.6MB
[11/20 15:58:50   1340s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=5041.6MB) @(0:22:19 - 0:22:20).
[11/20 15:58:50   1340s] *** Finished refinePlace (0:22:20 mem=5041.6M) ***
[11/20 15:58:50   1340s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.654633.9
[11/20 15:58:50   1340s] OPERPROF: Finished Refine-Place at level 1, CPU:0.988, REAL:0.315, MEM:5041.6M, EPOCH TIME: 1732114730.109513
[11/20 15:58:50   1340s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5041.6M, EPOCH TIME: 1732114730.156181
[11/20 15:58:50   1340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11931).
[11/20 15:58:50   1340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:50   1340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:50   1340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:50   1340s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.054, REAL:0.027, MEM:5073.6M, EPOCH TIME: 1732114730.182953
[11/20 15:58:50   1340s] *** maximum move = 8.74 um ***
[11/20 15:58:50   1340s] *** Finished re-routing un-routed nets (5073.6M) ***
[11/20 15:58:50   1340s] OPERPROF: Starting DPlace-Init at level 1, MEM:5073.6M, EPOCH TIME: 1732114730.193278
[11/20 15:58:50   1340s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5073.6M, EPOCH TIME: 1732114730.199228
[11/20 15:58:50   1340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:50   1340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:50   1340s] 
[11/20 15:58:50   1340s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:58:50   1340s] OPERPROF:     Starting CMU at level 3, MEM:5073.6M, EPOCH TIME: 1732114730.205881
[11/20 15:58:50   1340s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:5073.6M, EPOCH TIME: 1732114730.206486
[11/20 15:58:50   1340s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.009, MEM:5073.6M, EPOCH TIME: 1732114730.208115
[11/20 15:58:50   1340s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5073.6M, EPOCH TIME: 1732114730.208160
[11/20 15:58:50   1340s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5073.6M, EPOCH TIME: 1732114730.208318
[11/20 15:58:50   1340s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:5073.6M, EPOCH TIME: 1732114730.209649
[11/20 15:58:50   1340s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 15:58:50   1340s] 
[11/20 15:58:50   1340s] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=5073.6M) ***
[11/20 15:58:50   1340s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.654633.6
[11/20 15:58:50   1340s] ** GigaOpt Optimizer WNS Slack -4.110 TNS Slack -1216.050 Density 7.44
[11/20 15:58:50   1340s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.110|-1210.581|
|HEPG      |-4.110|-1210.581|
|All Paths |-4.110|-1216.050|
+----------+------+---------+

[11/20 15:58:50   1340s] Bottom Preferred Layer:
[11/20 15:58:50   1340s] +-------------+------------+----------+
[11/20 15:58:50   1340s] |    Layer    |   OPT_LA   |   Rule   |
[11/20 15:58:50   1340s] +-------------+------------+----------+
[11/20 15:58:50   1340s] | met4 (z=4)  |          1 | default  |
[11/20 15:58:50   1340s] +-------------+------------+----------+
[11/20 15:58:50   1340s] Via Pillar Rule:
[11/20 15:58:50   1340s]     None
[11/20 15:58:50   1340s] 
[11/20 15:58:50   1340s] *** Finish pre-CTS Setup Fixing (cpu=0:01:50 real=0:00:24.0 mem=5073.6M) ***
[11/20 15:58:50   1340s] 
[11/20 15:58:50   1340s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.654633.3
[11/20 15:58:50   1340s] Total-nets :: 12033, Stn-nets :: 5310, ratio :: 44.1286 %, Total-len 497918, Stn-len 142576
[11/20 15:58:50   1340s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11979
[11/20 15:58:50   1340s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4945.6M, EPOCH TIME: 1732114730.325481
[11/20 15:58:50   1340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:50   1340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:50   1340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:50   1340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:50   1340s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.057, REAL:0.028, MEM:4530.6M, EPOCH TIME: 1732114730.353823
[11/20 15:58:50   1340s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.654633.10
[11/20 15:58:50   1340s] *** TnsOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:01:50.2/0:00:24.3 (4.5), totSession cpu/real = 0:22:20.6/1:23:03.4 (0.3), mem = 4530.6M
[11/20 15:58:50   1340s] 
[11/20 15:58:50   1340s] =============================================================================================
[11/20 15:58:50   1340s]  Step TAT Report : TnsOpt #2 / place_opt_design #1                              22.33-s094_1
[11/20 15:58:50   1340s] =============================================================================================
[11/20 15:58:50   1340s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 15:58:50   1340s] ---------------------------------------------------------------------------------------------
[11/20 15:58:50   1340s] [ SlackTraversorInit     ]      4   0:00:00.6  (   2.5 % )     0:00:00.6 /  0:00:01.9    3.0
[11/20 15:58:50   1340s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 15:58:50   1340s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:58:50   1340s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    2.6
[11/20 15:58:50   1340s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[11/20 15:58:50   1340s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    2.0
[11/20 15:58:50   1340s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:58:50   1340s] [ TransformInit          ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 15:58:50   1340s] [ OptimizationStep       ]      1   0:00:00.1  (   0.3 % )     0:00:21.9 /  0:01:43.4    4.7
[11/20 15:58:50   1340s] [ OptSingleIteration     ]    123   0:00:00.3  (   1.4 % )     0:00:21.5 /  0:01:26.2    4.0
[11/20 15:58:50   1340s] [ OptGetWeight           ]    123   0:00:00.4  (   1.6 % )     0:00:00.4 /  0:00:00.4    1.1
[11/20 15:58:50   1340s] [ OptEval                ]    123   0:00:11.0  (  45.2 % )     0:00:11.0 /  0:00:52.7    4.8
[11/20 15:58:50   1340s] [ OptCommit              ]    123   0:00:00.5  (   2.2 % )     0:00:00.5 /  0:00:00.5    1.0
[11/20 15:58:50   1340s] [ PostCommitDelayUpdate  ]    123   0:00:00.3  (   1.1 % )     0:00:01.8 /  0:00:03.0    1.6
[11/20 15:58:50   1340s] [ IncrDelayCalc          ]    492   0:00:01.6  (   6.4 % )     0:00:01.6 /  0:00:02.6    1.7
[11/20 15:58:50   1340s] [ SetupOptGetWorkingSet  ]    342   0:00:00.9  (   3.9 % )     0:00:00.9 /  0:00:02.3    2.5
[11/20 15:58:50   1340s] [ SetupOptGetActiveNode  ]    342   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.2
[11/20 15:58:50   1340s] [ SetupOptSlackGraph     ]    123   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.7    5.0
[11/20 15:58:50   1340s] [ RefinePlace            ]      1   0:00:00.5  (   2.0 % )     0:00:00.5 /  0:00:01.3    2.6
[11/20 15:58:50   1340s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[11/20 15:58:50   1340s] [ TimingUpdate           ]      3   0:00:00.7  (   2.8 % )     0:00:00.7 /  0:00:02.7    4.0
[11/20 15:58:50   1340s] [ IncrTimingUpdate       ]    110   0:00:06.6  (  27.3 % )     0:00:06.6 /  0:00:27.3    4.1
[11/20 15:58:50   1340s] [ MISC                   ]          0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.3    1.7
[11/20 15:58:50   1340s] ---------------------------------------------------------------------------------------------
[11/20 15:58:50   1340s]  TnsOpt #2 TOTAL                    0:00:24.3  ( 100.0 % )     0:00:24.3 /  0:01:50.2    4.5
[11/20 15:58:50   1340s] ---------------------------------------------------------------------------------------------
[11/20 15:58:50   1340s] 
[11/20 15:58:50   1340s] End: GigaOpt Optimization in TNS mode
[11/20 15:58:50   1340s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/20 15:58:50   1340s] Info: 32 io nets excluded
[11/20 15:58:50   1340s] Info: 2 clock nets excluded from IPO operation.
[11/20 15:58:50   1340s] ### Creating LA Mngr. totSessionCpu=0:22:21 mem=4528.6M
[11/20 15:58:50   1340s] ### Creating LA Mngr, finished. totSessionCpu=0:22:21 mem=4528.6M
[11/20 15:58:50   1340s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/20 15:58:50   1340s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4902.3M, EPOCH TIME: 1732114730.444050
[11/20 15:58:50   1340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:50   1340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:50   1340s] 
[11/20 15:58:50   1340s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:58:50   1340s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.008, MEM:4902.3M, EPOCH TIME: 1732114730.452046
[11/20 15:58:50   1340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:50   1340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:50   1340s] [oiPhyDebug] optDemand 1510360888900.00, spDemand 180428888900.00.
[11/20 15:58:50   1340s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11979
[11/20 15:58:50   1340s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/20 15:58:50   1340s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:22:21 mem=4902.3M
[11/20 15:58:50   1340s] OPERPROF: Starting DPlace-Init at level 1, MEM:4902.3M, EPOCH TIME: 1732114730.459633
[11/20 15:58:50   1340s] Processing tracks to init pin-track alignment.
[11/20 15:58:50   1340s] z: 2, totalTracks: 1
[11/20 15:58:50   1340s] z: 4, totalTracks: 1
[11/20 15:58:50   1340s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 15:58:50   1340s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4902.3M, EPOCH TIME: 1732114730.465038
[11/20 15:58:50   1340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:50   1340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:50   1340s] 
[11/20 15:58:50   1340s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:58:50   1340s] OPERPROF:     Starting CMU at level 3, MEM:4902.3M, EPOCH TIME: 1732114730.471080
[11/20 15:58:50   1340s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4902.3M, EPOCH TIME: 1732114730.471660
[11/20 15:58:50   1340s] 
[11/20 15:58:50   1340s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 15:58:50   1340s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.008, MEM:4902.3M, EPOCH TIME: 1732114730.473233
[11/20 15:58:50   1340s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4902.3M, EPOCH TIME: 1732114730.473276
[11/20 15:58:50   1340s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4902.3M, EPOCH TIME: 1732114730.473466
[11/20 15:58:50   1340s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4902.3MB).
[11/20 15:58:50   1340s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.015, MEM:4902.3M, EPOCH TIME: 1732114730.474754
[11/20 15:58:50   1340s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 15:58:50   1340s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11979
[11/20 15:58:50   1340s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:22:21 mem=4918.3M
[11/20 15:58:50   1340s] Begin: Area Reclaim Optimization
[11/20 15:58:50   1340s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:22:20.8/1:23:03.5 (0.3), mem = 4918.3M
[11/20 15:58:50   1340s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.654633.11
[11/20 15:58:50   1340s] 
[11/20 15:58:50   1340s] Active Setup views: VIEW_SETUP 
[11/20 15:58:50   1340s] [LDM::Info] TotalInstCnt at InitDesignMc2: 11979
[11/20 15:58:50   1340s] ### Creating RouteCongInterface, started
[11/20 15:58:50   1340s] 
[11/20 15:58:50   1340s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[11/20 15:58:50   1340s] 
[11/20 15:58:50   1340s] #optDebug: {0, 1.000}
[11/20 15:58:50   1340s] ### Creating RouteCongInterface, finished
[11/20 15:58:50   1340s] {MG  {4 0 27.4 0.469382} }
[11/20 15:58:50   1340s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4918.3M, EPOCH TIME: 1732114730.593210
[11/20 15:58:50   1340s] Found 0 hard placement blockage before merging.
[11/20 15:58:50   1340s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4918.3M, EPOCH TIME: 1732114730.593510
[11/20 15:58:50   1341s] Reclaim Optimization WNS Slack -4.110  TNS Slack -1216.050 Density 7.44
[11/20 15:58:50   1341s] +---------+---------+--------+---------+------------+--------+
[11/20 15:58:50   1341s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[11/20 15:58:50   1341s] +---------+---------+--------+---------+------------+--------+
[11/20 15:58:50   1341s] |    7.44%|        -|  -4.110|-1216.050|   0:00:00.0| 4918.3M|
[11/20 15:58:50   1341s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[11/20 15:58:50   1341s] |    7.44%|        0|  -4.110|-1216.050|   0:00:00.0| 4918.3M|
[11/20 15:58:51   1342s] |    7.36%|      181|  -4.110|-1215.370|   0:00:01.0| 5077.9M|
[11/20 15:58:53   1350s] |    7.33%|      181|  -4.098|-1214.790|   0:00:02.0| 5077.9M|
[11/20 15:58:53   1351s] |    7.33%|        1|  -4.098|-1214.790|   0:00:00.0| 5077.9M|
[11/20 15:58:53   1351s] |    7.33%|        0|  -4.098|-1214.790|   0:00:00.0| 5077.9M|
[11/20 15:58:53   1351s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[11/20 15:58:53   1351s] #optDebug: RTR_SNLTF <10.0000 4.1400> <41.4000> 
[11/20 15:58:53   1351s] |    7.33%|        0|  -4.098|-1214.790|   0:00:00.0| 5077.9M|
[11/20 15:58:53   1351s] +---------+---------+--------+---------+------------+--------+
[11/20 15:58:53   1351s] Reclaim Optimization End WNS Slack -4.098  TNS Slack -1214.790 Density 7.33
[11/20 15:58:53   1351s] 
[11/20 15:58:53   1351s] ** Summary: Restruct = 0 Buffer Deletion = 139 Declone = 55 Resize = 160 **
[11/20 15:58:53   1351s] --------------------------------------------------------------
[11/20 15:58:53   1351s] |                                   | Total     | Sequential |
[11/20 15:58:53   1351s] --------------------------------------------------------------
[11/20 15:58:53   1351s] | Num insts resized                 |     160  |       0    |
[11/20 15:58:53   1351s] | Num insts undone                  |      22  |       0    |
[11/20 15:58:53   1351s] | Num insts Downsized               |     160  |       0    |
[11/20 15:58:53   1351s] | Num insts Samesized               |       0  |       0    |
[11/20 15:58:53   1351s] | Num insts Upsized                 |       0  |       0    |
[11/20 15:58:53   1351s] | Num multiple commits+uncommits    |       0  |       -    |
[11/20 15:58:53   1351s] --------------------------------------------------------------
[11/20 15:58:53   1351s] Bottom Preferred Layer:
[11/20 15:58:53   1351s] +-------------+------------+----------+
[11/20 15:58:53   1351s] |    Layer    |   OPT_LA   |   Rule   |
[11/20 15:58:53   1351s] +-------------+------------+----------+
[11/20 15:58:53   1351s] | met4 (z=4)  |          1 | default  |
[11/20 15:58:53   1351s] +-------------+------------+----------+
[11/20 15:58:53   1351s] Via Pillar Rule:
[11/20 15:58:53   1351s]     None
[11/20 15:58:53   1351s] 
[11/20 15:58:53   1351s] Number of times islegalLocAvaiable called = 477 skipped = 0, called in commitmove = 182, skipped in commitmove = 0
[11/20 15:58:53   1351s] End: Core Area Reclaim Optimization (cpu = 0:00:10.4) (real = 0:00:03.0) **
[11/20 15:58:53   1351s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5077.9M, EPOCH TIME: 1732114733.686460
[11/20 15:58:53   1351s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11737).
[11/20 15:58:53   1351s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:53   1351s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:53   1351s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:53   1351s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.041, REAL:0.016, MEM:5071.9M, EPOCH TIME: 1732114733.702131
[11/20 15:58:53   1351s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:5071.9M, EPOCH TIME: 1732114733.705852
[11/20 15:58:53   1351s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5071.9M, EPOCH TIME: 1732114733.705924
[11/20 15:58:53   1351s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:5071.9M, EPOCH TIME: 1732114733.712822
[11/20 15:58:53   1351s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:53   1351s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:53   1351s] 
[11/20 15:58:53   1351s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:58:53   1351s] OPERPROF:       Starting CMU at level 4, MEM:5071.9M, EPOCH TIME: 1732114733.719234
[11/20 15:58:53   1351s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:5071.9M, EPOCH TIME: 1732114733.719852
[11/20 15:58:53   1351s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.012, REAL:0.009, MEM:5071.9M, EPOCH TIME: 1732114733.721416
[11/20 15:58:53   1351s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:5071.9M, EPOCH TIME: 1732114733.721467
[11/20 15:58:53   1351s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:5071.9M, EPOCH TIME: 1732114733.721651
[11/20 15:58:53   1351s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:5071.9M, EPOCH TIME: 1732114733.722849
[11/20 15:58:53   1351s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:5071.9M, EPOCH TIME: 1732114733.723020
[11/20 15:58:53   1351s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.017, MEM:5071.9M, EPOCH TIME: 1732114733.723094
[11/20 15:58:53   1351s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.020, REAL:0.017, MEM:5071.9M, EPOCH TIME: 1732114733.723119
[11/20 15:58:53   1351s] TDRefine: refinePlace mode is spiral
[11/20 15:58:53   1351s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.654633.10
[11/20 15:58:53   1351s] OPERPROF: Starting Refine-Place at level 1, MEM:5071.9M, EPOCH TIME: 1732114733.723174
[11/20 15:58:53   1351s] *** Starting refinePlace (0:22:31 mem=5071.9M) ***
[11/20 15:58:53   1351s] Total net bbox length = 3.949e+05 (2.031e+05 1.917e+05) (ext = 6.732e+04)
[11/20 15:58:53   1351s] 
[11/20 15:58:53   1351s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:58:53   1351s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 15:58:53   1351s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:58:53   1351s] Set min layer with default ( 2 )
[11/20 15:58:53   1351s] Set max layer with default ( 127 )
[11/20 15:58:53   1351s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:58:53   1351s] Min route layer (adjusted) = 2
[11/20 15:58:53   1351s] Max route layer (adjusted) = 5
[11/20 15:58:53   1351s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:58:53   1351s] Set min layer with default ( 2 )
[11/20 15:58:53   1351s] Set max layer with default ( 127 )
[11/20 15:58:53   1351s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:58:53   1351s] Min route layer (adjusted) = 2
[11/20 15:58:53   1351s] Max route layer (adjusted) = 5
[11/20 15:58:53   1351s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:5071.9M, EPOCH TIME: 1732114733.740464
[11/20 15:58:53   1351s] Starting refinePlace ...
[11/20 15:58:53   1351s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:58:53   1351s] Set min layer with default ( 2 )
[11/20 15:58:53   1351s] Set max layer with default ( 127 )
[11/20 15:58:53   1351s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:58:53   1351s] Min route layer (adjusted) = 2
[11/20 15:58:53   1351s] Max route layer (adjusted) = 5
[11/20 15:58:53   1351s] One DDP V2 for no tweak run.
[11/20 15:58:53   1351s] 
[11/20 15:58:53   1351s] Running Spiral MT with 8 threads  fetchWidth=324 
[11/20 15:58:53   1351s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/20 15:58:53   1351s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/20 15:58:53   1351s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/20 15:58:53   1351s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=5039.9MB) @(0:22:31 - 0:22:32).
[11/20 15:58:53   1351s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 15:58:53   1351s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 5039.9MB
[11/20 15:58:53   1351s] Statistics of distance of Instance movement in refine placement:
[11/20 15:58:53   1351s]   maximum (X+Y) =         0.00 um
[11/20 15:58:53   1351s]   mean    (X+Y) =         0.00 um
[11/20 15:58:53   1351s] Summary Report:
[11/20 15:58:53   1351s] Instances move: 0 (out of 11737 movable)
[11/20 15:58:53   1351s] Instances flipped: 0
[11/20 15:58:53   1351s] Mean displacement: 0.00 um
[11/20 15:58:53   1351s] Max displacement: 0.00 um 
[11/20 15:58:53   1351s] Total instances moved : 0
[11/20 15:58:53   1351s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.380, REAL:0.195, MEM:5039.9M, EPOCH TIME: 1732114733.935736
[11/20 15:58:53   1351s] Total net bbox length = 3.949e+05 (2.031e+05 1.917e+05) (ext = 6.732e+04)
[11/20 15:58:53   1351s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 5039.9MB
[11/20 15:58:53   1351s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=5039.9MB) @(0:22:31 - 0:22:32).
[11/20 15:58:53   1351s] *** Finished refinePlace (0:22:32 mem=5039.9M) ***
[11/20 15:58:53   1351s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.654633.10
[11/20 15:58:53   1351s] OPERPROF: Finished Refine-Place at level 1, CPU:0.405, REAL:0.220, MEM:5039.9M, EPOCH TIME: 1732114733.942708
[11/20 15:58:53   1351s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5039.9M, EPOCH TIME: 1732114733.988498
[11/20 15:58:53   1351s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11737).
[11/20 15:58:53   1351s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:54   1351s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:54   1351s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:54   1351s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.047, REAL:0.018, MEM:5071.9M, EPOCH TIME: 1732114734.006230
[11/20 15:58:54   1351s] *** maximum move = 0.00 um ***
[11/20 15:58:54   1351s] *** Finished re-routing un-routed nets (5071.9M) ***
[11/20 15:58:54   1351s] OPERPROF: Starting DPlace-Init at level 1, MEM:5071.9M, EPOCH TIME: 1732114734.024824
[11/20 15:58:54   1351s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5071.9M, EPOCH TIME: 1732114734.030721
[11/20 15:58:54   1351s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:54   1351s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:54   1351s] 
[11/20 15:58:54   1351s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:58:54   1351s] OPERPROF:     Starting CMU at level 3, MEM:5071.9M, EPOCH TIME: 1732114734.037531
[11/20 15:58:54   1351s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:5071.9M, EPOCH TIME: 1732114734.038091
[11/20 15:58:54   1351s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.013, REAL:0.009, MEM:5071.9M, EPOCH TIME: 1732114734.039665
[11/20 15:58:54   1351s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5071.9M, EPOCH TIME: 1732114734.039709
[11/20 15:58:54   1351s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5071.9M, EPOCH TIME: 1732114734.039890
[11/20 15:58:54   1351s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:5071.9M, EPOCH TIME: 1732114734.041133
[11/20 15:58:54   1351s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:5071.9M, EPOCH TIME: 1732114734.041312
[11/20 15:58:54   1351s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:5071.9M, EPOCH TIME: 1732114734.041389
[11/20 15:58:54   1351s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 15:58:54   1351s] 
[11/20 15:58:54   1351s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=5071.9M) ***
[11/20 15:58:54   1351s] Deleting 0 temporary hard placement blockage(s).
[11/20 15:58:54   1351s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 11785
[11/20 15:58:54   1351s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.654633.11
[11/20 15:58:54   1351s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:11.1/0:00:03.6 (3.1), totSession cpu/real = 0:22:32.0/1:23:07.1 (0.3), mem = 5071.9M
[11/20 15:58:54   1351s] 
[11/20 15:58:54   1351s] =============================================================================================
[11/20 15:58:54   1351s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             22.33-s094_1
[11/20 15:58:54   1351s] =============================================================================================
[11/20 15:58:54   1351s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 15:58:54   1351s] ---------------------------------------------------------------------------------------------
[11/20 15:58:54   1351s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.1
[11/20 15:58:54   1351s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:58:54   1351s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[11/20 15:58:54   1351s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.1    2.2
[11/20 15:58:54   1351s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:58:54   1351s] [ OptimizationStep       ]      1   0:00:00.2  (   5.3 % )     0:00:03.0 /  0:00:10.2    3.4
[11/20 15:58:54   1351s] [ OptSingleIteration     ]      6   0:00:00.1  (   2.6 % )     0:00:02.8 /  0:00:10.0    3.6
[11/20 15:58:54   1351s] [ OptGetWeight           ]    253   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:58:54   1351s] [ OptEval                ]    253   0:00:00.4  (  10.1 % )     0:00:00.4 /  0:00:02.2    6.0
[11/20 15:58:54   1351s] [ OptCommit              ]    253   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/20 15:58:54   1351s] [ PostCommitDelayUpdate  ]    266   0:00:00.1  (   1.6 % )     0:00:00.5 /  0:00:00.9    1.7
[11/20 15:58:54   1351s] [ IncrDelayCalc          ]    199   0:00:00.5  (  13.3 % )     0:00:00.5 /  0:00:00.9    1.8
[11/20 15:58:54   1351s] [ RefinePlace            ]      1   0:00:00.4  (  10.8 % )     0:00:00.4 /  0:00:00.7    1.8
[11/20 15:58:54   1351s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[11/20 15:58:54   1351s] [ IncrTimingUpdate       ]     52   0:00:01.7  (  48.7 % )     0:00:01.7 /  0:00:06.7    3.8
[11/20 15:58:54   1351s] [ MISC                   ]          0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/20 15:58:54   1351s] ---------------------------------------------------------------------------------------------
[11/20 15:58:54   1351s]  AreaOpt #3 TOTAL                   0:00:03.6  ( 100.0 % )     0:00:03.6 /  0:00:11.1    3.1
[11/20 15:58:54   1351s] ---------------------------------------------------------------------------------------------
[11/20 15:58:54   1351s] 
[11/20 15:58:54   1351s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11785
[11/20 15:58:54   1351s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4943.9M, EPOCH TIME: 1732114734.083371
[11/20 15:58:54   1351s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:54   1351s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:54   1352s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:54   1352s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:54   1352s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.046, REAL:0.021, MEM:4530.9M, EPOCH TIME: 1732114734.104047
[11/20 15:58:54   1352s] End: Area Reclaim Optimization (cpu=0:00:11, real=0:00:04, mem=4530.95M, totSessionCpu=0:22:32).
[11/20 15:58:54   1352s] Begin: GigaOpt postEco DRV Optimization
[11/20 15:58:54   1352s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[11/20 15:58:54   1352s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:22:32.2/1:23:07.2 (0.3), mem = 4530.9M
[11/20 15:58:54   1352s] Info: 32 io nets excluded
[11/20 15:58:54   1352s] Info: 2 clock nets excluded from IPO operation.
[11/20 15:58:54   1352s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.654633.12
[11/20 15:58:54   1352s] 
[11/20 15:58:54   1352s] Active Setup views: VIEW_SETUP 
[11/20 15:58:54   1352s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4530.9M, EPOCH TIME: 1732114734.276948
[11/20 15:58:54   1352s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:54   1352s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:54   1352s] 
[11/20 15:58:54   1352s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:58:54   1352s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.008, MEM:4530.9M, EPOCH TIME: 1732114734.284965
[11/20 15:58:54   1352s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:54   1352s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:54   1352s] [oiPhyDebug] optDemand 1507713772900.00, spDemand 177781772900.00.
[11/20 15:58:54   1352s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11785
[11/20 15:58:54   1352s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/20 15:58:54   1352s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:22:32 mem=4530.9M
[11/20 15:58:54   1352s] OPERPROF: Starting DPlace-Init at level 1, MEM:4530.9M, EPOCH TIME: 1732114734.292486
[11/20 15:58:54   1352s] Processing tracks to init pin-track alignment.
[11/20 15:58:54   1352s] z: 2, totalTracks: 1
[11/20 15:58:54   1352s] z: 4, totalTracks: 1
[11/20 15:58:54   1352s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 15:58:54   1352s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4530.9M, EPOCH TIME: 1732114734.297789
[11/20 15:58:54   1352s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:54   1352s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:54   1352s] 
[11/20 15:58:54   1352s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:58:54   1352s] OPERPROF:     Starting CMU at level 3, MEM:4530.9M, EPOCH TIME: 1732114734.303858
[11/20 15:58:54   1352s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4530.9M, EPOCH TIME: 1732114734.304427
[11/20 15:58:54   1352s] 
[11/20 15:58:54   1352s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 15:58:54   1352s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.008, MEM:4530.9M, EPOCH TIME: 1732114734.305992
[11/20 15:58:54   1352s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4530.9M, EPOCH TIME: 1732114734.306036
[11/20 15:58:54   1352s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4530.9M, EPOCH TIME: 1732114734.306219
[11/20 15:58:54   1352s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4530.9MB).
[11/20 15:58:54   1352s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.015, MEM:4530.9M, EPOCH TIME: 1732114734.307503
[11/20 15:58:54   1352s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 15:58:54   1352s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11785
[11/20 15:58:54   1352s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:22:32 mem=4530.9M
[11/20 15:58:54   1352s] ### Creating RouteCongInterface, started
[11/20 15:58:54   1352s] 
[11/20 15:58:54   1352s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[11/20 15:58:54   1352s] 
[11/20 15:58:54   1352s] #optDebug: {0, 1.000}
[11/20 15:58:54   1352s] ### Creating RouteCongInterface, finished
[11/20 15:58:54   1352s] {MG  {4 0 27.4 0.469382} }
[11/20 15:58:54   1352s] AoF 2314.0780um
[11/20 15:58:54   1352s] [GPS-DRV] Optimizer inputs ============================= 
[11/20 15:58:54   1352s] [GPS-DRV] drvFixingStage: Small Scale
[11/20 15:58:54   1352s] [GPS-DRV] costLowerBound: 0.1
[11/20 15:58:54   1352s] [GPS-DRV] setupTNSCost  : 1
[11/20 15:58:54   1352s] [GPS-DRV] maxIter       : 3
[11/20 15:58:54   1352s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[11/20 15:58:54   1352s] [GPS-DRV] Optimizer parameters ============================= 
[11/20 15:58:54   1352s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[11/20 15:58:54   1352s] [GPS-DRV] maxDensity (design): 0.95
[11/20 15:58:54   1352s] [GPS-DRV] maxLocalDensity: 0.98
[11/20 15:58:54   1352s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[11/20 15:58:54   1352s] [GPS-DRV] Dflt RT Characteristic Length 1606.01um AoF 2314.08um x 1
[11/20 15:58:54   1352s] [GPS-DRV] All active and enabled setup views
[11/20 15:58:54   1352s] [GPS-DRV]     VIEW_SETUP
[11/20 15:58:54   1352s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/20 15:58:54   1352s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/20 15:58:54   1352s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/20 15:58:54   1352s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[11/20 15:58:54   1352s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[11/20 15:58:54   1352s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4920.6M, EPOCH TIME: 1732114734.609287
[11/20 15:58:54   1352s] Found 0 hard placement blockage before merging.
[11/20 15:58:54   1352s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4920.6M, EPOCH TIME: 1732114734.609490
[11/20 15:58:54   1353s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[11/20 15:58:54   1353s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[11/20 15:58:54   1353s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 15:58:54   1353s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/20 15:58:54   1353s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 15:58:54   1353s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/20 15:58:54   1353s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 15:58:54   1353s] Info: violation cost 20.297104 (cap = 0.163770, tran = 2.133333, len = 0.000000, fanout load = 0.000000, fanout count = 18.000000, glitch 0.000000)
[11/20 15:58:54   1353s] |     3|    26|    -0.05|     3|     3|    -0.01|     0|     0|     0|     0|    -4.10| -1214.79|       0|       0|       0|  7.33%|          |         |
[11/20 15:58:54   1353s] Info: violation cost 18.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 18.000000, glitch 0.000000)
[11/20 15:58:54   1353s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -4.10| -1214.79|       1|       0|       3|  7.33%| 0:00:00.0|  5081.8M|
[11/20 15:58:54   1353s] Info: violation cost 18.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 18.000000, glitch 0.000000)
[11/20 15:58:54   1353s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -4.10| -1214.79|       0|       0|       0|  7.33%| 0:00:00.0|  5081.8M|
[11/20 15:58:54   1353s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 15:58:54   1353s] 
[11/20 15:58:54   1353s] ###############################################################################
[11/20 15:58:54   1353s] #
[11/20 15:58:54   1353s] #  Large fanout net report:  
[11/20 15:58:54   1353s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[11/20 15:58:54   1353s] #     - current density: 7.33
[11/20 15:58:54   1353s] #
[11/20 15:58:54   1353s] #  List of high fanout nets:
[11/20 15:58:54   1353s] #        Net(1):  pReset[0]: (fanouts = 1458)
[11/20 15:58:54   1353s] #
[11/20 15:58:54   1353s] ###############################################################################
[11/20 15:58:54   1353s] Bottom Preferred Layer:
[11/20 15:58:54   1353s] +-------------+------------+----------+
[11/20 15:58:54   1353s] |    Layer    |   OPT_LA   |   Rule   |
[11/20 15:58:54   1353s] +-------------+------------+----------+
[11/20 15:58:54   1353s] | met4 (z=4)  |          1 | default  |
[11/20 15:58:54   1353s] +-------------+------------+----------+
[11/20 15:58:54   1353s] Via Pillar Rule:
[11/20 15:58:54   1353s]     None
[11/20 15:58:54   1353s] 
[11/20 15:58:54   1353s] 
[11/20 15:58:54   1353s] =======================================================================
[11/20 15:58:54   1353s]                 Reasons for remaining drv violations
[11/20 15:58:54   1353s] =======================================================================
[11/20 15:58:54   1353s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[11/20 15:58:54   1353s] 
[11/20 15:58:54   1353s] MultiBuffering failure reasons
[11/20 15:58:54   1353s] ------------------------------------------------
[11/20 15:58:54   1353s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[11/20 15:58:54   1353s] 
[11/20 15:58:54   1353s] 
[11/20 15:58:54   1353s] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=5081.8M) ***
[11/20 15:58:54   1353s] 
[11/20 15:58:54   1353s] Deleting 0 temporary hard placement blockage(s).
[11/20 15:58:54   1353s] Total-nets :: 11840, Stn-nets :: 5132, ratio :: 43.3446 %, Total-len 497986, Stn-len 145158
[11/20 15:58:54   1353s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11786
[11/20 15:58:54   1353s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4953.8M, EPOCH TIME: 1732114734.914776
[11/20 15:58:54   1353s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11738).
[11/20 15:58:54   1353s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:54   1353s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:54   1353s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:54   1353s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.046, REAL:0.016, MEM:4535.8M, EPOCH TIME: 1732114734.931100
[11/20 15:58:54   1353s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.654633.12
[11/20 15:58:54   1353s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:00.7 (2.1), totSession cpu/real = 0:22:33.7/1:23:08.0 (0.3), mem = 4535.8M
[11/20 15:58:54   1353s] 
[11/20 15:58:54   1353s] =============================================================================================
[11/20 15:58:54   1353s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              22.33-s094_1
[11/20 15:58:54   1353s] =============================================================================================
[11/20 15:58:54   1353s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 15:58:54   1353s] ---------------------------------------------------------------------------------------------
[11/20 15:58:54   1353s] [ SlackTraversorInit     ]      1   0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.1    1.1
[11/20 15:58:54   1353s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:58:54   1353s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.8 % )     0:00:00.0 /  0:00:00.1    2.6
[11/20 15:58:54   1353s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    1.2
[11/20 15:58:54   1353s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.1    1.8
[11/20 15:58:54   1353s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:58:54   1353s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.6    2.8
[11/20 15:58:54   1353s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.4 % )     0:00:00.2 /  0:00:00.4    2.4
[11/20 15:58:54   1353s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:58:54   1353s] [ OptEval                ]      2   0:00:00.1  (   8.0 % )     0:00:00.1 /  0:00:00.1    2.2
[11/20 15:58:54   1353s] [ OptCommit              ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:58:54   1353s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    2.6
[11/20 15:58:54   1353s] [ IncrDelayCalc          ]      5   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.1    2.9
[11/20 15:58:54   1353s] [ DrvFindVioNets         ]      3   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.1    4.4
[11/20 15:58:54   1353s] [ DrvComputeSummary      ]      3   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.1    3.0
[11/20 15:58:54   1353s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.4
[11/20 15:58:54   1353s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   9.3 % )     0:00:00.1 /  0:00:00.2    2.7
[11/20 15:58:54   1353s] [ MISC                   ]          0:00:00.4  (  49.1 % )     0:00:00.4 /  0:00:00.7    2.0
[11/20 15:58:54   1353s] ---------------------------------------------------------------------------------------------
[11/20 15:58:54   1353s]  DrvOpt #4 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:01.6    2.1
[11/20 15:58:54   1353s] ---------------------------------------------------------------------------------------------
[11/20 15:58:54   1353s] 
[11/20 15:58:54   1353s] End: GigaOpt postEco DRV Optimization
[11/20 15:58:55   1353s] **INFO: Flow update: High effort is not optimizable.
[11/20 15:58:55   1353s] Running refinePlace -preserveRouting true -hardFence false
[11/20 15:58:55   1353s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4535.8M, EPOCH TIME: 1732114735.053234
[11/20 15:58:55   1353s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4535.8M, EPOCH TIME: 1732114735.053284
[11/20 15:58:55   1353s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4535.8M, EPOCH TIME: 1732114735.053336
[11/20 15:58:55   1353s] Processing tracks to init pin-track alignment.
[11/20 15:58:55   1353s] z: 2, totalTracks: 1
[11/20 15:58:55   1353s] z: 4, totalTracks: 1
[11/20 15:58:55   1353s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 15:58:55   1353s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4535.8M, EPOCH TIME: 1732114735.059555
[11/20 15:58:55   1353s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:55   1353s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:55   1353s] 
[11/20 15:58:55   1353s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:58:55   1353s] OPERPROF:         Starting CMU at level 5, MEM:4535.8M, EPOCH TIME: 1732114735.069202
[11/20 15:58:55   1353s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:4535.8M, EPOCH TIME: 1732114735.069783
[11/20 15:58:55   1353s] 
[11/20 15:58:55   1353s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 15:58:55   1353s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.013, REAL:0.012, MEM:4535.8M, EPOCH TIME: 1732114735.071366
[11/20 15:58:55   1353s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4535.8M, EPOCH TIME: 1732114735.071422
[11/20 15:58:55   1353s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4535.8M, EPOCH TIME: 1732114735.071617
[11/20 15:58:55   1353s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4535.8MB).
[11/20 15:58:55   1353s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.021, REAL:0.020, MEM:4535.8M, EPOCH TIME: 1732114735.072875
[11/20 15:58:55   1353s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.021, REAL:0.020, MEM:4535.8M, EPOCH TIME: 1732114735.072901
[11/20 15:58:55   1353s] TDRefine: refinePlace mode is spiral
[11/20 15:58:55   1353s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.654633.11
[11/20 15:58:55   1353s] OPERPROF:   Starting Refine-Place at level 2, MEM:4535.8M, EPOCH TIME: 1732114735.072953
[11/20 15:58:55   1353s] *** Starting refinePlace (0:22:34 mem=4535.8M) ***
[11/20 15:58:55   1353s] Total net bbox length = 3.949e+05 (2.031e+05 1.917e+05) (ext = 6.732e+04)
[11/20 15:58:55   1353s] 
[11/20 15:58:55   1353s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:58:55   1353s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:58:55   1353s] Set min layer with default ( 2 )
[11/20 15:58:55   1353s] Set max layer with default ( 127 )
[11/20 15:58:55   1353s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:58:55   1353s] Min route layer (adjusted) = 2
[11/20 15:58:55   1353s] Max route layer (adjusted) = 5
[11/20 15:58:55   1353s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:58:55   1353s] Set min layer with default ( 2 )
[11/20 15:58:55   1353s] Set max layer with default ( 127 )
[11/20 15:58:55   1353s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:58:55   1353s] Min route layer (adjusted) = 2
[11/20 15:58:55   1353s] Max route layer (adjusted) = 5
[11/20 15:58:55   1353s] 
[11/20 15:58:55   1353s] Starting Small incrNP...
[11/20 15:58:55   1353s] User Input Parameters:
[11/20 15:58:55   1353s] - Congestion Driven    : Off
[11/20 15:58:55   1353s] - Timing Driven        : Off
[11/20 15:58:55   1353s] - Area-Violation Based : Off
[11/20 15:58:55   1353s] - Start Rollback Level : -5
[11/20 15:58:55   1353s] - Legalized            : On
[11/20 15:58:55   1353s] - Window Based         : Off
[11/20 15:58:55   1353s] - eDen incr mode       : Off
[11/20 15:58:55   1353s] - Small incr mode      : On
[11/20 15:58:55   1353s] 
[11/20 15:58:55   1353s] OPERPROF:     Starting Report-Density-Map (exclude fixed instaces) at level 3, MEM:4535.8M, EPOCH TIME: 1732114735.109911
[11/20 15:58:55   1353s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:4535.8M, EPOCH TIME: 1732114735.111974
[11/20 15:58:55   1353s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.010, REAL:0.003, MEM:4535.8M, EPOCH TIME: 1732114735.114897
[11/20 15:58:55   1353s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1444 )
[11/20 15:58:55   1353s] Density distribution unevenness ratio = 80.100%
[11/20 15:58:55   1353s] Density distribution unevenness ratio (U70) = 0.000%
[11/20 15:58:55   1353s] Density distribution unevenness ratio (U80) = 0.000%
[11/20 15:58:55   1353s] Density distribution unevenness ratio (U90) = 0.000%
[11/20 15:58:55   1353s] OPERPROF:     Finished Report-Density-Map (exclude fixed instaces) at level 3, CPU:0.012, REAL:0.005, MEM:4535.8M, EPOCH TIME: 1732114735.114972
[11/20 15:58:55   1353s] cost 0.663333, thresh 1.000000
[11/20 15:58:55   1353s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4535.8M)
[11/20 15:58:55   1353s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/20 15:58:55   1353s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4535.8M, EPOCH TIME: 1732114735.115361
[11/20 15:58:55   1353s] Starting refinePlace ...
[11/20 15:58:55   1353s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:58:55   1353s] Set min layer with default ( 2 )
[11/20 15:58:55   1353s] Set max layer with default ( 127 )
[11/20 15:58:55   1353s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:58:55   1353s] Min route layer (adjusted) = 2
[11/20 15:58:55   1353s] Max route layer (adjusted) = 5
[11/20 15:58:55   1353s] One DDP V2 for no tweak run.
[11/20 15:58:55   1353s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:58:55   1353s] Set min layer with default ( 2 )
[11/20 15:58:55   1353s] Set max layer with default ( 127 )
[11/20 15:58:55   1353s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:58:55   1353s] Min route layer (adjusted) = 2
[11/20 15:58:55   1353s] Max route layer (adjusted) = 5
[11/20 15:58:55   1353s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4647.8M, EPOCH TIME: 1732114735.141664
[11/20 15:58:55   1353s] DDP initSite1 nrRow 376 nrJob 376
[11/20 15:58:55   1353s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4647.8M, EPOCH TIME: 1732114735.141759
[11/20 15:58:55   1353s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.002, REAL:0.000, MEM:4647.8M, EPOCH TIME: 1732114735.142115
[11/20 15:58:55   1353s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4647.8M, EPOCH TIME: 1732114735.142159
[11/20 15:58:55   1353s] DDP markSite nrRow 376 nrJob 376
[11/20 15:58:55   1353s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.004, REAL:0.001, MEM:4647.8M, EPOCH TIME: 1732114735.142819
[11/20 15:58:55   1353s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.006, REAL:0.001, MEM:4647.8M, EPOCH TIME: 1732114735.142866
[11/20 15:58:55   1353s]   Spread Effort: high, pre-route mode, useDDP on.
[11/20 15:58:55   1353s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4535.8MB) @(0:22:34 - 0:22:34).
[11/20 15:58:55   1353s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 15:58:55   1353s] wireLenOptFixPriorityInst 0 inst fixed
[11/20 15:58:55   1353s] 
[11/20 15:58:55   1353s] Running Spiral MT with 8 threads  fetchWidth=324 
[11/20 15:58:55   1354s] Move report: legalization moves 1 insts, mean move: 1.84 um, max move: 1.84 um spiral
[11/20 15:58:55   1354s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_2/FE_RC_4616_0): (924.92, 967.24) --> (926.76, 967.24)
[11/20 15:58:55   1354s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/20 15:58:55   1354s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/20 15:58:55   1354s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=4503.8MB) @(0:22:34 - 0:22:34).
[11/20 15:58:55   1354s] Move report: Detail placement moves 1 insts, mean move: 1.84 um, max move: 1.84 um 
[11/20 15:58:55   1354s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_2/FE_RC_4616_0): (924.92, 967.24) --> (926.76, 967.24)
[11/20 15:58:55   1354s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 4503.8MB
[11/20 15:58:55   1354s] Statistics of distance of Instance movement in refine placement:
[11/20 15:58:55   1354s]   maximum (X+Y) =         1.84 um
[11/20 15:58:55   1354s]   inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_2/FE_RC_4616_0) with max move: (924.92, 967.24) -> (926.76, 967.24)
[11/20 15:58:55   1354s]   mean    (X+Y) =         1.84 um
[11/20 15:58:55   1354s] Summary Report:
[11/20 15:58:55   1354s] Instances move: 1 (out of 11738 movable)
[11/20 15:58:55   1354s] Instances flipped: 0
[11/20 15:58:55   1354s] Mean displacement: 1.84 um
[11/20 15:58:55   1354s] Max displacement: 1.84 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_2/FE_RC_4616_0) (924.92, 967.24) -> (926.76, 967.24)
[11/20 15:58:55   1354s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX4
[11/20 15:58:55   1354s] 	Violation at original loc: Overlapping with other instance
[11/20 15:58:55   1354s] Total instances moved : 1
[11/20 15:58:55   1354s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.368, REAL:0.181, MEM:4503.8M, EPOCH TIME: 1732114735.296335
[11/20 15:58:55   1354s] Total net bbox length = 3.949e+05 (2.031e+05 1.917e+05) (ext = 6.732e+04)
[11/20 15:58:55   1354s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 4503.8MB
[11/20 15:58:55   1354s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=4503.8MB) @(0:22:34 - 0:22:34).
[11/20 15:58:55   1354s] *** Finished refinePlace (0:22:34 mem=4503.8M) ***
[11/20 15:58:55   1354s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.654633.11
[11/20 15:58:55   1354s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.402, REAL:0.228, MEM:4503.8M, EPOCH TIME: 1732114735.301110
[11/20 15:58:55   1354s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4503.8M, EPOCH TIME: 1732114735.301147
[11/20 15:58:55   1354s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11738).
[11/20 15:58:55   1354s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:55   1354s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:55   1354s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:55   1354s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.055, REAL:0.019, MEM:4535.8M, EPOCH TIME: 1732114735.319941
[11/20 15:58:55   1354s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.479, REAL:0.267, MEM:4535.8M, EPOCH TIME: 1732114735.320020
[11/20 15:58:55   1354s] GigaOpt: WNS changes after postEco optimization: -4.098 -> -4.098 (bump = 0.0)
[11/20 15:58:55   1354s] GigaOpt: Skipping nonLegal postEco optimization
[11/20 15:58:55   1354s] **INFO: Flow update: High effort is not optimizable.
[11/20 15:58:55   1354s] Begin: GigaOpt Optimization in post-eco TNS mode
[11/20 15:58:55   1354s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 8  -allEndPoints -nativePathGroupFlow
[11/20 15:58:55   1354s] Info: 32 io nets excluded
[11/20 15:58:55   1354s] Info: 2 clock nets excluded from IPO operation.
[11/20 15:58:55   1354s] *** TnsOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:22:34.4/1:23:08.5 (0.3), mem = 4535.8M
[11/20 15:58:55   1354s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.654633.13
[11/20 15:58:55   1354s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/20 15:58:55   1354s] 
[11/20 15:58:55   1354s] Active Setup views: VIEW_SETUP 
[11/20 15:58:55   1354s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4535.8M, EPOCH TIME: 1732114735.510591
[11/20 15:58:55   1354s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:55   1354s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:55   1354s] 
[11/20 15:58:55   1354s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:58:55   1354s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.008, MEM:4535.8M, EPOCH TIME: 1732114735.518646
[11/20 15:58:55   1354s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:55   1354s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:55   1354s] [oiPhyDebug] optDemand 1507751860900.00, spDemand 177819860900.00.
[11/20 15:58:55   1354s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11786
[11/20 15:58:55   1354s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[11/20 15:58:55   1354s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:22:35 mem=4535.8M
[11/20 15:58:55   1354s] OPERPROF: Starting DPlace-Init at level 1, MEM:4535.8M, EPOCH TIME: 1732114735.526099
[11/20 15:58:55   1354s] Processing tracks to init pin-track alignment.
[11/20 15:58:55   1354s] z: 2, totalTracks: 1
[11/20 15:58:55   1354s] z: 4, totalTracks: 1
[11/20 15:58:55   1354s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 15:58:55   1354s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4535.8M, EPOCH TIME: 1732114735.531477
[11/20 15:58:55   1354s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:55   1354s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:55   1354s] 
[11/20 15:58:55   1354s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:58:55   1354s] OPERPROF:     Starting CMU at level 3, MEM:4535.8M, EPOCH TIME: 1732114735.539047
[11/20 15:58:55   1354s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4535.8M, EPOCH TIME: 1732114735.539637
[11/20 15:58:55   1354s] 
[11/20 15:58:55   1354s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 15:58:55   1354s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.014, REAL:0.010, MEM:4535.8M, EPOCH TIME: 1732114735.541197
[11/20 15:58:55   1354s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4535.8M, EPOCH TIME: 1732114735.541241
[11/20 15:58:55   1354s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4535.8M, EPOCH TIME: 1732114735.541429
[11/20 15:58:55   1354s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4535.8MB).
[11/20 15:58:55   1354s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.017, MEM:4535.8M, EPOCH TIME: 1732114735.542699
[11/20 15:58:55   1354s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 15:58:55   1354s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11786
[11/20 15:58:55   1354s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:22:35 mem=4535.8M
[11/20 15:58:55   1354s] ### Creating RouteCongInterface, started
[11/20 15:58:55   1354s] 
[11/20 15:58:55   1354s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.8500} {5, 0.043, 0.8500} 
[11/20 15:58:55   1354s] 
[11/20 15:58:55   1354s] #optDebug: {0, 1.000}
[11/20 15:58:55   1354s] ### Creating RouteCongInterface, finished
[11/20 15:58:55   1354s] {MG  {4 0 27.4 0.469382} }
[11/20 15:58:55   1354s] *info: 32 io nets excluded
[11/20 15:58:55   1354s] *info: 2 clock nets excluded
[11/20 15:58:55   1354s] *info: 32 multi-driver nets excluded.
[11/20 15:58:55   1354s] *info: 985 no-driver nets excluded.
[11/20 15:58:55   1354s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.654633.4
[11/20 15:58:55   1354s] PathGroup :  reg2reg  TargetSlack : 0 
[11/20 15:58:55   1355s] ** GigaOpt Optimizer WNS Slack -4.098 TNS Slack -1214.788 Density 7.33
[11/20 15:58:55   1355s] Optimizer TNS Opt
[11/20 15:58:55   1355s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.098|-1209.319|
|HEPG      |-4.098|-1209.319|
|All Paths |-4.098|-1214.788|
+----------+------+---------+

[11/20 15:58:55   1355s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4927.5M, EPOCH TIME: 1732114735.858134
[11/20 15:58:55   1355s] Found 0 hard placement blockage before merging.
[11/20 15:58:55   1355s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4927.5M, EPOCH TIME: 1732114735.858320
[11/20 15:58:56   1357s] Active Path Group: reg2reg  
[11/20 15:58:56   1357s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:58:56   1357s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/20 15:58:56   1357s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:58:56   1357s] |  -4.098|   -4.098|-1209.319|-1214.788|    7.33%|   0:00:00.0| 4928.5M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:56   1357s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 15:58:56   1357s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:56   1357s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:56   1357s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:57   1358s] |  -4.098|   -4.098|-1209.319|-1214.788|    7.33%|   0:00:01.0| 4928.5M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 15:58:57   1358s] |        |         |         |         |         |            |        |          |         | e_2_in_0/DFFRX1_0_/D                               |
[11/20 15:58:57   1359s] |  -4.098|   -4.098|-1209.319|-1214.788|    7.33%|   0:00:00.0| 4929.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:57   1359s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 15:58:57   1359s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:57   1359s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:57   1359s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 15:58:57   1359s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:58:57   1359s] 
[11/20 15:58:57   1359s] *** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:01.0 mem=4929.9M) ***
[11/20 15:58:57   1361s] Active Path Group: default 
[11/20 15:58:57   1361s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:58:57   1361s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/20 15:58:57   1361s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:58:58   1361s] |  -0.240|   -4.098|  -5.469|-1214.788|    7.33%|   0:00:01.0| 4929.9M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:58   1361s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:58:58   1361s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:58   1361s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:58   1361s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
[11/20 15:58:58   1361s] |  -0.240|   -4.098|  -5.469|-1214.788|    7.33%|   0:00:00.0| 4929.9M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 15:58:58   1361s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 15:58:58   1361s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 15:58:58   1361s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 15:58:58   1361s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
[11/20 15:58:58   1361s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 15:58:58   1361s] 
[11/20 15:58:58   1361s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=4929.9M) ***
[11/20 15:58:58   1361s] 
[11/20 15:58:58   1361s] *** Finished Optimize Step Cumulative (cpu=0:00:06.8 real=0:00:03.0 mem=4929.9M) ***
[11/20 15:58:58   1361s] Deleting 0 temporary hard placement blockage(s).
[11/20 15:58:58   1361s] OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.098|-1209.319|
|HEPG      |-4.098|-1209.319|
|All Paths |-4.098|-1214.788|
+----------+------+---------+

[11/20 15:58:58   1361s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.098|-1209.319|
|HEPG      |-4.098|-1209.319|
|All Paths |-4.098|-1214.788|
+----------+------+---------+

[11/20 15:58:58   1361s] Bottom Preferred Layer:
[11/20 15:58:58   1361s] +-------------+------------+----------+
[11/20 15:58:58   1361s] |    Layer    |   OPT_LA   |   Rule   |
[11/20 15:58:58   1361s] +-------------+------------+----------+
[11/20 15:58:58   1361s] | met4 (z=4)  |          1 | default  |
[11/20 15:58:58   1361s] +-------------+------------+----------+
[11/20 15:58:58   1361s] Via Pillar Rule:
[11/20 15:58:58   1361s]     None
[11/20 15:58:58   1361s] 
[11/20 15:58:58   1361s] *** Finish pre-CTS Setup Fixing (cpu=0:00:07.0 real=0:00:03.0 mem=4929.9M) ***
[11/20 15:58:58   1361s] 
[11/20 15:58:58   1361s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.654633.4
[11/20 15:58:58   1361s] Total-nets :: 11840, Stn-nets :: 5132, ratio :: 43.3446 %, Total-len 497986, Stn-len 145158
[11/20 15:58:58   1361s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11786
[11/20 15:58:58   1361s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4801.9M, EPOCH TIME: 1732114738.072034
[11/20 15:58:58   1361s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11738).
[11/20 15:58:58   1361s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:58   1362s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:58   1362s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:58:58   1362s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.054, REAL:0.022, MEM:4535.9M, EPOCH TIME: 1732114738.094395
[11/20 15:58:58   1362s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.654633.13
[11/20 15:58:58   1362s] *** TnsOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:07.6/0:00:02.6 (2.9), totSession cpu/real = 0:22:42.0/1:23:11.1 (0.3), mem = 4535.9M
[11/20 15:58:58   1362s] 
[11/20 15:58:58   1362s] =============================================================================================
[11/20 15:58:58   1362s]  Step TAT Report : TnsOpt #3 / place_opt_design #1                              22.33-s094_1
[11/20 15:58:58   1362s] =============================================================================================
[11/20 15:58:58   1362s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 15:58:58   1362s] ---------------------------------------------------------------------------------------------
[11/20 15:58:58   1362s] [ SlackTraversorInit     ]      3   0:00:00.5  (  20.6 % )     0:00:00.5 /  0:00:01.8    3.2
[11/20 15:58:58   1362s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:58:58   1362s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.1 /  0:00:00.2    2.8
[11/20 15:58:58   1362s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.8
[11/20 15:58:58   1362s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    2.2
[11/20 15:58:58   1362s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:58:58   1362s] [ TransformInit          ]      1   0:00:00.2  (   6.9 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 15:58:58   1362s] [ OptimizationStep       ]      2   0:00:00.1  (   3.3 % )     0:00:01.0 /  0:00:02.3    2.4
[11/20 15:58:58   1362s] [ OptSingleIteration     ]     24   0:00:00.0  (   0.7 % )     0:00:00.5 /  0:00:00.9    1.8
[11/20 15:58:58   1362s] [ OptGetWeight           ]     24   0:00:00.3  (  12.3 % )     0:00:00.3 /  0:00:00.3    1.1
[11/20 15:58:58   1362s] [ OptEval                ]     24   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:58:58   1362s] [ OptCommit              ]     24   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:58:58   1362s] [ PostCommitDelayUpdate  ]     24   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:58:58   1362s] [ SetupOptGetWorkingSet  ]     24   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.3    2.8
[11/20 15:58:58   1362s] [ SetupOptGetActiveNode  ]     24   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:58:58   1362s] [ SetupOptSlackGraph     ]     24   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.2    4.0
[11/20 15:58:58   1362s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.2
[11/20 15:58:58   1362s] [ TimingUpdate           ]      2   0:00:00.6  (  24.3 % )     0:00:00.6 /  0:00:02.8    4.3
[11/20 15:58:58   1362s] [ IncrTimingUpdate       ]     29   0:00:00.4  (  14.9 % )     0:00:00.4 /  0:00:01.4    3.4
[11/20 15:58:58   1362s] [ MISC                   ]          0:00:00.2  (   7.0 % )     0:00:00.2 /  0:00:00.3    1.6
[11/20 15:58:58   1362s] ---------------------------------------------------------------------------------------------
[11/20 15:58:58   1362s]  TnsOpt #3 TOTAL                    0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:07.6    2.9
[11/20 15:58:58   1362s] ---------------------------------------------------------------------------------------------
[11/20 15:58:58   1362s] 
[11/20 15:58:58   1362s] End: GigaOpt Optimization in post-eco TNS mode
[11/20 15:58:58   1362s] Register exp ratio and priority group on 1 nets on 13318 nets : 
[11/20 15:58:58   1362s] z=4 : 1 nets
[11/20 15:58:58   1362s] 
[11/20 15:58:58   1362s] Active setup views:
[11/20 15:58:58   1362s]  VIEW_SETUP
[11/20 15:58:58   1362s]   Dominating endpoints: 0
[11/20 15:58:58   1362s]   Dominating TNS: -0.000
[11/20 15:58:58   1362s] 
[11/20 15:58:58   1362s] Extraction called for design 'fpga_top' of instances=11786 and nets=14305 using extraction engine 'preRoute' .
[11/20 15:58:58   1362s] PreRoute RC Extraction called for design fpga_top.
[11/20 15:58:58   1362s] RC Extraction called in multi-corner(1) mode.
[11/20 15:58:58   1362s] RCMode: PreRoute
[11/20 15:58:58   1362s]       RC Corner Indexes            0   
[11/20 15:58:58   1362s] Capacitance Scaling Factor   : 1.00000 
[11/20 15:58:58   1362s] Resistance Scaling Factor    : 1.00000 
[11/20 15:58:58   1362s] Clock Cap. Scaling Factor    : 1.00000 
[11/20 15:58:58   1362s] Clock Res. Scaling Factor    : 1.00000 
[11/20 15:58:58   1362s] Shrink Factor                : 1.00000
[11/20 15:58:58   1362s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/20 15:58:58   1362s] Using Quantus QRC technology file ...
[11/20 15:58:58   1362s] eee: Design is marked Stenier-routed. RC Grid update will be skipped.
[11/20 15:58:58   1362s] eee: Trim Metal Layers: { }
[11/20 15:58:58   1362s] eee: LayerId=1 widthSet size=1
[11/20 15:58:58   1362s] eee: LayerId=2 widthSet size=1
[11/20 15:58:58   1362s] eee: LayerId=3 widthSet size=1
[11/20 15:58:58   1362s] eee: LayerId=4 widthSet size=1
[11/20 15:58:58   1362s] eee: LayerId=5 widthSet size=1
[11/20 15:58:58   1362s] eee: Total RC Grid memory=168540
[11/20 15:58:58   1362s] Skipped RC grid update for preRoute extraction.
[11/20 15:58:58   1362s] eee: Metal Layers Info:
[11/20 15:58:58   1362s] eee: L: met1 met2 met3 met4 met5
[11/20 15:58:58   1362s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/20 15:58:58   1362s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/20 15:58:58   1362s] eee: pegSigSF=1.070000
[11/20 15:58:58   1362s] Initializing multi-corner resistance tables ...
[11/20 15:58:58   1362s] eee: l=1 avDens=0.102412 usedTrk=14738.090836 availTrk=143910.000000 sigTrk=14738.090836
[11/20 15:58:58   1362s] eee: l=2 avDens=0.062564 usedTrk=4792.363535 availTrk=76599.700563 sigTrk=4792.363535
[11/20 15:58:58   1362s] eee: l=3 avDens=0.073472 usedTrk=4954.661353 availTrk=67435.591167 sigTrk=4954.661353
[11/20 15:58:58   1362s] eee: l=4 avDens=0.032609 usedTrk=2316.489856 availTrk=71038.459679 sigTrk=2316.489856
[11/20 15:58:58   1362s] eee: l=5 avDens=0.132724 usedTrk=790.016063 availTrk=5952.331966 sigTrk=790.016063
[11/20 15:58:58   1362s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/20 15:58:58   1362s] eee: LAM-FP: thresh=1 ; dimX=4605.793478 ; dimY=4605.793478 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[11/20 15:58:58   1362s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.255860 uaWl=0.000000 uaWlH=0.139700 aWlH=0.000000 lMod=0 pMax=0.841500 pMod=81 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[11/20 15:58:58   1362s] eee: NetCapCache creation started. (Current Mem: 4464.094M) 
[11/20 15:58:58   1362s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4472.094M) 
[11/20 15:58:58   1362s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4472.094M)
[11/20 15:58:58   1362s] Skewing Data Summary (End_of_FINAL)
[11/20 15:58:58   1362s] 
[11/20 15:58:58   1362s] Skew summary for view VIEW_SETUP:
[11/20 15:58:58   1362s] * Accumulated skew : count = 29
[11/20 15:58:58   1362s]          Advancing : count = 29, max = -150.0, min = -150.0, total = -4350.0 (ps)
[11/20 15:58:58   1362s]           Delaying : count =  0
[11/20 15:58:58   1362s] *     Internal use : count =  0
[11/20 15:58:58   1362s] 
[11/20 15:58:58   1362s] Starting delay calculation for Setup views
[11/20 15:58:58   1362s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/20 15:58:58   1362s] #################################################################################
[11/20 15:58:58   1362s] # Design Stage: PreRoute
[11/20 15:58:58   1362s] # Design Name: fpga_top
[11/20 15:58:58   1362s] # Design Mode: 130nm
[11/20 15:58:58   1362s] # Analysis Mode: MMMC Non-OCV 
[11/20 15:58:58   1362s] # Parasitics Mode: No SPEF/RCDB 
[11/20 15:58:58   1362s] # Signoff Settings: SI Off 
[11/20 15:58:58   1362s] #################################################################################
[11/20 15:58:58   1363s] Topological Sorting (REAL = 0:00:00.0, MEM = 4436.2M, InitMEM = 4436.2M)
[11/20 15:58:58   1363s] Calculate delays in BcWc mode...
[11/20 15:58:58   1363s] Start delay calculation (fullDC) (8 T). (MEM=4438.69)
[11/20 15:58:58   1363s] End AAE Lib Interpolated Model. (MEM=4450.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 15:58:59   1365s] Total number of fetched objects 13897
[11/20 15:58:59   1365s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 15:58:59   1365s] End delay calculation. (MEM=4878.84 CPU=0:00:01.6 REAL=0:00:00.0)
[11/20 15:58:59   1365s] End delay calculation (fullDC). (MEM=4878.84 CPU=0:00:02.1 REAL=0:00:01.0)
[11/20 15:58:59   1365s] *** CDM Built up (cpu=0:00:03.3  real=0:00:01.0  mem= 4878.8M) ***
[11/20 15:58:59   1366s] *** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:01.0 totSessionCpu=0:22:47 mem=4878.8M)
[11/20 15:58:59   1367s] OPTC: user 20.0
[11/20 15:58:59   1367s] Running pre-eGR process
[11/20 15:58:59   1367s] (I)      Initializing eGR engine (regular)
[11/20 15:58:59   1367s] Set min layer with default ( 2 )
[11/20 15:58:59   1367s] Set max layer with default ( 127 )
[11/20 15:58:59   1367s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:58:59   1367s] Min route layer (adjusted) = 2
[11/20 15:58:59   1367s] Max route layer (adjusted) = 5
[11/20 15:58:59   1367s] (I)      Initializing eGR engine (regular)
[11/20 15:58:59   1367s] Set min layer with default ( 2 )
[11/20 15:58:59   1367s] Set max layer with default ( 127 )
[11/20 15:58:59   1367s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 15:58:59   1367s] Min route layer (adjusted) = 2
[11/20 15:58:59   1367s] Max route layer (adjusted) = 5
[11/20 15:58:59   1367s] (I)      Started Early Global Route kernel ( Curr Mem: 4.21 MB )
[11/20 15:58:59   1367s] (I)      Running eGR Regular flow
[11/20 15:58:59   1367s] (I)      # wire layers (front) : 6
[11/20 15:58:59   1367s] (I)      # wire layers (back)  : 0
[11/20 15:58:59   1367s] (I)      min wire layer : 1
[11/20 15:58:59   1367s] (I)      max wire layer : 5
[11/20 15:58:59   1367s] (I)      # cut layers (front) : 5
[11/20 15:58:59   1367s] (I)      # cut layers (back)  : 0
[11/20 15:58:59   1367s] (I)      min cut layer : 1
[11/20 15:58:59   1367s] (I)      max cut layer : 4
[11/20 15:58:59   1367s] (I)      ================================ Layers ================================
[11/20 15:58:59   1367s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:58:59   1367s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/20 15:58:59   1367s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:58:59   1367s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/20 15:58:59   1367s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/20 15:58:59   1367s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 15:58:59   1367s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/20 15:58:59   1367s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 15:58:59   1367s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/20 15:58:59   1367s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 15:58:59   1367s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/20 15:58:59   1367s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 15:58:59   1367s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/20 15:58:59   1367s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/20 15:58:59   1367s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:58:59   1367s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/20 15:58:59   1367s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/20 15:58:59   1367s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 15:58:59   1367s] (I)      Started Import and model ( Curr Mem: 4.21 MB )
[11/20 15:58:59   1367s] (I)      Default pattern map key = fpga_top_default.
[11/20 15:59:00   1367s] (I)      == Non-default Options ==
[11/20 15:59:00   1367s] (I)      Build term to term wires                           : false
[11/20 15:59:00   1367s] (I)      Maximum routing layer                              : 5
[11/20 15:59:00   1367s] (I)      Top routing layer                                  : 5
[11/20 15:59:00   1367s] (I)      Number of threads                                  : 8
[11/20 15:59:00   1367s] (I)      Route tie net to shape                             : auto
[11/20 15:59:00   1367s] (I)      Method to set GCell size                           : row
[11/20 15:59:00   1367s] (I)      Tie hi/lo max distance                             : 41.400000
[11/20 15:59:00   1367s] (I)      Counted 17053 PG shapes. eGR will not process PG shapes layer by layer.
[11/20 15:59:00   1367s] (I)      ============== Pin Summary ==============
[11/20 15:59:00   1367s] (I)      +-------+--------+---------+------------+
[11/20 15:59:00   1367s] (I)      | Layer | # pins | % total |      Group |
[11/20 15:59:00   1367s] (I)      +-------+--------+---------+------------+
[11/20 15:59:00   1367s] (I)      |     1 |  38233 |   99.42 |        Pin |
[11/20 15:59:00   1367s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/20 15:59:00   1367s] (I)      |     3 |    192 |    0.50 | Pin access |
[11/20 15:59:00   1367s] (I)      |     4 |      0 |    0.00 |      Other |
[11/20 15:59:00   1367s] (I)      |     5 |     32 |    0.08 |      Other |
[11/20 15:59:00   1367s] (I)      +-------+--------+---------+------------+
[11/20 15:59:00   1367s] (I)      Use row-based GCell size
[11/20 15:59:00   1367s] (I)      Use row-based GCell align
[11/20 15:59:00   1367s] (I)      layer 0 area = 83000
[11/20 15:59:00   1367s] (I)      layer 1 area = 67600
[11/20 15:59:00   1367s] (I)      layer 2 area = 240000
[11/20 15:59:00   1367s] (I)      layer 3 area = 240000
[11/20 15:59:00   1367s] (I)      layer 4 area = 4000000
[11/20 15:59:00   1367s] (I)      GCell unit size   : 4140
[11/20 15:59:00   1367s] (I)      GCell multiplier  : 1
[11/20 15:59:00   1367s] (I)      GCell row height  : 4140
[11/20 15:59:00   1367s] (I)      Actual row height : 4140
[11/20 15:59:00   1367s] (I)      GCell align ref   : 280000 280000
[11/20 15:59:00   1367s] [NR-eGR] Track table information for default rule: 
[11/20 15:59:00   1367s] [NR-eGR] met1 has single uniform track structure
[11/20 15:59:00   1367s] [NR-eGR] met2 has single uniform track structure
[11/20 15:59:00   1367s] [NR-eGR] met3 has single uniform track structure
[11/20 15:59:00   1367s] [NR-eGR] met4 has single uniform track structure
[11/20 15:59:00   1367s] [NR-eGR] met5 has single uniform track structure
[11/20 15:59:00   1367s] (I)      =============== Default via ===============
[11/20 15:59:00   1367s] (I)      +---+------------------+------------------+
[11/20 15:59:00   1367s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/20 15:59:00   1367s] (I)      +---+------------------+------------------+
[11/20 15:59:00   1367s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/20 15:59:00   1367s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/20 15:59:00   1367s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/20 15:59:00   1367s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/20 15:59:00   1367s] (I)      +---+------------------+------------------+
[11/20 15:59:00   1367s] [NR-eGR] Read 26534 PG shapes
[11/20 15:59:00   1367s] [NR-eGR] Read 0 clock shapes
[11/20 15:59:00   1367s] [NR-eGR] Read 0 other shapes
[11/20 15:59:00   1367s] [NR-eGR] #Routing Blockages  : 0
[11/20 15:59:00   1367s] [NR-eGR] #Instance Blockages : 9014
[11/20 15:59:00   1367s] [NR-eGR] #PG Blockages       : 26534
[11/20 15:59:00   1367s] [NR-eGR] #Halo Blockages     : 0
[11/20 15:59:00   1367s] [NR-eGR] #Boundary Blockages : 0
[11/20 15:59:00   1367s] [NR-eGR] #Clock Blockages    : 0
[11/20 15:59:00   1367s] [NR-eGR] #Other Blockages    : 0
[11/20 15:59:00   1367s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/20 15:59:00   1367s] (I)      Custom ignore net properties:
[11/20 15:59:00   1367s] (I)      1 : NotLegal
[11/20 15:59:00   1367s] (I)      Default ignore net properties:
[11/20 15:59:00   1367s] (I)      1 : Special
[11/20 15:59:00   1367s] (I)      2 : Analog
[11/20 15:59:00   1367s] (I)      3 : Fixed
[11/20 15:59:00   1367s] (I)      4 : Skipped
[11/20 15:59:00   1367s] (I)      5 : MixedSignal
[11/20 15:59:00   1367s] (I)      Prerouted net properties:
[11/20 15:59:00   1367s] (I)      1 : NotLegal
[11/20 15:59:00   1367s] (I)      2 : Special
[11/20 15:59:00   1367s] (I)      3 : Analog
[11/20 15:59:00   1367s] (I)      4 : Fixed
[11/20 15:59:00   1367s] (I)      5 : Skipped
[11/20 15:59:00   1367s] (I)      6 : MixedSignal
[11/20 15:59:00   1367s] [NR-eGR] Early global route reroute all routable nets
[11/20 15:59:00   1367s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/20 15:59:00   1367s] [NR-eGR] Read 11839 nets ( ignored 0 )
[11/20 15:59:00   1367s] (I)        Front-side 11839 ( ignored 0 )
[11/20 15:59:00   1367s] (I)        Back-side  0 ( ignored 0 )
[11/20 15:59:00   1367s] (I)        Both-side  0 ( ignored 0 )
[11/20 15:59:00   1367s] (I)      early_global_route_priority property id does not exist.
[11/20 15:59:00   1367s] (I)      Read Num Blocks=35548  Num Prerouted Wires=0  Num CS=0
[11/20 15:59:00   1367s] (I)      Layer 1 (V) : #blockages 10781 : #preroutes 0
[11/20 15:59:00   1367s] (I)      Layer 2 (H) : #blockages 14546 : #preroutes 0
[11/20 15:59:00   1367s] (I)      Layer 3 (V) : #blockages 8333 : #preroutes 0
[11/20 15:59:00   1367s] (I)      Layer 4 (H) : #blockages 1888 : #preroutes 0
[11/20 15:59:00   1367s] (I)      Number of ignored nets                =      0
[11/20 15:59:00   1367s] (I)      Number of connected nets              =      0
[11/20 15:59:00   1367s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/20 15:59:00   1367s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/20 15:59:00   1367s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/20 15:59:00   1367s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/20 15:59:00   1367s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/20 15:59:00   1367s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/20 15:59:00   1367s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/20 15:59:00   1367s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/20 15:59:00   1367s] (I)      Ndr track 0 does not exist
[11/20 15:59:00   1367s] (I)      ---------------------Grid Graph Info--------------------
[11/20 15:59:00   1367s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/20 15:59:00   1367s] (I)      Core area           : (280000, 280000) - (1838665, 1838665)
[11/20 15:59:00   1367s] (I)      Site width          :   460  (dbu)
[11/20 15:59:00   1367s] (I)      Row height          :  4140  (dbu)
[11/20 15:59:00   1367s] (I)      GCell row height    :  4140  (dbu)
[11/20 15:59:00   1367s] (I)      GCell width         :  4140  (dbu)
[11/20 15:59:00   1367s] (I)      GCell height        :  4140  (dbu)
[11/20 15:59:00   1367s] (I)      Grid                :   512   512     5
[11/20 15:59:00   1367s] (I)      Layer numbers       :     1     2     3     4     5
[11/20 15:59:00   1367s] (I)      Vertical capacity   :     0  4140     0  4140     0
[11/20 15:59:00   1367s] (I)      Horizontal capacity :     0     0  4140     0  4140
[11/20 15:59:00   1367s] (I)      Default wire width  :   140   140   300   300  1600
[11/20 15:59:00   1367s] (I)      Default wire space  :   140   140   300   300  1600
[11/20 15:59:00   1367s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/20 15:59:00   1367s] (I)      Default pitch size  :   280   460   610   615  3660
[11/20 15:59:00   1367s] (I)      First track coord   :   320   320   620   790  1840
[11/20 15:59:00   1367s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[11/20 15:59:00   1367s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/20 15:59:00   1367s] (I)      Num of masks        :     1     1     1     1     1
[11/20 15:59:00   1367s] (I)      Num of trim masks   :     0     0     0     0     0
[11/20 15:59:00   1367s] (I)      --------------------------------------------------------
[11/20 15:59:00   1367s] 
[11/20 15:59:00   1367s] [NR-eGR] ============ Routing rule table ============
[11/20 15:59:00   1367s] [NR-eGR] Rule id: 0  Nets: 11807
[11/20 15:59:00   1367s] [NR-eGR] ========================================
[11/20 15:59:00   1367s] [NR-eGR] 
[11/20 15:59:00   1367s] (I)      ======== NDR :  =========
[11/20 15:59:00   1367s] (I)      +--------------+--------+
[11/20 15:59:00   1367s] (I)      |           ID |      0 |
[11/20 15:59:00   1367s] (I)      |         Name |        |
[11/20 15:59:00   1367s] (I)      |      Default |    yes |
[11/20 15:59:00   1367s] (I)      |  Clk Special |     no |
[11/20 15:59:00   1367s] (I)      | Hard spacing |     no |
[11/20 15:59:00   1367s] (I)      |    NDR track | (none) |
[11/20 15:59:00   1367s] (I)      |      NDR via | (none) |
[11/20 15:59:00   1367s] (I)      |  Extra space |      0 |
[11/20 15:59:00   1367s] (I)      |      Shields |      0 |
[11/20 15:59:00   1367s] (I)      |   Demand (H) |      1 |
[11/20 15:59:00   1367s] (I)      |   Demand (V) |      1 |
[11/20 15:59:00   1367s] (I)      |        #Nets |  11807 |
[11/20 15:59:00   1367s] (I)      +--------------+--------+
[11/20 15:59:00   1367s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:59:00   1367s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/20 15:59:00   1367s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:59:00   1367s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/20 15:59:00   1367s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/20 15:59:00   1367s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/20 15:59:00   1367s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/20 15:59:00   1367s] (I)      +-------------------------------------------------------------------------------------+
[11/20 15:59:00   1367s] (I)      =============== Blocked Tracks ===============
[11/20 15:59:00   1367s] (I)      +-------+---------+----------+---------------+
[11/20 15:59:00   1367s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/20 15:59:00   1367s] (I)      +-------+---------+----------+---------------+
[11/20 15:59:00   1367s] (I)      |     1 |       0 |        0 |         0.00% |
[11/20 15:59:00   1367s] (I)      |     2 | 2357760 |   763000 |        32.36% |
[11/20 15:59:00   1367s] (I)      |     3 | 1777664 |   511103 |        28.75% |
[11/20 15:59:00   1367s] (I)      |     4 | 1763328 |   649576 |        36.84% |
[11/20 15:59:00   1367s] (I)      |     5 |  296448 |    98552 |        33.24% |
[11/20 15:59:00   1367s] (I)      +-------+---------+----------+---------------+
[11/20 15:59:00   1367s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.15 sec, Curr Mem: 4.26 MB )
[11/20 15:59:00   1367s] (I)      Reset routing kernel
[11/20 15:59:00   1367s] (I)      Started Global Routing ( Curr Mem: 4.26 MB )
[11/20 15:59:00   1367s] (I)      totalPins=36946  totalGlobalPin=35695 (96.61%)
[11/20 15:59:00   1367s] (I)      ================= Net Group Info =================
[11/20 15:59:00   1367s] (I)      +----+----------------+--------------+-----------+
[11/20 15:59:00   1367s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/20 15:59:00   1367s] (I)      +----+----------------+--------------+-----------+
[11/20 15:59:00   1367s] (I)      |  1 |              0 |      met4(4) |   met5(5) |
[11/20 15:59:00   1367s] (I)      |  2 |          11807 |      met2(2) |   met5(5) |
[11/20 15:59:00   1367s] (I)      +----+----------------+--------------+-----------+
[11/20 15:59:00   1367s] (I)      total 2D Cap : 4288443 = (1473535 H, 2814908 V)
[11/20 15:59:00   1367s] (I)      total 2D Demand : 1207 = (0 H, 1207 V)
[11/20 15:59:00   1367s] (I)      Adjusted 0 GCells for pin access
[11/20 15:59:00   1367s] [NR-eGR] Layer group 1: route 11807 net(s) in layer range [2, 5]
[11/20 15:59:00   1367s] (I)      
[11/20 15:59:00   1367s] (I)      ============  Phase 1a Route ============
[11/20 15:59:00   1367s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 32
[11/20 15:59:00   1367s] (I)      Usage: 117192 = (59207 H, 57985 V) = (4.02% H, 2.06% V) = (2.451e+05um H, 2.401e+05um V)
[11/20 15:59:00   1367s] (I)      
[11/20 15:59:00   1367s] (I)      ============  Phase 1b Route ============
[11/20 15:59:00   1368s] (I)      Usage: 117364 = (59242 H, 58122 V) = (4.02% H, 2.06% V) = (2.453e+05um H, 2.406e+05um V)
[11/20 15:59:00   1368s] (I)      Overflow of layer group 1: 0.82% H + 0.00% V. EstWL: 4.858870e+05um
[11/20 15:59:00   1368s] (I)      Congestion metric : 4.90%H 0.01%V, 4.92%HV
[11/20 15:59:00   1368s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/20 15:59:00   1368s] (I)      
[11/20 15:59:00   1368s] (I)      ============  Phase 1c Route ============
[11/20 15:59:00   1368s] (I)      Level2 Grid: 103 x 103
[11/20 15:59:00   1368s] (I)      Usage: 117492 = (59304 H, 58188 V) = (4.02% H, 2.07% V) = (2.455e+05um H, 2.409e+05um V)
[11/20 15:59:00   1368s] (I)      
[11/20 15:59:00   1368s] (I)      ============  Phase 1d Route ============
[11/20 15:59:00   1368s] (I)      Usage: 117832 = (59407 H, 58425 V) = (4.03% H, 2.08% V) = (2.459e+05um H, 2.419e+05um V)
[11/20 15:59:00   1368s] (I)      
[11/20 15:59:00   1368s] (I)      ============  Phase 1e Route ============
[11/20 15:59:00   1368s] (I)      Usage: 117832 = (59407 H, 58425 V) = (4.03% H, 2.08% V) = (2.459e+05um H, 2.419e+05um V)
[11/20 15:59:00   1368s] [NR-eGR] Early Global Route overflow of layer group 1: 0.79% H + 0.00% V. EstWL: 4.878245e+05um
[11/20 15:59:00   1368s] (I)      
[11/20 15:59:00   1368s] (I)      ============  Phase 1l Route ============
[11/20 15:59:00   1368s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/20 15:59:00   1368s] (I)      Layer  2:    1702802     59750         3      599355     1755333    (25.45%) 
[11/20 15:59:00   1368s] (I)      Layer  3:    1278876    117799     11985      456513     1319153    (25.71%) 
[11/20 15:59:00   1368s] (I)      Layer  4:    1120945     29934       533      556342     1204888    (31.59%) 
[11/20 15:59:00   1368s] (I)      Layer  5:     199202      7889       151       94466      201479    (31.92%) 
[11/20 15:59:00   1368s] (I)      Total:       4301825    215372     12672     1706674     4480852    (27.58%) 
[11/20 15:59:00   1368s] (I)      
[11/20 15:59:00   1368s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/20 15:59:00   1368s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[11/20 15:59:00   1368s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[11/20 15:59:00   1368s] [NR-eGR]        Layer             (1-4)             (5-9)           (10-14)           (15-19)    OverCon
[11/20 15:59:00   1368s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/20 15:59:00   1368s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/20 15:59:00   1368s] [NR-eGR]    met2 ( 2)         3( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/20 15:59:00   1368s] [NR-eGR]    met3 ( 3)      3873( 1.99%)       652( 0.34%)        22( 0.01%)         1( 0.00%)   ( 2.34%) 
[11/20 15:59:00   1368s] [NR-eGR]    met4 ( 4)       281( 0.16%)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.16%) 
[11/20 15:59:00   1368s] [NR-eGR]    met5 ( 5)       149( 0.08%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[11/20 15:59:00   1368s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/20 15:59:00   1368s] [NR-eGR]        Total      4306( 0.58%)       656( 0.09%)        22( 0.00%)         1( 0.00%)   ( 0.67%) 
[11/20 15:59:00   1368s] [NR-eGR] 
[11/20 15:59:00   1368s] (I)      Finished Global Routing ( CPU: 0.63 sec, Real: 0.27 sec, Curr Mem: 4.26 MB )
[11/20 15:59:00   1368s] (I)      Updating congestion map
[11/20 15:59:00   1368s] (I)      total 2D Cap : 4317963 = (1484121 H, 2833842 V)
[11/20 15:59:00   1368s] [NR-eGR] Overflow after Early Global Route 1.73% H + 0.01% V
[11/20 15:59:00   1368s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.82 sec, Real: 0.44 sec, Curr Mem: 4.24 MB )
[11/20 15:59:00   1368s] (I)      ======================================== Runtime Summary =========================================
[11/20 15:59:00   1368s] (I)       Step                                               %       Start      Finish      Real       CPU 
[11/20 15:59:00   1368s] (I)      --------------------------------------------------------------------------------------------------
[11/20 15:59:00   1368s] (I)       Early Global Route kernel                    100.00%  386.51 sec  386.95 sec  0.44 sec  0.82 sec 
[11/20 15:59:00   1368s] (I)       +-Import and model                            34.13%  386.51 sec  386.66 sec  0.15 sec  0.16 sec 
[11/20 15:59:00   1368s] (I)       | +-Create place DB                            9.80%  386.51 sec  386.56 sec  0.04 sec  0.04 sec 
[11/20 15:59:00   1368s] (I)       | | +-Import place data                        9.74%  386.51 sec  386.56 sec  0.04 sec  0.04 sec 
[11/20 15:59:00   1368s] (I)       | | | +-Read instances and placement           2.64%  386.51 sec  386.53 sec  0.01 sec  0.01 sec 
[11/20 15:59:00   1368s] (I)       | | | +-Read nets                              6.62%  386.53 sec  386.56 sec  0.03 sec  0.03 sec 
[11/20 15:59:00   1368s] (I)       | +-Create route DB                           19.97%  386.56 sec  386.65 sec  0.09 sec  0.10 sec 
[11/20 15:59:00   1368s] (I)       | | +-Import route data (8T)                  19.88%  386.56 sec  386.65 sec  0.09 sec  0.10 sec 
[11/20 15:59:00   1368s] (I)       | | | +-Read blockages ( Layer 2-5 )           2.52%  386.56 sec  386.57 sec  0.01 sec  0.02 sec 
[11/20 15:59:00   1368s] (I)       | | | | +-Read routing blockages               0.00%  386.56 sec  386.56 sec  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)       | | | | +-Read instance blockages              0.72%  386.56 sec  386.57 sec  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)       | | | | +-Read PG blockages                    1.49%  386.57 sec  386.57 sec  0.01 sec  0.02 sec 
[11/20 15:59:00   1368s] (I)       | | | | | +-Allocate memory for PG via list    0.22%  386.57 sec  386.57 sec  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)       | | | | +-Read clock blockages                 0.00%  386.57 sec  386.57 sec  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)       | | | | +-Read other blockages                 0.00%  386.57 sec  386.57 sec  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)       | | | | +-Read halo blockages                  0.04%  386.57 sec  386.57 sec  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)       | | | | +-Read boundary cut boxes              0.00%  386.57 sec  386.57 sec  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)       | | | +-Read blackboxes                        0.00%  386.57 sec  386.57 sec  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)       | | | +-Read prerouted                         2.08%  386.58 sec  386.58 sec  0.01 sec  0.01 sec 
[11/20 15:59:00   1368s] (I)       | | | +-Read nets                              0.87%  386.58 sec  386.59 sec  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)       | | | +-Set up via pillars                     0.01%  386.59 sec  386.59 sec  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)       | | | +-Initialize 3D grid graph               0.82%  386.59 sec  386.59 sec  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)       | | | +-Model blockage capacity               11.51%  386.59 sec  386.64 sec  0.05 sec  0.05 sec 
[11/20 15:59:00   1368s] (I)       | | | | +-Initialize 3D capacity              10.56%  386.59 sec  386.64 sec  0.05 sec  0.05 sec 
[11/20 15:59:00   1368s] (I)       | +-Read aux data                              0.00%  386.65 sec  386.65 sec  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)       | +-Others data preparation                    0.01%  386.65 sec  386.65 sec  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)       | +-Create route kernel                        3.59%  386.65 sec  386.66 sec  0.02 sec  0.02 sec 
[11/20 15:59:00   1368s] (I)       +-Global Routing                              60.77%  386.67 sec  386.93 sec  0.27 sec  0.63 sec 
[11/20 15:59:00   1368s] (I)       | +-Initialization                             1.12%  386.67 sec  386.67 sec  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)       | +-Net group 1                               55.97%  386.67 sec  386.92 sec  0.25 sec  0.61 sec 
[11/20 15:59:00   1368s] (I)       | | +-Generate topology (8T)                   1.40%  386.67 sec  386.68 sec  0.01 sec  0.01 sec 
[11/20 15:59:00   1368s] (I)       | | +-Phase 1a                                10.53%  386.70 sec  386.74 sec  0.05 sec  0.11 sec 
[11/20 15:59:00   1368s] (I)       | | | +-Pattern routing (8T)                   7.56%  386.70 sec  386.73 sec  0.03 sec  0.10 sec 
[11/20 15:59:00   1368s] (I)       | | | +-Pattern Routing Avoiding Blockages     1.49%  386.73 sec  386.74 sec  0.01 sec  0.01 sec 
[11/20 15:59:00   1368s] (I)       | | | +-Add via demand to 2D                   1.20%  386.74 sec  386.74 sec  0.01 sec  0.01 sec 
[11/20 15:59:00   1368s] (I)       | | +-Phase 1b                                 8.26%  386.74 sec  386.78 sec  0.04 sec  0.10 sec 
[11/20 15:59:00   1368s] (I)       | | | +-Monotonic routing (8T)                 6.18%  386.74 sec  386.77 sec  0.03 sec  0.10 sec 
[11/20 15:59:00   1368s] (I)       | | +-Phase 1c                                 1.91%  386.78 sec  386.79 sec  0.01 sec  0.01 sec 
[11/20 15:59:00   1368s] (I)       | | | +-Two level Routing                      1.88%  386.78 sec  386.79 sec  0.01 sec  0.01 sec 
[11/20 15:59:00   1368s] (I)       | | | | +-Two Level Routing (Regular)          1.25%  386.78 sec  386.79 sec  0.01 sec  0.01 sec 
[11/20 15:59:00   1368s] (I)       | | | | +-Two Level Routing (Strong)           0.22%  386.79 sec  386.79 sec  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)       | | +-Phase 1d                                12.96%  386.79 sec  386.84 sec  0.06 sec  0.12 sec 
[11/20 15:59:00   1368s] (I)       | | | +-Detoured routing (8T)                 12.88%  386.79 sec  386.84 sec  0.06 sec  0.12 sec 
[11/20 15:59:00   1368s] (I)       | | +-Phase 1e                                 1.22%  386.84 sec  386.85 sec  0.01 sec  0.01 sec 
[11/20 15:59:00   1368s] (I)       | | | +-Route legalization                     0.98%  386.85 sec  386.85 sec  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)       | | | | +-Legalize Blockage Violations         0.94%  386.85 sec  386.85 sec  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)       | | +-Phase 1l                                15.07%  386.85 sec  386.92 sec  0.07 sec  0.23 sec 
[11/20 15:59:00   1368s] (I)       | | | +-Layer assignment (8T)                 13.15%  386.86 sec  386.92 sec  0.06 sec  0.22 sec 
[11/20 15:59:00   1368s] (I)       +-Export cong map                              4.27%  386.93 sec  386.95 sec  0.02 sec  0.02 sec 
[11/20 15:59:00   1368s] (I)       | +-Export 2D cong map                         0.66%  386.95 sec  386.95 sec  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)      ======================= Summary by functions ========================
[11/20 15:59:00   1368s] (I)       Lv  Step                                      %      Real       CPU 
[11/20 15:59:00   1368s] (I)      ---------------------------------------------------------------------
[11/20 15:59:00   1368s] (I)        0  Early Global Route kernel           100.00%  0.44 sec  0.82 sec 
[11/20 15:59:00   1368s] (I)        1  Global Routing                       60.77%  0.27 sec  0.63 sec 
[11/20 15:59:00   1368s] (I)        1  Import and model                     34.13%  0.15 sec  0.16 sec 
[11/20 15:59:00   1368s] (I)        1  Export cong map                       4.27%  0.02 sec  0.02 sec 
[11/20 15:59:00   1368s] (I)        2  Net group 1                          55.97%  0.25 sec  0.61 sec 
[11/20 15:59:00   1368s] (I)        2  Create route DB                      19.97%  0.09 sec  0.10 sec 
[11/20 15:59:00   1368s] (I)        2  Create place DB                       9.80%  0.04 sec  0.04 sec 
[11/20 15:59:00   1368s] (I)        2  Create route kernel                   3.59%  0.02 sec  0.02 sec 
[11/20 15:59:00   1368s] (I)        2  Initialization                        1.12%  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)        2  Export 2D cong map                    0.66%  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)        2  Others data preparation               0.01%  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)        3  Import route data (8T)               19.88%  0.09 sec  0.10 sec 
[11/20 15:59:00   1368s] (I)        3  Phase 1l                             15.07%  0.07 sec  0.23 sec 
[11/20 15:59:00   1368s] (I)        3  Phase 1d                             12.96%  0.06 sec  0.12 sec 
[11/20 15:59:00   1368s] (I)        3  Phase 1a                             10.53%  0.05 sec  0.11 sec 
[11/20 15:59:00   1368s] (I)        3  Import place data                     9.74%  0.04 sec  0.04 sec 
[11/20 15:59:00   1368s] (I)        3  Phase 1b                              8.26%  0.04 sec  0.10 sec 
[11/20 15:59:00   1368s] (I)        3  Phase 1c                              1.91%  0.01 sec  0.01 sec 
[11/20 15:59:00   1368s] (I)        3  Generate topology (8T)                1.40%  0.01 sec  0.01 sec 
[11/20 15:59:00   1368s] (I)        3  Phase 1e                              1.22%  0.01 sec  0.01 sec 
[11/20 15:59:00   1368s] (I)        4  Layer assignment (8T)                13.15%  0.06 sec  0.22 sec 
[11/20 15:59:00   1368s] (I)        4  Detoured routing (8T)                12.88%  0.06 sec  0.12 sec 
[11/20 15:59:00   1368s] (I)        4  Model blockage capacity              11.51%  0.05 sec  0.05 sec 
[11/20 15:59:00   1368s] (I)        4  Pattern routing (8T)                  7.56%  0.03 sec  0.10 sec 
[11/20 15:59:00   1368s] (I)        4  Read nets                             7.50%  0.03 sec  0.03 sec 
[11/20 15:59:00   1368s] (I)        4  Monotonic routing (8T)                6.18%  0.03 sec  0.10 sec 
[11/20 15:59:00   1368s] (I)        4  Read instances and placement          2.64%  0.01 sec  0.01 sec 
[11/20 15:59:00   1368s] (I)        4  Read blockages ( Layer 2-5 )          2.52%  0.01 sec  0.02 sec 
[11/20 15:59:00   1368s] (I)        4  Read prerouted                        2.08%  0.01 sec  0.01 sec 
[11/20 15:59:00   1368s] (I)        4  Two level Routing                     1.88%  0.01 sec  0.01 sec 
[11/20 15:59:00   1368s] (I)        4  Pattern Routing Avoiding Blockages    1.49%  0.01 sec  0.01 sec 
[11/20 15:59:00   1368s] (I)        4  Add via demand to 2D                  1.20%  0.01 sec  0.01 sec 
[11/20 15:59:00   1368s] (I)        4  Route legalization                    0.98%  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)        4  Initialize 3D grid graph              0.82%  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)        5  Initialize 3D capacity               10.56%  0.05 sec  0.05 sec 
[11/20 15:59:00   1368s] (I)        5  Read PG blockages                     1.49%  0.01 sec  0.02 sec 
[11/20 15:59:00   1368s] (I)        5  Two Level Routing (Regular)           1.25%  0.01 sec  0.01 sec 
[11/20 15:59:00   1368s] (I)        5  Legalize Blockage Violations          0.94%  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)        5  Read instance blockages               0.72%  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)        5  Two Level Routing (Strong)            0.22%  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)        5  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] (I)        6  Allocate memory for PG via list       0.22%  0.00 sec  0.00 sec 
[11/20 15:59:00   1368s] Running post-eGR process
[11/20 15:59:00   1368s] OPERPROF: Starting HotSpotCal at level 1, MEM:4463.9M, EPOCH TIME: 1732114740.438730
[11/20 15:59:00   1368s] [hotspot] +------------+---------------+---------------+
[11/20 15:59:00   1368s] [hotspot] |            |   max hotspot | total hotspot |
[11/20 15:59:00   1368s] [hotspot] +------------+---------------+---------------+
[11/20 15:59:00   1368s] [hotspot] | normalized |         86.94 |        232.72 |
[11/20 15:59:00   1368s] [hotspot] +------------+---------------+---------------+
[11/20 15:59:00   1368s] Local HotSpot Analysis: normalized max congestion hotspot area = 86.94, normalized total congestion hotspot area = 232.72 (area is in unit of 4 std-cell row bins)
[11/20 15:59:00   1368s] [hotspot] max/total 86.94/232.72, big hotspot (>10) total 194.78
[11/20 15:59:00   1368s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/20 15:59:00   1368s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:59:00   1368s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/20 15:59:00   1368s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:59:00   1368s] [hotspot] |  1  |   731.26  1128.70   929.98  1261.18 |       75.75   |
[11/20 15:59:00   1368s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:59:00   1368s] [hotspot] |  2  |   797.50  1327.42   929.98  1459.90 |       30.66   |
[11/20 15:59:00   1368s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:59:00   1368s] [hotspot] |  3  |   929.98  1194.94  1062.46  1327.42 |       26.19   |
[11/20 15:59:00   1368s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:59:00   1368s] [hotspot] |  4  |  1062.46  1327.42  1194.94  1459.90 |       17.86   |
[11/20 15:59:00   1368s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:59:00   1368s] [hotspot] |  5  |  1194.94  1128.70  1327.42  1261.18 |       14.01   |
[11/20 15:59:00   1368s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:59:00   1368s] Top 5 hotspots total area: 164.47
[11/20 15:59:00   1368s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.017, REAL:0.008, MEM:4463.9M, EPOCH TIME: 1732114740.447084
[11/20 15:59:00   1368s] [hotspot] Hotspot report including placement blocked areas
[11/20 15:59:00   1368s] OPERPROF: Starting HotSpotCal at level 1, MEM:4463.9M, EPOCH TIME: 1732114740.447252
[11/20 15:59:00   1368s] [hotspot] +------------+---------------+---------------+
[11/20 15:59:00   1368s] [hotspot] |            |   max hotspot | total hotspot |
[11/20 15:59:00   1368s] [hotspot] +------------+---------------+---------------+
[11/20 15:59:00   1368s] [hotspot] | normalized |         86.94 |        232.72 |
[11/20 15:59:00   1368s] [hotspot] +------------+---------------+---------------+
[11/20 15:59:00   1368s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 86.94, normalized total congestion hotspot area = 232.72 (area is in unit of 4 std-cell row bins)
[11/20 15:59:00   1368s] [hotspot] max/total 86.94/232.72, big hotspot (>10) total 194.78
[11/20 15:59:00   1368s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/20 15:59:00   1368s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:59:00   1368s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/20 15:59:00   1368s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:59:00   1368s] [hotspot] |  1  |   731.26  1128.70   929.98  1261.18 |       75.75   |
[11/20 15:59:00   1368s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:59:00   1368s] [hotspot] |  2  |   797.50  1327.42   929.98  1459.90 |       30.66   |
[11/20 15:59:00   1368s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:59:00   1368s] [hotspot] |  3  |   929.98  1194.94  1062.46  1327.42 |       26.19   |
[11/20 15:59:00   1368s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:59:00   1368s] [hotspot] |  4  |  1062.46  1327.42  1194.94  1459.90 |       17.86   |
[11/20 15:59:00   1368s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:59:00   1368s] [hotspot] |  5  |  1194.94  1128.70  1327.42  1261.18 |       14.01   |
[11/20 15:59:00   1368s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 15:59:00   1368s] Top 5 hotspots total area: 164.47
[11/20 15:59:00   1368s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.014, REAL:0.006, MEM:4463.9M, EPOCH TIME: 1732114740.453241
[11/20 15:59:00   1368s] Reported timing to dir ./timingReports
[11/20 15:59:00   1368s] **optDesign ... cpu = 0:12:14, real = 0:03:26, mem = 3062.3M, totSessionCpu=0:22:49 **
[11/20 15:59:00   1368s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4454.9M, EPOCH TIME: 1732114740.482757
[11/20 15:59:00   1368s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:59:00   1368s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:59:00   1368s] 
[11/20 15:59:00   1368s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 15:59:00   1368s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.008, MEM:4454.9M, EPOCH TIME: 1732114740.490753
[11/20 15:59:00   1368s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:59:00   1368s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:59:04   1370s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.083  | -5.083  | -3.198  |
|           TNS (ns):| -1531.8 | -1227.5 |-304.305 |
|    Violating Paths:|  1739   |  1477   |   262   |
|          All Paths:|  3170   |  1477   |  1693   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.330%
Routing Overflow: 1.73% H and 0.01% V
------------------------------------------------------------------

[11/20 15:59:04   1370s] **optDesign ... cpu = 0:12:17, real = 0:03:30, mem = 3076.4M, totSessionCpu=0:22:51 **
[11/20 15:59:04   1370s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[11/20 15:59:04   1370s] Type 'man IMPOPT-3195' for more detail.
[11/20 15:59:04   1370s] *** Finished optDesign ***
[11/20 15:59:04   1370s] Info: final physical memory for 9 CRR processes is 908.05MB.
[11/20 15:59:06   1370s] Info: Summary of CRR changes:
[11/20 15:59:06   1370s]       - Timing transform commits:      40
[11/20 15:59:06   1370s] 
[11/20 15:59:06   1370s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:12:28 real=  0:03:57)
[11/20 15:59:06   1370s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.0 real=0:00:01.1)
[11/20 15:59:06   1370s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:30.7 real=0:00:06.4)
[11/20 15:59:06   1370s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:16.4 real=0:00:05.5)
[11/20 15:59:06   1370s] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:02:57 real=0:00:45.4)
[11/20 15:59:06   1370s] 	OPT_RUNTIME:                tns (count =  2): (cpu=  0:03:08 real=0:00:43.4)
[11/20 15:59:06   1370s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:04:34 real=  0:01:04)
[11/20 15:59:06   1370s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:09.9 real=0:00:03.9)
[11/20 15:59:06   1370s] Deleting Lib Analyzer.
[11/20 15:59:06   1370s] clean pInstBBox. size 0
[11/20 15:59:06   1370s]  *** Writing scheduling file: 'scheduling_file.cts.654633' ***
[11/20 15:59:06   1370s] Cell fpga_top LLGs are deleted
[11/20 15:59:06   1370s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:59:06   1370s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 15:59:06   1370s] Info: pop threads available for lower-level modules during optimization.
[11/20 15:59:06   1370s] 
[11/20 15:59:06   1370s] TimeStamp Deleting Cell Server Begin ...
[11/20 15:59:06   1370s] 
[11/20 15:59:06   1370s] TimeStamp Deleting Cell Server End ...
[11/20 15:59:06   1370s] Disable CTE adjustment.
[11/20 15:59:06   1370s] Disable Layer aware incrSKP.
[11/20 15:59:06   1370s] #optDebug: fT-D <X 1 0 0 0>
[11/20 15:59:06   1370s] VSMManager cleared!
[11/20 15:59:06   1371s] **place_opt_design ... cpu = 0:12:17, real = 0:03:32, mem = 4411.0M **
[11/20 15:59:06   1371s] *** Finished GigaPlace ***
[11/20 15:59:06   1371s] 
[11/20 15:59:06   1371s] *** Summary of all messages that are not suppressed in this session:
[11/20 15:59:06   1371s] Severity  ID               Count  Summary                                  
[11/20 15:59:06   1371s] ERROR     IMPESI-2221         32  No driver %s is found in the delay stage...
[11/20 15:59:06   1371s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[11/20 15:59:06   1371s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[11/20 15:59:06   1371s] WARNING   IMPOPT-665           7  %s : Net has unplaced terms or is connec...
[11/20 15:59:06   1371s] WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
[11/20 15:59:06   1371s] WARNING   TCLCMD-513           8  The software could not find a matching o...
[11/20 15:59:06   1371s] *** Message Summary: 19 warning(s), 32 error(s)
[11/20 15:59:06   1371s] 
[11/20 15:59:06   1371s] *** place_opt_design #1 [finish] : cpu/real = 0:12:17.5/0:03:32.1 (3.5), totSession cpu/real = 0:22:51.0/1:23:19.7 (0.3), mem = 4411.0M
[11/20 15:59:06   1371s] 
[11/20 15:59:06   1371s] =============================================================================================
[11/20 15:59:06   1371s]  Final TAT Report : place_opt_design #1                                         22.33-s094_1
[11/20 15:59:06   1371s] =============================================================================================
[11/20 15:59:06   1371s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 15:59:06   1371s] ---------------------------------------------------------------------------------------------
[11/20 15:59:06   1371s] [ InitOpt                ]      1   0:00:20.9  (   9.8 % )     0:00:24.2 /  0:00:07.2    0.3
[11/20 15:59:06   1371s] [ WnsOpt                 ]      1   0:01:02.3  (  29.4 % )     0:01:04.4 /  0:04:34.3    4.3
[11/20 15:59:06   1371s] [ TnsOpt                 ]      3   0:00:43.7  (  20.6 % )     0:00:46.0 /  0:03:16.0    4.3
[11/20 15:59:06   1371s] [ GlobalOpt              ]      1   0:00:06.4  (   3.0 % )     0:00:06.4 /  0:00:30.7    4.8
[11/20 15:59:06   1371s] [ DrvOpt                 ]      4   0:00:04.0  (   1.9 % )     0:00:04.0 /  0:00:08.6    2.2
[11/20 15:59:06   1371s] [ SimplifyNetlist        ]      1   0:00:01.0  (   0.5 % )     0:00:01.0 /  0:00:01.0    1.0
[11/20 15:59:06   1371s] [ SkewClock              ]      6   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.4    1.4
[11/20 15:59:06   1371s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.5
[11/20 15:59:06   1371s] [ AreaOpt                ]      3   0:00:05.3  (   2.5 % )     0:00:05.7 /  0:00:17.0    3.0
[11/20 15:59:06   1371s] [ ViewPruning            ]      8   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 15:59:06   1371s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.0 % )     0:00:06.6 /  0:00:07.0    1.1
[11/20 15:59:06   1371s] [ DrvReport              ]      2   0:00:03.3  (   1.5 % )     0:00:03.3 /  0:00:00.6    0.2
[11/20 15:59:06   1371s] [ CongRefineRouteType    ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.1    0.7
[11/20 15:59:06   1371s] [ SlackTraversorInit     ]     14   0:00:01.1  (   0.5 % )     0:00:01.1 /  0:00:02.5    2.3
[11/20 15:59:06   1371s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:59:06   1371s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.2    2.5
[11/20 15:59:06   1371s] [ ReportTranViolation    ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/20 15:59:06   1371s] [ ReportCapViolation     ]      3   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    2.0
[11/20 15:59:06   1371s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 15:59:06   1371s] [ IncrReplace            ]      2   0:00:43.5  (  20.5 % )     0:00:47.7 /  0:03:04.2    3.9
[11/20 15:59:06   1371s] [ RefinePlace            ]     10   0:00:03.9  (   1.8 % )     0:00:04.0 /  0:00:08.5    2.1
[11/20 15:59:06   1371s] [ DetailPlaceInit        ]      5   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.5    2.9
[11/20 15:59:06   1371s] [ EarlyGlobalRoute       ]      2   0:00:00.9  (   0.4 % )     0:00:00.9 /  0:00:01.8    2.0
[11/20 15:59:06   1371s] [ ExtractRC              ]      4   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.5    1.5
[11/20 15:59:06   1371s] [ FullDelayCalc          ]      4   0:00:04.1  (   1.9 % )     0:00:04.1 /  0:00:11.9    2.9
[11/20 15:59:06   1371s] [ TimingUpdate           ]     58   0:00:04.7  (   2.2 % )     0:00:07.1 /  0:00:25.6    3.6
[11/20 15:59:06   1371s] [ TimingReport           ]      2   0:00:00.6  (   0.3 % )     0:00:00.6 /  0:00:00.2    0.3
[11/20 15:59:06   1371s] [ GenerateReports        ]      1   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.2    0.6
[11/20 15:59:06   1371s] [ MISC                   ]          0:00:04.6  (   2.1 % )     0:00:04.6 /  0:00:05.0    1.1
[11/20 15:59:06   1371s] ---------------------------------------------------------------------------------------------
[11/20 15:59:06   1371s]  place_opt_design #1 TOTAL          0:03:32.1  ( 100.0 % )     0:03:32.1 /  0:12:17.5    3.5
[11/20 15:59:06   1371s] ---------------------------------------------------------------------------------------------
[11/20 15:59:06   1371s] 
[11/20 16:03:46   1398s] <CMD> zoomBox 3.52100 1581.34500 144.96900 1375.90800
[11/20 16:03:51   1398s] <CMD> zoomBox 27.19000 1508.90800 80.33100 1426.08000
[11/20 16:03:54   1399s] <CMD> zoomBox 56.57300 1443.91400 66.02900 1425.24200
[11/20 16:03:56   1399s] <CMD> selectWire 59.7120 1433.3390 59.8520 1487.1960 2 {gfpga_pad_GPIO_PAD[31]}
[11/20 16:04:02   1400s] <CMD> zoomBox 45.29200 1419.76400 79.25700 1450.17000
[11/20 16:04:02   1400s] <CMD> zoomBox 39.73900 1414.31200 86.75000 1456.39700
[11/20 16:04:02   1400s] <CMD> zoomBox 36.20800 1410.84500 91.51500 1460.35700
[11/20 16:04:03   1400s] <CMD> zoomBox 21.41600 1396.32400 111.47500 1476.94600
[11/20 16:04:03   1400s] <CMD> zoomBox -2.67000 1372.67800 143.97900 1503.96000
[11/20 16:04:04   1400s] <CMD> zoomBox -26.64300 1349.14200 176.33200 1530.84800
[11/20 16:04:05   1400s] <CMD> zoomBox 5.98200 1402.63900 130.63600 1514.23100
[11/20 16:04:06   1401s] <CMD> zoomBox 26.64000 1435.18200 103.19500 1503.71500
[11/20 16:04:06   1401s] <CMD> zoomBox 42.35600 1459.93900 82.31900 1495.71400
[11/20 16:04:06   1401s] <CMD> zoomBox 48.97800 1470.37100 73.52100 1492.34200
[11/20 16:04:07   1401s] <CMD> zoomBox 54.10800 1478.23200 66.91900 1489.70100
[11/20 16:04:07   1401s] <CMD> zoomBox 56.26900 1481.54300 64.13800 1488.58700
[11/20 16:04:08   1401s] <CMD> zoomBox 57.95200 1483.96500 62.06100 1487.64300
[11/20 16:04:09   1401s] <CMD> zoomBox 58.47400 1484.55400 61.44300 1487.21200
[11/20 16:04:10   1401s] <CMD> zoomBox 57.97100 1484.11400 62.08100 1487.79300
[11/20 16:04:11   1401s] <CMD> zoomBox 57.65100 1483.83400 62.48700 1488.16300
[11/20 16:04:12   1401s] <CMD> deselectAll
[11/20 16:04:12   1401s] <CMD> selectVia 59.5980 1486.9620 59.9680 1487.2920 3 {gfpga_pad_GPIO_PAD[31]}
[11/20 16:04:17   1402s] <CMD> zoomBox 56.74800 1483.00200 63.44100 1488.99400
[11/20 16:04:17   1402s] <CMD> zoomBox 55.49700 1481.85100 64.76200 1490.14500
[11/20 16:04:18   1402s] <CMD> zoomBox 52.66500 1479.24500 67.75200 1492.75100
[11/20 16:04:18   1402s] <CMD> zoomBox 45.94300 1473.05900 74.84800 1498.93500
[11/20 16:04:19   1402s] <CMD> zoomBox 33.06900 1461.21100 88.44200 1510.78200
[11/20 16:04:19   1402s] <CMD> zoomBox 28.31500 1456.83700 93.46000 1515.15600
[11/20 16:04:20   1402s] <CMD> zoomBox 8.40300 1438.51500 114.48200 1533.47800
[11/20 16:04:20   1402s] <CMD> zoomBox -24.01900 1408.67900 148.71400 1563.31200
[11/20 16:04:21   1402s] <CMD> zoomBox -56.29000 1378.98300 182.78700 1593.00800
[11/20 16:04:22   1402s] <CMD> zoomBox -79.10400 1361.62700 202.16300 1613.42100
[11/20 16:04:23   1403s] <CMD> zoomBox -137.52100 1317.18500 251.77600 1665.68900
[11/20 16:04:25   1403s] <CMD> zoomBox -41.93000 1356.87500 239.33800 1608.67000
[11/20 16:04:27   1403s] <CMD> deselectAll
[11/20 16:04:29   1403s] <CMD> zoomBox -86.23200 1329.90200 303.06700 1678.40800
[11/20 16:04:29   1403s] <CMD> zoomBox -232.42000 1240.89800 513.35500 1908.52600
[11/20 16:04:31   1403s] <CMD> zoomBox -191.46500 1242.20000 442.44400 1809.68400
[11/20 16:04:31   1403s] <CMD> zoomBox -97.48200 1254.85700 291.81800 1603.36400
[11/20 16:04:32   1403s] <CMD> zoomBox -14.27600 1266.06300 158.46000 1420.69900
[11/20 16:04:32   1403s] <CMD> zoomBox 4.14000 1268.54300 128.94300 1380.26800
[11/20 16:04:33   1403s] <CMD> zoomBox 11.33300 1269.51200 117.41500 1364.47800
[11/20 16:04:39   1404s] <CMD> zoomBox 57.16900 1276.92300 61.97200 1271.70800
[11/20 16:04:41   1404s] <CMD> zoomBox 59.37100 1274.82000 60.26800 1274.22500
[11/20 16:04:51   1405s] <CMD> zoomBox 59.10500 1273.91000 60.56500 1275.21700
[11/20 16:04:51   1405s] <CMD> zoomBox 58.83900 1273.69900 60.86100 1275.50900
[11/20 16:04:52   1405s] <CMD> zoomBox 58.47200 1273.40700 61.27100 1275.91300
[11/20 16:04:52   1405s] <CMD> zoomBox 57.64200 1272.74800 62.20000 1276.82800
[11/20 16:04:53   1405s] <CMD> zoomBox 56.28900 1271.67100 63.71300 1278.31700
[11/20 16:04:53   1405s] <CMD> zoomBox 54.08600 1269.92100 66.17500 1280.74300
[11/20 16:04:56   1405s] <CMD> zoomBox 56.81500 1272.08900 63.12500 1277.73800
[11/20 16:04:56   1405s] <CMD> zoomBox 58.23800 1273.22000 61.53300 1276.17000
[11/20 16:04:57   1405s] <CMD> zoomBox 59.10200 1273.90600 60.56500 1275.21600
[11/20 16:04:57   1405s] <CMD> zoomBox 59.20500 1273.98800 60.44900 1275.10200
[11/20 16:04:58   1406s] <CMD> zoomBox 59.43200 1274.16900 60.19600 1274.85300
[11/20 16:04:58   1406s] <CMD> zoomBox 59.48600 1274.21100 60.13600 1274.79300
[11/20 16:05:00   1406s] <CMD> zoomBox 59.20400 1273.98700 60.45100 1275.10300
[11/20 16:05:01   1406s] <CMD> zoomBox 58.83400 1273.69300 60.86500 1275.51100
[11/20 16:05:02   1406s] <CMD> zoomBox 58.23200 1273.21400 61.53900 1276.17400
[11/20 16:05:02   1406s] <CMD> zoomBox 57.25100 1272.43500 62.63500 1277.25500
[11/20 16:05:03   1406s] <CMD> zoomBox 54.06200 1269.90100 66.19900 1280.76600
[11/20 16:05:04   1406s] <CMD> zoomBox 48.81400 1265.73100 72.06500 1286.54600
[11/20 16:05:04   1406s] <CMD> zoomBox 35.04900 1254.79400 87.45200 1301.70600
[11/20 16:05:05   1406s] <CMD> zoomBox 12.39000 1236.79000 112.77900 1326.66000
[11/20 16:05:06   1406s] <CMD> zoomBox -5.81700 1222.32500 133.13000 1346.71200
[11/20 16:05:07   1407s] <CMD> zoomBox -31.01600 1202.30400 161.29800 1374.46600
[11/20 16:05:08   1407s] <CMD> zoomBox 1.81500 1251.74500 119.92100 1357.47500
[11/20 16:05:08   1407s] <CMD> zoomBox 28.25100 1288.69800 89.90400 1343.89100
[11/20 16:05:09   1407s] <CMD> zoomBox 39.94600 1303.25600 77.80900 1337.15100
[11/20 16:05:09   1407s] <CMD> zoomBox 47.13400 1312.19000 70.38700 1333.00600
[11/20 16:05:10   1407s] <CMD> zoomBox 51.82900 1318.10400 66.10900 1330.88800
[11/20 16:05:10   1407s] <CMD> zoomBox 55.37500 1322.65200 62.83100 1329.32700
[11/20 16:05:11   1407s] <CMD> zoomBox 57.01200 1324.36000 61.59200 1328.46000
[11/20 16:05:11   1407s] <CMD> zoomBox 58.01800 1325.41000 60.83000 1327.92700
[11/20 16:05:12   1407s] <CMD> zoomBox 58.78300 1326.20800 60.25100 1327.52200
[11/20 16:05:13   1407s] <CMD> zoomBox 59.10400 1326.54400 60.00700 1327.35200
[11/20 16:05:13   1407s] <CMD> zoomBox 59.18100 1326.62300 59.94900 1327.31100
[11/20 16:05:15   1408s] <CMD> fit
[11/20 16:06:08   1413s] <CMD> zoomBox 465.97900 -10.95600 1824.93200 1205.59700
[11/20 16:06:08   1413s] <CMD> zoomBox 582.00800 4.60200 1737.11900 1038.67300
[11/20 16:06:10   1413s] <CMD> zoomBox 679.96100 36.20700 1661.80500 915.16700
[11/20 16:06:10   1413s] <CMD> zoomBox 763.22100 63.07100 1597.78800 810.18700
[11/20 16:06:10   1413s] <CMD> zoomBox 833.99100 85.90500 1543.37400 720.95400
[11/20 16:06:12   1414s] <CMD> zoomBox 678.90200 57.35400 1660.74700 936.31500
[11/20 16:06:12   1414s] <CMD> zoomBox 167.14400 -36.85700 2048.05300 1646.95800
[11/20 16:06:13   1414s] <CMD> zoomBox -808.76600 -215.10800 2794.46800 3010.55600
[11/20 16:26:09   1531s] <CMD> zoomBox -30.31800 1574.85600 281.99300 1211.26900
[11/20 16:26:11   1531s] <CMD> zoomBox 145.01400 1432.99400 191.77600 1359.96100
[11/20 16:26:12   1532s] <CMD> zoomBox 166.02000 1416.00200 175.09700 1398.58800
[11/20 16:26:14   1532s] <CMD> selectWire 169.0700 1404.7700 169.2100 1415.8900 2 grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/tie_hi_esd
[11/20 16:26:24   1533s] <CMD> zoomBox 159.63700 1397.02000 182.52200 1417.50700
[11/20 16:26:24   1533s] <CMD> zoomBox 158.23200 1395.17600 185.15500 1419.27800
[11/20 16:26:25   1533s] <CMD> zoomBox 154.63200 1390.45300 191.89700 1423.81300
[11/20 16:26:26   1533s] <CMD> zoomBox 146.48300 1379.76000 207.16400 1434.08200
[11/20 16:26:27   1534s] <CMD> deselectAll
[11/20 16:26:29   1534s] <CMD> selectWire 168.9900 1415.6700 199.5850 1415.9700 3 grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/tie_hi_esd
[11/20 16:26:32   1534s] <CMD> deselectAll
[11/20 16:26:32   1534s] <CMD> selectWire 169.0700 1404.7700 169.2100 1415.8900 2 grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/tie_hi_esd
[11/20 16:26:44   1536s] <CMD> fit
[11/20 16:26:50   1536s] <CMD> zoomBox 1653.75200 240.95200 1822.14300 176.96400
[11/20 16:26:53   1537s] <CMD> zoomBox 1703.20200 205.03700 1732.61000 155.15100
[11/20 16:26:59   1538s] <CMD> deselectAll
[11/20 16:27:01   1538s] <CMD> selectWire 1722.4900 168.9100 1722.6300 200.7700 2 grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/tie_hi_esd
[11/20 16:27:01   1538s] <CMD> deselectAll
[11/20 16:27:04   1538s] <CMD> zoomBox 1722.26700 172.88500 1723.34800 167.19000
[11/20 16:27:09   1539s] <CMD> fit
[11/20 16:33:27   1575s] <CMD> ccopt_design
[11/20 16:33:27   1575s] #% Begin ccopt_design (date=11/20 16:33:27, mem=3016.1M)
[11/20 16:33:27   1575s] Turning off fast DC mode.
[11/20 16:33:27   1575s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:26:15.8/1:57:40.3 (0.2), mem = 4403.6M
[11/20 16:33:27   1575s] Runtime...
[11/20 16:33:27   1575s] **INFO: User's settings:
[11/20 16:33:27   1575s] setNanoRouteMode -route_extract_third_party_compatible         false
[11/20 16:33:27   1575s] setNanoRouteMode -route_global_exp_timing_driven_std_delay     58.5
[11/20 16:33:27   1575s] setDesignMode -process                                         130
[11/20 16:33:27   1575s] setExtractRCMode -coupling_c_th                                0.4
[11/20 16:33:27   1575s] setExtractRCMode -engine                                       preRoute
[11/20 16:33:27   1575s] setExtractRCMode -relative_c_th                                1
[11/20 16:33:27   1575s] setExtractRCMode -total_c_th                                   0
[11/20 16:33:27   1575s] setDelayCalMode -enable_high_fanout                            true
[11/20 16:33:27   1575s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[11/20 16:33:27   1575s] setDelayCalMode -engine                                        aae
[11/20 16:33:27   1575s] setDelayCalMode -ignoreNetLoad                                 false
[11/20 16:33:27   1575s] setDelayCalMode -socv_accuracy_mode                            low
[11/20 16:33:27   1575s] setOptMode -opt_view_pruning_hold_views_active_list            { VIEW_HOLD }
[11/20 16:33:27   1575s] setOptMode -opt_view_pruning_setup_views_active_list           { VIEW_SETUP }
[11/20 16:33:27   1575s] setOptMode -opt_view_pruning_setup_views_persistent_list       { VIEW_SETUP}
[11/20 16:33:27   1575s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { VIEW_SETUP}
[11/20 16:33:27   1575s] setOptMode -opt_drv_margin                                     0
[11/20 16:33:27   1575s] setOptMode -opt_drv                                            true
[11/20 16:33:27   1575s] setOptMode -opt_resize_flip_flops                              true
[11/20 16:33:27   1575s] setOptMode -opt_preserve_all_sequential                        true
[11/20 16:33:27   1575s] setOptMode -opt_setup_target_slack                             0
[11/20 16:33:27   1575s] setPlaceMode -maxRouteLayer                                    {}
[11/20 16:33:27   1575s] setPlaceMode -place_design_floorplan_mode                      false
[11/20 16:33:27   1575s] setPlaceMode -place_detail_check_route                         false
[11/20 16:33:27   1575s] setPlaceMode -place_detail_preserve_routing                    true
[11/20 16:33:27   1575s] setPlaceMode -place_detail_remove_affected_routing             false
[11/20 16:33:27   1575s] setPlaceMode -place_detail_swap_eeq_cells                      false
[11/20 16:33:27   1575s] setPlaceMode -place_global_clock_gate_aware                    true
[11/20 16:33:27   1575s] setPlaceMode -place_global_cong_effort                         auto
[11/20 16:33:27   1575s] setPlaceMode -place_global_ignore_scan                         true
[11/20 16:33:27   1575s] setPlaceMode -place_global_ignore_spare                        false
[11/20 16:33:27   1575s] setPlaceMode -place_global_module_aware_spare                  false
[11/20 16:33:27   1575s] setPlaceMode -place_global_place_io_pins                       false
[11/20 16:33:27   1575s] setPlaceMode -place_global_reorder_scan                        false
[11/20 16:33:27   1575s] setPlaceMode -powerDriven                                      false
[11/20 16:33:27   1575s] setPlaceMode -timingDriven                                     true
[11/20 16:33:27   1575s] 
[11/20 16:33:27   1575s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[11/20 16:33:27   1575s] (ccopt_design): create_ccopt_clock_tree_spec
[11/20 16:33:27   1575s] Creating clock tree spec for modes (timing configs): CONSTRAINTS
[11/20 16:33:27   1575s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/20 16:33:27   1575s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/20 16:33:27   1575s] 
[11/20 16:33:27   1575s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/20 16:33:27   1575s] Summary for sequential cells identification: 
[11/20 16:33:27   1575s]   Identified SBFF number: 16
[11/20 16:33:27   1575s]   Identified MBFF number: 0
[11/20 16:33:27   1575s]   Identified SB Latch number: 0
[11/20 16:33:27   1575s]   Identified MB Latch number: 0
[11/20 16:33:27   1575s]   Not identified SBFF number: 0
[11/20 16:33:27   1575s]   Not identified MBFF number: 0
[11/20 16:33:27   1575s]   Not identified SB Latch number: 0
[11/20 16:33:27   1575s]   Not identified MB Latch number: 0
[11/20 16:33:27   1575s]   Number of sequential cells which are not FFs: 3
[11/20 16:33:27   1575s]  Visiting view : VIEW_SETUP
[11/20 16:33:27   1575s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[11/20 16:33:27   1575s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[11/20 16:33:27   1575s]  Visiting view : VIEW_HOLD
[11/20 16:33:27   1575s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[11/20 16:33:27   1575s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[11/20 16:33:27   1575s] TLC MultiMap info (StdDelay):
[11/20 16:33:27   1575s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[11/20 16:33:27   1575s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[11/20 16:33:27   1575s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[11/20 16:33:27   1575s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[11/20 16:33:27   1575s]  Setting StdDelay to: 58.5ps
[11/20 16:33:27   1575s] 
[11/20 16:33:27   1575s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/20 16:33:27   1575s] Reset timing graph...
[11/20 16:33:27   1575s] Ignoring AAE DB Resetting ...
[11/20 16:33:27   1575s] Reset timing graph done.
[11/20 16:33:27   1575s] Ignoring AAE DB Resetting ...
[11/20 16:33:28   1576s] Analyzing clock structure...
[11/20 16:33:28   1576s] Analyzing clock structure done.
[11/20 16:33:28   1576s] Reset timing graph...
[11/20 16:33:28   1576s] Ignoring AAE DB Resetting ...
[11/20 16:33:28   1576s] Reset timing graph done.
[11/20 16:33:28   1576s] Extracting original clock gating for prog_clk[0]...
[11/20 16:33:28   1576s]   clock_tree prog_clk[0] contains 1458 sinks and 0 clock gates.
[11/20 16:33:28   1576s] Extracting original clock gating for prog_clk[0] done.
[11/20 16:33:28   1576s] Extracting original clock gating for clk[0]...
[11/20 16:33:28   1576s]   clock_tree clk[0] contains 20 sinks and 0 clock gates.
[11/20 16:33:28   1576s] Extracting original clock gating for clk[0] done.
[11/20 16:33:28   1576s] The skew group clk[0]/CONSTRAINTS was created. It contains 20 sinks and 1 sources.
[11/20 16:33:28   1576s] The skew group prog_clk[0]/CONSTRAINTS was created. It contains 1458 sinks and 1 sources.
[11/20 16:33:28   1576s] Checking clock tree convergence...
[11/20 16:33:28   1576s] Checking clock tree convergence done.
[11/20 16:33:28   1576s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[11/20 16:33:28   1576s] Set place::cacheFPlanSiteMark to 1
[11/20 16:33:28   1576s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[11/20 16:33:28   1576s] Using CCOpt effort standard.
[11/20 16:33:28   1576s] Updating ideal nets and annotations...
[11/20 16:33:28   1576s] Reset timing graph...
[11/20 16:33:28   1576s] Ignoring AAE DB Resetting ...
[11/20 16:33:28   1576s] Reset timing graph done.
[11/20 16:33:28   1576s] Ignoring AAE DB Resetting ...
[11/20 16:33:28   1576s] Reset timing graph...
[11/20 16:33:28   1577s] Ignoring AAE DB Resetting ...
[11/20 16:33:28   1577s] Reset timing graph done.
[11/20 16:33:28   1577s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[11/20 16:33:28   1577s] Updating ideal nets and annotations done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/20 16:33:28   1577s] CCOpt::Phase::Initialization...
[11/20 16:33:28   1577s] Check Prerequisites...
[11/20 16:33:28   1577s] Leaving CCOpt scope - CheckPlace...
[11/20 16:33:28   1577s] OPERPROF: Starting checkPlace at level 1, MEM:4403.6M, EPOCH TIME: 1732116808.932988
[11/20 16:33:28   1577s] Processing tracks to init pin-track alignment.
[11/20 16:33:28   1577s] z: 2, totalTracks: 1
[11/20 16:33:28   1577s] z: 4, totalTracks: 1
[11/20 16:33:28   1577s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:33:28   1577s] Cell fpga_top LLGs are deleted
[11/20 16:33:28   1577s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:28   1577s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:28   1577s] # Building fpga_top llgBox search-tree.
[11/20 16:33:28   1577s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4403.6M, EPOCH TIME: 1732116808.938198
[11/20 16:33:28   1577s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:28   1577s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:28   1577s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4403.6M, EPOCH TIME: 1732116808.938564
[11/20 16:33:28   1577s] Max number of tech site patterns supported in site array is 256.
[11/20 16:33:28   1577s] Core basic site is CoreSite
[11/20 16:33:28   1577s] After signature check, allow fast init is false, keep pre-filter is true.
[11/20 16:33:28   1577s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/20 16:33:28   1577s] SiteArray: non-trimmed site array dimensions = 376 x 3388
[11/20 16:33:28   1577s] SiteArray: use 6,737,920 bytes
[11/20 16:33:28   1577s] SiteArray: current memory after site array memory allocation 4403.6M
[11/20 16:33:28   1577s] SiteArray: FP blocked sites are writable
[11/20 16:33:28   1577s] SiteArray: number of non floorplan blocked sites for llg default is 1273888
[11/20 16:33:28   1577s] Atter site array init, number of instance map data is 0.
[11/20 16:33:28   1577s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.242, REAL:0.043, MEM:4403.6M, EPOCH TIME: 1732116808.981796
[11/20 16:33:28   1577s] 
[11/20 16:33:28   1577s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:33:28   1577s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.245, REAL:0.046, MEM:4403.6M, EPOCH TIME: 1732116808.984562
[11/20 16:33:29   1577s] Begin checking placement ... (start mem=4403.6M, init mem=4403.6M)
[11/20 16:33:29   1577s] Begin checking exclusive groups violation ...
[11/20 16:33:29   1577s] There are 0 groups to check, max #box is 0, total #box is 0
[11/20 16:33:29   1577s] Finished checking exclusive groups violations. Found 0 Vio.
[11/20 16:33:29   1577s] 
[11/20 16:33:29   1577s] Running CheckPlace using 8 threads!...
[11/20 16:33:29   1577s] 
[11/20 16:33:29   1577s] ...checkPlace MT is done!
[11/20 16:33:29   1577s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4371.6M, EPOCH TIME: 1732116809.055584
[11/20 16:33:29   1577s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.004, REAL:0.004, MEM:4371.6M, EPOCH TIME: 1732116809.059358
[11/20 16:33:29   1577s] *info: Placed = 11738         
[11/20 16:33:29   1577s] *info: Unplaced = 0           
[11/20 16:33:29   1577s] Placement Density:7.32%(177819/2425992)
[11/20 16:33:29   1577s] Placement Density (including fixed std cells):7.32%(177819/2425992)
[11/20 16:33:29   1577s] Cell fpga_top LLGs are deleted
[11/20 16:33:29   1577s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11738).
[11/20 16:33:29   1577s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:29   1577s] # Resetting pin-track-align track data.
[11/20 16:33:29   1577s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:29   1577s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:29   1577s] Finished checkPlace (total: cpu=0:00:00.4, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=4371.6M)
[11/20 16:33:29   1577s] OPERPROF: Finished checkPlace at level 1, CPU:0.367, REAL:0.130, MEM:4371.6M, EPOCH TIME: 1732116809.062899
[11/20 16:33:29   1577s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.4 real=0:00:00.1)
[11/20 16:33:29   1577s] Innovus will update I/O latencies
[11/20 16:33:29   1577s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[11/20 16:33:29   1577s] 
[11/20 16:33:29   1577s] 
[11/20 16:33:29   1577s] 
[11/20 16:33:29   1577s] Check Prerequisites done. (took cpu=0:00:00.4 real=0:00:00.1)
[11/20 16:33:29   1577s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.4 real=0:00:00.1)
[11/20 16:33:29   1577s] Info: 8 threads available for lower-level modules during optimization.
[11/20 16:33:29   1577s] Executing ccopt post-processing.
[11/20 16:33:29   1577s] Synthesizing clock trees with CCOpt...
[11/20 16:33:29   1577s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:26:17.4/1:57:42.1 (0.2), mem = 4371.6M
[11/20 16:33:29   1577s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/20 16:33:29   1577s] CCOpt::Phase::PreparingToBalance...
[11/20 16:33:29   1577s] Leaving CCOpt scope - Initializing power interface...
[11/20 16:33:29   1577s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/20 16:33:29   1577s] 
[11/20 16:33:29   1577s] Positive (advancing) pin insertion delays
[11/20 16:33:29   1577s] =========================================
[11/20 16:33:29   1577s] 
[11/20 16:33:29   1577s] -----------------------------
[11/20 16:33:29   1577s] From (ns)    To (ns)    Count
[11/20 16:33:29   1577s] -----------------------------
[11/20 16:33:29   1577s] below         0.150      29
[11/20 16:33:29   1577s]   0.150       0.160       0
[11/20 16:33:29   1577s] -----------------------------
[11/20 16:33:29   1577s] 
[11/20 16:33:29   1577s] Total            : 4.350ns
[11/20 16:33:29   1577s] Mean             : 0.150ns
[11/20 16:33:29   1577s] Std.Dev          : 0.000ns
[11/20 16:33:29   1577s]                     
[11/20 16:33:29   1577s] Smallest advance : 0.150ns at grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFRX1_0_/CK
[11/20 16:33:29   1577s] Largest advance  : 0.150ns at grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFRX1_0_/CK
[11/20 16:33:29   1577s] 
[11/20 16:33:29   1577s] Found 29 advancing pin insertion delay (1.962% of 1478 clock tree sinks)
[11/20 16:33:29   1577s] 
[11/20 16:33:29   1577s] Negative (delaying) pin insertion delays
[11/20 16:33:29   1577s] ========================================
[11/20 16:33:29   1577s] 
[11/20 16:33:29   1577s] Found 0 delaying pin insertion delay (0.000% of 1478 clock tree sinks)
[11/20 16:33:29   1577s] Notify start of optimization...
[11/20 16:33:29   1577s] Notify start of optimization done.
[11/20 16:33:29   1577s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[11/20 16:33:29   1577s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4371.6M, EPOCH TIME: 1732116809.091349
[11/20 16:33:29   1577s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:29   1577s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:29   1577s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.013, REAL:0.013, MEM:4334.6M, EPOCH TIME: 1732116809.104142
[11/20 16:33:29   1577s] ### Creating LA Mngr. totSessionCpu=0:26:17 mem=4334.6M
[11/20 16:33:29   1577s] ### Creating LA Mngr, finished. totSessionCpu=0:26:17 mem=4334.6M
[11/20 16:33:29   1577s] Running pre-eGR process
[11/20 16:33:29   1577s] (I)      Initializing eGR engine (regular)
[11/20 16:33:29   1577s] Set min layer with default ( 2 )
[11/20 16:33:29   1577s] Set max layer with default ( 127 )
[11/20 16:33:29   1577s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:33:29   1577s] Min route layer (adjusted) = 2
[11/20 16:33:29   1577s] Max route layer (adjusted) = 5
[11/20 16:33:29   1577s] (I)      Initializing eGR engine (regular)
[11/20 16:33:29   1577s] Set min layer with default ( 2 )
[11/20 16:33:29   1577s] Set max layer with default ( 127 )
[11/20 16:33:29   1577s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:33:29   1577s] Min route layer (adjusted) = 2
[11/20 16:33:29   1577s] Max route layer (adjusted) = 5
[11/20 16:33:29   1577s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.05 MB )
[11/20 16:33:29   1577s] (I)      Running eGR Regular flow
[11/20 16:33:29   1577s] (I)      # wire layers (front) : 6
[11/20 16:33:29   1577s] (I)      # wire layers (back)  : 0
[11/20 16:33:29   1577s] (I)      min wire layer : 1
[11/20 16:33:29   1577s] (I)      max wire layer : 5
[11/20 16:33:29   1577s] (I)      # cut layers (front) : 5
[11/20 16:33:29   1577s] (I)      # cut layers (back)  : 0
[11/20 16:33:29   1577s] (I)      min cut layer : 1
[11/20 16:33:29   1577s] (I)      max cut layer : 4
[11/20 16:33:29   1577s] (I)      ================================ Layers ================================
[11/20 16:33:29   1577s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 16:33:29   1577s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/20 16:33:29   1577s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 16:33:29   1577s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/20 16:33:29   1577s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/20 16:33:29   1577s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 16:33:29   1577s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/20 16:33:29   1577s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 16:33:29   1577s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/20 16:33:29   1577s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 16:33:29   1577s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/20 16:33:29   1577s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 16:33:29   1577s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/20 16:33:29   1577s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/20 16:33:29   1577s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 16:33:29   1577s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/20 16:33:29   1577s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/20 16:33:29   1577s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 16:33:29   1577s] (I)      Started Import and model ( Curr Mem: 4.05 MB )
[11/20 16:33:29   1577s] (I)      Default pattern map key = fpga_top_default.
[11/20 16:33:29   1577s] (I)      == Non-default Options ==
[11/20 16:33:29   1577s] (I)      Maximum routing layer                              : 5
[11/20 16:33:29   1577s] (I)      Top routing layer                                  : 5
[11/20 16:33:29   1577s] (I)      Number of threads                                  : 8
[11/20 16:33:29   1577s] (I)      Route tie net to shape                             : auto
[11/20 16:33:29   1577s] (I)      Method to set GCell size                           : row
[11/20 16:33:29   1577s] (I)      Tie hi/lo max distance                             : 41.400000
[11/20 16:33:29   1577s] (I)      Counted 17053 PG shapes. eGR will not process PG shapes layer by layer.
[11/20 16:33:29   1577s] (I)      ============== Pin Summary ==============
[11/20 16:33:29   1577s] (I)      +-------+--------+---------+------------+
[11/20 16:33:29   1577s] (I)      | Layer | # pins | % total |      Group |
[11/20 16:33:29   1577s] (I)      +-------+--------+---------+------------+
[11/20 16:33:29   1577s] (I)      |     1 |  38233 |   99.42 |        Pin |
[11/20 16:33:29   1577s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/20 16:33:29   1577s] (I)      |     3 |    192 |    0.50 | Pin access |
[11/20 16:33:29   1577s] (I)      |     4 |      0 |    0.00 |      Other |
[11/20 16:33:29   1577s] (I)      |     5 |     32 |    0.08 |      Other |
[11/20 16:33:29   1577s] (I)      +-------+--------+---------+------------+
[11/20 16:33:29   1577s] (I)      Use row-based GCell size
[11/20 16:33:29   1577s] (I)      Use row-based GCell align
[11/20 16:33:29   1577s] (I)      layer 0 area = 83000
[11/20 16:33:29   1577s] (I)      layer 1 area = 67600
[11/20 16:33:29   1577s] (I)      layer 2 area = 240000
[11/20 16:33:29   1577s] (I)      layer 3 area = 240000
[11/20 16:33:29   1577s] (I)      layer 4 area = 4000000
[11/20 16:33:29   1577s] (I)      GCell unit size   : 4140
[11/20 16:33:29   1577s] (I)      GCell multiplier  : 1
[11/20 16:33:29   1577s] (I)      GCell row height  : 4140
[11/20 16:33:29   1577s] (I)      Actual row height : 4140
[11/20 16:33:29   1577s] (I)      GCell align ref   : 280000 280000
[11/20 16:33:29   1577s] [NR-eGR] Track table information for default rule: 
[11/20 16:33:29   1577s] [NR-eGR] met1 has single uniform track structure
[11/20 16:33:29   1577s] [NR-eGR] met2 has single uniform track structure
[11/20 16:33:29   1577s] [NR-eGR] met3 has single uniform track structure
[11/20 16:33:29   1577s] [NR-eGR] met4 has single uniform track structure
[11/20 16:33:29   1577s] [NR-eGR] met5 has single uniform track structure
[11/20 16:33:29   1577s] (I)      =============== Default via ===============
[11/20 16:33:29   1577s] (I)      +---+------------------+------------------+
[11/20 16:33:29   1577s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/20 16:33:29   1577s] (I)      +---+------------------+------------------+
[11/20 16:33:29   1577s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/20 16:33:29   1577s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/20 16:33:29   1577s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/20 16:33:29   1577s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/20 16:33:29   1577s] (I)      +---+------------------+------------------+
[11/20 16:33:29   1577s] [NR-eGR] Read 26534 PG shapes
[11/20 16:33:29   1577s] [NR-eGR] Read 0 clock shapes
[11/20 16:33:29   1577s] [NR-eGR] Read 0 other shapes
[11/20 16:33:29   1577s] [NR-eGR] #Routing Blockages  : 0
[11/20 16:33:29   1577s] [NR-eGR] #Instance Blockages : 9014
[11/20 16:33:29   1577s] [NR-eGR] #PG Blockages       : 26534
[11/20 16:33:29   1577s] [NR-eGR] #Halo Blockages     : 0
[11/20 16:33:29   1577s] [NR-eGR] #Boundary Blockages : 0
[11/20 16:33:29   1577s] [NR-eGR] #Clock Blockages    : 0
[11/20 16:33:29   1577s] [NR-eGR] #Other Blockages    : 0
[11/20 16:33:29   1577s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/20 16:33:29   1577s] (I)      Custom ignore net properties:
[11/20 16:33:29   1577s] (I)      1 : NotLegal
[11/20 16:33:29   1577s] (I)      Default ignore net properties:
[11/20 16:33:29   1577s] (I)      1 : Special
[11/20 16:33:29   1577s] (I)      2 : Analog
[11/20 16:33:29   1577s] (I)      3 : Fixed
[11/20 16:33:29   1577s] (I)      4 : Skipped
[11/20 16:33:29   1577s] (I)      5 : MixedSignal
[11/20 16:33:29   1577s] (I)      Prerouted net properties:
[11/20 16:33:29   1577s] (I)      1 : NotLegal
[11/20 16:33:29   1577s] (I)      2 : Special
[11/20 16:33:29   1577s] (I)      3 : Analog
[11/20 16:33:29   1577s] (I)      4 : Fixed
[11/20 16:33:29   1577s] (I)      5 : Skipped
[11/20 16:33:29   1577s] (I)      6 : MixedSignal
[11/20 16:33:29   1577s] [NR-eGR] Early global route reroute all routable nets
[11/20 16:33:29   1577s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/20 16:33:29   1577s] [NR-eGR] Read 11839 nets ( ignored 0 )
[11/20 16:33:29   1577s] (I)        Front-side 11839 ( ignored 0 )
[11/20 16:33:29   1577s] (I)        Back-side  0 ( ignored 0 )
[11/20 16:33:29   1577s] (I)        Both-side  0 ( ignored 0 )
[11/20 16:33:29   1577s] (I)      early_global_route_priority property id does not exist.
[11/20 16:33:29   1577s] (I)      Read Num Blocks=35548  Num Prerouted Wires=0  Num CS=0
[11/20 16:33:29   1577s] (I)      Layer 1 (V) : #blockages 10781 : #preroutes 0
[11/20 16:33:29   1577s] (I)      Layer 2 (H) : #blockages 14546 : #preroutes 0
[11/20 16:33:29   1577s] (I)      Layer 3 (V) : #blockages 8333 : #preroutes 0
[11/20 16:33:29   1577s] (I)      Layer 4 (H) : #blockages 1888 : #preroutes 0
[11/20 16:33:29   1577s] (I)      Number of ignored nets                =      0
[11/20 16:33:29   1577s] (I)      Number of connected nets              =      0
[11/20 16:33:29   1577s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/20 16:33:29   1577s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/20 16:33:29   1577s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/20 16:33:29   1577s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/20 16:33:29   1577s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/20 16:33:29   1577s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/20 16:33:29   1577s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/20 16:33:29   1577s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/20 16:33:29   1577s] (I)      Ndr track 0 does not exist
[11/20 16:33:29   1577s] (I)      ---------------------Grid Graph Info--------------------
[11/20 16:33:29   1577s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/20 16:33:29   1577s] (I)      Core area           : (280000, 280000) - (1838665, 1838665)
[11/20 16:33:29   1577s] (I)      Site width          :   460  (dbu)
[11/20 16:33:29   1577s] (I)      Row height          :  4140  (dbu)
[11/20 16:33:29   1577s] (I)      GCell row height    :  4140  (dbu)
[11/20 16:33:29   1577s] (I)      GCell width         :  4140  (dbu)
[11/20 16:33:29   1577s] (I)      GCell height        :  4140  (dbu)
[11/20 16:33:29   1577s] (I)      Grid                :   512   512     5
[11/20 16:33:29   1577s] (I)      Layer numbers       :     1     2     3     4     5
[11/20 16:33:29   1577s] (I)      Vertical capacity   :     0  4140     0  4140     0
[11/20 16:33:29   1577s] (I)      Horizontal capacity :     0     0  4140     0  4140
[11/20 16:33:29   1577s] (I)      Default wire width  :   140   140   300   300  1600
[11/20 16:33:29   1577s] (I)      Default wire space  :   140   140   300   300  1600
[11/20 16:33:29   1577s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/20 16:33:29   1577s] (I)      Default pitch size  :   280   460   610   615  3660
[11/20 16:33:29   1577s] (I)      First track coord   :   320   320   620   790  1840
[11/20 16:33:29   1577s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[11/20 16:33:29   1577s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/20 16:33:29   1577s] (I)      Num of masks        :     1     1     1     1     1
[11/20 16:33:29   1577s] (I)      Num of trim masks   :     0     0     0     0     0
[11/20 16:33:29   1577s] (I)      --------------------------------------------------------
[11/20 16:33:29   1577s] 
[11/20 16:33:29   1577s] [NR-eGR] ============ Routing rule table ============
[11/20 16:33:29   1577s] [NR-eGR] Rule id: 0  Nets: 11807
[11/20 16:33:29   1577s] [NR-eGR] ========================================
[11/20 16:33:29   1577s] [NR-eGR] 
[11/20 16:33:29   1577s] (I)      ======== NDR :  =========
[11/20 16:33:29   1577s] (I)      +--------------+--------+
[11/20 16:33:29   1577s] (I)      |           ID |      0 |
[11/20 16:33:29   1577s] (I)      |         Name |        |
[11/20 16:33:29   1577s] (I)      |      Default |    yes |
[11/20 16:33:29   1577s] (I)      |  Clk Special |     no |
[11/20 16:33:29   1577s] (I)      | Hard spacing |     no |
[11/20 16:33:29   1577s] (I)      |    NDR track | (none) |
[11/20 16:33:29   1577s] (I)      |      NDR via | (none) |
[11/20 16:33:29   1577s] (I)      |  Extra space |      0 |
[11/20 16:33:29   1577s] (I)      |      Shields |      0 |
[11/20 16:33:29   1577s] (I)      |   Demand (H) |      1 |
[11/20 16:33:29   1577s] (I)      |   Demand (V) |      1 |
[11/20 16:33:29   1577s] (I)      |        #Nets |  11807 |
[11/20 16:33:29   1577s] (I)      +--------------+--------+
[11/20 16:33:29   1577s] (I)      +-------------------------------------------------------------------------------------+
[11/20 16:33:29   1577s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/20 16:33:29   1577s] (I)      +-------------------------------------------------------------------------------------+
[11/20 16:33:29   1577s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/20 16:33:29   1577s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/20 16:33:29   1577s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/20 16:33:29   1577s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/20 16:33:29   1577s] (I)      +-------------------------------------------------------------------------------------+
[11/20 16:33:29   1577s] (I)      =============== Blocked Tracks ===============
[11/20 16:33:29   1577s] (I)      +-------+---------+----------+---------------+
[11/20 16:33:29   1577s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/20 16:33:29   1577s] (I)      +-------+---------+----------+---------------+
[11/20 16:33:29   1577s] (I)      |     1 |       0 |        0 |         0.00% |
[11/20 16:33:29   1577s] (I)      |     2 | 2357760 |   763000 |        32.36% |
[11/20 16:33:29   1577s] (I)      |     3 | 1777664 |   511103 |        28.75% |
[11/20 16:33:29   1577s] (I)      |     4 | 1763328 |   649576 |        36.84% |
[11/20 16:33:29   1577s] (I)      |     5 |  296448 |    98552 |        33.24% |
[11/20 16:33:29   1577s] (I)      +-------+---------+----------+---------------+
[11/20 16:33:29   1577s] (I)      Finished Import and model ( CPU: 0.17 sec, Real: 0.15 sec, Curr Mem: 4.10 MB )
[11/20 16:33:29   1577s] (I)      Delete wires for 11807 nets (async)
[11/20 16:33:29   1577s] (I)      Reset routing kernel
[11/20 16:33:29   1577s] (I)      Started Global Routing ( Curr Mem: 4.10 MB )
[11/20 16:33:29   1577s] (I)      totalPins=36946  totalGlobalPin=35695 (96.61%)
[11/20 16:33:29   1577s] (I)      ================= Net Group Info =================
[11/20 16:33:29   1577s] (I)      +----+----------------+--------------+-----------+
[11/20 16:33:29   1577s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/20 16:33:29   1577s] (I)      +----+----------------+--------------+-----------+
[11/20 16:33:29   1577s] (I)      |  1 |              0 |      met4(4) |   met5(5) |
[11/20 16:33:29   1577s] (I)      |  2 |          11807 |      met2(2) |   met5(5) |
[11/20 16:33:29   1577s] (I)      +----+----------------+--------------+-----------+
[11/20 16:33:29   1577s] (I)      total 2D Cap : 4288443 = (1473535 H, 2814908 V)
[11/20 16:33:29   1577s] (I)      total 2D Demand : 1207 = (0 H, 1207 V)
[11/20 16:33:29   1577s] (I)      Adjusted 0 GCells for pin access
[11/20 16:33:29   1577s] [NR-eGR] Layer group 1: route 11807 net(s) in layer range [2, 5]
[11/20 16:33:29   1577s] (I)      
[11/20 16:33:29   1577s] (I)      ============  Phase 1a Route ============
[11/20 16:33:29   1577s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 32
[11/20 16:33:29   1577s] (I)      Usage: 117192 = (59207 H, 57985 V) = (4.02% H, 2.06% V) = (2.451e+05um H, 2.401e+05um V)
[11/20 16:33:29   1577s] (I)      
[11/20 16:33:29   1577s] (I)      ============  Phase 1b Route ============
[11/20 16:33:29   1577s] (I)      Usage: 117364 = (59242 H, 58122 V) = (4.02% H, 2.06% V) = (2.453e+05um H, 2.406e+05um V)
[11/20 16:33:29   1577s] (I)      Overflow of layer group 1: 0.82% H + 0.00% V. EstWL: 4.858870e+05um
[11/20 16:33:29   1577s] (I)      Congestion metric : 4.90%H 0.01%V, 4.92%HV
[11/20 16:33:29   1577s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/20 16:33:29   1577s] (I)      
[11/20 16:33:29   1577s] (I)      ============  Phase 1c Route ============
[11/20 16:33:29   1577s] (I)      Level2 Grid: 103 x 103
[11/20 16:33:29   1577s] (I)      Usage: 117492 = (59304 H, 58188 V) = (4.02% H, 2.07% V) = (2.455e+05um H, 2.409e+05um V)
[11/20 16:33:29   1577s] (I)      
[11/20 16:33:29   1577s] (I)      ============  Phase 1d Route ============
[11/20 16:33:29   1577s] (I)      Usage: 117832 = (59407 H, 58425 V) = (4.03% H, 2.08% V) = (2.459e+05um H, 2.419e+05um V)
[11/20 16:33:29   1577s] (I)      
[11/20 16:33:29   1577s] (I)      ============  Phase 1e Route ============
[11/20 16:33:29   1577s] (I)      Usage: 117832 = (59407 H, 58425 V) = (4.03% H, 2.08% V) = (2.459e+05um H, 2.419e+05um V)
[11/20 16:33:29   1578s] [NR-eGR] Early Global Route overflow of layer group 1: 0.79% H + 0.00% V. EstWL: 4.878245e+05um
[11/20 16:33:29   1578s] (I)      
[11/20 16:33:29   1578s] (I)      ============  Phase 1l Route ============
[11/20 16:33:29   1578s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/20 16:33:29   1578s] (I)      Layer  2:    1702802     59750         3      599355     1755333    (25.45%) 
[11/20 16:33:29   1578s] (I)      Layer  3:    1278876    117799     11985      456513     1319153    (25.71%) 
[11/20 16:33:29   1578s] (I)      Layer  4:    1120945     29934       533      556342     1204888    (31.59%) 
[11/20 16:33:29   1578s] (I)      Layer  5:     199202      7889       151       94466      201479    (31.92%) 
[11/20 16:33:29   1578s] (I)      Total:       4301825    215372     12672     1706674     4480852    (27.58%) 
[11/20 16:33:29   1578s] (I)      
[11/20 16:33:29   1578s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/20 16:33:29   1578s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[11/20 16:33:29   1578s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[11/20 16:33:29   1578s] [NR-eGR]        Layer             (1-4)             (5-9)           (10-14)           (15-19)    OverCon
[11/20 16:33:29   1578s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/20 16:33:29   1578s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/20 16:33:29   1578s] [NR-eGR]    met2 ( 2)         3( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/20 16:33:29   1578s] [NR-eGR]    met3 ( 3)      3873( 1.99%)       652( 0.34%)        22( 0.01%)         1( 0.00%)   ( 2.34%) 
[11/20 16:33:29   1578s] [NR-eGR]    met4 ( 4)       281( 0.16%)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.16%) 
[11/20 16:33:29   1578s] [NR-eGR]    met5 ( 5)       149( 0.08%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[11/20 16:33:29   1578s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/20 16:33:29   1578s] [NR-eGR]        Total      4306( 0.58%)       656( 0.09%)        22( 0.00%)         1( 0.00%)   ( 0.67%) 
[11/20 16:33:29   1578s] [NR-eGR] 
[11/20 16:33:29   1578s] (I)      Finished Global Routing ( CPU: 0.57 sec, Real: 0.27 sec, Curr Mem: 4.11 MB )
[11/20 16:33:29   1578s] (I)      Updating congestion map
[11/20 16:33:29   1578s] (I)      total 2D Cap : 4317963 = (1484121 H, 2833842 V)
[11/20 16:33:29   1578s] [NR-eGR] Overflow after Early Global Route 1.73% H + 0.01% V
[11/20 16:33:29   1578s] (I)      Running track assignment and export wires
[11/20 16:33:29   1578s] (I)      ============= Track Assignment ============
[11/20 16:33:29   1578s] (I)      Started Track Assignment (8T) ( Curr Mem: 4.10 MB )
[11/20 16:33:29   1578s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[11/20 16:33:29   1578s] (I)      Run Multi-thread track assignment
[11/20 16:33:29   1578s] (I)      Finished Track Assignment (8T) ( CPU: 0.32 sec, Real: 0.08 sec, Curr Mem: 4.15 MB )
[11/20 16:33:29   1578s] (I)      Started Export ( Curr Mem: 4.15 MB )
[11/20 16:33:29   1578s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/20 16:33:29   1578s] [NR-eGR] Total eGR-routed clock nets wire length: 20526um, number of vias: 4973
[11/20 16:33:29   1578s] [NR-eGR] --------------------------------------------------------------------------
[11/20 16:33:29   1578s] [NR-eGR]               Length (um)    Vias 
[11/20 16:33:29   1578s] [NR-eGR] ----------------------------------
[11/20 16:33:29   1578s] [NR-eGR]  met1  (1H)             0   36754 
[11/20 16:33:29   1578s] [NR-eGR]  met2  (2V)        209674   50256 
[11/20 16:33:29   1578s] [NR-eGR]  met3  (3H)        222074    9277 
[11/20 16:33:29   1578s] [NR-eGR]  met4  (4V)         46788    7521 
[11/20 16:33:29   1578s] [NR-eGR]  met5  (5H)         30085       0 
[11/20 16:33:29   1578s] [NR-eGR] ----------------------------------
[11/20 16:33:29   1578s] [NR-eGR]        Total       508620  103808 
[11/20 16:33:29   1578s] [NR-eGR] --------------------------------------------------------------------------
[11/20 16:33:29   1578s] [NR-eGR] Total half perimeter of net bounding box: 394858um
[11/20 16:33:29   1578s] [NR-eGR] Total length: 508620um, number of vias: 103808
[11/20 16:33:29   1578s] [NR-eGR] --------------------------------------------------------------------------
[11/20 16:33:29   1578s] (I)      == Layer wire length by net rule ==
[11/20 16:33:29   1578s] (I)                     Default 
[11/20 16:33:29   1578s] (I)      -----------------------
[11/20 16:33:29   1578s] (I)       met1  (1H)        0um 
[11/20 16:33:29   1578s] (I)       met2  (2V)   209674um 
[11/20 16:33:29   1578s] (I)       met3  (3H)   222074um 
[11/20 16:33:29   1578s] (I)       met4  (4V)    46788um 
[11/20 16:33:29   1578s] (I)       met5  (5H)    30085um 
[11/20 16:33:29   1578s] (I)      -----------------------
[11/20 16:33:29   1578s] (I)             Total  508620um 
[11/20 16:33:29   1578s] (I)      == Layer via count by net rule ==
[11/20 16:33:29   1578s] (I)                    Default 
[11/20 16:33:29   1578s] (I)      ----------------------
[11/20 16:33:29   1578s] (I)       met1  (1H)     36754 
[11/20 16:33:29   1578s] (I)       met2  (2V)     50256 
[11/20 16:33:29   1578s] (I)       met3  (3H)      9277 
[11/20 16:33:29   1578s] (I)       met4  (4V)      7521 
[11/20 16:33:29   1578s] (I)       met5  (5H)         0 
[11/20 16:33:29   1578s] (I)      ----------------------
[11/20 16:33:29   1578s] (I)             Total   103808 
[11/20 16:33:29   1578s] (I)      Finished Export ( CPU: 0.18 sec, Real: 0.07 sec, Curr Mem: 4.14 MB )
[11/20 16:33:29   1578s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[11/20 16:33:29   1578s] eee: RC Grid Memory freed=168540
[11/20 16:33:29   1578s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.28 sec, Real: 0.59 sec, Curr Mem: 4.14 MB )
[11/20 16:33:29   1578s] (I)      ========================================= Runtime Summary ==========================================
[11/20 16:33:29   1578s] (I)       Step                                               %        Start       Finish      Real       CPU 
[11/20 16:33:29   1578s] (I)      ----------------------------------------------------------------------------------------------------
[11/20 16:33:29   1578s] (I)       Early Global Route kernel                    100.00%  2455.66 sec  2456.25 sec  0.59 sec  1.28 sec 
[11/20 16:33:29   1578s] (I)       +-Import and model                            24.51%  2455.66 sec  2455.81 sec  0.15 sec  0.17 sec 
[11/20 16:33:29   1578s] (I)       | +-Create place DB                            6.60%  2455.66 sec  2455.70 sec  0.04 sec  0.04 sec 
[11/20 16:33:29   1578s] (I)       | | +-Import place data                        6.56%  2455.66 sec  2455.70 sec  0.04 sec  0.04 sec 
[11/20 16:33:29   1578s] (I)       | | | +-Read instances and placement           1.84%  2455.66 sec  2455.67 sec  0.01 sec  0.01 sec 
[11/20 16:33:29   1578s] (I)       | | | +-Read nets                              4.52%  2455.67 sec  2455.70 sec  0.03 sec  0.03 sec 
[11/20 16:33:29   1578s] (I)       | +-Create route DB                           13.06%  2455.70 sec  2455.78 sec  0.08 sec  0.09 sec 
[11/20 16:33:29   1578s] (I)       | | +-Import route data (8T)                  12.99%  2455.70 sec  2455.78 sec  0.08 sec  0.09 sec 
[11/20 16:33:29   1578s] (I)       | | | +-Read blockages ( Layer 2-5 )           1.77%  2455.71 sec  2455.72 sec  0.01 sec  0.02 sec 
[11/20 16:33:29   1578s] (I)       | | | | +-Read routing blockages               0.00%  2455.71 sec  2455.71 sec  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)       | | | | +-Read instance blockages              0.48%  2455.71 sec  2455.71 sec  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)       | | | | +-Read PG blockages                    1.03%  2455.71 sec  2455.72 sec  0.01 sec  0.01 sec 
[11/20 16:33:29   1578s] (I)       | | | | | +-Allocate memory for PG via list    0.17%  2455.71 sec  2455.71 sec  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)       | | | | +-Read clock blockages                 0.01%  2455.72 sec  2455.72 sec  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)       | | | | +-Read other blockages                 0.01%  2455.72 sec  2455.72 sec  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)       | | | | +-Read halo blockages                  0.02%  2455.72 sec  2455.72 sec  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)       | | | | +-Read boundary cut boxes              0.00%  2455.72 sec  2455.72 sec  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)       | | | +-Read blackboxes                        0.00%  2455.72 sec  2455.72 sec  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)       | | | +-Read prerouted                         0.52%  2455.72 sec  2455.72 sec  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)       | | | +-Read nets                              0.53%  2455.72 sec  2455.72 sec  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)       | | | +-Set up via pillars                     0.01%  2455.72 sec  2455.72 sec  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)       | | | +-Initialize 3D grid graph               0.57%  2455.72 sec  2455.73 sec  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)       | | | +-Model blockage capacity                8.37%  2455.73 sec  2455.78 sec  0.05 sec  0.05 sec 
[11/20 16:33:29   1578s] (I)       | | | | +-Initialize 3D capacity               7.74%  2455.73 sec  2455.77 sec  0.05 sec  0.05 sec 
[11/20 16:33:29   1578s] (I)       | +-Read aux data                              0.00%  2455.78 sec  2455.78 sec  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)       | +-Others data preparation                    0.01%  2455.78 sec  2455.78 sec  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)       | +-Create route kernel                        4.22%  2455.78 sec  2455.80 sec  0.03 sec  0.04 sec 
[11/20 16:33:29   1578s] (I)       +-Global Routing                              46.02%  2455.81 sec  2456.08 sec  0.27 sec  0.57 sec 
[11/20 16:33:29   1578s] (I)       | +-Initialization                             0.84%  2455.81 sec  2455.82 sec  0.01 sec  0.01 sec 
[11/20 16:33:29   1578s] (I)       | +-Net group 1                               42.07%  2455.82 sec  2456.07 sec  0.25 sec  0.54 sec 
[11/20 16:33:29   1578s] (I)       | | +-Generate topology (8T)                   3.52%  2455.82 sec  2455.84 sec  0.02 sec  0.03 sec 
[11/20 16:33:29   1578s] (I)       | | +-Phase 1a                                 6.91%  2455.86 sec  2455.90 sec  0.04 sec  0.07 sec 
[11/20 16:33:29   1578s] (I)       | | | +-Pattern routing (8T)                   4.11%  2455.86 sec  2455.88 sec  0.02 sec  0.06 sec 
[11/20 16:33:29   1578s] (I)       | | | +-Pattern Routing Avoiding Blockages     1.56%  2455.88 sec  2455.89 sec  0.01 sec  0.01 sec 
[11/20 16:33:29   1578s] (I)       | | | +-Add via demand to 2D                   0.95%  2455.89 sec  2455.90 sec  0.01 sec  0.01 sec 
[11/20 16:33:29   1578s] (I)       | | +-Phase 1b                                 4.36%  2455.90 sec  2455.92 sec  0.03 sec  0.05 sec 
[11/20 16:33:29   1578s] (I)       | | | +-Monotonic routing (8T)                 2.92%  2455.90 sec  2455.91 sec  0.02 sec  0.04 sec 
[11/20 16:33:29   1578s] (I)       | | +-Phase 1c                                 1.85%  2455.92 sec  2455.93 sec  0.01 sec  0.01 sec 
[11/20 16:33:29   1578s] (I)       | | | +-Two level Routing                      1.81%  2455.92 sec  2455.93 sec  0.01 sec  0.01 sec 
[11/20 16:33:29   1578s] (I)       | | | | +-Two Level Routing (Regular)          1.20%  2455.93 sec  2455.93 sec  0.01 sec  0.01 sec 
[11/20 16:33:29   1578s] (I)       | | | | +-Two Level Routing (Strong)           0.25%  2455.93 sec  2455.93 sec  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)       | | +-Phase 1d                                10.35%  2455.93 sec  2456.00 sec  0.06 sec  0.15 sec 
[11/20 16:33:29   1578s] (I)       | | | +-Detoured routing (8T)                 10.29%  2455.93 sec  2456.00 sec  0.06 sec  0.15 sec 
[11/20 16:33:29   1578s] (I)       | | +-Phase 1e                                 0.74%  2456.00 sec  2456.00 sec  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)       | | | +-Route legalization                     0.55%  2456.00 sec  2456.00 sec  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)       | | | | +-Legalize Blockage Violations         0.52%  2456.00 sec  2456.00 sec  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)       | | +-Phase 1l                                10.80%  2456.00 sec  2456.07 sec  0.06 sec  0.19 sec 
[11/20 16:33:29   1578s] (I)       | | | +-Layer assignment (8T)                  9.35%  2456.01 sec  2456.07 sec  0.06 sec  0.19 sec 
[11/20 16:33:29   1578s] (I)       +-Export cong map                              3.34%  2456.08 sec  2456.10 sec  0.02 sec  0.02 sec 
[11/20 16:33:29   1578s] (I)       | +-Export 2D cong map                         0.52%  2456.10 sec  2456.10 sec  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)       +-Extract Global 3D Wires                      0.68%  2456.11 sec  2456.11 sec  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)       +-Track Assignment (8T)                       12.74%  2456.11 sec  2456.19 sec  0.08 sec  0.32 sec 
[11/20 16:33:29   1578s] (I)       | +-Initialization                             0.21%  2456.11 sec  2456.11 sec  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)       | +-Track Assignment Kernel                   12.17%  2456.11 sec  2456.18 sec  0.07 sec  0.31 sec 
[11/20 16:33:29   1578s] (I)       | +-Free Memory                                0.00%  2456.19 sec  2456.19 sec  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)       +-Export                                      11.16%  2456.19 sec  2456.25 sec  0.07 sec  0.18 sec 
[11/20 16:33:29   1578s] (I)       | +-Export DB wires                            4.51%  2456.19 sec  2456.21 sec  0.03 sec  0.10 sec 
[11/20 16:33:29   1578s] (I)       | | +-Export all nets (8T)                     3.31%  2456.19 sec  2456.21 sec  0.02 sec  0.08 sec 
[11/20 16:33:29   1578s] (I)       | | +-Set wire vias (8T)                       0.81%  2456.21 sec  2456.21 sec  0.00 sec  0.02 sec 
[11/20 16:33:29   1578s] (I)       | +-Report wirelength                          4.19%  2456.21 sec  2456.24 sec  0.02 sec  0.02 sec 
[11/20 16:33:29   1578s] (I)       | +-Update net boxes                           2.23%  2456.24 sec  2456.25 sec  0.01 sec  0.05 sec 
[11/20 16:33:29   1578s] (I)       | +-Update timing                              0.00%  2456.25 sec  2456.25 sec  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)       +-Postprocess design                           0.06%  2456.25 sec  2456.25 sec  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)      ======================= Summary by functions ========================
[11/20 16:33:29   1578s] (I)       Lv  Step                                      %      Real       CPU 
[11/20 16:33:29   1578s] (I)      ---------------------------------------------------------------------
[11/20 16:33:29   1578s] (I)        0  Early Global Route kernel           100.00%  0.59 sec  1.28 sec 
[11/20 16:33:29   1578s] (I)        1  Global Routing                       46.02%  0.27 sec  0.57 sec 
[11/20 16:33:29   1578s] (I)        1  Import and model                     24.51%  0.15 sec  0.17 sec 
[11/20 16:33:29   1578s] (I)        1  Track Assignment (8T)                12.74%  0.08 sec  0.32 sec 
[11/20 16:33:29   1578s] (I)        1  Export                               11.16%  0.07 sec  0.18 sec 
[11/20 16:33:29   1578s] (I)        1  Export cong map                       3.34%  0.02 sec  0.02 sec 
[11/20 16:33:29   1578s] (I)        1  Extract Global 3D Wires               0.68%  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)        1  Postprocess design                    0.06%  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)        2  Net group 1                          42.07%  0.25 sec  0.54 sec 
[11/20 16:33:29   1578s] (I)        2  Create route DB                      13.06%  0.08 sec  0.09 sec 
[11/20 16:33:29   1578s] (I)        2  Track Assignment Kernel              12.17%  0.07 sec  0.31 sec 
[11/20 16:33:29   1578s] (I)        2  Create place DB                       6.60%  0.04 sec  0.04 sec 
[11/20 16:33:29   1578s] (I)        2  Export DB wires                       4.51%  0.03 sec  0.10 sec 
[11/20 16:33:29   1578s] (I)        2  Create route kernel                   4.22%  0.03 sec  0.04 sec 
[11/20 16:33:29   1578s] (I)        2  Report wirelength                     4.19%  0.02 sec  0.02 sec 
[11/20 16:33:29   1578s] (I)        2  Update net boxes                      2.23%  0.01 sec  0.05 sec 
[11/20 16:33:29   1578s] (I)        2  Initialization                        1.05%  0.01 sec  0.01 sec 
[11/20 16:33:29   1578s] (I)        2  Export 2D cong map                    0.52%  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)        2  Others data preparation               0.01%  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)        3  Import route data (8T)               12.99%  0.08 sec  0.09 sec 
[11/20 16:33:29   1578s] (I)        3  Phase 1l                             10.80%  0.06 sec  0.19 sec 
[11/20 16:33:29   1578s] (I)        3  Phase 1d                             10.35%  0.06 sec  0.15 sec 
[11/20 16:33:29   1578s] (I)        3  Phase 1a                              6.91%  0.04 sec  0.07 sec 
[11/20 16:33:29   1578s] (I)        3  Import place data                     6.56%  0.04 sec  0.04 sec 
[11/20 16:33:29   1578s] (I)        3  Phase 1b                              4.36%  0.03 sec  0.05 sec 
[11/20 16:33:29   1578s] (I)        3  Generate topology (8T)                3.52%  0.02 sec  0.03 sec 
[11/20 16:33:29   1578s] (I)        3  Export all nets (8T)                  3.31%  0.02 sec  0.08 sec 
[11/20 16:33:29   1578s] (I)        3  Phase 1c                              1.85%  0.01 sec  0.01 sec 
[11/20 16:33:29   1578s] (I)        3  Set wire vias (8T)                    0.81%  0.00 sec  0.02 sec 
[11/20 16:33:29   1578s] (I)        3  Phase 1e                              0.74%  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)        4  Detoured routing (8T)                10.29%  0.06 sec  0.15 sec 
[11/20 16:33:29   1578s] (I)        4  Layer assignment (8T)                 9.35%  0.06 sec  0.19 sec 
[11/20 16:33:29   1578s] (I)        4  Model blockage capacity               8.37%  0.05 sec  0.05 sec 
[11/20 16:33:29   1578s] (I)        4  Read nets                             5.06%  0.03 sec  0.03 sec 
[11/20 16:33:29   1578s] (I)        4  Pattern routing (8T)                  4.11%  0.02 sec  0.06 sec 
[11/20 16:33:29   1578s] (I)        4  Monotonic routing (8T)                2.92%  0.02 sec  0.04 sec 
[11/20 16:33:29   1578s] (I)        4  Read instances and placement          1.84%  0.01 sec  0.01 sec 
[11/20 16:33:29   1578s] (I)        4  Two level Routing                     1.81%  0.01 sec  0.01 sec 
[11/20 16:33:29   1578s] (I)        4  Read blockages ( Layer 2-5 )          1.77%  0.01 sec  0.02 sec 
[11/20 16:33:29   1578s] (I)        4  Pattern Routing Avoiding Blockages    1.56%  0.01 sec  0.01 sec 
[11/20 16:33:29   1578s] (I)        4  Add via demand to 2D                  0.95%  0.01 sec  0.01 sec 
[11/20 16:33:29   1578s] (I)        4  Initialize 3D grid graph              0.57%  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)        4  Route legalization                    0.55%  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)        4  Read prerouted                        0.52%  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)        5  Initialize 3D capacity                7.74%  0.05 sec  0.05 sec 
[11/20 16:33:29   1578s] (I)        5  Two Level Routing (Regular)           1.20%  0.01 sec  0.01 sec 
[11/20 16:33:29   1578s] (I)        5  Read PG blockages                     1.03%  0.01 sec  0.01 sec 
[11/20 16:33:29   1578s] (I)        5  Legalize Blockage Violations          0.52%  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)        5  Read instance blockages               0.48%  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)        5  Two Level Routing (Strong)            0.25%  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] (I)        6  Allocate memory for PG via list       0.17%  0.00 sec  0.00 sec 
[11/20 16:33:29   1578s] Running post-eGR process
[11/20 16:33:29   1578s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.3 real=0:00:00.7)
[11/20 16:33:29   1578s] Legalization setup...
[11/20 16:33:29   1578s] Using cell based legalization.
[11/20 16:33:29   1578s] Initializing placement interface...
[11/20 16:33:29   1578s]   Use check_library -place or consult logv if problems occur.
[11/20 16:33:29   1578s]   Leaving CCOpt scope - Initializing placement interface...
[11/20 16:33:29   1578s] OPERPROF: Starting DPlace-Init at level 1, MEM:4368.5M, EPOCH TIME: 1732116809.839718
[11/20 16:33:29   1578s] Processing tracks to init pin-track alignment.
[11/20 16:33:29   1578s] z: 2, totalTracks: 1
[11/20 16:33:29   1578s] z: 4, totalTracks: 1
[11/20 16:33:29   1578s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:33:29   1578s] Cell fpga_top LLGs are deleted
[11/20 16:33:29   1578s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:29   1578s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:29   1578s] # Building fpga_top llgBox search-tree.
[11/20 16:33:29   1578s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4368.5M, EPOCH TIME: 1732116809.848816
[11/20 16:33:29   1578s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:29   1578s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:29   1578s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4368.5M, EPOCH TIME: 1732116809.849227
[11/20 16:33:29   1578s] Max number of tech site patterns supported in site array is 256.
[11/20 16:33:29   1578s] Core basic site is CoreSite
[11/20 16:33:29   1578s] After signature check, allow fast init is false, keep pre-filter is true.
[11/20 16:33:29   1578s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/20 16:33:29   1578s] SiteArray: non-trimmed site array dimensions = 376 x 3388
[11/20 16:33:29   1578s] SiteArray: use 6,737,920 bytes
[11/20 16:33:29   1578s] SiteArray: current memory after site array memory allocation 4368.5M
[11/20 16:33:29   1578s] SiteArray: FP blocked sites are writable
[11/20 16:33:29   1578s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 16:33:29   1578s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4368.5M, EPOCH TIME: 1732116809.866057
[11/20 16:33:29   1578s] Process 14727 wires and vias for routing blockage analysis
[11/20 16:33:29   1578s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.033, REAL:0.021, MEM:4368.5M, EPOCH TIME: 1732116809.886862
[11/20 16:33:29   1579s] SiteArray: number of non floorplan blocked sites for llg default is 1273888
[11/20 16:33:29   1579s] Atter site array init, number of instance map data is 0.
[11/20 16:33:29   1579s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.281, REAL:0.065, MEM:4368.5M, EPOCH TIME: 1732116809.914576
[11/20 16:33:29   1579s] 
[11/20 16:33:29   1579s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:33:29   1579s] OPERPROF:     Starting CMU at level 3, MEM:4368.5M, EPOCH TIME: 1732116809.922471
[11/20 16:33:29   1579s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.002, MEM:4368.5M, EPOCH TIME: 1732116809.924100
[11/20 16:33:29   1579s] 
[11/20 16:33:29   1579s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 16:33:29   1579s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.297, REAL:0.079, MEM:4368.5M, EPOCH TIME: 1732116809.928221
[11/20 16:33:29   1579s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4368.5M, EPOCH TIME: 1732116809.928340
[11/20 16:33:29   1579s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4368.5M, EPOCH TIME: 1732116809.928678
[11/20 16:33:29   1579s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=4368.5MB).
[11/20 16:33:29   1579s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.325, REAL:0.103, MEM:4368.5M, EPOCH TIME: 1732116809.942743
[11/20 16:33:29   1579s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
[11/20 16:33:29   1579s] Initializing placement interface done.
[11/20 16:33:29   1579s] Leaving CCOpt scope - Cleaning up placement interface...
[11/20 16:33:29   1579s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4368.5M, EPOCH TIME: 1732116809.943061
[11/20 16:33:29   1579s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:29   1579s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:29   1579s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:29   1579s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:29   1579s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.043, REAL:0.013, MEM:4368.5M, EPOCH TIME: 1732116809.956445
[11/20 16:33:29   1579s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/20 16:33:29   1579s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[11/20 16:33:29   1579s] Leaving CCOpt scope - Initializing placement interface...
[11/20 16:33:29   1579s] OPERPROF: Starting DPlace-Init at level 1, MEM:4368.5M, EPOCH TIME: 1732116809.971677
[11/20 16:33:29   1579s] Processing tracks to init pin-track alignment.
[11/20 16:33:29   1579s] z: 2, totalTracks: 1
[11/20 16:33:29   1579s] z: 4, totalTracks: 1
[11/20 16:33:29   1579s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:33:29   1579s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4368.5M, EPOCH TIME: 1732116809.977741
[11/20 16:33:29   1579s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:29   1579s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:29   1579s] 
[11/20 16:33:29   1579s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:33:29   1579s] OPERPROF:     Starting CMU at level 3, MEM:4368.5M, EPOCH TIME: 1732116809.984452
[11/20 16:33:29   1579s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.001, MEM:4368.5M, EPOCH TIME: 1732116809.985412
[11/20 16:33:29   1579s] 
[11/20 16:33:29   1579s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 16:33:29   1579s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.017, REAL:0.009, MEM:4368.5M, EPOCH TIME: 1732116809.987063
[11/20 16:33:29   1579s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4368.5M, EPOCH TIME: 1732116809.987109
[11/20 16:33:29   1579s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4368.5M, EPOCH TIME: 1732116809.987338
[11/20 16:33:29   1579s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4368.5MB).
[11/20 16:33:29   1579s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.025, REAL:0.017, MEM:4368.5M, EPOCH TIME: 1732116809.988670
[11/20 16:33:29   1579s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/20 16:33:29   1579s] (I)      Default pattern map key = fpga_top_default.
[11/20 16:33:29   1579s] Set min layer with default ( 2 )
[11/20 16:33:29   1579s] Set max layer with default ( 127 )
[11/20 16:33:29   1579s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:33:29   1579s] Min route layer (adjusted) = 2
[11/20 16:33:29   1579s] Max route layer (adjusted) = 5
[11/20 16:33:29   1579s] (I)      Load db... (mem=4174.7M)
[11/20 16:33:29   1579s] (I)      Read data from FE... (mem=4174.7M)
[11/20 16:33:30   1579s] (I)      Number of ignored instance 0
[11/20 16:33:30   1579s] (I)      Number of inbound cells 0
[11/20 16:33:30   1579s] (I)      Number of opened ILM blockages 0
[11/20 16:33:30   1579s] (I)      Number of instances temporarily fixed by detailed placement 48
[11/20 16:33:30   1579s] (I)      numMoveCells=11738, numMacros=48  numPads=32  numMultiRowHeightInsts=0
[11/20 16:33:30   1579s] (I)      cell height: 4135, count: 53
[11/20 16:33:30   1579s] (I)      cell height: 4140, count: 11685
[11/20 16:33:30   1579s] (I)      Read rows... (mem=4177.8M)
[11/20 16:33:30   1579s] (I)      rowRegion is not equal to core box, resetting core box
[11/20 16:33:30   1579s] (I)      rowRegion : (280000, 280000) - (1838480, 1836640)
[11/20 16:33:30   1579s] (I)      coreBox   : (280000, 280000) - (1838665, 1838665)
[11/20 16:33:30   1579s] (I)      Done Read rows (cpu=0.000s, mem=4177.8M)
[11/20 16:33:30   1579s] (I)      Done Read data from FE (cpu=0.012s, mem=4177.8M)
[11/20 16:33:30   1579s] (I)      Done Load db (cpu=0.012s, mem=4177.8M)
[11/20 16:33:30   1579s] (I)      Constructing placeable region... (mem=4177.8M)
[11/20 16:33:30   1579s] (I)      Constructing bin map
[11/20 16:33:30   1579s] (I)      Initialize bin information with width=41400 height=41400
[11/20 16:33:30   1579s] (I)      Done constructing bin map
[11/20 16:33:30   1579s] (I)      Compute region effective width... (mem=4178.3M)
[11/20 16:33:30   1579s] (I)      Done Compute region effective width (cpu=0.000s, mem=4178.3M)
[11/20 16:33:30   1579s] (I)      Done Constructing placeable region (cpu=0.003s, mem=4178.3M)
[11/20 16:33:30   1579s] Legalization setup done. (took cpu=0:00:00.4 real=0:00:00.3)
[11/20 16:33:30   1579s] Validating CTS configuration...
[11/20 16:33:30   1579s] Checking module port directions...
[11/20 16:33:30   1579s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/20 16:33:30   1579s] Non-default CCOpt properties:
[11/20 16:33:30   1579s]   Public non-default CCOpt properties:
[11/20 16:33:30   1579s]     cts_merge_clock_gates is set for at least one object
[11/20 16:33:30   1579s]     cts_merge_clock_logic is set for at least one object
[11/20 16:33:30   1579s]     route_type is set for at least one object
[11/20 16:33:30   1579s]   No private non-default CCOpt properties
[11/20 16:33:30   1579s] Route type trimming info:
[11/20 16:33:30   1579s]   No route type modifications were made.
[11/20 16:33:30   1579s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain auto-default, while balancing clock_tree clk[0]. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[11/20 16:33:30   1579s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk[0]. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[11/20 16:33:30   1579s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[11/20 16:33:30   1579s] **ERROR: (IMPCCOPT-1135):	CTS found neither inverters nor buffers while balancing clock_tree clk[0]. CTS cannot continue.
Type 'man IMPCCOPT-1135' for more detail.
[11/20 16:33:30   1579s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain auto-default, while balancing clock_tree prog_clk[0]. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[11/20 16:33:30   1579s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree prog_clk[0]. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[11/20 16:33:30   1579s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree prog_clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[11/20 16:33:30   1579s] **ERROR: (IMPCCOPT-1135):	CTS found neither inverters nor buffers while balancing clock_tree prog_clk[0]. CTS cannot continue.
Type 'man IMPCCOPT-1135' for more detail.
[11/20 16:33:30   1579s] Clock tree balancer configuration for clock_trees clk[0] prog_clk[0]:
[11/20 16:33:30   1579s] Non-default CCOpt properties:
[11/20 16:33:30   1579s]   Public non-default CCOpt properties:
[11/20 16:33:30   1579s]     cts_merge_clock_gates: true (default: false)
[11/20 16:33:30   1579s]     cts_merge_clock_logic: true (default: false)
[11/20 16:33:30   1579s]     route_type (leaf): default_route_type_leaf (default: default)
[11/20 16:33:30   1579s]     route_type (top): default_route_type_nonleaf (default: default)
[11/20 16:33:30   1579s]     route_type (trunk): default_route_type_nonleaf (default: default)
[11/20 16:33:30   1579s]   No private non-default CCOpt properties
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] Logic Sizing Table:
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] ----------------------------------------------------------
[11/20 16:33:30   1579s] Cell    Instance count    Source    Eligible library cells
[11/20 16:33:30   1579s] ----------------------------------------------------------
[11/20 16:33:30   1579s]   (empty table)
[11/20 16:33:30   1579s] ----------------------------------------------------------
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
[11/20 16:33:30   1579s]  Created from constraint modes: {[]}
[11/20 16:33:30   1579s]   Sources:                     pin clk[0]
[11/20 16:33:30   1579s]   Total number of sinks:       20
[11/20 16:33:30   1579s]   Delay constrained sinks:     20
[11/20 16:33:30   1579s]   Constrains:                  default
[11/20 16:33:30   1579s]   Non-leaf sinks:              0
[11/20 16:33:30   1579s]   Ignore pins:                 0
[11/20 16:33:30   1579s]  Timing corner MAX_DELAY:setup.late:
[11/20 16:33:30   1579s]   Skew target:                 0.000ns
[11/20 16:33:30   1579s] Clock tree balancer configuration for skew_group prog_clk[0]/CONSTRAINTS:
[11/20 16:33:30   1579s]  Created from constraint modes: {[]}
[11/20 16:33:30   1579s]   Sources:                     pin prog_clk[0]
[11/20 16:33:30   1579s]   Total number of sinks:       1458
[11/20 16:33:30   1579s]   Delay constrained sinks:     1458
[11/20 16:33:30   1579s]   Constrains:                  default
[11/20 16:33:30   1579s]   Non-leaf sinks:              0
[11/20 16:33:30   1579s]   Ignore pins:                 0
[11/20 16:33:30   1579s]  Timing corner MAX_DELAY:setup.late:
[11/20 16:33:30   1579s]   Skew target:                 0.000ns
[11/20 16:33:30   1579s] Primary reporting skew groups are:
[11/20 16:33:30   1579s] skew_group prog_clk[0]/CONSTRAINTS with 1458 clock sinks
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] Constraint summary
[11/20 16:33:30   1579s] ==================
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] Transition constraints are active in the following delay corners:
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] MAX_DELAY:setup.late
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] Cap constraints are active in the following delay corners:
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] MAX_DELAY:setup.late
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] Transition constraint summary:
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] ----------------------------------------------------------------------------------------------
[11/20 16:33:30   1579s] Delay corner                      Target (ns)    Num pins    Target source       Clock tree(s)
[11/20 16:33:30   1579s] ----------------------------------------------------------------------------------------------
[11/20 16:33:30   1579s] MAX_DELAY:setup.late (primary)         -            -               -                  -
[11/20 16:33:30   1579s]               -                      0.150         1478      liberty explicit    all
[11/20 16:33:30   1579s] ----------------------------------------------------------------------------------------------
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] Capacitance constraint summary:
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] ------------------------------------------------------------------------------------------------------
[11/20 16:33:30   1579s] Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
[11/20 16:33:30   1579s] ------------------------------------------------------------------------------------------------------
[11/20 16:33:30   1579s] MAX_DELAY:setup.late (primary)        -            -                    -                      -
[11/20 16:33:30   1579s]               -                     0.106          2        library_or_sdc_constraint    all
[11/20 16:33:30   1579s] ------------------------------------------------------------------------------------------------------
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] Clock DAG hash initial state: 480581491819933153 7800070611803625514
[11/20 16:33:30   1579s] CTS services accumulated run-time stats initial state:
[11/20 16:33:30   1579s]   delay calculator: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[11/20 16:33:30   1579s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[11/20 16:33:30   1579s]   steiner router: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[11/20 16:33:30   1579s] Clock DAG stats initial state:
[11/20 16:33:30   1579s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/20 16:33:30   1579s]   sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[11/20 16:33:30   1579s]   misc counts      : r=2, pp=0, mci=0
[11/20 16:33:30   1579s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/20 16:33:30   1579s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/20 16:33:30   1579s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[11/20 16:33:30   1579s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/20 16:33:30   1579s] eee: Trim Metal Layers: { }
[11/20 16:33:30   1579s] eee: RC Grid Memory allocated=168540
[11/20 16:33:30   1579s] eee: LayerId=1 widthSet size=1
[11/20 16:33:30   1579s] eee: LayerId=2 widthSet size=1
[11/20 16:33:30   1579s] eee: LayerId=3 widthSet size=1
[11/20 16:33:30   1579s] eee: LayerId=4 widthSet size=1
[11/20 16:33:30   1579s] eee: LayerId=5 widthSet size=1
[11/20 16:33:30   1579s] eee: Total RC Grid memory=168540
[11/20 16:33:30   1579s] Updating RC grid for preRoute extraction ...
[11/20 16:33:30   1579s] eee: Metal Layers Info:
[11/20 16:33:30   1579s] eee: L: met1 met2 met3 met4 met5
[11/20 16:33:30   1579s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/20 16:33:30   1579s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/20 16:33:30   1579s] eee: pegSigSF=1.070000
[11/20 16:33:30   1579s] Initializing multi-corner resistance tables ...
[11/20 16:33:30   1579s] eee: l=1 avDens=0.102412 usedTrk=14738.090836 availTrk=143910.000000 sigTrk=14738.090836
[11/20 16:33:30   1579s] eee: l=2 avDens=0.065413 usedTrk=5064.588403 availTrk=77424.917958 sigTrk=5064.588403
[11/20 16:33:30   1579s] eee: l=3 avDens=0.078909 usedTrk=5364.098305 availTrk=67978.541987 sigTrk=5364.098305
[11/20 16:33:30   1579s] eee: l=4 avDens=0.034869 usedTrk=2458.294927 availTrk=70499.923094 sigTrk=2458.294927
[11/20 16:33:30   1579s] eee: l=5 avDens=0.149076 usedTrk=922.389736 availTrk=6187.377049 sigTrk=922.389736
[11/20 16:33:30   1579s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/20 16:33:30   1579s] eee: LAM-FP: thresh=1 ; dimX=4605.793478 ; dimY=4605.793478 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[11/20 16:33:30   1579s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.279680 uaWl=0.997791 uaWlH=0.149000 aWlH=0.002200 lMod=0 pMax=0.843500 pMod=81 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.006617 shortMod=0.033083 fModAs=0.001654 fModUnas=0.001654 pDens=0.500000 
[11/20 16:33:30   1579s] eee: NetCapCache creation started. (Current Mem: 4370.969M) 
[11/20 16:33:30   1579s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4370.969M) 
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] Layer information for route type default_route_type_leaf:
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] --------------------------------------------------------------------
[11/20 16:33:30   1579s] Layer    Preferred    Route    Res.          Cap.          RC
[11/20 16:33:30   1579s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/20 16:33:30   1579s] --------------------------------------------------------------------
[11/20 16:33:30   1579s] met1     N            H          0.893         0.177         0.158
[11/20 16:33:30   1579s] met2     N            V          0.893         0.182         0.163
[11/20 16:33:30   1579s] met3     Y            H          0.157         0.297         0.047
[11/20 16:33:30   1579s] met4     Y            V          0.157         0.264         0.041
[11/20 16:33:30   1579s] met5     N            H          0.018         0.294         0.005
[11/20 16:33:30   1579s] --------------------------------------------------------------------
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[11/20 16:33:30   1579s] Unshielded; Mask Constraint: 0; Source: route_type.
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] Layer information for route type default_route_type_nonleaf:
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] --------------------------------------------------------------------
[11/20 16:33:30   1579s] Layer    Preferred    Route    Res.          Cap.          RC
[11/20 16:33:30   1579s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/20 16:33:30   1579s] --------------------------------------------------------------------
[11/20 16:33:30   1579s] met1     N            H          0.893         0.244         0.218
[11/20 16:33:30   1579s] met2     N            V          0.893         0.245         0.219
[11/20 16:33:30   1579s] met3     Y            H          0.157         0.356         0.056
[11/20 16:33:30   1579s] met4     Y            V          0.157         0.327         0.051
[11/20 16:33:30   1579s] met5     N            H          0.018         0.309         0.006
[11/20 16:33:30   1579s] --------------------------------------------------------------------
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[11/20 16:33:30   1579s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] Layer information for route type default_route_type_nonleaf:
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] --------------------------------------------------------------------
[11/20 16:33:30   1579s] Layer    Preferred    Route    Res.          Cap.          RC
[11/20 16:33:30   1579s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/20 16:33:30   1579s] --------------------------------------------------------------------
[11/20 16:33:30   1579s] met1     N            H          0.893         0.177         0.158
[11/20 16:33:30   1579s] met2     N            V          0.893         0.182         0.163
[11/20 16:33:30   1579s] met3     Y            H          0.157         0.297         0.047
[11/20 16:33:30   1579s] met4     Y            V          0.157         0.264         0.041
[11/20 16:33:30   1579s] met5     N            H          0.018         0.294         0.005
[11/20 16:33:30   1579s] --------------------------------------------------------------------
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] Via selection for estimated routes (rule default):
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] ------------------------------------------------------------------
[11/20 16:33:30   1579s] Layer        Via Cell      Res.     Cap.     RC       Top of Stack
[11/20 16:33:30   1579s] Range                      (Ohm)    (fF)     (fs)     Only
[11/20 16:33:30   1579s] ------------------------------------------------------------------
[11/20 16:33:30   1579s] met1-met2    M1M2_PR_MR    4.500    0.054    0.242    false
[11/20 16:33:30   1579s] met2-met3    M2M3_PR_MR    3.410    0.058    0.197    false
[11/20 16:33:30   1579s] met3-met4    M3M4_PR_MR    3.410    0.050    0.169    false
[11/20 16:33:30   1579s] met4-met5    M4M5_PR_MR    0.380    0.230    0.087    false
[11/20 16:33:30   1579s] ------------------------------------------------------------------
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[11/20 16:33:30   1579s] No ideal or dont_touch nets found in the clock tree
[11/20 16:33:30   1579s] No dont_touch hnets found in the clock tree
[11/20 16:33:30   1579s] No dont_touch hpins found in the clock network.
[11/20 16:33:30   1579s] Checking for illegal sizes of clock logic instances...
[11/20 16:33:30   1579s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] Filtering reasons for cell type: buffer
[11/20 16:33:30   1579s] =======================================
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] ---------------------------------------------------------------------------------------------------------------------
[11/20 16:33:30   1579s] Clock trees    Power domain    Reason                         Library cells
[11/20 16:33:30   1579s] ---------------------------------------------------------------------------------------------------------------------
[11/20 16:33:30   1579s] all            auto-default    Unbalanced rise/fall delays    { BUFX16 BUFX2 BUFX4 BUFX8 CLKBUFX2 CLKBUFX4 CLKBUFX8 }
[11/20 16:33:30   1579s] ---------------------------------------------------------------------------------------------------------------------
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] Filtering reasons for cell type: inverter
[11/20 16:33:30   1579s] =========================================
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] ------------------------------------------------------------------------------------------------------------------------------------
[11/20 16:33:30   1579s] Clock trees    Power domain    Reason                         Library cells
[11/20 16:33:30   1579s] ------------------------------------------------------------------------------------------------------------------------------------
[11/20 16:33:30   1579s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8 INVX1 INVX16 INVX2 INVX4 INVX8 }
[11/20 16:33:30   1579s] ------------------------------------------------------------------------------------------------------------------------------------
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] Validating CTS configuration done. (took cpu=0:00:00.2 real=0:00:00.6)
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] CCOpt configuration status: cannot run ccopt_design.
[11/20 16:33:30   1579s] Check the log for details of problem(s) found:
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] ---------------------------------------------------
[11/20 16:33:30   1579s] Design configuration problems
[11/20 16:33:30   1579s] ---------------------------------------------------
[11/20 16:33:30   1579s] One or more clock trees have configuration problems
[11/20 16:33:30   1579s] ---------------------------------------------------
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] Clock tree configuration problems:
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] -------------------------------------------------
[11/20 16:33:30   1579s] Clock tree     Problem
[11/20 16:33:30   1579s] -------------------------------------------------
[11/20 16:33:30   1579s] clk[0]         Could not determine drivers to use
[11/20 16:33:30   1579s] -------------------------------------------------
[11/20 16:33:30   1579s] prog_clk[0]    Could not determine drivers to use
[11/20 16:33:30   1579s] -------------------------------------------------
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.0 real=0:00:01.6)
[11/20 16:33:30   1579s] Runtime done. (took cpu=0:00:03.6 real=0:00:03.3)
[11/20 16:33:30   1579s] Runtime Report Coverage % = 67.1
[11/20 16:33:30   1579s] Runtime Summary
[11/20 16:33:30   1579s] ===============
[11/20 16:33:30   1579s] Clock Runtime:  (64%) Core CTS           1.43 (Init 1.43, Construction 0.00, Implementation 0.00, eGRPC 0.00, PostConditioning 0.00, Other 0.00)
[11/20 16:33:30   1579s] Clock Runtime:   (0%) CTS services       0.00 (RefinePlace 0.00, EarlyGlobalClock 0.00, NanoRoute 0.00, ExtractRC 0.00, TimingAnalysis 0.00)
[11/20 16:33:30   1579s] Clock Runtime:  (35%) Other CTS          0.79 (Init 0.79, CongRepair/EGR-DP 0.00, TimingUpdate 0.00, Other 0.00)
[11/20 16:33:30   1579s] Clock Runtime: (100%) Total              2.23
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] Runtime Summary:
[11/20 16:33:30   1579s] ================
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] ------------------------------------------------------------------------------------------
[11/20 16:33:30   1579s] wall  % time  children  called  name
[11/20 16:33:30   1579s] ------------------------------------------------------------------------------------------
[11/20 16:33:30   1579s] 3.32  100.00    3.32      0       
[11/20 16:33:30   1579s] 3.32  100.00    2.23      1     Runtime
[11/20 16:33:30   1579s] 0.52   15.79    0.00      1     Updating ideal nets and annotations
[11/20 16:33:30   1579s] 0.15    4.41    0.15      1     CCOpt::Phase::Initialization
[11/20 16:33:30   1579s] 0.15    4.40    0.13      1       Check Prerequisites
[11/20 16:33:30   1579s] 0.13    4.01    0.00      1         Leaving CCOpt scope - CheckPlace
[11/20 16:33:30   1579s] 1.56   46.94    1.54      1     CCOpt::Phase::PreparingToBalance
[11/20 16:33:30   1579s] 0.00    0.01    0.00      1       Leaving CCOpt scope - Initializing power interface
[11/20 16:33:30   1579s] 0.66   19.93    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[11/20 16:33:30   1579s] 0.29    8.74    0.13      1       Legalization setup
[11/20 16:33:30   1579s] 0.12    3.63    0.00      2         Leaving CCOpt scope - Initializing placement interface
[11/20 16:33:30   1579s] 0.01    0.41    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[11/20 16:33:30   1579s] 0.59   17.90    0.00      1       Validating CTS configuration
[11/20 16:33:30   1579s] 0.00    0.00    0.00      1         Checking module port directions
[11/20 16:33:30   1579s] 0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[11/20 16:33:30   1579s] ------------------------------------------------------------------------------------------
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/20 16:33:30   1579s] Leaving CCOpt scope - Cleaning up placement interface...
[11/20 16:33:30   1579s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4371.0M, EPOCH TIME: 1732116810.659791
[11/20 16:33:30   1579s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:30   1579s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:30   1579s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:30   1579s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:30   1579s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.060, REAL:0.017, MEM:4371.0M, EPOCH TIME: 1732116810.677290
[11/20 16:33:30   1579s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[11/20 16:33:30   1579s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[11/20 16:33:30   1579s] **ERROR: 3
[11/20 16:33:30   1579s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.1/0:00:01.7 (1.3), totSession cpu/real = 0:26:19.5/1:57:43.8 (0.2), mem = 4371.0M
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] =============================================================================================
[11/20 16:33:30   1579s]  Step TAT Report : CTS #1 / ccopt_design #1                                     22.33-s094_1
[11/20 16:33:30   1579s] =============================================================================================
[11/20 16:33:30   1579s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:33:30   1579s] ---------------------------------------------------------------------------------------------
[11/20 16:33:30   1579s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:33:30   1579s] [ DetailPlaceInit        ]      2   0:00:00.1  (   7.3 % )     0:00:00.1 /  0:00:00.3    2.9
[11/20 16:33:30   1579s] [ EarlyGlobalRoute       ]      1   0:00:00.6  (  37.1 % )     0:00:00.6 /  0:00:01.3    2.1
[11/20 16:33:30   1579s] [ MISC                   ]          0:00:00.9  (  55.6 % )     0:00:00.9 /  0:00:00.5    0.5
[11/20 16:33:30   1579s] ---------------------------------------------------------------------------------------------
[11/20 16:33:30   1579s]  CTS #1 TOTAL                       0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:02.1    1.3
[11/20 16:33:30   1579s] ---------------------------------------------------------------------------------------------
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[11/20 16:33:30   1579s] Set place::cacheFPlanSiteMark to 0
[11/20 16:33:30   1579s] Cell fpga_top LLGs are deleted
[11/20 16:33:30   1579s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:30   1579s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:30   1579s] Info: pop threads available for lower-level modules during optimization.
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] *** Summary of all messages that are not suppressed in this session:
[11/20 16:33:30   1579s] Severity  ID               Count  Summary                                  
[11/20 16:33:30   1579s] WARNING   IMPSP-105            4  'setPlaceMode -maxRouteLayer' will becom...
[11/20 16:33:30   1579s] ERROR     IMPCCOPT-1135        2  CTS found neither inverters nor buffers ...
[11/20 16:33:30   1579s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[11/20 16:33:30   1579s] WARNING   IMPCCOPT-1183        2  The library has no usable balanced %ss f...
[11/20 16:33:30   1579s] WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
[11/20 16:33:30   1579s] WARNING   IMPCCOPT-1184        2  The library has no usable balanced %ss f...
[11/20 16:33:30   1579s] *** Message Summary: 10 warning(s), 3 error(s)
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] *** ccopt_design #1 [finish] : cpu/real = 0:00:03.7/0:00:03.5 (1.1), totSession cpu/real = 0:26:19.5/1:57:43.8 (0.2), mem = 4371.0M
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] =============================================================================================
[11/20 16:33:30   1579s]  Final TAT Report : ccopt_design #1                                             22.33-s094_1
[11/20 16:33:30   1579s] =============================================================================================
[11/20 16:33:30   1579s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:33:30   1579s] ---------------------------------------------------------------------------------------------
[11/20 16:33:30   1579s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:33:30   1579s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:33:30   1579s] [ CTS                    ]      1   0:00:01.0  (  29.8 % )     0:00:01.7 /  0:00:02.1    1.3
[11/20 16:33:30   1579s] [ EarlyGlobalRoute       ]      1   0:00:00.6  (  17.6 % )     0:00:00.6 /  0:00:01.3    2.1
[11/20 16:33:30   1579s] [ MISC                   ]          0:00:01.8  (  52.5 % )     0:00:01.8 /  0:00:01.6    0.9
[11/20 16:33:30   1579s] ---------------------------------------------------------------------------------------------
[11/20 16:33:30   1579s]  ccopt_design #1 TOTAL              0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:03.7    1.1
[11/20 16:33:30   1579s] ---------------------------------------------------------------------------------------------
[11/20 16:33:30   1579s] 
[11/20 16:33:30   1579s] #% End ccopt_design (date=11/20 16:33:30, total cpu=0:00:03.8, real=0:00:03.0, peak res=3016.1M, current mem=2915.4M)
[11/20 16:33:30   1579s] 
[11/20 16:33:47   1581s] <CMD> timeDesign -postCTS
[11/20 16:33:47   1581s] *** timeDesign #1 [begin] : totSession cpu/real = 0:26:21.0/1:58:00.9 (0.2), mem = 4372.1M
[11/20 16:33:47   1581s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4368.1M, EPOCH TIME: 1732116827.965959
[11/20 16:33:47   1581s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:47   1581s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:47   1581s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4368.1M, EPOCH TIME: 1732116827.966125
[11/20 16:33:47   1581s] Start to check current routing status for nets...
[11/20 16:33:48   1581s] All nets are already routed correctly.
[11/20 16:33:48   1581s] End to check current routing status for nets (mem=4368.1M)
[11/20 16:33:48   1581s] Extraction called for design 'fpga_top' of instances=11786 and nets=14305 using extraction engine 'preRoute' .
[11/20 16:33:48   1581s] PreRoute RC Extraction called for design fpga_top.
[11/20 16:33:48   1581s] RC Extraction called in multi-corner(1) mode.
[11/20 16:33:48   1581s] RCMode: PreRoute
[11/20 16:33:48   1581s]       RC Corner Indexes            0   
[11/20 16:33:48   1581s] Capacitance Scaling Factor   : 1.00000 
[11/20 16:33:48   1581s] Resistance Scaling Factor    : 1.00000 
[11/20 16:33:48   1581s] Clock Cap. Scaling Factor    : 1.00000 
[11/20 16:33:48   1581s] Clock Res. Scaling Factor    : 1.00000 
[11/20 16:33:48   1581s] Shrink Factor                : 1.00000
[11/20 16:33:48   1581s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/20 16:33:48   1581s] Using Quantus QRC technology file ...
[11/20 16:33:48   1581s] eee: RC Grid Memory freed=168540
[11/20 16:33:48   1581s] eee: Trim Metal Layers: { }
[11/20 16:33:48   1581s] eee: RC Grid Memory allocated=168540
[11/20 16:33:48   1581s] eee: LayerId=1 widthSet size=1
[11/20 16:33:48   1581s] eee: LayerId=2 widthSet size=1
[11/20 16:33:48   1581s] eee: LayerId=3 widthSet size=1
[11/20 16:33:48   1581s] eee: LayerId=4 widthSet size=1
[11/20 16:33:48   1581s] eee: LayerId=5 widthSet size=1
[11/20 16:33:48   1581s] eee: Total RC Grid memory=168540
[11/20 16:33:48   1581s] Updating RC grid for preRoute extraction ...
[11/20 16:33:48   1581s] eee: Metal Layers Info:
[11/20 16:33:48   1581s] eee: L: met1 met2 met3 met4 met5
[11/20 16:33:48   1581s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/20 16:33:48   1581s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/20 16:33:48   1581s] eee: pegSigSF=1.070000
[11/20 16:33:48   1581s] Initializing multi-corner resistance tables ...
[11/20 16:33:48   1581s] eee: l=1 avDens=0.102412 usedTrk=14738.090836 availTrk=143910.000000 sigTrk=14738.090836
[11/20 16:33:48   1581s] eee: l=2 avDens=0.065413 usedTrk=5064.588403 availTrk=77424.917958 sigTrk=5064.588403
[11/20 16:33:48   1581s] eee: l=3 avDens=0.078909 usedTrk=5364.098305 availTrk=67978.541987 sigTrk=5364.098305
[11/20 16:33:48   1581s] eee: l=4 avDens=0.034869 usedTrk=2458.294927 availTrk=70499.923094 sigTrk=2458.294927
[11/20 16:33:48   1581s] eee: l=5 avDens=0.149076 usedTrk=922.389736 availTrk=6187.377049 sigTrk=922.389736
[11/20 16:33:48   1581s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/20 16:33:48   1581s] eee: LAM-FP: thresh=1 ; dimX=4605.793478 ; dimY=4605.793478 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[11/20 16:33:48   1581s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.279680 uaWl=0.997791 uaWlH=0.149000 aWlH=0.002200 lMod=0 pMax=0.843500 pMod=81 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.006617 shortMod=0.033083 fModAs=0.001654 fModUnas=0.001654 pDens=0.500000 
[11/20 16:33:48   1581s] eee: NetCapCache creation started. (Current Mem: 4368.102M) 
[11/20 16:33:48   1581s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4368.102M) 
[11/20 16:33:48   1581s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 4368.102M)
[11/20 16:33:48   1581s] Effort level <high> specified for reg2reg path_group
[11/20 16:33:48   1582s] Cell fpga_top LLGs are deleted
[11/20 16:33:48   1582s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:48   1582s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:48   1582s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4407.8M, EPOCH TIME: 1732116828.560689
[11/20 16:33:48   1582s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:48   1582s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:48   1582s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4407.8M, EPOCH TIME: 1732116828.560866
[11/20 16:33:48   1582s] Max number of tech site patterns supported in site array is 256.
[11/20 16:33:48   1582s] Core basic site is CoreSite
[11/20 16:33:48   1582s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 16:33:48   1582s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 16:33:48   1582s] Fast DP-INIT is on for default
[11/20 16:33:48   1582s] Atter site array init, number of instance map data is 0.
[11/20 16:33:48   1582s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.022, REAL:0.009, MEM:4407.8M, EPOCH TIME: 1732116828.569714
[11/20 16:33:48   1582s] 
[11/20 16:33:48   1582s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:33:48   1582s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.026, REAL:0.013, MEM:4407.8M, EPOCH TIME: 1732116828.573700
[11/20 16:33:48   1582s] Cell fpga_top LLGs are deleted
[11/20 16:33:48   1582s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:48   1582s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:33:48   1582s] Starting delay calculation for Setup views
[11/20 16:33:48   1582s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/20 16:33:48   1582s] #################################################################################
[11/20 16:33:48   1582s] # Design Stage: PreRoute
[11/20 16:33:48   1582s] # Design Name: fpga_top
[11/20 16:33:48   1582s] # Design Mode: 130nm
[11/20 16:33:48   1582s] # Analysis Mode: MMMC Non-OCV 
[11/20 16:33:48   1582s] # Parasitics Mode: No SPEF/RCDB 
[11/20 16:33:48   1582s] # Signoff Settings: SI Off 
[11/20 16:33:48   1582s] #################################################################################
[11/20 16:33:48   1582s] Topological Sorting (REAL = 0:00:00.0, MEM = 4408.3M, InitMEM = 4405.8M)
[11/20 16:33:48   1582s] Calculate delays in BcWc mode...
[11/20 16:33:48   1582s] Start delay calculation (fullDC) (8 T). (MEM=4410.77)
[11/20 16:33:48   1582s] End AAE Lib Interpolated Model. (MEM=4422.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:33:49   1584s] Total number of fetched objects 13897
[11/20 16:33:49   1584s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:33:49   1584s] End delay calculation. (MEM=4841.84 CPU=0:00:01.6 REAL=0:00:01.0)
[11/20 16:33:49   1584s] End delay calculation (fullDC). (MEM=4841.84 CPU=0:00:02.1 REAL=0:00:01.0)
[11/20 16:33:49   1584s] *** CDM Built up (cpu=0:00:02.2  real=0:00:01.0  mem= 4841.8M) ***
[11/20 16:33:49   1585s] *** Done Building Timing Graph (cpu=0:00:03.0 real=0:00:01.0 totSessionCpu=0:26:25 mem=4841.8M)
[11/20 16:33:52   1585s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.118  | -5.118  | -3.206  |
|           TNS (ns):| -1539.7 | -1233.5 |-306.197 |
|    Violating Paths:|  1739   |  1477   |   262   |
|          All Paths:|  3170   |  1477   |  1693   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.330%
Routing Overflow: 1.73% H and 0.01% V
------------------------------------------------------------------

[11/20 16:33:52   1585s] Reported timing to dir ./timingReports
[11/20 16:33:52   1585s] Total CPU time: 4.91 sec
[11/20 16:33:52   1585s] Total Real time: 5.0 sec
[11/20 16:33:52   1585s] Total Memory Usage: 4430.546875 Mbytes
[11/20 16:33:52   1585s] Info: pop threads available for lower-level modules during optimization.
[11/20 16:33:52   1585s] *** timeDesign #1 [finish] : cpu/real = 0:00:04.9/0:00:04.7 (1.1), totSession cpu/real = 0:26:25.9/1:58:05.6 (0.2), mem = 4430.5M
[11/20 16:33:52   1585s] 
[11/20 16:33:52   1585s] =============================================================================================
[11/20 16:33:52   1585s]  Final TAT Report : timeDesign #1                                               22.33-s094_1
[11/20 16:33:52   1585s] =============================================================================================
[11/20 16:33:52   1585s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:33:52   1585s] ---------------------------------------------------------------------------------------------
[11/20 16:33:52   1585s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:33:52   1585s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.9 % )     0:00:04.0 /  0:00:03.6    0.9
[11/20 16:33:52   1585s] [ DrvReport              ]      1   0:00:02.9  (  61.9 % )     0:00:02.9 /  0:00:00.3    0.1
[11/20 16:33:52   1585s] [ ExtractRC              ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.2    1.7
[11/20 16:33:52   1585s] [ FullDelayCalc          ]      1   0:00:00.6  (  11.8 % )     0:00:00.6 /  0:00:02.2    3.9
[11/20 16:33:52   1585s] [ TimingUpdate           ]      1   0:00:00.3  (   5.6 % )     0:00:00.8 /  0:00:03.0    3.7
[11/20 16:33:52   1585s] [ TimingReport           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    1.8
[11/20 16:33:52   1585s] [ GenerateReports        ]      1   0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 16:33:52   1585s] [ MISC                   ]          0:00:00.6  (  12.8 % )     0:00:00.6 /  0:00:01.1    1.9
[11/20 16:33:52   1585s] ---------------------------------------------------------------------------------------------
[11/20 16:33:52   1585s]  timeDesign #1 TOTAL                0:00:04.7  ( 100.0 % )     0:00:04.7 /  0:00:04.9    1.1
[11/20 16:33:52   1585s] ---------------------------------------------------------------------------------------------
[11/20 16:33:52   1585s] 
[11/20 16:34:01   1586s] <CMD> optDesign -postCTS
[11/20 16:34:01   1586s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3037.3M, totSessionCpu=0:26:27 **
[11/20 16:34:01   1586s] **WARN: (IMPOPT-576):	7 nets have unplaced terms. 
[11/20 16:34:01   1586s] 
[11/20 16:34:01   1586s] Active Setup views: VIEW_SETUP 
[11/20 16:34:01   1586s] *** optDesign #1 [begin] : totSession cpu/real = 0:26:26.9/1:58:14.1 (0.2), mem = 4430.5M
[11/20 16:34:01   1586s] Info: 8 threads available for lower-level modules during optimization.
[11/20 16:34:01   1586s] GigaOpt running with 8 threads.
[11/20 16:34:01   1586s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:26:26.9/1:58:14.1 (0.2), mem = 4430.5M
[11/20 16:34:01   1586s] **INFO: User settings:
[11/20 16:34:01   1586s] setDesignMode -process                                         130
[11/20 16:34:01   1586s] setExtractRCMode -coupling_c_th                                0.4
[11/20 16:34:01   1586s] setExtractRCMode -engine                                       preRoute
[11/20 16:34:01   1586s] setExtractRCMode -relative_c_th                                1
[11/20 16:34:01   1586s] setExtractRCMode -total_c_th                                   0
[11/20 16:34:01   1586s] setDelayCalMode -enable_high_fanout                            true
[11/20 16:34:01   1586s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[11/20 16:34:01   1586s] setDelayCalMode -engine                                        aae
[11/20 16:34:01   1586s] setDelayCalMode -ignoreNetLoad                                 false
[11/20 16:34:01   1586s] setDelayCalMode -socv_accuracy_mode                            low
[11/20 16:34:01   1586s] setOptMode -opt_view_pruning_setup_views_active_list           { VIEW_SETUP }
[11/20 16:34:01   1586s] setOptMode -opt_view_pruning_setup_views_persistent_list       { VIEW_SETUP}
[11/20 16:34:01   1586s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { VIEW_SETUP}
[11/20 16:34:01   1586s] setOptMode -opt_drv_margin                                     0
[11/20 16:34:01   1586s] setOptMode -opt_drv                                            true
[11/20 16:34:01   1586s] setOptMode -opt_resize_flip_flops                              true
[11/20 16:34:01   1586s] setOptMode -opt_preserve_all_sequential                        false
[11/20 16:34:01   1586s] setOptMode -opt_setup_target_slack                             0
[11/20 16:34:01   1586s] setPlaceMode -maxRouteLayer                                    {}
[11/20 16:34:01   1586s] setPlaceMode -place_design_floorplan_mode                      false
[11/20 16:34:01   1586s] setPlaceMode -place_detail_check_route                         false
[11/20 16:34:01   1586s] setPlaceMode -place_detail_preserve_routing                    true
[11/20 16:34:01   1586s] setPlaceMode -place_detail_remove_affected_routing             false
[11/20 16:34:01   1586s] setPlaceMode -place_detail_swap_eeq_cells                      false
[11/20 16:34:01   1586s] setPlaceMode -place_global_clock_gate_aware                    true
[11/20 16:34:01   1586s] setPlaceMode -place_global_cong_effort                         auto
[11/20 16:34:01   1586s] setPlaceMode -place_global_ignore_scan                         true
[11/20 16:34:01   1586s] setPlaceMode -place_global_ignore_spare                        false
[11/20 16:34:01   1586s] setPlaceMode -place_global_module_aware_spare                  false
[11/20 16:34:01   1586s] setPlaceMode -place_global_place_io_pins                       false
[11/20 16:34:01   1586s] setPlaceMode -place_global_reorder_scan                        false
[11/20 16:34:01   1586s] setPlaceMode -powerDriven                                      false
[11/20 16:34:01   1586s] setPlaceMode -timingDriven                                     true
[11/20 16:34:01   1586s] setAnalysisMode -checkType                                     setup
[11/20 16:34:01   1586s] setAnalysisMode -clkSrcPath                                    true
[11/20 16:34:01   1586s] setAnalysisMode -clockPropagation                              sdcControl
[11/20 16:34:01   1586s] setAnalysisMode -skew                                          true
[11/20 16:34:01   1586s] setAnalysisMode -usefulSkew                                    true
[11/20 16:34:01   1586s] setAnalysisMode -virtualIPO                                    false
[11/20 16:34:01   1586s] 
[11/20 16:34:01   1586s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/20 16:34:01   1587s] Need call spDPlaceInit before registerPrioInstLoc.
[11/20 16:34:01   1587s] OPERPROF: Starting DPlace-Init at level 1, MEM:4430.5M, EPOCH TIME: 1732116841.285238
[11/20 16:34:01   1587s] Processing tracks to init pin-track alignment.
[11/20 16:34:01   1587s] z: 2, totalTracks: 1
[11/20 16:34:01   1587s] z: 4, totalTracks: 1
[11/20 16:34:01   1587s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:34:01   1587s] Cell fpga_top LLGs are deleted
[11/20 16:34:01   1587s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:01   1587s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:01   1587s] # Building fpga_top llgBox search-tree.
[11/20 16:34:01   1587s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4430.5M, EPOCH TIME: 1732116841.291012
[11/20 16:34:01   1587s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:01   1587s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:01   1587s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4430.5M, EPOCH TIME: 1732116841.291352
[11/20 16:34:01   1587s] Max number of tech site patterns supported in site array is 256.
[11/20 16:34:01   1587s] Core basic site is CoreSite
[11/20 16:34:01   1587s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 16:34:01   1587s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 16:34:01   1587s] Fast DP-INIT is on for default
[11/20 16:34:01   1587s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 16:34:01   1587s] Atter site array init, number of instance map data is 0.
[11/20 16:34:01   1587s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.023, REAL:0.010, MEM:4430.5M, EPOCH TIME: 1732116841.301200
[11/20 16:34:01   1587s] 
[11/20 16:34:01   1587s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:34:01   1587s] OPERPROF:     Starting CMU at level 3, MEM:4430.5M, EPOCH TIME: 1732116841.304112
[11/20 16:34:01   1587s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:4430.5M, EPOCH TIME: 1732116841.304937
[11/20 16:34:01   1587s] 
[11/20 16:34:01   1587s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 16:34:01   1587s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.030, REAL:0.016, MEM:4430.5M, EPOCH TIME: 1732116841.306531
[11/20 16:34:01   1587s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4430.5M, EPOCH TIME: 1732116841.306578
[11/20 16:34:01   1587s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4430.5M, EPOCH TIME: 1732116841.306762
[11/20 16:34:01   1587s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4430.5MB).
[11/20 16:34:01   1587s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.046, REAL:0.035, MEM:4430.5M, EPOCH TIME: 1732116841.320104
[11/20 16:34:01   1587s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4430.5M, EPOCH TIME: 1732116841.320162
[11/20 16:34:01   1587s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:01   1587s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:01   1587s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:01   1587s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:01   1587s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.035, REAL:0.012, MEM:4430.5M, EPOCH TIME: 1732116841.332261
[11/20 16:34:01   1587s] 
[11/20 16:34:01   1587s] Creating Lib Analyzer ...
[11/20 16:34:01   1587s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[11/20 16:34:01   1587s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[11/20 16:34:01   1587s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[11/20 16:34:01   1587s] 
[11/20 16:34:01   1587s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/20 16:34:01   1587s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:26:28 mem=4436.6M
[11/20 16:34:01   1587s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:26:28 mem=4436.6M
[11/20 16:34:01   1587s] Creating Lib Analyzer, finished. 
[11/20 16:34:01   1587s] **WARN: (IMPOPT-665):	pReset[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/20 16:34:01   1587s] Type 'man IMPOPT-665' for more detail.
[11/20 16:34:01   1587s] **WARN: (IMPOPT-665):	prog_clk[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/20 16:34:01   1587s] Type 'man IMPOPT-665' for more detail.
[11/20 16:34:01   1587s] **WARN: (IMPOPT-665):	set[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/20 16:34:01   1587s] Type 'man IMPOPT-665' for more detail.
[11/20 16:34:01   1587s] **WARN: (IMPOPT-665):	reset[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/20 16:34:01   1587s] Type 'man IMPOPT-665' for more detail.
[11/20 16:34:01   1587s] **WARN: (IMPOPT-665):	clk[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/20 16:34:01   1587s] Type 'man IMPOPT-665' for more detail.
[11/20 16:34:01   1587s] **WARN: (IMPOPT-665):	ccff_head[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/20 16:34:01   1587s] Type 'man IMPOPT-665' for more detail.
[11/20 16:34:01   1587s] **WARN: (IMPOPT-665):	ccff_tail[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/20 16:34:01   1587s] Type 'man IMPOPT-665' for more detail.
[11/20 16:34:01   1587s] Effort level <high> specified for reg2reg path_group
[11/20 16:34:02   1589s] Info: IPO magic value 0x8635BEEF.
[11/20 16:34:02   1589s] Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
[11/20 16:34:02   1589s]       (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
[11/20 16:34:02   1589s]       Genus workers will not check out additional licenses.
[11/20 16:34:02   1589s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'ANTENNA'
[11/20 16:34:02   1589s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL64'
[11/20 16:34:02   1589s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL32'
[11/20 16:34:02   1589s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL16'
[11/20 16:34:02   1589s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL8'
[11/20 16:34:02   1589s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL4'
[11/20 16:34:02   1589s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL2'
[11/20 16:34:02   1589s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL1'
[11/20 16:34:02   1589s] -lefTechFileMap {}                         # string, default=""
[11/20 16:34:10   1589s] **optDesign ... cpu = 0:00:03, real = 0:00:09, mem = 3046.5M, totSessionCpu=0:26:30 **
[11/20 16:34:10   1589s] #optDebug: { P: 130 W: 0195 FE: standard PE: none LDR: 1}
[11/20 16:34:10   1589s] *** optDesign -postCTS ***
[11/20 16:34:10   1589s] DRC Margin: user margin 0.0; extra margin 0.2
[11/20 16:34:10   1589s] Hold Target Slack: user slack 0
[11/20 16:34:10   1589s] Setup Target Slack: user slack 0; extra slack 0.0
[11/20 16:34:10   1589s] setUsefulSkewMode -opt_skew_eco_route false
[11/20 16:34:10   1589s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4406.6M, EPOCH TIME: 1732116850.291440
[11/20 16:34:10   1589s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:10   1589s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:10   1589s] 
[11/20 16:34:10   1589s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:34:10   1589s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.019, REAL:0.032, MEM:4406.6M, EPOCH TIME: 1732116850.323440
[11/20 16:34:10   1589s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:10   1589s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:10   1589s] 
[11/20 16:34:10   1589s] TimeStamp Deleting Cell Server Begin ...
[11/20 16:34:10   1589s] Deleting Lib Analyzer.
[11/20 16:34:10   1589s] 
[11/20 16:34:10   1589s] TimeStamp Deleting Cell Server End ...
[11/20 16:34:10   1589s] Multi-VT timing optimization disabled based on library information.
[11/20 16:34:10   1589s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/20 16:34:10   1589s] 
[11/20 16:34:10   1589s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/20 16:34:10   1589s] Summary for sequential cells identification: 
[11/20 16:34:10   1589s]   Identified SBFF number: 16
[11/20 16:34:10   1589s]   Identified MBFF number: 0
[11/20 16:34:10   1589s]   Identified SB Latch number: 0
[11/20 16:34:10   1589s]   Identified MB Latch number: 0
[11/20 16:34:10   1589s]   Not identified SBFF number: 0
[11/20 16:34:10   1589s]   Not identified MBFF number: 0
[11/20 16:34:10   1589s]   Not identified SB Latch number: 0
[11/20 16:34:10   1589s]   Not identified MB Latch number: 0
[11/20 16:34:10   1589s]   Number of sequential cells which are not FFs: 3
[11/20 16:34:10   1589s]  Visiting view : VIEW_SETUP
[11/20 16:34:10   1589s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[11/20 16:34:10   1589s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[11/20 16:34:10   1589s]  Visiting view : VIEW_HOLD
[11/20 16:34:10   1589s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[11/20 16:34:10   1589s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[11/20 16:34:10   1589s] TLC MultiMap info (StdDelay):
[11/20 16:34:10   1589s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[11/20 16:34:10   1589s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[11/20 16:34:10   1589s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[11/20 16:34:10   1589s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[11/20 16:34:10   1589s]  Setting StdDelay to: 58.5ps
[11/20 16:34:10   1589s] 
[11/20 16:34:10   1589s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/20 16:34:10   1589s] 
[11/20 16:34:10   1589s] TimeStamp Deleting Cell Server Begin ...
[11/20 16:34:10   1589s] 
[11/20 16:34:10   1589s] TimeStamp Deleting Cell Server End ...
[11/20 16:34:10   1589s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4406.6M, EPOCH TIME: 1732116850.363003
[11/20 16:34:10   1589s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:10   1589s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:10   1589s] Cell fpga_top LLGs are deleted
[11/20 16:34:10   1589s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:10   1589s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:10   1589s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:4400.6M, EPOCH TIME: 1732116850.365033
[11/20 16:34:10   1589s] Start to check current routing status for nets...
[11/20 16:34:10   1589s] All nets are already routed correctly.
[11/20 16:34:10   1589s] End to check current routing status for nets (mem=4400.6M)
[11/20 16:34:10   1589s] Cell fpga_top LLGs are deleted
[11/20 16:34:10   1589s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:10   1589s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:10   1589s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4400.6M, EPOCH TIME: 1732116850.425822
[11/20 16:34:10   1589s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:10   1589s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:10   1589s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4400.6M, EPOCH TIME: 1732116850.426163
[11/20 16:34:10   1589s] Max number of tech site patterns supported in site array is 256.
[11/20 16:34:10   1589s] Core basic site is CoreSite
[11/20 16:34:10   1589s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 16:34:10   1589s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 16:34:10   1589s] Fast DP-INIT is on for default
[11/20 16:34:10   1589s] Atter site array init, number of instance map data is 0.
[11/20 16:34:10   1589s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.025, REAL:0.010, MEM:4432.6M, EPOCH TIME: 1732116850.436219
[11/20 16:34:10   1589s] 
[11/20 16:34:10   1589s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:34:10   1589s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.030, REAL:0.015, MEM:4432.6M, EPOCH TIME: 1732116850.440641
[11/20 16:34:10   1589s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:10   1589s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:10   1590s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.118  | -5.118  | -3.206  |
|           TNS (ns):| -1539.7 | -1233.5 |-306.197 |
|    Violating Paths:|  1739   |  1477   |   262   |
|          All Paths:|  3170   |  1477   |  1693   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.330%
------------------------------------------------------------------

[11/20 16:34:10   1590s] **optDesign ... cpu = 0:00:03, real = 0:00:09, mem = 3041.2M, totSessionCpu=0:26:30 **
[11/20 16:34:10   1590s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:03.2/0:00:09.5 (0.3), totSession cpu/real = 0:26:30.0/1:58:23.6 (0.2), mem = 4431.6M
[11/20 16:34:10   1590s] 
[11/20 16:34:10   1590s] =============================================================================================
[11/20 16:34:10   1590s]  Step TAT Report : InitOpt #1 / optDesign #1                                    22.33-s094_1
[11/20 16:34:10   1590s] =============================================================================================
[11/20 16:34:10   1590s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:34:10   1590s] ---------------------------------------------------------------------------------------------
[11/20 16:34:10   1590s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:34:10   1590s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.3    2.0
[11/20 16:34:10   1590s] [ DrvReport              ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    2.1
[11/20 16:34:10   1590s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:34:10   1590s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 16:34:10   1590s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:34:10   1590s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:34:10   1590s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.5
[11/20 16:34:10   1590s] [ TimingUpdate           ]      2   0:00:00.3  (   3.4 % )     0:00:00.3 /  0:00:01.3    3.9
[11/20 16:34:10   1590s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    2.5
[11/20 16:34:10   1590s] [ MISC                   ]          0:00:08.8  (  92.6 % )     0:00:08.8 /  0:00:01.4    0.2
[11/20 16:34:10   1590s] ---------------------------------------------------------------------------------------------
[11/20 16:34:10   1590s]  InitOpt #1 TOTAL                   0:00:09.5  ( 100.0 % )     0:00:09.5 /  0:00:03.2    0.3
[11/20 16:34:10   1590s] ---------------------------------------------------------------------------------------------
[11/20 16:34:10   1590s] 
[11/20 16:34:10   1590s] ** INFO : this run is activating low effort ccoptDesign flow
[11/20 16:34:10   1590s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/20 16:34:10   1590s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:26:30 mem=4431.6M
[11/20 16:34:10   1590s] OPERPROF: Starting DPlace-Init at level 1, MEM:4431.6M, EPOCH TIME: 1732116850.572023
[11/20 16:34:10   1590s] Processing tracks to init pin-track alignment.
[11/20 16:34:10   1590s] z: 2, totalTracks: 1
[11/20 16:34:10   1590s] z: 4, totalTracks: 1
[11/20 16:34:10   1590s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:34:10   1590s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4431.6M, EPOCH TIME: 1732116850.577875
[11/20 16:34:10   1590s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:10   1590s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:10   1590s] 
[11/20 16:34:10   1590s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:34:10   1590s] 
[11/20 16:34:10   1590s]  Skipping Bad Lib Cell Checking (CMU) !
[11/20 16:34:10   1590s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.008, MEM:4431.6M, EPOCH TIME: 1732116850.585581
[11/20 16:34:10   1590s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4431.6M, EPOCH TIME: 1732116850.585642
[11/20 16:34:10   1590s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4431.6M, EPOCH TIME: 1732116850.585798
[11/20 16:34:10   1590s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4431.6MB).
[11/20 16:34:10   1590s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.018, REAL:0.015, MEM:4431.6M, EPOCH TIME: 1732116850.587089
[11/20 16:34:10   1590s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:26:30 mem=4431.6M
[11/20 16:34:10   1590s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4431.6M, EPOCH TIME: 1732116850.600777
[11/20 16:34:10   1590s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:10   1590s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:10   1590s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:10   1590s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:10   1590s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.035, REAL:0.011, MEM:4431.6M, EPOCH TIME: 1732116850.612189
[11/20 16:34:10   1590s] OPTC: m4 20.0 20.0
[11/20 16:34:10   1590s] OPTC: view 20.0
[11/20 16:34:10   1591s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[11/20 16:34:11   1592s] #optDebug: fT-E <X 2 0 0 1>
[11/20 16:34:11   1592s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[11/20 16:34:11   1593s] 
[11/20 16:34:11   1593s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/20 16:34:11   1593s] Summary for sequential cells identification: 
[11/20 16:34:11   1593s]   Identified SBFF number: 16
[11/20 16:34:11   1593s]   Identified MBFF number: 0
[11/20 16:34:11   1593s]   Identified SB Latch number: 0
[11/20 16:34:11   1593s]   Identified MB Latch number: 0
[11/20 16:34:11   1593s]   Not identified SBFF number: 0
[11/20 16:34:11   1593s]   Not identified MBFF number: 0
[11/20 16:34:11   1593s]   Not identified SB Latch number: 0
[11/20 16:34:11   1593s]   Not identified MB Latch number: 0
[11/20 16:34:11   1593s]   Number of sequential cells which are not FFs: 3
[11/20 16:34:11   1593s]  Visiting view : VIEW_SETUP
[11/20 16:34:11   1593s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[11/20 16:34:11   1593s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[11/20 16:34:11   1593s]  Visiting view : VIEW_HOLD
[11/20 16:34:11   1593s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[11/20 16:34:11   1593s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[11/20 16:34:11   1593s] TLC MultiMap info (StdDelay):
[11/20 16:34:11   1593s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[11/20 16:34:11   1593s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[11/20 16:34:11   1593s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[11/20 16:34:11   1593s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[11/20 16:34:11   1593s]  Setting StdDelay to: 58.5ps
[11/20 16:34:11   1593s] 
[11/20 16:34:11   1593s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/20 16:34:11   1593s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 117.0
[11/20 16:34:11   1593s] Begin: GigaOpt Route Type Constraints Refinement
[11/20 16:34:11   1593s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:26:33.2/1:58:24.5 (0.2), mem = 4401.6M
[11/20 16:34:11   1593s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.654633.14
[11/20 16:34:11   1593s] ### Creating RouteCongInterface, started
[11/20 16:34:11   1593s] 
[11/20 16:34:11   1593s] Creating Lib Analyzer ...
[11/20 16:34:11   1593s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[11/20 16:34:11   1593s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[11/20 16:34:11   1593s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[11/20 16:34:11   1593s] 
[11/20 16:34:11   1593s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/20 16:34:11   1593s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:26:33 mem=4437.6M
[11/20 16:34:11   1593s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:26:33 mem=4437.6M
[11/20 16:34:11   1593s] Creating Lib Analyzer, finished. 
[11/20 16:34:11   1593s] #optDebug: Start CG creation (mem=4437.6M)
[11/20 16:34:11   1593s]  ...initializing CG ToF 2167.6030um
[11/20 16:34:11   1593s] (cpu=0:00:00.2, mem=4528.3M)
[11/20 16:34:11   1593s]  ...processing cgPrt (cpu=0:00:00.2, mem=4528.3M)
[11/20 16:34:11   1593s]  ...processing cgEgp (cpu=0:00:00.2, mem=4528.3M)
[11/20 16:34:11   1593s]  ...processing cgPbk (cpu=0:00:00.2, mem=4528.3M)
[11/20 16:34:11   1593s]  ...processing cgNrb(cpu=0:00:00.2, mem=4528.3M)
[11/20 16:34:11   1593s]  ...processing cgObs (cpu=0:00:00.2, mem=4528.3M)
[11/20 16:34:11   1593s]  ...processing cgCon (cpu=0:00:00.2, mem=4528.3M)
[11/20 16:34:11   1593s]  ...processing cgPdm (cpu=0:00:00.2, mem=4528.3M)
[11/20 16:34:11   1593s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=4528.3M)
[11/20 16:34:11   1593s] {MMLU 0 0 13318}
[11/20 16:34:11   1593s] ### Creating LA Mngr. totSessionCpu=0:26:34 mem=4528.3M
[11/20 16:34:11   1593s] ### Creating LA Mngr, finished. totSessionCpu=0:26:34 mem=4528.3M
[11/20 16:34:11   1593s] 
[11/20 16:34:11   1593s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[11/20 16:34:11   1593s] 
[11/20 16:34:11   1593s] #optDebug: {0, 1.000}
[11/20 16:34:11   1593s] ### Creating RouteCongInterface, finished
[11/20 16:34:11   1593s] Updated routing constraints on 0 nets.
[11/20 16:34:11   1593s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.654633.14
[11/20 16:34:11   1593s] Bottom Preferred Layer:
[11/20 16:34:11   1593s] +-------------+------------+----------+
[11/20 16:34:11   1593s] |    Layer    |   OPT_LA   |   Rule   |
[11/20 16:34:11   1593s] +-------------+------------+----------+
[11/20 16:34:11   1593s] | met4 (z=4)  |          1 | default  |
[11/20 16:34:11   1593s] +-------------+------------+----------+
[11/20 16:34:11   1593s] Via Pillar Rule:
[11/20 16:34:11   1593s]     None
[11/20 16:34:11   1593s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.5/0:00:00.4 (1.1), totSession cpu/real = 0:26:33.7/1:58:24.9 (0.2), mem = 4528.3M
[11/20 16:34:11   1593s] 
[11/20 16:34:11   1593s] =============================================================================================
[11/20 16:34:11   1593s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        22.33-s094_1
[11/20 16:34:11   1593s] =============================================================================================
[11/20 16:34:11   1593s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:34:11   1593s] ---------------------------------------------------------------------------------------------
[11/20 16:34:11   1593s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  42.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 16:34:11   1593s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  49.7 % )     0:00:00.4 /  0:00:00.5    1.1
[11/20 16:34:11   1593s] [ MISC                   ]          0:00:00.0  (   8.3 % )     0:00:00.0 /  0:00:00.0    1.4
[11/20 16:34:11   1593s] ---------------------------------------------------------------------------------------------
[11/20 16:34:11   1593s]  CongRefineRouteType #1 TOTAL       0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.5    1.1
[11/20 16:34:11   1593s] ---------------------------------------------------------------------------------------------
[11/20 16:34:11   1593s] 
[11/20 16:34:11   1593s] End: GigaOpt Route Type Constraints Refinement
[11/20 16:34:11   1593s] Deleting Lib Analyzer.
[11/20 16:34:11   1593s] *** SimplifyNetlist #1 [begin] (optDesign #1) : totSession cpu/real = 0:26:33.8/1:58:25.0 (0.2), mem = 4528.3M
[11/20 16:34:11   1593s] Info: 32 io nets excluded
[11/20 16:34:11   1593s] Info: 2 clock nets excluded from IPO operation.
[11/20 16:34:11   1593s] ### Creating LA Mngr. totSessionCpu=0:26:34 mem=4528.3M
[11/20 16:34:11   1593s] ### Creating LA Mngr, finished. totSessionCpu=0:26:34 mem=4528.3M
[11/20 16:34:11   1593s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/20 16:34:11   1593s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.654633.15
[11/20 16:34:11   1593s] 
[11/20 16:34:11   1593s] Creating Lib Analyzer ...
[11/20 16:34:11   1593s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[11/20 16:34:11   1593s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[11/20 16:34:11   1593s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[11/20 16:34:11   1593s] 
[11/20 16:34:11   1593s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/20 16:34:12   1593s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:26:34 mem=4528.3M
[11/20 16:34:12   1593s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:26:34 mem=4528.3M
[11/20 16:34:12   1593s] Creating Lib Analyzer, finished. 
[11/20 16:34:12   1594s] 
[11/20 16:34:12   1594s] Active Setup views: VIEW_SETUP 
[11/20 16:34:12   1594s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4528.3M, EPOCH TIME: 1732116852.203983
[11/20 16:34:12   1594s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:12   1594s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:12   1594s] 
[11/20 16:34:12   1594s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:34:12   1594s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.008, MEM:4528.3M, EPOCH TIME: 1732116852.211919
[11/20 16:34:12   1594s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:12   1594s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:12   1594s] [oiPhyDebug] optDemand 1507751860900.00, spDemand 177819860900.00.
[11/20 16:34:12   1594s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11786
[11/20 16:34:12   1594s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/20 16:34:12   1594s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:26:34 mem=4528.3M
[11/20 16:34:12   1594s] OPERPROF: Starting DPlace-Init at level 1, MEM:4528.3M, EPOCH TIME: 1732116852.219788
[11/20 16:34:12   1594s] Processing tracks to init pin-track alignment.
[11/20 16:34:12   1594s] z: 2, totalTracks: 1
[11/20 16:34:12   1594s] z: 4, totalTracks: 1
[11/20 16:34:12   1594s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:34:12   1594s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4528.3M, EPOCH TIME: 1732116852.225224
[11/20 16:34:12   1594s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:12   1594s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:12   1594s] 
[11/20 16:34:12   1594s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:34:12   1594s] 
[11/20 16:34:12   1594s]  Skipping Bad Lib Cell Checking (CMU) !
[11/20 16:34:12   1594s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.008, MEM:4528.3M, EPOCH TIME: 1732116852.232757
[11/20 16:34:12   1594s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4528.3M, EPOCH TIME: 1732116852.232808
[11/20 16:34:12   1594s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4528.3M, EPOCH TIME: 1732116852.233010
[11/20 16:34:12   1594s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4528.3MB).
[11/20 16:34:12   1594s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.018, REAL:0.014, MEM:4528.3M, EPOCH TIME: 1732116852.234267
[11/20 16:34:12   1594s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 16:34:12   1594s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11786
[11/20 16:34:12   1594s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:26:34 mem=4528.3M
[11/20 16:34:12   1594s] ### Creating RouteCongInterface, started
[11/20 16:34:12   1594s] 
[11/20 16:34:12   1594s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[11/20 16:34:12   1594s] 
[11/20 16:34:12   1594s] #optDebug: {0, 1.000}
[11/20 16:34:12   1594s] ### Creating RouteCongInterface, finished
[11/20 16:34:12   1594s] {MG  {4 0 27.4 0.469382} }
[11/20 16:34:12   1594s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4888.9M, EPOCH TIME: 1732116852.315172
[11/20 16:34:12   1594s] Found 0 hard placement blockage before merging.
[11/20 16:34:12   1594s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4888.9M, EPOCH TIME: 1732116852.315657
[11/20 16:34:12   1594s] 
[11/20 16:34:12   1594s] Netlist preparation processing... 
[11/20 16:34:12   1594s] Removed 0 instance
[11/20 16:34:12   1594s] *info: Marking 0 isolation instances dont touch
[11/20 16:34:12   1594s] *info: Marking 0 level shifter instances dont touch
[11/20 16:34:12   1594s] Deleting 0 temporary hard placement blockage(s).
[11/20 16:34:12   1594s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11786
[11/20 16:34:12   1594s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5146.1M, EPOCH TIME: 1732116852.414965
[11/20 16:34:12   1594s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11738).
[11/20 16:34:12   1594s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:12   1594s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:12   1594s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:12   1594s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.055, REAL:0.022, MEM:4491.1M, EPOCH TIME: 1732116852.436900
[11/20 16:34:12   1594s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.654633.15
[11/20 16:34:12   1594s] *** SimplifyNetlist #1 [finish] (optDesign #1) : cpu/real = 0:00:00.9/0:00:00.5 (1.8), totSession cpu/real = 0:26:34.7/1:58:25.5 (0.2), mem = 4491.1M
[11/20 16:34:12   1594s] 
[11/20 16:34:12   1594s] =============================================================================================
[11/20 16:34:12   1594s]  Step TAT Report : SimplifyNetlist #1 / optDesign #1                            22.33-s094_1
[11/20 16:34:12   1594s] =============================================================================================
[11/20 16:34:12   1594s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:34:12   1594s] ---------------------------------------------------------------------------------------------
[11/20 16:34:12   1594s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  36.2 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 16:34:12   1594s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:34:12   1594s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   7.4 % )     0:00:00.1 /  0:00:00.1    2.7
[11/20 16:34:12   1594s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.0    1.1
[11/20 16:34:12   1594s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   7.1 % )     0:00:00.0 /  0:00:00.1    2.2
[11/20 16:34:12   1594s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:34:12   1594s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.3    5.6
[11/20 16:34:12   1594s] [ IncrDelayCalc          ]      1   0:00:00.0  (   7.6 % )     0:00:00.0 /  0:00:00.3    6.9
[11/20 16:34:12   1594s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.5
[11/20 16:34:12   1594s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:34:12   1594s] [ MISC                   ]          0:00:00.2  (  31.9 % )     0:00:00.2 /  0:00:00.2    1.2
[11/20 16:34:12   1594s] ---------------------------------------------------------------------------------------------
[11/20 16:34:12   1594s]  SimplifyNetlist #1 TOTAL           0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.9    1.8
[11/20 16:34:12   1594s] ---------------------------------------------------------------------------------------------
[11/20 16:34:12   1594s] 
[11/20 16:34:12   1594s] *** Starting optimizing excluded clock nets MEM= 4491.1M) ***
[11/20 16:34:12   1594s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4491.1M) ***
[11/20 16:34:12   1594s] *** Starting optimizing excluded clock nets MEM= 4491.1M) ***
[11/20 16:34:12   1594s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4491.1M) ***
[11/20 16:34:12   1594s] Info: Done creating the CCOpt slew target map.
[11/20 16:34:12   1594s] Begin: GigaOpt high fanout net optimization
[11/20 16:34:12   1594s] GigaOpt HFN: use maxLocalDensity 1.2
[11/20 16:34:12   1594s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/20 16:34:12   1594s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:26:34.7/1:58:25.5 (0.2), mem = 4491.1M
[11/20 16:34:12   1594s] Info: 32 io nets excluded
[11/20 16:34:12   1594s] Info: 2 clock nets excluded from IPO operation.
[11/20 16:34:12   1594s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.654633.16
[11/20 16:34:12   1594s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/20 16:34:12   1594s] 
[11/20 16:34:12   1594s] Active Setup views: VIEW_SETUP 
[11/20 16:34:12   1594s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4491.1M, EPOCH TIME: 1732116852.562724
[11/20 16:34:12   1594s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:12   1594s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:12   1594s] 
[11/20 16:34:12   1594s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:34:12   1594s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.008, MEM:4491.1M, EPOCH TIME: 1732116852.570644
[11/20 16:34:12   1594s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:12   1594s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:12   1594s] [oiPhyDebug] optDemand 1507751860900.00, spDemand 177819860900.00.
[11/20 16:34:12   1594s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11786
[11/20 16:34:12   1594s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/20 16:34:12   1594s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:26:35 mem=4491.1M
[11/20 16:34:12   1594s] OPERPROF: Starting DPlace-Init at level 1, MEM:4491.1M, EPOCH TIME: 1732116852.596794
[11/20 16:34:12   1594s] Processing tracks to init pin-track alignment.
[11/20 16:34:12   1594s] z: 2, totalTracks: 1
[11/20 16:34:12   1594s] z: 4, totalTracks: 1
[11/20 16:34:12   1594s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:34:12   1594s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4491.1M, EPOCH TIME: 1732116852.602123
[11/20 16:34:12   1594s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:12   1594s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:12   1594s] 
[11/20 16:34:12   1594s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:34:12   1594s] 
[11/20 16:34:12   1594s]  Skipping Bad Lib Cell Checking (CMU) !
[11/20 16:34:12   1594s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.008, MEM:4491.1M, EPOCH TIME: 1732116852.610454
[11/20 16:34:12   1594s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4491.1M, EPOCH TIME: 1732116852.610508
[11/20 16:34:12   1594s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4491.1M, EPOCH TIME: 1732116852.610678
[11/20 16:34:12   1594s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4491.1MB).
[11/20 16:34:12   1594s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.018, REAL:0.015, MEM:4491.1M, EPOCH TIME: 1732116852.611954
[11/20 16:34:12   1594s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 16:34:12   1594s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11786
[11/20 16:34:12   1594s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:26:35 mem=4491.1M
[11/20 16:34:12   1594s] ### Creating RouteCongInterface, started
[11/20 16:34:12   1595s] 
[11/20 16:34:12   1595s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[11/20 16:34:12   1595s] 
[11/20 16:34:12   1595s] #optDebug: {0, 1.000}
[11/20 16:34:12   1595s] ### Creating RouteCongInterface, finished
[11/20 16:34:12   1595s] {MG  {4 0 27.4 0.469382} }
[11/20 16:34:12   1595s] AoF 2314.0780um
[11/20 16:34:12   1595s] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[11/20 16:34:12   1595s] [GPS-DRV] Optimizer inputs ============================= 
[11/20 16:34:12   1595s] [GPS-DRV] drvFixingStage: Large Scale
[11/20 16:34:12   1595s] [GPS-DRV] costLowerBound: 0.1
[11/20 16:34:12   1595s] [GPS-DRV] setupTNSCost  : 0
[11/20 16:34:12   1595s] [GPS-DRV] maxIter       : 1
[11/20 16:34:12   1595s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[11/20 16:34:12   1595s] [GPS-DRV] Optimizer parameters ============================= 
[11/20 16:34:12   1595s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[11/20 16:34:12   1595s] [GPS-DRV] maxDensity (design): 0.95
[11/20 16:34:12   1595s] [GPS-DRV] maxLocalDensity: 1.2
[11/20 16:34:12   1595s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[11/20 16:34:12   1595s] [GPS-DRV] Dflt RT Characteristic Length 1981.42um AoF 2314.08um x 1
[11/20 16:34:12   1595s] [GPS-DRV] All active and enabled setup views
[11/20 16:34:12   1595s] [GPS-DRV]     VIEW_SETUP
[11/20 16:34:12   1595s] [GPS-DRV] maxTran off
[11/20 16:34:12   1595s] [GPS-DRV] maxCap off
[11/20 16:34:12   1595s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/20 16:34:12   1595s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[11/20 16:34:12   1595s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[11/20 16:34:12   1595s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4880.8M, EPOCH TIME: 1732116852.933269
[11/20 16:34:12   1595s] Found 0 hard placement blockage before merging.
[11/20 16:34:12   1595s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4880.8M, EPOCH TIME: 1732116852.933474
[11/20 16:34:12   1595s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[11/20 16:34:12   1595s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[11/20 16:34:13   1595s] +---------+---------+--------+---------+------------+--------+
[11/20 16:34:13   1595s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[11/20 16:34:13   1595s] +---------+---------+--------+---------+------------+--------+
[11/20 16:34:13   1595s] |    7.33%|        -|  -5.119|-1238.969|   0:00:00.0| 4880.8M|
[11/20 16:34:13   1595s] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[11/20 16:34:13   1595s] Info: violation cost 18.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 18.000000, glitch 0.000000)
[11/20 16:34:13   1595s] |    7.33%|        -|  -5.119|-1238.969|   0:00:00.0| 4881.8M|
[11/20 16:34:13   1595s] +---------+---------+--------+---------+------------+--------+
[11/20 16:34:13   1595s] 
[11/20 16:34:13   1595s] *** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4881.8M) ***
[11/20 16:34:13   1595s] 
[11/20 16:34:13   1595s] ###############################################################################
[11/20 16:34:13   1595s] #
[11/20 16:34:13   1595s] #  Large fanout net report:  
[11/20 16:34:13   1595s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[11/20 16:34:13   1595s] #     - current density: 7.33
[11/20 16:34:13   1595s] #
[11/20 16:34:13   1595s] #  List of high fanout nets:
[11/20 16:34:13   1595s] #        Net(1):  pReset[0]: (fanouts = 1458)
[11/20 16:34:13   1595s] #
[11/20 16:34:13   1595s] ###############################################################################
[11/20 16:34:13   1595s] Bottom Preferred Layer:
[11/20 16:34:13   1595s] +-------------+------------+----------+
[11/20 16:34:13   1595s] |    Layer    |   OPT_LA   |   Rule   |
[11/20 16:34:13   1595s] +-------------+------------+----------+
[11/20 16:34:13   1595s] | met4 (z=4)  |          1 | default  |
[11/20 16:34:13   1595s] +-------------+------------+----------+
[11/20 16:34:13   1595s] Via Pillar Rule:
[11/20 16:34:13   1595s]     None
[11/20 16:34:13   1595s] 
[11/20 16:34:13   1595s] 
[11/20 16:34:13   1595s] =======================================================================
[11/20 16:34:13   1595s]                 Reasons for remaining drv violations
[11/20 16:34:13   1595s] =======================================================================
[11/20 16:34:13   1595s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[11/20 16:34:13   1595s] 
[11/20 16:34:13   1595s] HFNFixing failure reasons
[11/20 16:34:13   1595s] ------------------------------------------------
[11/20 16:34:13   1595s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[11/20 16:34:13   1595s] 
[11/20 16:34:13   1595s] Deleting 0 temporary hard placement blockage(s).
[11/20 16:34:13   1595s] Total-nets :: 11840, Stn-nets :: 33, ratio :: 0.278716 %, Total-len 508620, Stn-len 0
[11/20 16:34:13   1595s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11786
[11/20 16:34:13   1595s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4753.8M, EPOCH TIME: 1732116853.063450
[11/20 16:34:13   1595s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11738).
[11/20 16:34:13   1595s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:13   1595s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:13   1595s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:13   1595s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.034, REAL:0.012, MEM:4491.8M, EPOCH TIME: 1732116853.075724
[11/20 16:34:13   1595s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.654633.16
[11/20 16:34:13   1595s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.1/0:00:00.6 (1.9), totSession cpu/real = 0:26:35.8/1:58:26.1 (0.2), mem = 4491.8M
[11/20 16:34:13   1595s] 
[11/20 16:34:13   1595s] =============================================================================================
[11/20 16:34:13   1595s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     22.33-s094_1
[11/20 16:34:13   1595s] =============================================================================================
[11/20 16:34:13   1595s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:34:13   1595s] ---------------------------------------------------------------------------------------------
[11/20 16:34:13   1595s] [ SlackTraversorInit     ]      1   0:00:00.1  (  12.0 % )     0:00:00.1 /  0:00:00.1    1.1
[11/20 16:34:13   1595s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:34:13   1595s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.4 % )     0:00:00.1 /  0:00:00.1    2.6
[11/20 16:34:13   1595s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    1.2
[11/20 16:34:13   1595s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.3 % )     0:00:00.0 /  0:00:00.1    2.1
[11/20 16:34:13   1595s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:34:13   1595s] [ OptimizationStep       ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    2.0
[11/20 16:34:13   1595s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:34:13   1595s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:34:13   1595s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:34:13   1595s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:34:13   1595s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    2.6
[11/20 16:34:13   1595s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.3
[11/20 16:34:13   1595s] [ MISC                   ]          0:00:00.4  (  64.3 % )     0:00:00.4 /  0:00:00.7    2.0
[11/20 16:34:13   1595s] ---------------------------------------------------------------------------------------------
[11/20 16:34:13   1595s]  DrvOpt #1 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:01.1    1.9
[11/20 16:34:13   1595s] ---------------------------------------------------------------------------------------------
[11/20 16:34:13   1595s] 
[11/20 16:34:13   1595s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/20 16:34:13   1595s] End: GigaOpt high fanout net optimization
[11/20 16:34:13   1596s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/20 16:34:13   1596s] Deleting Lib Analyzer.
[11/20 16:34:13   1596s] Begin: GigaOpt Global Optimization
[11/20 16:34:13   1596s] *info: use new DP (enabled)
[11/20 16:34:13   1596s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/20 16:34:13   1596s] Info: 32 io nets excluded
[11/20 16:34:13   1596s] Info: 2 clock nets excluded from IPO operation.
[11/20 16:34:13   1596s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:26:36.0/1:58:26.3 (0.2), mem = 4491.8M
[11/20 16:34:13   1596s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.654633.17
[11/20 16:34:13   1596s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/20 16:34:13   1596s] 
[11/20 16:34:13   1596s] Creating Lib Analyzer ...
[11/20 16:34:13   1596s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[11/20 16:34:13   1596s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[11/20 16:34:13   1596s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[11/20 16:34:13   1596s] 
[11/20 16:34:13   1596s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/20 16:34:13   1596s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:26:36 mem=4491.8M
[11/20 16:34:13   1596s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:26:36 mem=4491.8M
[11/20 16:34:13   1596s] Creating Lib Analyzer, finished. 
[11/20 16:34:13   1596s] 
[11/20 16:34:13   1596s] Active Setup views: VIEW_SETUP 
[11/20 16:34:13   1596s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4491.8M, EPOCH TIME: 1732116853.482856
[11/20 16:34:13   1596s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:13   1596s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:13   1596s] 
[11/20 16:34:13   1596s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:34:13   1596s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.008, MEM:4491.8M, EPOCH TIME: 1732116853.490683
[11/20 16:34:13   1596s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:13   1596s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:13   1596s] [oiPhyDebug] optDemand 1507751860900.00, spDemand 177819860900.00.
[11/20 16:34:13   1596s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11786
[11/20 16:34:13   1596s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/20 16:34:13   1596s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:26:36 mem=4491.8M
[11/20 16:34:13   1596s] OPERPROF: Starting DPlace-Init at level 1, MEM:4491.8M, EPOCH TIME: 1732116853.498199
[11/20 16:34:13   1596s] Processing tracks to init pin-track alignment.
[11/20 16:34:13   1596s] z: 2, totalTracks: 1
[11/20 16:34:13   1596s] z: 4, totalTracks: 1
[11/20 16:34:13   1596s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:34:13   1596s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4491.8M, EPOCH TIME: 1732116853.503542
[11/20 16:34:13   1596s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:13   1596s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:13   1596s] 
[11/20 16:34:13   1596s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:34:13   1596s] 
[11/20 16:34:13   1596s]  Skipping Bad Lib Cell Checking (CMU) !
[11/20 16:34:13   1596s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.007, MEM:4491.8M, EPOCH TIME: 1732116853.510973
[11/20 16:34:13   1596s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4491.8M, EPOCH TIME: 1732116853.511025
[11/20 16:34:13   1596s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4491.8M, EPOCH TIME: 1732116853.511224
[11/20 16:34:13   1596s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4491.8MB).
[11/20 16:34:13   1596s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.018, REAL:0.014, MEM:4491.8M, EPOCH TIME: 1732116853.512514
[11/20 16:34:13   1596s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 16:34:13   1596s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11786
[11/20 16:34:13   1596s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:26:36 mem=4491.8M
[11/20 16:34:13   1596s] ### Creating RouteCongInterface, started
[11/20 16:34:13   1596s] 
[11/20 16:34:13   1596s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[11/20 16:34:13   1596s] 
[11/20 16:34:13   1596s] #optDebug: {0, 1.000}
[11/20 16:34:13   1596s] ### Creating RouteCongInterface, finished
[11/20 16:34:13   1596s] {MG  {4 0 27.4 0.469382} }
[11/20 16:34:13   1596s] *info: 32 io nets excluded
[11/20 16:34:13   1596s] *info: 2 clock nets excluded
[11/20 16:34:13   1596s] *info: 32 multi-driver nets excluded.
[11/20 16:34:13   1596s] *info: 985 no-driver nets excluded.
[11/20 16:34:13   1596s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4881.5M, EPOCH TIME: 1732116853.795464
[11/20 16:34:13   1596s] Found 0 hard placement blockage before merging.
[11/20 16:34:13   1596s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4881.5M, EPOCH TIME: 1732116853.795714
[11/20 16:34:13   1596s] ** GigaOpt Global Opt WNS Slack -5.119  TNS Slack -1238.969 
[11/20 16:34:13   1596s] +--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:34:13   1596s] |  WNS   |   TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/20 16:34:13   1596s] +--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:34:13   1596s] |  -5.119|-1238.969|    7.33%|   0:00:00.0| 4881.5M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:13   1596s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:13   1596s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:13   1596s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:13   1596s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:15   1603s] |  -4.963|-1238.963|    7.27%|   0:00:02.0| 5070.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:15   1603s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:15   1603s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:15   1603s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:15   1603s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:15   1606s] |  -4.963|-1238.131|    7.27%|   0:00:00.0| 5081.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:15   1606s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:15   1606s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:15   1606s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:15   1606s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:15   1607s] |  -4.963|-1238.131|    7.27%|   0:00:00.0| 5081.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:15   1607s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:15   1607s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:15   1607s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:15   1607s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:16   1611s] |  -4.899|-1237.092|    7.28%|   0:00:01.0| 5120.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:16   1611s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:16   1611s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:16   1611s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:16   1611s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:17   1617s] |  -4.899|-1236.907|    7.27%|   0:00:01.0| 5125.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:17   1617s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:17   1617s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:17   1617s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:17   1617s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:17   1618s] |  -4.823|-1236.673|    7.27%|   0:00:00.0| 5125.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:17   1618s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:17   1618s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:17   1618s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:17   1618s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:18   1619s] |  -4.823|-1236.673|    7.27%|   0:00:01.0| 5130.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:18   1619s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:18   1619s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:18   1619s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:18   1619s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:18   1620s] |  -4.823|-1236.551|    7.28%|   0:00:00.0| 5130.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:18   1620s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:18   1620s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:18   1620s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:18   1620s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:18   1623s] |  -4.823|-1236.566|    7.28%|   0:00:00.0| 5130.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:18   1623s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:18   1623s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:18   1623s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:18   1623s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:19   1624s] |  -4.823|-1236.566|    7.28%|   0:00:01.0| 5130.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:19   1624s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:19   1624s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:19   1624s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:19   1624s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:19   1625s] |  -4.823|-1236.566|    7.28%|   0:00:00.0| 5130.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:19   1625s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:19   1625s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:19   1625s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:19   1625s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:19   1626s] |  -4.823|-1236.570|    7.28%|   0:00:00.0| 5130.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:19   1626s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:19   1626s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:19   1626s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:19   1626s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:20   1628s] |  -4.823|-1236.519|    7.28%|   0:00:01.0| 5130.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:20   1628s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:20   1628s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:20   1628s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:20   1628s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:20   1629s] |  -4.823|-1236.587|    7.28%|   0:00:00.0| 5130.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:20   1629s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:20   1629s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:20   1629s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:20   1629s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:20   1629s] |  -4.823|-1236.587|    7.28%|   0:00:00.0| 5130.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:20   1629s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:20   1629s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:20   1629s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:20   1629s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:20   1631s] |  -4.823|-1236.628|    7.29%|   0:00:00.0| 5130.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:20   1631s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:20   1631s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:20   1631s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:20   1631s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:21   1633s] |  -4.823|-1236.628|    7.29%|   0:00:01.0| 5130.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:21   1633s] |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:21   1633s] |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:21   1633s] |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:21   1633s] |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:21   1633s] +--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:34:21   1633s] 
[11/20 16:34:21   1633s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:36.7 real=0:00:08.0 mem=5130.4M) ***
[11/20 16:34:21   1633s] 
[11/20 16:34:21   1633s] *** Finish post-CTS Setup Fixing (cpu=0:00:36.7 real=0:00:08.0 mem=5130.4M) ***
[11/20 16:34:21   1633s] Deleting 0 temporary hard placement blockage(s).
[11/20 16:34:21   1633s] Bottom Preferred Layer:
[11/20 16:34:21   1633s] +-------------+------------+----------+
[11/20 16:34:21   1633s] |    Layer    |   OPT_LA   |   Rule   |
[11/20 16:34:21   1633s] +-------------+------------+----------+
[11/20 16:34:21   1633s] | met4 (z=4)  |          1 | default  |
[11/20 16:34:21   1633s] +-------------+------------+----------+
[11/20 16:34:21   1633s] Via Pillar Rule:
[11/20 16:34:21   1633s]     None
[11/20 16:34:21   1633s] ** GigaOpt Global Opt End WNS Slack -4.823  TNS Slack -1236.628 
[11/20 16:34:21   1633s] Total-nets :: 11659, Stn-nets :: 372, ratio :: 3.19067 %, Total-len 506186, Stn-len 41291
[11/20 16:34:21   1633s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11605
[11/20 16:34:21   1633s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5002.4M, EPOCH TIME: 1732116861.260076
[11/20 16:34:21   1633s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11557).
[11/20 16:34:21   1633s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:21   1633s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:21   1633s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:21   1633s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.054, REAL:0.026, MEM:4572.4M, EPOCH TIME: 1732116861.286442
[11/20 16:34:21   1633s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.654633.17
[11/20 16:34:21   1633s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:37.7/0:00:08.1 (4.7), totSession cpu/real = 0:27:13.8/1:58:34.3 (0.2), mem = 4572.4M
[11/20 16:34:21   1633s] 
[11/20 16:34:21   1633s] =============================================================================================
[11/20 16:34:21   1633s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  22.33-s094_1
[11/20 16:34:21   1633s] =============================================================================================
[11/20 16:34:21   1633s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:34:21   1633s] ---------------------------------------------------------------------------------------------
[11/20 16:34:21   1633s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[11/20 16:34:21   1633s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 16:34:21   1633s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:34:21   1633s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.1    2.8
[11/20 16:34:21   1633s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[11/20 16:34:21   1633s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    2.3
[11/20 16:34:21   1633s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:34:21   1633s] [ BottleneckAnalyzerInit ]      5   0:00:01.0  (  12.3 % )     0:00:01.0 /  0:00:04.9    4.9
[11/20 16:34:21   1633s] [ TransformInit          ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 16:34:21   1633s] [ OptSingleIteration     ]     17   0:00:00.2  (   2.4 % )     0:00:06.2 /  0:00:31.8    5.1
[11/20 16:34:21   1633s] [ OptGetWeight           ]     17   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.7
[11/20 16:34:21   1633s] [ OptEval                ]     17   0:00:01.9  (  23.1 % )     0:00:01.9 /  0:00:14.4    7.7
[11/20 16:34:21   1633s] [ OptCommit              ]     17   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.1
[11/20 16:34:21   1633s] [ PostCommitDelayUpdate  ]     17   0:00:00.1  (   0.7 % )     0:00:00.3 /  0:00:00.8    2.7
[11/20 16:34:21   1633s] [ IncrDelayCalc          ]     81   0:00:00.3  (   3.2 % )     0:00:00.3 /  0:00:00.8    3.1
[11/20 16:34:21   1633s] [ SetupOptGetWorkingSet  ]     17   0:00:00.9  (  11.2 % )     0:00:00.9 /  0:00:04.7    5.2
[11/20 16:34:21   1633s] [ SetupOptGetActiveNode  ]     17   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:01.2    6.9
[11/20 16:34:21   1633s] [ SetupOptSlackGraph     ]     17   0:00:00.9  (  11.5 % )     0:00:00.9 /  0:00:04.7    5.0
[11/20 16:34:21   1633s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[11/20 16:34:21   1633s] [ IncrTimingUpdate       ]     12   0:00:01.5  (  19.2 % )     0:00:01.5 /  0:00:05.5    3.6
[11/20 16:34:21   1633s] [ MISC                   ]          0:00:00.3  (   3.4 % )     0:00:00.3 /  0:00:00.4    1.4
[11/20 16:34:21   1633s] ---------------------------------------------------------------------------------------------
[11/20 16:34:21   1633s]  GlobalOpt #1 TOTAL                 0:00:08.1  ( 100.0 % )     0:00:08.1 /  0:00:37.7    4.7
[11/20 16:34:21   1633s] ---------------------------------------------------------------------------------------------
[11/20 16:34:21   1633s] 
[11/20 16:34:21   1633s] End: GigaOpt Global Optimization
[11/20 16:34:21   1633s] *** Timing NOT met, worst failing slack is -4.823
[11/20 16:34:21   1633s] *** Check timing (0:00:00.0)
[11/20 16:34:21   1633s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/20 16:34:21   1633s] Deleting Lib Analyzer.
[11/20 16:34:21   1633s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[11/20 16:34:21   1633s] Info: 32 io nets excluded
[11/20 16:34:21   1633s] Info: 2 clock nets excluded from IPO operation.
[11/20 16:34:21   1633s] ### Creating LA Mngr. totSessionCpu=0:27:14 mem=4572.4M
[11/20 16:34:21   1633s] ### Creating LA Mngr, finished. totSessionCpu=0:27:14 mem=4572.4M
[11/20 16:34:21   1633s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/20 16:34:21   1633s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4572.4M, EPOCH TIME: 1732116861.334345
[11/20 16:34:21   1633s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:21   1633s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:21   1633s] 
[11/20 16:34:21   1633s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:34:21   1633s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.008, MEM:4572.4M, EPOCH TIME: 1732116861.342308
[11/20 16:34:21   1633s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:21   1633s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:21   1634s] Begin: GigaOpt Optimization in WNS mode
[11/20 16:34:21   1634s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[11/20 16:34:21   1634s] Info: 32 io nets excluded
[11/20 16:34:21   1634s] Info: 2 clock nets excluded from IPO operation.
[11/20 16:34:21   1634s] *** WnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:27:14.1/1:58:34.6 (0.2), mem = 4570.4M
[11/20 16:34:21   1634s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.654633.18
[11/20 16:34:21   1634s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/20 16:34:21   1634s] 
[11/20 16:34:21   1634s] Creating Lib Analyzer ...
[11/20 16:34:21   1634s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[11/20 16:34:21   1634s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[11/20 16:34:21   1634s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[11/20 16:34:21   1634s] 
[11/20 16:34:21   1634s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/20 16:34:21   1634s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:27:14 mem=4574.4M
[11/20 16:34:21   1634s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:27:14 mem=4574.4M
[11/20 16:34:21   1634s] Creating Lib Analyzer, finished. 
[11/20 16:34:21   1634s] 
[11/20 16:34:21   1634s] Active Setup views: VIEW_SETUP 
[11/20 16:34:21   1634s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4574.4M, EPOCH TIME: 1732116861.775040
[11/20 16:34:21   1634s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:21   1634s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:21   1634s] 
[11/20 16:34:21   1634s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:34:21   1634s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.008, MEM:4574.4M, EPOCH TIME: 1732116861.782872
[11/20 16:34:21   1634s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:21   1634s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:21   1634s] [oiPhyDebug] optDemand 1506702536500.00, spDemand 176770536500.00.
[11/20 16:34:21   1634s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11605
[11/20 16:34:21   1634s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[11/20 16:34:21   1634s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:27:14 mem=4574.4M
[11/20 16:34:21   1634s] OPERPROF: Starting DPlace-Init at level 1, MEM:4574.4M, EPOCH TIME: 1732116861.790201
[11/20 16:34:21   1634s] Processing tracks to init pin-track alignment.
[11/20 16:34:21   1634s] z: 2, totalTracks: 1
[11/20 16:34:21   1634s] z: 4, totalTracks: 1
[11/20 16:34:21   1634s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:34:21   1634s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4574.4M, EPOCH TIME: 1732116861.795526
[11/20 16:34:21   1634s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:21   1634s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:21   1634s] 
[11/20 16:34:21   1634s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:34:21   1634s] 
[11/20 16:34:21   1634s]  Skipping Bad Lib Cell Checking (CMU) !
[11/20 16:34:21   1634s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.007, MEM:4574.4M, EPOCH TIME: 1732116861.802807
[11/20 16:34:21   1634s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4574.4M, EPOCH TIME: 1732116861.802858
[11/20 16:34:21   1634s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4574.4M, EPOCH TIME: 1732116861.803052
[11/20 16:34:21   1634s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4574.4MB).
[11/20 16:34:21   1634s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.017, REAL:0.014, MEM:4574.4M, EPOCH TIME: 1732116861.804316
[11/20 16:34:21   1634s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 16:34:21   1634s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11605
[11/20 16:34:21   1634s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:27:14 mem=4574.4M
[11/20 16:34:21   1634s] ### Creating RouteCongInterface, started
[11/20 16:34:21   1634s] 
[11/20 16:34:21   1634s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.8500} {5, 0.043, 0.8500} 
[11/20 16:34:21   1634s] 
[11/20 16:34:21   1634s] #optDebug: {0, 1.000}
[11/20 16:34:21   1634s] ### Creating RouteCongInterface, finished
[11/20 16:34:21   1634s] {MG  {4 0 27.4 0.469382} }
[11/20 16:34:22   1634s] *info: 32 io nets excluded
[11/20 16:34:22   1634s] *info: 2 clock nets excluded
[11/20 16:34:22   1634s] *info: 32 multi-driver nets excluded.
[11/20 16:34:22   1634s] *info: 1044 no-driver nets excluded.
[11/20 16:34:22   1634s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.654633.5
[11/20 16:34:22   1634s] PathGroup :  reg2reg  TargetSlack : 0.0585 
[11/20 16:34:22   1634s] ** GigaOpt Optimizer WNS Slack -4.823 TNS Slack -1236.628 Density 7.29
[11/20 16:34:22   1634s] Optimizer WNS Pass 0
[11/20 16:34:22   1634s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.823|-1231.159|
|HEPG      |-4.823|-1231.159|
|All Paths |-4.823|-1236.628|
+----------+------+---------+

[11/20 16:34:22   1634s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -4.823ns TNS -1457.010ns; HEPG WNS -4.823ns TNS -1457.010ns; all paths WNS -4.823ns TNS -1604.683ns; Real time 0:00:55.0
[11/20 16:34:22   1634s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4964.1M, EPOCH TIME: 1732116862.122920
[11/20 16:34:22   1634s] Found 0 hard placement blockage before merging.
[11/20 16:34:22   1634s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4964.1M, EPOCH TIME: 1732116862.123097
[11/20 16:34:22   1634s] Active Path Group: reg2reg  
[11/20 16:34:28   1635s] Info: initial physical memory for 9 CRR processes is 807.81MB.
[11/20 16:34:28   1635s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:34:28   1635s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/20 16:34:28   1635s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:34:28   1635s] |  -4.823|   -4.823|-1231.159|-1236.628|    7.29%|   0:00:00.0| 4964.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:28   1635s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:28   1635s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:28   1635s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:28   1635s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:28   1635s] |  -4.727|   -4.727|-1230.965|-1236.434|    7.29%|   0:00:00.0| 5117.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:28   1635s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:28   1635s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:28   1635s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:28   1635s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:28   1636s] |  -4.703|   -4.703|-1230.925|-1236.395|    7.29%|   0:00:00.0| 5119.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:28   1636s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:28   1636s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:28   1636s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:28   1636s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:28   1636s] |  -4.686|   -4.686|-1231.023|-1236.492|    7.29%|   0:00:00.0| 5120.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:28   1636s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:28   1636s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:28   1636s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:28   1636s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:28   1637s] |  -4.684|   -4.684|-1231.124|-1236.593|    7.29%|   0:00:00.0| 5121.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:28   1637s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:28   1637s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:28   1637s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:28   1637s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:29   1637s] |  -4.640|   -4.640|-1231.056|-1236.526|    7.29%|   0:00:01.0| 5121.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:29   1637s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:29   1637s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:29   1637s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:29   1637s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:29   1638s] |  -4.564|   -4.564|-1231.006|-1236.476|    7.29%|   0:00:00.0| 5121.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:29   1638s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:29   1638s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:29   1638s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:29   1638s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:29   1639s] |  -4.543|   -4.543|-1230.863|-1236.332|    7.29%|   0:00:00.0| 5121.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:29   1639s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:29   1639s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:29   1639s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:29   1639s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:29   1639s] |  -4.507|   -4.507|-1230.787|-1236.256|    7.29%|   0:00:00.0| 5122.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:29   1639s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:29   1639s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:29   1639s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:29   1639s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:29   1640s] |  -4.509|   -4.509|-1230.648|-1236.118|    7.29%|   0:00:00.0| 5122.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:29   1640s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:29   1640s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:29   1640s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:29   1640s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:30   1642s] |  -4.485|   -4.485|-1230.812|-1236.281|    7.30%|   0:00:01.0| 5122.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:30   1642s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:30   1642s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:30   1642s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:30   1642s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:30   1642s] |  -4.449|   -4.449|-1230.739|-1236.208|    7.30%|   0:00:00.0| 5122.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:30   1642s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 16:34:30   1642s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:30   1642s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:30   1642s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:30   1644s] |  -4.434|   -4.434|-1230.672|-1236.141|    7.30%|   0:00:00.0| 5122.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:30   1644s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:30   1644s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:30   1644s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:30   1644s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:31   1645s] |  -4.411|   -4.411|-1230.698|-1236.167|    7.30%|   0:00:01.0| 5122.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:31   1645s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:31   1645s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:31   1645s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:31   1645s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:32   1647s] |  -4.406|   -4.406|-1230.782|-1236.252|    7.31%|   0:00:01.0| 5122.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:32   1647s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:32   1647s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:32   1647s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:32   1647s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:32   1649s] |  -4.401|   -4.401|-1230.777|-1236.246|    7.31%|   0:00:00.0| 5122.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:32   1649s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:32   1649s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:32   1649s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:32   1649s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:32   1649s] |  -4.381|   -4.381|-1230.731|-1236.200|    7.31%|   0:00:00.0| 5122.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:32   1649s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:32   1649s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:32   1649s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:32   1649s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:33   1650s] |  -4.376|   -4.376|-1230.816|-1236.285|    7.31%|   0:00:01.0| 5122.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:33   1650s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:33   1650s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:33   1650s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:33   1650s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:33   1651s] |  -4.384|   -4.384|-1230.797|-1236.267|    7.31%|   0:00:00.0| 5141.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:33   1651s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:33   1651s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:33   1651s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:33   1651s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:33   1652s] |  -4.370|   -4.370|-1230.832|-1236.345|    7.31%|   0:00:00.0| 5141.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:33   1652s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:33   1652s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:33   1652s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:33   1652s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:34   1653s] |  -4.366|   -4.366|-1230.733|-1236.246|    7.31%|   0:00:01.0| 5160.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:34   1653s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:34   1653s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:34   1653s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:34   1653s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:34   1654s] |  -4.345|   -4.345|-1230.683|-1236.196|    7.32%|   0:00:00.0| 5160.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:34   1654s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:34   1654s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:34   1654s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:34   1654s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:34   1655s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g1/A (input) Id 100  which is begin/end point or internal assertion point 
[11/20 16:34:34   1655s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:34   1655s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:34   1655s] Dumping Information for Job 254 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g1/A (input) Id 100  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:35   1656s] |  -4.341|   -4.341|-1230.790|-1236.303|    7.32%|   0:00:01.0| 5160.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:35   1656s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:35   1656s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:35   1656s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:35   1656s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:35   1657s] |  -4.319|   -4.319|-1230.704|-1236.217|    7.32%|   0:00:00.0| 5160.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:35   1657s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:35   1657s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:35   1657s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:35   1657s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:35   1658s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g31/A (input) Id 41  which is begin/end point or internal assertion point 
[11/20 16:34:35   1658s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:35   1658s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g29/A (input) Id 175  which is begin/end point or internal assertion point 
[11/20 16:34:35   1658s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:35   1658s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:35   1658s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:35   1658s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g1/A (input) Id 83  which is begin/end point or internal assertion point 
[11/20 16:34:35   1658s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:35   1658s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:35   1658s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g19/A (input) Id 43  which is begin/end point or internal assertion point 
[11/20 16:34:35   1658s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:35   1658s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g17/B (input) Id 155  which is begin/end point or internal assertion point 
[11/20 16:34:35   1658s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:35   1658s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:35   1658s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:35   1658s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g1/A (input) Id 39  which is begin/end point or internal assertion point 
[11/20 16:34:35   1658s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:35   1658s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:35   1659s] Dumping Information for Job 293 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g31/A (input) Id 41  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g29/A (input) Id 175  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:35   1659s] Dumping Information for Job 348 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g1/A (input) Id 83  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:36   1659s] |  -4.319|   -4.319|-1230.634|-1236.147|    7.32%|   0:00:01.0| 5180.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:36   1659s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:36   1659s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:36   1659s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:36   1659s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:36   1659s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g1/A (input) Id 82  which is begin/end point or internal assertion point 
[11/20 16:34:36   1659s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:36   1659s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g1/A (input) Id 39  which is begin/end point or internal assertion point 
[11/20 16:34:36   1659s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:36   1659s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:36   1659s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:36   1660s] Dumping Information for Job 129 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g1/A (input) Id 82  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:36   1660s] |  -4.309|   -4.309|-1230.655|-1236.168|    7.32%|   0:00:00.0| 5188.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:36   1660s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:36   1660s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:36   1660s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:36   1660s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:36   1660s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g1/A (input) Id 82  which is begin/end point or internal assertion point 
[11/20 16:34:36   1660s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:36   1661s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:36   1661s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g1/A (input) Id 39  which is begin/end point or internal assertion point 
[11/20 16:34:36   1661s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:36   1661s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:36   1661s] Dumping Information for Job 134 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g1/A (input) Id 82  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:36   1661s] |  -4.294|   -4.294|-1230.617|-1236.130|    7.32%|   0:00:00.0| 5188.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:36   1661s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:36   1661s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:36   1661s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:36   1661s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:37   1664s] |  -4.287|   -4.287|-1230.614|-1236.127|    7.33%|   0:00:01.0| 5188.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:37   1664s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:37   1664s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:37   1664s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:37   1664s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:37   1665s] |  -4.282|   -4.282|-1230.670|-1236.183|    7.33%|   0:00:00.0| 5188.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:37   1665s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:37   1665s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:37   1665s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:37   1665s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:37   1665s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 16:34:37   1665s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:37   1665s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 16:34:37   1665s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:38   1666s] |  -4.282|   -4.282|-1230.640|-1236.152|    7.33%|   0:00:01.0| 5188.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:38   1666s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 16:34:38   1666s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:38   1666s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:38   1666s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:38   1667s] |  -4.278|   -4.278|-1230.596|-1236.109|    7.33%|   0:00:00.0| 5188.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:38   1667s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 16:34:38   1667s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:38   1667s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:38   1667s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:38   1668s] |  -4.270|   -4.270|-1230.567|-1236.080|    7.34%|   0:00:00.0| 5188.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:38   1668s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 16:34:38   1668s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:38   1668s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:38   1668s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:38   1668s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 16:34:38   1668s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:38   1669s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 46  which is begin/end point or internal assertion point 
[11/20 16:34:38   1669s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:38   1669s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:38   1669s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:34:38   1669s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:38   1669s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:39   1670s] Dumping Information for Job 101 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 16:34:39   1670s] Dumping Information for Job 142 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 46  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:39   1670s] Dumping Information for Job 165 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:39   1671s] |  -4.259|   -4.259|-1230.499|-1236.012|    7.34%|   0:00:01.0| 5188.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:39   1671s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 16:34:39   1671s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:39   1671s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:39   1671s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:39   1672s] |  -4.239|   -4.239|-1230.431|-1235.944|    7.34%|   0:00:00.0| 5188.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:39   1672s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:39   1672s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:39   1672s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:39   1672s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:39   1673s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/FE_RC_5374_0/A (input) Id 82  which is begin/end point or internal assertion point 
[11/20 16:34:39   1673s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:39   1673s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:40   1675s] |  -4.239|   -4.239|-1230.202|-1235.715|    7.34%|   0:00:01.0| 5207.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:40   1675s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:40   1675s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:40   1675s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:40   1675s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:40   1676s] |  -4.233|   -4.233|-1230.178|-1235.691|    7.35%|   0:00:00.0| 5207.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:40   1676s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 16:34:40   1676s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:40   1676s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:40   1676s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:40   1676s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 16:34:40   1676s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:40   1676s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 16:34:40   1676s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:40   1677s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 46  which is begin/end point or internal assertion point 
[11/20 16:34:40   1677s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:40   1677s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:40   1677s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g6/A (input) Id 47  which is begin/end point or internal assertion point 
[11/20 16:34:40   1677s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:40   1677s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:41   1677s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g10/A (input) Id 61  which is begin/end point or internal assertion point 
[11/20 16:34:41   1677s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:41   1677s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:41   1679s] Dumping Information for Job 87 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 16:34:41   1679s] Dumping Information for Job 103 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 46  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:41   1679s] Dumping Information for Job 108 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g6/A (input) Id 47  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:41   1679s] Dumping Information for Job 112 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g10/A (input) Id 61  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:41   1679s] |  -4.226|   -4.226|-1230.283|-1235.796|    7.35%|   0:00:01.0| 5207.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:41   1679s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 16:34:41   1679s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:41   1679s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:41   1679s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:41   1681s] |  -4.224|   -4.224|-1230.235|-1235.748|    7.35%|   0:00:00.0| 5207.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:41   1681s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 16:34:41   1681s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:41   1681s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:41   1681s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:42   1682s] |  -4.224|   -4.224|-1230.235|-1235.748|    7.35%|   0:00:01.0| 5207.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:42   1682s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 16:34:42   1682s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:42   1682s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:42   1682s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:42   1682s] |  -4.212|   -4.212|-1230.239|-1235.752|    7.36%|   0:00:00.0| 5207.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:42   1682s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
[11/20 16:34:42   1682s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:42   1682s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:42   1682s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:42   1683s] |  -4.209|   -4.209|-1230.201|-1235.714|    7.36%|   0:00:00.0| 5207.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:42   1683s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 16:34:42   1683s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:42   1683s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:42   1683s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:42   1683s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 16:34:42   1683s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:42   1683s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 16:34:42   1683s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:42   1684s] Dumping Information for Job 53 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 16:34:42   1684s] |  -4.207|   -4.207|-1230.234|-1235.747|    7.36%|   0:00:00.0| 5207.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:42   1684s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 16:34:42   1684s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:42   1684s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:42   1684s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:42   1685s] |  -4.207|   -4.207|-1230.230|-1235.743|    7.36%|   0:00:00.0| 5207.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:42   1685s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 16:34:42   1685s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:42   1685s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:42   1685s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:43   1701s] |  -4.207|   -4.207|-1230.203|-1235.716|    7.36%|   0:00:01.0| 5207.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:43   1701s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 16:34:43   1701s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:43   1701s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:43   1701s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:43   1704s] Starting generalSmallTnsOpt
[11/20 16:34:43   1704s] Ending generalSmallTnsOpt End
[11/20 16:34:43   1704s] |  -4.207|   -4.207|-1230.244|-1235.757|    7.36%|   0:00:00.0| 5207.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:43   1704s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 16:34:43   1704s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:43   1704s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:43   1704s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:43   1704s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:34:43   1704s] **INFO: Starting Blocking QThread with 8 CPU
[11/20 16:34:43   1704s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/20 16:34:43   1704s] Multi-CPU acceleration using 8 CPU(s).
[11/20 16:34:43      0s] *** QThread Job [begin] (WnsOpt #1 / optDesign #1) : mem = 0.0M
[11/20 16:34:43      0s] Multithreaded Timing Analysis is initialized with 8 threads
[11/20 16:34:43      0s] 
[11/20 16:34:44      0s] 
[11/20 16:34:44      0s] TimeStamp Deleting Cell Server Begin ...
[11/20 16:34:44      0s] Deleting Lib Analyzer.
[11/20 16:34:44      0s] 
[11/20 16:34:44      0s] TimeStamp Deleting Cell Server End ...
[11/20 16:34:44      0s] OPTC: user 20.0
[11/20 16:34:44      0s] Starting delay calculation for Hold views
[11/20 16:34:44      0s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/20 16:34:44      0s] #################################################################################
[11/20 16:34:44      0s] # Design Stage: PreRoute
[11/20 16:34:44      0s] # Design Name: fpga_top
[11/20 16:34:44      0s] # Design Mode: 130nm
[11/20 16:34:44      0s] # Analysis Mode: MMMC Non-OCV 
[11/20 16:34:44      0s] # Parasitics Mode: No SPEF/RCDB 
[11/20 16:34:44      0s] # Signoff Settings: SI Off 
[11/20 16:34:44      0s] #################################################################################
[11/20 16:34:44      1s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/20 16:34:44      1s] Calculate delays in BcWc mode...
[11/20 16:34:44      1s] Start delay calculation (fullDC) (8 T). (MEM=0)
[11/20 16:34:44      1s] *** Calculating scaling factor for MIN_LIB libraries using the default operating condition of each library.
[11/20 16:34:44      1s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:34:45      3s] Total number of fetched objects 13892
[11/20 16:34:45      3s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/20 16:34:45      3s] End delay calculation. (MEM=0 CPU=0:00:01.8 REAL=0:00:01.0)
[11/20 16:34:45      3s] End delay calculation (fullDC). (MEM=0 CPU=0:00:02.2 REAL=0:00:01.0)
[11/20 16:34:45      3s] *** CDM Built up (cpu=0:00:03.5  real=0:00:01.0  mem= 0.0M) ***
[11/20 16:34:45      4s] *** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:01.0 totSessionCpu=0:00:04.5 mem=0.0M)
[11/20 16:34:45      4s] 
------------------------------------------------------------------
     Design Initial Hold Timing
------------------------------------------------------------------

Hold views included:
 VIEW_HOLD 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.089  |  0.161  | -0.089  |
|           TNS (ns):|-127.439 |  0.000  |-127.439 |
|    Violating Paths:|  1479   |    0    |  1479   |
|          All Paths:|  2976   |  1477   |  1499   |
+--------------------+---------+---------+---------+

Density: 7.363%
Routing Overflow: 1.73% H and 0.01% V
------------------------------------------------------------------

[11/20 16:34:45      4s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[11/20 16:34:45      4s] *** QThread Job [finish] (WnsOpt #1 / optDesign #1) : cpu/real = 0:00:04.7/0:00:01.7 (2.8), mem = 0.0M
[11/20 16:34:45      4s] 
[11/20 16:34:45      4s] =============================================================================================
[11/20 16:34:45      4s]  Step TAT Report : QThreadWorker #1 / WnsOpt #1 / optDesign #1                  22.33-s094_1
[11/20 16:34:45      4s] =============================================================================================
[11/20 16:34:45      4s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:34:45      4s] ---------------------------------------------------------------------------------------------
[11/20 16:34:45      4s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.4 % )     0:00:01.3 /  0:00:04.4    3.3
[11/20 16:34:45      4s] [ FullDelayCalc          ]      1   0:00:00.9  (  55.0 % )     0:00:00.9 /  0:00:03.5    3.8
[11/20 16:34:45      4s] [ TimingUpdate           ]      1   0:00:00.3  (  19.8 % )     0:00:01.3 /  0:00:04.2    3.4
[11/20 16:34:45      4s] [ TimingReport           ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.1    2.1
[11/20 16:34:45      4s] [ MISC                   ]          0:00:00.4  (  22.3 % )     0:00:00.4 /  0:00:00.3    0.8
[11/20 16:34:45      4s] ---------------------------------------------------------------------------------------------
[11/20 16:34:45      4s]  QThreadWorker #1 TOTAL             0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:04.7    2.8
[11/20 16:34:45      4s] ---------------------------------------------------------------------------------------------
[11/20 16:34:45      4s] 

[11/20 16:34:45   1707s]  
_______________________________________________________________________
[11/20 16:34:45   1707s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:34:45   1707s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/20 16:34:45   1707s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:34:45   1707s] |  -4.207|   -4.207|-1230.244|-1235.757|    7.36%|   0:00:02.0| 5207.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:45   1707s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 16:34:45   1707s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:45   1707s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:45   1707s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:46   1708s] |  -4.207|   -4.207|-1230.251|-1235.764|    7.36%|   0:00:03.0| 5207.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:46   1708s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 16:34:46   1708s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:46   1708s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:46   1708s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:46   1708s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:34:46   1708s] 
[11/20 16:34:46   1708s] *** Finish Core Optimize Step (cpu=0:01:13 real=0:00:18.0 mem=5207.0M) ***
[11/20 16:34:46   1708s] Active Path Group: default 
[11/20 16:34:46   1708s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:34:46   1708s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/20 16:34:46   1708s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:34:46   1708s] |  -0.288|   -4.207|  -5.513|-1235.764|    7.36%|   0:00:00.0| 5207.0M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:46   1708s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:46   1708s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:46   1708s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:46   1708s] |        |         |        |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/RN                      |
[11/20 16:34:46   1708s] Starting generalSmallTnsOpt
[11/20 16:34:46   1708s] Ending generalSmallTnsOpt End
[11/20 16:34:46   1708s] |  -0.240|   -4.207|  -5.469|-1235.717|    7.36%|   0:00:00.0| 5207.0M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:46   1708s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:34:46   1708s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:46   1708s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:46   1708s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
[11/20 16:34:46   1708s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:34:46   1708s] 
[11/20 16:34:46   1708s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=5207.0M) ***
[11/20 16:34:46   1708s] 
[11/20 16:34:46   1708s] *** Finished Optimize Step Cumulative (cpu=0:01:14 real=0:00:24.0 mem=5207.0M) ***
[11/20 16:34:46   1708s] Deleting 0 temporary hard placement blockage(s).
[11/20 16:34:46   1708s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.207|-1230.247|
|HEPG      |-4.207|-1230.247|
|All Paths |-4.207|-1235.717|
+----------+------+---------+

[11/20 16:34:46   1708s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -4.207ns TNS -1451.644ns; HEPG WNS -4.207ns TNS -1451.644ns; all paths WNS -4.207ns TNS -1599.317ns; Real time 0:01:19
[11/20 16:34:46   1708s] ** GigaOpt Optimizer WNS Slack -4.207 TNS Slack -1235.717 Density 7.36
[11/20 16:34:46   1708s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.654633.7
[11/20 16:34:46   1708s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5207.0M, EPOCH TIME: 1732116886.251366
[11/20 16:34:46   1708s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11677).
[11/20 16:34:46   1708s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:46   1708s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:46   1708s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:46   1708s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.052, REAL:0.018, MEM:5130.0M, EPOCH TIME: 1732116886.269180
[11/20 16:34:46   1708s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:5130.0M, EPOCH TIME: 1732116886.271939
[11/20 16:34:46   1708s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5130.0M, EPOCH TIME: 1732116886.272007
[11/20 16:34:46   1708s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:5130.0M, EPOCH TIME: 1732116886.278357
[11/20 16:34:46   1708s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:46   1708s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:46   1708s] 
[11/20 16:34:46   1708s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:34:46   1708s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.012, REAL:0.008, MEM:5130.0M, EPOCH TIME: 1732116886.286464
[11/20 16:34:46   1708s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:5130.0M, EPOCH TIME: 1732116886.286518
[11/20 16:34:46   1708s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:5130.0M, EPOCH TIME: 1732116886.286716
[11/20 16:34:46   1708s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.016, MEM:5130.0M, EPOCH TIME: 1732116886.287984
[11/20 16:34:46   1708s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.021, REAL:0.016, MEM:5130.0M, EPOCH TIME: 1732116886.288017
[11/20 16:34:46   1708s] TDRefine: refinePlace mode is spiral
[11/20 16:34:46   1708s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.654633.12
[11/20 16:34:46   1708s] OPERPROF: Starting Refine-Place at level 1, MEM:5130.0M, EPOCH TIME: 1732116886.288083
[11/20 16:34:46   1708s] *** Starting refinePlace (0:28:29 mem=5130.0M) ***
[11/20 16:34:46   1708s] Total net bbox length = 3.986e+05 (2.047e+05 1.939e+05) (ext = 6.732e+04)
[11/20 16:34:46   1708s] 
[11/20 16:34:46   1708s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:34:46   1708s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 16:34:46   1708s] (I)      Default pattern map key = fpga_top_default.
[11/20 16:34:46   1708s] Set min layer with default ( 2 )
[11/20 16:34:46   1708s] Set max layer with default ( 127 )
[11/20 16:34:46   1708s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:34:46   1708s] Min route layer (adjusted) = 2
[11/20 16:34:46   1708s] Max route layer (adjusted) = 5
[11/20 16:34:46   1708s] (I)      Default pattern map key = fpga_top_default.
[11/20 16:34:46   1708s] Set min layer with default ( 2 )
[11/20 16:34:46   1708s] Set max layer with default ( 127 )
[11/20 16:34:46   1708s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:34:46   1708s] Min route layer (adjusted) = 2
[11/20 16:34:46   1708s] Max route layer (adjusted) = 5
[11/20 16:34:46   1708s] 
[11/20 16:34:46   1708s] Starting Small incrNP...
[11/20 16:34:46   1708s] User Input Parameters:
[11/20 16:34:46   1708s] - Congestion Driven    : Off
[11/20 16:34:46   1708s] - Timing Driven        : Off
[11/20 16:34:46   1708s] - Area-Violation Based : Off
[11/20 16:34:46   1708s] - Start Rollback Level : -5
[11/20 16:34:46   1708s] - Legalized            : On
[11/20 16:34:46   1708s] - Window Based         : Off
[11/20 16:34:46   1708s] - eDen incr mode       : Off
[11/20 16:34:46   1708s] - Small incr mode      : On
[11/20 16:34:46   1708s] 
[11/20 16:34:46   1708s] OPERPROF:   Starting Report-Density-Map (exclude fixed instaces) at level 2, MEM:5130.0M, EPOCH TIME: 1732116886.303077
[11/20 16:34:46   1708s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:5130.0M, EPOCH TIME: 1732116886.305057
[11/20 16:34:46   1708s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.013, REAL:0.003, MEM:5130.0M, EPOCH TIME: 1732116886.308451
[11/20 16:34:46   1708s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1444 )
[11/20 16:34:46   1708s] Density distribution unevenness ratio = 80.099%
[11/20 16:34:46   1708s] Density distribution unevenness ratio (U70) = 0.000%
[11/20 16:34:46   1708s] Density distribution unevenness ratio (U80) = 0.000%
[11/20 16:34:46   1708s] Density distribution unevenness ratio (U90) = 0.000%
[11/20 16:34:46   1708s] OPERPROF:   Finished Report-Density-Map (exclude fixed instaces) at level 2, CPU:0.015, REAL:0.005, MEM:5130.0M, EPOCH TIME: 1732116886.308565
[11/20 16:34:46   1708s] cost 0.672222, thresh 1.000000
[11/20 16:34:46   1708s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5130.0M)
[11/20 16:34:46   1708s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/20 16:34:46   1708s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:5130.0M, EPOCH TIME: 1732116886.308986
[11/20 16:34:46   1708s] Starting refinePlace ...
[11/20 16:34:46   1708s] (I)      Default pattern map key = fpga_top_default.
[11/20 16:34:46   1708s] Set min layer with default ( 2 )
[11/20 16:34:46   1708s] Set max layer with default ( 127 )
[11/20 16:34:46   1708s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:34:46   1708s] Min route layer (adjusted) = 2
[11/20 16:34:46   1708s] Max route layer (adjusted) = 5
[11/20 16:34:46   1708s] Rule aware DDP is turned off due to no Spiral.
[11/20 16:34:46   1708s] Rule aware DDP is turned off.
[11/20 16:34:46   1708s] (I)      Default pattern map key = fpga_top_default.
[11/20 16:34:46   1708s] Set min layer with default ( 2 )
[11/20 16:34:46   1708s] Set max layer with default ( 127 )
[11/20 16:34:46   1708s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:34:46   1708s] Min route layer (adjusted) = 2
[11/20 16:34:46   1708s] Max route layer (adjusted) = 5
[11/20 16:34:46   1708s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:5242.0M, EPOCH TIME: 1732116886.334591
[11/20 16:34:46   1708s] DDP initSite1 nrRow 376 nrJob 376
[11/20 16:34:46   1708s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:5242.0M, EPOCH TIME: 1732116886.334680
[11/20 16:34:46   1708s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.002, REAL:0.000, MEM:5242.0M, EPOCH TIME: 1732116886.334993
[11/20 16:34:46   1708s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:5242.0M, EPOCH TIME: 1732116886.335039
[11/20 16:34:46   1708s] DDP markSite nrRow 376 nrJob 376
[11/20 16:34:46   1708s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.003, REAL:0.000, MEM:5242.0M, EPOCH TIME: 1732116886.335474
[11/20 16:34:46   1708s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.005, REAL:0.001, MEM:5242.0M, EPOCH TIME: 1732116886.335513
[11/20 16:34:46   1708s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:5243.6M, EPOCH TIME: 1732116886.339561
[11/20 16:34:46   1708s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:5243.6M, EPOCH TIME: 1732116886.339610
[11/20 16:34:46   1708s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.015, REAL:0.002, MEM:5243.6M, EPOCH TIME: 1732116886.341607
[11/20 16:34:46   1708s] ** Cut row section cpu time 0:00:00.0.
[11/20 16:34:46   1708s]  ** Cut row section real time 0:00:00.0.
[11/20 16:34:46   1708s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.015, REAL:0.002, MEM:5243.6M, EPOCH TIME: 1732116886.341733
[11/20 16:34:46   1709s]   Spread Effort: high, pre-route mode, useDDP on.
[11/20 16:34:46   1709s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=5145.6MB) @(0:28:29 - 0:28:29).
[11/20 16:34:46   1709s] Move report: preRPlace moves 960 insts, mean move: 1.61 um, max move: 10.12 um 
[11/20 16:34:46   1709s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/FE_RC_5542_0): (880.76, 1406.08) --> (886.74, 1401.94)
[11/20 16:34:46   1709s] 	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X4
[11/20 16:34:46   1709s] Move report: Detail placement moves 960 insts, mean move: 1.61 um, max move: 10.12 um 
[11/20 16:34:46   1709s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/FE_RC_5542_0): (880.76, 1406.08) --> (886.74, 1401.94)
[11/20 16:34:46   1709s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 5145.6MB
[11/20 16:34:46   1709s] Statistics of distance of Instance movement in refine placement:
[11/20 16:34:46   1709s]   maximum (X+Y) =        10.12 um
[11/20 16:34:46   1709s]   inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/FE_RC_5542_0) with max move: (880.76, 1406.08) -> (886.74, 1401.94)
[11/20 16:34:46   1709s]   mean    (X+Y) =         1.61 um
[11/20 16:34:46   1709s] Summary Report:
[11/20 16:34:46   1709s] Instances move: 960 (out of 11677 movable)
[11/20 16:34:46   1709s] Instances flipped: 0
[11/20 16:34:46   1709s] Mean displacement: 1.61 um
[11/20 16:34:46   1709s] Max displacement: 10.12 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/FE_RC_5542_0) (880.76, 1406.08) -> (886.74, 1401.94)
[11/20 16:34:46   1709s] 	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X4
[11/20 16:34:46   1709s] Total instances moved : 960
[11/20 16:34:46   1709s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.566, REAL:0.122, MEM:5145.6M, EPOCH TIME: 1732116886.431073
[11/20 16:34:46   1709s] Total net bbox length = 3.996e+05 (2.054e+05 1.942e+05) (ext = 6.732e+04)
[11/20 16:34:46   1709s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 5145.6MB
[11/20 16:34:46   1709s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=5145.6MB) @(0:28:29 - 0:28:29).
[11/20 16:34:46   1709s] *** Finished refinePlace (0:28:29 mem=5145.6M) ***
[11/20 16:34:46   1709s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.654633.12
[11/20 16:34:46   1709s] OPERPROF: Finished Refine-Place at level 1, CPU:0.601, REAL:0.148, MEM:5145.6M, EPOCH TIME: 1732116886.435974
[11/20 16:34:46   1709s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5145.6M, EPOCH TIME: 1732116886.483846
[11/20 16:34:46   1709s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:46   1709s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:46   1709s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:46   1709s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:46   1709s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.041, REAL:0.018, MEM:5159.6M, EPOCH TIME: 1732116886.502092
[11/20 16:34:46   1709s] *** maximum move = 10.12 um ***
[11/20 16:34:46   1709s] *** Finished re-routing un-routed nets (5159.6M) ***
[11/20 16:34:46   1709s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[27].
[11/20 16:34:46   1709s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[25].
[11/20 16:34:46   1709s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[24].
[11/20 16:34:46   1709s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[30].
[11/20 16:34:46   1709s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[29].
[11/20 16:34:46   1709s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[31].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[20].
[11/20 16:34:46   1709s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[26].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[23].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[21].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[22].
[11/20 16:34:46   1709s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[28].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[19].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[18].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[17].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[16].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[14].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[9].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[13].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[11].
[11/20 16:34:46   1709s] OPERPROF: Starting DPlace-Init at level 1, MEM:5159.6M, EPOCH TIME: 1732116886.531490
[11/20 16:34:46   1709s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5159.6M, EPOCH TIME: 1732116886.537239
[11/20 16:34:46   1709s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:46   1709s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:46   1709s] 
[11/20 16:34:46   1709s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:34:46   1709s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.008, MEM:5159.6M, EPOCH TIME: 1732116886.545192
[11/20 16:34:46   1709s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5159.6M, EPOCH TIME: 1732116886.545244
[11/20 16:34:46   1709s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5159.6M, EPOCH TIME: 1732116886.545435
[11/20 16:34:46   1709s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.015, MEM:5159.6M, EPOCH TIME: 1732116886.546710
[11/20 16:34:46   1709s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 16:34:46   1709s] 
[11/20 16:34:46   1709s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=5159.6M) ***
[11/20 16:34:46   1709s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.654633.7
[11/20 16:34:46   1709s] ** GigaOpt Optimizer WNS Slack -4.207 TNS Slack -1235.717 Density 7.36
[11/20 16:34:46   1709s] Optimizer WNS Pass 1
[11/20 16:34:46   1709s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.207|-1230.247|
|HEPG      |-4.207|-1230.247|
|All Paths |-4.207|-1235.717|
+----------+------+---------+

[11/20 16:34:46   1709s] CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS -4.207ns TNS -1451.644ns; HEPG WNS -4.207ns TNS -1451.644ns; all paths WNS -4.207ns TNS -1599.317ns; Real time 0:01:19
[11/20 16:34:46   1709s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5159.6M, EPOCH TIME: 1732116886.646353
[11/20 16:34:46   1709s] Found 0 hard placement blockage before merging.
[11/20 16:34:46   1709s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5159.6M, EPOCH TIME: 1732116886.646555
[11/20 16:34:46   1709s] Active Path Group: reg2reg  
[11/20 16:34:46   1709s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:34:46   1709s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/20 16:34:46   1709s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:34:46   1709s] |  -4.207|   -4.207|-1230.247|-1235.717|    7.36%|   0:00:00.0| 5159.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:46   1709s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 16:34:46   1709s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:46   1709s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:46   1709s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 16:34:47   1713s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 45  which is begin/end point or internal assertion point 
[11/20 16:34:47   1713s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:47   1713s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:34:47   1713s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:47   1713s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 16:34:47   1714s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 45  which is begin/end point or internal assertion point 
[11/20 16:34:47   1714s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:47   1714s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:47   1714s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g10/A (input) Id 61  which is begin/end point or internal assertion point 
[11/20 16:34:47   1714s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:47   1714s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:47   1714s] Dumping Information for Job 811 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 16:34:47   1714s] Dumping Information for Job 858 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 45  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:47   1714s] Dumping Information for Job 878 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:47   1714s] Dumping Information for Job 948 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 16:34:47   1714s] Dumping Information for Job 956 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 45  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:47   1714s] Dumping Information for Job 962 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g10/A (input) Id 61  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:48   1719s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g31/A (input) Id 41  which is begin/end point or internal assertion point 
[11/20 16:34:48   1719s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:48   1719s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:48   1719s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g29/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:34:48   1719s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:48   1719s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g31/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:34:48   1719s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:48   1719s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:48   1719s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:48   1719s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g5/B (input) Id 35  which is begin/end point or internal assertion point 
[11/20 16:34:48   1719s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:48   1719s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g5/B (input) Id 68  which is begin/end point or internal assertion point 
[11/20 16:34:48   1719s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:48   1719s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g7/A (input) Id 62  which is begin/end point or internal assertion point 
[11/20 16:34:49   1722s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:49   1722s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g5/B (input) Id 188  which is begin/end point or internal assertion point 
[11/20 16:34:49   1722s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:49   1722s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:49   1722s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:49   1722s] Dumping Information for Job 707 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g31/A (input) Id 41  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:49   1722s] Dumping Information for Job 737 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g29/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:49   1722s] Dumping Information for Job 738 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g31/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:49   1722s] Dumping Information for Job 756 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g5/B (input) Id 35  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:49   1722s] Dumping Information for Job 772 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g5/B (input) Id 68  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:49   1722s] Dumping Information for Job 899 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g7/A (input) Id 62  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g5/B (input) Id 188  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:49   1725s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 45  which is begin/end point or internal assertion point 
[11/20 16:34:49   1725s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:49   1725s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:49   1725s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g5/B (input) Id 68  which is begin/end point or internal assertion point 
[11/20 16:34:49   1725s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:49   1725s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:50   1726s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g31/A (input) Id 41  which is begin/end point or internal assertion point 
[11/20 16:34:50   1726s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:50   1726s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g29/A (input) Id 176  which is begin/end point or internal assertion point 
[11/20 16:34:50   1726s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:50   1726s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:50   1726s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:50   1727s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g31/A (input) Id 70  which is begin/end point or internal assertion point 
[11/20 16:34:50   1727s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:50   1727s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:50   1727s] Dumping Information for Job 515 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 45  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:50   1727s] Dumping Information for Job 563 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g5/B (input) Id 68  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:50   1727s] Dumping Information for Job 635 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g31/A (input) Id 41  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g29/A (input) Id 176  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:50   1727s] Dumping Information for Job 649 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g31/A (input) Id 70  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:51   1732s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g7/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:34:51   1732s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:51   1732s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:51   1732s] Dumping Information for Job 702 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g7/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:51   1733s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g7/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:34:51   1733s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:51   1733s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:51   1733s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g1/A (input) Id 4  which is begin/end point or internal assertion point 
[11/20 16:34:51   1733s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:51   1733s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:51   1733s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g1/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:34:51   1733s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:51   1733s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:51   1733s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g1/A (input) Id 35  which is begin/end point or internal assertion point 
[11/20 16:34:51   1733s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:51   1733s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:51   1733s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g7/A (input) Id 6  which is begin/end point or internal assertion point 
[11/20 16:34:51   1733s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:51   1733s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:51   1733s] Dumping Information for Job 251 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g7/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:51   1733s] Dumping Information for Job 255 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g1/A (input) Id 4  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:51   1733s] Dumping Information for Job 261 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g1/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:51   1733s] Dumping Information for Job 262 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g1/A (input) Id 35  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:51   1733s] Dumping Information for Job 263 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g7/A (input) Id 6  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g1/A (input) Id 19  which is begin/end point or internal assertion point 
[11/20 16:34:52   1734s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:52   1734s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:52   1734s] Dumping Information for Job 26 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g1/A (input) Id 19  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:52   1742s] |  -4.185|   -4.185|-1230.710|-1236.180|    7.38%|   0:00:06.0| 5197.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:52   1742s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:52   1742s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:52   1742s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:52   1742s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:52   1743s] |  -4.186|   -4.186|-1230.611|-1236.080|    7.38%|   0:00:00.0| 5197.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:52   1743s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:52   1743s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:52   1743s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:52   1743s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:52   1744s] Starting generalSmallTnsOpt
[11/20 16:34:52   1744s] Ending generalSmallTnsOpt End
[11/20 16:34:52   1744s] |  -4.186|   -4.186|-1230.618|-1236.087|    7.38%|   0:00:00.0| 5197.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:52   1744s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:52   1744s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:52   1744s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:52   1744s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:52   1744s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:34:52   1744s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:34:52   1744s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/20 16:34:52   1744s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:34:53   1744s] |  -4.186|   -4.186|-1230.618|-1236.087|    7.38%|   0:00:01.0| 5197.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:53   1744s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:53   1744s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:53   1744s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:53   1744s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:53   1745s] |  -4.186|   -4.186|-1230.632|-1236.101|    7.38%|   0:00:01.0| 5197.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:53   1745s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:53   1745s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:53   1745s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:53   1745s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:53   1745s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:34:53   1745s] 
[11/20 16:34:53   1745s] *** Finish Core Optimize Step (cpu=0:00:35.9 real=0:00:07.0 mem=5197.8M) ***
[11/20 16:34:53   1745s] Active Path Group: default 
[11/20 16:34:53   1745s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:34:53   1745s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/20 16:34:53   1745s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:34:53   1745s] |  -0.240|   -4.186|  -5.469|-1236.101|    7.38%|   0:00:00.0| 5197.8M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:53   1745s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:34:53   1745s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:53   1745s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:53   1745s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
[11/20 16:34:53   1745s] Starting generalSmallTnsOpt
[11/20 16:34:53   1745s] Ending generalSmallTnsOpt End
[11/20 16:34:53   1745s] |  -0.240|   -4.186|  -5.469|-1236.101|    7.38%|   0:00:00.0| 5197.8M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:53   1745s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:34:53   1745s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:53   1745s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:53   1745s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
[11/20 16:34:53   1745s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:34:53   1745s] 
[11/20 16:34:53   1745s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=5197.8M) ***
[11/20 16:34:53   1745s] 
[11/20 16:34:53   1745s] *** Finished Optimize Step Cumulative (cpu=0:00:36.0 real=0:00:07.0 mem=5197.8M) ***
[11/20 16:34:53   1745s] Deleting 0 temporary hard placement blockage(s).
[11/20 16:34:53   1745s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.186|-1230.632|
|HEPG      |-4.186|-1230.632|
|All Paths |-4.186|-1236.101|
+----------+------+---------+

[11/20 16:34:53   1745s] CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS -4.186ns TNS -1451.495ns; HEPG WNS -4.186ns TNS -1451.495ns; all paths WNS -4.186ns TNS -1599.168ns; Real time 0:01:26
[11/20 16:34:53   1745s] ** GigaOpt Optimizer WNS Slack -4.186 TNS Slack -1236.101 Density 7.38
[11/20 16:34:53   1745s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.654633.8
[11/20 16:34:53   1745s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5197.8M, EPOCH TIME: 1732116893.414437
[11/20 16:34:53   1745s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11723).
[11/20 16:34:53   1745s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:53   1745s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:53   1745s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:53   1745s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.046, REAL:0.016, MEM:5159.8M, EPOCH TIME: 1732116893.430660
[11/20 16:34:53   1745s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:5159.8M, EPOCH TIME: 1732116893.433590
[11/20 16:34:53   1745s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5159.8M, EPOCH TIME: 1732116893.433683
[11/20 16:34:53   1745s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:5159.8M, EPOCH TIME: 1732116893.440145
[11/20 16:34:53   1745s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:53   1745s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:53   1745s] 
[11/20 16:34:53   1745s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:34:53   1745s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.014, REAL:0.010, MEM:5159.8M, EPOCH TIME: 1732116893.450241
[11/20 16:34:53   1745s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:5159.8M, EPOCH TIME: 1732116893.450301
[11/20 16:34:53   1745s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:5159.8M, EPOCH TIME: 1732116893.450504
[11/20 16:34:53   1745s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.022, REAL:0.018, MEM:5159.8M, EPOCH TIME: 1732116893.451825
[11/20 16:34:53   1745s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.022, REAL:0.018, MEM:5159.8M, EPOCH TIME: 1732116893.451859
[11/20 16:34:53   1745s] TDRefine: refinePlace mode is spiral
[11/20 16:34:53   1745s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.654633.13
[11/20 16:34:53   1745s] OPERPROF: Starting Refine-Place at level 1, MEM:5159.8M, EPOCH TIME: 1732116893.451928
[11/20 16:34:53   1745s] *** Starting refinePlace (0:29:06 mem=5159.8M) ***
[11/20 16:34:53   1745s] Total net bbox length = 4.008e+05 (2.060e+05 1.948e+05) (ext = 6.732e+04)
[11/20 16:34:53   1745s] 
[11/20 16:34:53   1745s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:34:53   1745s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 16:34:53   1745s] (I)      Default pattern map key = fpga_top_default.
[11/20 16:34:53   1745s] Set min layer with default ( 2 )
[11/20 16:34:53   1745s] Set max layer with default ( 127 )
[11/20 16:34:53   1745s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:34:53   1745s] Min route layer (adjusted) = 2
[11/20 16:34:53   1745s] Max route layer (adjusted) = 5
[11/20 16:34:53   1745s] (I)      Default pattern map key = fpga_top_default.
[11/20 16:34:53   1745s] Set min layer with default ( 2 )
[11/20 16:34:53   1745s] Set max layer with default ( 127 )
[11/20 16:34:53   1745s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:34:53   1745s] Min route layer (adjusted) = 2
[11/20 16:34:53   1745s] Max route layer (adjusted) = 5
[11/20 16:34:53   1745s] 
[11/20 16:34:53   1745s] Starting Small incrNP...
[11/20 16:34:53   1745s] User Input Parameters:
[11/20 16:34:53   1745s] - Congestion Driven    : Off
[11/20 16:34:53   1745s] - Timing Driven        : Off
[11/20 16:34:53   1745s] - Area-Violation Based : Off
[11/20 16:34:53   1745s] - Start Rollback Level : -5
[11/20 16:34:53   1745s] - Legalized            : On
[11/20 16:34:53   1745s] - Window Based         : Off
[11/20 16:34:53   1745s] - eDen incr mode       : Off
[11/20 16:34:53   1745s] - Small incr mode      : On
[11/20 16:34:53   1745s] 
[11/20 16:34:53   1745s] OPERPROF:   Starting Report-Density-Map (exclude fixed instaces) at level 2, MEM:5159.8M, EPOCH TIME: 1732116893.468203
[11/20 16:34:53   1745s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:5159.8M, EPOCH TIME: 1732116893.470354
[11/20 16:34:53   1745s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.015, REAL:0.004, MEM:5159.8M, EPOCH TIME: 1732116893.473989
[11/20 16:34:53   1745s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1444 )
[11/20 16:34:53   1745s] Density distribution unevenness ratio = 80.104%
[11/20 16:34:53   1745s] Density distribution unevenness ratio (U70) = 0.000%
[11/20 16:34:53   1745s] Density distribution unevenness ratio (U80) = 0.000%
[11/20 16:34:53   1745s] Density distribution unevenness ratio (U90) = 0.000%
[11/20 16:34:53   1745s] OPERPROF:   Finished Report-Density-Map (exclude fixed instaces) at level 2, CPU:0.018, REAL:0.006, MEM:5159.8M, EPOCH TIME: 1732116893.474189
[11/20 16:34:53   1745s] cost 0.674444, thresh 1.000000
[11/20 16:34:53   1745s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5159.8M)
[11/20 16:34:53   1745s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/20 16:34:53   1745s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:5159.8M, EPOCH TIME: 1732116893.474811
[11/20 16:34:53   1745s] Starting refinePlace ...
[11/20 16:34:53   1745s] (I)      Default pattern map key = fpga_top_default.
[11/20 16:34:53   1745s] Set min layer with default ( 2 )
[11/20 16:34:53   1745s] Set max layer with default ( 127 )
[11/20 16:34:53   1745s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:34:53   1745s] Min route layer (adjusted) = 2
[11/20 16:34:53   1745s] Max route layer (adjusted) = 5
[11/20 16:34:53   1745s] One DDP V2 for no tweak run.
[11/20 16:34:53   1745s] (I)      Default pattern map key = fpga_top_default.
[11/20 16:34:53   1745s] Set min layer with default ( 2 )
[11/20 16:34:53   1745s] Set max layer with default ( 127 )
[11/20 16:34:53   1745s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:34:53   1745s] Min route layer (adjusted) = 2
[11/20 16:34:53   1745s] Max route layer (adjusted) = 5
[11/20 16:34:53   1745s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:5271.8M, EPOCH TIME: 1732116893.502743
[11/20 16:34:53   1745s] DDP initSite1 nrRow 376 nrJob 376
[11/20 16:34:53   1745s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:5271.8M, EPOCH TIME: 1732116893.502863
[11/20 16:34:53   1746s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.002, REAL:0.000, MEM:5271.8M, EPOCH TIME: 1732116893.503150
[11/20 16:34:53   1746s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:5271.8M, EPOCH TIME: 1732116893.503191
[11/20 16:34:53   1746s] DDP markSite nrRow 376 nrJob 376
[11/20 16:34:53   1746s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.003, REAL:0.001, MEM:5271.8M, EPOCH TIME: 1732116893.503700
[11/20 16:34:53   1746s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.005, REAL:0.001, MEM:5271.8M, EPOCH TIME: 1732116893.503742
[11/20 16:34:53   1746s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/20 16:34:53   1746s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:5271.8M, EPOCH TIME: 1732116893.511666
[11/20 16:34:53   1746s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:5271.8M, EPOCH TIME: 1732116893.511712
[11/20 16:34:53   1746s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.018, REAL:0.002, MEM:5271.8M, EPOCH TIME: 1732116893.514120
[11/20 16:34:53   1746s] ** Cut row section cpu time 0:00:00.0.
[11/20 16:34:53   1746s]  ** Cut row section real time 0:00:00.0.
[11/20 16:34:53   1746s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.018, REAL:0.003, MEM:5271.8M, EPOCH TIME: 1732116893.514272
[11/20 16:34:53   1746s]   Spread Effort: high, pre-route mode, useDDP on.
[11/20 16:34:53   1746s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=5151.8MB) @(0:29:06 - 0:29:07).
[11/20 16:34:53   1746s] Move report: preRPlace moves 346 insts, mean move: 1.21 um, max move: 5.98 um 
[11/20 16:34:53   1746s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/FE_RC_5763_0): (848.56, 1112.14) --> (850.40, 1108.00)
[11/20 16:34:53   1746s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[11/20 16:34:53   1746s] wireLenOptFixPriorityInst 0 inst fixed
[11/20 16:34:53   1746s] 
[11/20 16:34:53   1746s] Running Spiral MT with 8 threads  fetchWidth=324 
[11/20 16:34:53   1746s] Move report: legalization moves 32 insts, mean move: 0.01 um, max move: 0.01 um spiral
[11/20 16:34:53   1746s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_RC_5401_0): (1407.46, 1240.48) --> (1407.46, 1240.49)
[11/20 16:34:53   1746s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[11/20 16:34:53   1746s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/20 16:34:53   1746s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=5151.8MB) @(0:29:07 - 0:29:07).
[11/20 16:34:53   1746s] Move report: Detail placement moves 318 insts, mean move: 1.31 um, max move: 5.98 um 
[11/20 16:34:53   1746s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/FE_RC_5763_0): (848.56, 1112.14) --> (850.40, 1108.00)
[11/20 16:34:53   1746s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 5151.8MB
[11/20 16:34:53   1746s] Statistics of distance of Instance movement in refine placement:
[11/20 16:34:53   1746s]   maximum (X+Y) =         5.98 um
[11/20 16:34:53   1746s]   inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/FE_RC_5763_0) with max move: (848.56, 1112.14) -> (850.4, 1108)
[11/20 16:34:53   1746s]   mean    (X+Y) =         1.31 um
[11/20 16:34:53   1746s] Total instances flipped for legalization: 76
[11/20 16:34:53   1746s] Summary Report:
[11/20 16:34:53   1746s] Instances move: 318 (out of 11723 movable)
[11/20 16:34:53   1746s] Instances flipped: 76
[11/20 16:34:53   1746s] Mean displacement: 1.31 um
[11/20 16:34:53   1746s] Max displacement: 5.98 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/FE_RC_5763_0) (848.56, 1112.14) -> (850.4, 1108)
[11/20 16:34:53   1746s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[11/20 16:34:53   1746s] 	Violation at original loc: Overlapping with other instance
[11/20 16:34:53   1746s] Total instances moved : 318
[11/20 16:34:53   1746s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.861, REAL:0.263, MEM:5151.8M, EPOCH TIME: 1732116893.738223
[11/20 16:34:53   1746s] Total net bbox length = 4.010e+05 (2.062e+05 1.948e+05) (ext = 6.732e+04)
[11/20 16:34:53   1746s] Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 5151.8MB
[11/20 16:34:53   1746s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:00.0, mem=5151.8MB) @(0:29:06 - 0:29:07).
[11/20 16:34:53   1746s] *** Finished refinePlace (0:29:07 mem=5151.8M) ***
[11/20 16:34:53   1746s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.654633.13
[11/20 16:34:53   1746s] OPERPROF: Finished Refine-Place at level 1, CPU:0.901, REAL:0.291, MEM:5151.8M, EPOCH TIME: 1732116893.743063
[11/20 16:34:53   1746s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5151.8M, EPOCH TIME: 1732116893.797852
[11/20 16:34:53   1746s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11723).
[11/20 16:34:53   1746s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:53   1746s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:53   1746s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:53   1746s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.054, REAL:0.025, MEM:5178.8M, EPOCH TIME: 1732116893.822692
[11/20 16:34:53   1746s] *** maximum move = 5.98 um ***
[11/20 16:34:53   1746s] *** Finished re-routing un-routed nets (5178.8M) ***
[11/20 16:34:53   1746s] OPERPROF: Starting DPlace-Init at level 1, MEM:5178.8M, EPOCH TIME: 1732116893.841721
[11/20 16:34:53   1746s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5178.8M, EPOCH TIME: 1732116893.848046
[11/20 16:34:53   1746s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:53   1746s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:53   1746s] 
[11/20 16:34:53   1746s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:34:53   1746s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.013, MEM:5178.8M, EPOCH TIME: 1732116893.860883
[11/20 16:34:53   1746s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5178.8M, EPOCH TIME: 1732116893.860960
[11/20 16:34:53   1746s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5178.8M, EPOCH TIME: 1732116893.861166
[11/20 16:34:53   1746s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:5178.8M, EPOCH TIME: 1732116893.862466
[11/20 16:34:53   1746s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 16:34:53   1747s] 
[11/20 16:34:53   1747s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:00.0 mem=5178.8M) ***
[11/20 16:34:53   1747s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.654633.8
[11/20 16:34:53   1747s] ** GigaOpt Optimizer WNS Slack -4.186 TNS Slack -1236.101 Density 7.38
[11/20 16:34:53   1747s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.186|-1230.632|
|HEPG      |-4.186|-1230.632|
|All Paths |-4.186|-1236.101|
+----------+------+---------+

[11/20 16:34:53   1747s] Bottom Preferred Layer:
[11/20 16:34:53   1747s] +-------------+------------+----------+
[11/20 16:34:53   1747s] |    Layer    |   OPT_LA   |   Rule   |
[11/20 16:34:53   1747s] +-------------+------------+----------+
[11/20 16:34:53   1747s] | met4 (z=4)  |          1 | default  |
[11/20 16:34:53   1747s] +-------------+------------+----------+
[11/20 16:34:53   1747s] Via Pillar Rule:
[11/20 16:34:53   1747s]     None
[11/20 16:34:53   1747s] 
[11/20 16:34:53   1747s] *** Finish post-CTS Setup Fixing (cpu=0:01:52 real=0:00:31.0 mem=5178.8M) ***
[11/20 16:34:53   1747s] 
[11/20 16:34:53   1747s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.654633.5
[11/20 16:34:53   1747s] Total-nets :: 11825, Stn-nets :: 1274, ratio :: 10.7738 %, Total-len 512601, Stn-len 66551.1
[11/20 16:34:54   1747s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11771
[11/20 16:34:54   1747s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5050.8M, EPOCH TIME: 1732116894.000210
[11/20 16:34:54   1747s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:54   1747s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:54   1747s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:54   1747s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:54   1747s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.065, REAL:0.032, MEM:4629.8M, EPOCH TIME: 1732116894.032697
[11/20 16:34:54   1747s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.654633.18
[11/20 16:34:54   1747s] *** WnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:01:53.2/0:00:32.5 (3.5), totSession cpu/real = 0:29:07.3/1:59:07.1 (0.2), mem = 4629.8M
[11/20 16:34:54   1747s] 
[11/20 16:34:54   1747s] =============================================================================================
[11/20 16:34:54   1747s]  Step TAT Report : WnsOpt #1 / optDesign #1                                     22.33-s094_1
[11/20 16:34:54   1747s] =============================================================================================
[11/20 16:34:54   1747s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:34:54   1747s] ---------------------------------------------------------------------------------------------
[11/20 16:34:54   1747s] [ SkewClock              ]      2   0:00:00.1  (   0.4 % )     0:00:02.0 /  0:00:03.2    1.6
[11/20 16:34:54   1747s] [ SlackTraversorInit     ]      3   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.2
[11/20 16:34:54   1747s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 16:34:54   1747s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:34:54   1747s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    2.6
[11/20 16:34:54   1747s] [ PlacerPlacementInit    ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[11/20 16:34:54   1747s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.7
[11/20 16:34:54   1747s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:34:54   1747s] [ TransformInit          ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 16:34:54   1747s] [ OptimizationStep       ]      4   0:00:06.3  (  19.4 % )     0:00:30.8 /  0:01:49.9    3.6
[11/20 16:34:54   1747s] [ SmallTnsOpt            ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    2.4
[11/20 16:34:54   1747s] [ OptSingleIteration     ]     86   0:00:00.5  (   1.6 % )     0:00:22.5 /  0:01:22.1    3.7
[11/20 16:34:54   1747s] [ OptGetWeight           ]     86   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.4    1.1
[11/20 16:34:54   1747s] [ OptEval                ]     86   0:00:13.2  (  40.7 % )     0:00:13.2 /  0:00:57.3    4.3
[11/20 16:34:54   1747s] [ OptCommit              ]     86   0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:00.4    1.2
[11/20 16:34:54   1747s] [ PostCommitDelayUpdate  ]     86   0:00:00.1  (   0.4 % )     0:00:01.3 /  0:00:02.4    1.9
[11/20 16:34:54   1747s] [ IncrDelayCalc          ]    452   0:00:01.1  (   3.5 % )     0:00:01.1 /  0:00:02.3    2.0
[11/20 16:34:54   1747s] [ SetupOptGetWorkingSet  ]    235   0:00:01.0  (   3.2 % )     0:00:01.0 /  0:00:02.7    2.6
[11/20 16:34:54   1747s] [ SetupOptGetActiveNode  ]    235   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:34:54   1747s] [ SetupOptSlackGraph     ]     86   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.5    5.2
[11/20 16:34:54   1747s] [ RefinePlace            ]      2   0:00:00.8  (   2.5 % )     0:00:00.8 /  0:00:02.2    2.6
[11/20 16:34:54   1747s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.4
[11/20 16:34:54   1747s] [ TimingUpdate           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[11/20 16:34:54   1747s] [ IncrTimingUpdate       ]     87   0:00:05.6  (  17.3 % )     0:00:05.6 /  0:00:17.9    3.2
[11/20 16:34:54   1747s] [ QThreadWait            ]      1   0:00:01.8  (   5.6 % )     0:00:01.8 /  0:00:03.1      *
[11/20 16:34:54   1747s] [ MISC                   ]          0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.4    1.7
[11/20 16:34:54   1747s] ---------------------------------------------------------------------------------------------
[11/20 16:34:54   1747s]  WnsOpt #1 TOTAL                    0:00:32.5  ( 100.0 % )     0:00:32.5 /  0:01:53.2    3.5
[11/20 16:34:54   1747s] ---------------------------------------------------------------------------------------------
[11/20 16:34:54   1747s] 
[11/20 16:34:54   1747s] End: GigaOpt Optimization in WNS mode
[11/20 16:34:54   1747s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/20 16:34:54   1747s] Deleting Lib Analyzer.
[11/20 16:34:54   1747s] Begin: GigaOpt Optimization in TNS mode
[11/20 16:34:54   1747s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -postCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[11/20 16:34:54   1747s] Info: 32 io nets excluded
[11/20 16:34:54   1747s] Info: 2 clock nets excluded from IPO operation.
[11/20 16:34:54   1747s] *** TnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:29:07.3/1:59:07.1 (0.2), mem = 4629.8M
[11/20 16:34:54   1747s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.654633.19
[11/20 16:34:54   1747s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/20 16:34:54   1747s] 
[11/20 16:34:54   1747s] Creating Lib Analyzer ...
[11/20 16:34:54   1747s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[11/20 16:34:54   1747s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[11/20 16:34:54   1747s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[11/20 16:34:54   1747s] 
[11/20 16:34:54   1747s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/20 16:34:54   1747s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:29:07 mem=4631.8M
[11/20 16:34:54   1747s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:29:07 mem=4631.8M
[11/20 16:34:54   1747s] Creating Lib Analyzer, finished. 
[11/20 16:34:54   1747s] 
[11/20 16:34:54   1747s] Active Setup views: VIEW_SETUP 
[11/20 16:34:54   1747s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4631.8M, EPOCH TIME: 1732116894.294871
[11/20 16:34:54   1747s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:54   1747s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:54   1747s] 
[11/20 16:34:54   1747s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:34:54   1747s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.008, MEM:4631.8M, EPOCH TIME: 1732116894.303286
[11/20 16:34:54   1747s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:54   1747s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:54   1747s] [oiPhyDebug] optDemand 1509046643600.00, spDemand 179114643600.00.
[11/20 16:34:54   1747s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11771
[11/20 16:34:54   1747s] [LDM::Info] maxLocalDensity 0.95, TinyGridDensity 1000.00 
[11/20 16:34:54   1747s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:29:08 mem=4631.8M
[11/20 16:34:54   1747s] OPERPROF: Starting DPlace-Init at level 1, MEM:4631.8M, EPOCH TIME: 1732116894.311144
[11/20 16:34:54   1747s] Processing tracks to init pin-track alignment.
[11/20 16:34:54   1747s] z: 2, totalTracks: 1
[11/20 16:34:54   1747s] z: 4, totalTracks: 1
[11/20 16:34:54   1747s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:34:54   1747s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4631.8M, EPOCH TIME: 1732116894.317012
[11/20 16:34:54   1747s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:54   1747s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:34:54   1747s] 
[11/20 16:34:54   1747s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:34:54   1747s] 
[11/20 16:34:54   1747s]  Skipping Bad Lib Cell Checking (CMU) !
[11/20 16:34:54   1747s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.008, MEM:4631.8M, EPOCH TIME: 1732116894.325087
[11/20 16:34:54   1747s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4631.8M, EPOCH TIME: 1732116894.325157
[11/20 16:34:54   1747s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4631.8M, EPOCH TIME: 1732116894.325374
[11/20 16:34:54   1747s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4631.8MB).
[11/20 16:34:54   1747s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.016, MEM:4631.8M, EPOCH TIME: 1732116894.326690
[11/20 16:34:54   1747s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 16:34:54   1747s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11771
[11/20 16:34:54   1747s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:29:08 mem=4631.8M
[11/20 16:34:54   1747s] ### Creating RouteCongInterface, started
[11/20 16:34:54   1747s] 
[11/20 16:34:54   1747s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.8500} {5, 0.043, 0.8500} 
[11/20 16:34:54   1747s] 
[11/20 16:34:54   1747s] #optDebug: {0, 1.000}
[11/20 16:34:54   1747s] ### Creating RouteCongInterface, finished
[11/20 16:34:54   1747s] {MG  {4 0 27.4 0.469382} }
[11/20 16:34:54   1747s] *info: 32 io nets excluded
[11/20 16:34:54   1747s] *info: 2 clock nets excluded
[11/20 16:34:54   1747s] *info: 32 multi-driver nets excluded.
[11/20 16:34:54   1747s] *info: 1044 no-driver nets excluded.
[11/20 16:34:54   1747s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.654633.6
[11/20 16:34:54   1747s] PathGroup :  reg2reg  TargetSlack : 0.0585 
[11/20 16:34:54   1747s] ** GigaOpt Optimizer WNS Slack -4.186 TNS Slack -1236.101 Density 7.38
[11/20 16:34:54   1747s] Optimizer TNS Opt
[11/20 16:34:54   1747s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.186|-1230.632|
|HEPG      |-4.186|-1230.632|
|All Paths |-4.186|-1236.101|
+----------+------+---------+

[11/20 16:34:54   1748s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -4.186ns TNS -1451.495ns; HEPG WNS -4.186ns TNS -1451.495ns; all paths WNS -4.186ns TNS -1599.168ns; Real time 0:01:27
[11/20 16:34:54   1748s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5021.5M, EPOCH TIME: 1732116894.654374
[11/20 16:34:54   1748s] Found 0 hard placement blockage before merging.
[11/20 16:34:54   1748s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5021.5M, EPOCH TIME: 1732116894.654610
[11/20 16:34:55   1750s] Active Path Group: reg2reg  
[11/20 16:34:55   1750s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:34:55   1750s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/20 16:34:55   1750s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:34:55   1750s] |  -4.186|   -4.186|-1230.632|-1236.101|    7.38%|   0:00:00.0| 5021.5M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:34:55   1750s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:34:55   1750s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:34:55   1750s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:34:55   1750s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:34:56   1759s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 16:34:56   1759s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:56   1759s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g31/A (input) Id 41  which is begin/end point or internal assertion point 
[11/20 16:34:56   1759s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:56   1759s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:57   1759s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 45  which is begin/end point or internal assertion point 
[11/20 16:34:57   1759s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:57   1759s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:57   1759s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:34:57   1759s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:57   1759s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:57   1759s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g31/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:34:57   1759s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:57   1759s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:57   1760s] Dumping Information for Job 1437 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 16:34:57   1760s] Dumping Information for Job 1512 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g31/A (input) Id 41  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:57   1760s] Dumping Information for Job 1518 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 45  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:57   1760s] Dumping Information for Job 1549 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:57   1760s] Dumping Information for Job 1563 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g31/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:58   1764s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/g6/B (input) Id 39  which is begin/end point or internal assertion point 
[11/20 16:34:58   1764s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:58   1764s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:58   1764s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/g6/B (input) Id 64  which is begin/end point or internal assertion point 
[11/20 16:34:58   1764s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:58   1764s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:34:58   1765s] Dumping Information for Job 500 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/g6/B (input) Id 39  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:58   1765s] Dumping Information for Job 519 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/g6/B (input) Id 64  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:34:59   1772s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 16:34:59   1772s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:59   1772s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 16:34:59   1772s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:34:59   1773s] Dumping Information for Job 399 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 16:34:59   1773s] Dumping Information for Job 407 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 16:35:01   1786s] |  -4.184|   -4.184|-1231.737|-1237.206|    7.41%|   0:00:06.0| 5232.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:01   1786s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 16:35:01   1786s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:01   1786s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:01   1786s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:01   1786s] |  -4.184|   -4.184|-1231.728|-1237.197|    7.41%|   0:00:00.0| 5232.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:01   1786s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 16:35:01   1786s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:01   1786s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:01   1786s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:01   1786s] |  -4.184|   -4.184|-1231.715|-1237.184|    7.41%|   0:00:00.0| 5232.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:01   1786s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 16:35:01   1787s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:01   1787s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:01   1787s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:01   1789s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 16:35:01   1789s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:01   1789s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/FE_RC_3180_0/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 16:35:01   1789s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:01   1789s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/g18/A (input) Id 40  which is begin/end point or internal assertion point 
[11/20 16:35:01   1789s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:01   1789s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:01   1789s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/g18/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:35:01   1789s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:01   1789s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g23/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:35:01   1789s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:01   1789s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:01   1789s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:01   1789s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:35:01   1789s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:01   1789s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:01   1789s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/A (input) Id 25  which is begin/end point or internal assertion point 
[11/20 16:35:01   1789s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:01   1789s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g23/A (input) Id 25  which is begin/end point or internal assertion point 
[11/20 16:35:01   1789s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:01   1789s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:01   1789s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:01   1789s] Dumping Information for Job 125 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 16:35:01   1789s] Dumping Information for Job 142 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/FE_RC_3180_0/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 16:35:01   1789s] Dumping Information for Job 159 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/g18/A (input) Id 40  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:01   1789s] Dumping Information for Job 182 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/g18/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:01   1789s] Dumping Information for Job 185 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g23/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:01   1789s] Dumping Information for Job 186 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:01   1789s] Dumping Information for Job 197 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g23/A (input) Id 25  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:02   1790s] |  -4.184|   -4.184|-1231.714|-1237.183|    7.41%|   0:00:01.0| 5232.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:02   1790s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 16:35:02   1790s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:02   1790s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:02   1790s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:02   1790s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_1/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 16:35:02   1790s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:02   1790s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/g18/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:35:02   1790s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:02   1790s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:02   1790s] INTERNAL ERROR: SubNetwork init passed to be deleted pin [11/20 16:35:02   1790s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g25/B (input) Id 41 grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/A (input) Id 2  which is begin/end point or internal assertion point 
 which is begin/end point or internal assertion point 
[11/20 16:35:02   1790s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:02   1790s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:02   1790s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:02   1790s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:02   1790s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g25/B (input) Id 45  which is begin/end point or internal assertion point 
[11/20 16:35:02   1790s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:02   1790s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/A (input) Id 25  which is begin/end point or internal assertion point 
[11/20 16:35:02   1790s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:02   1790s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:02   1790s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:02   1790s] Dumping Information for Job 53 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/g18/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:02   1790s] Dumping Information for Job 57 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g25/B (input) Id 41  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:02   1790s] Dumping Information for Job 58 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:02   1790s] Dumping Information for Job 62 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g25/B (input) Id 45  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:02   1790s] Dumping Information for Job 63 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/A (input) Id 25  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:02   1791s] |  -4.184|   -4.184|-1231.709|-1237.178|    7.41%|   0:00:00.0| 5232.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:02   1791s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 16:35:02   1791s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:02   1791s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:02   1791s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:02   1791s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/g18/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:35:02   1791s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:02   1791s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:02   1791s] Dumping Information for Job 2 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/g18/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:02   1791s] |  -4.184|   -4.184|-1231.702|-1237.171|    7.41%|   0:00:00.0| 5232.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:02   1791s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 16:35:02   1791s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:02   1791s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:02   1791s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:02   1792s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/g26/A (input) Id 42  which is begin/end point or internal assertion point 
[11/20 16:35:02   1792s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:02   1792s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:02   1792s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/g26/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:35:02   1792s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:02   1792s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:03   1792s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/g28/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:35:03   1792s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:03   1792s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:03   1792s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/g4/B (input) Id 46  which is begin/end point or internal assertion point 
[11/20 16:35:03   1792s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:03   1792s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:03   1792s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_0/g19/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:35:03   1792s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:03   1792s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:03   1793s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_0/g33/B (input) Id 70  which is begin/end point or internal assertion point 
[11/20 16:35:03   1793s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:03   1793s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:03   1793s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_0/g33/B (input) Id 39  which is begin/end point or internal assertion point 
[11/20 16:35:03   1793s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:03   1793s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_0/g19/A (input) Id 8  which is begin/end point or internal assertion point 
[11/20 16:35:03   1793s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:03   1793s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:03   1793s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:03   1793s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/g4/B (input) Id 60  which is begin/end point or internal assertion point 
[11/20 16:35:03   1793s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:03   1793s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:03   1793s] Dumping Information for Job 91 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/g26/A (input) Id 42  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:03   1793s] Dumping Information for Job 126 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/g26/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:03   1793s] Dumping Information for Job 142 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/g28/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:03   1793s] Dumping Information for Job 144 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/g4/B (input) Id 46  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:03   1793s] Dumping Information for Job 148 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_0/g19/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:03   1793s] Dumping Information for Job 154 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_0/g33/B (input) Id 70  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:03   1793s] Dumping Information for Job 166 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_0/g33/B (input) Id 39  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:03   1793s] Dumping Information for Job 173 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_0/g19/A (input) Id 8  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:03   1793s] Dumping Information for Job 176 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/g4/B (input) Id 60  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:04   1800s] |  -4.184|   -4.184|-1231.656|-1237.125|    7.41%|   0:00:02.0| 5232.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:04   1800s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
[11/20 16:35:04   1800s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:04   1800s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:04   1800s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 16:35:04   1801s] |  -4.184|   -4.184|-1231.637|-1237.107|    7.41%|   0:00:00.0| 5232.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:04   1801s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[11/20 16:35:04   1801s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:04   1801s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:04   1801s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 16:35:04   1801s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g16/A (input) Id 6  which is begin/end point or internal assertion point 
[11/20 16:35:04   1801s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:04   1801s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:04   1801s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g16/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:35:04   1801s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:04   1801s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:04   1802s] Dumping Information for Job 54 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g16/A (input) Id 6  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:04   1802s] Dumping Information for Job 58 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g16/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:04   1802s] |  -4.184|   -4.184|-1231.635|-1237.105|    7.41%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:04   1802s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[11/20 16:35:04   1802s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:04   1802s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:04   1802s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 16:35:04   1805s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g18/A (input) Id 31  which is begin/end point or internal assertion point 
[11/20 16:35:04   1805s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:04   1805s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:04   1805s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g10/A (input) Id 31  which is begin/end point or internal assertion point 
[11/20 16:35:04   1805s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:04   1805s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:04   1805s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g18/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:35:04   1805s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:04   1805s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:04   1805s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g10/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:35:04   1805s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:04   1805s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:04   1805s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g20/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:35:04   1805s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:04   1805s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:04   1805s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g20/A (input) Id 6  which is begin/end point or internal assertion point 
[11/20 16:35:04   1805s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:04   1805s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:04   1805s] Dumping Information for Job 6 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g18/A (input) Id 31  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:04   1805s] Dumping Information for Job 8 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g10/A (input) Id 31  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:04   1805s] Dumping Information for Job 18 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g18/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:04   1805s] Dumping Information for Job 24 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g10/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:04   1805s] Dumping Information for Job 26 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g20/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:04   1805s] Dumping Information for Job 33 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g20/A (input) Id 6  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:05   1807s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_0/g1/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:35:05   1807s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:05   1807s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:05   1807s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_0/g1/A (input) Id 8  which is begin/end point or internal assertion point 
[11/20 16:35:05   1807s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:05   1807s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:05   1807s] Dumping Information for Job 34 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_0/g1/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:05   1807s] Dumping Information for Job 40 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_0/g1/A (input) Id 8  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:05   1808s] |  -4.184|   -4.184|-1231.573|-1237.043|    7.42%|   0:00:01.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:05   1808s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 16:35:05   1808s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:05   1808s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:05   1808s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 16:35:05   1808s] |  -4.184|   -4.184|-1231.550|-1237.020|    7.42%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:05   1808s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 16:35:05   1808s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:05   1808s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:05   1808s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 16:35:05   1809s] |  -4.184|   -4.184|-1231.528|-1236.997|    7.42%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:05   1809s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:05   1809s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:05   1809s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:05   1809s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:05   1809s] |  -4.184|   -4.184|-1231.526|-1236.996|    7.42%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:05   1809s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:05   1809s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:05   1809s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:05   1809s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:06   1811s] |  -4.184|   -4.184|-1231.518|-1236.988|    7.42%|   0:00:01.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:06   1811s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:06   1811s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:06   1811s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:06   1811s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:06   1811s] |  -4.184|   -4.184|-1231.442|-1236.911|    7.42%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:06   1811s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:06   1811s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:06   1811s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:06   1811s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:06   1812s] |  -4.184|   -4.184|-1231.414|-1236.883|    7.42%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:06   1812s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:06   1812s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:06   1812s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:06   1812s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:07   1812s] |  -4.184|   -4.184|-1231.399|-1236.868|    7.42%|   0:00:01.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:07   1812s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:07   1812s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:07   1812s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:07   1812s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:07   1813s] |  -4.184|   -4.184|-1231.360|-1236.829|    7.43%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:07   1813s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:07   1813s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:07   1813s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:07   1813s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:07   1813s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g16/A (input) Id 28  which is begin/end point or internal assertion point 
[11/20 16:35:07   1813s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:07   1813s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g16/B (input) Id 68  which is begin/end point or internal assertion point 
[11/20 16:35:07   1813s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:07   1813s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:07   1813s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:07   1813s] Dumping Information for Job 10 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g16/A (input) Id 28  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g16/B (input) Id 68  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:07   1813s] |  -4.184|   -4.184|-1231.351|-1236.821|    7.43%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:07   1813s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:07   1813s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:07   1813s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:07   1813s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:07   1814s] |  -4.184|   -4.184|-1231.326|-1236.796|    7.43%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:07   1814s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:07   1814s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:07   1814s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:07   1814s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:07   1814s] |  -4.184|   -4.184|-1231.300|-1236.770|    7.43%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:07   1814s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:07   1814s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:07   1814s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:07   1814s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:07   1814s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g8/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:35:07   1814s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:07   1814s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:07   1814s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g8/A (input) Id 29  which is begin/end point or internal assertion point 
[11/20 16:35:07   1814s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:07   1815s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:08   1815s] Dumping Information for Job 2 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g8/A (input) Id 29  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:08   1815s] |  -4.184|   -4.184|-1231.280|-1236.749|    7.43%|   0:00:01.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:08   1815s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:08   1815s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:08   1815s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:08   1815s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:08   1815s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g8/A (input) Id 29  which is begin/end point or internal assertion point 
[11/20 16:35:08   1815s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:08   1815s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g16/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:35:08   1815s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:08   1815s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g16/B (input) Id 42  which is begin/end point or internal assertion point 
[11/20 16:35:08   1815s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:08   1815s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:08   1815s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g16/A (input) Id 29  which is begin/end point or internal assertion point 
[11/20 16:35:08   1815s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:08   1815s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g16/B (input) Id 69  which is begin/end point or internal assertion point 
[11/20 16:35:08   1815s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:08   1815s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g8/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:35:08   1815s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:08   1815s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:08   1815s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:08   1815s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:08   1815s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:08   1815s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:08   1815s] Dumping Information for Job 3 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g8/A (input) Id 29  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:08   1815s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g8/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:35:08   1815s] INTERNAL ERROR: SubNetwork init passed to be deleted pin [11/20 16:35:08   1815s] **DIAGgrid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g8/A (input) Id 30  which is begin/end point or internal assertion point 
[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:08   1815s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:08   1815s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:08   1815s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:08   1815s] Dumping Information for Job 1 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g8/A (input) Id 30  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:08   1816s] |  -4.184|   -4.184|-1231.274|-1236.744|    7.43%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:08   1816s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:08   1816s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:08   1816s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:08   1816s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:08   1816s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g8/A (input) Id 30  which is begin/end point or internal assertion point 
[11/20 16:35:08   1816s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:08   1816s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:08   1816s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g14/B (input) Id 45  which is begin/end point or internal assertion point 
[11/20 16:35:08   1816s] INTERNAL ERROR: SubNetwork init passed to be deleted pin [11/20 16:35:08   1816s] **DIAGgrid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g14/B (input)[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]:  Id 41 Assert "0"
 which is begin/end point or internal assertion point 
[11/20 16:35:08   1816s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:08   1816s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g8/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:35:08   1816s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:08   1816s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:08   1816s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:08   1816s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:08   1816s] Dumping Information for Job 1 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g8/A (input) Id 30  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:08   1816s] Dumping Information for Job 2 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g14/B (input) Id 41  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:08   1816s] |  -4.184|   -4.184|-1231.274|-1236.744|    7.43%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:08   1816s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:08   1816s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:08   1816s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:08   1816s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:08   1816s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g8/A (input) Id 30  which is begin/end point or internal assertion point 
[11/20 16:35:08   1816s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:08   1816s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g8/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:35:08   1816s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:08   1816s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:08   1816s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:08   1816s] Dumping Information for Job 0 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g8/A (input) Id 30  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:08   1816s] |  -4.184|   -4.184|-1231.273|-1236.742|    7.43%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:08   1816s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:08   1816s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:08   1816s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:08   1816s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:09   1817s] |  -4.184|   -4.184|-1231.272|-1236.741|    7.43%|   0:00:01.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:09   1817s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:09   1817s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:09   1817s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:09   1817s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:09   1818s] |  -4.184|   -4.184|-1231.270|-1236.739|    7.43%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:09   1818s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:09   1818s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:09   1818s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:09   1818s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:09   1818s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g20/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:35:09   1818s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:09   1818s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g20/B (input) Id 9  which is begin/end point or internal assertion point 
[11/20 16:35:09   1818s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:09   1818s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g20/A (input) Id 32  which is begin/end point or internal assertion point 
[11/20 16:35:09   1818s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:09   1818s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g20/B (input) Id 39  which is begin/end point or internal assertion point 
[11/20 16:35:09   1818s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:09   1818s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:09   1818s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:09   1818s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:09   1818s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:09   1819s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g26/B (input) Id 38  which is begin/end point or internal assertion point 
[11/20 16:35:09   1819s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:09   1819s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g26/B (input) Id 69  which is begin/end point or internal assertion point 
[11/20 16:35:09   1819s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:09   1819s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:09   1819s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:09   1819s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g24/B (input) Id 41  which is begin/end point or internal assertion point 
[11/20 16:35:09   1819s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:09   1819s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:09   1819s] Dumping Information for Job 10 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g26/B (input) Id 69  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:09   1821s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g26/B (input) Id 38  which is begin/end point or internal assertion point 
[11/20 16:35:09   1821s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:09   1821s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:09   1821s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g26/B (input) Id 70  which is begin/end point or internal assertion point 
[11/20 16:35:09   1821s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:09   1821s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:09   1821s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g24/B (input) Id 41  which is begin/end point or internal assertion point 
[11/20 16:35:09   1821s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:09   1821s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:10   1821s] Dumping Information for Job 2 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g26/B (input) Id 70  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:11   1824s] |  -4.184|   -4.184|-1231.323|-1236.792|    7.44%|   0:00:02.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:11   1824s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:11   1824s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:11   1824s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:11   1824s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:11   1825s] |  -4.184|   -4.184|-1231.308|-1236.777|    7.44%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:11   1825s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:11   1825s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:11   1825s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:11   1825s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:11   1825s] |  -4.184|   -4.184|-1231.305|-1236.774|    7.44%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:11   1825s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:11   1825s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:11   1825s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:11   1825s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:11   1826s] |  -4.184|   -4.184|-1231.301|-1236.771|    7.44%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:11   1826s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:11   1826s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:11   1826s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:11   1826s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:11   1828s] |  -4.184|   -4.184|-1231.287|-1236.756|    7.44%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:11   1828s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:11   1828s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:11   1828s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:11   1828s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:11   1828s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g12/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:35:11   1828s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:11   1828s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:11   1828s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g12/A (input) Id 38  which is begin/end point or internal assertion point 
[11/20 16:35:11   1828s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:11   1828s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:11   1828s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g14/B (input) Id 45  which is begin/end point or internal assertion point 
[11/20 16:35:11   1828s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:11   1828s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:11   1828s] Dumping Information for Job 6 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g12/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:11   1828s] Dumping Information for Job 13 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g12/A (input) Id 38  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:11   1828s] Dumping Information for Job 14 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g14/B (input) Id 45  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:13   1833s] |  -4.184|   -4.184|-1231.326|-1236.795|    7.44%|   0:00:02.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:13   1833s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:13   1833s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:13   1833s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:13   1833s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 16:35:13   1833s] |  -4.184|   -4.184|-1231.272|-1236.742|    7.44%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:13   1833s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:13   1833s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:13   1833s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:13   1833s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 16:35:13   1834s] |  -4.184|   -4.184|-1231.255|-1236.725|    7.44%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:13   1834s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:13   1834s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:13   1834s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:13   1834s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 16:35:13   1834s] |  -4.184|   -4.184|-1231.235|-1236.705|    7.44%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:13   1834s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:13   1834s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:13   1834s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:13   1834s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 16:35:14   1836s] |  -4.184|   -4.184|-1231.210|-1236.679|    7.45%|   0:00:01.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:35:14   1836s] |        |         |         |         |         |            |        |          |         | e_9_in_0/DFFRX1_0_/D                               |
[11/20 16:35:14   1837s] |  -4.184|   -4.184|-1231.114|-1236.583|    7.45%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:35:14   1837s] |        |         |         |         |         |            |        |          |         | e_3_in_1/DFFRX1_2_/D                               |
[11/20 16:35:14   1837s] |  -4.184|   -4.184|-1231.086|-1236.555|    7.45%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:35:14   1837s] |        |         |         |         |         |            |        |          |         | e_3_in_0/DFFRX1_1_/D                               |
[11/20 16:35:14   1837s] |  -4.184|   -4.184|-1231.071|-1236.540|    7.45%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:35:14   1837s] |        |         |         |         |         |            |        |          |         | e_3_in_0/DFFRX1_1_/D                               |
[11/20 16:35:14   1837s] |  -4.184|   -4.184|-1231.056|-1236.525|    7.45%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:35:14   1837s] |        |         |         |         |         |            |        |          |         | e_3_in_0/DFFRX1_1_/D                               |
[11/20 16:35:14   1837s] |  -4.184|   -4.184|-1231.052|-1236.521|    7.45%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:35:14   1837s] |        |         |         |         |         |            |        |          |         | e_3_in_0/DFFRX1_1_/D                               |
[11/20 16:35:15   1840s] |  -4.184|   -4.184|-1231.000|-1236.469|    7.45%|   0:00:01.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:35:15   1840s] |        |         |         |         |         |            |        |          |         | e_6_in_4/DFFRX1_0_/D                               |
[11/20 16:35:15   1840s] |  -4.184|   -4.184|-1230.946|-1236.415|    7.46%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:35:15   1840s] |        |         |         |         |         |            |        |          |         | e_6_in_4/DFFRX1_0_/D                               |
[11/20 16:35:16   1845s] |  -4.183|   -4.183|-1230.589|-1236.058|    7.47%|   0:00:01.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:35:16   1845s] |        |         |         |         |         |            |        |          |         | e_8_in_0/DFFRX1_1_/D                               |
[11/20 16:35:16   1845s] |  -4.183|   -4.183|-1230.585|-1236.054|    7.47%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:35:16   1845s] |        |         |         |         |         |            |        |          |         | e_8_in_0/DFFRX1_1_/D                               |
[11/20 16:35:16   1846s] |  -4.183|   -4.183|-1230.546|-1236.016|    7.47%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:35:16   1846s] |        |         |         |         |         |            |        |          |         | e_8_in_0/DFFRX1_1_/D                               |
[11/20 16:35:16   1846s] |  -4.183|   -4.183|-1230.541|-1236.011|    7.47%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:35:16   1846s] |        |         |         |         |         |            |        |          |         | e_8_in_0/DFFRX1_1_/D                               |
[11/20 16:35:16   1848s] |  -4.183|   -4.183|-1230.052|-1235.521|    7.48%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:35:16   1848s] |        |         |         |         |         |            |        |          |         | e_7_in_1/DFFRX1_3_/D                               |
[11/20 16:35:17   1848s] |  -4.183|   -4.183|-1230.048|-1235.517|    7.48%|   0:00:01.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:35:17   1848s] |        |         |         |         |         |            |        |          |         | e_7_in_1/DFFRX1_3_/D                               |
[11/20 16:35:17   1849s] |  -4.183|   -4.183|-1230.018|-1235.487|    7.48%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:35:17   1849s] |        |         |         |         |         |            |        |          |         | e_7_in_1/DFFRX1_3_/D                               |
[11/20 16:35:17   1851s] |  -4.183|   -4.183|-1229.622|-1235.092|    7.49%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:35:17   1851s] |        |         |         |         |         |            |        |          |         | e_4_in_3/DFFRX1_2_/D                               |
[11/20 16:35:17   1851s] |  -4.183|   -4.183|-1229.594|-1235.064|    7.49%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:35:17   1851s] |        |         |         |         |         |            |        |          |         | e_4_in_3/DFFRX1_2_/D                               |
[11/20 16:35:18   1852s] |  -4.183|   -4.183|-1229.228|-1234.698|    7.49%|   0:00:01.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:35:18   1852s] |        |         |         |         |         |            |        |          |         | e_8_in_1/DFFRX1_0_/D                               |
[11/20 16:35:18   1853s] |  -4.183|   -4.183|-1229.204|-1234.673|    7.49%|   0:00:00.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:35:18   1853s] |        |         |         |         |         |            |        |          |         | e_8_in_1/DFFRX1_0_/D                               |
[11/20 16:35:18   1853s] |  -4.183|   -4.183|-1229.192|-1234.661|    7.50%|   0:00:00.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:35:18   1853s] |        |         |         |         |         |            |        |          |         | e_8_in_1/DFFRX1_0_/D                               |
[11/20 16:35:18   1855s] |  -4.183|   -4.183|-1228.491|-1233.960|    7.50%|   0:00:00.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:35:18   1855s] |        |         |         |         |         |            |        |          |         | e_1_in_1/DFFRX1_4_/D                               |
[11/20 16:35:18   1855s] |  -4.183|   -4.183|-1228.390|-1233.859|    7.51%|   0:00:00.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:35:18   1855s] |        |         |         |         |         |            |        |          |         | e_1_in_1/DFFRX1_4_/D                               |
[11/20 16:35:19   1857s] |  -4.183|   -4.183|-1227.240|-1232.710|    7.53%|   0:00:01.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:19   1857s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:35:19   1857s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:19   1857s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:19   1857s] |        |         |         |         |         |            |        |          |         | e_default__frac_logic_0/logical_tile_clb_mode_defa |
[11/20 16:35:19   1857s] |        |         |         |         |         |            |        |          |         | ult__fle_mode_physical__fabric_mode_default__frac_ |
[11/20 16:35:19   1857s] |        |         |         |         |         |            |        |          |         | logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_m |
[11/20 16:35:19   1857s] |        |         |         |         |         |            |        |          |         | em/DFFRX1_0_/D                                     |
[11/20 16:35:19   1858s] |  -4.183|   -4.183|-1227.181|-1232.650|    7.53%|   0:00:00.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:19   1858s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:35:19   1858s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:19   1858s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:19   1858s] |        |         |         |         |         |            |        |          |         | e_default__frac_logic_0/logical_tile_clb_mode_defa |
[11/20 16:35:19   1858s] |        |         |         |         |         |            |        |          |         | ult__fle_mode_physical__fabric_mode_default__frac_ |
[11/20 16:35:19   1858s] |        |         |         |         |         |            |        |          |         | logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_m |
[11/20 16:35:19   1858s] |        |         |         |         |         |            |        |          |         | em/DFFRX1_0_/D                                     |
[11/20 16:35:19   1858s] |  -4.183|   -4.183|-1226.957|-1232.426|    7.53%|   0:00:00.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:19   1858s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:35:19   1858s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:19   1858s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:19   1858s] |        |         |         |         |         |            |        |          |         | e_default__frac_logic_0/logical_tile_clb_mode_defa |
[11/20 16:35:19   1858s] |        |         |         |         |         |            |        |          |         | ult__fle_mode_physical__fabric_mode_default__frac_ |
[11/20 16:35:19   1858s] |        |         |         |         |         |            |        |          |         | logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_m |
[11/20 16:35:19   1858s] |        |         |         |         |         |            |        |          |         | em/DFFRX1_0_/D                                     |
[11/20 16:35:19   1858s] |  -4.183|   -4.183|-1226.950|-1232.420|    7.53%|   0:00:00.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:19   1858s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:35:19   1858s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:19   1858s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:19   1858s] |        |         |         |         |         |            |        |          |         | e_default__frac_logic_0/logical_tile_clb_mode_defa |
[11/20 16:35:19   1858s] |        |         |         |         |         |            |        |          |         | ult__fle_mode_physical__fabric_mode_default__frac_ |
[11/20 16:35:19   1858s] |        |         |         |         |         |            |        |          |         | logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_m |
[11/20 16:35:19   1858s] |        |         |         |         |         |            |        |          |         | em/DFFRX1_0_/D                                     |
[11/20 16:35:21   1877s] |  -4.183|   -4.183|-1225.814|-1231.283|    7.56%|   0:00:02.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:35:21   1877s] |        |         |         |         |         |            |        |          |         | e_8_in_3/DFFRX1_5_/D                               |
[11/20 16:35:21   1878s] |  -4.183|   -4.183|-1225.791|-1231.261|    7.56%|   0:00:00.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:35:21   1878s] |        |         |         |         |         |            |        |          |         | e_8_in_3/DFFRX1_5_/D                               |
[11/20 16:35:22   1878s] |  -4.183|   -4.183|-1225.575|-1231.044|    7.56%|   0:00:01.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:35:22   1878s] |        |         |         |         |         |            |        |          |         | e_8_in_3/DFFRX1_5_/D                               |
[11/20 16:35:22   1881s] |  -4.183|   -4.183|-1225.422|-1230.891|    7.56%|   0:00:00.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:35:22   1881s] |        |         |         |         |         |            |        |          |         | e_8_in_3/DFFRX1_5_/D                               |
[11/20 16:35:23   1891s] |  -4.183|   -4.183|-1224.570|-1230.039|    7.61%|   0:00:01.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:23   1891s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 16:35:23   1891s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:23   1891s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:23   1891s] |        |         |         |         |         |            |        |          |         | e_default__frac_logic_0/logical_tile_clb_mode_defa |
[11/20 16:35:23   1891s] |        |         |         |         |         |            |        |          |         | ult__fle_mode_physical__fabric_mode_default__frac_ |
[11/20 16:35:23   1891s] |        |         |         |         |         |            |        |          |         | logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_m |
[11/20 16:35:23   1891s] |        |         |         |         |         |            |        |          |         | em/DFFRX1_25_/D                                    |
[11/20 16:35:24   1892s] |  -4.183|   -4.183|-1224.456|-1229.925|    7.62%|   0:00:01.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:24   1892s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 16:35:24   1892s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:24   1892s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:24   1892s] |        |         |         |         |         |            |        |          |         | e_default__frac_logic_0/logical_tile_clb_mode_defa |
[11/20 16:35:24   1892s] |        |         |         |         |         |            |        |          |         | ult__fle_mode_physical__fabric_mode_default__frac_ |
[11/20 16:35:24   1892s] |        |         |         |         |         |            |        |          |         | logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_m |
[11/20 16:35:24   1892s] |        |         |         |         |         |            |        |          |         | em/DFFRX1_25_/D                                    |
[11/20 16:35:24   1892s] |  -4.183|   -4.183|-1224.443|-1229.912|    7.62%|   0:00:00.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:24   1892s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 16:35:24   1892s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:24   1892s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:24   1892s] |        |         |         |         |         |            |        |          |         | e_default__frac_logic_0/logical_tile_clb_mode_defa |
[11/20 16:35:24   1892s] |        |         |         |         |         |            |        |          |         | ult__fle_mode_physical__fabric_mode_default__frac_ |
[11/20 16:35:24   1892s] |        |         |         |         |         |            |        |          |         | logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_m |
[11/20 16:35:24   1892s] |        |         |         |         |         |            |        |          |         | em/DFFRX1_25_/D                                    |
[11/20 16:35:24   1894s] |  -4.183|   -4.183|-1224.430|-1229.900|    7.62%|   0:00:00.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:24   1894s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:35:24   1894s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:24   1894s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:24   1894s] |        |         |         |         |         |            |        |          |         | e_default__frac_logic_0/logical_tile_clb_mode_defa |
[11/20 16:35:24   1894s] |        |         |         |         |         |            |        |          |         | ult__fle_mode_physical__fabric_mode_default__frac_ |
[11/20 16:35:24   1894s] |        |         |         |         |         |            |        |          |         | logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_m |
[11/20 16:35:24   1894s] |        |         |         |         |         |            |        |          |         | em/DFFRX1_58_/D                                    |
[11/20 16:35:24   1894s] |  -4.183|   -4.183|-1224.406|-1229.875|    7.62%|   0:00:00.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:35:24   1894s] |        |         |         |         |         |            |        |          |         | e_0_in_0/DFFRX1_2_/D                               |
[11/20 16:35:24   1895s] |  -4.183|   -4.183|-1224.406|-1229.876|    7.62%|   0:00:00.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:24   1895s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:35:24   1895s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:24   1895s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:24   1895s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:24   1895s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:35:24   1895s] 
[11/20 16:35:24   1895s] *** Finish Core Optimize Step (cpu=0:02:25 real=0:00:29.0 mem=5255.8M) ***
[11/20 16:35:25   1897s] Active Path Group: default 
[11/20 16:35:25   1897s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:35:25   1897s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/20 16:35:25   1897s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:35:25   1897s] |  -0.240|   -4.183|  -5.469|-1229.876|    7.62%|   0:00:00.0| 5255.8M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:25   1897s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:25   1897s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:25   1897s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:25   1897s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
[11/20 16:35:25   1897s] |  -0.240|   -4.183|  -5.469|-1229.876|    7.62%|   0:00:00.0| 5255.8M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:25   1897s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:25   1897s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:25   1897s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:25   1897s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
[11/20 16:35:25   1897s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:35:25   1897s] 
[11/20 16:35:25   1897s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=5255.8M) ***
[11/20 16:35:25   1897s] 
[11/20 16:35:25   1897s] *** Finished Optimize Step Cumulative (cpu=0:02:29 real=0:00:31.0 mem=5255.8M) ***
[11/20 16:35:25   1897s] Deleting 0 temporary hard placement blockage(s).
[11/20 16:35:25   1897s] OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.183|-1224.406|
|HEPG      |-4.183|-1224.406|
|All Paths |-4.183|-1229.876|
+----------+------+---------+

[11/20 16:35:25   1897s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -4.183ns TNS -1443.875ns; HEPG WNS -4.183ns TNS -1443.875ns; all paths WNS -4.183ns TNS -1591.558ns; Real time 0:01:58
[11/20 16:35:25   1897s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.654633.9
[11/20 16:35:25   1897s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5255.8M, EPOCH TIME: 1732116925.452117
[11/20 16:35:25   1897s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12261).
[11/20 16:35:25   1897s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:25   1897s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:25   1897s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:25   1897s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.045, REAL:0.019, MEM:5232.8M, EPOCH TIME: 1732116925.471183
[11/20 16:35:25   1897s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:5232.8M, EPOCH TIME: 1732116925.473761
[11/20 16:35:25   1897s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5232.8M, EPOCH TIME: 1732116925.473829
[11/20 16:35:25   1897s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:5232.8M, EPOCH TIME: 1732116925.480044
[11/20 16:35:25   1897s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:25   1897s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:25   1897s] 
[11/20 16:35:25   1897s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:35:25   1897s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.012, REAL:0.018, MEM:5232.8M, EPOCH TIME: 1732116925.497998
[11/20 16:35:25   1897s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:5232.8M, EPOCH TIME: 1732116925.498053
[11/20 16:35:25   1897s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:5232.8M, EPOCH TIME: 1732116925.498197
[11/20 16:35:25   1897s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.026, MEM:5232.8M, EPOCH TIME: 1732116925.499520
[11/20 16:35:25   1897s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.020, REAL:0.026, MEM:5232.8M, EPOCH TIME: 1732116925.499552
[11/20 16:35:25   1897s] TDRefine: refinePlace mode is spiral
[11/20 16:35:25   1897s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.654633.14
[11/20 16:35:25   1897s] OPERPROF: Starting Refine-Place at level 1, MEM:5232.8M, EPOCH TIME: 1732116925.499611
[11/20 16:35:25   1897s] *** Starting refinePlace (0:31:37 mem=5232.8M) ***
[11/20 16:35:25   1897s] Total net bbox length = 4.054e+05 (2.089e+05 1.965e+05) (ext = 6.729e+04)
[11/20 16:35:25   1897s] 
[11/20 16:35:25   1897s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:35:25   1897s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 16:35:25   1897s] (I)      Default pattern map key = fpga_top_default.
[11/20 16:35:25   1897s] Set min layer with default ( 2 )
[11/20 16:35:25   1897s] Set max layer with default ( 127 )
[11/20 16:35:25   1897s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:35:25   1897s] Min route layer (adjusted) = 2
[11/20 16:35:25   1897s] Max route layer (adjusted) = 5
[11/20 16:35:25   1897s] (I)      Default pattern map key = fpga_top_default.
[11/20 16:35:25   1897s] Set min layer with default ( 2 )
[11/20 16:35:25   1897s] Set max layer with default ( 127 )
[11/20 16:35:25   1897s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:35:25   1897s] Min route layer (adjusted) = 2
[11/20 16:35:25   1897s] Max route layer (adjusted) = 5
[11/20 16:35:25   1897s] 
[11/20 16:35:25   1897s] Starting Small incrNP...
[11/20 16:35:25   1897s] User Input Parameters:
[11/20 16:35:25   1897s] - Congestion Driven    : Off
[11/20 16:35:25   1897s] - Timing Driven        : Off
[11/20 16:35:25   1897s] - Area-Violation Based : Off
[11/20 16:35:25   1897s] - Start Rollback Level : -5
[11/20 16:35:25   1897s] - Legalized            : On
[11/20 16:35:25   1897s] - Window Based         : Off
[11/20 16:35:25   1897s] - eDen incr mode       : Off
[11/20 16:35:25   1897s] - Small incr mode      : On
[11/20 16:35:25   1897s] 
[11/20 16:35:25   1897s] OPERPROF:   Starting Report-Density-Map (exclude fixed instaces) at level 2, MEM:5232.8M, EPOCH TIME: 1732116925.514916
[11/20 16:35:25   1897s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:5232.8M, EPOCH TIME: 1732116925.516970
[11/20 16:35:25   1897s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.012, REAL:0.003, MEM:5232.8M, EPOCH TIME: 1732116925.520134
[11/20 16:35:25   1897s] default core: bins with density > 0.750 =  0.07 % ( 1 / 1444 )
[11/20 16:35:25   1897s] Density distribution unevenness ratio = 80.099%
[11/20 16:35:25   1897s] Density distribution unevenness ratio (U70) = 0.301%
[11/20 16:35:25   1897s] Density distribution unevenness ratio (U80) = 0.155%
[11/20 16:35:25   1897s] Density distribution unevenness ratio (U90) = 0.062%
[11/20 16:35:25   1897s] OPERPROF:   Finished Report-Density-Map (exclude fixed instaces) at level 2, CPU:0.014, REAL:0.005, MEM:5232.8M, EPOCH TIME: 1732116925.520257
[11/20 16:35:25   1897s] cost 0.966667, thresh 1.000000
[11/20 16:35:25   1897s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5232.8M)
[11/20 16:35:25   1897s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/20 16:35:25   1897s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:5232.8M, EPOCH TIME: 1732116925.520703
[11/20 16:35:25   1897s] Starting refinePlace ...
[11/20 16:35:25   1897s] (I)      Default pattern map key = fpga_top_default.
[11/20 16:35:25   1897s] Set min layer with default ( 2 )
[11/20 16:35:25   1897s] Set max layer with default ( 127 )
[11/20 16:35:25   1897s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:35:25   1897s] Min route layer (adjusted) = 2
[11/20 16:35:25   1897s] Max route layer (adjusted) = 5
[11/20 16:35:25   1897s] One DDP V2 for no tweak run.
[11/20 16:35:25   1897s] (I)      Default pattern map key = fpga_top_default.
[11/20 16:35:25   1897s] Set min layer with default ( 2 )
[11/20 16:35:25   1897s] Set max layer with default ( 127 )
[11/20 16:35:25   1897s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:35:25   1897s] Min route layer (adjusted) = 2
[11/20 16:35:25   1897s] Max route layer (adjusted) = 5
[11/20 16:35:25   1897s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:5344.8M, EPOCH TIME: 1732116925.548819
[11/20 16:35:25   1897s] DDP initSite1 nrRow 376 nrJob 376
[11/20 16:35:25   1897s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:5344.8M, EPOCH TIME: 1732116925.548913
[11/20 16:35:25   1897s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.001, REAL:0.000, MEM:5344.8M, EPOCH TIME: 1732116925.549171
[11/20 16:35:25   1897s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:5344.8M, EPOCH TIME: 1732116925.549208
[11/20 16:35:25   1897s] DDP markSite nrRow 376 nrJob 376
[11/20 16:35:25   1897s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.003, REAL:0.000, MEM:5344.8M, EPOCH TIME: 1732116925.549673
[11/20 16:35:25   1897s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.005, REAL:0.001, MEM:5344.8M, EPOCH TIME: 1732116925.549714
[11/20 16:35:25   1897s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/20 16:35:25   1897s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:5346.5M, EPOCH TIME: 1732116925.556672
[11/20 16:35:25   1897s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:5346.5M, EPOCH TIME: 1732116925.556722
[11/20 16:35:25   1897s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.016, REAL:0.002, MEM:5346.5M, EPOCH TIME: 1732116925.558846
[11/20 16:35:25   1897s] ** Cut row section cpu time 0:00:00.0.
[11/20 16:35:25   1897s]  ** Cut row section real time 0:00:00.0.
[11/20 16:35:25   1897s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.016, REAL:0.002, MEM:5346.5M, EPOCH TIME: 1732116925.559086
[11/20 16:35:25   1897s]   Spread Effort: high, pre-route mode, useDDP on.
[11/20 16:35:25   1897s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=5202.5MB) @(0:31:37 - 0:31:38).
[11/20 16:35:25   1897s] Move report: preRPlace moves 1803 insts, mean move: 1.59 um, max move: 12.88 um 
[11/20 16:35:25   1897s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFRX1_3_): (1280.50, 1356.40) --> (1267.62, 1356.40)
[11/20 16:35:25   1897s] 	Length: 27 sites, height: 1 rows, site name: CoreSite, cell type: DFFRX4
[11/20 16:35:25   1897s] wireLenOptFixPriorityInst 0 inst fixed
[11/20 16:35:25   1897s] 
[11/20 16:35:25   1897s] Running Spiral MT with 8 threads  fetchWidth=324 
[11/20 16:35:25   1898s] Move report: legalization moves 34 insts, mean move: 0.01 um, max move: 0.01 um spiral
[11/20 16:35:25   1898s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_RC_5802_0): (1407.46, 1240.48) --> (1407.46, 1240.49)
[11/20 16:35:25   1898s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[11/20 16:35:25   1898s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/20 16:35:25   1898s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=5202.5MB) @(0:31:38 - 0:31:38).
[11/20 16:35:25   1898s] Move report: Detail placement moves 1776 insts, mean move: 1.61 um, max move: 12.88 um 
[11/20 16:35:25   1898s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFRX1_3_): (1280.50, 1356.40) --> (1267.62, 1356.40)
[11/20 16:35:25   1898s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 5202.5MB
[11/20 16:35:25   1898s] Statistics of distance of Instance movement in refine placement:
[11/20 16:35:25   1898s]   maximum (X+Y) =        12.88 um
[11/20 16:35:25   1898s]   inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFRX1_3_) with max move: (1280.5, 1356.4) -> (1267.62, 1356.4)
[11/20 16:35:25   1898s]   mean    (X+Y) =         1.61 um
[11/20 16:35:25   1898s] Summary Report:
[11/20 16:35:25   1898s] Instances move: 1776 (out of 12261 movable)
[11/20 16:35:25   1898s] Instances flipped: 0
[11/20 16:35:25   1898s] Mean displacement: 1.61 um
[11/20 16:35:25   1898s] Max displacement: 12.88 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFRX1_3_) (1280.5, 1356.4) -> (1267.62, 1356.4)
[11/20 16:35:25   1898s] 	Length: 27 sites, height: 1 rows, site name: CoreSite, cell type: DFFRX4
[11/20 16:35:25   1898s] 	Violation at original loc: Overlapping with other instance
[11/20 16:35:25   1898s] Total instances moved : 1776
[11/20 16:35:25   1898s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.878, REAL:0.286, MEM:5202.5M, EPOCH TIME: 1732116925.806961
[11/20 16:35:25   1898s] Total net bbox length = 4.073e+05 (2.103e+05 1.970e+05) (ext = 6.729e+04)
[11/20 16:35:25   1898s] Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 5202.5MB
[11/20 16:35:25   1898s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:00.0, mem=5202.5MB) @(0:31:37 - 0:31:38).
[11/20 16:35:25   1898s] *** Finished refinePlace (0:31:38 mem=5202.5M) ***
[11/20 16:35:25   1898s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.654633.14
[11/20 16:35:25   1898s] OPERPROF: Finished Refine-Place at level 1, CPU:0.914, REAL:0.314, MEM:5202.5M, EPOCH TIME: 1732116925.813361
[11/20 16:35:25   1898s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5202.5M, EPOCH TIME: 1732116925.864940
[11/20 16:35:25   1898s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12261).
[11/20 16:35:25   1898s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:25   1898s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:25   1898s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:25   1898s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.049, REAL:0.024, MEM:5234.5M, EPOCH TIME: 1732116925.889396
[11/20 16:35:25   1898s] *** maximum move = 12.88 um ***
[11/20 16:35:25   1898s] *** Finished re-routing un-routed nets (5234.5M) ***
[11/20 16:35:25   1898s] OPERPROF: Starting DPlace-Init at level 1, MEM:5234.5M, EPOCH TIME: 1732116925.900436
[11/20 16:35:25   1898s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5234.5M, EPOCH TIME: 1732116925.906861
[11/20 16:35:25   1898s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:25   1898s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:25   1898s] 
[11/20 16:35:25   1898s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:35:25   1898s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.008, MEM:5234.5M, EPOCH TIME: 1732116925.915120
[11/20 16:35:25   1898s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5234.5M, EPOCH TIME: 1732116925.915182
[11/20 16:35:25   1898s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5234.5M, EPOCH TIME: 1732116925.915344
[11/20 16:35:25   1898s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:5234.5M, EPOCH TIME: 1732116925.916822
[11/20 16:35:25   1898s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 16:35:25   1898s] 
[11/20 16:35:25   1898s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:00.0 mem=5234.5M) ***
[11/20 16:35:25   1898s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.654633.9
[11/20 16:35:26   1898s] ** GigaOpt Optimizer WNS Slack -4.183 TNS Slack -1229.876 Density 7.62
[11/20 16:35:26   1898s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.183|-1224.406|
|HEPG      |-4.183|-1224.406|
|All Paths |-4.183|-1229.876|
+----------+------+---------+

[11/20 16:35:26   1898s] Bottom Preferred Layer:
[11/20 16:35:26   1898s] +-------------+------------+----------+
[11/20 16:35:26   1898s] |    Layer    |   OPT_LA   |   Rule   |
[11/20 16:35:26   1898s] +-------------+------------+----------+
[11/20 16:35:26   1898s] | met4 (z=4)  |          1 | default  |
[11/20 16:35:26   1898s] +-------------+------------+----------+
[11/20 16:35:26   1898s] Via Pillar Rule:
[11/20 16:35:26   1898s]     None
[11/20 16:35:26   1898s] 
[11/20 16:35:26   1898s] *** Finish post-CTS Setup Fixing (cpu=0:02:31 real=0:00:32.0 mem=5234.5M) ***
[11/20 16:35:26   1898s] 
[11/20 16:35:26   1898s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.654633.6
[11/20 16:35:26   1898s] Total-nets :: 12363, Stn-nets :: 2429, ratio :: 19.6473 %, Total-len 514785, Stn-len 98834.1
[11/20 16:35:26   1898s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12309
[11/20 16:35:26   1898s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5106.5M, EPOCH TIME: 1732116926.036064
[11/20 16:35:26   1898s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:26   1898s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:26   1898s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:26   1898s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:26   1898s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.066, REAL:0.033, MEM:4691.5M, EPOCH TIME: 1732116926.069204
[11/20 16:35:26   1898s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.654633.19
[11/20 16:35:26   1898s] *** TnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:02:31.3/0:00:32.0 (4.7), totSession cpu/real = 0:31:38.6/1:59:39.1 (0.3), mem = 4691.5M
[11/20 16:35:26   1898s] 
[11/20 16:35:26   1898s] =============================================================================================
[11/20 16:35:26   1898s]  Step TAT Report : TnsOpt #1 / optDesign #1                                     22.33-s094_1
[11/20 16:35:26   1898s] =============================================================================================
[11/20 16:35:26   1898s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:35:26   1898s] ---------------------------------------------------------------------------------------------
[11/20 16:35:26   1898s] [ SlackTraversorInit     ]      4   0:00:00.6  (   1.9 % )     0:00:00.6 /  0:00:01.6    2.6
[11/20 16:35:26   1898s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 16:35:26   1898s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:35:26   1898s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    2.3
[11/20 16:35:26   1898s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[11/20 16:35:26   1898s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.8
[11/20 16:35:26   1898s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:35:26   1898s] [ TransformInit          ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 16:35:26   1898s] [ OptimizationStep       ]      2   0:00:00.1  (   0.4 % )     0:00:29.4 /  0:02:24.8    4.9
[11/20 16:35:26   1898s] [ OptSingleIteration     ]    169   0:00:00.7  (   2.3 % )     0:00:28.9 /  0:02:03.4    4.3
[11/20 16:35:26   1898s] [ OptGetWeight           ]    169   0:00:00.4  (   1.3 % )     0:00:00.4 /  0:00:00.4    1.1
[11/20 16:35:26   1898s] [ OptEval                ]    169   0:00:18.0  (  56.4 % )     0:00:18.0 /  0:01:34.9    5.3
[11/20 16:35:26   1898s] [ OptCommit              ]    169   0:00:00.4  (   1.4 % )     0:00:00.4 /  0:00:00.5    1.1
[11/20 16:35:26   1898s] [ PostCommitDelayUpdate  ]    169   0:00:00.2  (   0.6 % )     0:00:02.0 /  0:00:02.9    1.5
[11/20 16:35:26   1898s] [ IncrDelayCalc          ]    599   0:00:01.8  (   5.7 % )     0:00:01.8 /  0:00:02.7    1.5
[11/20 16:35:26   1898s] [ SetupOptGetWorkingSet  ]    484   0:00:01.5  (   4.6 % )     0:00:01.5 /  0:00:03.2    2.2
[11/20 16:35:26   1898s] [ SetupOptGetActiveNode  ]    484   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[11/20 16:35:26   1898s] [ SetupOptSlackGraph     ]    169   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.8    4.2
[11/20 16:35:26   1898s] [ RefinePlace            ]      1   0:00:00.5  (   1.6 % )     0:00:00.5 /  0:00:01.2    2.4
[11/20 16:35:26   1898s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[11/20 16:35:26   1898s] [ TimingUpdate           ]      3   0:00:00.8  (   2.4 % )     0:00:00.8 /  0:00:02.8    3.7
[11/20 16:35:26   1898s] [ IncrTimingUpdate       ]    151   0:00:06.0  (  18.6 % )     0:00:06.0 /  0:00:21.1    3.5
[11/20 16:35:26   1898s] [ MISC                   ]          0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.3    1.4
[11/20 16:35:26   1898s] ---------------------------------------------------------------------------------------------
[11/20 16:35:26   1898s]  TnsOpt #1 TOTAL                    0:00:32.0  ( 100.0 % )     0:00:32.0 /  0:02:31.3    4.7
[11/20 16:35:26   1898s] ---------------------------------------------------------------------------------------------
[11/20 16:35:26   1898s] 
[11/20 16:35:26   1898s] End: GigaOpt Optimization in TNS mode
[11/20 16:35:26   1898s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[11/20 16:35:26   1898s] Info: 32 io nets excluded
[11/20 16:35:26   1898s] Info: 2 clock nets excluded from IPO operation.
[11/20 16:35:26   1898s] ### Creating LA Mngr. totSessionCpu=0:31:39 mem=4691.5M
[11/20 16:35:26   1898s] ### Creating LA Mngr, finished. totSessionCpu=0:31:39 mem=4691.5M
[11/20 16:35:26   1898s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/20 16:35:26   1898s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5065.2M, EPOCH TIME: 1732116926.168559
[11/20 16:35:26   1898s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:26   1898s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:26   1898s] 
[11/20 16:35:26   1898s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:35:26   1898s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.008, MEM:5065.2M, EPOCH TIME: 1732116926.176590
[11/20 16:35:26   1898s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:26   1898s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:26   1898s] [oiPhyDebug] optDemand 1514729283500.00, spDemand 184797283500.00.
[11/20 16:35:26   1898s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12309
[11/20 16:35:26   1898s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/20 16:35:26   1898s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:31:39 mem=5065.2M
[11/20 16:35:26   1898s] OPERPROF: Starting DPlace-Init at level 1, MEM:5065.2M, EPOCH TIME: 1732116926.184135
[11/20 16:35:26   1898s] Processing tracks to init pin-track alignment.
[11/20 16:35:26   1898s] z: 2, totalTracks: 1
[11/20 16:35:26   1898s] z: 4, totalTracks: 1
[11/20 16:35:26   1898s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:35:26   1898s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5065.2M, EPOCH TIME: 1732116926.189699
[11/20 16:35:26   1898s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:26   1898s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:26   1898s] 
[11/20 16:35:26   1898s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:35:26   1898s] 
[11/20 16:35:26   1898s]  Skipping Bad Lib Cell Checking (CMU) !
[11/20 16:35:26   1898s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.008, MEM:5065.2M, EPOCH TIME: 1732116926.197452
[11/20 16:35:26   1898s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5065.2M, EPOCH TIME: 1732116926.197508
[11/20 16:35:26   1898s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5065.2M, EPOCH TIME: 1732116926.197720
[11/20 16:35:26   1898s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5065.2MB).
[11/20 16:35:26   1898s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.018, REAL:0.015, MEM:5065.2M, EPOCH TIME: 1732116926.199092
[11/20 16:35:26   1898s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 16:35:26   1898s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12309
[11/20 16:35:26   1898s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:31:39 mem=5081.2M
[11/20 16:35:26   1898s] Begin: Area Reclaim Optimization
[11/20 16:35:26   1898s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:31:38.9/1:59:39.3 (0.3), mem = 5081.2M
[11/20 16:35:26   1898s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.654633.20
[11/20 16:35:26   1898s] 
[11/20 16:35:26   1898s] Active Setup views: VIEW_SETUP 
[11/20 16:35:26   1898s] [LDM::Info] TotalInstCnt at InitDesignMc2: 12309
[11/20 16:35:26   1898s] ### Creating RouteCongInterface, started
[11/20 16:35:26   1898s] 
[11/20 16:35:26   1898s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[11/20 16:35:26   1898s] 
[11/20 16:35:26   1898s] #optDebug: {0, 1.000}
[11/20 16:35:26   1898s] ### Creating RouteCongInterface, finished
[11/20 16:35:26   1898s] {MG  {4 0 27.4 0.469382} }
[11/20 16:35:26   1899s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5081.2M, EPOCH TIME: 1732116926.321976
[11/20 16:35:26   1899s] Found 0 hard placement blockage before merging.
[11/20 16:35:26   1899s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5081.2M, EPOCH TIME: 1732116926.322290
[11/20 16:35:26   1899s] Reclaim Optimization WNS Slack -4.183  TNS Slack -1229.876 Density 7.62
[11/20 16:35:26   1899s] +---------+---------+--------+---------+------------+--------+
[11/20 16:35:26   1899s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[11/20 16:35:26   1899s] +---------+---------+--------+---------+------------+--------+
[11/20 16:35:26   1899s] |    7.62%|        -|  -4.183|-1229.876|   0:00:00.0| 5081.2M|
[11/20 16:35:26   1900s] |    7.61%|        6|  -4.183|-1229.850|   0:00:00.0| 5239.8M|
[11/20 16:35:27   1901s] |    7.61%|        2|  -4.183|-1229.850|   0:00:01.0| 5239.8M|
[11/20 16:35:27   1901s] |    7.61%|        1|  -4.183|-1229.850|   0:00:00.0| 5239.8M|
[11/20 16:35:27   1901s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[11/20 16:35:27   1901s] |    7.61%|        0|  -4.183|-1229.850|   0:00:00.0| 5239.8M|
[11/20 16:35:27   1903s] |    7.50%|      275|  -4.183|-1229.436|   0:00:00.0| 5240.8M|
[11/20 16:35:30   1911s] |    7.44%|      353|  -4.170|-1228.992|   0:00:03.0| 5240.8M|
[11/20 16:35:30   1912s] |    7.44%|        3|  -4.170|-1228.992|   0:00:00.0| 5240.8M|
[11/20 16:35:30   1912s] |    7.44%|        0|  -4.170|-1228.992|   0:00:00.0| 5240.8M|
[11/20 16:35:30   1912s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[11/20 16:35:30   1912s] #optDebug: RTR_SNLTF <10.0000 4.1400> <41.4000> 
[11/20 16:35:30   1912s] |    7.44%|        0|  -4.170|-1228.992|   0:00:00.0| 5240.8M|
[11/20 16:35:30   1912s] +---------+---------+--------+---------+------------+--------+
[11/20 16:35:30   1912s] Reclaim Optimization End WNS Slack -4.170  TNS Slack -1228.992 Density 7.44
[11/20 16:35:30   1912s] 
[11/20 16:35:30   1912s] ** Summary: Restruct = 9 Buffer Deletion = 245 Declone = 60 Resize = 318 **
[11/20 16:35:30   1912s] --------------------------------------------------------------
[11/20 16:35:30   1912s] |                                   | Total     | Sequential |
[11/20 16:35:30   1912s] --------------------------------------------------------------
[11/20 16:35:30   1912s] | Num insts resized                 |     318  |       0    |
[11/20 16:35:30   1912s] | Num insts undone                  |      38  |       0    |
[11/20 16:35:30   1912s] | Num insts Downsized               |     318  |       0    |
[11/20 16:35:30   1912s] | Num insts Samesized               |       0  |       0    |
[11/20 16:35:30   1912s] | Num insts Upsized                 |       0  |       0    |
[11/20 16:35:30   1912s] | Num multiple commits+uncommits    |       0  |       -    |
[11/20 16:35:30   1912s] --------------------------------------------------------------
[11/20 16:35:30   1912s] Bottom Preferred Layer:
[11/20 16:35:30   1912s] +-------------+------------+----------+
[11/20 16:35:30   1912s] |    Layer    |   OPT_LA   |   Rule   |
[11/20 16:35:30   1912s] +-------------+------------+----------+
[11/20 16:35:30   1912s] | met4 (z=4)  |          1 | default  |
[11/20 16:35:30   1912s] +-------------+------------+----------+
[11/20 16:35:30   1912s] Via Pillar Rule:
[11/20 16:35:30   1912s]     None
[11/20 16:35:30   1912s] 
[11/20 16:35:30   1912s] Number of times islegalLocAvaiable called = 664 skipped = 0, called in commitmove = 356, skipped in commitmove = 0
[11/20 16:35:30   1912s] End: Core Area Reclaim Optimization (cpu = 0:00:13.3) (real = 0:00:04.0) **
[11/20 16:35:30   1912s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5240.8M, EPOCH TIME: 1732116930.890887
[11/20 16:35:30   1912s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11946).
[11/20 16:35:30   1912s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:30   1912s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:30   1912s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:30   1912s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.042, REAL:0.017, MEM:5237.8M, EPOCH TIME: 1732116930.907908
[11/20 16:35:30   1912s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:5237.8M, EPOCH TIME: 1732116930.911640
[11/20 16:35:30   1912s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5237.8M, EPOCH TIME: 1732116930.911728
[11/20 16:35:30   1912s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:5237.8M, EPOCH TIME: 1732116930.918265
[11/20 16:35:30   1912s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:30   1912s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:30   1912s] 
[11/20 16:35:30   1912s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:35:30   1912s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.012, REAL:0.008, MEM:5237.8M, EPOCH TIME: 1732116930.926367
[11/20 16:35:30   1912s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:5237.8M, EPOCH TIME: 1732116930.926439
[11/20 16:35:30   1912s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:5237.8M, EPOCH TIME: 1732116930.926615
[11/20 16:35:30   1912s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:5237.8M, EPOCH TIME: 1732116930.927869
[11/20 16:35:30   1912s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:5237.8M, EPOCH TIME: 1732116930.928048
[11/20 16:35:30   1912s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.016, MEM:5237.8M, EPOCH TIME: 1732116930.928124
[11/20 16:35:30   1912s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.020, REAL:0.017, MEM:5237.8M, EPOCH TIME: 1732116930.928152
[11/20 16:35:30   1912s] TDRefine: refinePlace mode is spiral
[11/20 16:35:30   1912s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.654633.15
[11/20 16:35:30   1912s] OPERPROF: Starting Refine-Place at level 1, MEM:5237.8M, EPOCH TIME: 1732116930.928212
[11/20 16:35:30   1912s] *** Starting refinePlace (0:31:52 mem=5237.8M) ***
[11/20 16:35:30   1912s] Total net bbox length = 4.061e+05 (2.094e+05 1.967e+05) (ext = 6.732e+04)
[11/20 16:35:30   1912s] 
[11/20 16:35:30   1912s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:35:30   1912s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 16:35:30   1912s] (I)      Default pattern map key = fpga_top_default.
[11/20 16:35:30   1912s] Set min layer with default ( 2 )
[11/20 16:35:30   1912s] Set max layer with default ( 127 )
[11/20 16:35:30   1912s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:35:30   1912s] Min route layer (adjusted) = 2
[11/20 16:35:30   1912s] Max route layer (adjusted) = 5
[11/20 16:35:30   1912s] (I)      Default pattern map key = fpga_top_default.
[11/20 16:35:30   1912s] Set min layer with default ( 2 )
[11/20 16:35:30   1912s] Set max layer with default ( 127 )
[11/20 16:35:30   1912s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:35:30   1912s] Min route layer (adjusted) = 2
[11/20 16:35:30   1912s] Max route layer (adjusted) = 5
[11/20 16:35:30   1912s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:5237.8M, EPOCH TIME: 1732116930.943724
[11/20 16:35:30   1912s] Starting refinePlace ...
[11/20 16:35:30   1912s] (I)      Default pattern map key = fpga_top_default.
[11/20 16:35:30   1912s] Set min layer with default ( 2 )
[11/20 16:35:30   1912s] Set max layer with default ( 127 )
[11/20 16:35:30   1912s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:35:30   1912s] Min route layer (adjusted) = 2
[11/20 16:35:30   1912s] Max route layer (adjusted) = 5
[11/20 16:35:30   1912s] One DDP V2 for no tweak run.
[11/20 16:35:30   1912s] 
[11/20 16:35:30   1912s] Running Spiral MT with 8 threads  fetchWidth=324 
[11/20 16:35:31   1912s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/20 16:35:31   1912s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/20 16:35:31   1912s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/20 16:35:31   1912s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=5205.8MB) @(0:31:52 - 0:31:53).
[11/20 16:35:31   1912s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 16:35:31   1912s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 5205.8MB
[11/20 16:35:31   1912s] Statistics of distance of Instance movement in refine placement:
[11/20 16:35:31   1912s]   maximum (X+Y) =         0.00 um
[11/20 16:35:31   1912s]   mean    (X+Y) =         0.00 um
[11/20 16:35:31   1912s] Summary Report:
[11/20 16:35:31   1912s] Instances move: 0 (out of 11946 movable)
[11/20 16:35:31   1912s] Instances flipped: 0
[11/20 16:35:31   1912s] Mean displacement: 0.00 um
[11/20 16:35:31   1912s] Max displacement: 0.00 um 
[11/20 16:35:31   1912s] Total instances moved : 0
[11/20 16:35:31   1912s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.377, REAL:0.196, MEM:5205.8M, EPOCH TIME: 1732116931.139569
[11/20 16:35:31   1912s] Total net bbox length = 4.061e+05 (2.094e+05 1.967e+05) (ext = 6.732e+04)
[11/20 16:35:31   1912s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 5205.8MB
[11/20 16:35:31   1912s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=5205.8MB) @(0:31:52 - 0:31:53).
[11/20 16:35:31   1912s] *** Finished refinePlace (0:31:53 mem=5205.8M) ***
[11/20 16:35:31   1912s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.654633.15
[11/20 16:35:31   1912s] OPERPROF: Finished Refine-Place at level 1, CPU:0.399, REAL:0.217, MEM:5205.8M, EPOCH TIME: 1732116931.145176
[11/20 16:35:31   1912s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5205.8M, EPOCH TIME: 1732116931.198192
[11/20 16:35:31   1912s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11946).
[11/20 16:35:31   1912s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:31   1912s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:31   1912s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:31   1912s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.041, REAL:0.015, MEM:5237.8M, EPOCH TIME: 1732116931.212974
[11/20 16:35:31   1912s] *** maximum move = 0.00 um ***
[11/20 16:35:31   1912s] *** Finished re-routing un-routed nets (5237.8M) ***
[11/20 16:35:31   1912s] OPERPROF: Starting DPlace-Init at level 1, MEM:5237.8M, EPOCH TIME: 1732116931.231467
[11/20 16:35:31   1912s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5237.8M, EPOCH TIME: 1732116931.237344
[11/20 16:35:31   1912s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:31   1912s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:31   1912s] 
[11/20 16:35:31   1912s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:35:31   1912s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.019, MEM:5237.8M, EPOCH TIME: 1732116931.256243
[11/20 16:35:31   1912s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5237.8M, EPOCH TIME: 1732116931.256298
[11/20 16:35:31   1912s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5237.8M, EPOCH TIME: 1732116931.256512
[11/20 16:35:31   1912s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:5237.8M, EPOCH TIME: 1732116931.257788
[11/20 16:35:31   1912s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:5237.8M, EPOCH TIME: 1732116931.257969
[11/20 16:35:31   1912s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.027, MEM:5237.8M, EPOCH TIME: 1732116931.258050
[11/20 16:35:31   1912s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 16:35:31   1912s] 
[11/20 16:35:31   1912s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=5237.8M) ***
[11/20 16:35:31   1912s] Deleting 0 temporary hard placement blockage(s).
[11/20 16:35:31   1912s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 11994
[11/20 16:35:31   1912s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.654633.20
[11/20 16:35:31   1912s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:14.0/0:00:05.1 (2.8), totSession cpu/real = 0:31:52.9/1:59:44.3 (0.3), mem = 5237.8M
[11/20 16:35:31   1912s] 
[11/20 16:35:31   1912s] =============================================================================================
[11/20 16:35:31   1912s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    22.33-s094_1
[11/20 16:35:31   1912s] =============================================================================================
[11/20 16:35:31   1912s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:35:31   1912s] ---------------------------------------------------------------------------------------------
[11/20 16:35:31   1912s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.3
[11/20 16:35:31   1912s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:35:31   1912s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[11/20 16:35:31   1912s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    1.7
[11/20 16:35:31   1912s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:35:31   1912s] [ OptimizationStep       ]      1   0:00:00.2  (   4.4 % )     0:00:04.5 /  0:00:13.1    2.9
[11/20 16:35:31   1912s] [ OptSingleIteration     ]      9   0:00:00.2  (   3.3 % )     0:00:04.3 /  0:00:12.9    3.0
[11/20 16:35:31   1912s] [ OptGetWeight           ]    697   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.5
[11/20 16:35:31   1912s] [ OptEval                ]    697   0:00:00.8  (  15.6 % )     0:00:00.8 /  0:00:03.9    4.9
[11/20 16:35:31   1912s] [ OptCommit              ]    697   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.1
[11/20 16:35:31   1912s] [ PostCommitDelayUpdate  ]    714   0:00:00.1  (   2.4 % )     0:00:01.1 /  0:00:02.0    1.8
[11/20 16:35:31   1912s] [ IncrDelayCalc          ]    405   0:00:01.0  (  19.7 % )     0:00:01.0 /  0:00:01.8    1.9
[11/20 16:35:31   1912s] [ RefinePlace            ]      1   0:00:00.4  (   7.9 % )     0:00:00.4 /  0:00:00.7    1.7
[11/20 16:35:31   1912s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[11/20 16:35:31   1912s] [ IncrTimingUpdate       ]     92   0:00:02.0  (  39.5 % )     0:00:02.0 /  0:00:06.7    3.4
[11/20 16:35:31   1912s] [ MISC                   ]          0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/20 16:35:31   1912s] ---------------------------------------------------------------------------------------------
[11/20 16:35:31   1912s]  AreaOpt #1 TOTAL                   0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:14.0    2.8
[11/20 16:35:31   1912s] ---------------------------------------------------------------------------------------------
[11/20 16:35:31   1912s] 
[11/20 16:35:31   1912s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11994
[11/20 16:35:31   1912s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5109.8M, EPOCH TIME: 1732116931.300785
[11/20 16:35:31   1912s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:31   1912s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:31   1912s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:31   1912s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:31   1913s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.052, REAL:0.019, MEM:4694.8M, EPOCH TIME: 1732116931.320041
[11/20 16:35:31   1913s] End: Area Reclaim Optimization (cpu=0:00:14, real=0:00:05, mem=4694.81M, totSessionCpu=0:31:53).
[11/20 16:35:31   1913s] *** LocalWireReclaim #1 [begin] (optDesign #1) : totSession cpu/real = 0:31:53.0/1:59:44.4 (0.3), mem = 4694.8M
[11/20 16:35:31   1913s] Starting local wire reclaim
[11/20 16:35:31   1913s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4694.8M, EPOCH TIME: 1732116931.344657
[11/20 16:35:31   1913s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4694.8M, EPOCH TIME: 1732116931.344713
[11/20 16:35:31   1913s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4694.8M, EPOCH TIME: 1732116931.344764
[11/20 16:35:31   1913s] Processing tracks to init pin-track alignment.
[11/20 16:35:31   1913s] z: 2, totalTracks: 1
[11/20 16:35:31   1913s] z: 4, totalTracks: 1
[11/20 16:35:31   1913s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:35:31   1913s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4694.8M, EPOCH TIME: 1732116931.351206
[11/20 16:35:31   1913s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:31   1913s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:31   1913s] 
[11/20 16:35:31   1913s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:35:31   1913s] 
[11/20 16:35:31   1913s]  Skipping Bad Lib Cell Checking (CMU) !
[11/20 16:35:31   1913s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.011, REAL:0.009, MEM:4694.8M, EPOCH TIME: 1732116931.359791
[11/20 16:35:31   1913s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4694.8M, EPOCH TIME: 1732116931.359844
[11/20 16:35:31   1913s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4694.8M, EPOCH TIME: 1732116931.360073
[11/20 16:35:31   1913s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4694.8MB).
[11/20 16:35:31   1913s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.019, REAL:0.017, MEM:4694.8M, EPOCH TIME: 1732116931.361366
[11/20 16:35:31   1913s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.019, REAL:0.017, MEM:4694.8M, EPOCH TIME: 1732116931.361394
[11/20 16:35:31   1913s] TDRefine: refinePlace mode is spiral
[11/20 16:35:31   1913s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.654633.16
[11/20 16:35:31   1913s] OPERPROF:   Starting Refine-Place at level 2, MEM:4694.8M, EPOCH TIME: 1732116931.361487
[11/20 16:35:31   1913s] *** Starting refinePlace (0:31:53 mem=4694.8M) ***
[11/20 16:35:31   1913s] Total net bbox length = 4.061e+05 (2.094e+05 1.967e+05) (ext = 6.732e+04)
[11/20 16:35:31   1913s] 
[11/20 16:35:31   1913s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:35:31   1913s] (I)      Default pattern map key = fpga_top_default.
[11/20 16:35:31   1913s] Set min layer with default ( 2 )
[11/20 16:35:31   1913s] Set max layer with default ( 127 )
[11/20 16:35:31   1913s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:35:31   1913s] Min route layer (adjusted) = 2
[11/20 16:35:31   1913s] Max route layer (adjusted) = 5
[11/20 16:35:31   1913s] (I)      Default pattern map key = fpga_top_default.
[11/20 16:35:31   1913s] Set min layer with default ( 2 )
[11/20 16:35:31   1913s] Set max layer with default ( 127 )
[11/20 16:35:31   1913s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:35:31   1913s] Min route layer (adjusted) = 2
[11/20 16:35:31   1913s] Max route layer (adjusted) = 5
[11/20 16:35:31   1913s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4694.8M, EPOCH TIME: 1732116931.377521
[11/20 16:35:31   1913s] Starting refinePlace ...
[11/20 16:35:31   1913s] (I)      Default pattern map key = fpga_top_default.
[11/20 16:35:31   1913s] Set min layer with default ( 2 )
[11/20 16:35:31   1913s] Set max layer with default ( 127 )
[11/20 16:35:31   1913s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:35:31   1913s] Min route layer (adjusted) = 2
[11/20 16:35:31   1913s] Max route layer (adjusted) = 5
[11/20 16:35:31   1913s] (I)      Default pattern map key = fpga_top_default.
[11/20 16:35:31   1913s] Set min layer with default ( 2 )
[11/20 16:35:31   1913s] Set max layer with default ( 127 )
[11/20 16:35:31   1913s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:35:31   1913s] Min route layer (adjusted) = 2
[11/20 16:35:31   1913s] Max route layer (adjusted) = 5
[11/20 16:35:31   1913s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4806.8M, EPOCH TIME: 1732116931.406449
[11/20 16:35:31   1913s] DDP initSite1 nrRow 376 nrJob 376
[11/20 16:35:31   1913s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4806.8M, EPOCH TIME: 1732116931.406544
[11/20 16:35:31   1913s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.001, REAL:0.000, MEM:4806.8M, EPOCH TIME: 1732116931.406812
[11/20 16:35:31   1913s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4806.8M, EPOCH TIME: 1732116931.406857
[11/20 16:35:31   1913s] DDP markSite nrRow 376 nrJob 376
[11/20 16:35:31   1913s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.003, REAL:0.000, MEM:4806.8M, EPOCH TIME: 1732116931.407300
[11/20 16:35:31   1913s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.005, REAL:0.001, MEM:4806.8M, EPOCH TIME: 1732116931.407335
[11/20 16:35:31   1913s]   Spread Effort: high, pre-route mode, useDDP on.
[11/20 16:35:31   1913s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4696.5MB) @(0:31:53 - 0:31:53).
[11/20 16:35:31   1913s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 16:35:31   1913s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4696.5M, EPOCH TIME: 1732116931.415173
[11/20 16:35:31   1913s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:4704.2M, EPOCH TIME: 1732116931.431030
[11/20 16:35:31   1913s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:4704.2M, EPOCH TIME: 1732116931.431528
[11/20 16:35:31   1913s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.000, MEM:4704.2M, EPOCH TIME: 1732116931.431569
[11/20 16:35:31   1913s] MP Top (11946): mp=1.050. U=0.074.
[11/20 16:35:31   1913s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.004, REAL:0.004, MEM:4704.2M, EPOCH TIME: 1732116931.434628
[11/20 16:35:31   1913s] [Pin padding] pin density ratio 0.45
[11/20 16:35:31   1913s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:4704.2M, EPOCH TIME: 1732116931.435341
[11/20 16:35:31   1913s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:4704.2M, EPOCH TIME: 1732116931.435377
[11/20 16:35:31   1913s] OPERPROF:             Starting InitSKP at level 7, MEM:4704.2M, EPOCH TIME: 1732116931.435604
[11/20 16:35:31   1913s] no activity file in design. spp won't run.
[11/20 16:35:31   1913s] no activity file in design. spp won't run.
[11/20 16:35:31   1913s] **WARN: [IO pin not placed] pReset[0]
[11/20 16:35:31   1913s] **WARN: [IO pin not placed] prog_clk[0]
[11/20 16:35:31   1913s] **WARN: [IO pin not placed] set[0]
[11/20 16:35:31   1913s] **WARN: [IO pin not placed] reset[0]
[11/20 16:35:31   1913s] **WARN: [IO pin not placed] clk[0]
[11/20 16:35:31   1913s] **WARN: [IO pin not placed] ccff_head[0]
[11/20 16:35:31   1913s] **WARN: [IO pin not placed] ccff_tail[0]
[11/20 16:35:31   1913s] **WARN: [IO pin not placed] The ratio of IO pins are not placed: 7 / 39 = 17.95%
[11/20 16:35:32   1915s] *** Finished SKP initialization (cpu=0:00:01.9, real=0:00:01.0)***
[11/20 16:35:32   1915s] OPERPROF:             Finished InitSKP at level 7, CPU:1.943, REAL:0.845, MEM:4777.5M, EPOCH TIME: 1732116932.280546
[11/20 16:35:32   1915s] Wait...
[11/20 16:35:32   1915s] Timing cost in AAE based: 14085400.9197184871882200
[11/20 16:35:32   1915s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:2.133, REAL:0.955, MEM:4827.6M, EPOCH TIME: 1732116932.390227
[11/20 16:35:32   1915s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:2.134, REAL:0.956, MEM:4827.6M, EPOCH TIME: 1732116932.391121
[11/20 16:35:32   1915s] SKP cleared!
[11/20 16:35:32   1915s] AAE Timing clean up.
[11/20 16:35:32   1915s] Tweakage: fix icg 1, fix clk 0.
[11/20 16:35:32   1915s] Tweakage: density cost 1, scale 0.4.
[11/20 16:35:32   1915s] Tweakage: activity cost 0, scale 1.0.
[11/20 16:35:32   1915s] Tweakage: timing cost on, scale 1.0.
[11/20 16:35:32   1915s] Tweakage: congestion cost on, scale 1.0.
[11/20 16:35:32   1915s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4843.6M, EPOCH TIME: 1732116932.400302
[11/20 16:35:32   1915s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:4843.6M, EPOCH TIME: 1732116932.409724
[11/20 16:35:32   1915s] Tweakage swap 731 pairs.
[11/20 16:35:32   1915s] Tweakage swap 671 pairs.
[11/20 16:35:33   1916s] Tweakage swap 720 pairs.
[11/20 16:35:33   1916s] Tweakage swap 683 pairs.
[11/20 16:35:33   1917s] Tweakage swap 267 pairs.
[11/20 16:35:33   1917s] Tweakage swap 213 pairs.
[11/20 16:35:34   1917s] Tweakage swap 261 pairs.
[11/20 16:35:34   1917s] Tweakage swap 217 pairs.
[11/20 16:35:34   1918s] Tweakage swap 117 pairs.
[11/20 16:35:34   1918s] Tweakage swap 85 pairs.
[11/20 16:35:35   1918s] Tweakage swap 110 pairs.
[11/20 16:35:35   1919s] Tweakage swap 69 pairs.
[11/20 16:35:35   1919s] Tweakage swap 230 pairs.
[11/20 16:35:35   1919s] Tweakage swap 257 pairs.
[11/20 16:35:36   1920s] Tweakage swap 255 pairs.
[11/20 16:35:36   1920s] Tweakage swap 236 pairs.
[11/20 16:35:36   1920s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/20 16:35:36   1920s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/20 16:35:36   1920s] High layer ICDP is OFF.
[11/20 16:35:36   1920s] icdpInitRowCol: nrRow 94 -> 94, nrCol 94 -> 94
[11/20 16:35:36   1920s] Starting Early Global Route supply map. mem = 4908.0M
[11/20 16:35:36   1920s] (I)      Initializing eGR engine (regular)
[11/20 16:35:36   1920s] Set min layer with default ( 2 )
[11/20 16:35:36   1920s] Set max layer with default ( 127 )
[11/20 16:35:36   1920s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:35:36   1920s] Min route layer (adjusted) = 2
[11/20 16:35:36   1920s] Max route layer (adjusted) = 5
[11/20 16:35:36   1920s] (I)      Initializing eGR engine (regular)
[11/20 16:35:36   1920s] Set min layer with default ( 2 )
[11/20 16:35:36   1920s] Set max layer with default ( 127 )
[11/20 16:35:36   1920s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:35:36   1920s] Min route layer (adjusted) = 2
[11/20 16:35:36   1920s] Max route layer (adjusted) = 5
[11/20 16:35:36   1920s] (I)      Started Early Global Route kernel ( Curr Mem: 4.64 MB )
[11/20 16:35:36   1920s] (I)      Running eGR Regular flow
[11/20 16:35:36   1920s] (I)      # wire layers (front) : 6
[11/20 16:35:36   1920s] (I)      # wire layers (back)  : 0
[11/20 16:35:36   1920s] (I)      min wire layer : 1
[11/20 16:35:36   1920s] (I)      max wire layer : 5
[11/20 16:35:36   1920s] (I)      # cut layers (front) : 5
[11/20 16:35:36   1920s] (I)      # cut layers (back)  : 0
[11/20 16:35:36   1920s] (I)      min cut layer : 1
[11/20 16:35:36   1920s] (I)      max cut layer : 4
[11/20 16:35:36   1920s] (I)      ================================ Layers ================================
[11/20 16:35:36   1920s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 16:35:36   1920s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/20 16:35:36   1920s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 16:35:36   1920s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/20 16:35:36   1920s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/20 16:35:36   1920s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 16:35:36   1920s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/20 16:35:36   1920s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 16:35:36   1920s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/20 16:35:36   1920s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 16:35:36   1920s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/20 16:35:36   1920s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 16:35:36   1920s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/20 16:35:36   1920s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/20 16:35:36   1920s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 16:35:36   1920s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/20 16:35:36   1920s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/20 16:35:36   1920s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 16:35:36   1920s] Finished Early Global Route supply map. mem = 4897.0M
[11/20 16:35:36   1920s] icdp deduct supply (H , V) = 20 , 20
[11/20 16:35:36   1920s] icdp demand smooth ratio : 0.788881
[11/20 16:35:36   1920s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/20 16:35:37   1921s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/20 16:35:37   1921s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/20 16:35:37   1921s] High layer ICDP is OFF.
[11/20 16:35:37   1921s] icdpInitRowCol: nrRow 94 -> 94, nrCol 94 -> 94
[11/20 16:35:37   1921s] icdp deduct supply (H , V) = 20 , 20
[11/20 16:35:37   1921s] icdp demand smooth ratio : 0.780742
[11/20 16:35:37   1921s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/20 16:35:37   1922s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/20 16:35:37   1922s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/20 16:35:37   1922s] High layer ICDP is OFF.
[11/20 16:35:37   1922s] icdpInitRowCol: nrRow 94 -> 94, nrCol 94 -> 94
[11/20 16:35:37   1922s] icdp deduct supply (H , V) = 20 , 20
[11/20 16:35:37   1922s] icdp demand smooth ratio : 0.776209
[11/20 16:35:37   1922s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/20 16:35:38   1922s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/20 16:35:38   1922s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/20 16:35:38   1922s] High layer ICDP is OFF.
[11/20 16:35:38   1922s] icdpInitRowCol: nrRow 94 -> 94, nrCol 94 -> 94
[11/20 16:35:38   1922s] icdp deduct supply (H , V) = 20 , 20
[11/20 16:35:38   1923s] icdp demand smooth ratio : 0.773263
[11/20 16:35:38   1923s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/20 16:35:38   1923s] Tweakage swap 74 pairs.
[11/20 16:35:38   1923s] Tweakage swap 70 pairs.
[11/20 16:35:38   1924s] Tweakage swap 58 pairs.
[11/20 16:35:39   1924s] Tweakage swap 74 pairs.
[11/20 16:35:39   1924s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/20 16:35:39   1924s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/20 16:35:39   1924s] High layer ICDP is OFF.
[11/20 16:35:39   1924s] icdpInitRowCol: nrRow 94 -> 94, nrCol 94 -> 94
[11/20 16:35:39   1924s] icdp deduct supply (H , V) = 20 , 20
[11/20 16:35:39   1924s] icdp demand smooth ratio : 0.770598
[11/20 16:35:39   1924s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/20 16:35:39   1925s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/20 16:35:39   1925s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/20 16:35:39   1925s] High layer ICDP is OFF.
[11/20 16:35:39   1925s] icdpInitRowCol: nrRow 94 -> 94, nrCol 94 -> 94
[11/20 16:35:39   1925s] icdp deduct supply (H , V) = 20 , 20
[11/20 16:35:39   1925s] icdp demand smooth ratio : 0.769996
[11/20 16:35:39   1925s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/20 16:35:40   1925s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/20 16:35:40   1925s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/20 16:35:40   1925s] High layer ICDP is OFF.
[11/20 16:35:40   1925s] icdpInitRowCol: nrRow 94 -> 94, nrCol 94 -> 94
[11/20 16:35:40   1925s] icdp deduct supply (H , V) = 20 , 20
[11/20 16:35:40   1925s] icdp demand smooth ratio : 0.769392
[11/20 16:35:40   1925s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/20 16:35:40   1926s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/20 16:35:40   1926s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/20 16:35:40   1926s] High layer ICDP is OFF.
[11/20 16:35:40   1926s] icdpInitRowCol: nrRow 94 -> 94, nrCol 94 -> 94
[11/20 16:35:40   1926s] icdp deduct supply (H , V) = 20 , 20
[11/20 16:35:40   1926s] icdp demand smooth ratio : 0.768944
[11/20 16:35:40   1926s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/20 16:35:40   1926s] Tweakage swap 18 pairs.
[11/20 16:35:41   1927s] Tweakage swap 18 pairs.
[11/20 16:35:41   1927s] Tweakage swap 12 pairs.
[11/20 16:35:41   1927s] Tweakage swap 10 pairs.
[11/20 16:35:41   1927s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/20 16:35:41   1927s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/20 16:35:41   1927s] High layer ICDP is OFF.
[11/20 16:35:41   1927s] icdpInitRowCol: nrRow 94 -> 94, nrCol 94 -> 94
[11/20 16:35:41   1927s] icdp deduct supply (H , V) = 20 , 20
[11/20 16:35:41   1927s] icdp demand smooth ratio : 0.768482
[11/20 16:35:41   1927s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/20 16:35:41   1928s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/20 16:35:41   1928s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/20 16:35:41   1928s] High layer ICDP is OFF.
[11/20 16:35:41   1928s] icdpInitRowCol: nrRow 94 -> 94, nrCol 94 -> 94
[11/20 16:35:41   1928s] icdp deduct supply (H , V) = 20 , 20
[11/20 16:35:41   1928s] icdp demand smooth ratio : 0.768387
[11/20 16:35:41   1928s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/20 16:35:42   1928s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/20 16:35:42   1928s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/20 16:35:42   1928s] High layer ICDP is OFF.
[11/20 16:35:42   1928s] icdpInitRowCol: nrRow 94 -> 94, nrCol 94 -> 94
[11/20 16:35:42   1928s] icdp deduct supply (H , V) = 20 , 20
[11/20 16:35:42   1928s] icdp demand smooth ratio : 0.768313
[11/20 16:35:42   1928s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/20 16:35:42   1929s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/20 16:35:42   1929s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/20 16:35:42   1929s] High layer ICDP is OFF.
[11/20 16:35:42   1929s] icdpInitRowCol: nrRow 94 -> 94, nrCol 94 -> 94
[11/20 16:35:42   1929s] icdp deduct supply (H , V) = 20 , 20
[11/20 16:35:42   1929s] icdp demand smooth ratio : 0.768188
[11/20 16:35:42   1929s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/20 16:35:42   1929s] Tweakage perm 421 insts, flip 1466 insts.
[11/20 16:35:42   1929s] Tweakage perm 43 insts, flip 68 insts.
[11/20 16:35:43   1929s] Tweakage perm 83 insts, flip 49 insts.
[11/20 16:35:43   1929s] Tweakage perm 22 insts, flip 10 insts.
[11/20 16:35:43   1930s] Tweakage perm 196 insts, flip 542 insts.
[11/20 16:35:43   1930s] Tweakage perm 19 insts, flip 27 insts.
[11/20 16:35:43   1930s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:14.992, REAL:10.926, MEM:5800.5M, EPOCH TIME: 1732116943.335295
[11/20 16:35:43   1930s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:15.005, REAL:10.939, MEM:5800.5M, EPOCH TIME: 1732116943.339021
[11/20 16:35:43   1930s] Call icdpEval cleanup ...
[11/20 16:35:43   1930s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:17.280, REAL:11.963, MEM:4723.5M, EPOCH TIME: 1732116943.377917
[11/20 16:35:43   1930s] Move report: Congestion aware Tweak moves 8627 insts, mean move: 9.18 um, max move: 83.72 um 
[11/20 16:35:43   1930s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/FE_RC_5428_0): (846.72, 1352.26) --> (864.20, 1418.50)
[11/20 16:35:43   1930s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:17.3, real=0:00:12.0, mem=4723.5mb) @(0:31:53 - 0:32:10).
[11/20 16:35:43   1930s] 
[11/20 16:35:43   1930s] Running Spiral MT with 8 threads  fetchWidth=324 
[11/20 16:35:43   1930s] Move report: legalization moves 26 insts, mean move: 0.01 um, max move: 0.01 um spiral
[11/20 16:35:43   1930s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_RC_5802_0): (1421.26, 1257.04) --> (1421.26, 1257.05)
[11/20 16:35:43   1930s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/20 16:35:43   1930s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/20 16:35:43   1930s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=4691.5MB) @(0:32:10 - 0:32:11).
[11/20 16:35:43   1930s] Move report: Detail placement moves 8625 insts, mean move: 9.18 um, max move: 83.72 um 
[11/20 16:35:43   1930s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/FE_RC_5428_0): (846.72, 1352.26) --> (864.20, 1418.50)
[11/20 16:35:43   1930s] 	Runtime: CPU: 0:00:17.7 REAL: 0:00:12.0 MEM: 4691.5MB
[11/20 16:35:43   1930s] Statistics of distance of Instance movement in refine placement:
[11/20 16:35:43   1930s]   maximum (X+Y) =        83.72 um
[11/20 16:35:43   1930s]   inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/FE_RC_5428_0) with max move: (846.72, 1352.26) -> (864.2, 1418.5)
[11/20 16:35:43   1930s]   mean    (X+Y) =         9.18 um
[11/20 16:35:43   1930s] Total instances flipped for legalization: 434
[11/20 16:35:43   1930s] Summary Report:
[11/20 16:35:43   1930s] Instances move: 8625 (out of 11946 movable)
[11/20 16:35:43   1930s] Instances flipped: 434
[11/20 16:35:43   1930s] Mean displacement: 9.18 um
[11/20 16:35:43   1930s] Max displacement: 83.72 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/FE_RC_5428_0) (846.72, 1352.26) -> (864.2, 1418.5)
[11/20 16:35:43   1930s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: OAI211X2
[11/20 16:35:43   1930s] 	Violation at original loc: Overlapping with other instance
[11/20 16:35:43   1930s] Total instances moved : 8625
[11/20 16:35:43   1930s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:17.705, REAL:12.196, MEM:4691.5M, EPOCH TIME: 1732116943.573571
[11/20 16:35:43   1930s] Total net bbox length = 3.691e+05 (1.872e+05 1.819e+05) (ext = 7.203e+04)
[11/20 16:35:43   1930s] Runtime: CPU: 0:00:17.7 REAL: 0:00:12.0 MEM: 4691.5MB
[11/20 16:35:43   1930s] [CPU] RefinePlace/total (cpu=0:00:17.7, real=0:00:12.0, mem=4691.5MB) @(0:31:53 - 0:32:11).
[11/20 16:35:43   1930s] *** Finished refinePlace (0:32:11 mem=4691.5M) ***
[11/20 16:35:43   1930s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.654633.16
[11/20 16:35:43   1930s] OPERPROF:   Finished Refine-Place at level 2, CPU:17.728, REAL:12.219, MEM:4691.5M, EPOCH TIME: 1732116943.580801
[11/20 16:35:43   1930s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4691.5M, EPOCH TIME: 1732116943.580867
[11/20 16:35:43   1930s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11946).
[11/20 16:35:43   1930s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:43   1930s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:43   1930s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:43   1930s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.050, REAL:0.027, MEM:4707.5M, EPOCH TIME: 1732116943.607604
[11/20 16:35:43   1930s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:17.798, REAL:12.263, MEM:4707.5M, EPOCH TIME: 1732116943.607714
[11/20 16:35:43   1930s] *** LocalWireReclaim #1 [finish] (optDesign #1) : cpu/real = 0:00:17.8/0:00:12.3 (1.5), totSession cpu/real = 0:32:10.8/1:59:56.6 (0.3), mem = 4707.5M
[11/20 16:35:43   1930s] 
[11/20 16:35:43   1930s] =============================================================================================
[11/20 16:35:43   1930s]  Step TAT Report : LocalWireReclaim #1 / optDesign #1                           22.33-s094_1
[11/20 16:35:43   1930s] =============================================================================================
[11/20 16:35:43   1930s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:35:43   1930s] ---------------------------------------------------------------------------------------------
[11/20 16:35:43   1930s] [ RefinePlace            ]      1   0:00:12.2  (  99.6 % )     0:00:12.2 /  0:00:17.7    1.5
[11/20 16:35:43   1930s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[11/20 16:35:43   1930s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:35:43   1930s] [ MISC                   ]          0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.5
[11/20 16:35:43   1930s] ---------------------------------------------------------------------------------------------
[11/20 16:35:43   1930s]  LocalWireReclaim #1 TOTAL          0:00:12.3  ( 100.0 % )     0:00:12.3 /  0:00:17.8    1.5
[11/20 16:35:43   1930s] ---------------------------------------------------------------------------------------------
[11/20 16:35:43   1930s] 
[11/20 16:35:43   1931s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/20 16:35:43   1931s] #################################################################################
[11/20 16:35:43   1931s] # Design Stage: PreRoute
[11/20 16:35:43   1931s] # Design Name: fpga_top
[11/20 16:35:43   1931s] # Design Mode: 130nm
[11/20 16:35:43   1931s] # Analysis Mode: MMMC Non-OCV 
[11/20 16:35:43   1931s] # Parasitics Mode: No SPEF/RCDB 
[11/20 16:35:43   1931s] # Signoff Settings: SI Off 
[11/20 16:35:43   1931s] #################################################################################
[11/20 16:35:44   1931s] Topological Sorting (REAL = 0:00:00.0, MEM = 4688.0M, InitMEM = 4688.0M)
[11/20 16:35:44   1932s] Calculate delays in BcWc mode...
[11/20 16:35:44   1932s] Start delay calculation (fullDC) (8 T). (MEM=4687.99)
[11/20 16:35:44   1932s] End AAE Lib Interpolated Model. (MEM=4699.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:35:44   1934s] Total number of fetched objects 14139
[11/20 16:35:44   1934s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:35:44   1934s] End delay calculation. (MEM=5138.15 CPU=0:00:01.7 REAL=0:00:00.0)
[11/20 16:35:44   1934s] End delay calculation (fullDC). (MEM=5138.15 CPU=0:00:02.1 REAL=0:00:00.0)
[11/20 16:35:44   1934s] *** CDM Built up (cpu=0:00:03.2  real=0:00:01.0  mem= 5138.1M) ***
[11/20 16:35:45   1935s] eGR doReRoute: optGuide
[11/20 16:35:45   1935s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:5138.1M, EPOCH TIME: 1732116945.268262
[11/20 16:35:45   1935s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:45   1935s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:45   1935s] Cell fpga_top LLGs are deleted
[11/20 16:35:45   1935s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:45   1935s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:45   1935s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.005, REAL:0.005, MEM:4645.1M, EPOCH TIME: 1732116945.273291
[11/20 16:35:45   1935s] {MMLU 0 0 13526}
[11/20 16:35:45   1935s] ### Creating LA Mngr. totSessionCpu=0:32:16 mem=4645.1M
[11/20 16:35:45   1935s] ### Creating LA Mngr, finished. totSessionCpu=0:32:16 mem=4645.1M
[11/20 16:35:45   1935s] Running pre-eGR process
[11/20 16:35:45   1935s] Set min layer with default ( 2 )
[11/20 16:35:45   1935s] Set max layer with default ( 127 )
[11/20 16:35:45   1935s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:35:45   1935s] Min route layer (adjusted) = 2
[11/20 16:35:45   1935s] Max route layer (adjusted) = 5
[11/20 16:35:45   1935s] Set min layer with default ( 2 )
[11/20 16:35:45   1935s] Set max layer with default ( 127 )
[11/20 16:35:45   1935s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:35:45   1935s] Min route layer (adjusted) = 2
[11/20 16:35:45   1935s] Max route layer (adjusted) = 5
[11/20 16:35:45   1935s] (I)      Started Import and model ( Curr Mem: 4.41 MB )
[11/20 16:35:45   1935s] (I)      Default pattern map key = fpga_top_default.
[11/20 16:35:45   1935s] (I)      == Non-default Options ==
[11/20 16:35:45   1935s] (I)      Maximum routing layer                              : 5
[11/20 16:35:45   1935s] (I)      Top routing layer                                  : 5
[11/20 16:35:45   1935s] (I)      Number of threads                                  : 8
[11/20 16:35:45   1935s] (I)      Route tie net to shape                             : auto
[11/20 16:35:45   1935s] (I)      Method to set GCell size                           : row
[11/20 16:35:45   1935s] (I)      Tie hi/lo max distance                             : 41.400000
[11/20 16:35:45   1935s] (I)      Counted 17053 PG shapes. eGR will not process PG shapes layer by layer.
[11/20 16:35:45   1935s] (I)      ============== Pin Summary ==============
[11/20 16:35:45   1935s] (I)      +-------+--------+---------+------------+
[11/20 16:35:45   1935s] (I)      | Layer | # pins | % total |      Group |
[11/20 16:35:45   1935s] (I)      +-------+--------+---------+------------+
[11/20 16:35:45   1935s] (I)      |     1 |  38815 |   99.43 |        Pin |
[11/20 16:35:45   1935s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/20 16:35:45   1935s] (I)      |     3 |    192 |    0.49 | Pin access |
[11/20 16:35:45   1935s] (I)      |     4 |      0 |    0.00 |      Other |
[11/20 16:35:45   1935s] (I)      |     5 |     32 |    0.08 |      Other |
[11/20 16:35:45   1935s] (I)      +-------+--------+---------+------------+
[11/20 16:35:45   1935s] (I)      Use row-based GCell size
[11/20 16:35:45   1935s] (I)      Use row-based GCell align
[11/20 16:35:45   1935s] (I)      layer 0 area = 83000
[11/20 16:35:45   1935s] (I)      layer 1 area = 67600
[11/20 16:35:45   1935s] (I)      layer 2 area = 240000
[11/20 16:35:45   1935s] (I)      layer 3 area = 240000
[11/20 16:35:45   1935s] (I)      layer 4 area = 4000000
[11/20 16:35:45   1935s] (I)      GCell unit size   : 4140
[11/20 16:35:45   1935s] (I)      GCell multiplier  : 1
[11/20 16:35:45   1935s] (I)      GCell row height  : 4140
[11/20 16:35:45   1935s] (I)      Actual row height : 4140
[11/20 16:35:45   1935s] (I)      GCell align ref   : 280000 280000
[11/20 16:35:45   1935s] [NR-eGR] Track table information for default rule: 
[11/20 16:35:45   1935s] [NR-eGR] met1 has single uniform track structure
[11/20 16:35:45   1935s] [NR-eGR] met2 has single uniform track structure
[11/20 16:35:45   1935s] [NR-eGR] met3 has single uniform track structure
[11/20 16:35:45   1935s] [NR-eGR] met4 has single uniform track structure
[11/20 16:35:45   1935s] [NR-eGR] met5 has single uniform track structure
[11/20 16:35:45   1935s] (I)      =============== Default via ===============
[11/20 16:35:45   1935s] (I)      +---+------------------+------------------+
[11/20 16:35:45   1935s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/20 16:35:45   1935s] (I)      +---+------------------+------------------+
[11/20 16:35:45   1935s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/20 16:35:45   1935s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/20 16:35:45   1935s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/20 16:35:45   1935s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/20 16:35:45   1935s] (I)      +---+------------------+------------------+
[11/20 16:35:45   1935s] [NR-eGR] Read 26534 PG shapes
[11/20 16:35:45   1935s] [NR-eGR] Read 0 clock shapes
[11/20 16:35:45   1935s] [NR-eGR] Read 0 other shapes
[11/20 16:35:45   1935s] [NR-eGR] #Routing Blockages  : 0
[11/20 16:35:45   1935s] [NR-eGR] #Instance Blockages : 9014
[11/20 16:35:45   1935s] [NR-eGR] #PG Blockages       : 26534
[11/20 16:35:45   1935s] [NR-eGR] #Halo Blockages     : 0
[11/20 16:35:45   1935s] [NR-eGR] #Boundary Blockages : 0
[11/20 16:35:45   1935s] [NR-eGR] #Clock Blockages    : 0
[11/20 16:35:45   1935s] [NR-eGR] #Other Blockages    : 0
[11/20 16:35:45   1935s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/20 16:35:45   1935s] (I)      Custom ignore net properties:
[11/20 16:35:45   1935s] (I)      1 : NotLegal
[11/20 16:35:45   1935s] (I)      Default ignore net properties:
[11/20 16:35:45   1935s] (I)      1 : Special
[11/20 16:35:45   1935s] (I)      2 : Analog
[11/20 16:35:45   1935s] (I)      3 : Fixed
[11/20 16:35:45   1935s] (I)      4 : Skipped
[11/20 16:35:45   1935s] (I)      5 : MixedSignal
[11/20 16:35:45   1935s] (I)      Prerouted net properties:
[11/20 16:35:45   1935s] (I)      1 : NotLegal
[11/20 16:35:45   1935s] (I)      2 : Special
[11/20 16:35:45   1935s] (I)      3 : Analog
[11/20 16:35:45   1935s] (I)      4 : Fixed
[11/20 16:35:45   1935s] (I)      5 : Skipped
[11/20 16:35:45   1935s] (I)      6 : MixedSignal
[11/20 16:35:45   1935s] [NR-eGR] Early global route reroute all routable nets
[11/20 16:35:45   1935s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/20 16:35:45   1935s] [NR-eGR] Read 12047 nets ( ignored 0 )
[11/20 16:35:45   1935s] (I)        Front-side 12047 ( ignored 0 )
[11/20 16:35:45   1935s] (I)        Back-side  0 ( ignored 0 )
[11/20 16:35:45   1935s] (I)        Both-side  0 ( ignored 0 )
[11/20 16:35:45   1935s] (I)      early_global_route_priority property id does not exist.
[11/20 16:35:45   1935s] (I)      Read Num Blocks=35548  Num Prerouted Wires=0  Num CS=0
[11/20 16:35:45   1936s] (I)      Layer 1 (V) : #blockages 10781 : #preroutes 0
[11/20 16:35:45   1936s] (I)      Layer 2 (H) : #blockages 14546 : #preroutes 0
[11/20 16:35:45   1936s] (I)      Layer 3 (V) : #blockages 8333 : #preroutes 0
[11/20 16:35:45   1936s] (I)      Layer 4 (H) : #blockages 1888 : #preroutes 0
[11/20 16:35:45   1936s] (I)      Number of ignored nets                =      0
[11/20 16:35:45   1936s] (I)      Number of connected nets              =      0
[11/20 16:35:45   1936s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/20 16:35:45   1936s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/20 16:35:45   1936s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/20 16:35:45   1936s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/20 16:35:45   1936s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/20 16:35:45   1936s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/20 16:35:45   1936s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/20 16:35:45   1936s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/20 16:35:45   1936s] (I)      Ndr track 0 does not exist
[11/20 16:35:45   1936s] (I)      ---------------------Grid Graph Info--------------------
[11/20 16:35:45   1936s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/20 16:35:45   1936s] (I)      Core area           : (280000, 280000) - (1838665, 1838665)
[11/20 16:35:45   1936s] (I)      Site width          :   460  (dbu)
[11/20 16:35:45   1936s] (I)      Row height          :  4140  (dbu)
[11/20 16:35:45   1936s] (I)      GCell row height    :  4140  (dbu)
[11/20 16:35:45   1936s] (I)      GCell width         :  4140  (dbu)
[11/20 16:35:45   1936s] (I)      GCell height        :  4140  (dbu)
[11/20 16:35:45   1936s] (I)      Grid                :   512   512     5
[11/20 16:35:45   1936s] (I)      Layer numbers       :     1     2     3     4     5
[11/20 16:35:45   1936s] (I)      Vertical capacity   :     0  4140     0  4140     0
[11/20 16:35:45   1936s] (I)      Horizontal capacity :     0     0  4140     0  4140
[11/20 16:35:45   1936s] (I)      Default wire width  :   140   140   300   300  1600
[11/20 16:35:45   1936s] (I)      Default wire space  :   140   140   300   300  1600
[11/20 16:35:45   1936s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/20 16:35:45   1936s] (I)      Default pitch size  :   280   460   610   615  3660
[11/20 16:35:45   1936s] (I)      First track coord   :   320   320   620   790  1840
[11/20 16:35:45   1936s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[11/20 16:35:45   1936s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/20 16:35:45   1936s] (I)      Num of masks        :     1     1     1     1     1
[11/20 16:35:45   1936s] (I)      Num of trim masks   :     0     0     0     0     0
[11/20 16:35:45   1936s] (I)      --------------------------------------------------------
[11/20 16:35:45   1936s] 
[11/20 16:35:45   1936s] [NR-eGR] ============ Routing rule table ============
[11/20 16:35:45   1936s] [NR-eGR] Rule id: 0  Nets: 12015
[11/20 16:35:45   1936s] [NR-eGR] ========================================
[11/20 16:35:45   1936s] [NR-eGR] 
[11/20 16:35:45   1936s] (I)      ======== NDR :  =========
[11/20 16:35:45   1936s] (I)      +--------------+--------+
[11/20 16:35:45   1936s] (I)      |           ID |      0 |
[11/20 16:35:45   1936s] (I)      |         Name |        |
[11/20 16:35:45   1936s] (I)      |      Default |    yes |
[11/20 16:35:45   1936s] (I)      |  Clk Special |     no |
[11/20 16:35:45   1936s] (I)      | Hard spacing |     no |
[11/20 16:35:45   1936s] (I)      |    NDR track | (none) |
[11/20 16:35:45   1936s] (I)      |      NDR via | (none) |
[11/20 16:35:45   1936s] (I)      |  Extra space |      0 |
[11/20 16:35:45   1936s] (I)      |      Shields |      0 |
[11/20 16:35:45   1936s] (I)      |   Demand (H) |      1 |
[11/20 16:35:45   1936s] (I)      |   Demand (V) |      1 |
[11/20 16:35:45   1936s] (I)      |        #Nets |  12015 |
[11/20 16:35:45   1936s] (I)      +--------------+--------+
[11/20 16:35:45   1936s] (I)      +-------------------------------------------------------------------------------------+
[11/20 16:35:45   1936s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/20 16:35:45   1936s] (I)      +-------------------------------------------------------------------------------------+
[11/20 16:35:45   1936s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/20 16:35:45   1936s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/20 16:35:45   1936s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/20 16:35:45   1936s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/20 16:35:45   1936s] (I)      +-------------------------------------------------------------------------------------+
[11/20 16:35:45   1936s] (I)      =============== Blocked Tracks ===============
[11/20 16:35:45   1936s] (I)      +-------+---------+----------+---------------+
[11/20 16:35:45   1936s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/20 16:35:45   1936s] (I)      +-------+---------+----------+---------------+
[11/20 16:35:45   1936s] (I)      |     1 |       0 |        0 |         0.00% |
[11/20 16:35:45   1936s] (I)      |     2 | 2357760 |   763000 |        32.36% |
[11/20 16:35:45   1936s] (I)      |     3 | 1777664 |   511103 |        28.75% |
[11/20 16:35:45   1936s] (I)      |     4 | 1763328 |   649576 |        36.84% |
[11/20 16:35:45   1936s] (I)      |     5 |  296448 |    98552 |        33.24% |
[11/20 16:35:45   1936s] (I)      +-------+---------+----------+---------------+
[11/20 16:35:45   1936s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 4.46 MB )
[11/20 16:35:45   1936s] (I)      Delete wires for 12015 nets (async)
[11/20 16:35:45   1936s] (I)      Reset routing kernel
[11/20 16:35:45   1936s] (I)      Started Global Routing ( Curr Mem: 4.46 MB )
[11/20 16:35:45   1936s] (I)      totalPins=37528  totalGlobalPin=35494 (94.58%)
[11/20 16:35:45   1936s] (I)      ================= Net Group Info =================
[11/20 16:35:45   1936s] (I)      +----+----------------+--------------+-----------+
[11/20 16:35:45   1936s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/20 16:35:45   1936s] (I)      +----+----------------+--------------+-----------+
[11/20 16:35:45   1936s] (I)      |  1 |              0 |      met4(4) |   met5(5) |
[11/20 16:35:45   1936s] (I)      |  2 |          12015 |      met2(2) |   met5(5) |
[11/20 16:35:45   1936s] (I)      +----+----------------+--------------+-----------+
[11/20 16:35:45   1936s] (I)      total 2D Cap : 4288443 = (1473535 H, 2814908 V)
[11/20 16:35:45   1936s] (I)      total 2D Demand : 1989 = (0 H, 1989 V)
[11/20 16:35:45   1936s] (I)      Adjusted 0 GCells for pin access
[11/20 16:35:45   1936s] [NR-eGR] Layer group 1: route 12015 net(s) in layer range [2, 5]
[11/20 16:35:45   1936s] (I)      
[11/20 16:35:45   1936s] (I)      ============  Phase 1a Route ============
[11/20 16:35:45   1936s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 32
[11/20 16:35:45   1936s] (I)      Usage: 110148 = (54480 H, 55668 V) = (3.70% H, 1.98% V) = (2.255e+05um H, 2.305e+05um V)
[11/20 16:35:45   1936s] (I)      
[11/20 16:35:45   1936s] (I)      ============  Phase 1b Route ============
[11/20 16:35:45   1936s] (I)      Usage: 110255 = (54505 H, 55750 V) = (3.70% H, 1.98% V) = (2.257e+05um H, 2.308e+05um V)
[11/20 16:35:45   1936s] (I)      Overflow of layer group 1: 0.80% H + 0.00% V. EstWL: 4.564557e+05um
[11/20 16:35:45   1936s] (I)      Congestion metric : 4.93%H 0.02%V, 4.95%HV
[11/20 16:35:45   1936s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/20 16:35:45   1936s] (I)      
[11/20 16:35:45   1936s] (I)      ============  Phase 1c Route ============
[11/20 16:35:45   1936s] (I)      Level2 Grid: 103 x 103
[11/20 16:35:45   1936s] (I)      Usage: 110390 = (54567 H, 55823 V) = (3.70% H, 1.98% V) = (2.259e+05um H, 2.311e+05um V)
[11/20 16:35:45   1936s] (I)      
[11/20 16:35:45   1936s] (I)      ============  Phase 1d Route ============
[11/20 16:35:45   1936s] (I)      Usage: 110633 = (54638 H, 55995 V) = (3.71% H, 1.99% V) = (2.262e+05um H, 2.318e+05um V)
[11/20 16:35:45   1936s] (I)      
[11/20 16:35:45   1936s] (I)      ============  Phase 1e Route ============
[11/20 16:35:45   1936s] (I)      Usage: 110633 = (54638 H, 55995 V) = (3.71% H, 1.99% V) = (2.262e+05um H, 2.318e+05um V)
[11/20 16:35:45   1936s] [NR-eGR] Early Global Route overflow of layer group 1: 0.74% H + 0.00% V. EstWL: 4.580206e+05um
[11/20 16:35:45   1936s] (I)      
[11/20 16:35:45   1936s] (I)      ============  Phase 1l Route ============
[11/20 16:35:45   1936s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/20 16:35:45   1936s] (I)      Layer  2:    1702802     57919         0      599355     1755333    (25.45%) 
[11/20 16:35:45   1936s] (I)      Layer  3:    1278876    107638      9582      456513     1319153    (25.71%) 
[11/20 16:35:45   1936s] (I)      Layer  4:    1120945     25275       387      556342     1204888    (31.59%) 
[11/20 16:35:45   1936s] (I)      Layer  5:     199202      6286       111       94466      201479    (31.92%) 
[11/20 16:35:45   1936s] (I)      Total:       4301825    197118     10080     1706674     4480852    (27.58%) 
[11/20 16:35:45   1936s] (I)      
[11/20 16:35:45   1936s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/20 16:35:45   1936s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/20 16:35:45   1936s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/20 16:35:45   1936s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[11/20 16:35:45   1936s] [NR-eGR] --------------------------------------------------------------------------------
[11/20 16:35:45   1936s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/20 16:35:45   1936s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/20 16:35:45   1936s] [NR-eGR]    met3 ( 3)      3546( 1.82%)       408( 0.21%)        11( 0.01%)   ( 2.04%) 
[11/20 16:35:45   1936s] [NR-eGR]    met4 ( 4)       206( 0.12%)         4( 0.00%)         0( 0.00%)   ( 0.12%) 
[11/20 16:35:45   1936s] [NR-eGR]    met5 ( 5)       108( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[11/20 16:35:45   1936s] [NR-eGR] --------------------------------------------------------------------------------
[11/20 16:35:45   1936s] [NR-eGR]        Total      3860( 0.52%)       412( 0.06%)        11( 0.00%)   ( 0.57%) 
[11/20 16:35:45   1936s] [NR-eGR] 
[11/20 16:35:45   1936s] (I)      Finished Global Routing ( CPU: 0.63 sec, Real: 0.26 sec, Curr Mem: 4.47 MB )
[11/20 16:35:45   1936s] (I)      Updating congestion map
[11/20 16:35:45   1936s] (I)      total 2D Cap : 4317963 = (1484121 H, 2833842 V)
[11/20 16:35:45   1936s] [NR-eGR] Overflow after Early Global Route 1.47% H + 0.00% V
[11/20 16:35:45   1936s] (I)      Running track assignment and export wires
[11/20 16:35:45   1936s] (I)      ============= Track Assignment ============
[11/20 16:35:45   1936s] (I)      Started Track Assignment (8T) ( Curr Mem: 4.46 MB )
[11/20 16:35:45   1936s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[11/20 16:35:45   1936s] (I)      Run Multi-thread track assignment
[11/20 16:35:45   1937s] (I)      Finished Track Assignment (8T) ( CPU: 0.34 sec, Real: 0.08 sec, Curr Mem: 4.51 MB )
[11/20 16:35:45   1937s] (I)      Started Export ( Curr Mem: 4.51 MB )
[11/20 16:35:45   1937s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/20 16:35:45   1937s] [NR-eGR] Total eGR-routed clock nets wire length: 20109um, number of vias: 4871
[11/20 16:35:45   1937s] [NR-eGR] --------------------------------------------------------------------------
[11/20 16:35:45   1937s] [NR-eGR]               Length (um)   Vias 
[11/20 16:35:45   1937s] [NR-eGR] ---------------------------------
[11/20 16:35:45   1937s] [NR-eGR]  met1  (1H)             0  37336 
[11/20 16:35:45   1937s] [NR-eGR]  met2  (2V)        201408  47261 
[11/20 16:35:45   1937s] [NR-eGR]  met3  (3H)        208419   7754 
[11/20 16:35:45   1937s] [NR-eGR]  met4  (4V)         40426   5934 
[11/20 16:35:45   1937s] [NR-eGR]  met5  (5H)         23223      0 
[11/20 16:35:45   1937s] [NR-eGR] ---------------------------------
[11/20 16:35:45   1937s] [NR-eGR]        Total       473477  98285 
[11/20 16:35:45   1937s] [NR-eGR] --------------------------------------------------------------------------
[11/20 16:35:45   1937s] [NR-eGR] Total half perimeter of net bounding box: 369119um
[11/20 16:35:45   1937s] [NR-eGR] Total length: 473477um, number of vias: 98285
[11/20 16:35:45   1937s] [NR-eGR] --------------------------------------------------------------------------
[11/20 16:35:45   1937s] (I)      == Layer wire length by net rule ==
[11/20 16:35:45   1937s] (I)                     Default 
[11/20 16:35:45   1937s] (I)      -----------------------
[11/20 16:35:45   1937s] (I)       met1  (1H)        0um 
[11/20 16:35:45   1937s] (I)       met2  (2V)   201408um 
[11/20 16:35:45   1937s] (I)       met3  (3H)   208419um 
[11/20 16:35:45   1937s] (I)       met4  (4V)    40426um 
[11/20 16:35:45   1937s] (I)       met5  (5H)    23223um 
[11/20 16:35:45   1937s] (I)      -----------------------
[11/20 16:35:45   1937s] (I)             Total  473477um 
[11/20 16:35:45   1937s] (I)      == Layer via count by net rule ==
[11/20 16:35:45   1937s] (I)                    Default 
[11/20 16:35:45   1937s] (I)      ----------------------
[11/20 16:35:45   1937s] (I)       met1  (1H)     37336 
[11/20 16:35:45   1937s] (I)       met2  (2V)     47261 
[11/20 16:35:45   1937s] (I)       met3  (3H)      7754 
[11/20 16:35:45   1937s] (I)       met4  (4V)      5934 
[11/20 16:35:45   1937s] (I)       met5  (5H)         0 
[11/20 16:35:45   1937s] (I)      ----------------------
[11/20 16:35:45   1937s] (I)             Total    98285 
[11/20 16:35:45   1937s] (I)      Finished Export ( CPU: 0.24 sec, Real: 0.14 sec, Curr Mem: 4.38 MB )
[11/20 16:35:45   1937s] eee: RC Grid Memory freed=168540
[11/20 16:35:45   1937s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.39 sec, Real: 0.65 sec, Curr Mem: 4.38 MB )
[11/20 16:35:45   1937s] (I)      ========================================= Runtime Summary ==========================================
[11/20 16:35:45   1937s] (I)       Step                                               %        Start       Finish      Real       CPU 
[11/20 16:35:45   1937s] (I)      ----------------------------------------------------------------------------------------------------
[11/20 16:35:45   1937s] (I)       Early Global Route kernel                    100.00%  2591.83 sec  2592.47 sec  0.65 sec  1.39 sec 
[11/20 16:35:45   1937s] (I)       +-Import and model                            20.54%  2591.83 sec  2591.96 sec  0.13 sec  0.14 sec 
[11/20 16:35:45   1937s] (I)       | +-Create place DB                            5.34%  2591.83 sec  2591.86 sec  0.03 sec  0.03 sec 
[11/20 16:35:45   1937s] (I)       | | +-Import place data                        5.31%  2591.83 sec  2591.86 sec  0.03 sec  0.03 sec 
[11/20 16:35:45   1937s] (I)       | | | +-Read instances and placement           1.51%  2591.83 sec  2591.84 sec  0.01 sec  0.01 sec 
[11/20 16:35:45   1937s] (I)       | | | +-Read nets                              3.68%  2591.84 sec  2591.86 sec  0.02 sec  0.02 sec 
[11/20 16:35:45   1937s] (I)       | +-Create route DB                           12.06%  2591.86 sec  2591.94 sec  0.08 sec  0.09 sec 
[11/20 16:35:45   1937s] (I)       | | +-Import route data (8T)                  12.00%  2591.86 sec  2591.94 sec  0.08 sec  0.09 sec 
[11/20 16:35:45   1937s] (I)       | | | +-Read blockages ( Layer 2-5 )           1.66%  2591.87 sec  2591.88 sec  0.01 sec  0.02 sec 
[11/20 16:35:45   1937s] (I)       | | | | +-Read routing blockages               0.00%  2591.87 sec  2591.87 sec  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)       | | | | +-Read instance blockages              0.45%  2591.87 sec  2591.87 sec  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)       | | | | +-Read PG blockages                    0.97%  2591.87 sec  2591.88 sec  0.01 sec  0.02 sec 
[11/20 16:35:45   1937s] (I)       | | | | | +-Allocate memory for PG via list    0.15%  2591.87 sec  2591.87 sec  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)       | | | | +-Read clock blockages                 0.01%  2591.88 sec  2591.88 sec  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)       | | | | +-Read other blockages                 0.01%  2591.88 sec  2591.88 sec  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)       | | | | +-Read halo blockages                  0.02%  2591.88 sec  2591.88 sec  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)       | | | | +-Read boundary cut boxes              0.00%  2591.88 sec  2591.88 sec  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)       | | | +-Read blackboxes                        0.00%  2591.88 sec  2591.88 sec  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)       | | | +-Read prerouted                         0.49%  2591.88 sec  2591.88 sec  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)       | | | +-Read nets                              0.50%  2591.88 sec  2591.88 sec  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)       | | | +-Set up via pillars                     0.01%  2591.88 sec  2591.88 sec  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)       | | | +-Initialize 3D grid graph               0.56%  2591.88 sec  2591.89 sec  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)       | | | +-Model blockage capacity                7.70%  2591.89 sec  2591.94 sec  0.05 sec  0.05 sec 
[11/20 16:35:45   1937s] (I)       | | | | +-Initialize 3D capacity               7.04%  2591.89 sec  2591.93 sec  0.05 sec  0.05 sec 
[11/20 16:35:45   1937s] (I)       | +-Read aux data                              0.00%  2591.94 sec  2591.94 sec  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)       | +-Others data preparation                    0.01%  2591.94 sec  2591.94 sec  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)       | +-Create route kernel                        2.63%  2591.94 sec  2591.96 sec  0.02 sec  0.02 sec 
[11/20 16:35:45   1937s] (I)       +-Global Routing                              40.52%  2591.96 sec  2592.22 sec  0.26 sec  0.63 sec 
[11/20 16:35:45   1937s] (I)       | +-Initialization                             0.77%  2591.96 sec  2591.97 sec  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)       | +-Net group 1                               37.20%  2591.97 sec  2592.21 sec  0.24 sec  0.61 sec 
[11/20 16:35:45   1937s] (I)       | | +-Generate topology (8T)                   1.43%  2591.97 sec  2591.98 sec  0.01 sec  0.01 sec 
[11/20 16:35:45   1937s] (I)       | | +-Phase 1a                                 7.56%  2591.99 sec  2592.04 sec  0.05 sec  0.12 sec 
[11/20 16:35:45   1937s] (I)       | | | +-Pattern routing (8T)                   5.20%  2591.99 sec  2592.03 sec  0.03 sec  0.11 sec 
[11/20 16:35:45   1937s] (I)       | | | +-Pattern Routing Avoiding Blockages     1.21%  2592.03 sec  2592.04 sec  0.01 sec  0.01 sec 
[11/20 16:35:45   1937s] (I)       | | | +-Add via demand to 2D                   0.92%  2592.04 sec  2592.04 sec  0.01 sec  0.01 sec 
[11/20 16:35:45   1937s] (I)       | | +-Phase 1b                                 4.62%  2592.04 sec  2592.07 sec  0.03 sec  0.07 sec 
[11/20 16:35:45   1937s] (I)       | | | +-Monotonic routing (8T)                 2.99%  2592.04 sec  2592.06 sec  0.02 sec  0.06 sec 
[11/20 16:35:45   1937s] (I)       | | +-Phase 1c                                 1.48%  2592.07 sec  2592.08 sec  0.01 sec  0.01 sec 
[11/20 16:35:45   1937s] (I)       | | | +-Two level Routing                      1.45%  2592.07 sec  2592.08 sec  0.01 sec  0.01 sec 
[11/20 16:35:45   1937s] (I)       | | | | +-Two Level Routing (Regular)          0.98%  2592.08 sec  2592.08 sec  0.01 sec  0.01 sec 
[11/20 16:35:45   1937s] (I)       | | | | +-Two Level Routing (Strong)           0.16%  2592.08 sec  2592.08 sec  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)       | | +-Phase 1d                                 6.52%  2592.08 sec  2592.13 sec  0.04 sec  0.09 sec 
[11/20 16:35:45   1937s] (I)       | | | +-Detoured routing (8T)                  6.45%  2592.08 sec  2592.13 sec  0.04 sec  0.09 sec 
[11/20 16:35:45   1937s] (I)       | | +-Phase 1e                                 0.85%  2592.13 sec  2592.13 sec  0.01 sec  0.01 sec 
[11/20 16:35:45   1937s] (I)       | | | +-Route legalization                     0.68%  2592.13 sec  2592.13 sec  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)       | | | | +-Legalize Blockage Violations         0.65%  2592.13 sec  2592.13 sec  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)       | | +-Phase 1l                                11.58%  2592.13 sec  2592.21 sec  0.07 sec  0.27 sec 
[11/20 16:35:45   1937s] (I)       | | | +-Layer assignment (8T)                 10.26%  2592.14 sec  2592.21 sec  0.07 sec  0.27 sec 
[11/20 16:35:45   1937s] (I)       +-Export cong map                              3.19%  2592.22 sec  2592.24 sec  0.02 sec  0.02 sec 
[11/20 16:35:45   1937s] (I)       | +-Export 2D cong map                         0.45%  2592.24 sec  2592.24 sec  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)       +-Extract Global 3D Wires                      0.60%  2592.24 sec  2592.25 sec  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)       +-Track Assignment (8T)                       12.13%  2592.25 sec  2592.33 sec  0.08 sec  0.34 sec 
[11/20 16:35:45   1937s] (I)       | +-Initialization                             0.21%  2592.25 sec  2592.25 sec  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)       | +-Track Assignment Kernel                   11.56%  2592.25 sec  2592.33 sec  0.07 sec  0.34 sec 
[11/20 16:35:45   1937s] (I)       | +-Free Memory                                0.00%  2592.33 sec  2592.33 sec  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)       +-Export                                      22.16%  2592.33 sec  2592.47 sec  0.14 sec  0.24 sec 
[11/20 16:35:45   1937s] (I)       | +-Export DB wires                            5.05%  2592.33 sec  2592.36 sec  0.03 sec  0.10 sec 
[11/20 16:35:45   1937s] (I)       | | +-Export all nets (8T)                     3.90%  2592.33 sec  2592.35 sec  0.03 sec  0.08 sec 
[11/20 16:35:45   1937s] (I)       | | +-Set wire vias (8T)                       0.80%  2592.36 sec  2592.36 sec  0.01 sec  0.02 sec 
[11/20 16:35:45   1937s] (I)       | +-Report wirelength                          3.59%  2592.36 sec  2592.38 sec  0.02 sec  0.02 sec 
[11/20 16:35:45   1937s] (I)       | +-Update net boxes                           2.01%  2592.38 sec  2592.40 sec  0.01 sec  0.04 sec 
[11/20 16:35:45   1937s] (I)       | +-Update timing                              9.68%  2592.40 sec  2592.46 sec  0.06 sec  0.06 sec 
[11/20 16:35:45   1937s] (I)       +-Postprocess design                           0.11%  2592.47 sec  2592.47 sec  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)      ======================= Summary by functions ========================
[11/20 16:35:45   1937s] (I)       Lv  Step                                      %      Real       CPU 
[11/20 16:35:45   1937s] (I)      ---------------------------------------------------------------------
[11/20 16:35:45   1937s] (I)        0  Early Global Route kernel           100.00%  0.65 sec  1.39 sec 
[11/20 16:35:45   1937s] (I)        1  Global Routing                       40.52%  0.26 sec  0.63 sec 
[11/20 16:35:45   1937s] (I)        1  Export                               22.16%  0.14 sec  0.24 sec 
[11/20 16:35:45   1937s] (I)        1  Import and model                     20.54%  0.13 sec  0.14 sec 
[11/20 16:35:45   1937s] (I)        1  Track Assignment (8T)                12.13%  0.08 sec  0.34 sec 
[11/20 16:35:45   1937s] (I)        1  Export cong map                       3.19%  0.02 sec  0.02 sec 
[11/20 16:35:45   1937s] (I)        1  Extract Global 3D Wires               0.60%  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)        1  Postprocess design                    0.11%  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)        2  Net group 1                          37.20%  0.24 sec  0.61 sec 
[11/20 16:35:45   1937s] (I)        2  Create route DB                      12.06%  0.08 sec  0.09 sec 
[11/20 16:35:45   1937s] (I)        2  Track Assignment Kernel              11.56%  0.07 sec  0.34 sec 
[11/20 16:35:45   1937s] (I)        2  Update timing                         9.68%  0.06 sec  0.06 sec 
[11/20 16:35:45   1937s] (I)        2  Create place DB                       5.34%  0.03 sec  0.03 sec 
[11/20 16:35:45   1937s] (I)        2  Export DB wires                       5.05%  0.03 sec  0.10 sec 
[11/20 16:35:45   1937s] (I)        2  Report wirelength                     3.59%  0.02 sec  0.02 sec 
[11/20 16:35:45   1937s] (I)        2  Create route kernel                   2.63%  0.02 sec  0.02 sec 
[11/20 16:35:45   1937s] (I)        2  Update net boxes                      2.01%  0.01 sec  0.04 sec 
[11/20 16:35:45   1937s] (I)        2  Initialization                        0.98%  0.01 sec  0.01 sec 
[11/20 16:35:45   1937s] (I)        2  Export 2D cong map                    0.45%  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)        2  Others data preparation               0.01%  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)        3  Import route data (8T)               12.00%  0.08 sec  0.09 sec 
[11/20 16:35:45   1937s] (I)        3  Phase 1l                             11.58%  0.07 sec  0.27 sec 
[11/20 16:35:45   1937s] (I)        3  Phase 1a                              7.56%  0.05 sec  0.12 sec 
[11/20 16:35:45   1937s] (I)        3  Phase 1d                              6.52%  0.04 sec  0.09 sec 
[11/20 16:35:45   1937s] (I)        3  Import place data                     5.31%  0.03 sec  0.03 sec 
[11/20 16:35:45   1937s] (I)        3  Phase 1b                              4.62%  0.03 sec  0.07 sec 
[11/20 16:35:45   1937s] (I)        3  Export all nets (8T)                  3.90%  0.03 sec  0.08 sec 
[11/20 16:35:45   1937s] (I)        3  Phase 1c                              1.48%  0.01 sec  0.01 sec 
[11/20 16:35:45   1937s] (I)        3  Generate topology (8T)                1.43%  0.01 sec  0.01 sec 
[11/20 16:35:45   1937s] (I)        3  Phase 1e                              0.85%  0.01 sec  0.01 sec 
[11/20 16:35:45   1937s] (I)        3  Set wire vias (8T)                    0.80%  0.01 sec  0.02 sec 
[11/20 16:35:45   1937s] (I)        4  Layer assignment (8T)                10.26%  0.07 sec  0.27 sec 
[11/20 16:35:45   1937s] (I)        4  Model blockage capacity               7.70%  0.05 sec  0.05 sec 
[11/20 16:35:45   1937s] (I)        4  Detoured routing (8T)                 6.45%  0.04 sec  0.09 sec 
[11/20 16:35:45   1937s] (I)        4  Pattern routing (8T)                  5.20%  0.03 sec  0.11 sec 
[11/20 16:35:45   1937s] (I)        4  Read nets                             4.18%  0.03 sec  0.03 sec 
[11/20 16:35:45   1937s] (I)        4  Monotonic routing (8T)                2.99%  0.02 sec  0.06 sec 
[11/20 16:35:45   1937s] (I)        4  Read blockages ( Layer 2-5 )          1.66%  0.01 sec  0.02 sec 
[11/20 16:35:45   1937s] (I)        4  Read instances and placement          1.51%  0.01 sec  0.01 sec 
[11/20 16:35:45   1937s] (I)        4  Two level Routing                     1.45%  0.01 sec  0.01 sec 
[11/20 16:35:45   1937s] (I)        4  Pattern Routing Avoiding Blockages    1.21%  0.01 sec  0.01 sec 
[11/20 16:35:45   1937s] (I)        4  Add via demand to 2D                  0.92%  0.01 sec  0.01 sec 
[11/20 16:35:45   1937s] (I)        4  Route legalization                    0.68%  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)        4  Initialize 3D grid graph              0.56%  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)        4  Read prerouted                        0.49%  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)        5  Initialize 3D capacity                7.04%  0.05 sec  0.05 sec 
[11/20 16:35:45   1937s] (I)        5  Two Level Routing (Regular)           0.98%  0.01 sec  0.01 sec 
[11/20 16:35:45   1937s] (I)        5  Read PG blockages                     0.97%  0.01 sec  0.02 sec 
[11/20 16:35:45   1937s] (I)        5  Legalize Blockage Violations          0.65%  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)        5  Read instance blockages               0.45%  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)        5  Two Level Routing (Strong)            0.16%  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] (I)        6  Allocate memory for PG via list       0.15%  0.00 sec  0.00 sec 
[11/20 16:35:45   1937s] Running post-eGR process
[11/20 16:35:45   1937s] Extraction called for design 'fpga_top' of instances=11994 and nets=14595 using extraction engine 'preRoute' .
[11/20 16:35:45   1937s] PreRoute RC Extraction called for design fpga_top.
[11/20 16:35:45   1937s] RC Extraction called in multi-corner(1) mode.
[11/20 16:35:45   1937s] RCMode: PreRoute
[11/20 16:35:45   1937s]       RC Corner Indexes            0   
[11/20 16:35:45   1937s] Capacitance Scaling Factor   : 1.00000 
[11/20 16:35:45   1937s] Resistance Scaling Factor    : 1.00000 
[11/20 16:35:45   1937s] Clock Cap. Scaling Factor    : 1.00000 
[11/20 16:35:45   1937s] Clock Res. Scaling Factor    : 1.00000 
[11/20 16:35:45   1937s] Shrink Factor                : 1.00000
[11/20 16:35:45   1937s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/20 16:35:45   1937s] Using Quantus QRC technology file ...
[11/20 16:35:45   1937s] eee: Trim Metal Layers: { }
[11/20 16:35:45   1937s] eee: RC Grid Memory allocated=168540
[11/20 16:35:46   1937s] eee: LayerId=1 widthSet size=1
[11/20 16:35:46   1937s] eee: LayerId=2 widthSet size=1
[11/20 16:35:46   1937s] eee: LayerId=3 widthSet size=1
[11/20 16:35:46   1937s] eee: LayerId=4 widthSet size=1
[11/20 16:35:46   1937s] eee: LayerId=5 widthSet size=1
[11/20 16:35:46   1937s] eee: Total RC Grid memory=168540
[11/20 16:35:46   1937s] Updating RC grid for preRoute extraction ...
[11/20 16:35:46   1937s] eee: Metal Layers Info:
[11/20 16:35:46   1937s] eee: L: met1 met2 met3 met4 met5
[11/20 16:35:46   1937s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/20 16:35:46   1937s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/20 16:35:46   1937s] eee: pegSigSF=1.070000
[11/20 16:35:46   1937s] Initializing multi-corner resistance tables ...
[11/20 16:35:46   1937s] eee: l=1 avDens=0.102412 usedTrk=14738.090836 availTrk=143910.000000 sigTrk=14738.090836
[11/20 16:35:46   1937s] eee: l=2 avDens=0.059525 usedTrk=4864.921503 availTrk=81729.700563 sigTrk=4864.921503
[11/20 16:35:46   1937s] eee: l=3 avDens=0.074578 usedTrk=5034.280313 availTrk=67503.460020 sigTrk=5034.280313
[11/20 16:35:46   1937s] eee: l=4 avDens=0.032566 usedTrk=2304.642270 availTrk=70769.191386 sigTrk=2304.642270
[11/20 16:35:46   1937s] eee: l=5 avDens=0.135350 usedTrk=756.656160 availTrk=5590.364753 sigTrk=756.656160
[11/20 16:35:46   1937s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/20 16:35:46   1937s] eee: LAM-FP: thresh=1 ; dimX=4605.793478 ; dimY=4605.793478 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[11/20 16:35:46   1937s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.262312 uaWl=0.997687 uaWlH=0.132100 aWlH=0.002300 lMod=0 pMax=0.839900 pMod=82 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.006917 shortMod=0.034586 fModAs=0.001729 fModUnas=0.001729 pDens=0.500000 
[11/20 16:35:46   1937s] eee: NetCapCache creation started. (Current Mem: 4628.578M) 
[11/20 16:35:46   1937s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4628.578M) 
[11/20 16:35:46   1937s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 4628.578M)
[11/20 16:35:46   1937s] Compute RC Scale Done ...
[11/20 16:35:46   1937s] OPERPROF: Starting HotSpotCal at level 1, MEM:4657.7M, EPOCH TIME: 1732116946.524574
[11/20 16:35:46   1937s] [hotspot] +------------+---------------+---------------+
[11/20 16:35:46   1937s] [hotspot] |            |   max hotspot | total hotspot |
[11/20 16:35:46   1937s] [hotspot] +------------+---------------+---------------+
[11/20 16:35:46   1937s] [hotspot] | normalized |         22.16 |         92.83 |
[11/20 16:35:46   1937s] [hotspot] +------------+---------------+---------------+
[11/20 16:35:46   1937s] Local HotSpot Analysis: normalized max congestion hotspot area = 22.16, normalized total congestion hotspot area = 92.83 (area is in unit of 4 std-cell row bins)
[11/20 16:35:46   1937s] [hotspot] max/total 22.16/92.83, big hotspot (>10) total 52.86
[11/20 16:35:46   1937s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/20 16:35:46   1937s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 16:35:46   1937s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/20 16:35:46   1937s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 16:35:46   1937s] [hotspot] |  1  |   797.50  1062.46   929.98  1194.94 |       21.68   |
[11/20 16:35:46   1937s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 16:35:46   1937s] [hotspot] |  2  |  1194.94  1261.18  1327.42  1393.66 |       14.09   |
[11/20 16:35:46   1937s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 16:35:46   1937s] [hotspot] |  3  |   797.50  1327.42   929.98  1459.90 |       12.18   |
[11/20 16:35:46   1937s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 16:35:46   1937s] [hotspot] |  4  |  1128.70   996.22  1261.18  1128.70 |        6.59   |
[11/20 16:35:46   1937s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 16:35:46   1937s] [hotspot] |  5  |   996.22  1261.18  1128.70  1393.66 |        6.24   |
[11/20 16:35:46   1937s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 16:35:46   1937s] Top 5 hotspots total area: 60.79
[11/20 16:35:46   1937s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.016, REAL:0.009, MEM:4657.7M, EPOCH TIME: 1732116946.533281
[11/20 16:35:46   1937s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 8 -resetVeryShortNets -rescheduleForAdherence  
[11/20 16:35:46   1937s] Begin: GigaOpt Route Type Constraints Refinement
[11/20 16:35:46   1937s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:32:17.9/1:59:59.6 (0.3), mem = 4657.7M
[11/20 16:35:46   1937s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.654633.21
[11/20 16:35:46   1937s] ### Creating RouteCongInterface, started
[11/20 16:35:46   1937s] 
[11/20 16:35:46   1937s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[11/20 16:35:46   1937s] 
[11/20 16:35:46   1937s] #optDebug: {0, 1.000}
[11/20 16:35:46   1937s] ### Creating RouteCongInterface, finished
[11/20 16:35:46   1938s] Updated routing constraints on 0 nets.
[11/20 16:35:46   1938s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.654633.21
[11/20 16:35:46   1938s] Bottom Preferred Layer:
[11/20 16:35:46   1938s] +-------------+------------+----------+
[11/20 16:35:46   1938s] |    Layer    |   OPT_LA   |   Rule   |
[11/20 16:35:46   1938s] +-------------+------------+----------+
[11/20 16:35:46   1938s] | met4 (z=4)  |          1 | default  |
[11/20 16:35:46   1938s] +-------------+------------+----------+
[11/20 16:35:46   1938s] Via Pillar Rule:
[11/20 16:35:46   1938s]     None
[11/20 16:35:46   1938s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.7), totSession cpu/real = 0:32:18.0/1:59:59.6 (0.3), mem = 4657.7M
[11/20 16:35:46   1938s] 
[11/20 16:35:46   1938s] =============================================================================================
[11/20 16:35:46   1938s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        22.33-s094_1
[11/20 16:35:46   1938s] =============================================================================================
[11/20 16:35:46   1938s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:35:46   1938s] ---------------------------------------------------------------------------------------------
[11/20 16:35:46   1938s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  50.0 % )     0:00:00.0 /  0:00:00.1    1.7
[11/20 16:35:46   1938s] [ MISC                   ]          0:00:00.0  (  50.0 % )     0:00:00.0 /  0:00:00.1    1.7
[11/20 16:35:46   1938s] ---------------------------------------------------------------------------------------------
[11/20 16:35:46   1938s]  CongRefineRouteType #2 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.7
[11/20 16:35:46   1938s] ---------------------------------------------------------------------------------------------
[11/20 16:35:46   1938s] 
[11/20 16:35:46   1938s] End: GigaOpt Route Type Constraints Refinement
[11/20 16:35:46   1938s] skip EGR on cluster skew clock nets.
[11/20 16:35:46   1938s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/20 16:35:46   1938s] #################################################################################
[11/20 16:35:46   1938s] # Design Stage: PreRoute
[11/20 16:35:46   1938s] # Design Name: fpga_top
[11/20 16:35:46   1938s] # Design Mode: 130nm
[11/20 16:35:46   1938s] # Analysis Mode: MMMC Non-OCV 
[11/20 16:35:46   1938s] # Parasitics Mode: No SPEF/RCDB 
[11/20 16:35:46   1938s] # Signoff Settings: SI Off 
[11/20 16:35:46   1938s] #################################################################################
[11/20 16:35:47   1939s] Topological Sorting (REAL = 0:00:01.0, MEM = 4663.7M, InitMEM = 4663.7M)
[11/20 16:35:47   1939s] Calculate delays in BcWc mode...
[11/20 16:35:47   1939s] Start delay calculation (fullDC) (8 T). (MEM=4668.7)
[11/20 16:35:47   1939s] End AAE Lib Interpolated Model. (MEM=4680.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:35:47   1941s] Total number of fetched objects 14139
[11/20 16:35:47   1941s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/20 16:35:47   1941s] End delay calculation. (MEM=5109.78 CPU=0:00:01.7 REAL=0:00:00.0)
[11/20 16:35:47   1941s] End delay calculation (fullDC). (MEM=5109.78 CPU=0:00:02.1 REAL=0:00:00.0)
[11/20 16:35:47   1941s] *** CDM Built up (cpu=0:00:03.2  real=0:00:01.0  mem= 5109.8M) ***
[11/20 16:35:47   1942s] Begin: GigaOpt postEco DRV Optimization
[11/20 16:35:47   1942s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[11/20 16:35:47   1942s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:32:22.4/2:00:00.9 (0.3), mem = 5109.8M
[11/20 16:35:47   1942s] Info: 32 io nets excluded
[11/20 16:35:47   1942s] Info: 2 clock nets excluded from IPO operation.
[11/20 16:35:47   1942s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.654633.22
[11/20 16:35:48   1943s] 
[11/20 16:35:48   1943s] Active Setup views: VIEW_SETUP 
[11/20 16:35:48   1943s] Cell fpga_top LLGs are deleted
[11/20 16:35:48   1943s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:48   1943s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:48   1943s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5109.8M, EPOCH TIME: 1732116948.172795
[11/20 16:35:48   1943s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:48   1943s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:48   1943s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5109.8M, EPOCH TIME: 1732116948.173185
[11/20 16:35:48   1943s] Max number of tech site patterns supported in site array is 256.
[11/20 16:35:48   1943s] Core basic site is CoreSite
[11/20 16:35:48   1943s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 16:35:48   1943s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 16:35:48   1943s] Fast DP-INIT is on for default
[11/20 16:35:48   1943s] Atter site array init, number of instance map data is 0.
[11/20 16:35:48   1943s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.025, REAL:0.010, MEM:5141.8M, EPOCH TIME: 1732116948.183232
[11/20 16:35:48   1943s] 
[11/20 16:35:48   1943s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:35:48   1943s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.029, REAL:0.015, MEM:5141.8M, EPOCH TIME: 1732116948.187675
[11/20 16:35:48   1943s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:48   1943s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:48   1943s] [oiPhyDebug] optDemand 1510377849100.00, spDemand 180445849100.00.
[11/20 16:35:48   1943s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11994
[11/20 16:35:48   1943s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/20 16:35:48   1943s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:32:23 mem=5141.8M
[11/20 16:35:48   1943s] OPERPROF: Starting DPlace-Init at level 1, MEM:5141.8M, EPOCH TIME: 1732116948.195284
[11/20 16:35:48   1943s] Processing tracks to init pin-track alignment.
[11/20 16:35:48   1943s] z: 2, totalTracks: 1
[11/20 16:35:48   1943s] z: 4, totalTracks: 1
[11/20 16:35:48   1943s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:35:48   1943s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5141.8M, EPOCH TIME: 1732116948.201584
[11/20 16:35:48   1943s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:48   1943s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:48   1943s] 
[11/20 16:35:48   1943s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:35:48   1943s] 
[11/20 16:35:48   1943s]  Skipping Bad Lib Cell Checking (CMU) !
[11/20 16:35:48   1943s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.008, MEM:5141.8M, EPOCH TIME: 1732116948.209197
[11/20 16:35:48   1943s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5141.8M, EPOCH TIME: 1732116948.209249
[11/20 16:35:48   1943s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5141.8M, EPOCH TIME: 1732116948.209429
[11/20 16:35:48   1943s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5141.8MB).
[11/20 16:35:48   1943s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.015, MEM:5141.8M, EPOCH TIME: 1732116948.210733
[11/20 16:35:48   1943s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 16:35:48   1943s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11994
[11/20 16:35:48   1943s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:32:23 mem=5141.8M
[11/20 16:35:48   1943s] ### Creating RouteCongInterface, started
[11/20 16:35:48   1943s] 
[11/20 16:35:48   1943s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[11/20 16:35:48   1943s] 
[11/20 16:35:48   1943s] #optDebug: {0, 1.000}
[11/20 16:35:48   1943s] ### Creating RouteCongInterface, finished
[11/20 16:35:48   1943s] {MG  {4 0 27.4 0.469382} }
[11/20 16:35:48   1943s] AoF 2314.0780um
[11/20 16:35:48   1943s] [GPS-DRV] Optimizer inputs ============================= 
[11/20 16:35:48   1943s] [GPS-DRV] drvFixingStage: Small Scale
[11/20 16:35:48   1943s] [GPS-DRV] costLowerBound: 0.1
[11/20 16:35:48   1943s] [GPS-DRV] setupTNSCost  : 1
[11/20 16:35:48   1943s] [GPS-DRV] maxIter       : 3
[11/20 16:35:48   1943s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[11/20 16:35:48   1943s] [GPS-DRV] Optimizer parameters ============================= 
[11/20 16:35:48   1943s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[11/20 16:35:48   1943s] [GPS-DRV] maxDensity (design): 0.95
[11/20 16:35:48   1943s] [GPS-DRV] maxLocalDensity: 0.98
[11/20 16:35:48   1943s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[11/20 16:35:48   1943s] [GPS-DRV] Dflt RT Characteristic Length 1606.01um AoF 2314.08um x 1
[11/20 16:35:48   1943s] [GPS-DRV] All active and enabled setup views
[11/20 16:35:48   1943s] [GPS-DRV]     VIEW_SETUP
[11/20 16:35:48   1943s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/20 16:35:48   1943s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/20 16:35:48   1943s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/20 16:35:48   1943s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[11/20 16:35:48   1943s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[11/20 16:35:48   1943s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5269.8M, EPOCH TIME: 1732116948.500597
[11/20 16:35:48   1943s] Found 0 hard placement blockage before merging.
[11/20 16:35:48   1943s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5269.8M, EPOCH TIME: 1732116948.500789
[11/20 16:35:48   1943s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[11/20 16:35:48   1943s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[11/20 16:35:48   1943s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 16:35:48   1943s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/20 16:35:48   1943s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 16:35:48   1943s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/20 16:35:48   1943s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 16:35:48   1944s] Info: violation cost 18.042355 (cap = 0.042355, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 18.000000, glitch 0.000000)
[11/20 16:35:48   1944s] |     0|     0|     0.00|     2|     2|    -0.00|     0|     0|     0|     0|    -5.05| -1230.05|       0|       0|       0|  7.44%|          |         |
[11/20 16:35:48   1944s] Info: violation cost 18.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 18.000000, glitch 0.000000)
[11/20 16:35:48   1944s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.05| -1230.05|       0|       0|       2|  7.44%| 0:00:00.0|  5269.8M|
[11/20 16:35:48   1944s] Info: violation cost 18.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 18.000000, glitch 0.000000)
[11/20 16:35:48   1944s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.05| -1230.05|       0|       0|       0|  7.44%| 0:00:00.0|  5269.8M|
[11/20 16:35:48   1944s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 16:35:48   1944s] 
[11/20 16:35:48   1944s] ###############################################################################
[11/20 16:35:48   1944s] #
[11/20 16:35:48   1944s] #  Large fanout net report:  
[11/20 16:35:48   1944s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[11/20 16:35:48   1944s] #     - current density: 7.44
[11/20 16:35:48   1944s] #
[11/20 16:35:48   1944s] #  List of high fanout nets:
[11/20 16:35:48   1944s] #        Net(1):  pReset[0]: (fanouts = 1458)
[11/20 16:35:48   1944s] #
[11/20 16:35:48   1944s] ###############################################################################
[11/20 16:35:48   1944s] Bottom Preferred Layer:
[11/20 16:35:48   1944s] +-------------+------------+----------+
[11/20 16:35:48   1944s] |    Layer    |   OPT_LA   |   Rule   |
[11/20 16:35:48   1944s] +-------------+------------+----------+
[11/20 16:35:48   1944s] | met4 (z=4)  |          1 | default  |
[11/20 16:35:48   1944s] +-------------+------------+----------+
[11/20 16:35:48   1944s] Via Pillar Rule:
[11/20 16:35:48   1944s]     None
[11/20 16:35:48   1944s] 
[11/20 16:35:48   1944s] 
[11/20 16:35:48   1944s] =======================================================================
[11/20 16:35:48   1944s]                 Reasons for remaining drv violations
[11/20 16:35:48   1944s] =======================================================================
[11/20 16:35:48   1944s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[11/20 16:35:48   1944s] 
[11/20 16:35:48   1944s] MultiBuffering failure reasons
[11/20 16:35:48   1944s] ------------------------------------------------
[11/20 16:35:48   1944s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[11/20 16:35:48   1944s] 
[11/20 16:35:48   1944s] 
[11/20 16:35:48   1944s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=5269.8M) ***
[11/20 16:35:48   1944s] 
[11/20 16:35:48   1944s] Deleting 0 temporary hard placement blockage(s).
[11/20 16:35:48   1944s] Total-nets :: 12048, Stn-nets :: 33, ratio :: 0.273904 %, Total-len 473477, Stn-len 0
[11/20 16:35:48   1944s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 11994
[11/20 16:35:48   1944s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5141.8M, EPOCH TIME: 1732116948.705481
[11/20 16:35:48   1944s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11946).
[11/20 16:35:48   1944s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:48   1944s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:48   1944s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:48   1944s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.049, REAL:0.023, MEM:4683.8M, EPOCH TIME: 1732116948.728864
[11/20 16:35:48   1944s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.654633.22
[11/20 16:35:48   1944s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:01.9/0:00:00.8 (2.3), totSession cpu/real = 0:32:24.3/2:00:01.8 (0.3), mem = 4683.8M
[11/20 16:35:48   1944s] 
[11/20 16:35:48   1944s] =============================================================================================
[11/20 16:35:48   1944s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     22.33-s094_1
[11/20 16:35:48   1944s] =============================================================================================
[11/20 16:35:48   1944s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:35:48   1944s] ---------------------------------------------------------------------------------------------
[11/20 16:35:48   1944s] [ SlackTraversorInit     ]      1   0:00:00.1  (   8.9 % )     0:00:00.1 /  0:00:00.1    1.1
[11/20 16:35:48   1944s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:35:48   1944s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.2 % )     0:00:00.1 /  0:00:00.1    2.6
[11/20 16:35:48   1944s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    0.8
[11/20 16:35:48   1944s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.1    1.8
[11/20 16:35:48   1944s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:35:48   1944s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.2    2.6
[11/20 16:35:48   1944s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[11/20 16:35:48   1944s] [ OptGetWeight           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:35:48   1944s] [ OptEval                ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:35:48   1944s] [ OptCommit              ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:35:48   1944s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:35:48   1944s] [ IncrDelayCalc          ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:35:48   1944s] [ DrvFindVioNets         ]      3   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.1    4.2
[11/20 16:35:48   1944s] [ DrvComputeSummary      ]      3   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    2.4
[11/20 16:35:48   1944s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.3
[11/20 16:35:48   1944s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.9
[11/20 16:35:48   1944s] [ MISC                   ]          0:00:00.5  (  67.1 % )     0:00:00.5 /  0:00:01.4    2.5
[11/20 16:35:48   1944s] ---------------------------------------------------------------------------------------------
[11/20 16:35:48   1944s]  DrvOpt #2 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:01.9    2.3
[11/20 16:35:48   1944s] ---------------------------------------------------------------------------------------------
[11/20 16:35:48   1944s] 
[11/20 16:35:48   1944s] End: GigaOpt postEco DRV Optimization
[11/20 16:35:48   1944s] GigaOpt: WNS changes after postEco optimization: -5.300 -> -5.054 (bump = -0.246)
[11/20 16:35:48   1944s] GigaOpt: Skipping nonLegal postEco optimization
[11/20 16:35:48   1944s] Design TNS changes after trial route: -1232.363 -> -1230.049
[11/20 16:35:48   1944s] Begin: GigaOpt TNS non-legal recovery
[11/20 16:35:48   1944s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 8 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[11/20 16:35:48   1944s] Info: 32 io nets excluded
[11/20 16:35:48   1944s] Info: 2 clock nets excluded from IPO operation.
[11/20 16:35:48   1944s] *** TnsOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:32:24.5/2:00:02.0 (0.3), mem = 4683.8M
[11/20 16:35:48   1944s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.654633.23
[11/20 16:35:48   1944s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/20 16:35:48   1944s] 
[11/20 16:35:48   1944s] Active Setup views: VIEW_SETUP 
[11/20 16:35:48   1944s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4683.8M, EPOCH TIME: 1732116948.982497
[11/20 16:35:48   1944s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:48   1944s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:48   1944s] 
[11/20 16:35:48   1944s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:35:48   1944s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.008, MEM:4683.8M, EPOCH TIME: 1732116948.990588
[11/20 16:35:48   1944s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:48   1944s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:48   1944s] [oiPhyDebug] optDemand 1510385466700.00, spDemand 180453466700.00.
[11/20 16:35:48   1944s] [LDM::Info] TotalInstCnt at InitDesignMc1: 11994
[11/20 16:35:48   1944s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[11/20 16:35:48   1944s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:32:25 mem=4683.8M
[11/20 16:35:48   1944s] OPERPROF: Starting DPlace-Init at level 1, MEM:4683.8M, EPOCH TIME: 1732116948.998081
[11/20 16:35:48   1944s] Processing tracks to init pin-track alignment.
[11/20 16:35:48   1944s] z: 2, totalTracks: 1
[11/20 16:35:48   1944s] z: 4, totalTracks: 1
[11/20 16:35:48   1944s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:35:49   1944s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4683.8M, EPOCH TIME: 1732116949.003913
[11/20 16:35:49   1944s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:49   1944s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:35:49   1944s] 
[11/20 16:35:49   1944s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:35:49   1944s] 
[11/20 16:35:49   1944s]  Skipping Bad Lib Cell Checking (CMU) !
[11/20 16:35:49   1944s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.008, MEM:4683.8M, EPOCH TIME: 1732116949.011591
[11/20 16:35:49   1944s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4683.8M, EPOCH TIME: 1732116949.011642
[11/20 16:35:49   1944s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4683.8M, EPOCH TIME: 1732116949.011808
[11/20 16:35:49   1944s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=4683.8MB).
[11/20 16:35:49   1944s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.018, REAL:0.015, MEM:4683.8M, EPOCH TIME: 1732116949.013115
[11/20 16:35:49   1944s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 16:35:49   1944s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 11994
[11/20 16:35:49   1944s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:32:25 mem=4683.8M
[11/20 16:35:49   1944s] ### Creating RouteCongInterface, started
[11/20 16:35:49   1944s] 
[11/20 16:35:49   1944s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.8500} {5, 0.043, 0.8500} 
[11/20 16:35:49   1944s] 
[11/20 16:35:49   1944s] #optDebug: {0, 1.000}
[11/20 16:35:49   1944s] ### Creating RouteCongInterface, finished
[11/20 16:35:49   1944s] {MG  {4 0 27.4 0.469382} }
[11/20 16:35:49   1944s] *info: 32 io nets excluded
[11/20 16:35:49   1944s] *info: 2 clock nets excluded
[11/20 16:35:49   1944s] *info: 32 multi-driver nets excluded.
[11/20 16:35:49   1944s] *info: 1067 no-driver nets excluded.
[11/20 16:35:49   1944s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.654633.7
[11/20 16:35:49   1944s] PathGroup :  reg2reg  TargetSlack : 0 
[11/20 16:35:49   1945s] ** GigaOpt Optimizer WNS Slack -5.054 TNS Slack -1230.049 Density 7.44
[11/20 16:35:49   1945s] Optimizer TNS Opt
[11/20 16:35:49   1945s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-5.054|-1224.579|
|HEPG      |-5.054|-1224.579|
|All Paths |-5.054|-1230.049|
+----------+------+---------+

[11/20 16:35:49   1945s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -5.054ns TNS -1449.133ns; HEPG WNS -5.054ns TNS -1449.133ns; all paths WNS -5.054ns TNS -1600.776ns; Real time 0:02:22
[11/20 16:35:49   1945s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5075.5M, EPOCH TIME: 1732116949.346968
[11/20 16:35:49   1945s] Found 0 hard placement blockage before merging.
[11/20 16:35:49   1945s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5075.5M, EPOCH TIME: 1732116949.347165
[11/20 16:35:50   1947s] Active Path Group: reg2reg  
[11/20 16:35:50   1947s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:35:50   1947s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/20 16:35:50   1947s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:35:50   1947s] |  -5.054|   -5.054|-1224.579|-1230.049|    7.44%|   0:00:00.0| 5076.5M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:50   1947s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:50   1947s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:50   1947s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:50   1947s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:50   1947s] |  -4.932|   -4.932|-1224.338|-1229.808|    7.44%|   0:00:00.0| 5244.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:50   1947s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:50   1947s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:50   1947s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:50   1947s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:50   1948s] |  -4.858|   -4.858|-1224.375|-1229.844|    7.44%|   0:00:00.0| 5247.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:50   1948s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:50   1948s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:50   1948s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:50   1948s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:50   1949s] |  -4.753|   -4.753|-1224.160|-1229.629|    7.44%|   0:00:00.0| 5251.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:50   1949s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:50   1949s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:50   1949s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:50   1949s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:50   1949s] |  -4.709|   -4.709|-1224.247|-1229.716|    7.44%|   0:00:00.0| 5251.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:50   1949s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:50   1949s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:50   1949s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:50   1949s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:50   1949s] |  -4.673|   -4.673|-1224.178|-1229.648|    7.44%|   0:00:00.0| 5251.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:50   1949s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:50   1949s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:50   1949s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:50   1949s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:51   1950s] |  -4.646|   -4.646|-1224.139|-1229.608|    7.44%|   0:00:01.0| 5252.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:51   1950s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:51   1950s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:51   1950s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:51   1950s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:51   1950s] |  -4.569|   -4.569|-1223.985|-1229.454|    7.44%|   0:00:00.0| 5252.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:51   1950s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:51   1950s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:51   1950s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:51   1950s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:51   1951s] |  -4.521|   -4.521|-1223.775|-1229.245|    7.44%|   0:00:00.0| 5252.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:51   1951s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:51   1951s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:51   1951s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:51   1951s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:51   1951s] |  -4.503|   -4.503|-1223.730|-1229.199|    7.44%|   0:00:00.0| 5252.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:51   1951s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:51   1951s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:51   1951s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:51   1951s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:51   1951s] |  -4.437|   -4.437|-1223.563|-1229.032|    7.44%|   0:00:00.0| 5252.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:51   1951s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:51   1951s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:51   1951s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:51   1951s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:51   1952s] |  -4.418|   -4.418|-1223.530|-1228.999|    7.44%|   0:00:00.0| 5252.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:51   1952s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:51   1952s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:51   1952s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:51   1952s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:51   1952s] |  -4.344|   -4.344|-1223.320|-1228.789|    7.44%|   0:00:00.0| 5252.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:51   1952s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:51   1952s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:51   1952s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:51   1952s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:51   1953s] |  -4.329|   -4.329|-1223.309|-1228.778|    7.44%|   0:00:00.0| 5252.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:51   1953s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:51   1953s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:51   1953s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:51   1953s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:52   1953s] |  -4.283|   -4.283|-1223.218|-1228.687|    7.44%|   0:00:01.0| 5252.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:52   1953s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:52   1953s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:52   1953s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:52   1953s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:52   1954s] |  -4.250|   -4.250|-1223.143|-1228.613|    7.45%|   0:00:00.0| 5252.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:52   1954s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:52   1954s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:52   1954s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:52   1954s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:52   1955s] |  -4.225|   -4.225|-1223.221|-1228.691|    7.45%|   0:00:00.0| 5252.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:52   1955s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:52   1955s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:52   1955s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:52   1955s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:53   1956s] |  -4.209|   -4.209|-1223.302|-1228.772|    7.45%|   0:00:01.0| 5252.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:53   1956s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:35:53   1956s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:53   1956s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:53   1956s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:53   1957s] |  -4.206|   -4.206|-1223.219|-1228.688|    7.46%|   0:00:00.0| 5252.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:53   1957s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 16:35:53   1957s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:53   1957s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:53   1957s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:53   1958s] |  -4.183|   -4.183|-1223.111|-1228.580|    7.46%|   0:00:00.0| 5252.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:53   1958s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[11/20 16:35:53   1958s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:53   1958s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:53   1958s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:53   1958s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 16:35:53   1958s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:53   1959s] |  -4.169|   -4.169|-1223.189|-1228.658|    7.46%|   0:00:00.0| 5252.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:53   1959s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 16:35:53   1959s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:53   1959s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:53   1959s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:54   1960s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 16:35:54   1960s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:54   1961s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 37  which is begin/end point or internal assertion point 
[11/20 16:35:54   1961s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:54   1961s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:54   1961s] Dumping Information for Job 347 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 16:35:54   1961s] Dumping Information for Job 361 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 37  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:54   1962s] |  -4.152|   -4.152|-1223.156|-1228.625|    7.46%|   0:00:01.0| 5272.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:54   1962s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 16:35:54   1962s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:54   1962s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:54   1962s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:54   1963s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 16:35:54   1963s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:54   1963s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 16:35:54   1963s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:54   1963s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 37  which is begin/end point or internal assertion point 
[11/20 16:35:54   1963s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:54   1963s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:55   1964s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:35:55   1964s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:55   1964s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:55   1964s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g4/A (input) Id 9  which is begin/end point or internal assertion point 
[11/20 16:35:55   1964s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:55   1964s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:55   1964s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g4/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:35:55   1964s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:55   1964s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:55   1964s] Dumping Information for Job 412 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 16:35:55   1964s] Dumping Information for Job 424 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 16:35:55   1964s] Dumping Information for Job 508 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 37  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:55   1964s] Dumping Information for Job 572 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:55   1964s] Dumping Information for Job 574 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g4/A (input) Id 9  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:55   1965s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:35:55   1965s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:55   1965s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:55   1965s] Dumping Information for Job 29 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:55   1965s] |  -4.146|   -4.146|-1223.121|-1228.591|    7.47%|   0:00:01.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:55   1965s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 16:35:55   1965s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:55   1965s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:55   1965s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:56   1966s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g4/A (input) Id 9  which is begin/end point or internal assertion point 
[11/20 16:35:56   1966s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:56   1966s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:56   1966s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g18/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:35:56   1966s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:56   1966s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:56   1966s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/g26/B (input) Id 24  which is begin/end point or internal assertion point 
[11/20 16:35:56   1966s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:56   1966s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:56   1966s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g18/A (input) Id 6  which is begin/end point or internal assertion point 
[11/20 16:35:56   1966s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:56   1966s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:56   1967s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g4/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:35:56   1967s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:56   1967s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:56   1967s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g18/B (input) Id 40  which is begin/end point or internal assertion point 
[11/20 16:35:56   1967s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:56   1967s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:56   1967s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g18/B (input) Id 44  which is begin/end point or internal assertion point 
[11/20 16:35:56   1967s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:56   1967s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:56   1967s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/g26/B (input) Id 43  which is begin/end point or internal assertion point 
[11/20 16:35:56   1967s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:56   1967s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:56   1967s] Dumping Information for Job 270 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g4/A (input) Id 9  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:56   1967s] Dumping Information for Job 276 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g18/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:56   1967s] Dumping Information for Job 279 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/g26/B (input) Id 24  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:56   1967s] Dumping Information for Job 281 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g18/A (input) Id 6  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:56   1967s] Dumping Information for Job 288 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g18/B (input) Id 40  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:56   1967s] Dumping Information for Job 295 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g18/B (input) Id 44  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:56   1967s] Dumping Information for Job 299 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/g26/B (input) Id 43  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:56   1968s] |  -4.140|   -4.140|-1223.356|-1228.825|    7.47%|   0:00:01.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:56   1968s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
[11/20 16:35:56   1968s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:56   1968s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:56   1968s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:57   1970s] |  -4.137|   -4.137|-1223.469|-1228.938|    7.47%|   0:00:01.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:57   1970s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 16:35:57   1970s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:57   1970s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:57   1970s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:35:57   1977s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 16:35:57   1977s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:57   1977s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g10/A (input) Id 38  which is begin/end point or internal assertion point 
[11/20 16:35:57   1977s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:57   1977s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:57   1977s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g10/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:35:57   1977s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:57   1977s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:57   1977s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g8/A (input) Id 8  which is begin/end point or internal assertion point 
[11/20 16:35:57   1977s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:57   1977s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:57   1977s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:35:57   1977s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:57   1977s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/B (input) Id 9  which is begin/end point or internal assertion point 
[11/20 16:35:57   1977s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:57   1977s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g8/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:35:57   1977s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:57   1977s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:57   1977s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:57   1977s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:57   1977s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/A (input) Id 11  which is begin/end point or internal assertion point 
[11/20 16:35:57   1977s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:57   1977s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/B (input) Id 18  which is begin/end point or internal assertion point 
[11/20 16:35:57   1977s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:57   1977s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:57   1977s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:57   1978s] Dumping Information for Job 125 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 16:35:57   1978s] Dumping Information for Job 174 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g10/A (input) Id 38  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:57   1978s] Dumping Information for Job 218 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g10/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:57   1978s] Dumping Information for Job 228 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g8/A (input) Id 8  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:57   1978s] Dumping Information for Job 235 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/B (input) Id 9  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:57   1978s] Dumping Information for Job 246 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/A (input) Id 11  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/B (input) Id 18  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:58   1981s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 16:35:58   1981s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:58   1982s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g1/A (input) Id 10  which is begin/end point or internal assertion point 
[11/20 16:35:58   1982s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:58   1982s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:58   1982s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g5/B (input) Id 44  which is begin/end point or internal assertion point 
[11/20 16:35:58   1982s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:58   1982s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:58   1983s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g1/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:35:58   1983s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:58   1983s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:58   1983s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g5/B (input) Id 35  which is begin/end point or internal assertion point 
[11/20 16:35:58   1983s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:35:58   1983s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:35:58   1983s] Dumping Information for Job 102 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 16:35:58   1983s] Dumping Information for Job 166 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g1/A (input) Id 10  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:58   1983s] Dumping Information for Job 176 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g5/B (input) Id 44  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:58   1983s] Dumping Information for Job 235 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g1/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:58   1983s] Dumping Information for Job 241 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g5/B (input) Id 35  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:35:59   1991s] |  -4.138|   -4.138|-1223.909|-1229.378|    7.49%|   0:00:02.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:35:59   1991s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 16:35:59   1991s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:35:59   1991s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:35:59   1991s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:36:00   1993s] |  -4.138|   -4.138|-1223.776|-1229.245|    7.49%|   0:00:01.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:00   1993s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
[11/20 16:36:00   1993s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:00   1993s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:00   1993s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:36:00   1993s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_1/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 16:36:00   1993s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:36:00   1993s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/FE_RC_3180_0/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 16:36:00   1993s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:36:00   1993s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g25/B (input) Id 41  which is begin/end point or internal assertion point 
[11/20 16:36:00   1993s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:36:00   1993s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:36:00   1993s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g25/B (input) Id 45  which is begin/end point or internal assertion point 
[11/20 16:36:00   1993s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:36:00   1993s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:36:00   1994s] Dumping Information for Job 52 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_1/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 16:36:00   1994s] Dumping Information for Job 59 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/FE_RC_3180_0/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 16:36:00   1994s] Dumping Information for Job 102 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g25/B (input) Id 41  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:36:00   1994s] Dumping Information for Job 123 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g25/B (input) Id 45  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:36:00   1994s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/g26/A (input) Id 42  which is begin/end point or internal assertion point 
[11/20 16:36:00   1994s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:36:00   1994s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:36:00   1995s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/g26/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:36:00   1995s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:36:00   1995s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:36:00   1995s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g1/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:36:00   1995s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:36:00   1995s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:36:00   1995s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g1/A (input) Id 11  which is begin/end point or internal assertion point 
[11/20 16:36:00   1995s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:36:00   1995s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:36:00   1996s] Dumping Information for Job 123 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/g26/A (input) Id 42  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:36:00   1996s] Dumping Information for Job 145 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/g26/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:36:00   1996s] Dumping Information for Job 153 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g1/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:36:00   1996s] Dumping Information for Job 160 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g1/A (input) Id 11  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:36:02   2002s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g15/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:36:02   2002s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:36:02   2002s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:36:02   2002s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g15/A (input) Id 11  which is begin/end point or internal assertion point 
[11/20 16:36:02   2002s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:36:02   2002s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:36:02   2002s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g15/A (input) Id 4  which is begin/end point or internal assertion point 
[11/20 16:36:02   2002s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:36:02   2002s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:36:02   2002s] Dumping Information for Job 45 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g15/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:36:02   2002s] Dumping Information for Job 47 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g15/A (input) Id 11  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:36:02   2002s] Dumping Information for Job 50 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g15/A (input) Id 4  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:36:02   2003s] |  -4.138|   -4.138|-1223.959|-1229.429|    7.50%|   0:00:02.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:02   2003s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
[11/20 16:36:02   2003s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:02   2003s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:02   2003s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 16:36:02   2005s] |  -4.138|   -4.138|-1223.881|-1229.350|    7.50%|   0:00:00.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:02   2005s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
[11/20 16:36:02   2005s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:02   2005s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:02   2005s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 16:36:02   2006s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 16:36:02   2006s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:36:03   2007s] |  -4.138|   -4.138|-1223.861|-1229.330|    7.50%|   0:00:01.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:03   2007s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
[11/20 16:36:03   2007s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:03   2007s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:03   2007s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 16:36:03   2009s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 16:36:03   2009s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:36:03   2009s] Dumping Information for Job 0 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 16:36:03   2011s] |  -4.138|   -4.138|-1223.846|-1229.315|    7.51%|   0:00:00.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:03   2011s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[11/20 16:36:03   2011s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:03   2011s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:03   2011s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 16:36:04   2015s] |  -4.138|   -4.138|-1223.902|-1229.371|    7.51%|   0:00:01.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:04   2015s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 16:36:04   2015s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:04   2015s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:05   2015s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:36:05   2015s] |  -4.138|   -4.138|-1223.878|-1229.347|    7.51%|   0:00:00.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:05   2015s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 16:36:05   2015s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:05   2015s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:05   2015s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:36:05   2015s] |  -4.138|   -4.138|-1223.876|-1229.345|    7.51%|   0:00:00.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:05   2015s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 16:36:05   2015s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:05   2015s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:05   2015s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:36:05   2016s] |  -4.138|   -4.138|-1223.861|-1229.331|    7.51%|   0:00:00.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:05   2016s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 16:36:05   2016s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:05   2016s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:05   2016s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:36:05   2016s] |  -4.138|   -4.138|-1223.826|-1229.296|    7.51%|   0:00:00.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:05   2016s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 16:36:05   2016s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:05   2016s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:05   2016s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:36:05   2017s] |  -4.138|   -4.138|-1223.791|-1229.261|    7.51%|   0:00:00.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:05   2017s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 16:36:05   2017s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:05   2017s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:05   2017s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:36:06   2017s] |  -4.138|   -4.138|-1223.755|-1229.224|    7.52%|   0:00:01.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:06   2017s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 16:36:06   2017s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:06   2017s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:06   2017s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:36:06   2017s] |  -4.138|   -4.138|-1223.755|-1229.224|    7.52%|   0:00:00.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:06   2017s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 16:36:06   2017s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:06   2017s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:06   2017s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:36:06   2017s] |  -4.138|   -4.138|-1223.728|-1229.197|    7.52%|   0:00:00.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:06   2017s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 16:36:06   2017s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:06   2017s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:06   2017s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:36:06   2018s] |  -4.138|   -4.138|-1223.723|-1229.192|    7.52%|   0:00:00.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:06   2018s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 16:36:06   2018s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:06   2018s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:06   2018s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:36:06   2018s] |  -4.138|   -4.138|-1223.720|-1229.189|    7.52%|   0:00:00.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:06   2018s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 16:36:06   2018s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:06   2018s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:06   2018s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:36:06   2019s] |  -4.138|   -4.138|-1223.702|-1229.172|    7.52%|   0:00:00.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:06   2019s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 16:36:06   2019s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:06   2019s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:06   2019s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:36:07   2019s] |  -4.138|   -4.138|-1223.690|-1229.159|    7.52%|   0:00:01.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:07   2019s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 16:36:07   2019s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:07   2019s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:07   2019s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:36:07   2020s] |  -4.138|   -4.138|-1223.671|-1229.140|    7.52%|   0:00:00.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:07   2020s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 16:36:07   2020s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:07   2020s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:07   2020s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:36:07   2021s] |  -4.138|   -4.138|-1223.664|-1229.133|    7.52%|   0:00:00.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:07   2021s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 16:36:07   2021s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:07   2021s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:07   2021s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:36:08   2022s] |  -4.138|   -4.138|-1223.663|-1229.132|    7.52%|   0:00:01.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:08   2022s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 16:36:08   2022s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:08   2022s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:08   2022s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:36:08   2022s] |  -4.138|   -4.138|-1223.637|-1229.106|    7.52%|   0:00:00.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:08   2022s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 16:36:08   2022s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:08   2022s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:08   2022s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:36:08   2022s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/g20/B (input) Id 75  which is begin/end point or internal assertion point 
[11/20 16:36:08   2022s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:36:08   2023s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:36:08   2023s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/g20/B (input) Id 41  which is begin/end point or internal assertion point 
[11/20 16:36:08   2023s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:36:08   2023s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:36:08   2023s] Dumping Information for Job 23 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/g20/B (input) Id 75  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:36:08   2023s] Dumping Information for Job 35 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/g20/B (input) Id 41  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
[11/20 16:36:08   2023s] |  -4.138|   -4.138|-1223.626|-1229.096|    7.52%|   0:00:00.0| 5310.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:08   2023s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 16:36:08   2023s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:08   2023s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:08   2023s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:36:08   2023s] |  -4.138|   -4.138|-1223.583|-1229.053|    7.52%|   0:00:00.0| 5310.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:08   2023s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 16:36:08   2023s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:08   2023s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:08   2023s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:36:08   2024s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 16:36:08   2024s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:36:08   2024s] Dumping Information for Job 18 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 16:36:08   2024s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/FE_RC_6578_0/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 16:36:08   2024s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:36:08   2024s] Dumping Information for Job 5 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/FE_RC_6578_0/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 16:36:08   2028s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/FE_RC_6579_0/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 16:36:08   2028s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:36:08   2028s] Dumping Information for Job 1 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/FE_RC_6579_0/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 16:36:09   2028s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/FE_RC_6583_0/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 16:36:09   2028s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:36:09   2028s] Dumping Information for Job 0 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/FE_RC_6583_0/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 16:36:09   2029s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/FE_RC_6583_0/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 16:36:09   2029s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:36:09   2029s] Dumping Information for Job 0 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/FE_RC_6583_0/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 16:36:09   2029s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/FE_RC_6583_0/Y (output) Id 0  which is begin/end point or internal assertion point 
[11/20 16:36:09   2029s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:36:09   2030s] Dumping Information for Job 0 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/FE_RC_6583_0/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
[11/20 16:36:09   2031s] |  -4.138|   -4.138|-1223.599|-1229.069|    7.53%|   0:00:01.0| 5310.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:09   2031s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 16:36:09   2031s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:09   2031s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:09   2031s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:36:09   2031s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/g22/A (input) Id 4  which is begin/end point or internal assertion point 
[11/20 16:36:09   2031s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:36:09   2031s] INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/g22/A (input) Id 2  which is begin/end point or internal assertion point 
[11/20 16:36:09   2031s] **DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
[11/20 16:36:09   2031s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:36:09   2031s] **DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
[11/20 16:36:10   2031s] |  -4.138|   -4.138|-1223.582|-1229.051|    7.53%|   0:00:01.0| 5310.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:10   2031s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 16:36:10   2031s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:10   2031s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:10   2031s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:36:10   2031s] |  -4.138|   -4.138|-1223.579|-1229.048|    7.53%|   0:00:00.0| 5310.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:10   2031s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 16:36:10   2031s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:10   2031s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:10   2031s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:36:11   2036s] |  -4.138|   -4.138|-1224.264|-1229.733|    7.53%|   0:00:01.0| 5310.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:11   2036s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[11/20 16:36:11   2036s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:11   2036s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:11   2036s] |        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
[11/20 16:36:12   2043s] |  -4.138|   -4.138|-1224.602|-1230.072|    7.53%|   0:00:01.0| 5310.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:36:12   2043s] |        |         |         |         |         |            |        |          |         | e_9_in_0/DFFRX1_0_/D                               |
[11/20 16:36:13   2044s] |  -4.138|   -4.138|-1224.520|-1229.990|    7.54%|   0:00:01.0| 5310.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:36:13   2044s] |        |         |         |         |         |            |        |          |         | e_0_in_0/DFFRX1_0_/D                               |
[11/20 16:36:13   2045s] |  -4.138|   -4.138|-1224.461|-1229.930|    7.54%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:36:13   2045s] |        |         |         |         |         |            |        |          |         | e_0_in_0/DFFRX1_0_/D                               |
[11/20 16:36:13   2047s] |  -4.138|   -4.138|-1224.356|-1229.826|    7.54%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_io_top_1__2_/logical_tile_io_mode_io__0/logic |
[11/20 16:36:13   2047s] |        |         |         |         |         |            |        |          |         | al_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/ |
[11/20 16:36:13   2047s] |        |         |         |         |         |            |        |          |         | DFFRX1_0_/D                                        |
[11/20 16:36:14   2052s] |  -4.138|   -4.138|-1223.967|-1229.436|    7.54%|   0:00:01.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:36:14   2052s] |        |         |         |         |         |            |        |          |         | e_3_in_2/DFFRX1_1_/D                               |
[11/20 16:36:15   2055s] |  -4.138|   -4.138|-1222.809|-1228.279|    7.54%|   0:00:01.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:36:15   2055s] |        |         |         |         |         |            |        |          |         | e_3_in_2/DFFRX1_1_/D                               |
[11/20 16:36:15   2056s] |  -4.138|   -4.138|-1222.782|-1228.251|    7.54%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:36:15   2056s] |        |         |         |         |         |            |        |          |         | e_3_in_2/DFFRX1_1_/D                               |
[11/20 16:36:15   2058s] |  -4.138|   -4.138|-1222.317|-1227.786|    7.55%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:36:15   2058s] |        |         |         |         |         |            |        |          |         | e_4_in_5/DFFRX1_2_/D                               |
[11/20 16:36:16   2058s] |  -4.138|   -4.138|-1222.314|-1227.784|    7.55%|   0:00:01.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:36:16   2058s] |        |         |         |         |         |            |        |          |         | e_4_in_5/DFFRX1_2_/D                               |
[11/20 16:36:16   2059s] |  -4.138|   -4.138|-1222.298|-1227.767|    7.55%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:36:16   2059s] |        |         |         |         |         |            |        |          |         | e_4_in_5/DFFRX1_2_/D                               |
[11/20 16:36:16   2059s] |  -4.138|   -4.138|-1222.292|-1227.761|    7.55%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:36:16   2059s] |        |         |         |         |         |            |        |          |         | e_4_in_5/DFFRX1_2_/D                               |
[11/20 16:36:16   2062s] |  -4.138|   -4.138|-1220.942|-1226.411|    7.55%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:36:16   2062s] |        |         |         |         |         |            |        |          |         | e_0_in_5/DFFRX1_3_/D                               |
[11/20 16:36:16   2062s] |  -4.138|   -4.138|-1220.938|-1226.407|    7.55%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:36:16   2062s] |        |         |         |         |         |            |        |          |         | e_0_in_5/DFFRX1_3_/D                               |
[11/20 16:36:16   2062s] |  -4.138|   -4.138|-1220.893|-1226.363|    7.56%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:36:16   2062s] |        |         |         |         |         |            |        |          |         | e_0_in_5/DFFRX1_3_/D                               |
[11/20 16:36:17   2062s] |  -4.138|   -4.138|-1220.877|-1226.347|    7.56%|   0:00:01.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:36:17   2062s] |        |         |         |         |         |            |        |          |         | e_0_in_5/DFFRX1_3_/D                               |
[11/20 16:36:17   2064s] |  -4.138|   -4.138|-1220.330|-1225.799|    7.56%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:36:17   2064s] |        |         |         |         |         |            |        |          |         | e_7_in_4/DFFRX1_3_/D                               |
[11/20 16:36:17   2064s] |  -4.138|   -4.138|-1220.318|-1225.787|    7.56%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:36:17   2064s] |        |         |         |         |         |            |        |          |         | e_7_in_4/DFFRX1_3_/D                               |
[11/20 16:36:17   2064s] |  -4.138|   -4.138|-1220.305|-1225.775|    7.56%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:36:17   2064s] |        |         |         |         |         |            |        |          |         | e_7_in_4/DFFRX1_3_/D                               |
[11/20 16:36:17   2066s] |  -4.138|   -4.138|-1219.652|-1225.121|    7.58%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:36:17   2066s] |        |         |         |         |         |            |        |          |         | e_1_in_1/DFFRX1_1_/D                               |
[11/20 16:36:17   2066s] |  -4.138|   -4.138|-1219.345|-1224.815|    7.58%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:36:17   2066s] |        |         |         |         |         |            |        |          |         | e_1_in_1/DFFRX1_1_/D                               |
[11/20 16:36:18   2067s] |  -4.138|   -4.138|-1219.325|-1224.795|    7.58%|   0:00:01.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:36:18   2067s] |        |         |         |         |         |            |        |          |         | e_1_in_1/DFFRX1_1_/D                               |
[11/20 16:36:18   2071s] |  -4.138|   -4.138|-1217.770|-1223.239|    7.61%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:36:18   2071s] |        |         |         |         |         |            |        |          |         | e_2_in_3/DFFRX1_0_/D                               |
[11/20 16:36:18   2071s] |  -4.138|   -4.138|-1217.755|-1223.224|    7.61%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:36:18   2071s] |        |         |         |         |         |            |        |          |         | e_2_in_3/DFFRX1_0_/D                               |
[11/20 16:36:20   2085s] |  -4.138|   -4.138|-1217.262|-1222.731|    7.60%|   0:00:02.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:36:20   2085s] |        |         |         |         |         |            |        |          |         | e_2_in_3/DFFRX1_0_/D                               |
[11/20 16:36:20   2086s] |  -4.138|   -4.138|-1217.204|-1222.673|    7.60%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:36:20   2086s] |        |         |         |         |         |            |        |          |         | e_2_in_3/DFFRX1_0_/D                               |
[11/20 16:36:22   2098s] |  -4.138|   -4.138|-1215.466|-1220.935|    7.67%|   0:00:02.0| 5347.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:36:22   2098s] |        |         |         |         |         |            |        |          |         | e_3_in_4/DFFRX1_2_/D                               |
[11/20 16:36:22   2098s] |  -4.138|   -4.138|-1215.455|-1220.924|    7.67%|   0:00:00.0| 5347.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:36:22   2098s] |        |         |         |         |         |            |        |          |         | e_3_in_4/DFFRX1_2_/D                               |
[11/20 16:36:22   2099s] |  -4.138|   -4.138|-1215.222|-1220.691|    7.68%|   0:00:00.0| 5347.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:36:22   2099s] |        |         |         |         |         |            |        |          |         | e_3_in_4/DFFRX1_2_/D                               |
[11/20 16:36:22   2100s] |  -4.138|   -4.138|-1215.219|-1220.689|    7.68%|   0:00:00.0| 5347.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:36:22   2100s] |        |         |         |         |         |            |        |          |         | e_3_in_4/DFFRX1_2_/D                               |
[11/20 16:36:23   2101s] |  -4.138|   -4.138|-1215.133|-1220.602|    7.69%|   0:00:01.0| 5347.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:23   2101s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 16:36:23   2101s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:23   2101s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:23   2101s] |        |         |         |         |         |            |        |          |         | e_default__frac_logic_0/logical_tile_clb_mode_defa |
[11/20 16:36:23   2101s] |        |         |         |         |         |            |        |          |         | ult__fle_mode_physical__fabric_mode_default__frac_ |
[11/20 16:36:23   2101s] |        |         |         |         |         |            |        |          |         | logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_m |
[11/20 16:36:23   2101s] |        |         |         |         |         |            |        |          |         | em/DFFRX1_43_/D                                    |
[11/20 16:36:23   2102s] |  -4.138|   -4.138|-1215.130|-1220.599|    7.69%|   0:00:00.0| 5347.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:23   2102s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 16:36:23   2102s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:23   2102s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:23   2102s] |        |         |         |         |         |            |        |          |         | e_default__frac_logic_0/logical_tile_clb_mode_defa |
[11/20 16:36:23   2102s] |        |         |         |         |         |            |        |          |         | ult__fle_mode_physical__fabric_mode_default__frac_ |
[11/20 16:36:23   2102s] |        |         |         |         |         |            |        |          |         | logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_m |
[11/20 16:36:23   2102s] |        |         |         |         |         |            |        |          |         | em/DFFRX1_43_/D                                    |
[11/20 16:36:23   2104s] |  -4.138|   -4.138|-1215.073|-1220.542|    7.69%|   0:00:00.0| 5347.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:23   2104s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 16:36:23   2104s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:23   2104s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:23   2104s] |        |         |         |         |         |            |        |          |         | e_default__frac_logic_0/logical_tile_clb_mode_defa |
[11/20 16:36:23   2104s] |        |         |         |         |         |            |        |          |         | ult__fle_mode_physical__fabric_mode_default__frac_ |
[11/20 16:36:23   2104s] |        |         |         |         |         |            |        |          |         | logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_m |
[11/20 16:36:23   2104s] |        |         |         |         |         |            |        |          |         | em/DFFRX1_46_/D                                    |
[11/20 16:36:24   2104s] |  -4.138|   -4.138|-1215.073|-1220.542|    7.69%|   0:00:01.0| 5347.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:24   2104s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 16:36:24   2104s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:24   2104s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:24   2104s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:36:24   2104s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:36:24   2104s] 
[11/20 16:36:24   2104s] *** Finish Core Optimize Step (cpu=0:02:37 real=0:00:34.0 mem=5347.8M) ***
[11/20 16:36:24   2106s] Active Path Group: default 
[11/20 16:36:24   2107s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:36:24   2107s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/20 16:36:24   2107s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:36:24   2107s] |  -0.240|   -4.138|  -5.469|-1220.542|    7.69%|   0:00:00.0| 5347.8M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:24   2107s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:36:24   2107s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:24   2107s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:24   2107s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
[11/20 16:36:24   2107s] |  -0.240|   -4.138|  -5.469|-1220.542|    7.69%|   0:00:00.0| 5347.8M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:24   2107s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:36:24   2107s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:24   2107s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:24   2107s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
[11/20 16:36:24   2107s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:36:24   2107s] 
[11/20 16:36:24   2107s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=5347.8M) ***
[11/20 16:36:24   2107s] 
[11/20 16:36:24   2107s] *** Finished Optimize Step Cumulative (cpu=0:02:42 real=0:00:35.0 mem=5347.8M) ***
[11/20 16:36:24   2107s] Deleting 0 temporary hard placement blockage(s).
[11/20 16:36:24   2107s] OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.138|-1215.073|
|HEPG      |-4.138|-1215.073|
|All Paths |-4.138|-1220.542|
+----------+------+---------+

[11/20 16:36:24   2107s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -4.138ns TNS -1430.655ns; HEPG WNS -4.138ns TNS -1430.655ns; all paths WNS -4.138ns TNS -1582.303ns; Real time 0:02:57
[11/20 16:36:24   2107s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.654633.10
[11/20 16:36:24   2107s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5347.8M, EPOCH TIME: 1732116984.844133
[11/20 16:36:24   2107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12578).
[11/20 16:36:24   2107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:36:24   2107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:36:24   2107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:36:24   2107s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.057, REAL:0.025, MEM:5338.8M, EPOCH TIME: 1732116984.868761
[11/20 16:36:24   2107s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:5338.8M, EPOCH TIME: 1732116984.871417
[11/20 16:36:24   2107s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5338.8M, EPOCH TIME: 1732116984.871485
[11/20 16:36:24   2107s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:5338.8M, EPOCH TIME: 1732116984.878002
[11/20 16:36:24   2107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:36:24   2107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:36:24   2107s] 
[11/20 16:36:24   2107s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:36:24   2107s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.012, REAL:0.013, MEM:5338.8M, EPOCH TIME: 1732116984.891046
[11/20 16:36:24   2107s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:5338.8M, EPOCH TIME: 1732116984.891100
[11/20 16:36:24   2107s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:5338.8M, EPOCH TIME: 1732116984.891259
[11/20 16:36:24   2107s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.021, MEM:5338.8M, EPOCH TIME: 1732116984.892628
[11/20 16:36:24   2107s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.020, REAL:0.021, MEM:5338.8M, EPOCH TIME: 1732116984.892661
[11/20 16:36:24   2107s] TDRefine: refinePlace mode is spiral
[11/20 16:36:24   2107s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.654633.17
[11/20 16:36:24   2107s] OPERPROF: Starting Refine-Place at level 1, MEM:5338.8M, EPOCH TIME: 1732116984.892729
[11/20 16:36:24   2107s] *** Starting refinePlace (0:35:07 mem=5338.8M) ***
[11/20 16:36:24   2107s] Total net bbox length = 3.743e+05 (1.901e+05 1.842e+05) (ext = 7.200e+04)
[11/20 16:36:24   2107s] 
[11/20 16:36:24   2107s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:36:24   2107s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 16:36:24   2107s] (I)      Default pattern map key = fpga_top_default.
[11/20 16:36:24   2107s] Set min layer with default ( 2 )
[11/20 16:36:24   2107s] Set max layer with default ( 127 )
[11/20 16:36:24   2107s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:36:24   2107s] Min route layer (adjusted) = 2
[11/20 16:36:24   2107s] Max route layer (adjusted) = 5
[11/20 16:36:24   2107s] (I)      Default pattern map key = fpga_top_default.
[11/20 16:36:24   2107s] Set min layer with default ( 2 )
[11/20 16:36:24   2107s] Set max layer with default ( 127 )
[11/20 16:36:24   2107s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:36:24   2107s] Min route layer (adjusted) = 2
[11/20 16:36:24   2107s] Max route layer (adjusted) = 5
[11/20 16:36:24   2107s] 
[11/20 16:36:24   2107s] Starting Small incrNP...
[11/20 16:36:24   2107s] User Input Parameters:
[11/20 16:36:24   2107s] - Congestion Driven    : Off
[11/20 16:36:24   2107s] - Timing Driven        : Off
[11/20 16:36:24   2107s] - Area-Violation Based : Off
[11/20 16:36:24   2107s] - Start Rollback Level : -5
[11/20 16:36:24   2107s] - Legalized            : On
[11/20 16:36:24   2107s] - Window Based         : Off
[11/20 16:36:24   2107s] - eDen incr mode       : Off
[11/20 16:36:24   2107s] - Small incr mode      : On
[11/20 16:36:24   2107s] 
[11/20 16:36:24   2107s] OPERPROF:   Starting Report-Density-Map (exclude fixed instaces) at level 2, MEM:5338.8M, EPOCH TIME: 1732116984.908541
[11/20 16:36:24   2107s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:5338.8M, EPOCH TIME: 1732116984.910634
[11/20 16:36:24   2107s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.012, REAL:0.003, MEM:5338.8M, EPOCH TIME: 1732116984.913882
[11/20 16:36:24   2107s] default core: bins with density > 0.750 =  0.14 % ( 2 / 1444 )
[11/20 16:36:24   2107s] Density distribution unevenness ratio = 80.029%
[11/20 16:36:24   2107s] Density distribution unevenness ratio (U70) = 0.196%
[11/20 16:36:24   2107s] Density distribution unevenness ratio (U80) = 0.000%
[11/20 16:36:24   2107s] Density distribution unevenness ratio (U90) = 0.000%
[11/20 16:36:24   2107s] OPERPROF:   Finished Report-Density-Map (exclude fixed instaces) at level 2, CPU:0.014, REAL:0.005, MEM:5338.8M, EPOCH TIME: 1732116984.913991
[11/20 16:36:24   2107s] cost 0.793333, thresh 1.000000
[11/20 16:36:24   2107s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5338.8M)
[11/20 16:36:24   2107s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/20 16:36:24   2107s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:5338.8M, EPOCH TIME: 1732116984.914420
[11/20 16:36:24   2107s] Starting refinePlace ...
[11/20 16:36:24   2107s] (I)      Default pattern map key = fpga_top_default.
[11/20 16:36:24   2107s] Set min layer with default ( 2 )
[11/20 16:36:24   2107s] Set max layer with default ( 127 )
[11/20 16:36:24   2107s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:36:24   2107s] Min route layer (adjusted) = 2
[11/20 16:36:24   2107s] Max route layer (adjusted) = 5
[11/20 16:36:24   2107s] One DDP V2 for no tweak run.
[11/20 16:36:24   2107s] (I)      Default pattern map key = fpga_top_default.
[11/20 16:36:24   2107s] Set min layer with default ( 2 )
[11/20 16:36:24   2107s] Set max layer with default ( 127 )
[11/20 16:36:24   2107s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:36:24   2107s] Min route layer (adjusted) = 2
[11/20 16:36:24   2107s] Max route layer (adjusted) = 5
[11/20 16:36:24   2107s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:5450.8M, EPOCH TIME: 1732116984.943035
[11/20 16:36:24   2107s] DDP initSite1 nrRow 376 nrJob 376
[11/20 16:36:24   2107s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:5450.8M, EPOCH TIME: 1732116984.943140
[11/20 16:36:24   2107s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.001, REAL:0.000, MEM:5450.8M, EPOCH TIME: 1732116984.943431
[11/20 16:36:24   2107s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:5450.8M, EPOCH TIME: 1732116984.943486
[11/20 16:36:24   2107s] DDP markSite nrRow 376 nrJob 376
[11/20 16:36:24   2107s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.003, REAL:0.000, MEM:5450.8M, EPOCH TIME: 1732116984.943929
[11/20 16:36:24   2107s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.004, REAL:0.001, MEM:5450.8M, EPOCH TIME: 1732116984.943977
[11/20 16:36:24   2107s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/20 16:36:24   2107s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:5452.5M, EPOCH TIME: 1732116984.950987
[11/20 16:36:24   2107s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:5452.5M, EPOCH TIME: 1732116984.951026
[11/20 16:36:24   2107s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.015, REAL:0.002, MEM:5452.5M, EPOCH TIME: 1732116984.953056
[11/20 16:36:24   2107s] ** Cut row section cpu time 0:00:00.0.
[11/20 16:36:24   2107s]  ** Cut row section real time 0:00:00.0.
[11/20 16:36:24   2107s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.015, REAL:0.002, MEM:5452.5M, EPOCH TIME: 1732116984.953181
[11/20 16:36:25   2107s]   Spread Effort: high, pre-route mode, useDDP on.
[11/20 16:36:25   2107s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=5310.5MB) @(0:35:07 - 0:35:08).
[11/20 16:36:25   2107s] Move report: preRPlace moves 1947 insts, mean move: 1.54 um, max move: 15.18 um 
[11/20 16:36:25   2107s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/FE_RC_6591_0): (1176.08, 1170.10) --> (1169.18, 1178.38)
[11/20 16:36:25   2107s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: NAND3X2
[11/20 16:36:25   2107s] wireLenOptFixPriorityInst 0 inst fixed
[11/20 16:36:25   2107s] 
[11/20 16:36:25   2107s] Running Spiral MT with 8 threads  fetchWidth=324 
[11/20 16:36:25   2108s] Move report: legalization moves 39 insts, mean move: 0.01 um, max move: 0.01 um spiral
[11/20 16:36:25   2108s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_RC_5802_0): (1421.26, 1257.04) --> (1421.26, 1257.05)
[11/20 16:36:25   2108s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/20 16:36:25   2108s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/20 16:36:25   2108s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=5310.5MB) @(0:35:08 - 0:35:08).
[11/20 16:36:25   2108s] Move report: Detail placement moves 1921 insts, mean move: 1.56 um, max move: 15.18 um 
[11/20 16:36:25   2108s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/FE_RC_6591_0): (1176.08, 1170.10) --> (1169.18, 1178.38)
[11/20 16:36:25   2108s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 5310.5MB
[11/20 16:36:25   2108s] Statistics of distance of Instance movement in refine placement:
[11/20 16:36:25   2108s]   maximum (X+Y) =        15.18 um
[11/20 16:36:25   2108s]   inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/FE_RC_6591_0) with max move: (1176.08, 1170.1) -> (1169.18, 1178.38)
[11/20 16:36:25   2108s]   mean    (X+Y) =         1.56 um
[11/20 16:36:25   2108s] Summary Report:
[11/20 16:36:25   2108s] Instances move: 1921 (out of 12578 movable)
[11/20 16:36:25   2108s] Instances flipped: 0
[11/20 16:36:25   2108s] Mean displacement: 1.56 um
[11/20 16:36:25   2108s] Max displacement: 15.18 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/FE_RC_6591_0) (1176.08, 1170.1) -> (1169.18, 1178.38)
[11/20 16:36:25   2108s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: NAND3X2
[11/20 16:36:25   2108s] 	Violation at original loc: Overlapping with other instance
[11/20 16:36:25   2108s] Total instances moved : 1921
[11/20 16:36:25   2108s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.897, REAL:0.282, MEM:5310.5M, EPOCH TIME: 1732116985.196530
[11/20 16:36:25   2108s] Total net bbox length = 3.765e+05 (1.918e+05 1.847e+05) (ext = 7.200e+04)
[11/20 16:36:25   2108s] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 5310.5MB
[11/20 16:36:25   2108s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=5310.5MB) @(0:35:07 - 0:35:08).
[11/20 16:36:25   2108s] *** Finished refinePlace (0:35:08 mem=5310.5M) ***
[11/20 16:36:25   2108s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.654633.17
[11/20 16:36:25   2108s] OPERPROF: Finished Refine-Place at level 1, CPU:0.932, REAL:0.308, MEM:5310.5M, EPOCH TIME: 1732116985.201198
[11/20 16:36:25   2108s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5310.5M, EPOCH TIME: 1732116985.254582
[11/20 16:36:25   2108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12578).
[11/20 16:36:25   2108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:36:25   2108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:36:25   2108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:36:25   2108s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.056, REAL:0.030, MEM:5340.5M, EPOCH TIME: 1732116985.284667
[11/20 16:36:25   2108s] *** maximum move = 15.18 um ***
[11/20 16:36:25   2108s] *** Finished re-routing un-routed nets (5340.5M) ***
[11/20 16:36:25   2108s] OPERPROF: Starting DPlace-Init at level 1, MEM:5340.5M, EPOCH TIME: 1732116985.302521
[11/20 16:36:25   2108s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5340.5M, EPOCH TIME: 1732116985.308881
[11/20 16:36:25   2108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:36:25   2108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:36:25   2108s] 
[11/20 16:36:25   2108s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:36:25   2108s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.015, MEM:5340.5M, EPOCH TIME: 1732116985.323617
[11/20 16:36:25   2108s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5340.5M, EPOCH TIME: 1732116985.323671
[11/20 16:36:25   2108s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5340.5M, EPOCH TIME: 1732116985.323866
[11/20 16:36:25   2108s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.023, MEM:5340.5M, EPOCH TIME: 1732116985.325232
[11/20 16:36:25   2108s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 16:36:25   2108s] 
[11/20 16:36:25   2108s] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=5340.5M) ***
[11/20 16:36:25   2108s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.654633.10
[11/20 16:36:25   2108s] ** GigaOpt Optimizer WNS Slack -4.138 TNS Slack -1220.542 Density 7.69
[11/20 16:36:25   2108s] HEPG TNS achieved -12150731
[11/20 16:36:25   2108s] Allowed TNS bump 6075365
[11/20 16:36:25   2108s] Current HEPG TNS -12150731
[11/20 16:36:25   2108s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.138|-1215.073|
|HEPG      |-4.138|-1215.073|
|All Paths |-4.138|-1220.542|
+----------+------+---------+

[11/20 16:36:25   2108s] Bottom Preferred Layer:
[11/20 16:36:25   2108s] +-------------+------------+----------+
[11/20 16:36:25   2108s] |    Layer    |   OPT_LA   |   Rule   |
[11/20 16:36:25   2108s] +-------------+------------+----------+
[11/20 16:36:25   2108s] | met4 (z=4)  |          1 | default  |
[11/20 16:36:25   2108s] +-------------+------------+----------+
[11/20 16:36:25   2108s] Via Pillar Rule:
[11/20 16:36:25   2108s]     None
[11/20 16:36:25   2108s] 
[11/20 16:36:25   2108s] *** Finish post-CTS Setup Fixing (cpu=0:02:44 real=0:00:36.0 mem=5340.5M) ***
[11/20 16:36:25   2108s] 
[11/20 16:36:25   2108s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.654633.7
[11/20 16:36:25   2108s] Total-nets :: 12680, Stn-nets :: 1568, ratio :: 12.3659 %, Total-len 478812, Stn-len 55238
[11/20 16:36:25   2108s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12626
[11/20 16:36:25   2108s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5212.5M, EPOCH TIME: 1732116985.448683
[11/20 16:36:25   2108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:36:25   2108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:36:25   2108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:36:25   2108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:36:25   2108s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.072, REAL:0.037, MEM:4789.5M, EPOCH TIME: 1732116985.486038
[11/20 16:36:25   2108s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.654633.23
[11/20 16:36:25   2108s] *** TnsOpt #2 [finish] (optDesign #1) : cpu/real = 0:02:44.1/0:00:36.6 (4.5), totSession cpu/real = 0:35:08.6/2:00:38.5 (0.3), mem = 4789.5M
[11/20 16:36:25   2108s] 
[11/20 16:36:25   2108s] =============================================================================================
[11/20 16:36:25   2108s]  Step TAT Report : TnsOpt #2 / optDesign #1                                     22.33-s094_1
[11/20 16:36:25   2108s] =============================================================================================
[11/20 16:36:25   2108s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:36:25   2108s] ---------------------------------------------------------------------------------------------
[11/20 16:36:25   2108s] [ SlackTraversorInit     ]      4   0:00:00.6  (   1.7 % )     0:00:00.6 /  0:00:01.6    2.6
[11/20 16:36:25   2108s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:36:25   2108s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    2.4
[11/20 16:36:25   2108s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[11/20 16:36:25   2108s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[11/20 16:36:25   2108s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:36:25   2108s] [ TransformInit          ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 16:36:25   2108s] [ OptimizationStep       ]      2   0:00:00.1  (   0.4 % )     0:00:34.1 /  0:02:37.6    4.6
[11/20 16:36:25   2108s] [ OptSingleIteration     ]    190   0:00:00.9  (   2.4 % )     0:00:33.6 /  0:02:12.2    3.9
[11/20 16:36:25   2108s] [ OptGetWeight           ]    190   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.4    0.9
[11/20 16:36:25   2108s] [ OptEval                ]    190   0:00:19.4  (  53.0 % )     0:00:19.4 /  0:01:36.8    5.0
[11/20 16:36:25   2108s] [ OptCommit              ]    190   0:00:00.6  (   1.8 % )     0:00:00.6 /  0:00:00.6    1.0
[11/20 16:36:25   2108s] [ PostCommitDelayUpdate  ]    190   0:00:00.2  (   0.7 % )     0:00:02.3 /  0:00:03.7    1.6
[11/20 16:36:25   2108s] [ IncrDelayCalc          ]    739   0:00:02.1  (   5.7 % )     0:00:02.1 /  0:00:03.5    1.7
[11/20 16:36:25   2108s] [ SetupOptGetWorkingSet  ]    552   0:00:01.6  (   4.5 % )     0:00:01.6 /  0:00:03.8    2.3
[11/20 16:36:25   2108s] [ SetupOptGetActiveNode  ]    552   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[11/20 16:36:25   2108s] [ SetupOptSlackGraph     ]    190   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:01.1    5.2
[11/20 16:36:25   2108s] [ RefinePlace            ]      1   0:00:00.5  (   1.4 % )     0:00:00.5 /  0:00:01.3    2.4
[11/20 16:36:25   2108s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.4
[11/20 16:36:25   2108s] [ TimingUpdate           ]      3   0:00:00.8  (   2.1 % )     0:00:00.8 /  0:00:02.9    3.8
[11/20 16:36:25   2108s] [ IncrTimingUpdate       ]    177   0:00:08.5  (  23.2 % )     0:00:08.5 /  0:00:26.1    3.1
[11/20 16:36:25   2108s] [ MISC                   ]          0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.3    1.4
[11/20 16:36:25   2108s] ---------------------------------------------------------------------------------------------
[11/20 16:36:25   2108s]  TnsOpt #2 TOTAL                    0:00:36.6  ( 100.0 % )     0:00:36.6 /  0:02:44.1    4.5
[11/20 16:36:25   2108s] ---------------------------------------------------------------------------------------------
[11/20 16:36:25   2108s] 
[11/20 16:36:25   2108s] End: GigaOpt TNS non-legal recovery
[11/20 16:36:25   2108s] Begin: GigaOpt Optimization in post-eco TNS mode
[11/20 16:36:25   2108s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 8  -allEndPoints -nativePathGroupFlow
[11/20 16:36:25   2108s] Info: 32 io nets excluded
[11/20 16:36:25   2108s] Info: 2 clock nets excluded from IPO operation.
[11/20 16:36:25   2108s] *** TnsOpt #3 [begin] (optDesign #1) : totSession cpu/real = 0:35:08.7/2:00:38.6 (0.3), mem = 4789.5M
[11/20 16:36:25   2108s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.654633.24
[11/20 16:36:25   2108s] 
[11/20 16:36:25   2108s] Active Setup views: VIEW_SETUP 
[11/20 16:36:25   2108s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4789.5M, EPOCH TIME: 1732116985.574995
[11/20 16:36:25   2108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:36:25   2108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:36:25   2108s] 
[11/20 16:36:25   2108s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:36:25   2108s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.013, REAL:0.009, MEM:4789.5M, EPOCH TIME: 1732116985.583735
[11/20 16:36:25   2108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:36:25   2108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:36:25   2108s] [oiPhyDebug] optDemand 1516433362700.00, spDemand 186501362700.00.
[11/20 16:36:25   2108s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12626
[11/20 16:36:25   2108s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[11/20 16:36:25   2108s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:35:09 mem=4789.5M
[11/20 16:36:25   2108s] OPERPROF: Starting DPlace-Init at level 1, MEM:4789.5M, EPOCH TIME: 1732116985.591600
[11/20 16:36:25   2108s] Processing tracks to init pin-track alignment.
[11/20 16:36:25   2108s] z: 2, totalTracks: 1
[11/20 16:36:25   2108s] z: 4, totalTracks: 1
[11/20 16:36:25   2108s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:36:25   2108s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4789.5M, EPOCH TIME: 1732116985.597454
[11/20 16:36:25   2108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:36:25   2108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:36:25   2108s] 
[11/20 16:36:25   2108s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:36:25   2108s] 
[11/20 16:36:25   2108s]  Skipping Bad Lib Cell Checking (CMU) !
[11/20 16:36:25   2108s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.008, MEM:4789.5M, EPOCH TIME: 1732116985.605361
[11/20 16:36:25   2108s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4789.5M, EPOCH TIME: 1732116985.605429
[11/20 16:36:25   2108s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4789.5M, EPOCH TIME: 1732116985.605594
[11/20 16:36:25   2108s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4789.5MB).
[11/20 16:36:25   2108s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.015, MEM:4789.5M, EPOCH TIME: 1732116985.606970
[11/20 16:36:25   2108s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/20 16:36:25   2108s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12626
[11/20 16:36:25   2108s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:35:09 mem=4789.5M
[11/20 16:36:25   2108s] ### Creating RouteCongInterface, started
[11/20 16:36:25   2108s] 
[11/20 16:36:25   2108s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.8500} {5, 0.043, 0.8500} 
[11/20 16:36:25   2108s] 
[11/20 16:36:25   2108s] #optDebug: {0, 1.000}
[11/20 16:36:25   2108s] ### Creating RouteCongInterface, finished
[11/20 16:36:25   2108s] {MG  {4 0 27.4 0.469382} }
[11/20 16:36:25   2109s] *info: 32 io nets excluded
[11/20 16:36:25   2109s] *info: 2 clock nets excluded
[11/20 16:36:25   2109s] *info: 32 multi-driver nets excluded.
[11/20 16:36:25   2109s] *info: 1089 no-driver nets excluded.
[11/20 16:36:25   2109s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.654633.8
[11/20 16:36:25   2109s] PathGroup :  reg2reg  TargetSlack : 0 
[11/20 16:36:25   2109s] ** GigaOpt Optimizer WNS Slack -4.138 TNS Slack -1220.542 Density 7.69
[11/20 16:36:25   2109s] Optimizer TNS Opt
[11/20 16:36:25   2109s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.138|-1215.073|
|HEPG      |-4.138|-1215.073|
|All Paths |-4.138|-1220.542|
+----------+------+---------+

[11/20 16:36:25   2109s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -4.138ns TNS -1430.655ns; HEPG WNS -4.138ns TNS -1430.655ns; all paths WNS -4.138ns TNS -1582.303ns; Real time 0:02:58
[11/20 16:36:25   2109s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5181.2M, EPOCH TIME: 1732116985.948043
[11/20 16:36:25   2109s] Found 0 hard placement blockage before merging.
[11/20 16:36:25   2109s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5181.2M, EPOCH TIME: 1732116985.948250
[11/20 16:36:26   2111s] Active Path Group: reg2reg  
[11/20 16:36:26   2111s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:36:26   2111s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/20 16:36:26   2111s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:36:26   2111s] |  -4.138|   -4.138|-1215.073|-1220.542|    7.69%|   0:00:00.0| 5181.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:26   2111s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 16:36:26   2111s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:26   2111s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:26   2111s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:36:27   2112s] |  -4.138|   -4.138|-1215.073|-1220.542|    7.69%|   0:00:01.0| 5181.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:36:27   2112s] |        |         |         |         |         |            |        |          |         | e_0_in_0/DFFRX1_0_/D                               |
[11/20 16:36:27   2113s] |  -4.138|   -4.138|-1215.073|-1220.542|    7.69%|   0:00:00.0| 5183.5M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
[11/20 16:36:27   2113s] |        |         |         |         |         |            |        |          |         | e_5_in_0/DFFRX1_1_/D                               |
[11/20 16:36:27   2113s] |  -4.138|   -4.138|-1215.073|-1220.542|    7.69%|   0:00:00.0| 5183.5M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:27   2113s] |        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
[11/20 16:36:27   2113s] |        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:27   2113s] |        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:27   2113s] |        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
[11/20 16:36:27   2113s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:36:27   2113s] 
[11/20 16:36:27   2113s] *** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:01.0 mem=5183.5M) ***
[11/20 16:36:28   2115s] Active Path Group: default 
[11/20 16:36:28   2115s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:36:28   2115s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[11/20 16:36:28   2115s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:36:28   2115s] |  -0.240|   -4.138|  -5.469|-1220.542|    7.69%|   0:00:00.0| 5183.5M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:28   2115s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:36:28   2115s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:28   2115s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:28   2115s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
[11/20 16:36:28   2115s] |  -0.240|   -4.138|  -5.469|-1220.542|    7.69%|   0:00:00.0| 5183.5M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
[11/20 16:36:28   2115s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[11/20 16:36:28   2115s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[11/20 16:36:28   2115s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[11/20 16:36:28   2115s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
[11/20 16:36:28   2115s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[11/20 16:36:28   2115s] 
[11/20 16:36:28   2115s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=5183.5M) ***
[11/20 16:36:28   2115s] 
[11/20 16:36:28   2115s] *** Finished Optimize Step Cumulative (cpu=0:00:06.6 real=0:00:03.0 mem=5183.5M) ***
[11/20 16:36:28   2115s] Deleting 0 temporary hard placement blockage(s).
[11/20 16:36:28   2115s] OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.138|-1215.073|
|HEPG      |-4.138|-1215.073|
|All Paths |-4.138|-1220.542|
+----------+------+---------+

[11/20 16:36:28   2115s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -4.138ns TNS -1430.655ns; HEPG WNS -4.138ns TNS -1430.655ns; all paths WNS -4.138ns TNS -1582.303ns; Real time 0:03:01
[11/20 16:36:28   2115s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.138|-1215.073|
|HEPG      |-4.138|-1215.073|
|All Paths |-4.138|-1220.542|
+----------+------+---------+

[11/20 16:36:28   2115s] Bottom Preferred Layer:
[11/20 16:36:28   2115s] +-------------+------------+----------+
[11/20 16:36:28   2115s] |    Layer    |   OPT_LA   |   Rule   |
[11/20 16:36:28   2115s] +-------------+------------+----------+
[11/20 16:36:28   2115s] | met4 (z=4)  |          1 | default  |
[11/20 16:36:28   2115s] +-------------+------------+----------+
[11/20 16:36:28   2115s] Via Pillar Rule:
[11/20 16:36:28   2115s]     None
[11/20 16:36:28   2115s] 
[11/20 16:36:28   2115s] *** Finish post-CTS Setup Fixing (cpu=0:00:06.8 real=0:00:03.0 mem=5183.5M) ***
[11/20 16:36:28   2115s] 
[11/20 16:36:28   2115s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.654633.8
[11/20 16:36:28   2115s] Total-nets :: 12680, Stn-nets :: 1568, ratio :: 12.3659 %, Total-len 478812, Stn-len 55238
[11/20 16:36:28   2115s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12626
[11/20 16:36:28   2115s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5055.5M, EPOCH TIME: 1732116988.209340
[11/20 16:36:28   2115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12578).
[11/20 16:36:28   2115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:36:28   2115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:36:28   2115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:36:28   2115s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.059, REAL:0.025, MEM:4781.5M, EPOCH TIME: 1732116988.234486
[11/20 16:36:28   2115s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.654633.24
[11/20 16:36:28   2115s] *** TnsOpt #3 [finish] (optDesign #1) : cpu/real = 0:00:07.3/0:00:02.7 (2.7), totSession cpu/real = 0:35:16.0/2:00:41.3 (0.3), mem = 4781.5M
[11/20 16:36:28   2115s] 
[11/20 16:36:28   2115s] =============================================================================================
[11/20 16:36:28   2115s]  Step TAT Report : TnsOpt #3 / optDesign #1                                     22.33-s094_1
[11/20 16:36:28   2115s] =============================================================================================
[11/20 16:36:28   2115s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:36:28   2115s] ---------------------------------------------------------------------------------------------
[11/20 16:36:28   2115s] [ SlackTraversorInit     ]      3   0:00:00.5  (  20.0 % )     0:00:00.5 /  0:00:01.5    2.8
[11/20 16:36:28   2115s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:36:28   2115s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.1 /  0:00:00.1    2.5
[11/20 16:36:28   2115s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.2
[11/20 16:36:28   2115s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.1    1.7
[11/20 16:36:28   2115s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:36:28   2115s] [ TransformInit          ]      1   0:00:00.2  (   7.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 16:36:28   2115s] [ OptimizationStep       ]      2   0:00:00.1  (   4.1 % )     0:00:01.0 /  0:00:02.2    2.3
[11/20 16:36:28   2115s] [ OptSingleIteration     ]     25   0:00:00.0  (   1.0 % )     0:00:00.5 /  0:00:00.8    1.6
[11/20 16:36:28   2115s] [ OptGetWeight           ]     25   0:00:00.3  (  11.8 % )     0:00:00.3 /  0:00:00.3    1.0
[11/20 16:36:28   2115s] [ OptEval                ]     25   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:36:28   2115s] [ OptCommit              ]     25   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:36:28   2115s] [ PostCommitDelayUpdate  ]     25   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:36:28   2115s] [ SetupOptGetWorkingSet  ]     25   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.2    3.1
[11/20 16:36:28   2115s] [ SetupOptGetActiveNode  ]     25   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:36:28   2115s] [ SetupOptSlackGraph     ]     25   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.1    4.9
[11/20 16:36:28   2115s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.3
[11/20 16:36:28   2115s] [ TimingUpdate           ]      2   0:00:00.7  (  26.0 % )     0:00:00.7 /  0:00:02.9    4.1
[11/20 16:36:28   2115s] [ IncrTimingUpdate       ]     30   0:00:00.4  (  14.4 % )     0:00:00.4 /  0:00:01.3    3.4
[11/20 16:36:28   2115s] [ MISC                   ]          0:00:00.2  (   7.4 % )     0:00:00.2 /  0:00:00.3    1.5
[11/20 16:36:28   2115s] ---------------------------------------------------------------------------------------------
[11/20 16:36:28   2115s]  TnsOpt #3 TOTAL                    0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:07.3    2.7
[11/20 16:36:28   2115s] ---------------------------------------------------------------------------------------------
[11/20 16:36:28   2115s] 
[11/20 16:36:28   2115s] End: GigaOpt Optimization in post-eco TNS mode
[11/20 16:36:28   2115s] #optDebug: fT-D <X 1 0 0 0>
[11/20 16:36:28   2115s] Register exp ratio and priority group on 1 nets on 14158 nets : 
[11/20 16:36:28   2115s] z=4 : 1 nets
[11/20 16:36:28   2116s] 
[11/20 16:36:28   2116s] Active setup views:
[11/20 16:36:28   2116s]  VIEW_SETUP
[11/20 16:36:28   2116s]   Dominating endpoints: 0
[11/20 16:36:28   2116s]   Dominating TNS: -0.000
[11/20 16:36:28   2116s] 
[11/20 16:36:28   2116s] Extraction called for design 'fpga_top' of instances=12626 and nets=15249 using extraction engine 'preRoute' .
[11/20 16:36:28   2116s] PreRoute RC Extraction called for design fpga_top.
[11/20 16:36:28   2116s] RC Extraction called in multi-corner(1) mode.
[11/20 16:36:28   2116s] RCMode: PreRoute
[11/20 16:36:28   2116s]       RC Corner Indexes            0   
[11/20 16:36:28   2116s] Capacitance Scaling Factor   : 1.00000 
[11/20 16:36:28   2116s] Resistance Scaling Factor    : 1.00000 
[11/20 16:36:28   2116s] Clock Cap. Scaling Factor    : 1.00000 
[11/20 16:36:28   2116s] Clock Res. Scaling Factor    : 1.00000 
[11/20 16:36:28   2116s] Shrink Factor                : 1.00000
[11/20 16:36:28   2116s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/20 16:36:28   2116s] Using Quantus QRC technology file ...
[11/20 16:36:28   2116s] eee: Design is marked Stenier-routed. RC Grid update will be skipped.
[11/20 16:36:28   2116s] eee: Trim Metal Layers: { }
[11/20 16:36:28   2116s] eee: LayerId=1 widthSet size=1
[11/20 16:36:28   2116s] eee: LayerId=2 widthSet size=1
[11/20 16:36:28   2116s] eee: LayerId=3 widthSet size=1
[11/20 16:36:28   2116s] eee: LayerId=4 widthSet size=1
[11/20 16:36:28   2116s] eee: LayerId=5 widthSet size=1
[11/20 16:36:28   2116s] eee: Total RC Grid memory=168540
[11/20 16:36:28   2116s] Skipped RC grid update for preRoute extraction.
[11/20 16:36:28   2116s] eee: Metal Layers Info:
[11/20 16:36:28   2116s] eee: L: met1 met2 met3 met4 met5
[11/20 16:36:28   2116s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/20 16:36:28   2116s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[11/20 16:36:28   2116s] eee: pegSigSF=1.070000
[11/20 16:36:28   2116s] Initializing multi-corner resistance tables ...
[11/20 16:36:28   2116s] eee: l=1 avDens=0.102412 usedTrk=14738.090836 availTrk=143910.000000 sigTrk=14738.090836
[11/20 16:36:28   2116s] eee: l=2 avDens=0.059525 usedTrk=4864.921503 availTrk=81729.700563 sigTrk=4864.921503
[11/20 16:36:28   2116s] eee: l=3 avDens=0.074578 usedTrk=5034.280313 availTrk=67503.460020 sigTrk=5034.280313
[11/20 16:36:28   2116s] eee: l=4 avDens=0.032566 usedTrk=2304.642270 availTrk=70769.191386 sigTrk=2304.642270
[11/20 16:36:28   2116s] eee: l=5 avDens=0.135350 usedTrk=756.656160 availTrk=5590.364753 sigTrk=756.656160
[11/20 16:36:28   2116s] {RT RC_CORNER 0 5 5 {4 0} 1}
[11/20 16:36:28   2116s] eee: LAM-FP: thresh=1 ; dimX=4605.793478 ; dimY=4605.793478 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[11/20 16:36:28   2116s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.262312 uaWl=0.000000 uaWlH=0.132100 aWlH=0.002300 lMod=0 pMax=0.839900 pMod=82 pModAss=50 wcR=0.332500 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.006917 shortMod=0.034586 fModAs=0.001729 fModUnas=0.001729 pDens=0.500000 
[11/20 16:36:28   2116s] eee: NetCapCache creation started. (Current Mem: 4715.727M) 
[11/20 16:36:28   2116s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4723.727M) 
[11/20 16:36:28   2116s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 4723.727M)
[11/20 16:36:28   2116s] Starting delay calculation for Setup views
[11/20 16:36:28   2116s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/20 16:36:28   2116s] #################################################################################
[11/20 16:36:28   2116s] # Design Stage: PreRoute
[11/20 16:36:28   2116s] # Design Name: fpga_top
[11/20 16:36:28   2116s] # Design Mode: 130nm
[11/20 16:36:28   2116s] # Analysis Mode: MMMC Non-OCV 
[11/20 16:36:28   2116s] # Parasitics Mode: No SPEF/RCDB 
[11/20 16:36:28   2116s] # Signoff Settings: SI Off 
[11/20 16:36:28   2116s] #################################################################################
[11/20 16:36:28   2117s] Topological Sorting (REAL = 0:00:00.0, MEM = 4753.9M, InitMEM = 4753.9M)
[11/20 16:36:29   2117s] Calculate delays in BcWc mode...
[11/20 16:36:29   2117s] Start delay calculation (fullDC) (8 T). (MEM=4758.87)
[11/20 16:36:29   2117s] End AAE Lib Interpolated Model. (MEM=4770.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:36:29   2119s] Total number of fetched objects 14790
[11/20 16:36:29   2119s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:36:29   2119s] End delay calculation. (MEM=5189.95 CPU=0:00:01.7 REAL=0:00:00.0)
[11/20 16:36:29   2119s] End delay calculation (fullDC). (MEM=5189.95 CPU=0:00:02.2 REAL=0:00:00.0)
[11/20 16:36:29   2119s] *** CDM Built up (cpu=0:00:03.4  real=0:00:01.0  mem= 5189.9M) ***
[11/20 16:36:29   2120s] *** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:01.0 totSessionCpu=0:35:21 mem=5189.9M)
[11/20 16:36:30   2121s] OPTC: user 20.0
[11/20 16:36:30   2121s] Running pre-eGR process
[11/20 16:36:30   2121s] (I)      Initializing eGR engine (regular)
[11/20 16:36:30   2121s] Set min layer with default ( 2 )
[11/20 16:36:30   2121s] Set max layer with default ( 127 )
[11/20 16:36:30   2121s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:36:30   2121s] Min route layer (adjusted) = 2
[11/20 16:36:30   2121s] Max route layer (adjusted) = 5
[11/20 16:36:30   2121s] (I)      Initializing eGR engine (regular)
[11/20 16:36:30   2121s] Set min layer with default ( 2 )
[11/20 16:36:30   2121s] Set max layer with default ( 127 )
[11/20 16:36:30   2121s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[11/20 16:36:30   2121s] Min route layer (adjusted) = 2
[11/20 16:36:30   2121s] Max route layer (adjusted) = 5
[11/20 16:36:30   2121s] (I)      Started Early Global Route kernel ( Curr Mem: 4.48 MB )
[11/20 16:36:30   2121s] (I)      Running eGR Regular flow
[11/20 16:36:30   2121s] (I)      # wire layers (front) : 6
[11/20 16:36:30   2121s] (I)      # wire layers (back)  : 0
[11/20 16:36:30   2121s] (I)      min wire layer : 1
[11/20 16:36:30   2121s] (I)      max wire layer : 5
[11/20 16:36:30   2121s] (I)      # cut layers (front) : 5
[11/20 16:36:30   2121s] (I)      # cut layers (back)  : 0
[11/20 16:36:30   2121s] (I)      min cut layer : 1
[11/20 16:36:30   2121s] (I)      max cut layer : 4
[11/20 16:36:30   2121s] (I)      ================================ Layers ================================
[11/20 16:36:30   2121s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 16:36:30   2121s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/20 16:36:30   2121s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 16:36:30   2121s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/20 16:36:30   2121s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[11/20 16:36:30   2121s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 16:36:30   2121s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[11/20 16:36:30   2121s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[11/20 16:36:30   2121s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/20 16:36:30   2121s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 16:36:30   2121s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/20 16:36:30   2121s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[11/20 16:36:30   2121s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/20 16:36:30   2121s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[11/20 16:36:30   2121s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 16:36:30   2121s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/20 16:36:30   2121s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[11/20 16:36:30   2121s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/20 16:36:30   2121s] (I)      Started Import and model ( Curr Mem: 4.48 MB )
[11/20 16:36:30   2121s] (I)      Default pattern map key = fpga_top_default.
[11/20 16:36:30   2121s] (I)      == Non-default Options ==
[11/20 16:36:30   2121s] (I)      Build term to term wires                           : false
[11/20 16:36:30   2121s] (I)      Maximum routing layer                              : 5
[11/20 16:36:30   2121s] (I)      Top routing layer                                  : 5
[11/20 16:36:30   2121s] (I)      Number of threads                                  : 8
[11/20 16:36:30   2121s] (I)      Route tie net to shape                             : auto
[11/20 16:36:30   2121s] (I)      Method to set GCell size                           : row
[11/20 16:36:30   2121s] (I)      Tie hi/lo max distance                             : 41.400000
[11/20 16:36:30   2121s] (I)      Counted 17053 PG shapes. eGR will not process PG shapes layer by layer.
[11/20 16:36:30   2121s] (I)      ============== Pin Summary ==============
[11/20 16:36:30   2121s] (I)      +-------+--------+---------+------------+
[11/20 16:36:30   2121s] (I)      | Layer | # pins | % total |      Group |
[11/20 16:36:30   2121s] (I)      +-------+--------+---------+------------+
[11/20 16:36:30   2121s] (I)      |     1 |  40168 |   99.45 |        Pin |
[11/20 16:36:30   2121s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/20 16:36:30   2121s] (I)      |     3 |    192 |    0.48 | Pin access |
[11/20 16:36:30   2121s] (I)      |     4 |      0 |    0.00 |      Other |
[11/20 16:36:30   2121s] (I)      |     5 |     32 |    0.08 |      Other |
[11/20 16:36:30   2121s] (I)      +-------+--------+---------+------------+
[11/20 16:36:30   2121s] (I)      Use row-based GCell size
[11/20 16:36:30   2121s] (I)      Use row-based GCell align
[11/20 16:36:30   2121s] (I)      layer 0 area = 83000
[11/20 16:36:30   2121s] (I)      layer 1 area = 67600
[11/20 16:36:30   2121s] (I)      layer 2 area = 240000
[11/20 16:36:30   2121s] (I)      layer 3 area = 240000
[11/20 16:36:30   2121s] (I)      layer 4 area = 4000000
[11/20 16:36:30   2121s] (I)      GCell unit size   : 4140
[11/20 16:36:30   2121s] (I)      GCell multiplier  : 1
[11/20 16:36:30   2121s] (I)      GCell row height  : 4140
[11/20 16:36:30   2121s] (I)      Actual row height : 4140
[11/20 16:36:30   2121s] (I)      GCell align ref   : 280000 280000
[11/20 16:36:30   2121s] [NR-eGR] Track table information for default rule: 
[11/20 16:36:30   2121s] [NR-eGR] met1 has single uniform track structure
[11/20 16:36:30   2121s] [NR-eGR] met2 has single uniform track structure
[11/20 16:36:30   2121s] [NR-eGR] met3 has single uniform track structure
[11/20 16:36:30   2121s] [NR-eGR] met4 has single uniform track structure
[11/20 16:36:30   2121s] [NR-eGR] met5 has single uniform track structure
[11/20 16:36:30   2121s] (I)      =============== Default via ===============
[11/20 16:36:30   2121s] (I)      +---+------------------+------------------+
[11/20 16:36:30   2121s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[11/20 16:36:30   2121s] (I)      +---+------------------+------------------+
[11/20 16:36:30   2121s] (I)      | 1 |    2  M1M2_PR_R  |    4  M1M2_PR_MR |
[11/20 16:36:30   2121s] (I)      | 2 |    7  M2M3_PR_R  |    9  M2M3_PR_MR |
[11/20 16:36:30   2121s] (I)      | 3 |   11  M3M4_PR    |   14  M3M4_PR_MR |
[11/20 16:36:30   2121s] (I)      | 4 |   16  M4M5_PR    |   19  M4M5_PR_MR |
[11/20 16:36:30   2121s] (I)      +---+------------------+------------------+
[11/20 16:36:30   2121s] [NR-eGR] Read 26534 PG shapes
[11/20 16:36:30   2121s] [NR-eGR] Read 0 clock shapes
[11/20 16:36:30   2121s] [NR-eGR] Read 0 other shapes
[11/20 16:36:30   2121s] [NR-eGR] #Routing Blockages  : 0
[11/20 16:36:30   2121s] [NR-eGR] #Instance Blockages : 9014
[11/20 16:36:30   2121s] [NR-eGR] #PG Blockages       : 26534
[11/20 16:36:30   2121s] [NR-eGR] #Halo Blockages     : 0
[11/20 16:36:30   2121s] [NR-eGR] #Boundary Blockages : 0
[11/20 16:36:30   2121s] [NR-eGR] #Clock Blockages    : 0
[11/20 16:36:30   2121s] [NR-eGR] #Other Blockages    : 0
[11/20 16:36:30   2121s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/20 16:36:30   2121s] (I)      Custom ignore net properties:
[11/20 16:36:30   2121s] (I)      1 : NotLegal
[11/20 16:36:30   2121s] (I)      Default ignore net properties:
[11/20 16:36:30   2121s] (I)      1 : Special
[11/20 16:36:30   2121s] (I)      2 : Analog
[11/20 16:36:30   2121s] (I)      3 : Fixed
[11/20 16:36:30   2121s] (I)      4 : Skipped
[11/20 16:36:30   2121s] (I)      5 : MixedSignal
[11/20 16:36:30   2121s] (I)      Prerouted net properties:
[11/20 16:36:30   2121s] (I)      1 : NotLegal
[11/20 16:36:30   2121s] (I)      2 : Special
[11/20 16:36:30   2121s] (I)      3 : Analog
[11/20 16:36:30   2121s] (I)      4 : Fixed
[11/20 16:36:30   2121s] (I)      5 : Skipped
[11/20 16:36:30   2121s] (I)      6 : MixedSignal
[11/20 16:36:30   2121s] [NR-eGR] Early global route reroute all routable nets
[11/20 16:36:30   2121s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/20 16:36:30   2121s] [NR-eGR] Read 12679 nets ( ignored 0 )
[11/20 16:36:30   2121s] (I)        Front-side 12679 ( ignored 0 )
[11/20 16:36:30   2121s] (I)        Back-side  0 ( ignored 0 )
[11/20 16:36:30   2121s] (I)        Both-side  0 ( ignored 0 )
[11/20 16:36:30   2121s] (I)      early_global_route_priority property id does not exist.
[11/20 16:36:30   2121s] (I)      Read Num Blocks=35548  Num Prerouted Wires=0  Num CS=0
[11/20 16:36:30   2121s] (I)      Layer 1 (V) : #blockages 10781 : #preroutes 0
[11/20 16:36:30   2121s] (I)      Layer 2 (H) : #blockages 14546 : #preroutes 0
[11/20 16:36:30   2121s] (I)      Layer 3 (V) : #blockages 8333 : #preroutes 0
[11/20 16:36:30   2121s] (I)      Layer 4 (H) : #blockages 1888 : #preroutes 0
[11/20 16:36:30   2121s] (I)      Number of ignored nets                =      0
[11/20 16:36:30   2121s] (I)      Number of connected nets              =      0
[11/20 16:36:30   2121s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/20 16:36:30   2121s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/20 16:36:30   2121s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/20 16:36:30   2121s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/20 16:36:30   2121s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/20 16:36:30   2121s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/20 16:36:30   2121s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/20 16:36:30   2121s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/20 16:36:30   2121s] (I)      Ndr track 0 does not exist
[11/20 16:36:30   2121s] (I)      ---------------------Grid Graph Info--------------------
[11/20 16:36:30   2121s] (I)      Routing area        : (0, 0) - (2118665, 2118665)
[11/20 16:36:30   2121s] (I)      Core area           : (280000, 280000) - (1838665, 1838665)
[11/20 16:36:30   2121s] (I)      Site width          :   460  (dbu)
[11/20 16:36:30   2121s] (I)      Row height          :  4140  (dbu)
[11/20 16:36:30   2121s] (I)      GCell row height    :  4140  (dbu)
[11/20 16:36:30   2121s] (I)      GCell width         :  4140  (dbu)
[11/20 16:36:30   2121s] (I)      GCell height        :  4140  (dbu)
[11/20 16:36:30   2121s] (I)      Grid                :   512   512     5
[11/20 16:36:30   2121s] (I)      Layer numbers       :     1     2     3     4     5
[11/20 16:36:30   2121s] (I)      Vertical capacity   :     0  4140     0  4140     0
[11/20 16:36:30   2121s] (I)      Horizontal capacity :     0     0  4140     0  4140
[11/20 16:36:30   2121s] (I)      Default wire width  :   140   140   300   300  1600
[11/20 16:36:30   2121s] (I)      Default wire space  :   140   140   300   300  1600
[11/20 16:36:30   2121s] (I)      Default wire pitch  :   280   280   600   600  3200
[11/20 16:36:30   2121s] (I)      Default pitch size  :   280   460   610   615  3660
[11/20 16:36:30   2121s] (I)      First track coord   :   320   320   620   790  1840
[11/20 16:36:30   2121s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[11/20 16:36:30   2121s] (I)      Total num of tracks :  4605  4605  3472  3444   579
[11/20 16:36:30   2121s] (I)      Num of masks        :     1     1     1     1     1
[11/20 16:36:30   2121s] (I)      Num of trim masks   :     0     0     0     0     0
[11/20 16:36:30   2121s] (I)      --------------------------------------------------------
[11/20 16:36:30   2121s] 
[11/20 16:36:30   2121s] [NR-eGR] ============ Routing rule table ============
[11/20 16:36:30   2121s] [NR-eGR] Rule id: 0  Nets: 12647
[11/20 16:36:30   2121s] [NR-eGR] ========================================
[11/20 16:36:30   2121s] [NR-eGR] 
[11/20 16:36:30   2121s] (I)      ======== NDR :  =========
[11/20 16:36:30   2121s] (I)      +--------------+--------+
[11/20 16:36:30   2121s] (I)      |           ID |      0 |
[11/20 16:36:30   2121s] (I)      |         Name |        |
[11/20 16:36:30   2121s] (I)      |      Default |    yes |
[11/20 16:36:30   2121s] (I)      |  Clk Special |     no |
[11/20 16:36:30   2121s] (I)      | Hard spacing |     no |
[11/20 16:36:30   2121s] (I)      |    NDR track | (none) |
[11/20 16:36:30   2121s] (I)      |      NDR via | (none) |
[11/20 16:36:30   2121s] (I)      |  Extra space |      0 |
[11/20 16:36:30   2121s] (I)      |      Shields |      0 |
[11/20 16:36:30   2121s] (I)      |   Demand (H) |      1 |
[11/20 16:36:30   2121s] (I)      |   Demand (V) |      1 |
[11/20 16:36:30   2121s] (I)      |        #Nets |  12647 |
[11/20 16:36:30   2121s] (I)      +--------------+--------+
[11/20 16:36:30   2121s] (I)      +-------------------------------------------------------------------------------------+
[11/20 16:36:30   2121s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/20 16:36:30   2121s] (I)      +-------------------------------------------------------------------------------------+
[11/20 16:36:30   2121s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[11/20 16:36:30   2121s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[11/20 16:36:30   2121s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[11/20 16:36:30   2121s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[11/20 16:36:30   2121s] (I)      +-------------------------------------------------------------------------------------+
[11/20 16:36:30   2121s] (I)      =============== Blocked Tracks ===============
[11/20 16:36:30   2121s] (I)      +-------+---------+----------+---------------+
[11/20 16:36:30   2121s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/20 16:36:30   2121s] (I)      +-------+---------+----------+---------------+
[11/20 16:36:30   2121s] (I)      |     1 |       0 |        0 |         0.00% |
[11/20 16:36:30   2121s] (I)      |     2 | 2357760 |   763000 |        32.36% |
[11/20 16:36:30   2121s] (I)      |     3 | 1777664 |   511103 |        28.75% |
[11/20 16:36:30   2121s] (I)      |     4 | 1763328 |   649576 |        36.84% |
[11/20 16:36:30   2121s] (I)      |     5 |  296448 |    98552 |        33.24% |
[11/20 16:36:30   2121s] (I)      +-------+---------+----------+---------------+
[11/20 16:36:30   2121s] (I)      Finished Import and model ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 4.53 MB )
[11/20 16:36:30   2121s] (I)      Reset routing kernel
[11/20 16:36:30   2121s] (I)      Started Global Routing ( Curr Mem: 4.53 MB )
[11/20 16:36:30   2121s] (I)      totalPins=38881  totalGlobalPin=36490 (93.85%)
[11/20 16:36:30   2121s] (I)      ================= Net Group Info =================
[11/20 16:36:30   2121s] (I)      +----+----------------+--------------+-----------+
[11/20 16:36:30   2121s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/20 16:36:30   2121s] (I)      +----+----------------+--------------+-----------+
[11/20 16:36:30   2121s] (I)      |  1 |              0 |      met4(4) |   met5(5) |
[11/20 16:36:30   2121s] (I)      |  2 |          12647 |      met2(2) |   met5(5) |
[11/20 16:36:30   2121s] (I)      +----+----------------+--------------+-----------+
[11/20 16:36:30   2121s] (I)      total 2D Cap : 4288443 = (1473535 H, 2814908 V)
[11/20 16:36:30   2121s] (I)      total 2D Demand : 2337 = (0 H, 2337 V)
[11/20 16:36:30   2121s] (I)      Adjusted 0 GCells for pin access
[11/20 16:36:30   2121s] [NR-eGR] Layer group 1: route 12647 net(s) in layer range [2, 5]
[11/20 16:36:30   2121s] (I)      
[11/20 16:36:30   2121s] (I)      ============  Phase 1a Route ============
[11/20 16:36:30   2121s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 32
[11/20 16:36:30   2121s] (I)      Usage: 111669 = (55583 H, 56086 V) = (3.77% H, 1.99% V) = (2.301e+05um H, 2.322e+05um V)
[11/20 16:36:30   2121s] (I)      
[11/20 16:36:30   2121s] (I)      ============  Phase 1b Route ============
[11/20 16:36:30   2121s] (I)      Usage: 111783 = (55615 H, 56168 V) = (3.77% H, 2.00% V) = (2.302e+05um H, 2.325e+05um V)
[11/20 16:36:30   2121s] (I)      Overflow of layer group 1: 0.94% H + 0.00% V. EstWL: 4.627816e+05um
[11/20 16:36:30   2121s] (I)      Congestion metric : 5.79%H 0.02%V, 5.81%HV
[11/20 16:36:30   2121s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/20 16:36:30   2121s] (I)      
[11/20 16:36:30   2121s] (I)      ============  Phase 1c Route ============
[11/20 16:36:30   2121s] (I)      Level2 Grid: 103 x 103
[11/20 16:36:30   2121s] (I)      Usage: 111918 = (55677 H, 56241 V) = (3.78% H, 2.00% V) = (2.305e+05um H, 2.328e+05um V)
[11/20 16:36:30   2121s] (I)      
[11/20 16:36:30   2121s] (I)      ============  Phase 1d Route ============
[11/20 16:36:30   2122s] (I)      Usage: 112202 = (55745 H, 56457 V) = (3.78% H, 2.01% V) = (2.308e+05um H, 2.337e+05um V)
[11/20 16:36:30   2122s] (I)      
[11/20 16:36:30   2122s] (I)      ============  Phase 1e Route ============
[11/20 16:36:30   2122s] (I)      Usage: 112202 = (55745 H, 56457 V) = (3.78% H, 2.01% V) = (2.308e+05um H, 2.337e+05um V)
[11/20 16:36:30   2122s] [NR-eGR] Early Global Route overflow of layer group 1: 0.87% H + 0.00% V. EstWL: 4.645163e+05um
[11/20 16:36:30   2122s] (I)      
[11/20 16:36:30   2122s] (I)      ============  Phase 1l Route ============
[11/20 16:36:30   2122s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/20 16:36:30   2122s] (I)      Layer  2:    1702802     59028         2      599355     1755333    (25.45%) 
[11/20 16:36:30   2122s] (I)      Layer  3:    1278876    111330     10920      456513     1319153    (25.71%) 
[11/20 16:36:30   2122s] (I)      Layer  4:    1120945     25985       415      556342     1204888    (31.59%) 
[11/20 16:36:30   2122s] (I)      Layer  5:     199202      6423       115       94466      201479    (31.92%) 
[11/20 16:36:30   2122s] (I)      Total:       4301825    202766     11452     1706674     4480852    (27.58%) 
[11/20 16:36:30   2122s] (I)      
[11/20 16:36:30   2122s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/20 16:36:30   2122s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/20 16:36:30   2122s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/20 16:36:30   2122s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[11/20 16:36:30   2122s] [NR-eGR] --------------------------------------------------------------------------------
[11/20 16:36:30   2122s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/20 16:36:30   2122s] [NR-eGR]    met2 ( 2)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/20 16:36:30   2122s] [NR-eGR]    met3 ( 3)      3819( 1.96%)       514( 0.26%)        23( 0.01%)   ( 2.24%) 
[11/20 16:36:30   2122s] [NR-eGR]    met4 ( 4)       220( 0.12%)         4( 0.00%)         0( 0.00%)   ( 0.13%) 
[11/20 16:36:30   2122s] [NR-eGR]    met5 ( 5)       112( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[11/20 16:36:30   2122s] [NR-eGR] --------------------------------------------------------------------------------
[11/20 16:36:30   2122s] [NR-eGR]        Total      4153( 0.56%)       518( 0.07%)        23( 0.00%)   ( 0.63%) 
[11/20 16:36:30   2122s] [NR-eGR] 
[11/20 16:36:30   2122s] (I)      Finished Global Routing ( CPU: 0.64 sec, Real: 0.28 sec, Curr Mem: 4.53 MB )
[11/20 16:36:30   2122s] (I)      Updating congestion map
[11/20 16:36:30   2122s] (I)      total 2D Cap : 4317963 = (1484121 H, 2833842 V)
[11/20 16:36:30   2122s] [NR-eGR] Overflow after Early Global Route 1.61% H + 0.00% V
[11/20 16:36:30   2122s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.82 sec, Real: 0.45 sec, Curr Mem: 4.52 MB )
[11/20 16:36:30   2122s] (I)      ========================================= Runtime Summary ==========================================
[11/20 16:36:30   2122s] (I)       Step                                               %        Start       Finish      Real       CPU 
[11/20 16:36:30   2122s] (I)      ----------------------------------------------------------------------------------------------------
[11/20 16:36:30   2122s] (I)       Early Global Route kernel                    100.00%  2636.60 sec  2637.05 sec  0.45 sec  0.82 sec 
[11/20 16:36:30   2122s] (I)       +-Import and model                            32.41%  2636.60 sec  2636.75 sec  0.14 sec  0.15 sec 
[11/20 16:36:30   2122s] (I)       | +-Create place DB                            8.62%  2636.60 sec  2636.64 sec  0.04 sec  0.04 sec 
[11/20 16:36:30   2122s] (I)       | | +-Import place data                        8.58%  2636.60 sec  2636.64 sec  0.04 sec  0.04 sec 
[11/20 16:36:30   2122s] (I)       | | | +-Read instances and placement           2.59%  2636.60 sec  2636.62 sec  0.01 sec  0.01 sec 
[11/20 16:36:30   2122s] (I)       | | | +-Read nets                              5.67%  2636.62 sec  2636.64 sec  0.03 sec  0.03 sec 
[11/20 16:36:30   2122s] (I)       | +-Create route DB                           19.24%  2636.64 sec  2636.73 sec  0.09 sec  0.09 sec 
[11/20 16:36:30   2122s] (I)       | | +-Import route data (8T)                  19.14%  2636.64 sec  2636.73 sec  0.09 sec  0.09 sec 
[11/20 16:36:30   2122s] (I)       | | | +-Read blockages ( Layer 2-5 )           2.45%  2636.65 sec  2636.66 sec  0.01 sec  0.02 sec 
[11/20 16:36:30   2122s] (I)       | | | | +-Read routing blockages               0.00%  2636.65 sec  2636.65 sec  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)       | | | | +-Read instance blockages              0.70%  2636.65 sec  2636.65 sec  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)       | | | | +-Read PG blockages                    1.39%  2636.65 sec  2636.66 sec  0.01 sec  0.02 sec 
[11/20 16:36:30   2122s] (I)       | | | | | +-Allocate memory for PG via list    0.22%  2636.65 sec  2636.65 sec  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)       | | | | +-Read clock blockages                 0.01%  2636.66 sec  2636.66 sec  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)       | | | | +-Read other blockages                 0.01%  2636.66 sec  2636.66 sec  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)       | | | | +-Read halo blockages                  0.03%  2636.66 sec  2636.66 sec  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)       | | | | +-Read boundary cut boxes              0.00%  2636.66 sec  2636.66 sec  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)       | | | +-Read blackboxes                        0.00%  2636.66 sec  2636.66 sec  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)       | | | +-Read prerouted                         2.48%  2636.66 sec  2636.67 sec  0.01 sec  0.01 sec 
[11/20 16:36:30   2122s] (I)       | | | +-Read nets                              0.86%  2636.67 sec  2636.67 sec  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)       | | | +-Set up via pillars                     0.01%  2636.68 sec  2636.68 sec  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)       | | | +-Initialize 3D grid graph               0.78%  2636.68 sec  2636.68 sec  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)       | | | +-Model blockage capacity               11.00%  2636.68 sec  2636.73 sec  0.05 sec  0.05 sec 
[11/20 16:36:30   2122s] (I)       | | | | +-Initialize 3D capacity              10.16%  2636.68 sec  2636.72 sec  0.05 sec  0.05 sec 
[11/20 16:36:30   2122s] (I)       | +-Read aux data                              0.00%  2636.73 sec  2636.73 sec  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)       | +-Others data preparation                    0.01%  2636.73 sec  2636.73 sec  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)       | +-Create route kernel                        3.78%  2636.73 sec  2636.75 sec  0.02 sec  0.02 sec 
[11/20 16:36:30   2122s] (I)       +-Global Routing                              62.33%  2636.75 sec  2637.03 sec  0.28 sec  0.64 sec 
[11/20 16:36:30   2122s] (I)       | +-Initialization                             1.12%  2636.75 sec  2636.76 sec  0.01 sec  0.01 sec 
[11/20 16:36:30   2122s] (I)       | +-Net group 1                               57.56%  2636.76 sec  2637.01 sec  0.26 sec  0.62 sec 
[11/20 16:36:30   2122s] (I)       | | +-Generate topology (8T)                   3.11%  2636.76 sec  2636.77 sec  0.01 sec  0.02 sec 
[11/20 16:36:30   2122s] (I)       | | +-Phase 1a                                11.12%  2636.79 sec  2636.84 sec  0.05 sec  0.13 sec 
[11/20 16:36:30   2122s] (I)       | | | +-Pattern routing (8T)                   7.45%  2636.79 sec  2636.82 sec  0.03 sec  0.11 sec 
[11/20 16:36:30   2122s] (I)       | | | +-Pattern Routing Avoiding Blockages     1.92%  2636.82 sec  2636.83 sec  0.01 sec  0.01 sec 
[11/20 16:36:30   2122s] (I)       | | | +-Add via demand to 2D                   1.37%  2636.83 sec  2636.84 sec  0.01 sec  0.01 sec 
[11/20 16:36:30   2122s] (I)       | | +-Phase 1b                                 6.82%  2636.84 sec  2636.87 sec  0.03 sec  0.07 sec 
[11/20 16:36:30   2122s] (I)       | | | +-Monotonic routing (8T)                 4.71%  2636.84 sec  2636.86 sec  0.02 sec  0.06 sec 
[11/20 16:36:30   2122s] (I)       | | +-Phase 1c                                 1.97%  2636.87 sec  2636.88 sec  0.01 sec  0.01 sec 
[11/20 16:36:30   2122s] (I)       | | | +-Two level Routing                      1.92%  2636.87 sec  2636.88 sec  0.01 sec  0.01 sec 
[11/20 16:36:30   2122s] (I)       | | | | +-Two Level Routing (Regular)          1.28%  2636.87 sec  2636.88 sec  0.01 sec  0.01 sec 
[11/20 16:36:30   2122s] (I)       | | | | +-Two Level Routing (Strong)           0.23%  2636.88 sec  2636.88 sec  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)       | | +-Phase 1d                                11.85%  2636.88 sec  2636.93 sec  0.05 sec  0.11 sec 
[11/20 16:36:30   2122s] (I)       | | | +-Detoured routing (8T)                 11.74%  2636.88 sec  2636.93 sec  0.05 sec  0.11 sec 
[11/20 16:36:30   2122s] (I)       | | +-Phase 1e                                 1.34%  2636.93 sec  2636.94 sec  0.01 sec  0.01 sec 
[11/20 16:36:30   2122s] (I)       | | | +-Route legalization                     1.09%  2636.93 sec  2636.94 sec  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)       | | | | +-Legalize Blockage Violations         1.04%  2636.93 sec  2636.94 sec  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)       | | +-Phase 1l                                16.66%  2636.94 sec  2637.01 sec  0.07 sec  0.27 sec 
[11/20 16:36:30   2122s] (I)       | | | +-Layer assignment (8T)                 14.71%  2636.95 sec  2637.01 sec  0.07 sec  0.26 sec 
[11/20 16:36:30   2122s] (I)       +-Export cong map                              4.32%  2637.03 sec  2637.05 sec  0.02 sec  0.02 sec 
[11/20 16:36:30   2122s] (I)       | +-Export 2D cong map                         0.68%  2637.05 sec  2637.05 sec  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)      ======================= Summary by functions ========================
[11/20 16:36:30   2122s] (I)       Lv  Step                                      %      Real       CPU 
[11/20 16:36:30   2122s] (I)      ---------------------------------------------------------------------
[11/20 16:36:30   2122s] (I)        0  Early Global Route kernel           100.00%  0.45 sec  0.82 sec 
[11/20 16:36:30   2122s] (I)        1  Global Routing                       62.33%  0.28 sec  0.64 sec 
[11/20 16:36:30   2122s] (I)        1  Import and model                     32.41%  0.14 sec  0.15 sec 
[11/20 16:36:30   2122s] (I)        1  Export cong map                       4.32%  0.02 sec  0.02 sec 
[11/20 16:36:30   2122s] (I)        2  Net group 1                          57.56%  0.26 sec  0.62 sec 
[11/20 16:36:30   2122s] (I)        2  Create route DB                      19.24%  0.09 sec  0.09 sec 
[11/20 16:36:30   2122s] (I)        2  Create place DB                       8.62%  0.04 sec  0.04 sec 
[11/20 16:36:30   2122s] (I)        2  Create route kernel                   3.78%  0.02 sec  0.02 sec 
[11/20 16:36:30   2122s] (I)        2  Initialization                        1.12%  0.01 sec  0.01 sec 
[11/20 16:36:30   2122s] (I)        2  Export 2D cong map                    0.68%  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)        2  Others data preparation               0.01%  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)        3  Import route data (8T)               19.14%  0.09 sec  0.09 sec 
[11/20 16:36:30   2122s] (I)        3  Phase 1l                             16.66%  0.07 sec  0.27 sec 
[11/20 16:36:30   2122s] (I)        3  Phase 1d                             11.85%  0.05 sec  0.11 sec 
[11/20 16:36:30   2122s] (I)        3  Phase 1a                             11.12%  0.05 sec  0.13 sec 
[11/20 16:36:30   2122s] (I)        3  Import place data                     8.58%  0.04 sec  0.04 sec 
[11/20 16:36:30   2122s] (I)        3  Phase 1b                              6.82%  0.03 sec  0.07 sec 
[11/20 16:36:30   2122s] (I)        3  Generate topology (8T)                3.11%  0.01 sec  0.02 sec 
[11/20 16:36:30   2122s] (I)        3  Phase 1c                              1.97%  0.01 sec  0.01 sec 
[11/20 16:36:30   2122s] (I)        3  Phase 1e                              1.34%  0.01 sec  0.01 sec 
[11/20 16:36:30   2122s] (I)        4  Layer assignment (8T)                14.71%  0.07 sec  0.26 sec 
[11/20 16:36:30   2122s] (I)        4  Detoured routing (8T)                11.74%  0.05 sec  0.11 sec 
[11/20 16:36:30   2122s] (I)        4  Model blockage capacity              11.00%  0.05 sec  0.05 sec 
[11/20 16:36:30   2122s] (I)        4  Pattern routing (8T)                  7.45%  0.03 sec  0.11 sec 
[11/20 16:36:30   2122s] (I)        4  Read nets                             6.53%  0.03 sec  0.03 sec 
[11/20 16:36:30   2122s] (I)        4  Monotonic routing (8T)                4.71%  0.02 sec  0.06 sec 
[11/20 16:36:30   2122s] (I)        4  Read instances and placement          2.59%  0.01 sec  0.01 sec 
[11/20 16:36:30   2122s] (I)        4  Read prerouted                        2.48%  0.01 sec  0.01 sec 
[11/20 16:36:30   2122s] (I)        4  Read blockages ( Layer 2-5 )          2.45%  0.01 sec  0.02 sec 
[11/20 16:36:30   2122s] (I)        4  Two level Routing                     1.92%  0.01 sec  0.01 sec 
[11/20 16:36:30   2122s] (I)        4  Pattern Routing Avoiding Blockages    1.92%  0.01 sec  0.01 sec 
[11/20 16:36:30   2122s] (I)        4  Add via demand to 2D                  1.37%  0.01 sec  0.01 sec 
[11/20 16:36:30   2122s] (I)        4  Route legalization                    1.09%  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)        4  Initialize 3D grid graph              0.78%  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)        5  Initialize 3D capacity               10.16%  0.05 sec  0.05 sec 
[11/20 16:36:30   2122s] (I)        5  Read PG blockages                     1.39%  0.01 sec  0.02 sec 
[11/20 16:36:30   2122s] (I)        5  Two Level Routing (Regular)           1.28%  0.01 sec  0.01 sec 
[11/20 16:36:30   2122s] (I)        5  Legalize Blockage Violations          1.04%  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)        5  Read instance blockages               0.70%  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)        5  Two Level Routing (Strong)            0.23%  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] (I)        6  Allocate memory for PG via list       0.22%  0.00 sec  0.00 sec 
[11/20 16:36:30   2122s] Running post-eGR process
[11/20 16:36:30   2122s] OPERPROF: Starting HotSpotCal at level 1, MEM:4765.2M, EPOCH TIME: 1732116990.536274
[11/20 16:36:30   2122s] [hotspot] +------------+---------------+---------------+
[11/20 16:36:30   2122s] [hotspot] |            |   max hotspot | total hotspot |
[11/20 16:36:30   2122s] [hotspot] +------------+---------------+---------------+
[11/20 16:36:30   2122s] [hotspot] | normalized |         29.40 |        144.56 |
[11/20 16:36:30   2122s] [hotspot] +------------+---------------+---------------+
[11/20 16:36:30   2122s] Local HotSpot Analysis: normalized max congestion hotspot area = 29.40, normalized total congestion hotspot area = 144.56 (area is in unit of 4 std-cell row bins)
[11/20 16:36:30   2122s] [hotspot] max/total 29.40/144.56, big hotspot (>10) total 90.45
[11/20 16:36:30   2122s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/20 16:36:30   2122s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 16:36:30   2122s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/20 16:36:30   2122s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 16:36:30   2122s] [hotspot] |  1  |   797.50  1062.46   929.98  1194.94 |       26.28   |
[11/20 16:36:30   2122s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 16:36:30   2122s] [hotspot] |  2  |  1128.70  1062.46  1261.18  1194.94 |       19.04   |
[11/20 16:36:30   2122s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 16:36:30   2122s] [hotspot] |  3  |  1194.94  1327.42  1327.42  1459.90 |       15.74   |
[11/20 16:36:30   2122s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 16:36:30   2122s] [hotspot] |  4  |   797.50  1327.42   929.98  1459.90 |       15.35   |
[11/20 16:36:30   2122s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 16:36:30   2122s] [hotspot] |  5  |   731.26  1194.94   863.74  1327.42 |       10.49   |
[11/20 16:36:30   2122s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 16:36:30   2122s] Top 5 hotspots total area: 86.89
[11/20 16:36:30   2122s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.017, REAL:0.009, MEM:4765.2M, EPOCH TIME: 1732116990.545110
[11/20 16:36:30   2122s] [hotspot] Hotspot report including placement blocked areas
[11/20 16:36:30   2122s] OPERPROF: Starting HotSpotCal at level 1, MEM:4765.2M, EPOCH TIME: 1732116990.545377
[11/20 16:36:30   2122s] [hotspot] +------------+---------------+---------------+
[11/20 16:36:30   2122s] [hotspot] |            |   max hotspot | total hotspot |
[11/20 16:36:30   2122s] [hotspot] +------------+---------------+---------------+
[11/20 16:36:30   2122s] [hotspot] | normalized |         29.40 |        144.56 |
[11/20 16:36:30   2122s] [hotspot] +------------+---------------+---------------+
[11/20 16:36:30   2122s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 29.40, normalized total congestion hotspot area = 144.56 (area is in unit of 4 std-cell row bins)
[11/20 16:36:30   2122s] [hotspot] max/total 29.40/144.56, big hotspot (>10) total 90.45
[11/20 16:36:30   2122s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/20 16:36:30   2122s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 16:36:30   2122s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/20 16:36:30   2122s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 16:36:30   2122s] [hotspot] |  1  |   797.50  1062.46   929.98  1194.94 |       26.28   |
[11/20 16:36:30   2122s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 16:36:30   2122s] [hotspot] |  2  |  1128.70  1062.46  1261.18  1194.94 |       19.04   |
[11/20 16:36:30   2122s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 16:36:30   2122s] [hotspot] |  3  |  1194.94  1327.42  1327.42  1459.90 |       15.74   |
[11/20 16:36:30   2122s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 16:36:30   2122s] [hotspot] |  4  |   797.50  1327.42   929.98  1459.90 |       15.35   |
[11/20 16:36:30   2122s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 16:36:30   2122s] [hotspot] |  5  |   731.26  1194.94   863.74  1327.42 |       10.49   |
[11/20 16:36:30   2122s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 16:36:30   2122s] Top 5 hotspots total area: 86.89
[11/20 16:36:30   2122s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.014, REAL:0.006, MEM:4765.2M, EPOCH TIME: 1732116990.551728
[11/20 16:36:30   2122s] Reported timing to dir ./timingReports
[11/20 16:36:30   2122s] **optDesign ... cpu = 0:08:56, real = 0:02:29, mem = 3242.1M, totSessionCpu=0:35:22 **
[11/20 16:36:30   2122s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4755.2M, EPOCH TIME: 1732116990.561448
[11/20 16:36:30   2122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:36:30   2122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:36:30   2122s] 
[11/20 16:36:30   2122s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:36:30   2122s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.008, MEM:4755.2M, EPOCH TIME: 1732116990.569637
[11/20 16:36:30   2122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:36:30   2122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:36:34   2124s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -4.828  | -4.828  | -3.126  |
|           TNS (ns):| -1524.2 | -1219.4 |-304.719 |
|    Violating Paths:|  1738   |  1477   |   261   |
|          All Paths:|  3169   |  1477   |  1692   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.688%
Routing Overflow: 1.61% H and 0.00% V
------------------------------------------------------------------

[11/20 16:36:34   2124s] **optDesign ... cpu = 0:08:58, real = 0:02:33, mem = 3253.4M, totSessionCpu=0:35:25 **
[11/20 16:36:34   2124s] *** Finished optDesign ***
[11/20 16:36:34   2124s] Info: final physical memory for 9 CRR processes is 904.28MB.
[11/20 16:36:36   2124s] Info: Summary of CRR changes:
[11/20 16:36:36   2124s]       - Timing transform commits:      81
[11/20 16:36:36   2124s] Deleting Lib Analyzer.
[11/20 16:36:36   2124s] Info: Destroy the CCOpt slew target map.
[11/20 16:36:36   2124s] clean pInstBBox. size 0
[11/20 16:36:36   2124s] Cell fpga_top LLGs are deleted
[11/20 16:36:36   2124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:36:36   2124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:36:36   2124s] Info: pop threads available for lower-level modules during optimization.
[11/20 16:36:36   2124s] *** optDesign #1 [finish] : cpu/real = 0:08:58.0/0:02:35.4 (3.5), totSession cpu/real = 0:35:24.8/2:00:49.6 (0.3), mem = 4754.4M
[11/20 16:36:36   2124s] 
[11/20 16:36:36   2124s] =============================================================================================
[11/20 16:36:36   2124s]  Final TAT Report : optDesign #1                                                22.33-s094_1
[11/20 16:36:36   2124s] =============================================================================================
[11/20 16:36:36   2124s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:36:36   2124s] ---------------------------------------------------------------------------------------------
[11/20 16:36:36   2124s] [ InitOpt                ]      1   0:00:09.0  (   5.8 % )     0:00:09.5 /  0:00:03.2    0.3
[11/20 16:36:36   2124s] [ WnsOpt                 ]      1   0:00:29.7  (  19.1 % )     0:00:32.5 /  0:01:53.2    3.5
[11/20 16:36:36   2124s] [ TnsOpt                 ]      3   0:01:08.0  (  43.8 % )     0:01:11.3 /  0:05:22.8    4.5
[11/20 16:36:36   2124s] [ GlobalOpt              ]      1   0:00:08.1  (   5.2 % )     0:00:08.1 /  0:00:37.7    4.7
[11/20 16:36:36   2124s] [ DrvOpt                 ]      2   0:00:01.4  (   0.9 % )     0:00:01.4 /  0:00:03.0    2.1
[11/20 16:36:36   2124s] [ SimplifyNetlist        ]      1   0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:00.9    1.8
[11/20 16:36:36   2124s] [ SkewClock              ]      2   0:00:00.1  (   0.1 % )     0:00:02.0 /  0:00:03.2    1.6
[11/20 16:36:36   2124s] [ AreaOpt                ]      1   0:00:04.7  (   3.0 % )     0:00:05.1 /  0:00:14.0    2.8
[11/20 16:36:36   2124s] [ ViewPruning            ]      8   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[11/20 16:36:36   2124s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.0 % )     0:00:03.8 /  0:00:02.4    0.6
[11/20 16:36:36   2124s] [ DrvReport              ]      2   0:00:03.1  (   2.0 % )     0:00:03.1 /  0:00:00.5    0.2
[11/20 16:36:36   2124s] [ CongRefineRouteType    ]      2   0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:00.6    1.2
[11/20 16:36:36   2124s] [ LocalWireReclaim       ]      1   0:00:00.1  (   0.0 % )     0:00:12.3 /  0:00:17.8    1.5
[11/20 16:36:36   2124s] [ SlackTraversorInit     ]      7   0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:01.0    1.8
[11/20 16:36:36   2124s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:36:36   2124s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:36:36   2124s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    2.6
[11/20 16:36:36   2124s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:36:36   2124s] [ ReportTranViolation    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[11/20 16:36:36   2124s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    2.3
[11/20 16:36:36   2124s] [ RefinePlace            ]      6   0:00:14.4  (   9.3 % )     0:00:14.5 /  0:00:23.1    1.6
[11/20 16:36:36   2124s] [ DetailPlaceInit        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.7
[11/20 16:36:36   2124s] [ EarlyGlobalRoute       ]      2   0:00:01.1  (   0.7 % )     0:00:01.1 /  0:00:02.2    2.0
[11/20 16:36:36   2124s] [ ExtractRC              ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.3    1.4
[11/20 16:36:36   2124s] [ FullDelayCalc          ]      3   0:00:02.9  (   1.9 % )     0:00:02.9 /  0:00:09.9    3.4
[11/20 16:36:36   2124s] [ TimingUpdate           ]     41   0:00:04.3  (   2.8 % )     0:00:05.3 /  0:00:20.0    3.8
[11/20 16:36:36   2124s] [ TimingReport           ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.2    2.4
[11/20 16:36:36   2124s] [ GenerateReports        ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 16:36:36   2124s] [ QThreadWait            ]      1   0:00:01.8  (   1.2 % )     0:00:01.8 /  0:00:03.1      *
[11/20 16:36:36   2124s] [ MISC                   ]          0:00:04.3  (   2.8 % )     0:00:04.3 /  0:00:03.4    0.8
[11/20 16:36:36   2124s] ---------------------------------------------------------------------------------------------
[11/20 16:36:36   2124s]  optDesign #1 TOTAL                 0:02:35.4  ( 100.0 % )     0:02:35.4 /  0:08:58.0    3.5
[11/20 16:36:36   2124s] ---------------------------------------------------------------------------------------------
[11/20 16:36:36   2124s] 
[11/20 16:36:36   2124s] 
[11/20 16:36:36   2124s] TimeStamp Deleting Cell Server Begin ...
[11/20 16:36:36   2124s] 
[11/20 16:36:36   2124s] TimeStamp Deleting Cell Server End ...
[11/20 16:37:05   2127s] <CMD> timeDesign -postCTS
[11/20 16:37:05   2127s] *** timeDesign #2 [begin] : totSession cpu/real = 0:35:27.3/2:01:18.2 (0.3), mem = 4754.4M
[11/20 16:37:05   2127s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4710.4M, EPOCH TIME: 1732117025.202272
[11/20 16:37:05   2127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:37:05   2127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:37:05   2127s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4710.4M, EPOCH TIME: 1732117025.202454
[11/20 16:37:05   2127s] Start to check current routing status for nets...
[11/20 16:37:05   2127s] All nets are already routed correctly.
[11/20 16:37:05   2127s] End to check current routing status for nets (mem=4710.4M)
[11/20 16:37:05   2127s] Effort level <high> specified for reg2reg path_group
[11/20 16:37:05   2127s] Cell fpga_top LLGs are deleted
[11/20 16:37:05   2127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:37:05   2127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:37:05   2127s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4712.4M, EPOCH TIME: 1732117025.434994
[11/20 16:37:05   2127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:37:05   2127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:37:05   2127s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4712.4M, EPOCH TIME: 1732117025.435143
[11/20 16:37:05   2127s] Max number of tech site patterns supported in site array is 256.
[11/20 16:37:05   2127s] Core basic site is CoreSite
[11/20 16:37:05   2127s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 16:37:05   2127s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 16:37:05   2127s] Fast DP-INIT is on for default
[11/20 16:37:05   2127s] Atter site array init, number of instance map data is 0.
[11/20 16:37:05   2127s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.025, REAL:0.010, MEM:4712.4M, EPOCH TIME: 1732117025.445357
[11/20 16:37:05   2127s] 
[11/20 16:37:05   2127s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:37:05   2127s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.030, REAL:0.014, MEM:4712.4M, EPOCH TIME: 1732117025.449469
[11/20 16:37:05   2128s] Cell fpga_top LLGs are deleted
[11/20 16:37:05   2128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:37:05   2128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:37:08   2129s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -4.828  | -4.828  | -3.126  |
|           TNS (ns):| -1524.2 | -1219.4 |-304.719 |
|    Violating Paths:|  1738   |  1477   |   261   |
|          All Paths:|  3169   |  1477   |  1692   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.688%
Routing Overflow: 1.61% H and 0.00% V
------------------------------------------------------------------

[11/20 16:37:08   2129s] Reported timing to dir ./timingReports
[11/20 16:37:08   2129s] Total CPU time: 2.21 sec
[11/20 16:37:08   2129s] Total Real time: 3.0 sec
[11/20 16:37:08   2129s] Total Memory Usage: 4712.5 Mbytes
[11/20 16:37:08   2129s] Info: pop threads available for lower-level modules during optimization.
[11/20 16:37:08   2129s] *** timeDesign #2 [finish] : cpu/real = 0:00:02.2/0:00:03.6 (0.6), totSession cpu/real = 0:35:29.5/2:01:21.8 (0.3), mem = 4712.5M
[11/20 16:37:08   2129s] 
[11/20 16:37:08   2129s] =============================================================================================
[11/20 16:37:08   2129s]  Final TAT Report : timeDesign #2                                               22.33-s094_1
[11/20 16:37:08   2129s] =============================================================================================
[11/20 16:37:08   2129s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:37:08   2129s] ---------------------------------------------------------------------------------------------
[11/20 16:37:08   2129s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:37:08   2129s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.1 % )     0:00:03.3 /  0:00:01.6    0.5
[11/20 16:37:08   2129s] [ DrvReport              ]      1   0:00:02.9  (  79.8 % )     0:00:02.9 /  0:00:00.4    0.1
[11/20 16:37:08   2129s] [ TimingUpdate           ]      1   0:00:00.2  (   4.8 % )     0:00:00.2 /  0:00:00.8    4.4
[11/20 16:37:08   2129s] [ TimingReport           ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    2.1
[11/20 16:37:08   2129s] [ GenerateReports        ]      1   0:00:00.2  (   5.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 16:37:08   2129s] [ MISC                   ]          0:00:00.3  (   7.6 % )     0:00:00.3 /  0:00:00.6    2.4
[11/20 16:37:08   2129s] ---------------------------------------------------------------------------------------------
[11/20 16:37:08   2129s]  timeDesign #2 TOTAL                0:00:03.6  ( 100.0 % )     0:00:03.6 /  0:00:02.2    0.6
[11/20 16:37:08   2129s] ---------------------------------------------------------------------------------------------
[11/20 16:37:08   2129s] 
[11/20 16:37:35   2132s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna 1
[11/20 16:37:35   2132s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 0
[11/20 16:37:35   2132s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 0
[11/20 16:37:35   2132s] <CMD> setNanoRouteMode -quiet -routeWithEco 0
[11/20 16:37:35   2132s] <CMD> setNanoRouteMode -quiet -routeWithLithoDriven 0
[11/20 16:37:35   2132s] <CMD> setNanoRouteMode -quiet -droutePostRouteLithoRepair 0
[11/20 16:37:35   2132s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 0
[11/20 16:37:35   2132s] <CMD> setNanoRouteMode -quiet -drouteAutoStop 0
[11/20 16:37:35   2132s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 0
[11/20 16:37:35   2132s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 5
[11/20 16:37:35   2132s] #WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[11/20 16:37:35   2132s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[11/20 16:37:35   2132s] #WARNING (NRIF-90) Option setNanoRouteMode -route_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[11/20 16:37:35   2132s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[11/20 16:37:35   2132s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[11/20 16:37:35   2132s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[11/20 16:37:35   2132s] <CMD> routeDesign -globalDetail
[11/20 16:37:35   2132s] ### Time Record (routeDesign) is installed.
[11/20 16:37:35   2132s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3192.71 (MB), peak = 3624.48 (MB)
[11/20 16:37:35   2132s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[11/20 16:37:35   2132s] #**INFO: setDesignMode -flowEffort standard
[11/20 16:37:35   2132s] #**INFO: setDesignMode -powerEffort none
[11/20 16:37:35   2132s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/20 16:37:35   2132s] **INFO: User settings:
[11/20 16:37:35   2132s] setNanoRouteMode -route_detail_auto_stop                    false
[11/20 16:37:35   2132s] setNanoRouteMode -route_detail_end_iteration                1
[11/20 16:37:35   2132s] setNanoRouteMode -route_detail_fix_antenna                  true
[11/20 16:37:35   2132s] setNanoRouteMode -route_detail_post_route_litho_repair      false
[11/20 16:37:35   2132s] setNanoRouteMode -route_route_side                          front
[11/20 16:37:35   2132s] setNanoRouteMode -route_extract_third_party_compatible      false
[11/20 16:37:35   2132s] setNanoRouteMode -route_global_exp_timing_driven_std_delay  58.5
[11/20 16:37:35   2132s] setNanoRouteMode -route_bottom_routing_layer                1
[11/20 16:37:35   2132s] setNanoRouteMode -route_antenna_diode_insertion             false
[11/20 16:37:35   2132s] setNanoRouteMode -route_selected_net_only                   false
[11/20 16:37:35   2132s] setNanoRouteMode -route_top_routing_layer                   5
[11/20 16:37:35   2132s] setNanoRouteMode -route_with_eco                            false
[11/20 16:37:35   2132s] setNanoRouteMode -route_with_litho_driven                   false
[11/20 16:37:35   2132s] setNanoRouteMode -route_with_si_driven                      false
[11/20 16:37:35   2132s] setNanoRouteMode -route_with_timing_driven                  false
[11/20 16:37:35   2132s] setDesignMode -process                                      130
[11/20 16:37:35   2132s] setExtractRCMode -coupling_c_th                             0.4
[11/20 16:37:35   2132s] setExtractRCMode -engine                                    preRoute
[11/20 16:37:35   2132s] setExtractRCMode -relative_c_th                             1
[11/20 16:37:35   2132s] setExtractRCMode -total_c_th                                0
[11/20 16:37:35   2132s] setDelayCalMode -enable_high_fanout                         true
[11/20 16:37:35   2132s] setDelayCalMode -eng_enablePrePlacedFlow                    false
[11/20 16:37:35   2132s] setDelayCalMode -engine                                     aae
[11/20 16:37:35   2132s] setDelayCalMode -ignoreNetLoad                              false
[11/20 16:37:35   2132s] setDelayCalMode -socv_accuracy_mode                         low
[11/20 16:37:35   2132s] setSIMode -separate_delta_delay_on_data                     true
[11/20 16:37:35   2132s] 
[11/20 16:37:35   2132s] #**INFO: multi-cut via swapping will not be performed after routing.
[11/20 16:37:35   2132s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/20 16:37:35   2132s] OPERPROF: Starting checkPlace at level 1, MEM:4712.6M, EPOCH TIME: 1732117055.960802
[11/20 16:37:35   2132s] Processing tracks to init pin-track alignment.
[11/20 16:37:35   2132s] z: 2, totalTracks: 1
[11/20 16:37:35   2132s] z: 4, totalTracks: 1
[11/20 16:37:35   2132s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:37:35   2132s] Cell fpga_top LLGs are deleted
[11/20 16:37:35   2132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:37:35   2132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:37:35   2132s] # Building fpga_top llgBox search-tree.
[11/20 16:37:35   2132s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4712.6M, EPOCH TIME: 1732117055.965039
[11/20 16:37:35   2132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:37:35   2132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:37:35   2132s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4712.6M, EPOCH TIME: 1732117055.965366
[11/20 16:37:35   2132s] Max number of tech site patterns supported in site array is 256.
[11/20 16:37:35   2132s] Core basic site is CoreSite
[11/20 16:37:35   2132s] After signature check, allow fast init is false, keep pre-filter is true.
[11/20 16:37:35   2132s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/20 16:37:35   2132s] SiteArray: non-trimmed site array dimensions = 376 x 3388
[11/20 16:37:35   2132s] SiteArray: use 6,737,920 bytes
[11/20 16:37:35   2132s] SiteArray: current memory after site array memory allocation 4712.6M
[11/20 16:37:35   2132s] SiteArray: FP blocked sites are writable
[11/20 16:37:36   2132s] SiteArray: number of non floorplan blocked sites for llg default is 1273888
[11/20 16:37:36   2132s] Atter site array init, number of instance map data is 0.
[11/20 16:37:36   2132s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.261, REAL:0.044, MEM:4712.6M, EPOCH TIME: 1732117056.009107
[11/20 16:37:36   2132s] 
[11/20 16:37:36   2132s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[11/20 16:37:36   2132s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.265, REAL:0.048, MEM:4712.6M, EPOCH TIME: 1732117056.013134
[11/20 16:37:36   2132s] Begin checking placement ... (start mem=4712.6M, init mem=4712.6M)
[11/20 16:37:36   2132s] Begin checking exclusive groups violation ...
[11/20 16:37:36   2132s] There are 0 groups to check, max #box is 0, total #box is 0
[11/20 16:37:36   2132s] Finished checking exclusive groups violations. Found 0 Vio.
[11/20 16:37:36   2132s] 
[11/20 16:37:36   2132s] Running CheckPlace using 8 threads!...
[11/20 16:37:36   2132s] 
[11/20 16:37:36   2132s] ...checkPlace MT is done!
[11/20 16:37:36   2132s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4680.6M, EPOCH TIME: 1732117056.064642
[11/20 16:37:36   2132s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.006, REAL:0.006, MEM:4680.6M, EPOCH TIME: 1732117056.070266
[11/20 16:37:36   2132s] *info: Placed = 12578         
[11/20 16:37:36   2132s] *info: Unplaced = 0           
[11/20 16:37:36   2132s] Placement Density:7.68%(186501/2425992)
[11/20 16:37:36   2132s] Placement Density (including fixed std cells):7.68%(186501/2425992)
[11/20 16:37:36   2132s] Cell fpga_top LLGs are deleted
[11/20 16:37:36   2132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12578).
[11/20 16:37:36   2132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:37:36   2132s] # Resetting pin-track-align track data.
[11/20 16:37:36   2132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:37:36   2132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:37:36   2132s] Finished checkPlace (total: cpu=0:00:00.4, real=0:00:01.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=4680.6M)
[11/20 16:37:36   2132s] OPERPROF: Finished checkPlace at level 1, CPU:0.451, REAL:0.115, MEM:4680.6M, EPOCH TIME: 1732117056.075343
[11/20 16:37:36   2132s] 
[11/20 16:37:36   2132s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/20 16:37:36   2132s] *** Changed status on (0) nets in Clock.
[11/20 16:37:36   2132s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=4680.6M) ***
[11/20 16:37:36   2132s] 
[11/20 16:37:36   2132s] globalDetailRoute
[11/20 16:37:36   2132s] 
[11/20 16:37:36   2132s] #Start globalDetailRoute on Wed Nov 20 16:37:36 2024
[11/20 16:37:36   2132s] #
[11/20 16:37:36   2132s] ### Time Record (globalDetailRoute) is installed.
[11/20 16:37:36   2132s] ### Time Record (Pre Callback) is installed.
[11/20 16:37:36   2132s] ### Time Record (Pre Callback) is uninstalled.
[11/20 16:37:36   2132s] ### Time Record (DB Import) is installed.
[11/20 16:37:36   2132s] ### Time Record (Timing Data Generation) is installed.
[11/20 16:37:36   2132s] ### Time Record (Timing Data Generation) is uninstalled.
[11/20 16:37:36   2132s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[11/20 16:37:36   2132s] #WARNING (NRIG-34) Power/Ground pin VCCHIB of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:36   2132s] #WARNING (NRIG-34) Power/Ground pin VCCD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:36   2132s] #WARNING (NRIG-34) Power/Ground pin VCCHIB of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:36   2132s] #WARNING (NRIG-34) Power/Ground pin VCCD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:36   2132s] #WARNING (NRIG-34) Power/Ground pin VCCHIB of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:36   2132s] #WARNING (NRIG-34) Power/Ground pin VCCD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:36   2132s] #WARNING (NRIG-34) Power/Ground pin VCCHIB of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:36   2132s] #WARNING (NRIG-34) Power/Ground pin VCCD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:36   2132s] #WARNING (NRIG-34) Power/Ground pin VCCHIB of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:36   2132s] #WARNING (NRIG-34) Power/Ground pin VCCD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:36   2132s] #WARNING (NRIG-34) Power/Ground pin VCCHIB of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:36   2132s] #WARNING (NRIG-34) Power/Ground pin VCCD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:36   2132s] #WARNING (NRIG-34) Power/Ground pin VCCHIB of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:36   2132s] #WARNING (NRIG-34) Power/Ground pin VCCD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:36   2132s] #WARNING (NRIG-34) Power/Ground pin VCCHIB of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:36   2132s] #WARNING (NRIG-34) Power/Ground pin VCCD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:36   2132s] #WARNING (NRIG-34) Power/Ground pin VCCHIB of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:36   2132s] #WARNING (NRIG-34) Power/Ground pin VCCD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:36   2132s] #WARNING (NRIG-34) Power/Ground pin VCCHIB of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:36   2132s] #WARNING (NRIG-34) Power/Ground pin VCCD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:36   2132s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[11/20 16:37:36   2132s] #To increase the message display limit, refer to the product command reference manual.
[11/20 16:37:36   2132s] #WARNING (NRIG-1330) Net reset[0] has routing id (31) setting for "top_preferred_layer" out of routing layer range (0, 5]. NanoRoute will change it to default setting and continue.
[11/20 16:37:36   2132s] ### Net info: total nets: 15249
[11/20 16:37:36   2132s] ### Net info: dirty nets: 1582
[11/20 16:37:36   2132s] ### Net info: marked as disconnected nets: 0
[11/20 16:37:36   2132s] #num needed restored net=0
[11/20 16:37:36   2132s] #need_extraction net=0 (total=15249)
[11/20 16:37:36   2132s] ### Net info: fully routed nets: 0
[11/20 16:37:36   2132s] ### Net info: trivial (< 2 pins) nets: 2570
[11/20 16:37:36   2132s] ### Net info: unrouted nets: 12679
[11/20 16:37:36   2132s] ### Net info: re-extraction nets: 0
[11/20 16:37:36   2132s] ### Net info: ignored nets: 0
[11/20 16:37:36   2132s] ### Net info: skip routing nets: 0
[11/20 16:37:36   2133s] #WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
[11/20 16:37:36   2133s] ### import design signature (5): route=1131894685 fixed_route=1131894685 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1595029578 dirty_area=0 del_dirty_area=0 cell=751183432 placement=109029284 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1
[11/20 16:37:36   2133s] ### Time Record (DB Import) is uninstalled.
[11/20 16:37:36   2133s] #NanoRoute Version 22.33-s094_1 NR230808-0153/22_13-UB
[11/20 16:37:36   2133s] #RTESIG:78da95934f4fc3300cc539f329ac6e8722b1113b7f9a5e91b8029a80eb5468ba55ea52a9
[11/20 16:37:36   2133s] #       4d0f7c7b3c89c34055b3f4da5f6c3ffbbdd5fae3690719d156cacd284ab54778de911456
[11/20 16:37:36   2133s] #       d88d402d1f88f62837ef8fd9ed6afdf2fa26099aaa1b1de49f7ddfdd43fdedab53fb05b5
[11/20 16:37:36   2133s] #       6baaa90b30ba105a7fb8fba5650a5d9429342afd179f4637fc63480940c85b1fdcc10df3
[11/20 16:37:36   2133s] #       88d69085617219e46318f847ac316993f8420a4c51a60a0d62796a630a388fb0a0bda0f8
[11/20 16:37:36   2133s] #       7eacb1903543ef036b717e3acd52a5493b8ce0adc73a2372eb4b05919a68651a5ea4e006
[11/20 16:37:36   2133s] #       1568bbd5e2fc41de747d15e6c7360ae3da0a2ce3909518f326337c9f637b385e586d8e2b
[11/20 16:37:36   2133s] #       3968d9182a5f5743bd744a26d9bcbef76e8922648b47b3859cd78807092dc50b11cfa423
[11/20 16:37:36   2133s] #       292565af28a4afe9768eeff23e99b9a69b59b4c2cd0f9093abf3
[11/20 16:37:36   2133s] #
[11/20 16:37:36   2133s] ### Time Record (Data Preparation) is installed.
[11/20 16:37:36   2133s] #RTESIG:78da95934f4fc3300cc539f329ac6c8722b1113b7f9a5e91b8029a80ebd4d1b4abd4a552
[11/20 16:37:36   2133s] #       9b1ef8f66488c34055b3f4da5ffcfc6cbfd5fae369078c682bc466e485dc233cef4870c3
[11/20 16:37:36   2133s] #       cd86a3120f447b149bf74776bb5abfbcbe0982baec460bd9a1efbb7ba8be5c796a3fa1b2
[11/20 16:37:36   2133s] #       7539751e46eb7deb9abb5f5aa4d0799142a3547ff169b4c33f86240784ac75de36769847
[11/20 16:37:36   2133s] #       9402e687c932c8463f841f3161523af185e098e24ce60af872d75ae7706e61c17b4ef1f9
[11/20 16:37:36   2133s] #       186d80d543ef7cf062dd749aa50a9db6181ea61e53460cd2970e2235d188343c4fc1354a
[11/20 16:37:36   2133s] #       5066abf8f983aceefad2cfb7ad25c6bde558c4212330769b8109fb39b6cdf1e2d4e6b822
[11/20 16:37:36   2133s] #       048d8dbe745539544bab0c64385ed73bbb4c8569b31f07cbc284210bd110620876e45809
[11/20 16:37:36   2133s] #       0dc50b51685e45e24cd25c51485da376ce79c43fa96bd4f4e2cddc7c033607b8ac
[11/20 16:37:36   2133s] #
[11/20 16:37:36   2133s] ### Time Record (Data Preparation) is uninstalled.
[11/20 16:37:36   2133s] ### Time Record (Global Routing) is installed.
[11/20 16:37:36   2133s] ### Time Record (Global Routing) is uninstalled.
[11/20 16:37:36   2133s] #Total number of trivial nets (e.g. < 2 pins) = 2602 (skipped).
[11/20 16:37:36   2133s] #Total number of routable nets = 12647.
[11/20 16:37:36   2133s] #Total number of nets in the design = 15249.
[11/20 16:37:36   2133s] #12647 routable nets do not have any wires.
[11/20 16:37:36   2133s] #12647 nets will be global routed.
[11/20 16:37:36   2133s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/20 16:37:36   2133s] #Using multithreading with 8 threads.
[11/20 16:37:36   2133s] ### Time Record (Data Preparation) is installed.
[11/20 16:37:36   2133s] #Start routing data preparation on Wed Nov 20 16:37:36 2024
[11/20 16:37:36   2133s] #
[11/20 16:37:36   2133s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
[11/20 16:37:36   2133s] #Minimum voltage of a net in the design = 0.000.
[11/20 16:37:36   2133s] #Maximum voltage of a net in the design = 1.980.
[11/20 16:37:36   2133s] #Voltage range [0.000 - 1.980] has 15247 nets.
[11/20 16:37:36   2133s] #Voltage range [1.620 - 1.980] has 1 net.
[11/20 16:37:36   2133s] #Voltage range [0.000 - 0.000] has 1 net.
[11/20 16:37:36   2133s] #Build and mark too close pins for the same net.
[11/20 16:37:36   2133s] ### Time Record (Cell Pin Access) is installed.
[11/20 16:37:36   2133s] #Rebuild pin access data for design.
[11/20 16:37:36   2133s] #Initial pin access analysis.
[11/20 16:37:36   2133s] #Detail pin access analysis.
[11/20 16:37:36   2133s] ### Time Record (Cell Pin Access) is uninstalled.
[11/20 16:37:36   2133s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[11/20 16:37:36   2133s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[11/20 16:37:36   2133s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[11/20 16:37:36   2133s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[11/20 16:37:36   2133s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[11/20 16:37:36   2133s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[11/20 16:37:36   2133s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[11/20 16:37:36   2133s] #pin_access_rlayer=2(met2)
[11/20 16:37:36   2133s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[11/20 16:37:36   2133s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[11/20 16:37:36   2133s] #enable_dpt_layer_shield=F
[11/20 16:37:36   2133s] #has_line_end_grid=F
[11/20 16:37:36   2133s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3213.02 (MB), peak = 3624.48 (MB)
[11/20 16:37:36   2133s] #Regenerating Ggrids automatically.
[11/20 16:37:36   2133s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[11/20 16:37:36   2133s] #Using automatically generated G-grids.
[11/20 16:37:36   2133s] #Done routing data preparation.
[11/20 16:37:36   2133s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3215.64 (MB), peak = 3624.48 (MB)
[11/20 16:37:36   2133s] #Minimum voltage of a net in the design = 0.000.
[11/20 16:37:36   2133s] #Maximum voltage of a net in the design = 1.980.
[11/20 16:37:36   2133s] #Voltage range [0.000 - 1.980] has 15247 nets.
[11/20 16:37:36   2133s] #Voltage range [1.620 - 1.980] has 1 net.
[11/20 16:37:36   2133s] #Voltage range [0.000 - 0.000] has 1 net.
[11/20 16:37:36   2133s] #
[11/20 16:37:36   2133s] #Finished routing data preparation on Wed Nov 20 16:37:36 2024
[11/20 16:37:36   2133s] #
[11/20 16:37:36   2133s] #Cpu time = 00:00:01
[11/20 16:37:36   2133s] #Elapsed time = 00:00:00
[11/20 16:37:36   2133s] #Increased memory = 17.76 (MB)
[11/20 16:37:36   2133s] #Total memory = 3215.64 (MB)
[11/20 16:37:36   2133s] #Peak memory = 3624.48 (MB)
[11/20 16:37:36   2133s] #
[11/20 16:37:36   2133s] ### Time Record (Data Preparation) is uninstalled.
[11/20 16:37:36   2133s] ### Time Record (Global Routing) is installed.
[11/20 16:37:36   2133s] #
[11/20 16:37:36   2133s] #Start global routing on Wed Nov 20 16:37:36 2024
[11/20 16:37:36   2133s] #
[11/20 16:37:36   2133s] #
[11/20 16:37:36   2133s] #Start global routing initialization on Wed Nov 20 16:37:36 2024
[11/20 16:37:36   2133s] #
[11/20 16:37:36   2133s] #Number of eco nets is 0
[11/20 16:37:36   2133s] #
[11/20 16:37:36   2133s] #Start global routing data preparation on Wed Nov 20 16:37:36 2024
[11/20 16:37:36   2133s] #
[11/20 16:37:36   2133s] ### build_merged_routing_blockage_rect_list starts on Wed Nov 20 16:37:36 2024 with memory = 3215.64 (MB), peak = 3624.48 (MB)
[11/20 16:37:36   2133s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [8]--
[11/20 16:37:36   2133s] #Start routing resource analysis on Wed Nov 20 16:37:36 2024
[11/20 16:37:36   2133s] #
[11/20 16:37:36   2133s] ### init_is_bin_blocked starts on Wed Nov 20 16:37:36 2024 with memory = 3215.64 (MB), peak = 3624.48 (MB)
[11/20 16:37:36   2133s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --0.98 [8]--
[11/20 16:37:36   2133s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Nov 20 16:37:36 2024 with memory = 3219.98 (MB), peak = 3624.48 (MB)
[11/20 16:37:37   2134s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --4.11 [8]--
[11/20 16:37:37   2134s] ### adjust_flow_cap starts on Wed Nov 20 16:37:37 2024 with memory = 3219.44 (MB), peak = 3624.48 (MB)
[11/20 16:37:37   2134s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.01 [8]--
[11/20 16:37:37   2134s] ### adjust_flow_per_partial_route_obs starts on Wed Nov 20 16:37:37 2024 with memory = 3220.43 (MB), peak = 3624.48 (MB)
[11/20 16:37:37   2134s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --0.97 [8]--
[11/20 16:37:37   2134s] ### set_via_blocked starts on Wed Nov 20 16:37:37 2024 with memory = 3220.43 (MB), peak = 3624.48 (MB)
[11/20 16:37:37   2134s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [8]--
[11/20 16:37:37   2134s] ### copy_flow starts on Wed Nov 20 16:37:37 2024 with memory = 3411.05 (MB), peak = 3624.48 (MB)
[11/20 16:37:37   2134s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.79 [8]--
[11/20 16:37:37   2134s] #Routing resource analysis is done on Wed Nov 20 16:37:37 2024
[11/20 16:37:37   2134s] #
[11/20 16:37:37   2134s] ### report_flow_cap starts on Wed Nov 20 16:37:37 2024 with memory = 3221.48 (MB), peak = 3624.48 (MB)
[11/20 16:37:37   2134s] #  Resource Analysis:
[11/20 16:37:37   2134s] #
[11/20 16:37:37   2134s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/20 16:37:37   2134s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/20 16:37:37   2134s] #  --------------------------------------------------------------
[11/20 16:37:37   2134s] #  met1           H        2736        1870       52900    28.82%
[11/20 16:37:37   2134s] #  met2           V        3100        1506       52900    26.37%
[11/20 16:37:37   2134s] #  met3           H        2425        1020       52900    26.42%
[11/20 16:37:37   2134s] #  met4           V        2170        1274       52900    29.36%
[11/20 16:37:37   2134s] #  met5           H         388         191       52900    32.26%
[11/20 16:37:37   2134s] #  --------------------------------------------------------------
[11/20 16:37:37   2134s] #  Total                  10821      34.55%      264500    28.65%
[11/20 16:37:37   2134s] #
[11/20 16:37:37   2134s] #
[11/20 16:37:37   2134s] #
[11/20 16:37:37   2134s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [8]--
[11/20 16:37:37   2134s] ### analyze_m2_tracks starts on Wed Nov 20 16:37:37 2024 with memory = 3221.48 (MB), peak = 3624.48 (MB)
[11/20 16:37:37   2134s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --0.99 [8]--
[11/20 16:37:37   2134s] ### report_initial_resource starts on Wed Nov 20 16:37:37 2024 with memory = 3221.48 (MB), peak = 3624.48 (MB)
[11/20 16:37:37   2134s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --0.98 [8]--
[11/20 16:37:37   2134s] ### mark_pg_pins_accessibility starts on Wed Nov 20 16:37:37 2024 with memory = 3221.48 (MB), peak = 3624.48 (MB)
[11/20 16:37:37   2134s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [8]--
[11/20 16:37:37   2134s] ### set_net_region starts on Wed Nov 20 16:37:37 2024 with memory = 3221.48 (MB), peak = 3624.48 (MB)
[11/20 16:37:37   2134s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [8]--
[11/20 16:37:37   2134s] #
[11/20 16:37:37   2134s] #Global routing data preparation is done on Wed Nov 20 16:37:37 2024
[11/20 16:37:37   2134s] #
[11/20 16:37:37   2134s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3221.48 (MB), peak = 3624.48 (MB)
[11/20 16:37:37   2134s] #
[11/20 16:37:37   2134s] ### prepare_level starts on Wed Nov 20 16:37:37 2024 with memory = 3221.48 (MB), peak = 3624.48 (MB)
[11/20 16:37:37   2134s] ### init level 1 starts on Wed Nov 20 16:37:37 2024 with memory = 3221.48 (MB), peak = 3624.48 (MB)
[11/20 16:37:37   2134s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.01 [8]--
[11/20 16:37:37   2134s] ### Level 1 hgrid = 230 X 230
[11/20 16:37:37   2134s] ### init level 2 starts on Wed Nov 20 16:37:37 2024 with memory = 3221.48 (MB), peak = 3624.48 (MB)
[11/20 16:37:37   2134s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.01 [8]--
[11/20 16:37:37   2134s] ### Level 2 hgrid = 58 X 58  (large_net only)
[11/20 16:37:37   2134s] ### init level 3 starts on Wed Nov 20 16:37:37 2024 with memory = 3222.38 (MB), peak = 3624.48 (MB)
[11/20 16:37:37   2134s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [8]--
[11/20 16:37:37   2134s] ### Level 3 hgrid = 15 X 15  (large_net only)
[11/20 16:37:37   2134s] ### prepare_level_flow starts on Wed Nov 20 16:37:37 2024 with memory = 3222.57 (MB), peak = 3624.48 (MB)
[11/20 16:37:37   2134s] ### init_flow_edge starts on Wed Nov 20 16:37:37 2024 with memory = 3222.57 (MB), peak = 3624.48 (MB)
[11/20 16:37:37   2135s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [8]--
[11/20 16:37:37   2135s] ### init_flow_edge starts on Wed Nov 20 16:37:37 2024 with memory = 3222.57 (MB), peak = 3624.48 (MB)
[11/20 16:37:38   2135s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.01 [8]--
[11/20 16:37:38   2135s] ### init_flow_edge starts on Wed Nov 20 16:37:38 2024 with memory = 3222.57 (MB), peak = 3624.48 (MB)
[11/20 16:37:38   2135s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [8]--
[11/20 16:37:38   2135s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [8]--
[11/20 16:37:38   2135s] ### prepare_level cpu:00:00:01, real:00:00:01, mem:3.1 GB, peak:3.5 GB --0.98 [8]--
[11/20 16:37:38   2135s] #
[11/20 16:37:38   2135s] #Global routing initialization is done on Wed Nov 20 16:37:38 2024
[11/20 16:37:38   2135s] #
[11/20 16:37:38   2135s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3222.57 (MB), peak = 3624.48 (MB)
[11/20 16:37:38   2135s] #
[11/20 16:37:38   2135s] ### routing large nets 
[11/20 16:37:38   2135s] #start global routing iteration 1...
[11/20 16:37:38   2135s] ### init_flow_edge starts on Wed Nov 20 16:37:38 2024 with memory = 3222.57 (MB), peak = 3624.48 (MB)
[11/20 16:37:38   2135s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [8]--
[11/20 16:37:38   2135s] ### routing at level 3 (topmost level) iter 0
[11/20 16:37:38   2135s] ### Uniform Hboxes (4x4)
[11/20 16:37:38   2135s] ### routing at level 2 iter 0 for 0 hboxes
[11/20 16:37:38   2135s] ### Uniform Hboxes (14x14)
[11/20 16:37:38   2135s] ### routing at level 1 iter 0 for 0 hboxes
[11/20 16:37:39   2136s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3221.30 (MB), peak = 3624.48 (MB)
[11/20 16:37:39   2136s] #
[11/20 16:37:39   2136s] #start global routing iteration 2...
[11/20 16:37:39   2136s] ### init_flow_edge starts on Wed Nov 20 16:37:39 2024 with memory = 3221.60 (MB), peak = 3624.48 (MB)
[11/20 16:37:39   2136s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.01 [8]--
[11/20 16:37:39   2136s] ### cal_flow starts on Wed Nov 20 16:37:39 2024 with memory = 3222.63 (MB), peak = 3624.48 (MB)
[11/20 16:37:39   2136s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [8]--
[11/20 16:37:39   2136s] ### routing at level 1 (topmost level) iter 0
[11/20 16:37:41   2138s] ### measure_qor starts on Wed Nov 20 16:37:41 2024 with memory = 3227.43 (MB), peak = 3624.48 (MB)
[11/20 16:37:41   2138s] ### measure_congestion starts on Wed Nov 20 16:37:41 2024 with memory = 3227.43 (MB), peak = 3624.48 (MB)
[11/20 16:37:41   2138s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [8]--
[11/20 16:37:41   2138s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --2.02 [8]--
[11/20 16:37:41   2138s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3221.36 (MB), peak = 3624.48 (MB)
[11/20 16:37:41   2138s] #
[11/20 16:37:41   2138s] #start global routing iteration 3...
[11/20 16:37:41   2138s] ### routing at level 1 (topmost level) iter 1
[11/20 16:37:42   2140s] ### measure_qor starts on Wed Nov 20 16:37:42 2024 with memory = 3225.22 (MB), peak = 3624.48 (MB)
[11/20 16:37:42   2140s] ### measure_congestion starts on Wed Nov 20 16:37:42 2024 with memory = 3225.22 (MB), peak = 3624.48 (MB)
[11/20 16:37:42   2140s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --0.99 [8]--
[11/20 16:37:42   2140s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --2.53 [8]--
[11/20 16:37:42   2140s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3221.27 (MB), peak = 3624.48 (MB)
[11/20 16:37:42   2140s] #
[11/20 16:37:42   2140s] ### route_end starts on Wed Nov 20 16:37:42 2024 with memory = 3221.27 (MB), peak = 3624.48 (MB)
[11/20 16:37:42   2140s] #
[11/20 16:37:42   2140s] #Total number of trivial nets (e.g. < 2 pins) = 2602 (skipped).
[11/20 16:37:42   2140s] #Total number of routable nets = 12647.
[11/20 16:37:42   2140s] #Total number of nets in the design = 15249.
[11/20 16:37:42   2140s] #
[11/20 16:37:42   2140s] #12647 routable nets have routed wires.
[11/20 16:37:42   2140s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/20 16:37:42   2140s] #
[11/20 16:37:42   2140s] #Routed nets constraints summary:
[11/20 16:37:42   2140s] #------------------------------------------
[11/20 16:37:42   2140s] #        Rules   Pref Layer   Unconstrained  
[11/20 16:37:42   2140s] #------------------------------------------
[11/20 16:37:42   2140s] #      Default            1           12646  
[11/20 16:37:42   2140s] #------------------------------------------
[11/20 16:37:42   2140s] #        Total            1           12646  
[11/20 16:37:42   2140s] #------------------------------------------
[11/20 16:37:42   2140s] #
[11/20 16:37:42   2140s] #Routing constraints summary of the whole design:
[11/20 16:37:42   2140s] #------------------------------------------
[11/20 16:37:42   2140s] #        Rules   Pref Layer   Unconstrained  
[11/20 16:37:42   2140s] #------------------------------------------
[11/20 16:37:42   2140s] #      Default            1           12646  
[11/20 16:37:42   2140s] #------------------------------------------
[11/20 16:37:42   2140s] #        Total            1           12646  
[11/20 16:37:42   2140s] #------------------------------------------
[11/20 16:37:42   2140s] #
[11/20 16:37:42   2140s] ### adjust_flow_per_partial_route_obs starts on Wed Nov 20 16:37:42 2024 with memory = 3221.27 (MB), peak = 3624.48 (MB)
[11/20 16:37:42   2140s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.02 [8]--
[11/20 16:37:42   2140s] ### cal_base_flow starts on Wed Nov 20 16:37:42 2024 with memory = 3221.27 (MB), peak = 3624.48 (MB)
[11/20 16:37:42   2140s] ### init_flow_edge starts on Wed Nov 20 16:37:42 2024 with memory = 3221.27 (MB), peak = 3624.48 (MB)
[11/20 16:37:42   2140s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [8]--
[11/20 16:37:42   2140s] ### cal_flow starts on Wed Nov 20 16:37:42 2024 with memory = 3222.63 (MB), peak = 3624.48 (MB)
[11/20 16:37:42   2140s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [8]--
[11/20 16:37:42   2140s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [8]--
[11/20 16:37:42   2140s] ### report_overcon starts on Wed Nov 20 16:37:42 2024 with memory = 3222.63 (MB), peak = 3624.48 (MB)
[11/20 16:37:42   2140s] #
[11/20 16:37:42   2140s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/20 16:37:42   2140s] #
[11/20 16:37:42   2140s] #                 OverCon       OverCon       OverCon       OverCon          
[11/20 16:37:42   2140s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[11/20 16:37:42   2140s] #     Layer           (1)           (2)           (3)           (4)   OverCon  Flow/Cap
[11/20 16:37:42   2140s] #  ----------------------------------------------------------------------------------------
[11/20 16:37:42   2140s] #  met1          0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.18  
[11/20 16:37:42   2140s] #  met2          8(0.02%)      6(0.02%)      1(0.00%)      1(0.00%)   (0.04%)     0.13  
[11/20 16:37:42   2140s] #  met3          0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.10  
[11/20 16:37:42   2140s] #  met4         32(0.09%)     37(0.10%)      0(0.00%)      0(0.00%)   (0.18%)     0.02  
[11/20 16:37:42   2140s] #  met5          0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.01  
[11/20 16:37:42   2140s] #  ----------------------------------------------------------------------------------------
[11/20 16:37:42   2140s] #     Total     40(0.02%)     43(0.02%)      1(0.00%)      1(0.00%)   (0.04%)
[11/20 16:37:42   2140s] #
[11/20 16:37:42   2140s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
[11/20 16:37:42   2140s] #  Overflow after GR: 0.00% H + 0.04% V
[11/20 16:37:42   2140s] #
[11/20 16:37:42   2140s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [8]--
[11/20 16:37:42   2140s] ### cal_base_flow starts on Wed Nov 20 16:37:42 2024 with memory = 3222.63 (MB), peak = 3624.48 (MB)
[11/20 16:37:42   2140s] ### init_flow_edge starts on Wed Nov 20 16:37:42 2024 with memory = 3222.63 (MB), peak = 3624.48 (MB)
[11/20 16:37:43   2140s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.01 [8]--
[11/20 16:37:43   2140s] ### cal_flow starts on Wed Nov 20 16:37:43 2024 with memory = 3223.18 (MB), peak = 3624.48 (MB)
[11/20 16:37:43   2140s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [8]--
[11/20 16:37:43   2140s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.01 [8]--
[11/20 16:37:43   2140s] ### generate_cong_map_content starts on Wed Nov 20 16:37:43 2024 with memory = 3223.18 (MB), peak = 3624.48 (MB)
[11/20 16:37:43   2140s] ### Sync with Inovus CongMap starts on Wed Nov 20 16:37:43 2024 with memory = 3411.46 (MB), peak = 3624.48 (MB)
[11/20 16:37:43   2140s] #Hotspot report including placement blocked areas
[11/20 16:37:43   2140s] OPERPROF: Starting HotSpotCal at level 1, MEM:6188.0M, EPOCH TIME: 1732117063.205593
[11/20 16:37:43   2140s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/20 16:37:43   2140s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[11/20 16:37:43   2140s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/20 16:37:43   2140s] [hotspot] |     met1(H)    |              2.22 |             33.33 |  1225.43  1043.28  1258.56  1076.39 |
[11/20 16:37:43   2140s] [hotspot] |     met2(V)    |              0.44 |              0.44 |  1341.36  1324.80  1374.48  1357.91 |
[11/20 16:37:43   2140s] [hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[11/20 16:37:43   2140s] [hotspot] |     met4(V)    |              0.44 |              0.89 |  1904.39   662.39  1937.52   695.51 |
[11/20 16:37:43   2140s] [hotspot] |     met5(H)    |              0.00 |              0.00 |   (none)                            |
[11/20 16:37:43   2140s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/20 16:37:43   2140s] [hotspot] |      worst     |   (met1)     2.22 |   (met1)    33.33 |                                     |
[11/20 16:37:43   2140s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/20 16:37:43   2140s] [hotspot] |   all layers   |              0.44 |              0.89 |                                     |
[11/20 16:37:43   2140s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/20 16:37:43   2140s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.44, normalized total congestion hotspot area = 0.89 (area is in unit of 4 std-cell row bins)
[11/20 16:37:43   2140s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.44/0.89 (area is in unit of 4 std-cell row bins)
[11/20 16:37:43   2140s] [hotspot] max/total 0.44/0.89, big hotspot (>10) total 0.00
[11/20 16:37:43   2140s] [hotspot] top 2 congestion hotspot bounding boxes and scores of all layers hotspot
[11/20 16:37:43   2140s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 16:37:43   2140s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/20 16:37:43   2140s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 16:37:43   2140s] [hotspot] |  1  |  1904.39   662.39  1937.52   695.51 |        0.44   |
[11/20 16:37:43   2140s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 16:37:43   2140s] [hotspot] |  2  |  1904.39  1142.63  1937.52  1175.76 |        0.44   |
[11/20 16:37:43   2140s] [hotspot] +-----+-------------------------------------+---------------+
[11/20 16:37:43   2140s] Top 2 hotspots total area: 0.89
[11/20 16:37:43   2140s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.153, REAL:0.110, MEM:4813.0M, EPOCH TIME: 1732117063.315711
[11/20 16:37:43   2140s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.38 [8]--
[11/20 16:37:43   2140s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.21 [8]--
[11/20 16:37:43   2140s] ### update starts on Wed Nov 20 16:37:43 2024 with memory = 3217.59 (MB), peak = 3624.48 (MB)
[11/20 16:37:43   2140s] #Complete Global Routing.
[11/20 16:37:43   2140s] #Total wire length = 445936 um.
[11/20 16:37:43   2140s] #Total half perimeter of net bounding box = 401411 um.
[11/20 16:37:43   2140s] #Total wire length on LAYER met1 = 19142 um.
[11/20 16:37:43   2140s] #Total wire length on LAYER met2 = 186862 um.
[11/20 16:37:43   2140s] #Total wire length on LAYER met3 = 198033 um.
[11/20 16:37:43   2140s] #Total wire length on LAYER met4 = 37739 um.
[11/20 16:37:43   2140s] #Total wire length on LAYER met5 = 4160 um.
[11/20 16:37:43   2140s] #Total number of vias = 53185
[11/20 16:37:43   2140s] #Up-Via Summary (total 53185):
[11/20 16:37:43   2140s] #           
[11/20 16:37:43   2140s] #-----------------------
[11/20 16:37:43   2140s] # met1            34195
[11/20 16:37:43   2140s] # met2            17573
[11/20 16:37:43   2140s] # met3             1336
[11/20 16:37:43   2140s] # met4               81
[11/20 16:37:43   2140s] #-----------------------
[11/20 16:37:43   2140s] #                 53185 
[11/20 16:37:43   2140s] #
[11/20 16:37:43   2140s] ### update cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --3.24 [8]--
[11/20 16:37:43   2140s] ### report_overcon starts on Wed Nov 20 16:37:43 2024 with memory = 3217.59 (MB), peak = 3624.48 (MB)
[11/20 16:37:43   2140s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --0.98 [8]--
[11/20 16:37:43   2140s] ### report_overcon starts on Wed Nov 20 16:37:43 2024 with memory = 3217.59 (MB), peak = 3624.48 (MB)
[11/20 16:37:43   2140s] #Max overcon = 4 tracks.
[11/20 16:37:43   2140s] #Total overcon = 0.04%.
[11/20 16:37:43   2140s] #Worst layer Gcell overcon rate = 0.18%.
[11/20 16:37:43   2140s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.00 [8]--
[11/20 16:37:43   2140s] ### route_end cpu:00:00:01, real:00:00:01, mem:3.1 GB, peak:3.5 GB --1.14 [8]--
[11/20 16:37:43   2140s] ### global_route design signature (8): route=1582906314 net_attr=2143272361
[11/20 16:37:43   2140s] #
[11/20 16:37:43   2140s] #Global routing statistics:
[11/20 16:37:43   2140s] #Cpu time = 00:00:07
[11/20 16:37:43   2140s] #Elapsed time = 00:00:06
[11/20 16:37:43   2140s] #Increased memory = 1.93 (MB)
[11/20 16:37:43   2140s] #Total memory = 3217.57 (MB)
[11/20 16:37:43   2140s] #Peak memory = 3624.48 (MB)
[11/20 16:37:43   2140s] #
[11/20 16:37:43   2140s] #Finished global routing on Wed Nov 20 16:37:43 2024
[11/20 16:37:43   2140s] #
[11/20 16:37:43   2140s] #
[11/20 16:37:43   2140s] ### Time Record (Global Routing) is uninstalled.
[11/20 16:37:43   2140s] ### Time Record (Data Preparation) is installed.
[11/20 16:37:43   2140s] ### Time Record (Data Preparation) is uninstalled.
[11/20 16:37:43   2140s] ### track-assign external-init starts on Wed Nov 20 16:37:43 2024 with memory = 3213.51 (MB), peak = 3624.48 (MB)
[11/20 16:37:43   2140s] ### Time Record (Track Assignment) is installed.
[11/20 16:37:43   2140s] #Minimum voltage of a net in the design = 0.000.
[11/20 16:37:43   2140s] #Maximum voltage of a net in the design = 1.980.
[11/20 16:37:43   2140s] #Voltage range [0.000 - 1.980] has 15247 nets.
[11/20 16:37:43   2140s] #Voltage range [1.620 - 1.980] has 1 net.
[11/20 16:37:43   2140s] #Voltage range [0.000 - 0.000] has 1 net.
[11/20 16:37:43   2140s] ### Time Record (Data Preparation) is installed.
[11/20 16:37:43   2140s] #Minimum voltage of a net in the design = 0.000.
[11/20 16:37:43   2140s] #Maximum voltage of a net in the design = 1.980.
[11/20 16:37:43   2140s] #Voltage range [0.000 - 1.980] has 15247 nets.
[11/20 16:37:43   2140s] #Voltage range [1.620 - 1.980] has 1 net.
[11/20 16:37:43   2140s] #Voltage range [0.000 - 0.000] has 1 net.
[11/20 16:37:43   2140s] ### Time Record (Data Preparation) is uninstalled.
[11/20 16:37:43   2140s] ### Time Record (Track Assignment) is uninstalled.
[11/20 16:37:43   2140s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --1.33 [8]--
[11/20 16:37:43   2140s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3213.51 (MB), peak = 3624.48 (MB)
[11/20 16:37:43   2140s] ### track-assign engine-init starts on Wed Nov 20 16:37:43 2024 with memory = 3213.51 (MB), peak = 3624.48 (MB)
[11/20 16:37:43   2140s] ### Time Record (Track Assignment) is installed.
[11/20 16:37:43   2140s] #Minimum voltage of a net in the design = 0.000.
[11/20 16:37:43   2140s] #Maximum voltage of a net in the design = 1.980.
[11/20 16:37:43   2140s] #Voltage range [0.000 - 1.980] has 15247 nets.
[11/20 16:37:43   2140s] #Voltage range [1.620 - 1.980] has 1 net.
[11/20 16:37:43   2140s] #Voltage range [0.000 - 0.000] has 1 net.
[11/20 16:37:43   2140s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.5 GB --0.82 [8]--
[11/20 16:37:43   2140s] ### track-assign core-engine starts on Wed Nov 20 16:37:43 2024 with memory = 3213.51 (MB), peak = 3624.48 (MB)
[11/20 16:37:43   2140s] #Start Track Assignment.
[11/20 16:37:43   2141s] #Done with 11998 horizontal wires in 8 hboxes and 11798 vertical wires in 8 hboxes.
[11/20 16:37:44   2142s] #Done with 3121 horizontal wires in 8 hboxes and 2249 vertical wires in 8 hboxes.
[11/20 16:37:44   2142s] #Done with 8 horizontal wires in 8 hboxes and 8 vertical wires in 8 hboxes.
[11/20 16:37:44   2142s] #
[11/20 16:37:44   2142s] #Track assignment summary:
[11/20 16:37:44   2142s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/20 16:37:44   2142s] #------------------------------------------------------------------------
[11/20 16:37:44   2142s] # met1       18871.24 	  0.01%  	  0.00% 	  0.01%
[11/20 16:37:44   2142s] # met2      184588.51 	  0.03%  	  0.00% 	  0.00%
[11/20 16:37:44   2142s] # met3      195738.50 	  0.13%  	  0.00% 	  0.00%
[11/20 16:37:44   2142s] # met4       37301.95 	  1.97%  	  0.00% 	  0.00%
[11/20 16:37:44   2142s] # met5        4202.02 	  0.00%  	  0.00% 	  0.00%
[11/20 16:37:44   2142s] #------------------------------------------------------------------------
[11/20 16:37:44   2142s] # All      440702.22  	  0.24% 	  0.00% 	  0.00%
[11/20 16:37:44   2142s] #Complete Track Assignment.
[11/20 16:37:44   2142s] #Total wire length = 440889 um.
[11/20 16:37:44   2142s] #Total half perimeter of net bounding box = 401411 um.
[11/20 16:37:44   2142s] #Total wire length on LAYER met1 = 18857 um.
[11/20 16:37:44   2142s] #Total wire length on LAYER met2 = 185192 um.
[11/20 16:37:44   2142s] #Total wire length on LAYER met3 = 195534 um.
[11/20 16:37:44   2142s] #Total wire length on LAYER met4 = 37172 um.
[11/20 16:37:44   2142s] #Total wire length on LAYER met5 = 4135 um.
[11/20 16:37:44   2142s] #Total number of vias = 53185
[11/20 16:37:44   2142s] #Up-Via Summary (total 53185):
[11/20 16:37:44   2142s] #           
[11/20 16:37:44   2142s] #-----------------------
[11/20 16:37:44   2142s] # met1            34195
[11/20 16:37:44   2142s] # met2            17573
[11/20 16:37:44   2142s] # met3             1336
[11/20 16:37:44   2142s] # met4               81
[11/20 16:37:44   2142s] #-----------------------
[11/20 16:37:44   2142s] #                 53185 
[11/20 16:37:44   2142s] #
[11/20 16:37:44   2142s] ### track_assign design signature (11): route=415743114
[11/20 16:37:44   2142s] ### track-assign core-engine cpu:00:00:02, real:00:00:01, mem:3.1 GB, peak:3.5 GB --1.29 [8]--
[11/20 16:37:44   2142s] ### Time Record (Track Assignment) is uninstalled.
[11/20 16:37:44   2142s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3214.01 (MB), peak = 3624.48 (MB)
[11/20 16:37:44   2142s] #
[11/20 16:37:44   2142s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/20 16:37:44   2142s] #Cpu time = 00:00:10
[11/20 16:37:44   2142s] #Elapsed time = 00:00:08
[11/20 16:37:44   2142s] #Increased memory = 16.50 (MB)
[11/20 16:37:44   2142s] #Total memory = 3214.01 (MB)
[11/20 16:37:44   2142s] #Peak memory = 3624.48 (MB)
[11/20 16:37:44   2142s] #Using multithreading with 8 threads.
[11/20 16:37:44   2142s] #Minimum voltage of a net in the design = 0.000.
[11/20 16:37:44   2142s] #Maximum voltage of a net in the design = 1.980.
[11/20 16:37:44   2142s] #Voltage range [0.000 - 1.980] has 15247 nets.
[11/20 16:37:44   2142s] #Voltage range [1.620 - 1.980] has 1 net.
[11/20 16:37:44   2142s] #Voltage range [0.000 - 0.000] has 1 net.
[11/20 16:37:44   2142s] ### Time Record (Detail Routing) is installed.
[11/20 16:37:44   2142s] #Minimum voltage of a net in the design = 0.000.
[11/20 16:37:44   2142s] #Maximum voltage of a net in the design = 1.980.
[11/20 16:37:44   2142s] #Voltage range [0.000 - 1.980] has 15247 nets.
[11/20 16:37:44   2142s] #Voltage range [1.620 - 1.980] has 1 net.
[11/20 16:37:44   2142s] #Voltage range [0.000 - 0.000] has 1 net.
[11/20 16:37:44   2142s] #Minimum voltage of a net in the design = 0.000.
[11/20 16:37:44   2142s] #Maximum voltage of a net in the design = 1.980.
[11/20 16:37:44   2142s] #Voltage range [0.000 - 1.980] has 15247 nets.
[11/20 16:37:44   2142s] #Voltage range [1.620 - 1.980] has 1 net.
[11/20 16:37:44   2142s] #Voltage range [0.000 - 0.000] has 1 net.
[11/20 16:37:44   2142s] ### Time Record (Data Preparation) is installed.
[11/20 16:37:44   2142s] #Minimum voltage of a net in the design = 0.000.
[11/20 16:37:44   2142s] #Maximum voltage of a net in the design = 1.980.
[11/20 16:37:44   2142s] #Voltage range [0.000 - 1.980] has 15247 nets.
[11/20 16:37:44   2142s] #Voltage range [1.620 - 1.980] has 1 net.
[11/20 16:37:44   2142s] #Voltage range [0.000 - 0.000] has 1 net.
[11/20 16:37:44   2142s] ### Time Record (Data Preparation) is uninstalled.
[11/20 16:37:44   2142s] ### drc_pitch = 5000 (  5.0000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[11/20 16:37:44   2142s] #
[11/20 16:37:44   2142s] #Start Detail Routing..
[11/20 16:37:44   2142s] #start initial detail routing ...
[11/20 16:37:44   2142s] ### Design has 0 dirty nets
[11/20 16:37:49   2182s] ### Gcell dirty-map stats: routing = 33.53%, drc-check-only = 22.29%
[11/20 16:37:49   2182s] #   number of violations = 84
[11/20 16:37:49   2182s] #
[11/20 16:37:49   2182s] #    By Layer and Type :
[11/20 16:37:49   2182s] #	         MetSpc    Short     Loop   Totals
[11/20 16:37:49   2182s] #	met1          0        0        3        3
[11/20 16:37:49   2182s] #	met2          2       73        1       76
[11/20 16:37:49   2182s] #	met3          3        2        0        5
[11/20 16:37:49   2182s] #	Totals        5       75        4       84
[11/20 16:37:50   2182s] #cpu time = 00:00:40, elapsed time = 00:00:05, memory = 3217.88 (MB), peak = 4035.79 (MB)
[11/20 16:37:50   2182s] #start 1st optimization iteration ...
[11/20 16:37:50   2184s] ### Gcell dirty-map stats: routing = 33.53%, drc-check-only = 22.29%
[11/20 16:37:50   2184s] #   number of violations = 2
[11/20 16:37:50   2184s] #
[11/20 16:37:50   2184s] #    By Layer and Type :
[11/20 16:37:50   2184s] #	          Short     Loop   Totals
[11/20 16:37:50   2184s] #	met1          0        1        1
[11/20 16:37:50   2184s] #	met2          1        0        1
[11/20 16:37:50   2184s] #	Totals        1        1        2
[11/20 16:37:50   2184s] #    number of process antenna violations = 234
[11/20 16:37:50   2184s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3213.14 (MB), peak = 4035.79 (MB)
[11/20 16:37:50   2184s] #Complete Detail Routing.
[11/20 16:37:50   2184s] #Total wire length = 474375 um.
[11/20 16:37:50   2184s] #Total half perimeter of net bounding box = 401411 um.
[11/20 16:37:50   2184s] #Total wire length on LAYER met1 = 54338 um.
[11/20 16:37:50   2184s] #Total wire length on LAYER met2 = 214634 um.
[11/20 16:37:50   2184s] #Total wire length on LAYER met3 = 165828 um.
[11/20 16:37:50   2184s] #Total wire length on LAYER met4 = 35413 um.
[11/20 16:37:50   2184s] #Total wire length on LAYER met5 = 4161 um.
[11/20 16:37:50   2184s] #Total number of vias = 57041
[11/20 16:37:50   2184s] #Up-Via Summary (total 57041):
[11/20 16:37:50   2184s] #           
[11/20 16:37:50   2184s] #-----------------------
[11/20 16:37:50   2184s] # met1            38477
[11/20 16:37:50   2184s] # met2            17004
[11/20 16:37:50   2184s] # met3             1485
[11/20 16:37:50   2184s] # met4               75
[11/20 16:37:50   2184s] #-----------------------
[11/20 16:37:50   2184s] #                 57041 
[11/20 16:37:50   2184s] #
[11/20 16:37:50   2184s] #Total number of DRC violations = 2
[11/20 16:37:50   2184s] #Total number of violations on LAYER met1 = 1
[11/20 16:37:50   2184s] #Total number of violations on LAYER met2 = 1
[11/20 16:37:50   2184s] #Total number of violations on LAYER met3 = 0
[11/20 16:37:50   2184s] #Total number of violations on LAYER met4 = 0
[11/20 16:37:50   2184s] #Total number of violations on LAYER met5 = 0
[11/20 16:37:50   2184s] ### Time Record (Detail Routing) is uninstalled.
[11/20 16:37:50   2184s] #Cpu time = 00:00:42
[11/20 16:37:50   2184s] #Elapsed time = 00:00:06
[11/20 16:37:50   2184s] #Increased memory = -0.87 (MB)
[11/20 16:37:50   2184s] #Total memory = 3213.14 (MB)
[11/20 16:37:50   2184s] #Peak memory = 4035.79 (MB)
[11/20 16:37:50   2184s] ### Time Record (Antenna Fixing) is installed.
[11/20 16:37:50   2184s] #
[11/20 16:37:50   2184s] #start routing for process antenna violation fix ...
[11/20 16:37:50   2184s] #Minimum voltage of a net in the design = 0.000.
[11/20 16:37:50   2184s] #Maximum voltage of a net in the design = 1.980.
[11/20 16:37:50   2184s] #Voltage range [0.000 - 1.980] has 15247 nets.
[11/20 16:37:50   2184s] #Voltage range [1.620 - 1.980] has 1 net.
[11/20 16:37:50   2184s] #Voltage range [0.000 - 0.000] has 1 net.
[11/20 16:37:50   2184s] ### Time Record (Data Preparation) is installed.
[11/20 16:37:50   2184s] #Minimum voltage of a net in the design = 0.000.
[11/20 16:37:50   2184s] #Maximum voltage of a net in the design = 1.980.
[11/20 16:37:50   2184s] #Voltage range [0.000 - 1.980] has 15247 nets.
[11/20 16:37:50   2184s] #Voltage range [1.620 - 1.980] has 1 net.
[11/20 16:37:50   2184s] #Voltage range [0.000 - 0.000] has 1 net.
[11/20 16:37:50   2184s] ### Time Record (Data Preparation) is uninstalled.
[11/20 16:37:50   2184s] ### drc_pitch = 5000 (  5.0000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[11/20 16:37:51   2188s] #
[11/20 16:37:51   2188s] #    By Layer and Type :
[11/20 16:37:51   2188s] #	          Short     Loop   Totals
[11/20 16:37:51   2188s] #	met1          0        1        1
[11/20 16:37:51   2188s] #	met2          1        0        1
[11/20 16:37:51   2188s] #	Totals        1        1        2
[11/20 16:37:51   2188s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3212.23 (MB), peak = 4035.79 (MB)
[11/20 16:37:51   2188s] #
[11/20 16:37:51   2188s] #Total wire length = 474509 um.
[11/20 16:37:51   2188s] #Total half perimeter of net bounding box = 401411 um.
[11/20 16:37:51   2188s] #Total wire length on LAYER met1 = 54338 um.
[11/20 16:37:51   2188s] #Total wire length on LAYER met2 = 214186 um.
[11/20 16:37:51   2188s] #Total wire length on LAYER met3 = 165486 um.
[11/20 16:37:51   2188s] #Total wire length on LAYER met4 = 35949 um.
[11/20 16:37:51   2188s] #Total wire length on LAYER met5 = 4550 um.
[11/20 16:37:51   2188s] #Total number of vias = 57373
[11/20 16:37:51   2188s] #Up-Via Summary (total 57373):
[11/20 16:37:51   2188s] #           
[11/20 16:37:51   2188s] #-----------------------
[11/20 16:37:51   2188s] # met1            38477
[11/20 16:37:51   2188s] # met2            17088
[11/20 16:37:51   2188s] # met3             1673
[11/20 16:37:51   2188s] # met4              135
[11/20 16:37:51   2188s] #-----------------------
[11/20 16:37:51   2188s] #                 57373 
[11/20 16:37:51   2188s] #
[11/20 16:37:51   2188s] #Total number of DRC violations = 2
[11/20 16:37:51   2188s] #Total number of process antenna violations = 8
[11/20 16:37:51   2188s] #Total number of net violated process antenna rule = 6
[11/20 16:37:51   2188s] #Total number of violations on LAYER met1 = 1
[11/20 16:37:51   2188s] #Total number of violations on LAYER met2 = 1
[11/20 16:37:51   2188s] #Total number of violations on LAYER met3 = 0
[11/20 16:37:51   2188s] #Total number of violations on LAYER met4 = 0
[11/20 16:37:51   2188s] #Total number of violations on LAYER met5 = 0
[11/20 16:37:51   2188s] #
[11/20 16:37:51   2188s] #
[11/20 16:37:51   2188s] #start delete and reroute for process antenna violation fix ...
[11/20 16:37:54   2199s] #cpu time = 00:00:12, elapsed time = 00:00:03, memory = 3213.16 (MB), peak = 4035.79 (MB)
[11/20 16:37:54   2199s] #Total wire length = 474777 um.
[11/20 16:37:54   2199s] #Total half perimeter of net bounding box = 401411 um.
[11/20 16:37:54   2199s] #Total wire length on LAYER met1 = 54425 um.
[11/20 16:37:54   2199s] #Total wire length on LAYER met2 = 215098 um.
[11/20 16:37:54   2199s] #Total wire length on LAYER met3 = 166180 um.
[11/20 16:37:54   2199s] #Total wire length on LAYER met4 = 34957 um.
[11/20 16:37:54   2199s] #Total wire length on LAYER met5 = 4116 um.
[11/20 16:37:54   2199s] #Total number of vias = 57385
[11/20 16:37:54   2199s] #Up-Via Summary (total 57385):
[11/20 16:37:54   2199s] #           
[11/20 16:37:54   2199s] #-----------------------
[11/20 16:37:54   2199s] # met1            38494
[11/20 16:37:54   2199s] # met2            17155
[11/20 16:37:54   2199s] # met3             1628
[11/20 16:37:54   2199s] # met4              108
[11/20 16:37:54   2199s] #-----------------------
[11/20 16:37:54   2199s] #                 57385 
[11/20 16:37:54   2199s] #
[11/20 16:37:54   2199s] #Total number of DRC violations = 2
[11/20 16:37:54   2199s] #Total number of process antenna violations = 0
[11/20 16:37:54   2199s] #Total number of net violated process antenna rule = 0
[11/20 16:37:54   2199s] #Total number of violations on LAYER met1 = 1
[11/20 16:37:54   2199s] #Total number of violations on LAYER met2 = 1
[11/20 16:37:54   2199s] #Total number of violations on LAYER met3 = 0
[11/20 16:37:54   2199s] #Total number of violations on LAYER met4 = 0
[11/20 16:37:54   2199s] #Total number of violations on LAYER met5 = 0
[11/20 16:37:54   2199s] #
[11/20 16:37:54   2200s] #
[11/20 16:37:54   2200s] #Total wire length = 474777 um.
[11/20 16:37:54   2200s] #Total half perimeter of net bounding box = 401411 um.
[11/20 16:37:54   2200s] #Total wire length on LAYER met1 = 54425 um.
[11/20 16:37:54   2200s] #Total wire length on LAYER met2 = 215098 um.
[11/20 16:37:54   2200s] #Total wire length on LAYER met3 = 166180 um.
[11/20 16:37:54   2200s] #Total wire length on LAYER met4 = 34957 um.
[11/20 16:37:54   2200s] #Total wire length on LAYER met5 = 4116 um.
[11/20 16:37:54   2200s] #Total number of vias = 57385
[11/20 16:37:54   2200s] #Up-Via Summary (total 57385):
[11/20 16:37:54   2200s] #           
[11/20 16:37:54   2200s] #-----------------------
[11/20 16:37:54   2200s] # met1            38494
[11/20 16:37:54   2200s] # met2            17155
[11/20 16:37:54   2200s] # met3             1628
[11/20 16:37:54   2200s] # met4              108
[11/20 16:37:54   2200s] #-----------------------
[11/20 16:37:54   2200s] #                 57385 
[11/20 16:37:54   2200s] #
[11/20 16:37:54   2200s] #Total number of DRC violations = 2
[11/20 16:37:54   2200s] #Total number of process antenna violations = 0
[11/20 16:37:54   2200s] #Total number of net violated process antenna rule = 0
[11/20 16:37:54   2200s] #Total number of violations on LAYER met1 = 1
[11/20 16:37:54   2200s] #Total number of violations on LAYER met2 = 1
[11/20 16:37:54   2200s] #Total number of violations on LAYER met3 = 0
[11/20 16:37:54   2200s] #Total number of violations on LAYER met4 = 0
[11/20 16:37:54   2200s] #Total number of violations on LAYER met5 = 0
[11/20 16:37:54   2200s] #
[11/20 16:37:54   2200s] ### Gcell dirty-map stats: routing = 34.10%, drc-check-only = 21.73%, dirty-area = 1.19%
[11/20 16:37:54   2200s] ### Time Record (Antenna Fixing) is uninstalled.
[11/20 16:37:54   2200s] #Minimum voltage of a net in the design = 0.000.
[11/20 16:37:54   2200s] #Maximum voltage of a net in the design = 1.980.
[11/20 16:37:54   2200s] #Voltage range [0.000 - 1.980] has 15247 nets.
[11/20 16:37:54   2200s] #Voltage range [1.620 - 1.980] has 1 net.
[11/20 16:37:54   2200s] #Voltage range [0.000 - 0.000] has 1 net.
[11/20 16:37:54   2200s] ### Time Record (Data Preparation) is installed.
[11/20 16:37:54   2200s] #Minimum voltage of a net in the design = 0.000.
[11/20 16:37:54   2200s] #Maximum voltage of a net in the design = 1.980.
[11/20 16:37:54   2200s] #Voltage range [0.000 - 1.980] has 15247 nets.
[11/20 16:37:54   2200s] #Voltage range [1.620 - 1.980] has 1 net.
[11/20 16:37:54   2200s] #Voltage range [0.000 - 0.000] has 1 net.
[11/20 16:37:54   2200s] ### Time Record (Data Preparation) is uninstalled.
[11/20 16:37:54   2200s] ### Time Record (Post Route Wire Spreading) is installed.
[11/20 16:37:54   2200s] ### drc_pitch = 5000 (  5.0000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[11/20 16:37:54   2200s] #
[11/20 16:37:54   2200s] #Start Post Route wire spreading..
[11/20 16:37:54   2200s] #Minimum voltage of a net in the design = 0.000.
[11/20 16:37:54   2200s] #Maximum voltage of a net in the design = 1.980.
[11/20 16:37:54   2200s] #Voltage range [0.000 - 1.980] has 15247 nets.
[11/20 16:37:54   2200s] #Voltage range [1.620 - 1.980] has 1 net.
[11/20 16:37:54   2200s] #Voltage range [0.000 - 0.000] has 1 net.
[11/20 16:37:54   2200s] ### Time Record (Data Preparation) is installed.
[11/20 16:37:54   2200s] #Minimum voltage of a net in the design = 0.000.
[11/20 16:37:54   2200s] #Maximum voltage of a net in the design = 1.980.
[11/20 16:37:54   2200s] #Voltage range [0.000 - 1.980] has 15247 nets.
[11/20 16:37:54   2200s] #Voltage range [1.620 - 1.980] has 1 net.
[11/20 16:37:54   2200s] #Voltage range [0.000 - 0.000] has 1 net.
[11/20 16:37:54   2200s] ### Time Record (Data Preparation) is uninstalled.
[11/20 16:37:54   2200s] ### drc_pitch = 5000 (  5.0000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[11/20 16:37:54   2200s] #
[11/20 16:37:54   2200s] #Start DRC checking..
[11/20 16:37:55   2207s] #   number of violations = 2
[11/20 16:37:55   2207s] #
[11/20 16:37:55   2207s] #    By Layer and Type :
[11/20 16:37:55   2207s] #	          Short     Loop   Totals
[11/20 16:37:55   2207s] #	met1          0        1        1
[11/20 16:37:55   2207s] #	met2          1        0        1
[11/20 16:37:55   2207s] #	Totals        1        1        2
[11/20 16:37:55   2207s] #cpu time = 00:00:07, elapsed time = 00:00:01, memory = 3215.34 (MB), peak = 4035.79 (MB)
[11/20 16:37:55   2207s] #CELL_VIEW fpga_top,init has 2 DRC violations
[11/20 16:37:55   2207s] #Total number of DRC violations = 2
[11/20 16:37:55   2207s] #Total number of process antenna violations = 0
[11/20 16:37:55   2207s] #Total number of net violated process antenna rule = 0
[11/20 16:37:55   2207s] #Total number of violations on LAYER met1 = 1
[11/20 16:37:55   2207s] #Total number of violations on LAYER met2 = 1
[11/20 16:37:55   2207s] #Total number of violations on LAYER met3 = 0
[11/20 16:37:55   2207s] #Total number of violations on LAYER met4 = 0
[11/20 16:37:55   2207s] #Total number of violations on LAYER met5 = 0
[11/20 16:37:55   2207s] #Minimum voltage of a net in the design = 0.000.
[11/20 16:37:55   2207s] #Maximum voltage of a net in the design = 1.980.
[11/20 16:37:55   2207s] #Voltage range [0.000 - 1.980] has 15247 nets.
[11/20 16:37:55   2207s] #Voltage range [1.620 - 1.980] has 1 net.
[11/20 16:37:55   2207s] #Voltage range [0.000 - 0.000] has 1 net.
[11/20 16:37:55   2207s] ### Time Record (Data Preparation) is installed.
[11/20 16:37:55   2207s] #Minimum voltage of a net in the design = 0.000.
[11/20 16:37:55   2207s] #Maximum voltage of a net in the design = 1.980.
[11/20 16:37:55   2207s] #Voltage range [0.000 - 1.980] has 15247 nets.
[11/20 16:37:55   2207s] #Voltage range [1.620 - 1.980] has 1 net.
[11/20 16:37:55   2207s] #Voltage range [0.000 - 0.000] has 1 net.
[11/20 16:37:55   2207s] ### Time Record (Data Preparation) is uninstalled.
[11/20 16:37:55   2207s] #
[11/20 16:37:55   2207s] #Start data preparation for wire spreading...
[11/20 16:37:55   2207s] #
[11/20 16:37:55   2207s] #Data preparation is done on Wed Nov 20 16:37:55 2024
[11/20 16:37:55   2207s] #
[11/20 16:37:55   2207s] ### track-assign engine-init starts on Wed Nov 20 16:37:55 2024 with memory = 3215.34 (MB), peak = 4035.79 (MB)
[11/20 16:37:55   2207s] #Minimum voltage of a net in the design = 0.000.
[11/20 16:37:55   2207s] #Maximum voltage of a net in the design = 1.980.
[11/20 16:37:55   2207s] #Voltage range [0.000 - 1.980] has 15247 nets.
[11/20 16:37:55   2207s] #Voltage range [1.620 - 1.980] has 1 net.
[11/20 16:37:55   2207s] #Voltage range [0.000 - 0.000] has 1 net.
[11/20 16:37:55   2207s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.9 GB --1.13 [8]--
[11/20 16:37:55   2207s] #
[11/20 16:37:55   2207s] #Start Post Route Wire Spread.
[11/20 16:37:56   2208s] #Done with 2607 horizontal wires in 15 hboxes and 7849 vertical wires in 15 hboxes.
[11/20 16:37:56   2208s] #Complete Post Route Wire Spread.
[11/20 16:37:56   2208s] #
[11/20 16:37:56   2208s] #Total wire length = 483930 um.
[11/20 16:37:56   2208s] #Total half perimeter of net bounding box = 401411 um.
[11/20 16:37:56   2208s] #Total wire length on LAYER met1 = 55217 um.
[11/20 16:37:56   2208s] #Total wire length on LAYER met2 = 221061 um.
[11/20 16:37:56   2208s] #Total wire length on LAYER met3 = 168178 um.
[11/20 16:37:56   2208s] #Total wire length on LAYER met4 = 35313 um.
[11/20 16:37:56   2208s] #Total wire length on LAYER met5 = 4160 um.
[11/20 16:37:56   2208s] #Total number of vias = 57385
[11/20 16:37:56   2208s] #Up-Via Summary (total 57385):
[11/20 16:37:56   2208s] #           
[11/20 16:37:56   2208s] #-----------------------
[11/20 16:37:56   2208s] # met1            38494
[11/20 16:37:56   2208s] # met2            17155
[11/20 16:37:56   2208s] # met3             1628
[11/20 16:37:56   2208s] # met4              108
[11/20 16:37:56   2208s] #-----------------------
[11/20 16:37:56   2208s] #                 57385 
[11/20 16:37:56   2208s] #
[11/20 16:37:56   2208s] #Minimum voltage of a net in the design = 0.000.
[11/20 16:37:56   2208s] #Maximum voltage of a net in the design = 1.980.
[11/20 16:37:56   2208s] #Voltage range [0.000 - 1.980] has 15247 nets.
[11/20 16:37:56   2208s] #Voltage range [1.620 - 1.980] has 1 net.
[11/20 16:37:56   2208s] #Voltage range [0.000 - 0.000] has 1 net.
[11/20 16:37:56   2208s] ### Time Record (Data Preparation) is installed.
[11/20 16:37:56   2208s] #Minimum voltage of a net in the design = 0.000.
[11/20 16:37:56   2208s] #Maximum voltage of a net in the design = 1.980.
[11/20 16:37:56   2208s] #Voltage range [0.000 - 1.980] has 15247 nets.
[11/20 16:37:56   2208s] #Voltage range [1.620 - 1.980] has 1 net.
[11/20 16:37:56   2208s] #Voltage range [0.000 - 0.000] has 1 net.
[11/20 16:37:56   2208s] ### Time Record (Data Preparation) is uninstalled.
[11/20 16:37:56   2208s] ### drc_pitch = 5000 (  5.0000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[11/20 16:37:56   2208s] #
[11/20 16:37:56   2208s] #Start DRC checking..
[11/20 16:37:57   2215s] #   number of violations = 2
[11/20 16:37:57   2215s] #
[11/20 16:37:57   2215s] #    By Layer and Type :
[11/20 16:37:57   2215s] #	          Short     Loop   Totals
[11/20 16:37:57   2215s] #	met1          0        1        1
[11/20 16:37:57   2215s] #	met2          1        0        1
[11/20 16:37:57   2215s] #	Totals        1        1        2
[11/20 16:37:57   2215s] #cpu time = 00:00:07, elapsed time = 00:00:01, memory = 3216.45 (MB), peak = 4035.79 (MB)
[11/20 16:37:57   2215s] #CELL_VIEW fpga_top,init has 2 DRC violations
[11/20 16:37:57   2215s] #Total number of DRC violations = 2
[11/20 16:37:57   2215s] #Total number of process antenna violations = 0
[11/20 16:37:57   2215s] #Total number of net violated process antenna rule = 0
[11/20 16:37:57   2215s] #Total number of violations on LAYER met1 = 1
[11/20 16:37:57   2215s] #Total number of violations on LAYER met2 = 1
[11/20 16:37:57   2215s] #Total number of violations on LAYER met3 = 0
[11/20 16:37:57   2215s] #Total number of violations on LAYER met4 = 0
[11/20 16:37:57   2215s] #Total number of violations on LAYER met5 = 0
[11/20 16:37:57   2216s] #   number of violations = 2
[11/20 16:37:57   2216s] #
[11/20 16:37:57   2216s] #    By Layer and Type :
[11/20 16:37:57   2216s] #	          Short     Loop   Totals
[11/20 16:37:57   2216s] #	met1          0        1        1
[11/20 16:37:57   2216s] #	met2          1        0        1
[11/20 16:37:57   2216s] #	Totals        1        1        2
[11/20 16:37:57   2216s] #cpu time = 00:00:09, elapsed time = 00:00:02, memory = 3213.33 (MB), peak = 4035.79 (MB)
[11/20 16:37:57   2216s] #CELL_VIEW fpga_top,init has 2 DRC violations
[11/20 16:37:57   2216s] #Total number of DRC violations = 2
[11/20 16:37:57   2216s] #Total number of process antenna violations = 0
[11/20 16:37:57   2216s] #Total number of net violated process antenna rule = 0
[11/20 16:37:57   2216s] #Total number of violations on LAYER met1 = 1
[11/20 16:37:57   2216s] #Total number of violations on LAYER met2 = 1
[11/20 16:37:57   2216s] #Total number of violations on LAYER met3 = 0
[11/20 16:37:57   2216s] #Total number of violations on LAYER met4 = 0
[11/20 16:37:57   2216s] #Total number of violations on LAYER met5 = 0
[11/20 16:37:57   2216s] #Post Route wire spread is done.
[11/20 16:37:57   2216s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[11/20 16:37:57   2216s] #Total wire length = 483930 um.
[11/20 16:37:57   2216s] #Total half perimeter of net bounding box = 401411 um.
[11/20 16:37:57   2216s] #Total wire length on LAYER met1 = 55217 um.
[11/20 16:37:57   2216s] #Total wire length on LAYER met2 = 221061 um.
[11/20 16:37:57   2216s] #Total wire length on LAYER met3 = 168178 um.
[11/20 16:37:57   2216s] #Total wire length on LAYER met4 = 35313 um.
[11/20 16:37:57   2216s] #Total wire length on LAYER met5 = 4160 um.
[11/20 16:37:57   2216s] #Total number of vias = 57385
[11/20 16:37:57   2216s] #Up-Via Summary (total 57385):
[11/20 16:37:57   2216s] #           
[11/20 16:37:57   2216s] #-----------------------
[11/20 16:37:57   2216s] # met1            38494
[11/20 16:37:57   2216s] # met2            17155
[11/20 16:37:57   2216s] # met3             1628
[11/20 16:37:57   2216s] # met4              108
[11/20 16:37:57   2216s] #-----------------------
[11/20 16:37:57   2216s] #                 57385 
[11/20 16:37:57   2216s] #
[11/20 16:37:57   2216s] #detailRoute Statistics:
[11/20 16:37:57   2216s] #Cpu time = 00:01:14
[11/20 16:37:57   2216s] #Elapsed time = 00:00:13
[11/20 16:37:57   2216s] #Increased memory = -0.68 (MB)
[11/20 16:37:57   2216s] #Total memory = 3213.33 (MB)
[11/20 16:37:57   2216s] #Peak memory = 4035.79 (MB)
[11/20 16:37:57   2216s] ### global_detail_route design signature (276): route=2029473136 flt_obj=0 vio=1895038755 shield_wire=1
[11/20 16:37:57   2216s] ### Time Record (DB Export) is installed.
[11/20 16:37:57   2216s] ### export design design signature (277): route=2029473136 fixed_route=1131894685 flt_obj=0 vio=1895038755 swire=282492057 shield_wire=1 net_attr=1603769965 dirty_area=0 del_dirty_area=0 cell=751183432 placement=105809316 pin_access=1380085188 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675
[11/20 16:37:57   2217s] ### Time Record (DB Export) is uninstalled.
[11/20 16:37:57   2217s] ### Time Record (Post Callback) is installed.
[11/20 16:37:57   2217s] ### Time Record (Post Callback) is uninstalled.
[11/20 16:37:57   2217s] #
[11/20 16:37:57   2217s] #globalDetailRoute statistics:
[11/20 16:37:57   2217s] #Cpu time = 00:01:25
[11/20 16:37:57   2217s] #Elapsed time = 00:00:22
[11/20 16:37:57   2217s] #Increased memory = -91.83 (MB)
[11/20 16:37:57   2217s] #Total memory = 3102.96 (MB)
[11/20 16:37:57   2217s] #Peak memory = 4035.79 (MB)
[11/20 16:37:57   2217s] #Number of warnings = 25
[11/20 16:37:57   2217s] #Total number of warnings = 38
[11/20 16:37:57   2217s] #Number of fails = 0
[11/20 16:37:57   2217s] #Total number of fails = 0
[11/20 16:37:57   2217s] #Complete globalDetailRoute on Wed Nov 20 16:37:57 2024
[11/20 16:37:57   2217s] #
[11/20 16:37:57   2217s] ### import design signature (278): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1380085188 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675
[11/20 16:37:57   2217s] ### Time Record (globalDetailRoute) is uninstalled.
[11/20 16:37:57   2217s] #Default setup view is reset to VIEW_SETUP.
[11/20 16:37:57   2217s] #Default setup view is reset to VIEW_SETUP.
[11/20 16:37:57   2217s] AAE_INFO: Post Route call back at the end of routeDesign
[11/20 16:37:57   2217s] #routeDesign: cpu time = 00:01:25, elapsed time = 00:00:22, memory = 3081.39 (MB), peak = 4035.79 (MB)
[11/20 16:37:57   2217s] 
[11/20 16:37:57   2217s] *** Summary of all messages that are not suppressed in this session:
[11/20 16:37:57   2217s] Severity  ID               Count  Summary                                  
[11/20 16:37:57   2217s] WARNING   NRDB-2040            2  Rule %s doesn't specify any vias that sa...
[11/20 16:37:57   2217s] WARNING   NRIG-1303            2  The congestion map does not match the GC...
[11/20 16:37:57   2217s] WARNING   NRIG-34            100  Power/Ground pin %s of instance %s is no...
[11/20 16:37:57   2217s] WARNING   NRIG-100             2  Ignoring auto generated timing constrain...
[11/20 16:37:57   2217s] WARNING   NRIG-1330            2  Net %s has routing id (%d) setting for "...
[11/20 16:37:57   2217s] WARNING   NRIF-90              1  Option setNanoRouteMode -route_bottom_ro...
[11/20 16:37:57   2217s] WARNING   NRIF-91              1  Option setNanoRouteMode -route_top_routi...
[11/20 16:37:57   2217s] *** Message Summary: 56 warning(s), 0 error(s)
[11/20 16:37:57   2217s] 
[11/20 16:37:57   2217s] ### Time Record (routeDesign) is uninstalled.
[11/20 16:37:57   2217s] ### 
[11/20 16:37:57   2217s] ###   Scalability Statistics
[11/20 16:37:57   2217s] ### 
[11/20 16:37:57   2217s] ### --------------------------------+----------------+----------------+----------------+
[11/20 16:37:57   2217s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[11/20 16:37:57   2217s] ### --------------------------------+----------------+----------------+----------------+
[11/20 16:37:57   2217s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/20 16:37:57   2217s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/20 16:37:57   2217s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/20 16:37:57   2217s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/20 16:37:57   2217s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/20 16:37:57   2217s] ###   Cell Pin Access               |        00:00:01|        00:00:00|             1.0|
[11/20 16:37:57   2217s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[11/20 16:37:57   2217s] ###   Global Routing                |        00:00:09|        00:00:08|             1.1|
[11/20 16:37:57   2217s] ###   Track Assignment              |        00:00:02|        00:00:01|             1.3|
[11/20 16:37:57   2217s] ###   Detail Routing                |        00:00:42|        00:00:06|             7.4|
[11/20 16:37:57   2217s] ###   Antenna Fixing                |        00:00:14|        00:00:03|             4.7|
[11/20 16:37:57   2217s] ###   Post Route Wire Spreading     |        00:00:16|        00:00:03|             6.0|
[11/20 16:37:57   2217s] ###   Entire Command                |        00:01:25|        00:00:22|             3.9|
[11/20 16:37:57   2217s] ### --------------------------------+----------------+----------------+----------------+
[11/20 16:37:57   2217s] ### 
[11/20 16:38:35   2221s] <CMD> zoomBox 582.78600 507.01000 1209.20000 11.94100
[11/20 16:38:36   2221s] <CMD> zoomBox 539.31200 -67.81900 1276.27000 591.91600
[11/20 16:38:37   2221s] <CMD> zoomBox 488.16600 -123.00300 1355.17600 653.15600
[11/20 16:38:37   2221s] <CMD> zoomBox 427.99400 -187.92500 1448.00600 725.20300
[11/20 16:38:39   2221s] <CMD> zoomBox 1025.75000 569.49600 1085.13000 413.78900
[11/20 16:38:40   2222s] <CMD> zoomBox 1022.47500 476.79200 1043.40100 450.69100
[11/20 16:38:41   2222s] <CMD> zoomBox 1016.12400 448.86700 1050.42500 479.57400
[11/20 16:38:42   2222s] <CMD> zoomBox 1010.39700 444.19700 1057.87300 486.69800
[11/20 16:38:42   2222s] <CMD> zoomBox 997.42800 433.62200 1074.73700 502.83000
[11/20 16:38:43   2222s] <CMD> zoomBox 976.31300 416.40300 1102.19900 529.09800
[11/20 16:38:44   2222s] <CMD> zoomBox 941.93100 388.36600 1146.91600 571.87100
[11/20 16:38:45   2222s] <CMD> zoomBox 976.00600 416.09700 1101.89200 528.79200
[11/20 16:38:46   2222s] <CMD> zoomBox 996.93100 433.12600 1074.24200 502.33600
[11/20 16:38:46   2222s] <CMD> zoomBox 1009.78200 443.58500 1057.26100 486.08900
[11/20 16:38:46   2222s] <CMD> zoomBox 1012.92300 446.01700 1053.28100 482.14600
[11/20 16:38:48   2222s] <CMD> selectWire 1033.4100 460.2500 1033.5500 845.8700 2 {grid_io_left_0_right_width_0_height_0_subtile_0__pin_inpad_0_[0]}
[11/20 16:38:48   2222s] <CMD> zoomBox 1004.46100 441.48500 1060.32000 491.49100
[11/20 16:38:49   2222s] <CMD> zoomBox 966.22700 421.00900 1092.12100 533.71100
[11/20 16:38:49   2223s] <CMD> zoomBox 903.29100 387.30300 1144.46700 603.20700
[11/20 16:38:50   2223s] <CMD> zoomBox 782.72800 322.73500 1244.74600 736.34000
[11/20 16:38:50   2223s] <CMD> zoomBox 551.76600 199.04600 1436.84800 991.38300
[11/20 16:38:51   2223s] <CMD> zoomBox 366.18200 99.65700 1591.20800 1196.31700
[11/20 16:38:51   2223s] <CMD> zoomBox 248.16300 36.45300 1689.37000 1326.64100
[11/20 16:38:51   2223s] <CMD> zoomBox -246.20600 -228.30400 2100.56100 1872.55300
[11/20 16:38:52   2223s] <CMD> zoomBox -472.29300 -349.38400 2288.60900 2122.21300
[11/20 16:38:53   2223s] <CMD> zoomBox -236.61900 -50.31100 1458.92100 1467.55900
[11/20 16:38:54   2224s] <CMD> zoomBox -32.17100 149.94300 852.91300 942.28200
[11/20 16:38:54   2224s] <CMD> zoomBox 75.09800 254.47600 537.11900 668.08300
[11/20 16:38:55   2224s] <CMD> zoomBox 123.53000 311.67200 407.27000 565.68000
[11/20 16:38:55   2224s] <CMD> zoomBox 135.09200 325.32700 376.27100 541.23400
[11/20 16:38:55   2224s] <CMD> zoomBox 160.37300 355.18500 308.48900 487.78000
[11/20 16:38:57   2224s] <CMD> zoomBox 179.60700 377.89900 256.92500 447.11500
[11/20 16:38:57   2224s] <CMD> zoomBox 182.75700 381.62000 248.47800 440.45400
[11/20 16:38:58   2224s] <CMD> zoomBox 185.43500 384.78300 241.29800 434.79200
[11/20 16:38:59   2224s] <CMD> zoomBox 175.89900 373.52100 266.86300 454.95300
[11/20 16:39:00   2225s] <CMD> zoomBox 153.27000 346.79600 327.53000 502.79600
[11/20 16:39:00   2225s] <CMD> zoomBox 109.91900 295.60100 443.74800 594.44900
[11/20 16:39:02   2225s] <CMD> zoomBox 181.60800 348.72000 212.70200 290.85000
[11/20 16:39:04   2225s] <CMD> zoomBox 196.86200 329.82000 202.88300 319.28300
[11/20 16:39:05   2225s] <CMD> deselectAll
[11/20 16:39:05   2225s] <CMD> selectWire 200.7300 322.1250 201.0300 323.4600 3 grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/tie_hi_esd
[11/20 16:39:07   2226s] <CMD> zoomBox 195.90900 320.19500 204.41400 327.80900
[11/20 16:39:08   2226s] <CMD> zoomBox 198.30200 321.33000 202.74200 325.30500
[11/20 16:39:10   2226s] <CMD> zoomBox 195.90700 320.19300 204.41400 327.80900
[11/20 16:39:10   2226s] <CMD> zoomBox 192.75800 318.69900 206.61300 331.10200
[11/20 16:39:11   2226s] <CMD> zoomBox 185.28900 315.15300 211.83200 338.91500
[11/20 16:39:11   2226s] <CMD> zoomBox 179.28800 312.30400 216.02600 345.19200
[11/20 16:39:11   2226s] <CMD> zoomBox 170.98200 308.36000 221.83100 353.88100
[11/20 16:39:13   2227s] <CMD> pan 3.55200 165.46700
[11/20 16:39:15   2227s] <CMD> pan 3.81500 189.34600
[11/20 16:39:16   2227s] <CMD> zoomBox 172.75300 360.47900 232.57600 414.03300
[11/20 16:39:16   2227s] <CMD> zoomBox 158.39700 351.76900 241.19700 425.89300
[11/20 16:39:17   2227s] <CMD> zoomBox 138.52500 339.71400 253.12800 442.30800
[11/20 16:39:17   2227s] <CMD> zoomBox 125.88800 332.04800 260.71500 452.74700
[11/20 16:39:18   2227s] <CMD> zoomBox 93.53000 312.41900 280.14200 479.47700
[11/20 16:39:19   2228s] <CMD> zoomBox 123.81000 344.44100 258.63800 465.14100
[11/20 16:39:20   2228s] <CMD> zoomBox 154.23100 376.61300 237.03300 450.73800
[11/20 16:39:20   2228s] <CMD> zoomBox 161.49300 384.29300 231.87500 447.30000
[11/20 16:39:21   2228s] <CMD> zoomBox 177.37300 401.08600 220.59700 439.78100
[11/20 16:39:22   2228s] <CMD> zoomBox 181.16400 405.09500 217.90500 437.98600
[11/20 16:39:23   2228s] <CMD> deselectAll
[11/20 16:39:23   2228s] <CMD> selectWire 201.2700 324.0900 201.4100 422.6700 2 grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/tie_hi_esd
[11/20 16:39:25   2228s] <CMD> zoomBox 177.59900 402.26800 220.82400 440.96400
[11/20 16:39:26   2228s] <CMD> zoomBox 173.40400 398.94200 224.25800 444.46700
[11/20 16:39:26   2228s] <CMD> zoomBox 168.47000 395.02900 228.29800 448.58800
[11/20 16:39:26   2229s] <CMD> zoomBox 147.80100 378.63900 245.22200 465.85200
[11/20 16:39:27   2229s] <CMD> zoomBox 98.75400 339.74700 285.38300 506.82000
[11/20 16:39:28   2229s] <CMD> zoomBox 4.79400 265.24300 362.31800 585.30300
[11/20 16:39:30   2229s] <CMD> zoomBox 190.72500 349.88300 211.07600 309.18200
[11/20 16:39:32   2229s] <CMD> deselectAll
[11/20 16:39:32   2229s] <CMD> selectWire 200.7300 322.1250 201.0300 323.4600 3 grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/tie_hi_esd
[11/20 16:39:33   2230s] <CMD> deselectAll
[11/20 16:39:33   2230s] <CMD> selectWire 200.7300 322.1250 201.0300 323.4600 3 grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/tie_hi_esd
[11/20 16:39:34   2230s] <CMD> deselectAll
[11/20 16:39:34   2230s] <CMD> selectWire 200.7300 322.1250 201.0300 323.4600 3 grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/tie_hi_esd
[11/20 16:39:35   2230s] <CMD> deselectAll
[11/20 16:39:38   2230s] <CMD> zoomBox 188.90700 316.01400 212.64000 337.26000
[11/20 16:39:38   2230s] <CMD> zoomBox 190.66600 317.13300 210.83900 335.19200
[11/20 16:39:38   2230s] <CMD> zoomBox 193.43200 318.89200 208.00700 331.94000
[11/20 16:39:39   2230s] <CMD> selectWire 200.8100 323.2400 200.9500 324.2300 2 grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/tie_hi_esd
[11/20 16:39:41   2231s] <CMD> fit
[11/20 16:39:45   2231s] <CMD> zoomBox -185.75100 -40.76600 2027.07500 1940.18600
[11/20 16:39:45   2231s] <CMD> zoomBox -137.65900 14.62600 1743.24400 1698.43600
[11/20 16:39:46   2231s] <CMD> zoomBox -96.78100 61.70900 1501.98700 1492.94800
[11/20 16:39:46   2232s] <CMD> zoomBox -22.16900 142.06100 1132.94200 1176.13200
[11/20 16:39:46   2232s] <CMD> zoomBox 6.97000 173.44100 988.81500 1052.40200
[11/20 16:39:47   2232s] <CMD> zoomBox 31.73800 200.11400 866.30700 947.23100
[11/20 16:39:48   2232s] <CMD> zoomBox 75.77900 250.14700 678.75600 789.94000
[11/20 16:39:48   2232s] <CMD> zoomBox 120.02500 300.41300 490.32900 631.91400
[11/20 16:39:48   2232s] <CMD> zoomBox 130.58800 312.41300 445.34600 594.18900
[11/20 16:39:49   2232s] <CMD> zoomBox 147.19700 331.28300 374.61100 534.86700
[11/20 16:39:49   2232s] <CMD> zoomBox 153.68400 338.65200 346.98600 511.69900
[11/20 16:39:54   2233s] <CMD> zoomBox 103.55900 273.44400 418.32100 555.22300
[11/20 16:39:55   2233s] <CMD> fit
[11/20 16:40:01   2234s] <CMD> zoomBox 737.70500 1423.05700 909.46400 1311.91900
[11/20 16:40:04   2234s] <CMD> zoomBox 835.25000 1363.04400 845.24900 1340.15700
[11/20 16:40:06   2235s] <CMD> zoomBox 837.85100 1354.84200 841.35700 1350.07900
[11/20 16:40:08   2235s] <CMD> zoomBox 839.05600 1353.69900 839.99900 1352.75600
[11/20 16:40:10   2235s] <CMD> zoomBox 839.36300 1353.29000 839.61000 1352.95400
[11/20 16:40:13   2236s] <CMD> deselectAll
[11/20 16:40:13   2236s] <CMD> selectMarker 839.4840 1353.1100 839.4850 1353.2500 1 3 17
[11/20 16:40:21   2236s] <CMD> fit
[11/20 16:40:24   2237s] <CMD> zoomBox 1125.00500 1217.62000 1246.24600 1113.21800
[11/20 16:40:26   2237s] <CMD> zoomBox 1159.82500 1155.38100 1169.70600 1145.65600
[11/20 16:40:32   2238s] <CMD> zoomBox 1165.86900 1151.67100 1166.64200 1150.70100
[11/20 16:40:33   2238s] <CMD> deselectAll
[11/20 16:40:33   2238s] <CMD> selectMarker 1166.3500 1151.1700 1166.4900 1151.3100 2 1 6
[11/20 16:40:36   2239s] <CMD> fit
[11/20 16:41:25   2244s] <CMD> zoomBox 997.02800 395.87200 1252.98200 230.84900
[11/20 16:41:27   2244s] <CMD> zoomBox 882.72200 144.52200 1373.04900 583.46900
[11/20 16:41:27   2244s] <CMD> zoomBox 732.46400 73.17800 1530.88000 787.93100
[11/20 16:41:27   2244s] <CMD> zoomBox 663.74700 40.55100 1603.06000 881.43700
[11/20 16:41:28   2244s] <CMD> zoomBox 375.90000 -96.11900 1905.41400 1273.12300
[11/20 16:41:29   2245s] <CMD> zoomBox 524.59600 -86.02800 1824.68400 1077.82800
[11/20 16:41:29   2245s] <CMD> zoomBox 659.56600 -76.94600 1764.64100 912.33200
[11/20 16:41:30   2245s] <CMD> zoomBox 994.41200 -21.99800 1673.06800 585.54400
[11/20 16:41:30   2245s] <CMD> zoomBox 1078.30000 -7.38000 1655.15800 509.03100
[11/20 16:41:31   2245s] <CMD> zoomBox 1149.60400 5.15700 1639.93400 444.10700
[11/20 16:41:32   2245s] <CMD> zoomBox 1287.65300 41.38300 1588.77700 310.95300
[11/20 16:41:33   2245s] <CMD> deselectAll
[11/20 16:41:33   2245s] <CMD> selectInst pad_gnd2
[11/20 16:41:33   2246s] <CMD> zoomBox 1091.81900 -30.67300 1668.67900 485.74000
[11/20 16:41:35   2246s] <CMD> deselectAll
[11/20 16:41:35   2246s] <CMD> selectInst grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio
[11/20 16:41:36   2246s] <CMD> zoomBox 892.04000 -72.80700 1690.46300 641.95200
[11/20 16:41:36   2246s] <CMD> zoomBox 764.99500 -99.60100 1704.31600 741.29200
[11/20 16:41:36   2246s] <CMD> zoomBox 232.81600 -211.84000 1762.34400 1157.41400
[11/20 16:41:37   2246s] <CMD> zoomBox -335.65100 -332.67800 1781.34300 1562.48400
[11/20 16:41:38   2246s] <CMD> zoomBox 238.48400 -201.20100 1768.01200 1168.05300
[11/20 16:41:39   2247s] <CMD> zoomBox 953.50900 -37.57800 1751.93300 677.18200
[11/20 16:41:39   2247s] <CMD> zoomBox 1327.25100 47.83300 1744.03500 420.94400
[11/20 16:41:40   2247s] <CMD> zoomBox 1440.51500 73.71800 1741.64100 343.29000
[11/20 16:41:40   2247s] <CMD> zoomBox 1484.74900 83.82700 1740.70600 312.96300
[11/20 16:41:42   2247s] <CMD> zoomBox 1564.22200 113.72500 1721.41200 254.44400
[11/20 16:41:42   2247s] <CMD> zoomBox 1583.19400 120.86300 1716.80600 240.47400
[11/20 16:41:43   2247s] <CMD> zoomBox 1541.90000 105.32700 1726.83100 270.88000
[11/20 16:41:43   2247s] <CMD> zoomBox 1515.64000 95.44800 1733.20600 290.21600
[11/20 16:41:44   2247s] <CMD> zoomBox 1484.74600 83.82500 1740.70600 312.96400
[11/20 16:41:45   2248s] <CMD> zoomBox 1543.00200 117.27100 1727.93400 282.82500
[11/20 16:41:45   2248s] <CMD> zoomBox 1566.21900 130.47700 1723.41200 271.19800
[11/20 16:41:46   2248s] <CMD> zoomBox 1619.50000 160.13900 1716.03600 246.55900
[11/20 16:41:46   2248s] <CMD> zoomBox 1652.22200 178.35500 1711.50600 231.42700
[11/20 16:41:47   2248s] <CMD> zoomBox 1660.03300 182.70300 1710.42500 227.81500
[11/20 16:41:47   2248s] <CMD> zoomBox 1666.67200 186.39900 1709.50600 224.74500
[11/20 16:41:49   2248s] <CMD> zoomBox 1670.22900 189.15000 1706.63800 221.74400
[11/20 16:41:49   2248s] <CMD> zoomBox 1673.25300 191.48800 1704.20100 219.19300
[11/20 16:41:50   2248s] <CMD> zoomBox 1675.82300 193.47600 1702.12900 217.02500
[11/20 16:41:50   2248s] <CMD> zoomBox 1678.00800 195.16500 1700.36800 215.18200
[11/20 16:41:52   2248s] <CMD> zoomBox 1675.82200 193.47500 1702.12900 217.02500
[11/20 16:41:53   2249s] <CMD> deselectAll
[11/20 16:41:55   2249s] <CMD> selectWire 1689.5600 200.5500 1690.5100 200.8500 3 grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0
[11/20 16:41:57   2249s] <CMD> zoomBox 1670.51500 191.03000 1706.92600 223.62600
[11/20 16:41:57   2249s] <CMD> zoomBox 1667.14000 189.47600 1709.97700 227.82400
[11/20 16:41:58   2249s] <CMD> zoomBox 1646.53600 179.98600 1728.60000 253.45100
[11/20 16:41:58   2249s] <CMD> zoomBox 1619.45300 167.51200 1753.08200 287.13800
[11/20 16:41:59   2249s] <CMD> zoomBox 1555.18500 137.91100 1811.17700 367.07800
[11/20 16:42:00   2249s] <CMD> zoomBox 1432.06800 81.20400 1922.46800 520.21700
[11/20 16:42:01   2250s] <CMD> zoomBox 1386.61300 60.26800 1963.55500 576.75400
[11/20 16:42:02   2250s] <CMD> zoomBox 1506.71000 197.93300 1861.02500 515.12100
[11/20 16:42:03   2250s] <CMD> zoomBox 1598.07200 302.66100 1783.02700 468.23500
[11/20 16:42:03   2250s] <CMD> zoomBox 1645.76300 357.32800 1742.31200 443.76000
[11/20 16:42:04   2250s] <CMD> zoomBox 1665.86100 380.36500 1725.15500 433.44600
[11/20 16:42:05   2250s] <CMD> zoomBox 1674.73700 390.54000 1717.57700 428.89100
[11/20 16:42:05   2250s] <CMD> zoomBox 1678.20300 394.51300 1714.61800 427.11200
[11/20 16:42:06   2250s] <CMD> zoomBox 1681.15000 397.89100 1712.10200 425.60000
[11/20 16:42:06   2250s] <CMD> zoomBox 1687.59200 405.27600 1706.60100 422.29300
[11/20 16:42:19   2252s] <CMD> fit
