local: https://raw.githubusercontent.com/pine64/OpenPineBuds/533d01aee617f24dfe9cda124fbb20b6efbe2f73/platform/hal/reg_psramuhs_mc.h
remote: https://raw.githubusercontent.com/dawmlight/device_bestechnic/63ade68296297f19742d8d5f98353c4376e516cb/bes2600w/sdk_liteos/bsp/platform/hal/reg_psramuhs_mc.h
diff -sw local remote
---

1c1,5
< /***************************************************************************
---
> /*
>  * Copyright (c) 2021 bestechnic (Shanghai) Technologies CO., LIMITED.
>  * Licensed under the Apache License, Version 2.0 (the "License");
>  * you may not use this file except in compliance with the License.
>  * You may obtain a copy of the License at
3,4c7
<  * Copyright 2015-2019 BES.
<  * All rights reserved. All unpublished rights reserved.
---
>  *     http://www.apache.org/licenses/LICENSE-2.0
6,15c9,14
<  * No part of this work may be used or reproduced in any form or by any
<  * means, or stored in a database or retrieval system, without prior written
<  * permission of BES.
<  *
<  * Use of this work is governed by a license granted by BES.
<  * This work contains confidential and proprietary information of
<  * BES. which is protected by copyright, trade secret,
<  * trademark and other intellectual property rights.
<  *
<  ****************************************************************************/
---
>  * Unless required by applicable law or agreed to in writing, software
>  * distributed under the License is distributed on an "AS IS" BASIS,
>  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
>  * See the License for the specific language governing permissions and
>  * limitations under the License.
>  */
167,169c166,168
< #define PSRAM_UHS_MC_RES_7_4_REG24(n)            (((n) & 0xF) << 4)
< #define PSRAM_UHS_MC_RES_7_4_REG24_MASK          (0xF << 4)
< #define PSRAM_UHS_MC_RES_7_4_REG24_SHIFT         (4)
---
> #define PSRAM_UHS_MC_SELF_RFR_LP_EN(n)           (((n) & 0xF) << 4)
> #define PSRAM_UHS_MC_SELF_RFR_LP_EN_MASK         (0xF << 4)
> #define PSRAM_UHS_MC_SELF_RFR_LP_EN_SHIFT        (4)
212a212,213
> #define PSRAM_UHS_MC_RD_DUAL_ENTRY_MODE          (1 << 19)
> #define PSRAM_UHS_MC_RD_DIS_OUT_OF_ORDER         (1 << 20)
367,369c368,388
< #define PSRAM_UHS_MC_NEW_CMD_OP(n)               (((n) & 0x7) << 0)
< #define PSRAM_UHS_MC_NEW_CMD_OP_MASK             (0x7 << 0)
< #define PSRAM_UHS_MC_NEW_CMD_OP_SHIFT            (0)
---
> #define PSRAM_UHS_MC_NEW_CMD_CTRL(n)             (((n) & 0x7) << 0)
> #define PSRAM_UHS_MC_NEW_CMD_CTRL_MASK           (0x7 << 0)
> #define PSRAM_UHS_MC_NEW_CMD_CTRL_SHIFT          (0)
> 
> // reg_c0
> #define PSRAM_UHS_MC_T_RF_WIN(n)                 (((n) & 0xFFFFFFFF) << 0)
> #define PSRAM_UHS_MC_T_RF_WIN_MASK               (0xFFFFFFFF << 0)
> #define PSRAM_UHS_MC_T_RF_WIN_SHIFT              (0)
> 
> // reg_c4
> #define PSRAM_UHS_MC_T_CSCKE(n)                  (((n) & 0xFFFF) << 0)
> #define PSRAM_UHS_MC_T_CSCKE_MASK                (0xFFFF << 0)
> #define PSRAM_UHS_MC_T_CSCKE_SHIFT               (0)
> #define PSRAM_UHS_MC_T_CSCKEH(n)                 (((n) & 0xFFFF) << 16)
> #define PSRAM_UHS_MC_T_CSCKEH_MASK               (0xFFFF << 16)
> #define PSRAM_UHS_MC_T_CSCKEH_SHIFT              (16)
> 
> // reg_c8
> #define PSRAM_UHS_MC_T_PHYDATA_DLY(n)            (((n) & 0x3) << 0)
> #define PSRAM_UHS_MC_T_PHYDATA_DLY_MASK          (0x3 << 0)
> #define PSRAM_UHS_MC_T_PHYDATA_DLY_SHIFT         (0)
527,528d545
< // reg_190
< 
610a628,703
> // reg_470
> #define PSRAM_UHS_MC_TOL_WR_ACC_NUM_TO_DIE(n)    (((n) & 0xFFFFFFFF) << 0)
> #define PSRAM_UHS_MC_TOL_WR_ACC_NUM_TO_DIE_MASK  (0xFFFFFFFF << 0)
> #define PSRAM_UHS_MC_TOL_WR_ACC_NUM_TO_DIE_SHIFT (0)
> 
> // reg_474
> #define PSRAM_UHS_MC_TOL_WR_CYCLES_IN_MCLK0(n)   (((n) & 0xFFFFFFFF) << 0)
> #define PSRAM_UHS_MC_TOL_WR_CYCLES_IN_MCLK0_MASK (0xFFFFFFFF << 0)
> #define PSRAM_UHS_MC_TOL_WR_CYCLES_IN_MCLK0_SHIFT (0)
> 
> // reg_478
> #define PSRAM_UHS_MC_TOL_WR_CYCLES_IN_MCLK1(n)   (((n) & 0xFFFFFFFF) << 0)
> #define PSRAM_UHS_MC_TOL_WR_CYCLES_IN_MCLK1_MASK (0xFFFFFFFF << 0)
> #define PSRAM_UHS_MC_TOL_WR_CYCLES_IN_MCLK1_SHIFT (0)
> 
> // reg_47c
> #define PSRAM_UHS_MC_TOL_RD_ACC_NUM_TO_DIE(n)    (((n) & 0xFFFFFFFF) << 0)
> #define PSRAM_UHS_MC_TOL_RD_ACC_NUM_TO_DIE_MASK  (0xFFFFFFFF << 0)
> #define PSRAM_UHS_MC_TOL_RD_ACC_NUM_TO_DIE_SHIFT (0)
> 
> // reg_480
> #define PSRAM_UHS_MC_TOL_RD_CYCLES_IN_MCLK0(n)   (((n) & 0xFFFFFFFF) << 0)
> #define PSRAM_UHS_MC_TOL_RD_CYCLES_IN_MCLK0_MASK (0xFFFFFFFF << 0)
> #define PSRAM_UHS_MC_TOL_RD_CYCLES_IN_MCLK0_SHIFT (0)
> 
> // reg_484
> #define PSRAM_UHS_MC_TOL_RD_CYCLES_IN_MCLK1(n)   (((n) & 0xFFFFFFFF) << 0)
> #define PSRAM_UHS_MC_TOL_RD_CYCLES_IN_MCLK1_MASK (0xFFFFFFFF << 0)
> #define PSRAM_UHS_MC_TOL_RD_CYCLES_IN_MCLK1_SHIFT (0)
> 
> // reg_490
> #define PSRAM_UHS_MC_DBG_READING_ADDR_0(n)       (((n) & 0x3FFFFFF) << 0)
> #define PSRAM_UHS_MC_DBG_READING_ADDR_0_MASK     (0x3FFFFFF << 0)
> #define PSRAM_UHS_MC_DBG_READING_ADDR_0_SHIFT    (0)
> 
> // reg_494
> #define PSRAM_UHS_MC_DBG_FETCH_VLD_0(n)          (((n) & 0xFF) << 0)
> #define PSRAM_UHS_MC_DBG_FETCH_VLD_0_MASK        (0xFF << 0)
> #define PSRAM_UHS_MC_DBG_FETCH_VLD_0_SHIFT       (0)
> #define PSRAM_UHS_MC_DBG_SPLIT_0(n)              (((n) & 0x3) << 8)
> #define PSRAM_UHS_MC_DBG_SPLIT_0_MASK            (0x3 << 8)
> #define PSRAM_UHS_MC_DBG_SPLIT_0_SHIFT           (8)
> #define PSRAM_UHS_MC_DBG_REQ_ST_0(n)             (((n) & 0x7) << 10)
> #define PSRAM_UHS_MC_DBG_REQ_ST_0_MASK           (0x7 << 10)
> #define PSRAM_UHS_MC_DBG_REQ_ST_0_SHIFT          (10)
> #define PSRAM_UHS_MC_DBG_RB_VLD_0(n)             (((n) & 0xFF) << 13)
> #define PSRAM_UHS_MC_DBG_RB_VLD_0_MASK           (0xFF << 13)
> #define PSRAM_UHS_MC_DBG_RB_VLD_0_SHIFT          (13)
> #define PSRAM_UHS_MC_DBG_RD_BUSY_0               (1 << 21)
> 
> // reg_498
> #define PSRAM_UHS_MC_DBG_READING_ADDR_1(n)       (((n) & 0x3FFFFFF) << 0)
> #define PSRAM_UHS_MC_DBG_READING_ADDR_1_MASK     (0x3FFFFFF << 0)
> #define PSRAM_UHS_MC_DBG_READING_ADDR_1_SHIFT    (0)
> 
> // reg_49c
> #define PSRAM_UHS_MC_DBG_FETCH_VLD_1(n)          (((n) & 0xFF) << 0)
> #define PSRAM_UHS_MC_DBG_FETCH_VLD_1_MASK        (0xFF << 0)
> #define PSRAM_UHS_MC_DBG_FETCH_VLD_1_SHIFT       (0)
> #define PSRAM_UHS_MC_DBG_SPLIT_1(n)              (((n) & 0x3) << 8)
> #define PSRAM_UHS_MC_DBG_SPLIT_1_MASK            (0x3 << 8)
> #define PSRAM_UHS_MC_DBG_SPLIT_1_SHIFT           (8)
> #define PSRAM_UHS_MC_DBG_REQ_ST_1(n)             (((n) & 0x7) << 10)
> #define PSRAM_UHS_MC_DBG_REQ_ST_1_MASK           (0x7 << 10)
> #define PSRAM_UHS_MC_DBG_REQ_ST_1_SHIFT          (10)
> #define PSRAM_UHS_MC_DBG_RB_VLD_1(n)             (((n) & 0xFF) << 13)
> #define PSRAM_UHS_MC_DBG_RB_VLD_1_MASK           (0xFF << 13)
> #define PSRAM_UHS_MC_DBG_RB_VLD_1_SHIFT          (13)
> #define PSRAM_UHS_MC_DBG_RD_BUSY_1               (1 << 21)
> 
> // reg_4d4
> #define PSRAM_UHS_MC_WRITE_LOCK                  (1 << 0)
> 
> // reg_4d8
> #define PSRAM_UHS_MC_WRITE_UNLOCK                (1 << 0)
> 
615c708
< #define PSRAM_UHS_MC_RESERVED_2_REG840           (1 << 2)
---
> #define PSRAM_UHS_MC_PHY_CS_POLARITY             (1 << 2)
624a718,719
> #define PSRAM_UHS_MC_PHY0_CA_TRAINING_EN         (1 << 12)
> #define PSRAM_UHS_MC_PHY1_CA_TRAINING_EN         (1 << 13)
644a740,743
> #define PSRAM_UHS_MC_PHY0_DQS_RDY                (1 << 10)
> #define PSRAM_UHS_MC_PHY0_DQS_VLD                (1 << 11)
> #define PSRAM_UHS_MC_PHY1_DQS_RDY                (1 << 12)
> #define PSRAM_UHS_MC_PHY1_DQS_VLD                (1 << 13)
