#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x131639df0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x131662c40 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x131675c80 .functor BUFZ 32, L_0x131675be0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x131613950_0 .net *"_ivl_0", 31 0, L_0x131675be0;  1 drivers
o0x138040040 .functor BUFZ 1, C4<z>; HiZ drive
v0x13166dd00_0 .net "clk", 0 0, o0x138040040;  0 drivers
o0x138040070 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13166dda0_0 .net "data_address", 31 0, o0x138040070;  0 drivers
o0x1380400a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13166de40_0 .net "data_read", 0 0, o0x1380400a0;  0 drivers
v0x13166dee0_0 .net "data_readdata", 31 0, L_0x131675c80;  1 drivers
o0x138040100 .functor BUFZ 1, C4<z>; HiZ drive
v0x13166dfd0_0 .net "data_write", 0 0, o0x138040100;  0 drivers
o0x138040130 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13166e070_0 .net "data_writedata", 31 0, o0x138040130;  0 drivers
v0x13166e120_0 .var/i "i", 31 0;
v0x13166e1d0 .array "ram", 0 65535, 31 0;
E_0x13165d990 .event posedge, v0x13166dd00_0;
L_0x131675be0 .array/port v0x13166e1d0, o0x138040070;
S_0x13165b4d0 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x13164a710 .param/str "RAM_INIT_FILE" 0 4 7, "\000";
L_0x131675ef0 .functor BUFZ 32, L_0x131675d50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13166e5b0_0 .net *"_ivl_0", 31 0, L_0x131675d50;  1 drivers
v0x13166e670_0 .net *"_ivl_3", 29 0, L_0x131675e10;  1 drivers
o0x138040340 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13166e710_0 .net "instr_address", 31 0, o0x138040340;  0 drivers
v0x13166e7b0_0 .net "instr_readdata", 31 0, L_0x131675ef0;  1 drivers
v0x13166e860 .array "memory1", 0 65535, 31 0;
L_0x131675d50 .array/port v0x13166e860, L_0x131675e10;
L_0x131675e10 .part o0x138040340, 0, 30;
S_0x13166e360 .scope begin, "$unm_blk_11" "$unm_blk_11" 4 9, 4 9 0, S_0x13165b4d0;
 .timescale 0 0;
v0x13166e520_0 .var/i "i", 31 0;
S_0x13164c020 .scope module, "sw_tb" "sw_tb" 5 1;
 .timescale 0 0;
v0x1316753c0_0 .net "active", 0 0, v0x131673920_0;  1 drivers
v0x131675450_0 .var "clk", 0 0;
v0x1316754e0_0 .var "clk_enable", 0 0;
v0x131675570_0 .net "data_address", 31 0, L_0x131678420;  1 drivers
v0x131675600_0 .net "data_read", 0 0, L_0x131677060;  1 drivers
v0x1316756d0_0 .var "data_readdata", 31 0;
v0x131675760_0 .net "data_write", 0 0, L_0x131676ff0;  1 drivers
v0x131675810_0 .net "data_writedata", 31 0, L_0x131677dd0;  1 drivers
v0x1316758c0_0 .net "instr_address", 31 0, L_0x131679640;  1 drivers
v0x1316759f0_0 .var "instr_readdata", 31 0;
v0x131675a80_0 .net "register_v0", 31 0, L_0x131677d60;  1 drivers
v0x131675b50_0 .var "reset", 0 0;
S_0x13166e970 .scope module, "dut" "mips_cpu_harvard" 5 58, 6 1 0, S_0x13164c020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x131676ff0 .functor BUFZ 1, L_0x131676b80, C4<0>, C4<0>, C4<0>;
L_0x131677060 .functor BUFZ 1, L_0x131676ae0, C4<0>, C4<0>, C4<0>;
L_0x131677750 .functor BUFZ 1, L_0x1316769b0, C4<0>, C4<0>, C4<0>;
L_0x131677dd0 .functor BUFZ 32, L_0x131677c70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x131677f60 .functor BUFZ 32, L_0x1316779c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x131678420 .functor BUFZ 32, v0x13166f2d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x131678be0 .functor OR 1, L_0x131678880, L_0x131678b00, C4<0>, C4<0>;
L_0x131679410 .functor OR 1, L_0x1316791a0, L_0x131678fc0, C4<0>, C4<0>;
L_0x131679500 .functor AND 1, L_0x131678e80, L_0x131679410, C4<1>, C4<1>;
L_0x131679640 .functor BUFZ 32, v0x131670fc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x131672700_0 .net *"_ivl_11", 4 0, L_0x131677350;  1 drivers
v0x131672790_0 .net *"_ivl_13", 4 0, L_0x1316773f0;  1 drivers
L_0x138078208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x131672820_0 .net/2u *"_ivl_26", 15 0, L_0x138078208;  1 drivers
v0x1316728b0_0 .net *"_ivl_29", 15 0, L_0x131678010;  1 drivers
L_0x138078298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x131672940_0 .net/2u *"_ivl_36", 31 0, L_0x138078298;  1 drivers
v0x1316729f0_0 .net *"_ivl_40", 31 0, L_0x131678730;  1 drivers
L_0x1380782e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x131672aa0_0 .net *"_ivl_43", 25 0, L_0x1380782e0;  1 drivers
L_0x138078328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x131672b50_0 .net/2u *"_ivl_44", 31 0, L_0x138078328;  1 drivers
v0x131672c00_0 .net *"_ivl_46", 0 0, L_0x131678880;  1 drivers
v0x131672d10_0 .net *"_ivl_48", 31 0, L_0x131678960;  1 drivers
L_0x138078370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x131672db0_0 .net *"_ivl_51", 25 0, L_0x138078370;  1 drivers
L_0x1380783b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x131672e60_0 .net/2u *"_ivl_52", 31 0, L_0x1380783b8;  1 drivers
v0x131672f10_0 .net *"_ivl_54", 0 0, L_0x131678b00;  1 drivers
v0x131672fb0_0 .net *"_ivl_58", 31 0, L_0x131678d10;  1 drivers
L_0x138078400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x131673060_0 .net *"_ivl_61", 25 0, L_0x138078400;  1 drivers
L_0x138078448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x131673110_0 .net/2u *"_ivl_62", 31 0, L_0x138078448;  1 drivers
v0x1316731c0_0 .net *"_ivl_64", 0 0, L_0x131678e80;  1 drivers
v0x131673350_0 .net *"_ivl_66", 31 0, L_0x131678f20;  1 drivers
L_0x138078490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1316733e0_0 .net *"_ivl_69", 25 0, L_0x138078490;  1 drivers
L_0x1380784d8 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x131673480_0 .net/2u *"_ivl_70", 31 0, L_0x1380784d8;  1 drivers
v0x131673530_0 .net *"_ivl_72", 0 0, L_0x1316791a0;  1 drivers
v0x1316735d0_0 .net *"_ivl_74", 31 0, L_0x131679240;  1 drivers
L_0x138078520 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x131673680_0 .net *"_ivl_77", 25 0, L_0x138078520;  1 drivers
L_0x138078568 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x131673730_0 .net/2u *"_ivl_78", 31 0, L_0x138078568;  1 drivers
v0x1316737e0_0 .net *"_ivl_80", 0 0, L_0x131678fc0;  1 drivers
v0x131673880_0 .net *"_ivl_83", 0 0, L_0x131679410;  1 drivers
v0x131673920_0 .var "active", 0 0;
v0x1316739c0_0 .net "alu_control_out", 3 0, v0x13166f720_0;  1 drivers
v0x131673aa0_0 .net "alu_fcode", 5 0, L_0x131677e80;  1 drivers
v0x131673b30_0 .net "alu_op", 1 0, L_0x131676e50;  1 drivers
v0x131673bc0_0 .net "alu_op1", 31 0, L_0x131677f60;  1 drivers
v0x131673c50_0 .net "alu_op2", 31 0, L_0x1316782a0;  1 drivers
v0x131673ce0_0 .net "alu_out", 31 0, v0x13166f2d0_0;  1 drivers
v0x131673270_0 .net "alu_src", 0 0, L_0x1316767d0;  1 drivers
v0x131673f70_0 .net "alu_z_flag", 0 0, L_0x131678510;  1 drivers
v0x131674000_0 .net "branch", 0 0, L_0x131676c30;  1 drivers
v0x1316740b0_0 .net "clk", 0 0, v0x131675450_0;  1 drivers
v0x131674180_0 .net "clk_enable", 0 0, v0x1316754e0_0;  1 drivers
v0x131674210_0 .net "curr_addr", 31 0, v0x131670fc0_0;  1 drivers
v0x1316742c0_0 .net "curr_addr_p4", 31 0, L_0x131678630;  1 drivers
v0x131674350_0 .net "data_address", 31 0, L_0x131678420;  alias, 1 drivers
v0x1316743e0_0 .net "data_read", 0 0, L_0x131677060;  alias, 1 drivers
v0x131674470_0 .net "data_readdata", 31 0, v0x1316756d0_0;  1 drivers
v0x131674510_0 .net "data_write", 0 0, L_0x131676ff0;  alias, 1 drivers
v0x1316745b0_0 .net "data_writedata", 31 0, L_0x131677dd0;  alias, 1 drivers
v0x131674660_0 .net "instr_address", 31 0, L_0x131679640;  alias, 1 drivers
v0x131674710_0 .net "instr_opcode", 5 0, L_0x131675fc0;  1 drivers
v0x1316747d0_0 .net "instr_readdata", 31 0, v0x1316759f0_0;  1 drivers
v0x131674870_0 .net "j_type", 0 0, L_0x131678be0;  1 drivers
v0x131674910_0 .net "jr_type", 0 0, L_0x131679500;  1 drivers
v0x1316749b0_0 .net "mem_read", 0 0, L_0x131676ae0;  1 drivers
v0x131674a60_0 .net "mem_to_reg", 0 0, L_0x131676900;  1 drivers
v0x131674b10_0 .net "mem_write", 0 0, L_0x131676b80;  1 drivers
v0x131674bc0_0 .var "next_instr_addr", 31 0;
v0x131674c70_0 .net "offset", 31 0, L_0x131678200;  1 drivers
v0x131674d00_0 .net "reg_a_read_data", 31 0, L_0x1316779c0;  1 drivers
v0x131674db0_0 .net "reg_a_read_index", 4 0, L_0x131677110;  1 drivers
v0x131674e60_0 .net "reg_b_read_data", 31 0, L_0x131677c70;  1 drivers
v0x131674f10_0 .net "reg_b_read_index", 4 0, L_0x1316771f0;  1 drivers
v0x131674fc0_0 .net "reg_dst", 0 0, L_0x1316766e0;  1 drivers
v0x131675070_0 .net "reg_write", 0 0, L_0x1316769b0;  1 drivers
v0x131675120_0 .net "reg_write_data", 31 0, L_0x1316775b0;  1 drivers
v0x1316751d0_0 .net "reg_write_enable", 0 0, L_0x131677750;  1 drivers
v0x131675280_0 .net "reg_write_index", 4 0, L_0x131677490;  1 drivers
v0x131675330_0 .net "register_v0", 31 0, L_0x131677d60;  alias, 1 drivers
v0x131673d90_0 .net "reset", 0 0, v0x131675b50_0;  1 drivers
E_0x13166ecb0/0 .event edge, v0x1316704b0_0, v0x13166f3c0_0, v0x1316742c0_0, v0x131674c70_0;
E_0x13166ecb0/1 .event edge, v0x131674870_0, v0x1316747d0_0, v0x131674910_0, v0x131671b00_0;
E_0x13166ecb0 .event/or E_0x13166ecb0/0, E_0x13166ecb0/1;
L_0x131675fc0 .part v0x1316759f0_0, 26, 6;
L_0x131677110 .part v0x1316759f0_0, 21, 5;
L_0x1316771f0 .part v0x1316759f0_0, 16, 5;
L_0x131677350 .part v0x1316759f0_0, 11, 5;
L_0x1316773f0 .part v0x1316759f0_0, 16, 5;
L_0x131677490 .functor MUXZ 5, L_0x1316773f0, L_0x131677350, L_0x1316766e0, C4<>;
L_0x1316775b0 .functor MUXZ 32, v0x13166f2d0_0, v0x1316756d0_0, L_0x131676900, C4<>;
L_0x131677e80 .part v0x1316759f0_0, 0, 6;
L_0x131678010 .part v0x1316759f0_0, 0, 16;
L_0x131678200 .concat [ 16 16 0 0], L_0x131678010, L_0x138078208;
L_0x1316782a0 .functor MUXZ 32, L_0x131677c70, L_0x131678200, L_0x1316767d0, C4<>;
L_0x131678630 .arith/sum 32, v0x131670fc0_0, L_0x138078298;
L_0x131678730 .concat [ 6 26 0 0], L_0x131675fc0, L_0x1380782e0;
L_0x131678880 .cmp/eq 32, L_0x131678730, L_0x138078328;
L_0x131678960 .concat [ 6 26 0 0], L_0x131675fc0, L_0x138078370;
L_0x131678b00 .cmp/eq 32, L_0x131678960, L_0x1380783b8;
L_0x131678d10 .concat [ 6 26 0 0], L_0x131675fc0, L_0x138078400;
L_0x131678e80 .cmp/eq 32, L_0x131678d10, L_0x138078448;
L_0x131678f20 .concat [ 6 26 0 0], L_0x131677e80, L_0x138078490;
L_0x1316791a0 .cmp/eq 32, L_0x131678f20, L_0x1380784d8;
L_0x131679240 .concat [ 6 26 0 0], L_0x131677e80, L_0x138078520;
L_0x131678fc0 .cmp/eq 32, L_0x131679240, L_0x138078568;
S_0x13166ed20 .scope module, "cpu_alu" "alu" 6 112, 7 1 0, S_0x13166e970;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x138078250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13166eff0_0 .net/2u *"_ivl_0", 31 0, L_0x138078250;  1 drivers
v0x13166f0b0_0 .net "control", 3 0, v0x13166f720_0;  alias, 1 drivers
v0x13166f160_0 .net "op1", 31 0, L_0x131677f60;  alias, 1 drivers
v0x13166f220_0 .net "op2", 31 0, L_0x1316782a0;  alias, 1 drivers
v0x13166f2d0_0 .var "result", 31 0;
v0x13166f3c0_0 .net "z_flag", 0 0, L_0x131678510;  alias, 1 drivers
E_0x13166ef90 .event edge, v0x13166f220_0, v0x13166f160_0, v0x13166f0b0_0;
L_0x131678510 .cmp/eq 32, v0x13166f2d0_0, L_0x138078250;
S_0x13166f4e0 .scope module, "cpu_alu_control" "alu_control" 6 97, 8 1 0, S_0x13166e970;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x13166f720_0 .var "alu_control_out", 3 0;
v0x13166f7e0_0 .net "alu_fcode", 5 0, L_0x131677e80;  alias, 1 drivers
v0x13166f880_0 .net "alu_opcode", 1 0, L_0x131676e50;  alias, 1 drivers
E_0x13166f6f0 .event edge, v0x13166f880_0, v0x13166f7e0_0;
S_0x13166f990 .scope module, "cpu_control" "control" 6 36, 9 1 0, S_0x13166e970;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x1316766e0 .functor BUFZ 1, L_0x131676210, C4<0>, C4<0>, C4<0>;
L_0x1316767d0 .functor OR 1, L_0x131676330, L_0x131676490, C4<0>, C4<0>;
L_0x131676900 .functor BUFZ 1, L_0x131676330, C4<0>, C4<0>, C4<0>;
L_0x1316769b0 .functor OR 1, L_0x131676210, L_0x131676330, C4<0>, C4<0>;
L_0x131676ae0 .functor BUFZ 1, L_0x131676330, C4<0>, C4<0>, C4<0>;
L_0x131676b80 .functor BUFZ 1, L_0x131676490, C4<0>, C4<0>, C4<0>;
L_0x131676c30 .functor BUFZ 1, L_0x1316765d0, C4<0>, C4<0>, C4<0>;
L_0x131676d60 .functor BUFZ 1, L_0x131676210, C4<0>, C4<0>, C4<0>;
L_0x131676ef0 .functor BUFZ 1, L_0x1316765d0, C4<0>, C4<0>, C4<0>;
v0x13166fc90_0 .net *"_ivl_0", 31 0, L_0x1316760e0;  1 drivers
L_0x1380780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x13166fd40_0 .net/2u *"_ivl_12", 5 0, L_0x1380780e8;  1 drivers
L_0x138078130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x13166fdf0_0 .net/2u *"_ivl_16", 5 0, L_0x138078130;  1 drivers
L_0x138078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13166feb0_0 .net *"_ivl_3", 25 0, L_0x138078010;  1 drivers
v0x13166ff60_0 .net *"_ivl_37", 0 0, L_0x131676d60;  1 drivers
L_0x138078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x131670050_0 .net/2u *"_ivl_4", 31 0, L_0x138078058;  1 drivers
v0x131670100_0 .net *"_ivl_42", 0 0, L_0x131676ef0;  1 drivers
L_0x1380780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x1316701b0_0 .net/2u *"_ivl_8", 5 0, L_0x1380780a0;  1 drivers
v0x131670260_0 .net "alu_op", 1 0, L_0x131676e50;  alias, 1 drivers
v0x131670390_0 .net "alu_src", 0 0, L_0x1316767d0;  alias, 1 drivers
v0x131670420_0 .net "beq", 0 0, L_0x1316765d0;  1 drivers
v0x1316704b0_0 .net "branch", 0 0, L_0x131676c30;  alias, 1 drivers
v0x131670540_0 .net "instr_opcode", 5 0, L_0x131675fc0;  alias, 1 drivers
v0x1316705d0_0 .var "jump", 0 0;
v0x131670660_0 .net "lw", 0 0, L_0x131676330;  1 drivers
v0x131670700_0 .net "mem_read", 0 0, L_0x131676ae0;  alias, 1 drivers
v0x1316707a0_0 .net "mem_to_reg", 0 0, L_0x131676900;  alias, 1 drivers
v0x131670940_0 .net "mem_write", 0 0, L_0x131676b80;  alias, 1 drivers
v0x1316709e0_0 .net "r_format", 0 0, L_0x131676210;  1 drivers
v0x131670a80_0 .net "reg_dst", 0 0, L_0x1316766e0;  alias, 1 drivers
v0x131670b20_0 .net "reg_write", 0 0, L_0x1316769b0;  alias, 1 drivers
v0x131670bc0_0 .net "sw", 0 0, L_0x131676490;  1 drivers
L_0x1316760e0 .concat [ 6 26 0 0], L_0x131675fc0, L_0x138078010;
L_0x131676210 .cmp/eq 32, L_0x1316760e0, L_0x138078058;
L_0x131676330 .cmp/eq 6, L_0x131675fc0, L_0x1380780a0;
L_0x131676490 .cmp/eq 6, L_0x131675fc0, L_0x1380780e8;
L_0x1316765d0 .cmp/eq 6, L_0x131675fc0, L_0x138078130;
L_0x131676e50 .concat8 [ 1 1 0 0], L_0x131676ef0, L_0x131676d60;
S_0x131670d50 .scope module, "cpu_pc" "pc" 6 148, 10 1 0, S_0x13166e970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x131670f10_0 .net "clk", 0 0, v0x131675450_0;  alias, 1 drivers
v0x131670fc0_0 .var "curr_addr", 31 0;
v0x131671070_0 .net "next_addr", 31 0, v0x131674bc0_0;  1 drivers
v0x131671130_0 .net "reset", 0 0, v0x131675b50_0;  alias, 1 drivers
E_0x131670ec0 .event posedge, v0x131670f10_0;
S_0x131671230 .scope module, "register" "regfile" 6 69, 11 1 0, S_0x13166e970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x1316779c0 .functor BUFZ 32, L_0x131677800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x131677c70 .functor BUFZ 32, L_0x131677ab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x131671ef0_2 .array/port v0x131671ef0, 2;
L_0x131677d60 .functor BUFZ 32, v0x131671ef0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1316715a0_0 .net *"_ivl_0", 31 0, L_0x131677800;  1 drivers
v0x131671640_0 .net *"_ivl_10", 6 0, L_0x131677b50;  1 drivers
L_0x1380781c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1316716e0_0 .net *"_ivl_13", 1 0, L_0x1380781c0;  1 drivers
v0x131671790_0 .net *"_ivl_2", 6 0, L_0x1316778a0;  1 drivers
L_0x138078178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x131671840_0 .net *"_ivl_5", 1 0, L_0x138078178;  1 drivers
v0x131671930_0 .net *"_ivl_8", 31 0, L_0x131677ab0;  1 drivers
v0x1316719e0_0 .net "r_clk", 0 0, v0x131675450_0;  alias, 1 drivers
v0x131671a70_0 .net "r_clk_enable", 0 0, v0x1316754e0_0;  alias, 1 drivers
v0x131671b00_0 .net "read_data1", 31 0, L_0x1316779c0;  alias, 1 drivers
v0x131671c30_0 .net "read_data2", 31 0, L_0x131677c70;  alias, 1 drivers
v0x131671ce0_0 .net "read_reg1", 4 0, L_0x131677110;  alias, 1 drivers
v0x131671d90_0 .net "read_reg2", 4 0, L_0x1316771f0;  alias, 1 drivers
v0x131671e40_0 .net "register_v0", 31 0, L_0x131677d60;  alias, 1 drivers
v0x131671ef0 .array "registers", 0 31, 31 0;
v0x131672290_0 .net "reset", 0 0, v0x131675b50_0;  alias, 1 drivers
v0x131672340_0 .net "write_control", 0 0, L_0x131677750;  alias, 1 drivers
v0x1316723d0_0 .net "write_data", 31 0, L_0x1316775b0;  alias, 1 drivers
v0x131672560_0 .net "write_reg", 4 0, L_0x131677490;  alias, 1 drivers
L_0x131677800 .array/port v0x131671ef0, L_0x1316778a0;
L_0x1316778a0 .concat [ 5 2 0 0], L_0x131677110, L_0x138078178;
L_0x131677ab0 .array/port v0x131671ef0, L_0x131677b50;
L_0x131677b50 .concat [ 5 2 0 0], L_0x1316771f0, L_0x1380781c0;
    .scope S_0x131662c40;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13166e120_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x13166e120_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x13166e120_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13166e1d0, 0, 4;
    %load/vec4 v0x13166e120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13166e120_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x131662c40;
T_1 ;
    %wait E_0x13165d990;
    %load/vec4 v0x13166dfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x13166e070_0;
    %ix/getv 3, v0x13166dda0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13166e1d0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13165b4d0;
T_2 ;
    %fork t_1, S_0x13166e360;
    %jmp t_0;
    .scope S_0x13166e360;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13166e520_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x13166e520_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x13166e520_0;
    %store/vec4a v0x13166e860, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13166e520_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x13166e520_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13166e860, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13166e860, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13166e860, 4, 0;
    %end;
    .scope S_0x13165b4d0;
t_0 %join;
    %end;
    .thread T_2;
    .scope S_0x131671230;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131671ef0, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x131671230;
T_4 ;
    %wait E_0x131670ec0;
    %load/vec4 v0x131672290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x131671a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x131672340_0;
    %load/vec4 v0x131672560_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x1316723d0_0;
    %load/vec4 v0x131672560_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131671ef0, 0, 4;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13166f4e0;
T_5 ;
    %wait E_0x13166f6f0;
    %load/vec4 v0x13166f880_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13166f720_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x13166f880_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x13166f720_0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x13166f880_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x13166f7e0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13166f720_0, 0, 4;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x13166f720_0, 0, 4;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13166f720_0, 0, 4;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x13166f720_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x13166f720_0, 0, 4;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x13166ed20;
T_6 ;
    %wait E_0x13166ef90;
    %load/vec4 v0x13166f0b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13166f2d0_0, 0;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x13166f160_0;
    %load/vec4 v0x13166f220_0;
    %and;
    %assign/vec4 v0x13166f2d0_0, 0;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x13166f160_0;
    %load/vec4 v0x13166f220_0;
    %or;
    %assign/vec4 v0x13166f2d0_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x13166f160_0;
    %load/vec4 v0x13166f220_0;
    %add;
    %assign/vec4 v0x13166f2d0_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x13166f160_0;
    %load/vec4 v0x13166f220_0;
    %sub;
    %assign/vec4 v0x13166f2d0_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x13166f160_0;
    %load/vec4 v0x13166f220_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v0x13166f2d0_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x13166f160_0;
    %load/vec4 v0x13166f220_0;
    %or;
    %inv;
    %assign/vec4 v0x13166f2d0_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x131670d50;
T_7 ;
    %wait E_0x131670ec0;
    %load/vec4 v0x131671130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x131670fc0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x131671070_0;
    %assign/vec4 v0x131670fc0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13166e970;
T_8 ;
    %wait E_0x13166ecb0;
    %load/vec4 v0x131674000_0;
    %load/vec4 v0x131673f70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1316742c0_0;
    %load/vec4 v0x131674c70_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x131674bc0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x131674870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x1316742c0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x1316747d0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x131674bc0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x131674910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x131674d00_0;
    %store/vec4 v0x131674bc0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x1316742c0_0;
    %store/vec4 v0x131674bc0_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x13164c020;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x131675450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x131675450_0;
    %inv;
    %store/vec4 v0x131675450_0, 0, 1;
    %delay 1, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x13164c020;
T_10 ;
    %delay 1, 0;
    %pushi/vec4 2349268992, 0, 32;
    %store/vec4 v0x1316759f0_0, 0, 32;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0x1316756d0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2348941312, 0, 32;
    %store/vec4 v0x1316759f0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x1316756d0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2890334312, 0, 32;
    %store/vec4 v0x1316759f0_0, 0, 32;
    %load/vec4 v0x131675760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 5 50 "$fatal", 32'sb00000000000000000000000000000001, "write signal not active, when it should be" {0 0 0};
T_10.1 ;
    %load/vec4 v0x131675600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 51 "$fatal", 32'sb00000000000000000000000000000001, "read signal active when it should'nt be" {0 0 0};
T_10.3 ;
    %load/vec4 v0x131675570_0;
    %cmpi/e 110, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 52 "$fatal", 32'sb00000000000000000000000000000001, "expected addres to be written to to be=110, got =%d", v0x131675570_0 {0 0 0};
T_10.5 ;
    %load/vec4 v0x131675810_0;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %jmp T_10.7;
T_10.6 ;
    %vpi_call/w 5 53 "$fatal", 32'sb00000000000000000000000000000001, "expected data being written to be=14, got =%d", v0x131675810_0 {0 0 0};
T_10.7 ;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/sw_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
