// Seed: 2077901822
module module_0 (
    input tri1 id_0
    , id_9,
    input supply1 id_1,
    input wand id_2,
    input wand id_3,
    output wire id_4,
    input tri id_5,
    input tri id_6,
    input supply0 id_7
);
  assign id_9 = 1 ^ id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd21,
    parameter id_2 = 32'd37
) (
    input  wire  id_0,
    input  uwire _id_1,
    input  uwire _id_2,
    output uwire id_3
);
  logic [7:0][id_1 : 1] id_5;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_3 = 0;
  localparam id_6 = 1;
  assign id_3 = ("" == 1 - -1);
  assign id_3 = (id_6 && -1'b0 ? id_5 : id_0);
  reg id_7;
  assign id_5[id_2==1'h0] = 1;
  always @(negedge 1 or posedge id_6 or negedge id_6) begin : LABEL_0
    id_7 <= "";
  end
endmodule
