#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Feb 12 04:54:40 2019
# Process ID: 8748
# Current directory: C:/Users/FoersterGame/Documents/GitHub/ENES247/lab3-PriorityEncoders_ROM/4ROMpattern
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7560 C:\Users\FoersterGame\Documents\GitHub\ENES247\lab3-PriorityEncoders_ROM\4ROMpattern\4ROMpattern.xpr
# Log file: C:/Users/FoersterGame/Documents/GitHub/ENES247/lab3-PriorityEncoders_ROM/4ROMpattern/vivado.log
# Journal file: C:/Users/FoersterGame/Documents/GitHub/ENES247/lab3-PriorityEncoders_ROM/4ROMpattern\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/FoersterGame/Documents/GitHub/ENES247/lab3-PriorityEncoders_ROM/4ROMpattern/4ROMpattern.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/FoersterGame/Documents/GitHub/ENES247/lab3-PriorityEncoders_ROM/4ROMpattern'
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: rom_16_3_behavior
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 784.867 ; gain = 47.680
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rom_16_3_behavior' [C:/Users/FoersterGame/Documents/GitHub/ENES247/lab3-PriorityEncoders_ROM/4ROMpattern/4ROMpattern.srcs/sources_1/imports/4ROMpattern/rom_16_3_behavior.v:6]
INFO: [Synth 8-3876] $readmem data file 'ROM_16_3_behavior.txt' is read successfully [C:/Users/FoersterGame/Documents/GitHub/ENES247/lab3-PriorityEncoders_ROM/4ROMpattern/4ROMpattern.srcs/sources_1/imports/4ROMpattern/rom_16_3_behavior.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rom_16_3_behavior' (1#1) [C:/Users/FoersterGame/Documents/GitHub/ENES247/lab3-PriorityEncoders_ROM/4ROMpattern/4ROMpattern.srcs/sources_1/imports/4ROMpattern/rom_16_3_behavior.v:6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 840.500 ; gain = 103.313
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 840.500 ; gain = 103.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 840.500 ; gain = 103.313
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES247/lab3-PriorityEncoders_ROM/4ROMpattern/4ROMpattern.srcs/constrs_1/imports/4ROMpattern/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES247/lab3-PriorityEncoders_ROM/4ROMpattern/4ROMpattern.srcs/constrs_1/imports/4ROMpattern/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1085.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1185.324 ; gain = 448.137
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1185.324 ; gain = 448.137
launch_runs synth_1 -jobs 4
[Tue Feb 12 04:55:35 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES247/lab3-PriorityEncoders_ROM/4ROMpattern/4ROMpattern.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES247/lab3-PriorityEncoders_ROM/4ROMpattern/4ROMpattern.srcs/constrs_1/imports/4ROMpattern/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES247/lab3-PriorityEncoders_ROM/4ROMpattern/4ROMpattern.srcs/constrs_1/imports/4ROMpattern/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1186.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_project
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 12 05:49:54 2019...
