Classic Timing Analyzer report for tubesTopLevel
Tue Nov 28 02:09:54 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'modeSin'
  8. Clock Setup: 'modeCos'
  9. Clock Hold: 'clk'
 10. tsu
 11. tco
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                 ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+---------------------------------------------+-----------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                        ; To                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+---------------------------------------------+-----------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.459 ns                                       ; Sudut[4]                                    ; angle_baru[4]                           ; --         ; modeSin  ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 12.273 ns                                      ; angka[7]$latch                              ; angka[7]                                ; modeCos    ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 2.428 ns                                       ; modeSin                                     ; angka[31]$latch                         ; --         ; modeCos  ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 77.01 MHz ( period = 12.986 ns )               ; regisAngle:blokRegisAngle|outputRegister[1] ; subtractor:blokSubtractor|y_outTemp[32] ; clk        ; clk      ; 0            ;
; Clock Setup: 'modeSin'       ; N/A                                      ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[63]                               ; angka[31]$latch                         ; modeSin    ; modeSin  ; 0            ;
; Clock Setup: 'modeCos'       ; N/A                                      ; None          ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[63]                               ; angka[31]$latch                         ; modeCos    ; modeCos  ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; regisY:blokRegisY|outputRegister[31]        ; subtractor:blokSubtractor|a[31]         ; clk        ; clk      ; 952          ;
; Total number of failed paths ;                                          ;               ;                                                ;                                             ;                                         ;            ;          ; 952          ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+---------------------------------------------+-----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C8Q208C7        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; modeSin         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; modeCos         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                         ; To                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 77.01 MHz ( period = 12.986 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 9.521 ns                ;
; N/A                                     ; 78.24 MHz ( period = 12.782 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|angle_outTemp[4]   ; clk        ; clk      ; None                        ; None                      ; 9.393 ns                ;
; N/A                                     ; 78.75 MHz ( period = 12.698 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 9.394 ns                ;
; N/A                                     ; 80.04 MHz ( period = 12.494 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|angle_outTemp[4]   ; clk        ; clk      ; None                        ; None                      ; 9.266 ns                ;
; N/A                                     ; 80.27 MHz ( period = 12.458 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|x_outTemp[4]       ; clk        ; clk      ; None                        ; None                      ; 9.478 ns                ;
; N/A                                     ; 80.30 MHz ( period = 12.454 ns )                    ; regisAngle:blokRegisAngle|outputRegister[0]  ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 9.278 ns                ;
; N/A                                     ; 81.14 MHz ( period = 12.324 ns )                    ; regisAngle:blokRegisAngle|outputRegister[5]  ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 9.227 ns                ;
; N/A                                     ; 81.33 MHz ( period = 12.296 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|y_outTemp[7]       ; clk        ; clk      ; None                        ; None                      ; 9.448 ns                ;
; N/A                                     ; 81.35 MHz ( period = 12.292 ns )                    ; regisAngle:blokRegisAngle|outputRegister[2]  ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 9.177 ns                ;
; N/A                                     ; 81.63 MHz ( period = 12.250 ns )                    ; regisAngle:blokRegisAngle|outputRegister[0]  ; subtractor:blokSubtractor|angle_outTemp[4]   ; clk        ; clk      ; None                        ; None                      ; 9.150 ns                ;
; N/A                                     ; 82.17 MHz ( period = 12.170 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|x_outTemp[4]       ; clk        ; clk      ; None                        ; None                      ; 9.351 ns                ;
; N/A                                     ; 82.47 MHz ( period = 12.126 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|y_outTemp[3]       ; clk        ; clk      ; None                        ; None                      ; 9.089 ns                ;
; N/A                                     ; 82.51 MHz ( period = 12.120 ns )                    ; regisAngle:blokRegisAngle|outputRegister[5]  ; subtractor:blokSubtractor|angle_outTemp[4]   ; clk        ; clk      ; None                        ; None                      ; 9.099 ns                ;
; N/A                                     ; 82.73 MHz ( period = 12.088 ns )                    ; regisAngle:blokRegisAngle|outputRegister[2]  ; subtractor:blokSubtractor|angle_outTemp[4]   ; clk        ; clk      ; None                        ; None                      ; 9.049 ns                ;
; N/A                                     ; 82.75 MHz ( period = 12.084 ns )                    ; regisAngle:blokRegisAngle|outputRegister[10] ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 9.115 ns                ;
; N/A                                     ; 83.28 MHz ( period = 12.008 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|y_outTemp[7]       ; clk        ; clk      ; None                        ; None                      ; 9.321 ns                ;
; N/A                                     ; 83.40 MHz ( period = 11.990 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|y_outTemp[16]      ; clk        ; clk      ; None                        ; None                      ; 9.274 ns                ;
; N/A                                     ; 83.64 MHz ( period = 11.956 ns )                    ; regisAngle:blokRegisAngle|outputRegister[3]  ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 9.040 ns                ;
; N/A                                     ; 83.71 MHz ( period = 11.946 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|y_outTemp[14]      ; clk        ; clk      ; None                        ; None                      ; 9.050 ns                ;
; N/A                                     ; 83.85 MHz ( period = 11.926 ns )                    ; regisAngle:blokRegisAngle|outputRegister[0]  ; subtractor:blokSubtractor|x_outTemp[4]       ; clk        ; clk      ; None                        ; None                      ; 9.235 ns                ;
; N/A                                     ; 83.88 MHz ( period = 11.922 ns )                    ; subtractor:blokSubtractor|b[4]               ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 7.918 ns                ;
; N/A                                     ; 84.02 MHz ( period = 11.902 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|x_outTemp[29]      ; clk        ; clk      ; None                        ; None                      ; 9.038 ns                ;
; N/A                                     ; 84.18 MHz ( period = 11.880 ns )                    ; regisAngle:blokRegisAngle|outputRegister[10] ; subtractor:blokSubtractor|angle_outTemp[4]   ; clk        ; clk      ; None                        ; None                      ; 8.987 ns                ;
; N/A                                     ; 84.47 MHz ( period = 11.838 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|y_outTemp[3]       ; clk        ; clk      ; None                        ; None                      ; 8.962 ns                ;
; N/A                                     ; 84.49 MHz ( period = 11.836 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|x_outTemp[21]      ; clk        ; clk      ; None                        ; None                      ; 9.192 ns                ;
; N/A                                     ; 84.70 MHz ( period = 11.806 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|x_outTemp[1]       ; clk        ; clk      ; None                        ; None                      ; 8.988 ns                ;
; N/A                                     ; 84.75 MHz ( period = 11.799 ns )                    ; subtractor:blokSubtractor|b[6]               ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 7.688 ns                ;
; N/A                                     ; 84.77 MHz ( period = 11.796 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|y_outTemp[12]      ; clk        ; clk      ; None                        ; None                      ; 9.291 ns                ;
; N/A                                     ; 84.77 MHz ( period = 11.796 ns )                    ; regisAngle:blokRegisAngle|outputRegister[5]  ; subtractor:blokSubtractor|x_outTemp[4]       ; clk        ; clk      ; None                        ; None                      ; 9.184 ns                ;
; N/A                                     ; 84.88 MHz ( period = 11.782 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|y_outTemp[5]       ; clk        ; clk      ; None                        ; None                      ; 8.947 ns                ;
; N/A                                     ; 84.99 MHz ( period = 11.766 ns )                    ; subtractor:blokSubtractor|b[5]               ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 7.777 ns                ;
; N/A                                     ; 85.01 MHz ( period = 11.764 ns )                    ; regisAngle:blokRegisAngle|outputRegister[0]  ; subtractor:blokSubtractor|y_outTemp[7]       ; clk        ; clk      ; None                        ; None                      ; 9.205 ns                ;
; N/A                                     ; 85.01 MHz ( period = 11.764 ns )                    ; regisAngle:blokRegisAngle|outputRegister[2]  ; subtractor:blokSubtractor|x_outTemp[4]       ; clk        ; clk      ; None                        ; None                      ; 9.134 ns                ;
; N/A                                     ; 85.08 MHz ( period = 11.754 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|angle_outTemp[0]   ; clk        ; clk      ; None                        ; None                      ; 8.908 ns                ;
; N/A                                     ; 85.09 MHz ( period = 11.752 ns )                    ; regisAngle:blokRegisAngle|outputRegister[3]  ; subtractor:blokSubtractor|angle_outTemp[4]   ; clk        ; clk      ; None                        ; None                      ; 8.912 ns                ;
; N/A                                     ; 85.25 MHz ( period = 11.730 ns )                    ; regisAngle:blokRegisAngle|outputRegister[4]  ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 8.922 ns                ;
; N/A                                     ; 85.37 MHz ( period = 11.714 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|y_outTemp[22]      ; clk        ; clk      ; None                        ; None                      ; 8.871 ns                ;
; N/A                                     ; 85.46 MHz ( period = 11.702 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|y_outTemp[16]      ; clk        ; clk      ; None                        ; None                      ; 9.147 ns                ;
; N/A                                     ; 85.54 MHz ( period = 11.690 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|angle_outTemp[8]   ; clk        ; clk      ; None                        ; None                      ; 8.907 ns                ;
; N/A                                     ; 85.78 MHz ( period = 11.658 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|y_outTemp[14]      ; clk        ; clk      ; None                        ; None                      ; 8.923 ns                ;
; N/A                                     ; 85.85 MHz ( period = 11.648 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|y_outTemp[27]      ; clk        ; clk      ; None                        ; None                      ; 9.067 ns                ;
; N/A                                     ; 85.87 MHz ( period = 11.646 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|y_outTemp[4]       ; clk        ; clk      ; None                        ; None                      ; 8.837 ns                ;
; N/A                                     ; 85.90 MHz ( period = 11.642 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|x_outTemp[22]      ; clk        ; clk      ; None                        ; None                      ; 9.115 ns                ;
; N/A                                     ; 85.90 MHz ( period = 11.642 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|angle_outTemp[2]   ; clk        ; clk      ; None                        ; None                      ; 8.859 ns                ;
; N/A                                     ; 85.95 MHz ( period = 11.634 ns )                    ; regisAngle:blokRegisAngle|outputRegister[5]  ; subtractor:blokSubtractor|y_outTemp[7]       ; clk        ; clk      ; None                        ; None                      ; 9.154 ns                ;
; N/A                                     ; 86.04 MHz ( period = 11.623 ns )                    ; subtractor:blokSubtractor|b[3]               ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 7.661 ns                ;
; N/A                                     ; 86.10 MHz ( period = 11.614 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|x_outTemp[29]      ; clk        ; clk      ; None                        ; None                      ; 8.911 ns                ;
; N/A                                     ; 86.19 MHz ( period = 11.602 ns )                    ; regisAngle:blokRegisAngle|outputRegister[2]  ; subtractor:blokSubtractor|y_outTemp[7]       ; clk        ; clk      ; None                        ; None                      ; 9.104 ns                ;
; N/A                                     ; 86.22 MHz ( period = 11.598 ns )                    ; subtractor:blokSubtractor|angle_out[23]      ; regisAngle:blokRegisAngle|outputRegister[23] ; clk        ; clk      ; None                        ; None                      ; 0.955 ns                ;
; N/A                                     ; 86.25 MHz ( period = 11.594 ns )                    ; regisAngle:blokRegisAngle|outputRegister[0]  ; subtractor:blokSubtractor|y_outTemp[3]       ; clk        ; clk      ; None                        ; None                      ; 8.846 ns                ;
; N/A                                     ; 86.48 MHz ( period = 11.564 ns )                    ; regisAngle:blokRegisAngle|outputRegister[13] ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 8.820 ns                ;
; N/A                                     ; 86.51 MHz ( period = 11.560 ns )                    ; regisAngle:blokRegisAngle|outputRegister[9]  ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 8.823 ns                ;
; N/A                                     ; 86.54 MHz ( period = 11.556 ns )                    ; regisAngle:blokRegisAngle|outputRegister[10] ; subtractor:blokSubtractor|x_outTemp[4]       ; clk        ; clk      ; None                        ; None                      ; 9.072 ns                ;
; N/A                                     ; 86.60 MHz ( period = 11.548 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|x_outTemp[21]      ; clk        ; clk      ; None                        ; None                      ; 9.065 ns                ;
; N/A                                     ; 86.76 MHz ( period = 11.526 ns )                    ; regisAngle:blokRegisAngle|outputRegister[4]  ; subtractor:blokSubtractor|angle_outTemp[4]   ; clk        ; clk      ; None                        ; None                      ; 8.794 ns                ;
; N/A                                     ; 86.81 MHz ( period = 11.520 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|y_outTemp[11]      ; clk        ; clk      ; None                        ; None                      ; 8.863 ns                ;
; N/A                                     ; 86.82 MHz ( period = 11.518 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|x_outTemp[1]       ; clk        ; clk      ; None                        ; None                      ; 8.861 ns                ;
; N/A                                     ; 86.90 MHz ( period = 11.508 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|y_outTemp[12]      ; clk        ; clk      ; None                        ; None                      ; 9.164 ns                ;
; N/A                                     ; 87.00 MHz ( period = 11.494 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|y_outTemp[5]       ; clk        ; clk      ; None                        ; None                      ; 8.820 ns                ;
; N/A                                     ; 87.07 MHz ( period = 11.485 ns )                    ; subtractor:blokSubtractor|b[0]               ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 7.530 ns                ;
; N/A                                     ; 87.21 MHz ( period = 11.466 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|angle_outTemp[0]   ; clk        ; clk      ; None                        ; None                      ; 8.781 ns                ;
; N/A                                     ; 87.23 MHz ( period = 11.464 ns )                    ; regisAngle:blokRegisAngle|outputRegister[5]  ; subtractor:blokSubtractor|y_outTemp[3]       ; clk        ; clk      ; None                        ; None                      ; 8.795 ns                ;
; N/A                                     ; 87.28 MHz ( period = 11.458 ns )                    ; regisAngle:blokRegisAngle|outputRegister[0]  ; subtractor:blokSubtractor|y_outTemp[16]      ; clk        ; clk      ; None                        ; None                      ; 9.031 ns                ;
; N/A                                     ; 87.47 MHz ( period = 11.432 ns )                    ; regisAngle:blokRegisAngle|outputRegister[2]  ; subtractor:blokSubtractor|y_outTemp[3]       ; clk        ; clk      ; None                        ; None                      ; 8.745 ns                ;
; N/A                                     ; 87.50 MHz ( period = 11.428 ns )                    ; regisAngle:blokRegisAngle|outputRegister[3]  ; subtractor:blokSubtractor|x_outTemp[4]       ; clk        ; clk      ; None                        ; None                      ; 8.997 ns                ;
; N/A                                     ; 87.52 MHz ( period = 11.426 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|y_outTemp[22]      ; clk        ; clk      ; None                        ; None                      ; 8.744 ns                ;
; N/A                                     ; 87.54 MHz ( period = 11.424 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|y_outTemp[26]      ; clk        ; clk      ; None                        ; None                      ; 8.978 ns                ;
; N/A                                     ; 87.55 MHz ( period = 11.422 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|x_outTemp[27]      ; clk        ; clk      ; None                        ; None                      ; 9.003 ns                ;
; N/A                                     ; 87.61 MHz ( period = 11.414 ns )                    ; regisAngle:blokRegisAngle|outputRegister[0]  ; subtractor:blokSubtractor|y_outTemp[14]      ; clk        ; clk      ; None                        ; None                      ; 8.807 ns                ;
; N/A                                     ; 87.70 MHz ( period = 11.402 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|angle_outTemp[8]   ; clk        ; clk      ; None                        ; None                      ; 8.780 ns                ;
; N/A                                     ; 87.77 MHz ( period = 11.394 ns )                    ; regisAngle:blokRegisAngle|outputRegister[10] ; subtractor:blokSubtractor|y_outTemp[7]       ; clk        ; clk      ; None                        ; None                      ; 9.042 ns                ;
; N/A                                     ; 87.80 MHz ( period = 11.390 ns )                    ; regisAngle:blokRegisAngle|outputRegister[14] ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 8.711 ns                ;
; N/A                                     ; 87.89 MHz ( period = 11.378 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|y_outTemp[6]       ; clk        ; clk      ; None                        ; None                      ; 8.714 ns                ;
; N/A                                     ; 87.90 MHz ( period = 11.376 ns )                    ; subtractor:blokSubtractor|b[2]               ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 7.441 ns                ;
; N/A                                     ; 87.94 MHz ( period = 11.372 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|x_outTemp[8]       ; clk        ; clk      ; None                        ; None                      ; 9.002 ns                ;
; N/A                                     ; 87.95 MHz ( period = 11.370 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|x_outTemp[10]      ; clk        ; clk      ; None                        ; None                      ; 8.776 ns                ;
; N/A                                     ; 87.95 MHz ( period = 11.370 ns )                    ; regisAngle:blokRegisAngle|outputRegister[0]  ; subtractor:blokSubtractor|x_outTemp[29]      ; clk        ; clk      ; None                        ; None                      ; 8.795 ns                ;
; N/A                                     ; 88.03 MHz ( period = 11.360 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|y_outTemp[27]      ; clk        ; clk      ; None                        ; None                      ; 8.940 ns                ;
; N/A                                     ; 88.03 MHz ( period = 11.360 ns )                    ; regisAngle:blokRegisAngle|outputRegister[13] ; subtractor:blokSubtractor|angle_outTemp[4]   ; clk        ; clk      ; None                        ; None                      ; 8.692 ns                ;
; N/A                                     ; 88.04 MHz ( period = 11.358 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|y_outTemp[4]       ; clk        ; clk      ; None                        ; None                      ; 8.710 ns                ;
; N/A                                     ; 88.06 MHz ( period = 11.356 ns )                    ; regisAngle:blokRegisAngle|outputRegister[9]  ; subtractor:blokSubtractor|angle_outTemp[4]   ; clk        ; clk      ; None                        ; None                      ; 8.695 ns                ;
; N/A                                     ; 88.06 MHz ( period = 11.356 ns )                    ; subtractor:blokSubtractor|b[9]               ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 7.376 ns                ;
; N/A                                     ; 88.07 MHz ( period = 11.354 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|x_outTemp[22]      ; clk        ; clk      ; None                        ; None                      ; 8.988 ns                ;
; N/A                                     ; 88.07 MHz ( period = 11.354 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|angle_outTemp[2]   ; clk        ; clk      ; None                        ; None                      ; 8.732 ns                ;
; N/A                                     ; 88.07 MHz ( period = 11.354 ns )                    ; regisAngle:blokRegisAngle|outputRegister[7]  ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 8.717 ns                ;
; N/A                                     ; 88.14 MHz ( period = 11.346 ns )                    ; subtractor:blokSubtractor|b[1]               ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 7.391 ns                ;
; N/A                                     ; 88.15 MHz ( period = 11.344 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|x_outTemp[20]      ; clk        ; clk      ; None                        ; None                      ; 8.933 ns                ;
; N/A                                     ; 88.23 MHz ( period = 11.334 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|angle_outTemp[11]  ; clk        ; clk      ; None                        ; None                      ; 8.935 ns                ;
; N/A                                     ; 88.28 MHz ( period = 11.328 ns )                    ; regisAngle:blokRegisAngle|outputRegister[5]  ; subtractor:blokSubtractor|y_outTemp[16]      ; clk        ; clk      ; None                        ; None                      ; 8.980 ns                ;
; N/A                                     ; 88.46 MHz ( period = 11.304 ns )                    ; regisAngle:blokRegisAngle|outputRegister[0]  ; subtractor:blokSubtractor|x_outTemp[21]      ; clk        ; clk      ; None                        ; None                      ; 8.949 ns                ;
; N/A                                     ; 88.53 MHz ( period = 11.296 ns )                    ; regisAngle:blokRegisAngle|outputRegister[2]  ; subtractor:blokSubtractor|y_outTemp[16]      ; clk        ; clk      ; None                        ; None                      ; 8.930 ns                ;
; N/A                                     ; 88.56 MHz ( period = 11.292 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|y_outTemp[21]      ; clk        ; clk      ; None                        ; None                      ; 8.659 ns                ;
; N/A                                     ; 88.59 MHz ( period = 11.288 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|x_outTemp[17]      ; clk        ; clk      ; None                        ; None                      ; 8.964 ns                ;
; N/A                                     ; 88.60 MHz ( period = 11.287 ns )                    ; subtractor:blokSubtractor|b[7]               ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 7.322 ns                ;
; N/A                                     ; 88.62 MHz ( period = 11.284 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|y_outTemp[17]      ; clk        ; clk      ; None                        ; None                      ; 8.911 ns                ;
; N/A                                     ; 88.62 MHz ( period = 11.284 ns )                    ; regisAngle:blokRegisAngle|outputRegister[5]  ; subtractor:blokSubtractor|y_outTemp[14]      ; clk        ; clk      ; None                        ; None                      ; 8.756 ns                ;
; N/A                                     ; 88.64 MHz ( period = 11.282 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|y_outTemp[8]       ; clk        ; clk      ; None                        ; None                      ; 9.032 ns                ;
; N/A                                     ; 88.64 MHz ( period = 11.281 ns )                    ; subtractor:blokSubtractor|b[4]               ; subtractor:blokSubtractor|y_outTemp[30]      ; clk        ; clk      ; None                        ; None                      ; 7.362 ns                ;
; N/A                                     ; 88.70 MHz ( period = 11.274 ns )                    ; regisAngle:blokRegisAngle|outputRegister[0]  ; subtractor:blokSubtractor|x_outTemp[1]       ; clk        ; clk      ; None                        ; None                      ; 8.745 ns                ;
; N/A                                     ; 88.73 MHz ( period = 11.270 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|x_outTemp[23]      ; clk        ; clk      ; None                        ; None                      ; 9.047 ns                ;
; N/A                                     ; 88.75 MHz ( period = 11.267 ns )                    ; subtractor:blokSubtractor|b[11]              ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 7.306 ns                ;
; N/A                                     ; 88.76 MHz ( period = 11.266 ns )                    ; regisAngle:blokRegisAngle|outputRegister[3]  ; subtractor:blokSubtractor|y_outTemp[7]       ; clk        ; clk      ; None                        ; None                      ; 8.967 ns                ;
; N/A                                     ; 88.76 MHz ( period = 11.266 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|y_outTemp[24]      ; clk        ; clk      ; None                        ; None                      ; 8.880 ns                ;
; N/A                                     ; 88.78 MHz ( period = 11.264 ns )                    ; regisAngle:blokRegisAngle|outputRegister[0]  ; subtractor:blokSubtractor|y_outTemp[12]      ; clk        ; clk      ; None                        ; None                      ; 9.048 ns                ;
; N/A                                     ; 88.86 MHz ( period = 11.254 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|angle_outTemp[25]  ; clk        ; clk      ; None                        ; None                      ; 8.927 ns                ;
; N/A                                     ; 88.87 MHz ( period = 11.252 ns )                    ; regisAngle:blokRegisAngle|outputRegister[2]  ; subtractor:blokSubtractor|y_outTemp[14]      ; clk        ; clk      ; None                        ; None                      ; 8.706 ns                ;
; N/A                                     ; 88.89 MHz ( period = 11.250 ns )                    ; regisAngle:blokRegisAngle|outputRegister[0]  ; subtractor:blokSubtractor|y_outTemp[5]       ; clk        ; clk      ; None                        ; None                      ; 8.704 ns                ;
; N/A                                     ; 88.92 MHz ( period = 11.246 ns )                    ; subtractor:blokSubtractor|x_out[25]          ; regisX:blokRegisX|outputRegister[25]         ; clk        ; clk      ; None                        ; None                      ; 1.212 ns                ;
; N/A                                     ; 88.92 MHz ( period = 11.246 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|angle_outTemp[26]  ; clk        ; clk      ; None                        ; None                      ; 8.938 ns                ;
; N/A                                     ; 88.97 MHz ( period = 11.240 ns )                    ; regisAngle:blokRegisAngle|outputRegister[5]  ; subtractor:blokSubtractor|x_outTemp[29]      ; clk        ; clk      ; None                        ; None                      ; 8.744 ns                ;
; N/A                                     ; 89.03 MHz ( period = 11.232 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|y_outTemp[11]      ; clk        ; clk      ; None                        ; None                      ; 8.736 ns                ;
; N/A                                     ; 89.09 MHz ( period = 11.224 ns )                    ; regisAngle:blokRegisAngle|outputRegister[10] ; subtractor:blokSubtractor|y_outTemp[3]       ; clk        ; clk      ; None                        ; None                      ; 8.683 ns                ;
; N/A                                     ; 89.11 MHz ( period = 11.222 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|x_outTemp[5]       ; clk        ; clk      ; None                        ; None                      ; 8.915 ns                ;
; N/A                                     ; 89.11 MHz ( period = 11.222 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|y_outTemp[23]      ; clk        ; clk      ; None                        ; None                      ; 8.906 ns                ;
; N/A                                     ; 89.11 MHz ( period = 11.222 ns )                    ; regisAngle:blokRegisAngle|outputRegister[0]  ; subtractor:blokSubtractor|angle_outTemp[0]   ; clk        ; clk      ; None                        ; None                      ; 8.665 ns                ;
; N/A                                     ; 89.15 MHz ( period = 11.217 ns )                    ; subtractor:blokSubtractor|b[15]              ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 7.228 ns                ;
; N/A                                     ; 89.22 MHz ( period = 11.208 ns )                    ; regisAngle:blokRegisAngle|outputRegister[2]  ; subtractor:blokSubtractor|x_outTemp[29]      ; clk        ; clk      ; None                        ; None                      ; 8.694 ns                ;
; N/A                                     ; 89.27 MHz ( period = 11.202 ns )                    ; regisAngle:blokRegisAngle|outputRegister[4]  ; subtractor:blokSubtractor|x_outTemp[4]       ; clk        ; clk      ; None                        ; None                      ; 8.879 ns                ;
; N/A                                     ; 89.30 MHz ( period = 11.198 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|angle_outTemp[14]  ; clk        ; clk      ; None                        ; None                      ; 8.924 ns                ;
; N/A                                     ; 89.40 MHz ( period = 11.186 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|x_outTemp[16]      ; clk        ; clk      ; None                        ; None                      ; 8.677 ns                ;
; N/A                                     ; 89.40 MHz ( period = 11.186 ns )                    ; regisAngle:blokRegisAngle|outputRegister[14] ; subtractor:blokSubtractor|angle_outTemp[4]   ; clk        ; clk      ; None                        ; None                      ; 8.583 ns                ;
; N/A                                     ; 89.43 MHz ( period = 11.182 ns )                    ; regisAngle:blokRegisAngle|outputRegister[0]  ; subtractor:blokSubtractor|y_outTemp[22]      ; clk        ; clk      ; None                        ; None                      ; 8.628 ns                ;
; N/A                                     ; 89.49 MHz ( period = 11.174 ns )                    ; regisAngle:blokRegisAngle|outputRegister[5]  ; subtractor:blokSubtractor|x_outTemp[21]      ; clk        ; clk      ; None                        ; None                      ; 8.898 ns                ;
; N/A                                     ; 89.59 MHz ( period = 11.162 ns )                    ; subtractor:blokSubtractor|b[5]               ; subtractor:blokSubtractor|y_outTemp[30]      ; clk        ; clk      ; None                        ; None                      ; 7.258 ns                ;
; N/A                                     ; 89.62 MHz ( period = 11.158 ns )                    ; regisAngle:blokRegisAngle|outputRegister[0]  ; subtractor:blokSubtractor|angle_outTemp[8]   ; clk        ; clk      ; None                        ; None                      ; 8.664 ns                ;
; N/A                                     ; 89.69 MHz ( period = 11.150 ns )                    ; regisAngle:blokRegisAngle|outputRegister[7]  ; subtractor:blokSubtractor|angle_outTemp[4]   ; clk        ; clk      ; None                        ; None                      ; 8.589 ns                ;
; N/A                                     ; 89.73 MHz ( period = 11.144 ns )                    ; regisAngle:blokRegisAngle|outputRegister[5]  ; subtractor:blokSubtractor|x_outTemp[1]       ; clk        ; clk      ; None                        ; None                      ; 8.694 ns                ;
; N/A                                     ; 89.75 MHz ( period = 11.142 ns )                    ; regisAngle:blokRegisAngle|outputRegister[2]  ; subtractor:blokSubtractor|x_outTemp[21]      ; clk        ; clk      ; None                        ; None                      ; 8.848 ns                ;
; N/A                                     ; 89.78 MHz ( period = 11.138 ns )                    ; subtractor:blokSubtractor|x_out[8]           ; regisX:blokRegisX|outputRegister[8]          ; clk        ; clk      ; None                        ; None                      ; 0.726 ns                ;
; N/A                                     ; 89.80 MHz ( period = 11.136 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|y_outTemp[26]      ; clk        ; clk      ; None                        ; None                      ; 8.851 ns                ;
; N/A                                     ; 89.80 MHz ( period = 11.136 ns )                    ; regisAngle:blokRegisAngle|outputRegister[8]  ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 8.599 ns                ;
; N/A                                     ; 89.81 MHz ( period = 11.134 ns )                    ; regisAngle:blokRegisAngle|outputRegister[5]  ; subtractor:blokSubtractor|y_outTemp[12]      ; clk        ; clk      ; None                        ; None                      ; 8.997 ns                ;
; N/A                                     ; 89.81 MHz ( period = 11.134 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|x_outTemp[27]      ; clk        ; clk      ; None                        ; None                      ; 8.876 ns                ;
; N/A                                     ; 89.93 MHz ( period = 11.120 ns )                    ; regisAngle:blokRegisAngle|outputRegister[5]  ; subtractor:blokSubtractor|y_outTemp[5]       ; clk        ; clk      ; None                        ; None                      ; 8.653 ns                ;
; N/A                                     ; 89.96 MHz ( period = 11.116 ns )                    ; regisAngle:blokRegisAngle|outputRegister[0]  ; subtractor:blokSubtractor|y_outTemp[27]      ; clk        ; clk      ; None                        ; None                      ; 8.824 ns                ;
; N/A                                     ; 89.98 MHz ( period = 11.114 ns )                    ; regisAngle:blokRegisAngle|outputRegister[0]  ; subtractor:blokSubtractor|y_outTemp[4]       ; clk        ; clk      ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 89.98 MHz ( period = 11.114 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|x_outTemp[28]      ; clk        ; clk      ; None                        ; None                      ; 8.863 ns                ;
; N/A                                     ; 89.99 MHz ( period = 11.112 ns )                    ; regisAngle:blokRegisAngle|outputRegister[2]  ; subtractor:blokSubtractor|x_outTemp[1]       ; clk        ; clk      ; None                        ; None                      ; 8.644 ns                ;
; N/A                                     ; 89.99 MHz ( period = 11.112 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|angle_outTemp[6]   ; clk        ; clk      ; None                        ; None                      ; 8.991 ns                ;
; N/A                                     ; 90.00 MHz ( period = 11.111 ns )                    ; subtractor:blokSubtractor|b[6]               ; subtractor:blokSubtractor|y_outTemp[30]      ; clk        ; clk      ; None                        ; None                      ; 7.085 ns                ;
; N/A                                     ; 90.01 MHz ( period = 11.110 ns )                    ; regisAngle:blokRegisAngle|outputRegister[0]  ; subtractor:blokSubtractor|x_outTemp[22]      ; clk        ; clk      ; None                        ; None                      ; 8.872 ns                ;
; N/A                                     ; 90.01 MHz ( period = 11.110 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|angle_outTemp[5]   ; clk        ; clk      ; None                        ; None                      ; 8.576 ns                ;
; N/A                                     ; 90.01 MHz ( period = 11.110 ns )                    ; regisAngle:blokRegisAngle|outputRegister[0]  ; subtractor:blokSubtractor|angle_outTemp[2]   ; clk        ; clk      ; None                        ; None                      ; 8.616 ns                ;
; N/A                                     ; 90.02 MHz ( period = 11.109 ns )                    ; subtractor:blokSubtractor|b[8]               ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 7.159 ns                ;
; N/A                                     ; 90.07 MHz ( period = 11.102 ns )                    ; regisAngle:blokRegisAngle|outputRegister[2]  ; subtractor:blokSubtractor|y_outTemp[12]      ; clk        ; clk      ; None                        ; None                      ; 8.947 ns                ;
; N/A                                     ; 90.11 MHz ( period = 11.097 ns )                    ; subtractor:blokSubtractor|b[12]              ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 7.150 ns                ;
; N/A                                     ; 90.12 MHz ( period = 11.096 ns )                    ; regisAngle:blokRegisAngle|outputRegister[3]  ; subtractor:blokSubtractor|y_outTemp[3]       ; clk        ; clk      ; None                        ; None                      ; 8.608 ns                ;
; N/A                                     ; 90.16 MHz ( period = 11.092 ns )                    ; regisAngle:blokRegisAngle|outputRegister[5]  ; subtractor:blokSubtractor|angle_outTemp[0]   ; clk        ; clk      ; None                        ; None                      ; 8.614 ns                ;
; N/A                                     ; 90.17 MHz ( period = 11.090 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|y_outTemp[6]       ; clk        ; clk      ; None                        ; None                      ; 8.587 ns                ;
; N/A                                     ; 90.19 MHz ( period = 11.088 ns )                    ; regisAngle:blokRegisAngle|outputRegister[2]  ; subtractor:blokSubtractor|y_outTemp[5]       ; clk        ; clk      ; None                        ; None                      ; 8.603 ns                ;
; N/A                                     ; 90.19 MHz ( period = 11.088 ns )                    ; regisAngle:blokRegisAngle|outputRegister[10] ; subtractor:blokSubtractor|y_outTemp[16]      ; clk        ; clk      ; None                        ; None                      ; 8.868 ns                ;
; N/A                                     ; 90.22 MHz ( period = 11.084 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|x_outTemp[8]       ; clk        ; clk      ; None                        ; None                      ; 8.875 ns                ;
; N/A                                     ; 90.24 MHz ( period = 11.082 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|y_outTemp[9]       ; clk        ; clk      ; None                        ; None                      ; 8.954 ns                ;
; N/A                                     ; 90.24 MHz ( period = 11.082 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|x_outTemp[10]      ; clk        ; clk      ; None                        ; None                      ; 8.649 ns                ;
; N/A                                     ; 90.29 MHz ( period = 11.076 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|y_outTemp[1]       ; clk        ; clk      ; None                        ; None                      ; 8.620 ns                ;
; N/A                                     ; 90.35 MHz ( period = 11.068 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|y_outTemp[28]      ; clk        ; clk      ; None                        ; None                      ; 8.597 ns                ;
; N/A                                     ; 90.36 MHz ( period = 11.067 ns )                    ; subtractor:blokSubtractor|a[1]               ; subtractor:blokSubtractor|x_outTemp[29]      ; clk        ; clk      ; None                        ; None                      ; 7.149 ns                ;
; N/A                                     ; 90.37 MHz ( period = 11.066 ns )                    ; subtractor:blokSubtractor|y_out[20]          ; regisY:blokRegisY|outputRegister[20]         ; clk        ; clk      ; None                        ; None                      ; 0.943 ns                ;
; N/A                                     ; 90.42 MHz ( period = 11.060 ns )                    ; regisAngle:blokRegisAngle|outputRegister[2]  ; subtractor:blokSubtractor|angle_outTemp[0]   ; clk        ; clk      ; None                        ; None                      ; 8.564 ns                ;
; N/A                                     ; 90.43 MHz ( period = 11.058 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|angle_outTemp[10]  ; clk        ; clk      ; None                        ; None                      ; 8.603 ns                ;
; N/A                                     ; 90.45 MHz ( period = 11.056 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|x_outTemp[20]      ; clk        ; clk      ; None                        ; None                      ; 8.806 ns                ;
; N/A                                     ; 90.48 MHz ( period = 11.052 ns )                    ; regisAngle:blokRegisAngle|outputRegister[5]  ; subtractor:blokSubtractor|y_outTemp[22]      ; clk        ; clk      ; None                        ; None                      ; 8.577 ns                ;
; N/A                                     ; 90.53 MHz ( period = 11.046 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|angle_outTemp[11]  ; clk        ; clk      ; None                        ; None                      ; 8.808 ns                ;
; N/A                                     ; 90.55 MHz ( period = 11.044 ns )                    ; regisAngle:blokRegisAngle|outputRegister[10] ; subtractor:blokSubtractor|y_outTemp[14]      ; clk        ; clk      ; None                        ; None                      ; 8.644 ns                ;
; N/A                                     ; 90.58 MHz ( period = 11.040 ns )                    ; regisAngle:blokRegisAngle|outputRegister[4]  ; subtractor:blokSubtractor|y_outTemp[7]       ; clk        ; clk      ; None                        ; None                      ; 8.849 ns                ;
; N/A                                     ; 90.61 MHz ( period = 11.036 ns )                    ; regisAngle:blokRegisAngle|outputRegister[13] ; subtractor:blokSubtractor|x_outTemp[4]       ; clk        ; clk      ; None                        ; None                      ; 8.777 ns                ;
; N/A                                     ; 90.65 MHz ( period = 11.032 ns )                    ; regisAngle:blokRegisAngle|outputRegister[9]  ; subtractor:blokSubtractor|x_outTemp[4]       ; clk        ; clk      ; None                        ; None                      ; 8.780 ns                ;
; N/A                                     ; 90.68 MHz ( period = 11.028 ns )                    ; regisAngle:blokRegisAngle|outputRegister[5]  ; subtractor:blokSubtractor|angle_outTemp[8]   ; clk        ; clk      ; None                        ; None                      ; 8.613 ns                ;
; N/A                                     ; 90.68 MHz ( period = 11.028 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|angle_outTemp[7]   ; clk        ; clk      ; None                        ; None                      ; 8.551 ns                ;
; N/A                                     ; 90.74 MHz ( period = 11.020 ns )                    ; regisAngle:blokRegisAngle|outputRegister[2]  ; subtractor:blokSubtractor|y_outTemp[22]      ; clk        ; clk      ; None                        ; None                      ; 8.527 ns                ;
; N/A                                     ; 90.79 MHz ( period = 11.015 ns )                    ; subtractor:blokSubtractor|b[10]              ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 7.070 ns                ;
; N/A                                     ; 90.88 MHz ( period = 11.004 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|y_outTemp[21]      ; clk        ; clk      ; None                        ; None                      ; 8.532 ns                ;
; N/A                                     ; 90.91 MHz ( period = 11.000 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|x_outTemp[14]      ; clk        ; clk      ; None                        ; None                      ; 8.576 ns                ;
; N/A                                     ; 90.91 MHz ( period = 11.000 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|x_outTemp[17]      ; clk        ; clk      ; None                        ; None                      ; 8.837 ns                ;
; N/A                                     ; 90.91 MHz ( period = 11.000 ns )                    ; regisAngle:blokRegisAngle|outputRegister[10] ; subtractor:blokSubtractor|x_outTemp[29]      ; clk        ; clk      ; None                        ; None                      ; 8.632 ns                ;
; N/A                                     ; 90.91 MHz ( period = 11.000 ns )                    ; subtractor:blokSubtractor|b[14]              ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 7.015 ns                ;
; N/A                                     ; 90.94 MHz ( period = 10.996 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|y_outTemp[17]      ; clk        ; clk      ; None                        ; None                      ; 8.784 ns                ;
; N/A                                     ; 90.94 MHz ( period = 10.996 ns )                    ; regisAngle:blokRegisAngle|outputRegister[2]  ; subtractor:blokSubtractor|angle_outTemp[8]   ; clk        ; clk      ; None                        ; None                      ; 8.563 ns                ;
; N/A                                     ; 90.96 MHz ( period = 10.994 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|y_outTemp[8]       ; clk        ; clk      ; None                        ; None                      ; 8.905 ns                ;
; N/A                                     ; 90.98 MHz ( period = 10.992 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|angle_outTemp[21]  ; clk        ; clk      ; None                        ; None                      ; 8.822 ns                ;
; N/A                                     ; 91.01 MHz ( period = 10.988 ns )                    ; regisAngle:blokRegisAngle|outputRegister[0]  ; subtractor:blokSubtractor|y_outTemp[11]      ; clk        ; clk      ; None                        ; None                      ; 8.620 ns                ;
; N/A                                     ; 91.02 MHz ( period = 10.986 ns )                    ; regisAngle:blokRegisAngle|outputRegister[5]  ; subtractor:blokSubtractor|y_outTemp[27]      ; clk        ; clk      ; None                        ; None                      ; 8.773 ns                ;
; N/A                                     ; 91.04 MHz ( period = 10.984 ns )                    ; regisAngle:blokRegisAngle|outputRegister[5]  ; subtractor:blokSubtractor|y_outTemp[4]       ; clk        ; clk      ; None                        ; None                      ; 8.543 ns                ;
; N/A                                     ; 91.06 MHz ( period = 10.982 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|x_outTemp[23]      ; clk        ; clk      ; None                        ; None                      ; 8.920 ns                ;
; N/A                                     ; 91.07 MHz ( period = 10.980 ns )                    ; regisAngle:blokRegisAngle|outputRegister[5]  ; subtractor:blokSubtractor|x_outTemp[22]      ; clk        ; clk      ; None                        ; None                      ; 8.821 ns                ;
; N/A                                     ; 91.07 MHz ( period = 10.980 ns )                    ; regisAngle:blokRegisAngle|outputRegister[5]  ; subtractor:blokSubtractor|angle_outTemp[2]   ; clk        ; clk      ; None                        ; None                      ; 8.565 ns                ;
; N/A                                     ; 91.09 MHz ( period = 10.978 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|y_outTemp[24]      ; clk        ; clk      ; None                        ; None                      ; 8.753 ns                ;
; N/A                                     ; 91.12 MHz ( period = 10.974 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|x_outTemp[15]      ; clk        ; clk      ; None                        ; None                      ; 8.602 ns                ;
; N/A                                     ; 91.17 MHz ( period = 10.968 ns )                    ; regisX:blokRegisX|outputRegister[13]         ; subtractor:blokSubtractor|b[10]              ; clk        ; clk      ; None                        ; None                      ; 8.054 ns                ;
; N/A                                     ; 91.19 MHz ( period = 10.966 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|angle_outTemp[25]  ; clk        ; clk      ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 91.24 MHz ( period = 10.960 ns )                    ; regisAngle:blokRegisAngle|outputRegister[3]  ; subtractor:blokSubtractor|y_outTemp[16]      ; clk        ; clk      ; None                        ; None                      ; 8.793 ns                ;
; N/A                                     ; 91.26 MHz ( period = 10.958 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|angle_outTemp[26]  ; clk        ; clk      ; None                        ; None                      ; 8.811 ns                ;
; N/A                                     ; 91.29 MHz ( period = 10.954 ns )                    ; regisAngle:blokRegisAngle|outputRegister[2]  ; subtractor:blokSubtractor|y_outTemp[27]      ; clk        ; clk      ; None                        ; None                      ; 8.723 ns                ;
; N/A                                     ; 91.31 MHz ( period = 10.952 ns )                    ; regisAngle:blokRegisAngle|outputRegister[1]  ; subtractor:blokSubtractor|y_outTemp[13]      ; clk        ; clk      ; None                        ; None                      ; 8.537 ns                ;
; N/A                                     ; 91.31 MHz ( period = 10.952 ns )                    ; regisAngle:blokRegisAngle|outputRegister[2]  ; subtractor:blokSubtractor|y_outTemp[4]       ; clk        ; clk      ; None                        ; None                      ; 8.493 ns                ;
; N/A                                     ; 91.34 MHz ( period = 10.948 ns )                    ; regisAngle:blokRegisAngle|outputRegister[2]  ; subtractor:blokSubtractor|x_outTemp[22]      ; clk        ; clk      ; None                        ; None                      ; 8.771 ns                ;
; N/A                                     ; 91.34 MHz ( period = 10.948 ns )                    ; regisAngle:blokRegisAngle|outputRegister[2]  ; subtractor:blokSubtractor|angle_outTemp[2]   ; clk        ; clk      ; None                        ; None                      ; 8.515 ns                ;
; N/A                                     ; 91.37 MHz ( period = 10.945 ns )                    ; subtractor:blokSubtractor|a[5]               ; subtractor:blokSubtractor|x_outTemp[29]      ; clk        ; clk      ; None                        ; None                      ; 7.036 ns                ;
; N/A                                     ; 91.46 MHz ( period = 10.934 ns )                    ; regisAngle:blokRegisAngle|outputRegister[10] ; subtractor:blokSubtractor|x_outTemp[21]      ; clk        ; clk      ; None                        ; None                      ; 8.786 ns                ;
; N/A                                     ; 91.46 MHz ( period = 10.934 ns )                    ; regisAngle:blokRegisAngle|outputRegister[6]  ; subtractor:blokSubtractor|x_outTemp[5]       ; clk        ; clk      ; None                        ; None                      ; 8.788 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                              ;                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'modeSin'                                                                                                                                                                               ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[63] ; angka[31]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 0.972 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[31] ; angka[1]$latch  ; modeSin    ; modeSin  ; None                        ; None                      ; 0.477 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[51] ; angka[21]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 0.481 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[52] ; angka[22]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 0.480 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[42] ; angka[12]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 0.475 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[50] ; angka[20]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 0.486 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[54] ; angka[24]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 0.481 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[56] ; angka[26]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 0.475 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[43] ; angka[13]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 0.481 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[45] ; angka[15]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 0.480 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[46] ; angka[16]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 0.481 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[44] ; angka[14]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 0.479 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[41] ; angka[11]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 0.471 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[53] ; angka[23]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 0.471 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[39] ; angka[9]$latch  ; modeSin    ; modeSin  ; None                        ; None                      ; 0.475 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[35] ; angka[5]$latch  ; modeSin    ; modeSin  ; None                        ; None                      ; 0.470 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[36] ; angka[6]$latch  ; modeSin    ; modeSin  ; None                        ; None                      ; 0.475 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[57] ; angka[27]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 0.476 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[58] ; angka[28]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 0.478 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[34] ; angka[4]$latch  ; modeSin    ; modeSin  ; None                        ; None                      ; 0.481 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[48] ; angka[18]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 0.477 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[49] ; angka[19]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 0.472 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[55] ; angka[25]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 0.472 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[32] ; angka[2]$latch  ; modeSin    ; modeSin  ; None                        ; None                      ; 0.483 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[30] ; angka[0]$latch  ; modeSin    ; modeSin  ; None                        ; None                      ; 0.483 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[38] ; angka[8]$latch  ; modeSin    ; modeSin  ; None                        ; None                      ; 0.486 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[47] ; angka[17]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 0.473 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[37] ; angka[7]$latch  ; modeSin    ; modeSin  ; None                        ; None                      ; 0.476 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[40] ; angka[10]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 0.481 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[59] ; angka[29]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 0.473 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[60] ; angka[30]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 0.472 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[33] ; angka[3]$latch  ; modeSin    ; modeSin  ; None                        ; None                      ; 0.476 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'modeCos'                                                                                                                                                                               ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[63] ; angka[31]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 0.972 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[31] ; angka[1]$latch  ; modeCos    ; modeCos  ; None                        ; None                      ; 0.477 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[51] ; angka[21]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 0.481 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[52] ; angka[22]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 0.480 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[42] ; angka[12]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 0.475 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[50] ; angka[20]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 0.486 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[54] ; angka[24]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 0.481 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[56] ; angka[26]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 0.475 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[43] ; angka[13]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 0.481 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[45] ; angka[15]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 0.480 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[46] ; angka[16]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 0.481 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[44] ; angka[14]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 0.479 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[41] ; angka[11]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 0.471 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[53] ; angka[23]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 0.471 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[39] ; angka[9]$latch  ; modeCos    ; modeCos  ; None                        ; None                      ; 0.475 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[35] ; angka[5]$latch  ; modeCos    ; modeCos  ; None                        ; None                      ; 0.470 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[36] ; angka[6]$latch  ; modeCos    ; modeCos  ; None                        ; None                      ; 0.475 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[57] ; angka[27]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 0.476 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[58] ; angka[28]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 0.478 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[34] ; angka[4]$latch  ; modeCos    ; modeCos  ; None                        ; None                      ; 0.481 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[48] ; angka[18]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 0.477 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[49] ; angka[19]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 0.472 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[55] ; angka[25]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 0.472 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[32] ; angka[2]$latch  ; modeCos    ; modeCos  ; None                        ; None                      ; 0.483 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[30] ; angka[0]$latch  ; modeCos    ; modeCos  ; None                        ; None                      ; 0.483 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[38] ; angka[8]$latch  ; modeCos    ; modeCos  ; None                        ; None                      ; 0.486 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[47] ; angka[17]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 0.473 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[37] ; angka[7]$latch  ; modeCos    ; modeCos  ; None                        ; None                      ; 0.476 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[40] ; angka[10]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 0.481 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[59] ; angka[29]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 0.473 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[60] ; angka[30]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 0.472 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[33] ; angka[3]$latch  ; modeCos    ; modeCos  ; None                        ; None                      ; 0.476 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                 ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[31]                ; subtractor:blokSubtractor|a[31]     ; clk        ; clk      ; None                       ; None                       ; 0.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[31]                ; subtractor:blokSubtractor|b[31]     ; clk        ; clk      ; None                       ; None                       ; 0.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[19]                ; subtractor:blokSubtractor|b[6]      ; clk        ; clk      ; None                       ; None                       ; 1.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[22]                ; subtractor:blokSubtractor|b[9]      ; clk        ; clk      ; None                       ; None                       ; 1.633 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[24]                ; subtractor:blokSubtractor|b[11]     ; clk        ; clk      ; None                       ; None                       ; 1.725 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[20]                ; regis:blokOutCos|outputRegister[20] ; clk        ; clk      ; None                       ; None                       ; 0.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[29]                ; regis:blokOutSin|outputRegister[29] ; clk        ; clk      ; None                       ; None                       ; 1.153 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[18]                ; regis:blokOutSin|outputRegister[18] ; clk        ; clk      ; None                       ; None                       ; 1.204 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[31]                ; regis:blokOutSin|outputRegister[31] ; clk        ; clk      ; None                       ; None                       ; 1.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[4]                 ; regis:blokOutCos|outputRegister[4]  ; clk        ; clk      ; None                       ; None                       ; 1.207 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[13]                ; regis:blokOutCos|outputRegister[13] ; clk        ; clk      ; None                       ; None                       ; 1.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[18]                ; subtractor:blokSubtractor|b[5]      ; clk        ; clk      ; None                       ; None                       ; 2.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[27]                ; subtractor:blokSubtractor|b[14]     ; clk        ; clk      ; None                       ; None                       ; 2.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[17]                ; subtractor:blokSubtractor|b[4]      ; clk        ; clk      ; None                       ; None                       ; 2.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[22]                ; subtractor:blokSubtractor|b[21]     ; clk        ; clk      ; None                       ; None                       ; 2.252 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[0]                 ; regis:blokOutSin|outputRegister[0]  ; clk        ; clk      ; None                       ; None                       ; 1.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[29]                ; subtractor:blokSubtractor|a[26]     ; clk        ; clk      ; None                       ; None                       ; 2.261 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[5]                 ; regis:blokOutSin|outputRegister[5]  ; clk        ; clk      ; None                       ; None                       ; 1.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[22]                ; regis:blokOutCos|outputRegister[22] ; clk        ; clk      ; None                       ; None                       ; 1.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[27]                ; regis:blokOutSin|outputRegister[27] ; clk        ; clk      ; None                       ; None                       ; 1.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[28]                ; regis:blokOutSin|outputRegister[28] ; clk        ; clk      ; None                       ; None                       ; 1.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[2]                 ; regis:blokOutCos|outputRegister[2]  ; clk        ; clk      ; None                       ; None                       ; 1.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[18]                ; regis:blokOutCos|outputRegister[18] ; clk        ; clk      ; None                       ; None                       ; 1.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[7]                 ; regis:blokOutCos|outputRegister[7]  ; clk        ; clk      ; None                       ; None                       ; 1.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[27]                ; regis:blokOutCos|outputRegister[27] ; clk        ; clk      ; None                       ; None                       ; 1.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[9]                 ; regis:blokOutSin|outputRegister[9]  ; clk        ; clk      ; None                       ; None                       ; 1.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[17]                ; regis:blokOutSin|outputRegister[17] ; clk        ; clk      ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[0]                 ; regis:blokOutCos|outputRegister[0]  ; clk        ; clk      ; None                       ; None                       ; 1.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[2]                 ; regis:blokOutSin|outputRegister[2]  ; clk        ; clk      ; None                       ; None                       ; 1.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[8]                 ; regis:blokOutCos|outputRegister[8]  ; clk        ; clk      ; None                       ; None                       ; 1.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[10]                ; regis:blokOutCos|outputRegister[10] ; clk        ; clk      ; None                       ; None                       ; 1.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[1]                 ; regis:blokOutSin|outputRegister[1]  ; clk        ; clk      ; None                       ; None                       ; 1.560 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[21]                ; subtractor:blokSubtractor|b[8]      ; clk        ; clk      ; None                       ; None                       ; 2.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[29]                ; subtractor:blokSubtractor|b[16]     ; clk        ; clk      ; None                       ; None                       ; 2.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[29]                ; subtractor:blokSubtractor|a[16]     ; clk        ; clk      ; None                       ; None                       ; 2.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[26]                ; subtractor:blokSubtractor|b[13]     ; clk        ; clk      ; None                       ; None                       ; 2.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[19]                ; regis:blokOutCos|outputRegister[19] ; clk        ; clk      ; None                       ; None                       ; 1.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[30]                ; regis:blokOutSin|outputRegister[30] ; clk        ; clk      ; None                       ; None                       ; 1.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[30]                ; subtractor:blokSubtractor|a[28]     ; clk        ; clk      ; None                       ; None                       ; 2.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[18]                ; subtractor:blokSubtractor|a[5]      ; clk        ; clk      ; None                       ; None                       ; 2.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[3]                 ; regis:blokOutSin|outputRegister[3]  ; clk        ; clk      ; None                       ; None                       ; 1.767 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[20]                ; subtractor:blokSubtractor|a[19]     ; clk        ; clk      ; None                       ; None                       ; 2.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[6]                 ; regis:blokOutCos|outputRegister[6]  ; clk        ; clk      ; None                       ; None                       ; 1.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[25]                ; regis:blokOutCos|outputRegister[25] ; clk        ; clk      ; None                       ; None                       ; 1.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[20]                ; regis:blokOutSin|outputRegister[20] ; clk        ; clk      ; None                       ; None                       ; 1.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[21]                ; regis:blokOutCos|outputRegister[21] ; clk        ; clk      ; None                       ; None                       ; 1.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[11]                ; regis:blokOutCos|outputRegister[11] ; clk        ; clk      ; None                       ; None                       ; 1.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[20]                ; subtractor:blokSubtractor|b[7]      ; clk        ; clk      ; None                       ; None                       ; 2.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[9]                 ; regis:blokOutCos|outputRegister[9]  ; clk        ; clk      ; None                       ; None                       ; 1.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[26]                ; subtractor:blokSubtractor|a[13]     ; clk        ; clk      ; None                       ; None                       ; 2.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[28]                ; subtractor:blokSubtractor|b[15]     ; clk        ; clk      ; None                       ; None                       ; 2.597 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[5]                 ; regis:blokOutCos|outputRegister[5]  ; clk        ; clk      ; None                       ; None                       ; 1.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[30]                ; subtractor:blokSubtractor|b[17]     ; clk        ; clk      ; None                       ; None                       ; 2.624 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[22]                ; subtractor:blokSubtractor|a[21]     ; clk        ; clk      ; None                       ; None                       ; 2.633 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[22]                ; subtractor:blokSubtractor|a[9]      ; clk        ; clk      ; None                       ; None                       ; 2.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[30]                ; subtractor:blokSubtractor|a[17]     ; clk        ; clk      ; None                       ; None                       ; 2.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[13]                ; subtractor:blokSubtractor|a[0]      ; clk        ; clk      ; None                       ; None                       ; 2.734 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[25]                ; subtractor:blokSubtractor|b[12]     ; clk        ; clk      ; None                       ; None                       ; 2.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[28]                ; subtractor:blokSubtractor|b[27]     ; clk        ; clk      ; None                       ; None                       ; 2.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[19]                ; regis:blokOutSin|outputRegister[19] ; clk        ; clk      ; None                       ; None                       ; 2.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[23]                ; regis:blokOutSin|outputRegister[23] ; clk        ; clk      ; None                       ; None                       ; 2.116 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[3]                 ; regis:blokOutCos|outputRegister[3]  ; clk        ; clk      ; None                       ; None                       ; 2.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[26]                ; regis:blokOutCos|outputRegister[26] ; clk        ; clk      ; None                       ; None                       ; 2.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[16]                ; subtractor:blokSubtractor|b[3]      ; clk        ; clk      ; None                       ; None                       ; 2.844 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[12]                ; regis:blokOutSin|outputRegister[12] ; clk        ; clk      ; None                       ; None                       ; 2.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[15]                ; regis:blokOutSin|outputRegister[15] ; clk        ; clk      ; None                       ; None                       ; 2.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[30]                ; subtractor:blokSubtractor|a[29]     ; clk        ; clk      ; None                       ; None                       ; 2.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[17]                ; subtractor:blokSubtractor|a[4]      ; clk        ; clk      ; None                       ; None                       ; 2.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[16]                ; regis:blokOutSin|outputRegister[16] ; clk        ; clk      ; None                       ; None                       ; 2.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[21]                ; subtractor:blokSubtractor|a[19]     ; clk        ; clk      ; None                       ; None                       ; 3.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[26]                ; regis:blokOutSin|outputRegister[26] ; clk        ; clk      ; None                       ; None                       ; 2.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[20]                ; subtractor:blokSubtractor|b[19]     ; clk        ; clk      ; None                       ; None                       ; 3.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[14]                ; regis:blokOutSin|outputRegister[14] ; clk        ; clk      ; None                       ; None                       ; 2.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[7]                 ; regis:blokOutSin|outputRegister[7]  ; clk        ; clk      ; None                       ; None                       ; 2.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[30]                ; regis:blokOutCos|outputRegister[30] ; clk        ; clk      ; None                       ; None                       ; 2.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[29]                ; subtractor:blokSubtractor|a[28]     ; clk        ; clk      ; None                       ; None                       ; 2.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[13]                ; regis:blokOutSin|outputRegister[13] ; clk        ; clk      ; None                       ; None                       ; 2.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[28]                ; subtractor:blokSubtractor|a[15]     ; clk        ; clk      ; None                       ; None                       ; 3.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[28]                ; subtractor:blokSubtractor|a[27]     ; clk        ; clk      ; None                       ; None                       ; 3.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[30]                ; subtractor:blokSubtractor|a[26]     ; clk        ; clk      ; None                       ; None                       ; 3.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[23]                ; subtractor:blokSubtractor|b[22]     ; clk        ; clk      ; None                       ; None                       ; 3.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[29]                ; regis:blokOutCos|outputRegister[29] ; clk        ; clk      ; None                       ; None                       ; 2.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[24]                ; regis:blokOutCos|outputRegister[24] ; clk        ; clk      ; None                       ; None                       ; 2.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[23]                ; subtractor:blokSubtractor|a[10]     ; clk        ; clk      ; None                       ; None                       ; 3.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[6]                 ; regis:blokOutSin|outputRegister[6]  ; clk        ; clk      ; None                       ; None                       ; 2.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[30]                ; subtractor:blokSubtractor|b[26]     ; clk        ; clk      ; None                       ; None                       ; 3.116 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[22]                ; regis:blokOutSin|outputRegister[22] ; clk        ; clk      ; None                       ; None                       ; 2.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[25]                ; regis:blokOutSin|outputRegister[25] ; clk        ; clk      ; None                       ; None                       ; 2.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[14]                ; subtractor:blokSubtractor|a[1]      ; clk        ; clk      ; None                       ; None                       ; 3.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[21]                ; subtractor:blokSubtractor|b[19]     ; clk        ; clk      ; None                       ; None                       ; 3.374 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[21]                ; subtractor:blokSubtractor|a[20]     ; clk        ; clk      ; None                       ; None                       ; 3.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[12]                ; regis:blokOutCos|outputRegister[12] ; clk        ; clk      ; None                       ; None                       ; 2.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[31]                ; regis:blokOutCos|outputRegister[31] ; clk        ; clk      ; None                       ; None                       ; 2.455 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[22]                ; subtractor:blokSubtractor|b[19]     ; clk        ; clk      ; None                       ; None                       ; 3.366 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[14]                ; subtractor:blokSubtractor|b[1]      ; clk        ; clk      ; None                       ; None                       ; 3.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[30]                ; subtractor:blokSubtractor|b[29]     ; clk        ; clk      ; None                       ; None                       ; 3.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[23]                ; regis:blokOutCos|outputRegister[23] ; clk        ; clk      ; None                       ; None                       ; 2.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[24]                ; subtractor:blokSubtractor|a[11]     ; clk        ; clk      ; None                       ; None                       ; 3.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[16]                ; regis:blokOutCos|outputRegister[16] ; clk        ; clk      ; None                       ; None                       ; 2.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[17]                ; regis:blokOutCos|outputRegister[17] ; clk        ; clk      ; None                       ; None                       ; 2.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[21]                ; subtractor:blokSubtractor|a[8]      ; clk        ; clk      ; None                       ; None                       ; 3.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[1]                 ; regis:blokOutCos|outputRegister[1]  ; clk        ; clk      ; None                       ; None                       ; 2.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[21]                ; subtractor:blokSubtractor|b[20]     ; clk        ; clk      ; None                       ; None                       ; 3.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[23]                ; subtractor:blokSubtractor|b[10]     ; clk        ; clk      ; None                       ; None                       ; 3.258 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[14]                ; regis:blokOutCos|outputRegister[14] ; clk        ; clk      ; None                       ; None                       ; 2.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[24]                ; subtractor:blokSubtractor|a[23]     ; clk        ; clk      ; None                       ; None                       ; 3.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[26]                ; subtractor:blokSubtractor|b[25]     ; clk        ; clk      ; None                       ; None                       ; 3.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[19]                ; subtractor:blokSubtractor|b[18]     ; clk        ; clk      ; None                       ; None                       ; 3.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[25]                ; subtractor:blokSubtractor|a[12]     ; clk        ; clk      ; None                       ; None                       ; 3.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[24]                ; regis:blokOutSin|outputRegister[24] ; clk        ; clk      ; None                       ; None                       ; 2.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[21]                ; regis:blokOutSin|outputRegister[21] ; clk        ; clk      ; None                       ; None                       ; 2.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[24]                ; subtractor:blokSubtractor|a[22]     ; clk        ; clk      ; None                       ; None                       ; 3.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[8]                 ; regis:blokOutSin|outputRegister[8]  ; clk        ; clk      ; None                       ; None                       ; 2.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[14]                ; subtractor:blokSubtractor|a[2]      ; clk        ; clk      ; None                       ; None                       ; 3.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[16]                ; subtractor:blokSubtractor|a[3]      ; clk        ; clk      ; None                       ; None                       ; 3.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[19]                ; subtractor:blokSubtractor|a[18]     ; clk        ; clk      ; None                       ; None                       ; 3.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[30]                ; subtractor:blokSubtractor|b[18]     ; clk        ; clk      ; None                       ; None                       ; 3.465 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[11]                ; regis:blokOutSin|outputRegister[11] ; clk        ; clk      ; None                       ; None                       ; 2.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[18]                ; subtractor:blokSubtractor|b[17]     ; clk        ; clk      ; None                       ; None                       ; 3.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[28]                ; subtractor:blokSubtractor|b[26]     ; clk        ; clk      ; None                       ; None                       ; 3.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[30]                ; subtractor:blokSubtractor|b[28]     ; clk        ; clk      ; None                       ; None                       ; 3.550 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[25]                ; subtractor:blokSubtractor|a[22]     ; clk        ; clk      ; None                       ; None                       ; 3.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[10]                ; regis:blokOutSin|outputRegister[10] ; clk        ; clk      ; None                       ; None                       ; 2.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[22]                ; subtractor:blokSubtractor|a[19]     ; clk        ; clk      ; None                       ; None                       ; 3.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; subtractor:blokSubtractor|kCount[1]                 ; subtractor:blokSubtractor|b[24]     ; clk        ; clk      ; None                       ; None                       ; 2.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[29]                ; subtractor:blokSubtractor|b[26]     ; clk        ; clk      ; None                       ; None                       ; 3.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[29]                ; subtractor:blokSubtractor|b[28]     ; clk        ; clk      ; None                       ; None                       ; 3.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[30]                ; subtractor:blokSubtractor|a[27]     ; clk        ; clk      ; None                       ; None                       ; 3.678 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[24]                ; subtractor:blokSubtractor|a[21]     ; clk        ; clk      ; None                       ; None                       ; 3.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[20]                ; subtractor:blokSubtractor|a[7]      ; clk        ; clk      ; None                       ; None                       ; 3.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[23]                ; subtractor:blokSubtractor|a[21]     ; clk        ; clk      ; None                       ; None                       ; 3.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[25]                ; subtractor:blokSubtractor|b[24]     ; clk        ; clk      ; None                       ; None                       ; 3.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[28]                ; subtractor:blokSubtractor|a[24]     ; clk        ; clk      ; None                       ; None                       ; 3.725 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[6]                 ; subtractor:blokSubtractor|a[5]      ; clk        ; clk      ; None                       ; None                       ; 3.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[25]                ; subtractor:blokSubtractor|b[22]     ; clk        ; clk      ; None                       ; None                       ; 3.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[15]                ; regis:blokOutCos|outputRegister[15] ; clk        ; clk      ; None                       ; None                       ; 2.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[30]                ; subtractor:blokSubtractor|b[22]     ; clk        ; clk      ; None                       ; None                       ; 3.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[28]                ; subtractor:blokSubtractor|a[23]     ; clk        ; clk      ; None                       ; None                       ; 3.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[28]                ; regis:blokOutCos|outputRegister[28] ; clk        ; clk      ; None                       ; None                       ; 3.107 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[29]                ; subtractor:blokSubtractor|b[17]     ; clk        ; clk      ; None                       ; None                       ; 3.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[27]                ; subtractor:blokSubtractor|b[26]     ; clk        ; clk      ; None                       ; None                       ; 3.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[26]                ; subtractor:blokSubtractor|a[25]     ; clk        ; clk      ; None                       ; None                       ; 3.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[25]                ; subtractor:blokSubtractor|a[24]     ; clk        ; clk      ; None                       ; None                       ; 3.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; subtractor:blokSubtractor|kCount[3]                 ; subtractor:blokSubtractor|b[25]     ; clk        ; clk      ; None                       ; None                       ; 2.412 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[28]                ; subtractor:blokSubtractor|b[25]     ; clk        ; clk      ; None                       ; None                       ; 3.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[27]                ; subtractor:blokSubtractor|a[14]     ; clk        ; clk      ; None                       ; None                       ; 3.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[23]                ; subtractor:blokSubtractor|b[20]     ; clk        ; clk      ; None                       ; None                       ; 4.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[23]                ; subtractor:blokSubtractor|a[22]     ; clk        ; clk      ; None                       ; None                       ; 4.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[19]                ; subtractor:blokSubtractor|a[6]      ; clk        ; clk      ; None                       ; None                       ; 4.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[4]                 ; regis:blokOutSin|outputRegister[4]  ; clk        ; clk      ; None                       ; None                       ; 3.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[7]                 ; subtractor:blokSubtractor|a[1]      ; clk        ; clk      ; None                       ; None                       ; 4.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[26]                ; subtractor:blokSubtractor|a[14]     ; clk        ; clk      ; None                       ; None                       ; 4.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[24]                ; subtractor:blokSubtractor|b[23]     ; clk        ; clk      ; None                       ; None                       ; 4.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[25]                ; subtractor:blokSubtractor|a[13]     ; clk        ; clk      ; None                       ; None                       ; 4.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[27]                ; subtractor:blokSubtractor|a[26]     ; clk        ; clk      ; None                       ; None                       ; 4.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[13]                ; subtractor:blokSubtractor|b[0]      ; clk        ; clk      ; None                       ; None                       ; 4.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; subtractor:blokSubtractor|kCount[3]                 ; subtractor:blokSubtractor|a[24]     ; clk        ; clk      ; None                       ; None                       ; 2.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[7]                 ; subtractor:blokSubtractor|a[5]      ; clk        ; clk      ; None                       ; None                       ; 4.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; subtractor:blokSubtractor|kCount[3]                 ; subtractor:blokSubtractor|b[12]     ; clk        ; clk      ; None                       ; None                       ; 2.560 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[6]                 ; subtractor:blokSubtractor|b[0]      ; clk        ; clk      ; None                       ; None                       ; 4.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[21]                ; subtractor:blokSubtractor|a[9]      ; clk        ; clk      ; None                       ; None                       ; 4.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[28]                ; subtractor:blokSubtractor|a[16]     ; clk        ; clk      ; None                       ; None                       ; 4.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[30]                ; subtractor:blokSubtractor|a[24]     ; clk        ; clk      ; None                       ; None                       ; 4.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[27]                ; subtractor:blokSubtractor|b[25]     ; clk        ; clk      ; None                       ; None                       ; 4.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[22]                ; subtractor:blokSubtractor|b[20]     ; clk        ; clk      ; None                       ; None                       ; 4.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[7]                 ; subtractor:blokSubtractor|a[3]      ; clk        ; clk      ; None                       ; None                       ; 4.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[29]                ; subtractor:blokSubtractor|a[24]     ; clk        ; clk      ; None                       ; None                       ; 4.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[15]                ; subtractor:blokSubtractor|a[2]      ; clk        ; clk      ; None                       ; None                       ; 4.233 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[27]                ; subtractor:blokSubtractor|a[23]     ; clk        ; clk      ; None                       ; None                       ; 4.258 ns                 ;
; Not operational: Clock Skew > Data Delay ; subtractor:blokSubtractor|kCount[1]                 ; subtractor:blokSubtractor|b[25]     ; clk        ; clk      ; None                       ; None                       ; 2.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[10]                ; subtractor:blokSubtractor|a[9]      ; clk        ; clk      ; None                       ; None                       ; 4.254 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[29]                ; subtractor:blokSubtractor|a[27]     ; clk        ; clk      ; None                       ; None                       ; 4.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[28]                ; subtractor:blokSubtractor|a[20]     ; clk        ; clk      ; None                       ; None                       ; 4.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[30]                ; subtractor:blokSubtractor|b[27]     ; clk        ; clk      ; None                       ; None                       ; 4.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[28]                ; subtractor:blokSubtractor|b[16]     ; clk        ; clk      ; None                       ; None                       ; 4.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[23]                ; subtractor:blokSubtractor|a[20]     ; clk        ; clk      ; None                       ; None                       ; 4.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[4]                 ; subtractor:blokSubtractor|a[3]      ; clk        ; clk      ; None                       ; None                       ; 4.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[26]                ; subtractor:blokSubtractor|a[24]     ; clk        ; clk      ; None                       ; None                       ; 4.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; subtractor:blokSubtractor|kCount[3]                 ; subtractor:blokSubtractor|b[18]     ; clk        ; clk      ; None                       ; None                       ; 2.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; subtractor:blokSubtractor|kCount[3]                 ; subtractor:blokSubtractor|b[16]     ; clk        ; clk      ; None                       ; None                       ; 2.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[18]                ; subtractor:blokSubtractor|a[17]     ; clk        ; clk      ; None                       ; None                       ; 4.420 ns                 ;
; Not operational: Clock Skew > Data Delay ; subtractor:blokSubtractor|kCount[3]                 ; subtractor:blokSubtractor|b[8]      ; clk        ; clk      ; None                       ; None                       ; 2.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[18]                ; subtractor:blokSubtractor|b[16]     ; clk        ; clk      ; None                       ; None                       ; 4.394 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[26]                ; subtractor:blokSubtractor|a[16]     ; clk        ; clk      ; None                       ; None                       ; 4.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[17]                ; subtractor:blokSubtractor|b[5]      ; clk        ; clk      ; None                       ; None                       ; 4.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; subtractor:blokSubtractor|kCount[3]                 ; subtractor:blokSubtractor|b[24]     ; clk        ; clk      ; None                       ; None                       ; 2.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[22]                ; subtractor:blokSubtractor|a[20]     ; clk        ; clk      ; None                       ; None                       ; 4.403 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[15]                ; subtractor:blokSubtractor|b[2]      ; clk        ; clk      ; None                       ; None                       ; 4.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[23]                ; subtractor:blokSubtractor|b[21]     ; clk        ; clk      ; None                       ; None                       ; 4.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[30]                ; subtractor:blokSubtractor|b[24]     ; clk        ; clk      ; None                       ; None                       ; 4.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[9]                 ; subtractor:blokSubtractor|a[8]      ; clk        ; clk      ; None                       ; None                       ; 4.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[12]                ; subtractor:blokSubtractor|a[11]     ; clk        ; clk      ; None                       ; None                       ; 4.536 ns                 ;
; Not operational: Clock Skew > Data Delay ; subtractor:blokSubtractor|kCount[2]                 ; subtractor:blokSubtractor|a[17]     ; clk        ; clk      ; None                       ; None                       ; 2.526 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[26]                ; subtractor:blokSubtractor|a[23]     ; clk        ; clk      ; None                       ; None                       ; 4.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[30]                ; subtractor:blokSubtractor|b[23]     ; clk        ; clk      ; None                       ; None                       ; 4.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; subtractor:blokSubtractor|kCount[3]                 ; subtractor:blokSubtractor|a[18]     ; clk        ; clk      ; None                       ; None                       ; 2.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[27]                ; subtractor:blokSubtractor|a[15]     ; clk        ; clk      ; None                       ; None                       ; 4.520 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[21]                ; subtractor:blokSubtractor|b[9]      ; clk        ; clk      ; None                       ; None                       ; 4.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[30]                ; subtractor:blokSubtractor|a[18]     ; clk        ; clk      ; None                       ; None                       ; 4.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[17]                ; subtractor:blokSubtractor|b[16]     ; clk        ; clk      ; None                       ; None                       ; 4.494 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                     ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------+
; tsu                                                                                  ;
+-------+--------------+------------+-----------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                        ; To Clock ;
+-------+--------------+------------+-----------+---------------------------+----------+
; N/A   ; None         ; 5.459 ns   ; Sudut[4]  ; angle_baru[4]             ; modeSin  ;
; N/A   ; None         ; 5.332 ns   ; Sudut[24] ; angle_baru[24]            ; modeSin  ;
; N/A   ; None         ; 5.301 ns   ; Sudut[5]  ; angle_baru[5]             ; modeSin  ;
; N/A   ; None         ; 5.269 ns   ; Sudut[13] ; angle_baru[13]            ; modeSin  ;
; N/A   ; None         ; 5.144 ns   ; Sudut[22] ; angle_baru[22]            ; modeSin  ;
; N/A   ; None         ; 5.092 ns   ; Sudut[11] ; angle_baru[11]            ; modeSin  ;
; N/A   ; None         ; 5.043 ns   ; Sudut[20] ; angle_baru[20]            ; modeSin  ;
; N/A   ; None         ; 4.975 ns   ; Sudut[29] ; angle_baru[29]            ; modeSin  ;
; N/A   ; None         ; 4.965 ns   ; Sudut[14] ; angle_baru[14]            ; modeSin  ;
; N/A   ; None         ; 4.964 ns   ; modeCos   ; fsm:TOFSM|currentState.s0 ; clk      ;
; N/A   ; None         ; 4.961 ns   ; modeCos   ; fsm:TOFSM|currentState.s4 ; clk      ;
; N/A   ; None         ; 4.944 ns   ; Sudut[26] ; angle_baru[26]            ; modeSin  ;
; N/A   ; None         ; 4.930 ns   ; Sudut[17] ; angle_baru[17]            ; modeSin  ;
; N/A   ; None         ; 4.898 ns   ; Sudut[0]  ; angle_baru[0]             ; modeSin  ;
; N/A   ; None         ; 4.892 ns   ; Sudut[2]  ; angle_baru[2]             ; modeSin  ;
; N/A   ; None         ; 4.886 ns   ; Sudut[15] ; angle_baru[15]            ; modeSin  ;
; N/A   ; None         ; 4.869 ns   ; Sudut[12] ; angle_baru[12]            ; modeSin  ;
; N/A   ; None         ; 4.868 ns   ; Sudut[27] ; angle_baru[27]            ; modeSin  ;
; N/A   ; None         ; 4.865 ns   ; Sudut[21] ; angle_baru[21]            ; modeSin  ;
; N/A   ; None         ; 4.857 ns   ; Sudut[7]  ; angle_baru[7]             ; modeSin  ;
; N/A   ; None         ; 4.834 ns   ; Sudut[25] ; angle_baru[25]            ; modeSin  ;
; N/A   ; None         ; 4.795 ns   ; Sudut[10] ; angle_baru[10]            ; modeSin  ;
; N/A   ; None         ; 4.789 ns   ; Sudut[30] ; angle_baru[30]            ; modeSin  ;
; N/A   ; None         ; 4.770 ns   ; Sudut[16] ; angle_baru[16]            ; modeSin  ;
; N/A   ; None         ; 4.763 ns   ; Sudut[19] ; angle_baru[19]            ; modeSin  ;
; N/A   ; None         ; 4.752 ns   ; Sudut[1]  ; angle_baru[1]             ; modeSin  ;
; N/A   ; None         ; 4.749 ns   ; Sudut[6]  ; angle_baru[6]             ; modeSin  ;
; N/A   ; None         ; 4.748 ns   ; Sudut[9]  ; angle_baru[9]             ; modeSin  ;
; N/A   ; None         ; 4.742 ns   ; Sudut[18] ; angle_baru[18]            ; modeSin  ;
; N/A   ; None         ; 4.716 ns   ; Sudut[8]  ; angle_baru[8]             ; modeSin  ;
; N/A   ; None         ; 4.711 ns   ; modeTan   ; fsm:TOFSM|currentState.s0 ; clk      ;
; N/A   ; None         ; 4.708 ns   ; modeTan   ; fsm:TOFSM|currentState.s4 ; clk      ;
; N/A   ; None         ; 4.650 ns   ; Sudut[3]  ; angle_baru[3]             ; modeSin  ;
; N/A   ; None         ; 4.629 ns   ; Sudut[23] ; angle_baru[23]            ; modeSin  ;
; N/A   ; None         ; 4.363 ns   ; Sudut[28] ; angle_baru[28]            ; modeSin  ;
; N/A   ; None         ; 3.660 ns   ; Sudut[31] ; angka[31]$latch           ; modeSin  ;
; N/A   ; None         ; 3.368 ns   ; Sudut[31] ; angka[31]$latch           ; modeCos  ;
; N/A   ; None         ; 1.305 ns   ; modeSin   ; angkaTemp[35]             ; modeSin  ;
; N/A   ; None         ; 1.013 ns   ; modeSin   ; angkaTemp[35]             ; modeCos  ;
; N/A   ; None         ; 0.909 ns   ; modeSin   ; angkaTemp[59]             ; modeSin  ;
; N/A   ; None         ; 0.873 ns   ; modeSin   ; fsm:TOFSM|currentState.s0 ; clk      ;
; N/A   ; None         ; 0.870 ns   ; modeSin   ; fsm:TOFSM|currentState.s4 ; clk      ;
; N/A   ; None         ; 0.821 ns   ; modeSin   ; angkaTemp[41]             ; modeSin  ;
; N/A   ; None         ; 0.721 ns   ; modeSin   ; angkaTemp[53]             ; modeSin  ;
; N/A   ; None         ; 0.617 ns   ; modeSin   ; angkaTemp[59]             ; modeCos  ;
; N/A   ; None         ; 0.567 ns   ; modeSin   ; angkaTemp[36]             ; modeSin  ;
; N/A   ; None         ; 0.529 ns   ; modeSin   ; angkaTemp[41]             ; modeCos  ;
; N/A   ; None         ; 0.429 ns   ; modeSin   ; angkaTemp[53]             ; modeCos  ;
; N/A   ; None         ; 0.409 ns   ; modeSin   ; angkaTemp[48]             ; modeSin  ;
; N/A   ; None         ; 0.397 ns   ; modeSin   ; angkaTemp[50]             ; modeSin  ;
; N/A   ; None         ; 0.393 ns   ; modeSin   ; angkaTemp[49]             ; modeSin  ;
; N/A   ; None         ; 0.327 ns   ; modeSin   ; angkaTemp[47]             ; modeSin  ;
; N/A   ; None         ; 0.311 ns   ; modeSin   ; angkaTemp[37]             ; modeSin  ;
; N/A   ; None         ; 0.298 ns   ; modeSin   ; angkaTemp[60]             ; modeSin  ;
; N/A   ; None         ; 0.275 ns   ; modeSin   ; angkaTemp[36]             ; modeCos  ;
; N/A   ; None         ; 0.267 ns   ; modeSin   ; angkaTemp[39]             ; modeSin  ;
; N/A   ; None         ; 0.178 ns   ; modeSin   ; angkaTemp[52]             ; modeSin  ;
; N/A   ; None         ; 0.137 ns   ; modeSin   ; angkaTemp[30]             ; modeSin  ;
; N/A   ; None         ; 0.117 ns   ; modeSin   ; angkaTemp[48]             ; modeCos  ;
; N/A   ; None         ; 0.105 ns   ; modeSin   ; angkaTemp[50]             ; modeCos  ;
; N/A   ; None         ; 0.101 ns   ; modeSin   ; angkaTemp[49]             ; modeCos  ;
; N/A   ; None         ; 0.100 ns   ; modeSin   ; angkaTemp[51]             ; modeSin  ;
; N/A   ; None         ; 0.096 ns   ; modeSin   ; angkaTemp[40]             ; modeSin  ;
; N/A   ; None         ; 0.056 ns   ; modeSin   ; angkaTemp[32]             ; modeSin  ;
; N/A   ; None         ; 0.035 ns   ; modeSin   ; angkaTemp[47]             ; modeCos  ;
; N/A   ; None         ; 0.019 ns   ; modeSin   ; angkaTemp[37]             ; modeCos  ;
; N/A   ; None         ; 0.006 ns   ; modeSin   ; angkaTemp[60]             ; modeCos  ;
; N/A   ; None         ; -0.012 ns  ; modeSin   ; angkaTemp[38]             ; modeSin  ;
; N/A   ; None         ; -0.025 ns  ; modeSin   ; angkaTemp[39]             ; modeCos  ;
; N/A   ; None         ; -0.072 ns  ; modeSin   ; angkaTemp[33]             ; modeSin  ;
; N/A   ; None         ; -0.076 ns  ; modeSin   ; angkaTemp[56]             ; modeSin  ;
; N/A   ; None         ; -0.085 ns  ; modeSin   ; angkaTemp[55]             ; modeSin  ;
; N/A   ; None         ; -0.092 ns  ; modeSin   ; angkaTemp[34]             ; modeSin  ;
; N/A   ; None         ; -0.114 ns  ; modeSin   ; angkaTemp[52]             ; modeCos  ;
; N/A   ; None         ; -0.155 ns  ; modeSin   ; angkaTemp[30]             ; modeCos  ;
; N/A   ; None         ; -0.192 ns  ; modeSin   ; angkaTemp[51]             ; modeCos  ;
; N/A   ; None         ; -0.196 ns  ; modeSin   ; angkaTemp[40]             ; modeCos  ;
; N/A   ; None         ; -0.236 ns  ; modeSin   ; angkaTemp[32]             ; modeCos  ;
; N/A   ; None         ; -0.247 ns  ; modeSin   ; angkaTemp[58]             ; modeSin  ;
; N/A   ; None         ; -0.266 ns  ; modeSin   ; angkaTemp[45]             ; modeSin  ;
; N/A   ; None         ; -0.269 ns  ; modeSin   ; angkaTemp[42]             ; modeSin  ;
; N/A   ; None         ; -0.269 ns  ; modeSin   ; angkaTemp[57]             ; modeSin  ;
; N/A   ; None         ; -0.304 ns  ; modeSin   ; angkaTemp[38]             ; modeCos  ;
; N/A   ; None         ; -0.314 ns  ; modeSin   ; angkaTemp[43]             ; modeSin  ;
; N/A   ; None         ; -0.314 ns  ; modeSin   ; angkaTemp[44]             ; modeSin  ;
; N/A   ; None         ; -0.321 ns  ; modeSin   ; angkaTemp[54]             ; modeSin  ;
; N/A   ; None         ; -0.364 ns  ; modeSin   ; angkaTemp[33]             ; modeCos  ;
; N/A   ; None         ; -0.368 ns  ; modeSin   ; angkaTemp[56]             ; modeCos  ;
; N/A   ; None         ; -0.377 ns  ; modeSin   ; angkaTemp[55]             ; modeCos  ;
; N/A   ; None         ; -0.384 ns  ; modeSin   ; angkaTemp[34]             ; modeCos  ;
; N/A   ; None         ; -0.514 ns  ; modeSin   ; angkaTemp[31]             ; modeSin  ;
; N/A   ; None         ; -0.530 ns  ; modeSin   ; angkaTemp[46]             ; modeSin  ;
; N/A   ; None         ; -0.539 ns  ; modeSin   ; angkaTemp[58]             ; modeCos  ;
; N/A   ; None         ; -0.558 ns  ; modeSin   ; angkaTemp[45]             ; modeCos  ;
; N/A   ; None         ; -0.561 ns  ; modeSin   ; angkaTemp[42]             ; modeCos  ;
; N/A   ; None         ; -0.561 ns  ; modeSin   ; angkaTemp[57]             ; modeCos  ;
; N/A   ; None         ; -0.606 ns  ; modeSin   ; angkaTemp[43]             ; modeCos  ;
; N/A   ; None         ; -0.606 ns  ; modeSin   ; angkaTemp[44]             ; modeCos  ;
; N/A   ; None         ; -0.613 ns  ; modeSin   ; angkaTemp[54]             ; modeCos  ;
; N/A   ; None         ; -0.799 ns  ; modeSin   ; angkaTemp[63]             ; modeSin  ;
; N/A   ; None         ; -0.806 ns  ; modeSin   ; angkaTemp[31]             ; modeCos  ;
; N/A   ; None         ; -0.822 ns  ; modeSin   ; angkaTemp[46]             ; modeCos  ;
; N/A   ; None         ; -0.988 ns  ; modeSin   ; angka[31]$latch           ; modeSin  ;
; N/A   ; None         ; -1.091 ns  ; modeSin   ; angkaTemp[63]             ; modeCos  ;
; N/A   ; None         ; -1.280 ns  ; modeSin   ; angka[31]$latch           ; modeCos  ;
+-------+--------------+------------+-----------+---------------------------+----------+


+------------------------------------------------------------------------------+
; tco                                                                          ;
+-------+--------------+------------+-----------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From            ; To        ; From Clock ;
+-------+--------------+------------+-----------------+-----------+------------+
; N/A   ; None         ; 12.273 ns  ; angka[7]$latch  ; angka[7]  ; modeCos    ;
; N/A   ; None         ; 11.981 ns  ; angka[7]$latch  ; angka[7]  ; modeSin    ;
; N/A   ; None         ; 11.328 ns  ; angka[22]$latch ; angka[22] ; modeCos    ;
; N/A   ; None         ; 11.150 ns  ; angka[27]$latch ; angka[27] ; modeCos    ;
; N/A   ; None         ; 11.063 ns  ; angka[19]$latch ; angka[19] ; modeCos    ;
; N/A   ; None         ; 11.036 ns  ; angka[22]$latch ; angka[22] ; modeSin    ;
; N/A   ; None         ; 10.994 ns  ; angka[3]$latch  ; angka[3]  ; modeCos    ;
; N/A   ; None         ; 10.954 ns  ; angka[17]$latch ; angka[17] ; modeCos    ;
; N/A   ; None         ; 10.858 ns  ; angka[27]$latch ; angka[27] ; modeSin    ;
; N/A   ; None         ; 10.786 ns  ; angka[24]$latch ; angka[24] ; modeCos    ;
; N/A   ; None         ; 10.771 ns  ; angka[19]$latch ; angka[19] ; modeSin    ;
; N/A   ; None         ; 10.725 ns  ; angka[16]$latch ; angka[16] ; modeCos    ;
; N/A   ; None         ; 10.702 ns  ; angka[3]$latch  ; angka[3]  ; modeSin    ;
; N/A   ; None         ; 10.662 ns  ; angka[17]$latch ; angka[17] ; modeSin    ;
; N/A   ; None         ; 10.636 ns  ; angka[31]$latch ; angka[31] ; modeCos    ;
; N/A   ; None         ; 10.632 ns  ; angka[28]$latch ; angka[28] ; modeCos    ;
; N/A   ; None         ; 10.601 ns  ; angka[13]$latch ; angka[13] ; modeCos    ;
; N/A   ; None         ; 10.573 ns  ; angka[14]$latch ; angka[14] ; modeCos    ;
; N/A   ; None         ; 10.496 ns  ; angka[30]$latch ; angka[30] ; modeCos    ;
; N/A   ; None         ; 10.494 ns  ; angka[24]$latch ; angka[24] ; modeSin    ;
; N/A   ; None         ; 10.490 ns  ; angka[1]$latch  ; angka[1]  ; modeCos    ;
; N/A   ; None         ; 10.433 ns  ; angka[16]$latch ; angka[16] ; modeSin    ;
; N/A   ; None         ; 10.424 ns  ; angka[2]$latch  ; angka[2]  ; modeCos    ;
; N/A   ; None         ; 10.400 ns  ; angka[10]$latch ; angka[10] ; modeCos    ;
; N/A   ; None         ; 10.359 ns  ; angka[26]$latch ; angka[26] ; modeCos    ;
; N/A   ; None         ; 10.344 ns  ; angka[31]$latch ; angka[31] ; modeSin    ;
; N/A   ; None         ; 10.344 ns  ; angka[25]$latch ; angka[25] ; modeCos    ;
; N/A   ; None         ; 10.341 ns  ; angka[18]$latch ; angka[18] ; modeCos    ;
; N/A   ; None         ; 10.340 ns  ; angka[28]$latch ; angka[28] ; modeSin    ;
; N/A   ; None         ; 10.309 ns  ; angka[13]$latch ; angka[13] ; modeSin    ;
; N/A   ; None         ; 10.281 ns  ; angka[14]$latch ; angka[14] ; modeSin    ;
; N/A   ; None         ; 10.268 ns  ; angka[21]$latch ; angka[21] ; modeCos    ;
; N/A   ; None         ; 10.242 ns  ; angka[20]$latch ; angka[20] ; modeCos    ;
; N/A   ; None         ; 10.204 ns  ; angka[30]$latch ; angka[30] ; modeSin    ;
; N/A   ; None         ; 10.198 ns  ; angka[1]$latch  ; angka[1]  ; modeSin    ;
; N/A   ; None         ; 10.179 ns  ; angka[4]$latch  ; angka[4]  ; modeCos    ;
; N/A   ; None         ; 10.134 ns  ; angka[29]$latch ; angka[29] ; modeCos    ;
; N/A   ; None         ; 10.132 ns  ; angka[2]$latch  ; angka[2]  ; modeSin    ;
; N/A   ; None         ; 10.123 ns  ; angka[9]$latch  ; angka[9]  ; modeCos    ;
; N/A   ; None         ; 10.113 ns  ; angka[12]$latch ; angka[12] ; modeCos    ;
; N/A   ; None         ; 10.108 ns  ; angka[10]$latch ; angka[10] ; modeSin    ;
; N/A   ; None         ; 10.067 ns  ; angka[26]$latch ; angka[26] ; modeSin    ;
; N/A   ; None         ; 10.052 ns  ; angka[25]$latch ; angka[25] ; modeSin    ;
; N/A   ; None         ; 10.049 ns  ; angka[18]$latch ; angka[18] ; modeSin    ;
; N/A   ; None         ; 9.999 ns   ; angka[15]$latch ; angka[15] ; modeCos    ;
; N/A   ; None         ; 9.989 ns   ; angka[6]$latch  ; angka[6]  ; modeCos    ;
; N/A   ; None         ; 9.976 ns   ; angka[21]$latch ; angka[21] ; modeSin    ;
; N/A   ; None         ; 9.975 ns   ; angka[8]$latch  ; angka[8]  ; modeCos    ;
; N/A   ; None         ; 9.950 ns   ; angka[20]$latch ; angka[20] ; modeSin    ;
; N/A   ; None         ; 9.940 ns   ; angka[0]$latch  ; angka[0]  ; modeCos    ;
; N/A   ; None         ; 9.887 ns   ; angka[4]$latch  ; angka[4]  ; modeSin    ;
; N/A   ; None         ; 9.866 ns   ; angka[11]$latch ; angka[11] ; modeCos    ;
; N/A   ; None         ; 9.842 ns   ; angka[29]$latch ; angka[29] ; modeSin    ;
; N/A   ; None         ; 9.831 ns   ; angka[9]$latch  ; angka[9]  ; modeSin    ;
; N/A   ; None         ; 9.821 ns   ; angka[12]$latch ; angka[12] ; modeSin    ;
; N/A   ; None         ; 9.707 ns   ; angka[15]$latch ; angka[15] ; modeSin    ;
; N/A   ; None         ; 9.697 ns   ; angka[6]$latch  ; angka[6]  ; modeSin    ;
; N/A   ; None         ; 9.683 ns   ; angka[8]$latch  ; angka[8]  ; modeSin    ;
; N/A   ; None         ; 9.648 ns   ; angka[0]$latch  ; angka[0]  ; modeSin    ;
; N/A   ; None         ; 9.641 ns   ; angka[5]$latch  ; angka[5]  ; modeCos    ;
; N/A   ; None         ; 9.627 ns   ; angka[23]$latch ; angka[23] ; modeCos    ;
; N/A   ; None         ; 9.574 ns   ; angka[11]$latch ; angka[11] ; modeSin    ;
; N/A   ; None         ; 9.349 ns   ; angka[5]$latch  ; angka[5]  ; modeSin    ;
; N/A   ; None         ; 9.335 ns   ; angka[23]$latch ; angka[23] ; modeSin    ;
+-------+--------------+------------+-----------------+-----------+------------+


+--------------------------------------------------------------------------------------------+
; th                                                                                         ;
+---------------+-------------+-----------+-----------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                        ; To Clock ;
+---------------+-------------+-----------+-----------+---------------------------+----------+
; N/A           ; None        ; 2.428 ns  ; modeSin   ; angka[31]$latch           ; modeCos  ;
; N/A           ; None        ; 2.136 ns  ; modeSin   ; angka[31]$latch           ; modeSin  ;
; N/A           ; None        ; 1.900 ns  ; modeSin   ; angkaTemp[63]             ; modeCos  ;
; N/A           ; None        ; 1.826 ns  ; modeSin   ; angkaTemp[46]             ; modeCos  ;
; N/A           ; None        ; 1.630 ns  ; modeSin   ; angkaTemp[43]             ; modeCos  ;
; N/A           ; None        ; 1.628 ns  ; modeSin   ; angkaTemp[44]             ; modeCos  ;
; N/A           ; None        ; 1.617 ns  ; modeSin   ; angkaTemp[54]             ; modeCos  ;
; N/A           ; None        ; 1.608 ns  ; modeSin   ; angkaTemp[63]             ; modeSin  ;
; N/A           ; None        ; 1.602 ns  ; modeSin   ; angkaTemp[57]             ; modeCos  ;
; N/A           ; None        ; 1.598 ns  ; modeSin   ; angkaTemp[31]             ; modeCos  ;
; N/A           ; None        ; 1.598 ns  ; modeSin   ; angkaTemp[58]             ; modeCos  ;
; N/A           ; None        ; 1.591 ns  ; modeSin   ; angkaTemp[45]             ; modeCos  ;
; N/A           ; None        ; 1.561 ns  ; modeSin   ; angkaTemp[42]             ; modeCos  ;
; N/A           ; None        ; 1.534 ns  ; modeSin   ; angkaTemp[46]             ; modeSin  ;
; N/A           ; None        ; 1.421 ns  ; modeSin   ; angkaTemp[56]             ; modeCos  ;
; N/A           ; None        ; 1.403 ns  ; modeSin   ; angkaTemp[33]             ; modeCos  ;
; N/A           ; None        ; 1.388 ns  ; modeSin   ; angkaTemp[34]             ; modeCos  ;
; N/A           ; None        ; 1.372 ns  ; modeSin   ; angkaTemp[55]             ; modeCos  ;
; N/A           ; None        ; 1.358 ns  ; modeSin   ; angkaTemp[38]             ; modeCos  ;
; N/A           ; None        ; 1.338 ns  ; modeSin   ; angkaTemp[43]             ; modeSin  ;
; N/A           ; None        ; 1.336 ns  ; modeSin   ; angkaTemp[44]             ; modeSin  ;
; N/A           ; None        ; 1.325 ns  ; modeSin   ; angkaTemp[54]             ; modeSin  ;
; N/A           ; None        ; 1.310 ns  ; modeSin   ; angkaTemp[57]             ; modeSin  ;
; N/A           ; None        ; 1.306 ns  ; modeSin   ; angkaTemp[31]             ; modeSin  ;
; N/A           ; None        ; 1.306 ns  ; modeSin   ; angkaTemp[58]             ; modeSin  ;
; N/A           ; None        ; 1.299 ns  ; modeSin   ; angkaTemp[45]             ; modeSin  ;
; N/A           ; None        ; 1.269 ns  ; modeSin   ; angkaTemp[42]             ; modeSin  ;
; N/A           ; None        ; 1.265 ns  ; modeSin   ; angkaTemp[32]             ; modeCos  ;
; N/A           ; None        ; 1.200 ns  ; modeSin   ; angkaTemp[40]             ; modeCos  ;
; N/A           ; None        ; 1.197 ns  ; modeSin   ; angkaTemp[30]             ; modeCos  ;
; N/A           ; None        ; 1.129 ns  ; modeSin   ; angkaTemp[56]             ; modeSin  ;
; N/A           ; None        ; 1.118 ns  ; modeSin   ; angkaTemp[52]             ; modeCos  ;
; N/A           ; None        ; 1.111 ns  ; modeSin   ; angkaTemp[33]             ; modeSin  ;
; N/A           ; None        ; 1.096 ns  ; modeSin   ; angkaTemp[34]             ; modeSin  ;
; N/A           ; None        ; 1.080 ns  ; modeSin   ; angkaTemp[55]             ; modeSin  ;
; N/A           ; None        ; 1.068 ns  ; modeSin   ; angkaTemp[39]             ; modeCos  ;
; N/A           ; None        ; 1.066 ns  ; modeSin   ; angkaTemp[38]             ; modeSin  ;
; N/A           ; None        ; 1.031 ns  ; modeSin   ; angkaTemp[60]             ; modeCos  ;
; N/A           ; None        ; 1.005 ns  ; modeSin   ; angkaTemp[37]             ; modeCos  ;
; N/A           ; None        ; 0.989 ns  ; modeSin   ; angkaTemp[51]             ; modeCos  ;
; N/A           ; None        ; 0.988 ns  ; modeSin   ; angkaTemp[47]             ; modeCos  ;
; N/A           ; None        ; 0.973 ns  ; modeSin   ; angkaTemp[32]             ; modeSin  ;
; N/A           ; None        ; 0.927 ns  ; modeSin   ; angkaTemp[48]             ; modeCos  ;
; N/A           ; None        ; 0.923 ns  ; modeSin   ; angkaTemp[49]             ; modeCos  ;
; N/A           ; None        ; 0.922 ns  ; modeSin   ; angkaTemp[50]             ; modeCos  ;
; N/A           ; None        ; 0.908 ns  ; modeSin   ; angkaTemp[40]             ; modeSin  ;
; N/A           ; None        ; 0.905 ns  ; modeSin   ; angkaTemp[30]             ; modeSin  ;
; N/A           ; None        ; 0.826 ns  ; modeSin   ; angkaTemp[52]             ; modeSin  ;
; N/A           ; None        ; 0.779 ns  ; modeSin   ; angkaTemp[36]             ; modeCos  ;
; N/A           ; None        ; 0.776 ns  ; modeSin   ; angkaTemp[39]             ; modeSin  ;
; N/A           ; None        ; 0.739 ns  ; modeSin   ; angkaTemp[60]             ; modeSin  ;
; N/A           ; None        ; 0.713 ns  ; modeSin   ; angkaTemp[37]             ; modeSin  ;
; N/A           ; None        ; 0.697 ns  ; modeSin   ; angkaTemp[51]             ; modeSin  ;
; N/A           ; None        ; 0.696 ns  ; modeSin   ; angkaTemp[47]             ; modeSin  ;
; N/A           ; None        ; 0.635 ns  ; modeSin   ; angkaTemp[48]             ; modeSin  ;
; N/A           ; None        ; 0.631 ns  ; modeSin   ; angkaTemp[49]             ; modeSin  ;
; N/A           ; None        ; 0.630 ns  ; modeSin   ; angkaTemp[50]             ; modeSin  ;
; N/A           ; None        ; 0.566 ns  ; modeSin   ; angkaTemp[53]             ; modeCos  ;
; N/A           ; None        ; 0.487 ns  ; modeSin   ; angkaTemp[36]             ; modeSin  ;
; N/A           ; None        ; 0.466 ns  ; modeSin   ; angkaTemp[41]             ; modeCos  ;
; N/A           ; None        ; 0.406 ns  ; modeSin   ; angkaTemp[59]             ; modeCos  ;
; N/A           ; None        ; 0.274 ns  ; modeSin   ; angkaTemp[53]             ; modeSin  ;
; N/A           ; None        ; 0.174 ns  ; modeSin   ; angkaTemp[41]             ; modeSin  ;
; N/A           ; None        ; 0.114 ns  ; modeSin   ; angkaTemp[59]             ; modeSin  ;
; N/A           ; None        ; 0.010 ns  ; modeSin   ; angkaTemp[35]             ; modeCos  ;
; N/A           ; None        ; -0.282 ns ; modeSin   ; angkaTemp[35]             ; modeSin  ;
; N/A           ; None        ; -0.622 ns ; modeSin   ; fsm:TOFSM|currentState.s4 ; clk      ;
; N/A           ; None        ; -0.625 ns ; modeSin   ; fsm:TOFSM|currentState.s0 ; clk      ;
; N/A           ; None        ; -2.220 ns ; Sudut[31] ; angka[31]$latch           ; modeCos  ;
; N/A           ; None        ; -2.512 ns ; Sudut[31] ; angka[31]$latch           ; modeSin  ;
; N/A           ; None        ; -3.572 ns ; Sudut[28] ; angle_baru[28]            ; modeSin  ;
; N/A           ; None        ; -3.756 ns ; Sudut[1]  ; angle_baru[1]             ; modeSin  ;
; N/A           ; None        ; -3.793 ns ; Sudut[30] ; angle_baru[30]            ; modeSin  ;
; N/A           ; None        ; -3.799 ns ; Sudut[10] ; angle_baru[10]            ; modeSin  ;
; N/A           ; None        ; -3.833 ns ; Sudut[23] ; angle_baru[23]            ; modeSin  ;
; N/A           ; None        ; -3.838 ns ; Sudut[25] ; angle_baru[25]            ; modeSin  ;
; N/A           ; None        ; -3.859 ns ; Sudut[3]  ; angle_baru[3]             ; modeSin  ;
; N/A           ; None        ; -3.869 ns ; Sudut[21] ; angle_baru[21]            ; modeSin  ;
; N/A           ; None        ; -3.872 ns ; Sudut[27] ; angle_baru[27]            ; modeSin  ;
; N/A           ; None        ; -3.873 ns ; Sudut[12] ; angle_baru[12]            ; modeSin  ;
; N/A           ; None        ; -3.890 ns ; Sudut[15] ; angle_baru[15]            ; modeSin  ;
; N/A           ; None        ; -3.925 ns ; Sudut[8]  ; angle_baru[8]             ; modeSin  ;
; N/A           ; None        ; -3.951 ns ; Sudut[18] ; angle_baru[18]            ; modeSin  ;
; N/A           ; None        ; -3.952 ns ; Sudut[9]  ; angle_baru[9]             ; modeSin  ;
; N/A           ; None        ; -3.958 ns ; Sudut[6]  ; angle_baru[6]             ; modeSin  ;
; N/A           ; None        ; -3.972 ns ; Sudut[19] ; angle_baru[19]            ; modeSin  ;
; N/A           ; None        ; -3.979 ns ; Sudut[16] ; angle_baru[16]            ; modeSin  ;
; N/A           ; None        ; -4.056 ns ; Sudut[7]  ; angle_baru[7]             ; modeSin  ;
; N/A           ; None        ; -4.096 ns ; Sudut[11] ; angle_baru[11]            ; modeSin  ;
; N/A           ; None        ; -4.101 ns ; Sudut[2]  ; angle_baru[2]             ; modeSin  ;
; N/A           ; None        ; -4.107 ns ; Sudut[0]  ; angle_baru[0]             ; modeSin  ;
; N/A           ; None        ; -4.129 ns ; Sudut[17] ; angle_baru[17]            ; modeSin  ;
; N/A           ; None        ; -4.148 ns ; Sudut[22] ; angle_baru[22]            ; modeSin  ;
; N/A           ; None        ; -4.153 ns ; Sudut[26] ; angle_baru[26]            ; modeSin  ;
; N/A           ; None        ; -4.174 ns ; Sudut[14] ; angle_baru[14]            ; modeSin  ;
; N/A           ; None        ; -4.184 ns ; Sudut[29] ; angle_baru[29]            ; modeSin  ;
; N/A           ; None        ; -4.252 ns ; Sudut[20] ; angle_baru[20]            ; modeSin  ;
; N/A           ; None        ; -4.273 ns ; Sudut[13] ; angle_baru[13]            ; modeSin  ;
; N/A           ; None        ; -4.460 ns ; modeTan   ; fsm:TOFSM|currentState.s4 ; clk      ;
; N/A           ; None        ; -4.463 ns ; Sudut[4]  ; angle_baru[4]             ; modeSin  ;
; N/A           ; None        ; -4.463 ns ; modeTan   ; fsm:TOFSM|currentState.s0 ; clk      ;
; N/A           ; None        ; -4.510 ns ; Sudut[5]  ; angle_baru[5]             ; modeSin  ;
; N/A           ; None        ; -4.536 ns ; Sudut[24] ; angle_baru[24]            ; modeSin  ;
; N/A           ; None        ; -4.713 ns ; modeCos   ; fsm:TOFSM|currentState.s4 ; clk      ;
; N/A           ; None        ; -4.716 ns ; modeCos   ; fsm:TOFSM|currentState.s0 ; clk      ;
+---------------+-------------+-----------+-----------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 28 02:09:53 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tubesTopLevel -c tubesTopLevel --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "regis:blokOutSin|outputRegister[0]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[0]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[0]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[0]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[31]" is a latch
    Warning: Node "angle_baru[30]" is a latch
    Warning: Node "subtractor:blokSubtractor|kCount[2]" is a latch
    Warning: Node "subtractor:blokSubtractor|kCount[0]" is a latch
    Warning: Node "subtractor:blokSubtractor|kCount[3]" is a latch
    Warning: Node "subtractor:blokSubtractor|kCount[1]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[13]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[32]" is a latch
    Warning: Node "angle_baru[29]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[13]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[30]" is a latch
    Warning: Node "angle_baru[28]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[12]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[7]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[30]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[29]" is a latch
    Warning: Node "angle_baru[27]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[13]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[12]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[7]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[6]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[29]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[28]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[27]" is a latch
    Warning: Node "angle_baru[26]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[6]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[8]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[9]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[10]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[11]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[3]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[2]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[1]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[28]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[27]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[26]" is a latch
    Warning: Node "angle_baru[25]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[12]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[7]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[8]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[9]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[10]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[11]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[3]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[2]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[1]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[4]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[5]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[29]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[26]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[25]" is a latch
    Warning: Node "angle_baru[24]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[26]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[11]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[6]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[4]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[5]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[28]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[27]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[25]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[24]" is a latch
    Warning: Node "angle_baru[23]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[26]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[10]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[8]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[9]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[3]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[2]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[1]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[26]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[24]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[23]" is a latch
    Warning: Node "angle_baru[22]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[25]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[20]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[5]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[4]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[25]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[23]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[22]" is a latch
    Warning: Node "angle_baru[21]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[25]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[16]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[15]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[14]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[24]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[20]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[19]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[0]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[24]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[22]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[21]" is a latch
    Warning: Node "angle_baru[20]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[26]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[16]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[15]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[14]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[21]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[22]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[23]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[24]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[19]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[0]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[23]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[21]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[20]" is a latch
    Warning: Node "angle_baru[19]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[25]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[17]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[18]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[21]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[22]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[23]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[13]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[8]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[9]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[10]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[0]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[22]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[20]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[19]" is a latch
    Warning: Node "angle_baru[18]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[24]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[15]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[17]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[18]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[13]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[12]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[20]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[8]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[9]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[10]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[19]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[7]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[11]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[21]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[19]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[18]" is a latch
    Warning: Node "angle_baru[17]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[30]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[23]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[16]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[14]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[21]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[12]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[7]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[4]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[6]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[3]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[11]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[20]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[18]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[17]" is a latch
    Warning: Node "angle_baru[16]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[28]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[27]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[30]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[29]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[22]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[13]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[17]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[18]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[9]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[4]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[5]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[6]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[3]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[2]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[19]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[17]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[16]" is a latch
    Warning: Node "angle_baru[15]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[28]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[27]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[29]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[26]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[12]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[21]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[8]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[10]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[20]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[7]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[5]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[11]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[2]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[18]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[16]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[15]" is a latch
    Warning: Node "angle_baru[14]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[26]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[25]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[22]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[21]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[23]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[20]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[3]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[1]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[17]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[15]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[14]" is a latch
    Warning: Node "angle_baru[13]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[28]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[27]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[29]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[25]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[24]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[22]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[23]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[6]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[4]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[5]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[1]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[16]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[14]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[13]" is a latch
    Warning: Node "angle_baru[12]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[26]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[24]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[17]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[18]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[16]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[21]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[19]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[20]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[2]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[15]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[13]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[12]" is a latch
    Warning: Node "angle_baru[11]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[25]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[17]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[18]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[16]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[15]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[22]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[23]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[19]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[1]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[14]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[12]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[11]" is a latch
    Warning: Node "angle_baru[10]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[29]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[28]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[24]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[15]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[14]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[19]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[13]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[11]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[10]" is a latch
    Warning: Node "angle_baru[9]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[30]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[29]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[28]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[17]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[18]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[16]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[14]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[12]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[10]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[9]" is a latch
    Warning: Node "angle_baru[8]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[30]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[27]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[15]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[11]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[9]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[8]" is a latch
    Warning: Node "angle_baru[7]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[29]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[27]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[14]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[10]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[8]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[7]" is a latch
    Warning: Node "angle_baru[6]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[28]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[9]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[7]" is a latch
    Warning: Node "angle_baru[5]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[27]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[8]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[6]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[5]" is a latch
    Warning: Node "angle_baru[4]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[7]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[6]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[5]" is a latch
    Warning: Node "angle_baru[3]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[4]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[3]" is a latch
    Warning: Node "angle_baru[2]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[6]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[5]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[4]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[3]" is a latch
    Warning: Node "angle_baru[1]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[2]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[1]" is a latch
    Warning: Node "angle_baru[0]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[4]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[3]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[2]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[1]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[0]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[2]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[1]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[0]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[0]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[1]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[2]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[3]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[4]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[5]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[6]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[7]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[8]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[9]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[10]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[11]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[12]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[13]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[14]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[15]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[16]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[17]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[18]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[19]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[20]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[21]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[22]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[23]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[24]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[25]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[26]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[27]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[28]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[29]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[30]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[31]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[31]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[32]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[31]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[31]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[32]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[31]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[0]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[1]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[2]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[3]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[4]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[5]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[6]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[7]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[8]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[9]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[10]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[11]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[12]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[13]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[14]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[15]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[16]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[17]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[18]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[19]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[20]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[21]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[22]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[23]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[24]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[25]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[26]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[27]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[28]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[29]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[30]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[31]" is a latch
    Warning: Node "angkaTemp[63]" is a latch
    Warning: Node "angka[0]$latch" is a latch
    Warning: Node "angkaTemp[30]" is a latch
    Warning: Node "angka[1]$latch" is a latch
    Warning: Node "angkaTemp[31]" is a latch
    Warning: Node "angka[2]$latch" is a latch
    Warning: Node "angkaTemp[32]" is a latch
    Warning: Node "angka[3]$latch" is a latch
    Warning: Node "angkaTemp[33]" is a latch
    Warning: Node "angka[4]$latch" is a latch
    Warning: Node "angkaTemp[34]" is a latch
    Warning: Node "angka[5]$latch" is a latch
    Warning: Node "angkaTemp[35]" is a latch
    Warning: Node "angka[6]$latch" is a latch
    Warning: Node "angkaTemp[36]" is a latch
    Warning: Node "angka[7]$latch" is a latch
    Warning: Node "angkaTemp[37]" is a latch
    Warning: Node "angka[8]$latch" is a latch
    Warning: Node "angkaTemp[38]" is a latch
    Warning: Node "angka[9]$latch" is a latch
    Warning: Node "angkaTemp[39]" is a latch
    Warning: Node "angka[10]$latch" is a latch
    Warning: Node "angkaTemp[40]" is a latch
    Warning: Node "angka[11]$latch" is a latch
    Warning: Node "angkaTemp[41]" is a latch
    Warning: Node "angka[12]$latch" is a latch
    Warning: Node "angkaTemp[42]" is a latch
    Warning: Node "angka[13]$latch" is a latch
    Warning: Node "angkaTemp[43]" is a latch
    Warning: Node "angka[14]$latch" is a latch
    Warning: Node "angkaTemp[44]" is a latch
    Warning: Node "angka[15]$latch" is a latch
    Warning: Node "angkaTemp[45]" is a latch
    Warning: Node "angka[16]$latch" is a latch
    Warning: Node "angkaTemp[46]" is a latch
    Warning: Node "angka[17]$latch" is a latch
    Warning: Node "angkaTemp[47]" is a latch
    Warning: Node "angka[18]$latch" is a latch
    Warning: Node "angkaTemp[48]" is a latch
    Warning: Node "angka[19]$latch" is a latch
    Warning: Node "angkaTemp[49]" is a latch
    Warning: Node "angka[20]$latch" is a latch
    Warning: Node "angkaTemp[50]" is a latch
    Warning: Node "angka[21]$latch" is a latch
    Warning: Node "angkaTemp[51]" is a latch
    Warning: Node "angka[22]$latch" is a latch
    Warning: Node "angkaTemp[52]" is a latch
    Warning: Node "angka[23]$latch" is a latch
    Warning: Node "angkaTemp[53]" is a latch
    Warning: Node "angka[24]$latch" is a latch
    Warning: Node "angkaTemp[54]" is a latch
    Warning: Node "angka[25]$latch" is a latch
    Warning: Node "angkaTemp[55]" is a latch
    Warning: Node "angka[26]$latch" is a latch
    Warning: Node "angkaTemp[56]" is a latch
    Warning: Node "angka[27]$latch" is a latch
    Warning: Node "angkaTemp[57]" is a latch
    Warning: Node "angka[28]$latch" is a latch
    Warning: Node "angkaTemp[58]" is a latch
    Warning: Node "angka[29]$latch" is a latch
    Warning: Node "angkaTemp[59]" is a latch
    Warning: Node "angka[30]$latch" is a latch
    Warning: Node "angkaTemp[60]" is a latch
    Warning: Node "angka[31]$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "modeSin" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "modeCos" is a latch enable. Will not compute fmax for this pin.
Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "subtractor:blokSubtractor|kCount[1]" as buffer
    Info: Detected ripple clock "subtractor:blokSubtractor|kCount[3]" as buffer
    Info: Detected ripple clock "subtractor:blokSubtractor|kCount[0]" as buffer
    Info: Detected ripple clock "subtractor:blokSubtractor|kCount[2]" as buffer
    Info: Detected gated clock "angka[31]~0" as buffer
    Info: Detected gated clock "subtractor:blokSubtractor|b[0]~11" as buffer
    Info: Detected gated clock "subtractor:blokSubtractor|b[0]~12" as buffer
    Info: Detected ripple clock "fsm:TOFSM|currentState.s1" as buffer
    Info: Detected ripple clock "fsm:TOFSM|currentState.s2" as buffer
    Info: Detected gated clock "fsm:TOFSM|en_Subtractor" as buffer
    Info: Detected ripple clock "fsm:TOFSM|currentState.s5" as buffer
Info: Clock "clk" has Internal fmax of 77.01 MHz between source register "regisAngle:blokRegisAngle|outputRegister[1]" and destination register "subtractor:blokSubtractor|y_outTemp[32]" (period= 12.986 ns)
    Info: + Longest register to register delay is 9.521 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y6_N27; Fanout = 5; REG Node = 'regisAngle:blokRegisAngle|outputRegister[1]'
        Info: 2: + IC(1.238 ns) + CELL(0.495 ns) = 1.733 ns; Loc. = LCCOMB_X24_Y9_N4; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.813 ns; Loc. = LCCOMB_X24_Y9_N6; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.893 ns; Loc. = LCCOMB_X24_Y9_N8; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.973 ns; Loc. = LCCOMB_X24_Y9_N10; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~9'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.053 ns; Loc. = LCCOMB_X24_Y9_N12; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~11'
        Info: 7: + IC(0.000 ns) + CELL(0.174 ns) = 2.227 ns; Loc. = LCCOMB_X24_Y9_N14; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~13'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.307 ns; Loc. = LCCOMB_X24_Y9_N16; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~15'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 2.387 ns; Loc. = LCCOMB_X24_Y9_N18; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~17'
        Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.467 ns; Loc. = LCCOMB_X24_Y9_N20; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~19'
        Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.547 ns; Loc. = LCCOMB_X24_Y9_N22; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~21'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.627 ns; Loc. = LCCOMB_X24_Y9_N24; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~23'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.707 ns; Loc. = LCCOMB_X24_Y9_N26; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~25'
        Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.787 ns; Loc. = LCCOMB_X24_Y9_N28; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~27'
        Info: 15: + IC(0.000 ns) + CELL(0.161 ns) = 2.948 ns; Loc. = LCCOMB_X24_Y9_N30; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~29'
        Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 3.028 ns; Loc. = LCCOMB_X24_Y8_N0; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~31'
        Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 3.108 ns; Loc. = LCCOMB_X24_Y8_N2; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~33'
        Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 3.188 ns; Loc. = LCCOMB_X24_Y8_N4; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~35'
        Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 3.268 ns; Loc. = LCCOMB_X24_Y8_N6; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~37'
        Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 3.348 ns; Loc. = LCCOMB_X24_Y8_N8; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~39'
        Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 3.428 ns; Loc. = LCCOMB_X24_Y8_N10; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~41'
        Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 3.508 ns; Loc. = LCCOMB_X24_Y8_N12; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~43'
        Info: 23: + IC(0.000 ns) + CELL(0.174 ns) = 3.682 ns; Loc. = LCCOMB_X24_Y8_N14; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~45'
        Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 3.762 ns; Loc. = LCCOMB_X24_Y8_N16; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~47'
        Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 3.842 ns; Loc. = LCCOMB_X24_Y8_N18; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~49'
        Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 3.922 ns; Loc. = LCCOMB_X24_Y8_N20; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~51'
        Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 4.002 ns; Loc. = LCCOMB_X24_Y8_N22; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~53'
        Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 4.082 ns; Loc. = LCCOMB_X24_Y8_N24; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~55'
        Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 4.162 ns; Loc. = LCCOMB_X24_Y8_N26; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~57'
        Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 4.242 ns; Loc. = LCCOMB_X24_Y8_N28; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~59'
        Info: 31: + IC(0.000 ns) + CELL(0.458 ns) = 4.700 ns; Loc. = LCCOMB_X24_Y8_N30; Fanout = 3; COMB Node = 'comparator:blokKomparator|LessThan0~60'
        Info: 32: + IC(0.834 ns) + CELL(0.178 ns) = 5.712 ns; Loc. = LCCOMB_X22_Y8_N0; Fanout = 145; COMB Node = 'comparator:blokKomparator|LessThan0~62'
        Info: 33: + IC(1.298 ns) + CELL(0.178 ns) = 7.188 ns; Loc. = LCCOMB_X18_Y7_N18; Fanout = 1; COMB Node = 'subtractor:blokSubtractor|y_outTemp[32]~62'
        Info: 34: + IC(0.557 ns) + CELL(0.178 ns) = 7.923 ns; Loc. = LCCOMB_X17_Y7_N24; Fanout = 1; COMB Node = 'subtractor:blokSubtractor|y_outTemp[32]~63'
        Info: 35: + IC(1.420 ns) + CELL(0.178 ns) = 9.521 ns; Loc. = LCCOMB_X26_Y7_N20; Fanout = 1; REG Node = 'subtractor:blokSubtractor|y_outTemp[32]'
        Info: Total cell delay = 4.174 ns ( 43.84 % )
        Info: Total interconnect delay = 5.347 ns ( 56.16 % )
    Info: - Smallest clock skew is 4.480 ns
        Info: + Shortest clock path from clock "clk" to destination register is 7.106 ns
            Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(1.204 ns) + CELL(0.879 ns) = 3.149 ns; Loc. = LCFF_X14_Y10_N23; Fanout = 2; REG Node = 'fsm:TOFSM|currentState.s1'
            Info: 3: + IC(0.380 ns) + CELL(0.178 ns) = 3.707 ns; Loc. = LCCOMB_X14_Y10_N12; Fanout = 6; COMB Node = 'fsm:TOFSM|en_Subtractor'
            Info: 4: + IC(1.876 ns) + CELL(0.000 ns) = 5.583 ns; Loc. = CLKCTRL_G0; Fanout = 222; COMB Node = 'fsm:TOFSM|en_Subtractor~clkctrl'
            Info: 5: + IC(1.204 ns) + CELL(0.319 ns) = 7.106 ns; Loc. = LCCOMB_X26_Y7_N20; Fanout = 1; REG Node = 'subtractor:blokSubtractor|y_outTemp[32]'
            Info: Total cell delay = 2.442 ns ( 34.37 % )
            Info: Total interconnect delay = 4.664 ns ( 65.63 % )
        Info: - Longest clock path from clock "clk" to source register is 2.626 ns
            Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G2; Fanout = 104; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.830 ns) + CELL(0.602 ns) = 2.626 ns; Loc. = LCFF_X21_Y6_N27; Fanout = 5; REG Node = 'regisAngle:blokRegisAngle|outputRegister[1]'
            Info: Total cell delay = 1.668 ns ( 63.52 % )
            Info: Total interconnect delay = 0.958 ns ( 36.48 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is 1.175 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "modeSin" Internal fmax is restricted to 380.08 MHz between source register "angkaTemp[63]" and destination register "angka[31]$latch"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.972 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y10_N2; Fanout = 1; REG Node = 'angkaTemp[63]'
            Info: 2: + IC(0.312 ns) + CELL(0.178 ns) = 0.490 ns; Loc. = LCCOMB_X14_Y10_N0; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 3: + IC(0.304 ns) + CELL(0.178 ns) = 0.972 ns; Loc. = LCCOMB_X14_Y10_N14; Fanout = 1; REG Node = 'angka[31]$latch'
            Info: Total cell delay = 0.356 ns ( 36.63 % )
            Info: Total interconnect delay = 0.616 ns ( 63.37 % )
        Info: - Smallest clock skew is 0.001 ns
            Info: + Shortest clock path from clock "modeSin" to destination register is 5.513 ns
                Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 36; CLK Node = 'modeSin'
                Info: 2: + IC(1.311 ns) + CELL(0.177 ns) = 2.544 ns; Loc. = LCCOMB_X14_Y10_N26; Fanout = 1; COMB Node = 'angka[31]~0'
                Info: 3: + IC(1.449 ns) + CELL(0.000 ns) = 3.993 ns; Loc. = CLKCTRL_G6; Fanout = 64; COMB Node = 'angka[31]~0clkctrl'
                Info: 4: + IC(1.198 ns) + CELL(0.322 ns) = 5.513 ns; Loc. = LCCOMB_X14_Y10_N14; Fanout = 1; REG Node = 'angka[31]$latch'
                Info: Total cell delay = 1.555 ns ( 28.21 % )
                Info: Total interconnect delay = 3.958 ns ( 71.79 % )
            Info: - Longest clock path from clock "modeSin" to source register is 5.512 ns
                Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 36; CLK Node = 'modeSin'
                Info: 2: + IC(1.311 ns) + CELL(0.177 ns) = 2.544 ns; Loc. = LCCOMB_X14_Y10_N26; Fanout = 1; COMB Node = 'angka[31]~0'
                Info: 3: + IC(1.449 ns) + CELL(0.000 ns) = 3.993 ns; Loc. = CLKCTRL_G6; Fanout = 64; COMB Node = 'angka[31]~0clkctrl'
                Info: 4: + IC(1.200 ns) + CELL(0.319 ns) = 5.512 ns; Loc. = LCCOMB_X14_Y10_N2; Fanout = 1; REG Node = 'angkaTemp[63]'
                Info: Total cell delay = 1.552 ns ( 28.16 % )
                Info: Total interconnect delay = 3.960 ns ( 71.84 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 1.148 ns
Info: Clock "modeCos" Internal fmax is restricted to 405.02 MHz between source register "angkaTemp[63]" and destination register "angka[31]$latch"
    Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.972 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y10_N2; Fanout = 1; REG Node = 'angkaTemp[63]'
            Info: 2: + IC(0.312 ns) + CELL(0.178 ns) = 0.490 ns; Loc. = LCCOMB_X14_Y10_N0; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 3: + IC(0.304 ns) + CELL(0.178 ns) = 0.972 ns; Loc. = LCCOMB_X14_Y10_N14; Fanout = 1; REG Node = 'angka[31]$latch'
            Info: Total cell delay = 0.356 ns ( 36.63 % )
            Info: Total interconnect delay = 0.616 ns ( 63.37 % )
        Info: - Smallest clock skew is 0.001 ns
            Info: + Shortest clock path from clock "modeCos" to destination register is 5.805 ns
                Info: 1: + IC(0.000 ns) + CELL(0.883 ns) = 0.883 ns; Loc. = PIN_185; Fanout = 2; CLK Node = 'modeCos'
                Info: 2: + IC(1.631 ns) + CELL(0.322 ns) = 2.836 ns; Loc. = LCCOMB_X14_Y10_N26; Fanout = 1; COMB Node = 'angka[31]~0'
                Info: 3: + IC(1.449 ns) + CELL(0.000 ns) = 4.285 ns; Loc. = CLKCTRL_G6; Fanout = 64; COMB Node = 'angka[31]~0clkctrl'
                Info: 4: + IC(1.198 ns) + CELL(0.322 ns) = 5.805 ns; Loc. = LCCOMB_X14_Y10_N14; Fanout = 1; REG Node = 'angka[31]$latch'
                Info: Total cell delay = 1.527 ns ( 26.30 % )
                Info: Total interconnect delay = 4.278 ns ( 73.70 % )
            Info: - Longest clock path from clock "modeCos" to source register is 5.804 ns
                Info: 1: + IC(0.000 ns) + CELL(0.883 ns) = 0.883 ns; Loc. = PIN_185; Fanout = 2; CLK Node = 'modeCos'
                Info: 2: + IC(1.631 ns) + CELL(0.322 ns) = 2.836 ns; Loc. = LCCOMB_X14_Y10_N26; Fanout = 1; COMB Node = 'angka[31]~0'
                Info: 3: + IC(1.449 ns) + CELL(0.000 ns) = 4.285 ns; Loc. = CLKCTRL_G6; Fanout = 64; COMB Node = 'angka[31]~0clkctrl'
                Info: 4: + IC(1.200 ns) + CELL(0.319 ns) = 5.804 ns; Loc. = LCCOMB_X14_Y10_N2; Fanout = 1; REG Node = 'angkaTemp[63]'
                Info: Total cell delay = 1.524 ns ( 26.26 % )
                Info: Total interconnect delay = 4.280 ns ( 73.74 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 1.148 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "regisY:blokRegisY|outputRegister[31]" and destination pin or register "subtractor:blokSubtractor|a[31]" for clock "clk" (Hold time is 6.316 ns)
    Info: + Largest clock skew is 7.276 ns
        Info: + Longest clock path from clock "clk" to destination register is 9.902 ns
            Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(1.204 ns) + CELL(0.879 ns) = 3.149 ns; Loc. = LCFF_X14_Y10_N17; Fanout = 2; REG Node = 'fsm:TOFSM|currentState.s2'
            Info: 3: + IC(0.379 ns) + CELL(0.278 ns) = 3.806 ns; Loc. = LCCOMB_X14_Y10_N12; Fanout = 6; COMB Node = 'fsm:TOFSM|en_Subtractor'
            Info: 4: + IC(0.982 ns) + CELL(0.178 ns) = 4.966 ns; Loc. = LCCOMB_X14_Y7_N26; Fanout = 101; REG Node = 'subtractor:blokSubtractor|kCount[0]'
            Info: 5: + IC(0.934 ns) + CELL(0.545 ns) = 6.445 ns; Loc. = LCCOMB_X14_Y10_N24; Fanout = 1; COMB Node = 'subtractor:blokSubtractor|b[0]~11'
            Info: 6: + IC(0.309 ns) + CELL(0.319 ns) = 7.073 ns; Loc. = LCCOMB_X14_Y10_N28; Fanout = 1; COMB Node = 'subtractor:blokSubtractor|b[0]~12'
            Info: 7: + IC(1.454 ns) + CELL(0.000 ns) = 8.527 ns; Loc. = CLKCTRL_G7; Fanout = 62; COMB Node = 'subtractor:blokSubtractor|b[0]~12clkctrl'
            Info: 8: + IC(1.197 ns) + CELL(0.178 ns) = 9.902 ns; Loc. = LCCOMB_X26_Y7_N30; Fanout = 7; REG Node = 'subtractor:blokSubtractor|a[31]'
            Info: Total cell delay = 3.443 ns ( 34.77 % )
            Info: Total interconnect delay = 6.459 ns ( 65.23 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.626 ns
            Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G2; Fanout = 104; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.830 ns) + CELL(0.602 ns) = 2.626 ns; Loc. = LCFF_X26_Y7_N9; Fanout = 6; REG Node = 'regisY:blokRegisY|outputRegister[31]'
            Info: Total cell delay = 1.668 ns ( 63.52 % )
            Info: Total interconnect delay = 0.958 ns ( 36.48 % )
    Info: - Micro clock to output delay of source is 0.277 ns
    Info: - Shortest register to register delay is 0.683 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y7_N9; Fanout = 6; REG Node = 'regisY:blokRegisY|outputRegister[31]'
        Info: 2: + IC(0.364 ns) + CELL(0.319 ns) = 0.683 ns; Loc. = LCCOMB_X26_Y7_N30; Fanout = 7; REG Node = 'subtractor:blokSubtractor|a[31]'
        Info: Total cell delay = 0.319 ns ( 46.71 % )
        Info: Total interconnect delay = 0.364 ns ( 53.29 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "angle_baru[4]" (data pin = "Sudut[4]", clock pin = "modeSin") is 5.459 ns
    Info: + Longest pin to register delay is 7.039 ns
        Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_171; Fanout = 1; PIN Node = 'Sudut[4]'
        Info: 2: + IC(5.807 ns) + CELL(0.319 ns) = 7.039 ns; Loc. = LCCOMB_X23_Y16_N0; Fanout = 1; REG Node = 'angle_baru[4]'
        Info: Total cell delay = 1.232 ns ( 17.50 % )
        Info: Total interconnect delay = 5.807 ns ( 82.50 % )
    Info: + Micro setup delay of destination is 0.996 ns
    Info: - Shortest clock path from clock "modeSin" to destination register is 2.576 ns
        Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 36; CLK Node = 'modeSin'
        Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.184 ns; Loc. = CLKCTRL_G1; Fanout = 31; COMB Node = 'modeSin~clkctrl'
        Info: 3: + IC(1.214 ns) + CELL(0.178 ns) = 2.576 ns; Loc. = LCCOMB_X23_Y16_N0; Fanout = 1; REG Node = 'angle_baru[4]'
        Info: Total cell delay = 1.234 ns ( 47.90 % )
        Info: Total interconnect delay = 1.342 ns ( 52.10 % )
Info: tco from clock "modeCos" to destination pin "angka[7]" through register "angka[7]$latch" is 12.273 ns
    Info: + Longest clock path from clock "modeCos" to source register is 5.895 ns
        Info: 1: + IC(0.000 ns) + CELL(0.883 ns) = 0.883 ns; Loc. = PIN_185; Fanout = 2; CLK Node = 'modeCos'
        Info: 2: + IC(1.631 ns) + CELL(0.322 ns) = 2.836 ns; Loc. = LCCOMB_X14_Y10_N26; Fanout = 1; COMB Node = 'angka[31]~0'
        Info: 3: + IC(1.449 ns) + CELL(0.000 ns) = 4.285 ns; Loc. = CLKCTRL_G6; Fanout = 64; COMB Node = 'angka[31]~0clkctrl'
        Info: 4: + IC(1.288 ns) + CELL(0.322 ns) = 5.895 ns; Loc. = LCCOMB_X22_Y15_N14; Fanout = 1; REG Node = 'angka[7]$latch'
        Info: Total cell delay = 1.527 ns ( 25.90 % )
        Info: Total interconnect delay = 4.368 ns ( 74.10 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 6.378 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y15_N14; Fanout = 1; REG Node = 'angka[7]$latch'
        Info: 2: + IC(3.332 ns) + CELL(3.046 ns) = 6.378 ns; Loc. = PIN_75; Fanout = 0; PIN Node = 'angka[7]'
        Info: Total cell delay = 3.046 ns ( 47.76 % )
        Info: Total interconnect delay = 3.332 ns ( 52.24 % )
Info: th for register "angka[31]$latch" (data pin = "modeSin", clock pin = "modeCos") is 2.428 ns
    Info: + Longest clock path from clock "modeCos" to destination register is 5.805 ns
        Info: 1: + IC(0.000 ns) + CELL(0.883 ns) = 0.883 ns; Loc. = PIN_185; Fanout = 2; CLK Node = 'modeCos'
        Info: 2: + IC(1.631 ns) + CELL(0.322 ns) = 2.836 ns; Loc. = LCCOMB_X14_Y10_N26; Fanout = 1; COMB Node = 'angka[31]~0'
        Info: 3: + IC(1.449 ns) + CELL(0.000 ns) = 4.285 ns; Loc. = CLKCTRL_G6; Fanout = 64; COMB Node = 'angka[31]~0clkctrl'
        Info: 4: + IC(1.198 ns) + CELL(0.322 ns) = 5.805 ns; Loc. = LCCOMB_X14_Y10_N14; Fanout = 1; REG Node = 'angka[31]$latch'
        Info: Total cell delay = 1.527 ns ( 26.30 % )
        Info: Total interconnect delay = 4.278 ns ( 73.70 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 3.377 ns
        Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 36; CLK Node = 'modeSin'
        Info: 2: + IC(1.318 ns) + CELL(0.521 ns) = 2.895 ns; Loc. = LCCOMB_X14_Y10_N0; Fanout = 1; COMB Node = 'angka[31]~1'
        Info: 3: + IC(0.304 ns) + CELL(0.178 ns) = 3.377 ns; Loc. = LCCOMB_X14_Y10_N14; Fanout = 1; REG Node = 'angka[31]$latch'
        Info: Total cell delay = 1.755 ns ( 51.97 % )
        Info: Total interconnect delay = 1.622 ns ( 48.03 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 451 warnings
    Info: Peak virtual memory: 198 megabytes
    Info: Processing ended: Tue Nov 28 02:09:54 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


