INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab05/lab05pre/lab05pre.srcs/sources_1/new/downcounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module downcounter
WARNING: [VRFC 10-1315] redeclaration of ansi port value is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab05/lab05pre/lab05pre.srcs/sources_1/new/downcounter.v:34]
WARNING: [VRFC 10-1315] redeclaration of ansi port borrow is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab05/lab05pre/lab05pre.srcs/sources_1/new/downcounter.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab05/lab051/lab051.srcs/sources_1/new/stopwatch2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch2
WARNING: [VRFC 10-1315] redeclaration of ansi port leds is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab05/lab051/lab051.srcs/sources_1/new/stopwatch2.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab05/lab051/lab051.srcs/sim_1/new/test_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab05/lab051/lab051.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
