// Seed: 1296378149
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial begin : LABEL_0
    wait (id_4);
  end
endmodule
module module_1 (
    input supply0 id_0,
    inout wand id_1,
    input supply0 id_2,
    output uwire id_3,
    input tri0 id_4,
    output wire id_5,
    output tri1 id_6,
    input uwire id_7,
    input tri0 id_8
);
  logic id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
