library ieee;
use ieee.std_logic_1164.all;

entity d_ff is
	port (clk, reset, d : in std_logic;
		  q, qn :inout std_logic);
end d_ff;

architecture behavioral of d_ff is
begin		  
	process(clk, reset)
	begin
		if (reset = '1') then
			q <= '0';
			qn <= '1';
		elsif (clk'event and clk = '1') then
			q <= d;
			qn <= not d;
		end if;
	end process;
end;
	
	