============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Dec 31 2024  04:21:54 pm
  Module:                 RISC_V_Cached
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (144000 ps) Late External Delay Assertion at pin s_clk
          Group: CLK
     Startpoint: (F) clk
          Clock: (F) CLK
       Endpoint: (F) s_clk
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+  289000       144500     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  289000       144500     
                                              
      Output Delay:-     200                  
       Uncertainty:-     300                  
     Required Time:=  288500                  
      Launch Clock:-  144500                  
       Input Delay:-       0                  
         Data Path:-       0                  
             Slack:=  144000                  

Exceptions/Constraints:
  input_delay               0              create_clock_delay_domain_1_CLK_F_0 
  output_delay             200             ou_del                              

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  clk            (i)     -     F     (arrival)   4047  0.0    53     0  144500    (-,-) 
  s_clk          <<<     -     F     (port)         -    -     -     0  144500    (-,-) 
#---------------------------------------------------------------------------------------

(i) : Net is ideal.

