SYSTEM_VERILOG = "systemverilog"
JSON = "json"
YAML = "yaml"
VERILOG = "verilog"
PLAINTEXT = "plaintext"

INSTANCE_NAME_REGEX = r"(\b\w+\s*#\s*\([\s\S]*?\)\s+)(\w+)(\s*\()"
COMMENT_PATTERN = (
    r"/\*[\s\S]*?\*/|([^\\:]|^)//.*$"  # matches single line or multi-line comments
)

RENAME_SIMULATION_BLOCK_REGEX = (
    r"^(\s*\bmodule|task(?:\s+automatic)?\s+)SIMULATION_BLOCK_NAME\b"
)

MODULE_START_REGEX = r"^\s*module\b"
MODULE_END_REGEX = r"^\s*endmodule\b"
TASK_START_REGEX = r"^\s*task\b"
TASK_END_REGEX = r"^\s*endtask\b"
FUNCTION_START_REGEX = r"^\s*function\b"
FUNCTION_END_REGEX = r"^\s*endfunction\b"
CAPTURE_MODULE_DECLARATION_REGEX = (
    r"^\s*\bmodule\s+([^;]*);"  # matches module definition
)
MODULE_BLOCK_REGEX = r"\bmodule[\s\S]+?endmodule"  # matches module block
CAPTURE_MODULE_NAME_REGEX = r"\bmodule\s+(\w+)"  # matches module name
CAPTURE_MODULE_PLUS_PARAMETERS_ONLY_REGEX = (
    r"\bmodule.*?\(([^)]*)\)"  # matches module parameters
)
PORT_MATCH_REGEX = r"\b{port_type}[\S\s]+?[,;)]"  # matches ports given the port_type
BLOCK_FORMAT_START_REGEX = (
    rf"\s*```(?:{VERILOG}|v|{SYSTEM_VERILOG}|sv|{YAML}|{JSON}|{PLAINTEXT})?"
)
BLOCK_FORMAT_END_REGEX = r"\s*```"
ASSERT_PROPERTY_REGEX = r"\b(\w+)\s*:\s*assert"  # matches any assert property

TASK_NAME_REGEX = r"\btask(\s+automatic)?\s+(\w+)"  # matches task name
TASK_DECLARATION_REGEX = (
    r"\btask(\s+automatic)?\s+(\w+)\s*(\(\))?;"  # matches task block
)
ENDTASK_REGEX = r"^\s*endtask"


VARIABLE_INVALID_CHARS_REGEX = (
    r"\W|^(?=\d)"  # matches invalid characters for variable names
)
REG_OR_WIRE_REGEX = r"\b(reg|wire)\b"  # matches reg or wire

EDA_ERROR_LINE_FILE_PATH_REGEX = r"(\/?[\w-]+\/)*[\w-]+\.[\w]+"

INCLUDES_REGEX = r"^\s*`include\s+.*"
TYPE_ALIAS_ID_REGEX = r"[seu]\$\d+$"