
(rules PCB LoRa_Uno
  (snap_angle 
    fortyfive_degree
  )
  (autoroute_settings
    (fanout off)
    (autoroute on)
    (postroute on)
    (vias on)
    (via_costs 50)
    (plane_via_costs 5)
    (start_ripup_costs 100)
    (start_pass_no 648)
    (layer_rule F.Cu
      (active on)
      (preferred_direction horizontal)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 2.1)
    )
    (layer_rule B.Cu
      (active on)
      (preferred_direction vertical)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 1.9)
    )
  )
  (rule
    (width 1000.0)
    (clear 200.2)
    (clear 500.0 (type smd_to_turn_gap))
    (clear 50.0 (type smd_smd))
  )
  (padstack "Via[0-1]_1000:600_um"
    (shape
      (circle F.Cu 1000.0 0.0 0.0)
    )
    (shape
      (circle B.Cu 1000.0 0.0 0.0)
    )
    (attach off)
  )
  (via 
    "Via[0-1]_1000:600_um" "Via[0-1]_1000:600_um" default
  )
  (via 
    "Via[0-1]_1000:600_um-kicad_default" "Via[0-1]_1000:600_um" "kicad_default"
  )
  (via_rule
    default "Via[0-1]_1000:600_um"
  )
  (via_rule
    "kicad_default" "Via[0-1]_1000:600_um-kicad_default"
  )
  (class default
    (clearance_class default)
    (via_rule default)
    (rule
      (width 1000.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class "kicad_default"
    /IOREF /Reset +5V GND /Vin /A0 /A1 /A2
    /A3 /AREF "/A4(SDA)" "/A5(SCL)" "/9(**)" /8 /7 "/6(**)"
    "/5(**)" /4 "/3(**)" /2 "/1(Tx)" "/0(Rx)" "Net-(P5-Pad1)" "Net-(P6-Pad1)"
    "Net-(P7-Pad1)" "Net-(P8-Pad1)" "/13(SCK)" "/10(**/SS)" "Net-(P1-Pad1)" +3V3 "/12(MISO)" "/11(**/MOSI)"
    "RFM95_ANT" "RFM95_DIO3" "RFM95_DIO4" "RFM95_DIO0" "RFM95_DIO1" "RFM95_DIO2" "RFM95_RESET" "RFM95_NSS"
    "Net-(J3-Pad6)" "RFM95_MISO" "RFM95_MOSI" "RFM95_SCK" "RFM95_DIO5" "Net-(J6-Pad6)" "Net-(J7-Pad6)" "Net-(J7-Pad5)"
    "Net-(J7-Pad4)" "Net-(J7-Pad3)" "Net-(J7-Pad2)" "Net-(J7-Pad1)" "Net-(J1-Pad1)" "Net-(JP1-Pad1)"
    (clearance_class "kicad_default")
    (via_rule kicad_default)
    (rule
      (width 1000.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
)