
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Nov  2 16:42:28 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 507.586 ; gain = 200.168
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28032
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1376.613 ; gain = 446.965
---------------------------------------------------------------------------------
WARNING: [Synth 8-10929] literal value 'd40960 truncated to fit in 15 bits [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/fitbit_tracker.v:29]
INFO: [Synth 8-11241] undeclared symbol 'display_value', assumed default net type 'wire' [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/top.v:43]
INFO: [Synth 8-11241] undeclared symbol 'display_type', assumed default net type 'wire' [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/top.v:43]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/imports/Lab 4/debouncer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/imports/Lab 4/debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'pulse_generator' [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/pulse_generator.v:8]
INFO: [Synth 8-226] default block is never used [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/pulse_generator.v:35]
INFO: [Synth 8-6155] done synthesizing module 'pulse_generator' (0#1) [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/pulse_generator.v:8]
WARNING: [Synth 8-7071] port 'counter' of module 'pulse_generator' is unconnected for instance 'generate_pulse' [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/top.v:31]
WARNING: [Synth 8-7071] port 'on' of module 'pulse_generator' is unconnected for instance 'generate_pulse' [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/top.v:31]
WARNING: [Synth 8-7023] instance 'generate_pulse' of module 'pulse_generator' has 8 connections declared, but only 6 given [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/top.v:31]
INFO: [Synth 8-6157] synthesizing module 'fitbit_tracker' [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/fitbit_tracker.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fitbit_tracker' (0#1) [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/fitbit_tracker.v:3]
WARNING: [Synth 8-689] width (14) of port connection 'step_count' does not match port width (16) of module 'fitbit_tracker' [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/top.v:36]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd_fsm' [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/imports/Lab 4/bin2bcd.v:2]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd_fsm' (0#1) [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/imports/Lab 4/bin2bcd.v:2]
WARNING: [Synth 8-689] width (1) of port connection 'bcd' does not match port width (16) of module 'bin2bcd_fsm' [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/top.v:39]
WARNING: [Synth 8-689] width (16) of port connection 'bin' does not match port width (14) of module 'bin2bcd_fsm' [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/top.v:40]
WARNING: [Synth 8-689] width (1) of port connection 'bcd' does not match port width (16) of module 'bin2bcd_fsm' [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/top.v:40]
INFO: [Synth 8-6157] synthesizing module 'rotation' [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/rotation.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rotation' (0#1) [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/rotation.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'step_count_bcd' does not match port width (16) of module 'rotation' [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-689] width (1) of port connection 'distance_bcd' does not match port width (16) of module 'rotation' [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-689] width (1) of port connection 'display_value' does not match port width (16) of module 'rotation' [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-689] width (1) of port connection 'display_type' does not match port width (2) of module 'rotation' [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/top.v:43]
INFO: [Synth 8-6157] synthesizing module 'display_driver' [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/display_driver.v:3]
INFO: [Synth 8-6157] synthesizing module 'complexDivider' [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/clock_divider.v:27]
INFO: [Synth 8-6155] done synthesizing module 'complexDivider' (0#1) [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/clock_divider.v:27]
INFO: [Synth 8-6155] done synthesizing module 'display_driver' (0#1) [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/display_driver.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'display_value' does not match port width (16) of module 'display_driver' [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/top.v:46]
WARNING: [Synth 8-689] width (1) of port connection 'display_type' does not match port width (2) of module 'display_driver' [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/top.v:46]
WARNING: [Synth 8-689] width (7) of port connection 'anode' does not match port width (4) of module 'display_driver' [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/top.v:46]
WARNING: [Synth 8-7071] port 'DP' of module 'display_driver' is unconnected for instance 'display_driver_1' [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/top.v:46]
WARNING: [Synth 8-7023] instance 'display_driver_1' of module 'display_driver' has 7 connections declared, but only 6 given [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/top.v:46]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-3848] Net DP in module/entity top does not have driver. [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/top.v:22]
WARNING: [Synth 8-3917] design top has port anode[6] driven by constant 0
WARNING: [Synth 8-3917] design top has port anode[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port anode[4] driven by constant 0
WARNING: [Synth 8-7129] Port DP in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1487.246 ; gain = 557.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1487.246 ; gain = 557.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1487.246 ; gain = 557.598
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1487.246 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/VIHAAN/Vivado/device/device.srcs/constrs_1/imports/Lab 4/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/VIHAAN/Vivado/device/device.srcs/constrs_1/imports/Lab 4/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/VIHAAN/Vivado/device/device.srcs/constrs_1/imports/Lab 4/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1544.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1544.109 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1544.109 ; gain = 614.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1544.109 ; gain = 614.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1544.109 ; gain = 614.461
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'bin2bcd_fsm'
WARNING: [Synth 8-327] inferring latch for variable 'on_reg' [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/pulse_generator.v:19]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              START_case |                               00 |                               00
                   SHIFT |                               01 |                               01
               CHECK_ADD |                               10 |                               10
                  FINISH |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'bin2bcd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1544.109 ; gain = 614.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   28 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 13    
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               14 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 5     
	   4 Input   14 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top has port anode[6] driven by constant 0
WARNING: [Synth 8-3917] design top has port anode[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port anode[4] driven by constant 0
WARNING: [Synth 8-7129] Port DP in module top is either unconnected or has no load
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'generate_pulse/on_reg/Q' [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/pulse_generator.v:30]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/pulse_generator.v:30]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/VIHAAN/Vivado/device/device.srcs/sources_1/new/pulse_generator.v:30]
WARNING: [Synth 8-3332] Sequential element (generate_pulse/on_reg__0) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (step_count_converter/FSM_sequential_state_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (step_count_converter/FSM_sequential_state_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (distance_converter/FSM_sequential_state_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (distance_converter/FSM_sequential_state_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1544.109 ; gain = 614.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 1544.109 ; gain = 614.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 1544.109 ; gain = 614.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 1544.109 ; gain = 614.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 1544.109 ; gain = 614.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 1544.109 ; gain = 614.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 1544.109 ; gain = 614.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 1544.109 ; gain = 614.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 1544.109 ; gain = 614.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 1544.109 ; gain = 614.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |     5|
|4     |LUT2   |     6|
|5     |LUT3   |    12|
|6     |LUT4   |    35|
|7     |LUT5   |     2|
|8     |LUT6   |     4|
|9     |FDCE   |    29|
|10    |FDRE   |    51|
|11    |FDSE   |     5|
|12    |IBUF   |     5|
|13    |OBUF   |    50|
|14    |OBUFT  |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 1544.109 ; gain = 614.461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:34 . Memory (MB): peak = 1544.109 ; gain = 557.598
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 1544.109 ; gain = 614.461
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1544.109 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1544.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2422097c
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 33 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:56 . Memory (MB): peak = 1544.109 ; gain = 1036.523
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1544.109 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/VIHAAN/Vivado/device/device.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  2 16:43:41 2024...
