Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Jan  9 16:57:10 2025
| Host         : CIP-S-128-006 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LCD_INIT_control_sets_placed.rpt
| Design       : LCD_INIT
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            9 |
| No           | No                    | Yes                    |              11 |            8 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |              87 |           25 |
| Yes          | No                    | Yes                    |              70 |           23 |
| Yes          | Yes                   | No                     |             139 |           36 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |            Enable Signal            |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+-------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/SPI_0_INST/data_cmd_sw_sig | SPI_SEND/SPI_1_INST/AR[0]                  |                1 |              1 |         1.00 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/time_counter0              |                                            |                1 |              1 |         1.00 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/time_stamp0                |                                            |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG          |                                     |                                            |                2 |              2 |         1.00 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/SPI_1_INST/tx_buffer0      | SPI_SEND/SPI_1_INST/tx_buffer[15]_i_1_n_0  |                2 |              4 |         2.00 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/SPI_0_INST/clk_toggles0    | SPI_SEND/SPI_0_INST/clk_toggles[4]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/SPI_1_INST/clk_toggles0    | SPI_SEND/SPI_1_INST/clk_toggles[5]_i_1_n_0 |                2 |              6 |         3.00 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/SPI_0_INST/E[0]            | SPI_SEND/SPI_1_INST/AR[0]                  |                3 |              6 |         2.00 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/next_state0                |                                            |                3 |              6 |         2.00 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/time_to_wait0              |                                            |                3 |              7 |         2.33 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/SPI_0_INST/state_reg[5][0] | SPI_SEND/SPI_1_INST/AR[0]                  |                4 |              8 |         2.00 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/SPI_0_INST/tx_buffer0      |                                            |                1 |              8 |         8.00 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/SPI_0_INST/state_reg[4][0] | SPI_SEND/SPI_1_INST/AR[0]                  |                2 |              9 |         4.50 |
|  CLK_25MHz_sig_reg_n_0_BUFG |                                     | SPI_SEND/SPI_1_INST/AR[0]                  |                8 |             11 |         1.38 |
|  CLK_25MHz_sig_reg_n_0_BUFG |                                     |                                            |                7 |             12 |         1.71 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/SPI_0_INST/state_reg[1][0] | SPI_SEND/SPI_1_INST/AR[0]                  |                5 |             14 |         2.80 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/SPI_1_INST/count0          | SPI_SEND/SPI_1_INST/count[31]_i_1__0_n_0   |                7 |             31 |         4.43 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/SPI_0_INST/count0          | SPI_SEND/SPI_0_INST/count[31]_i_1_n_0      |                7 |             31 |         4.43 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/time_counter0              | SPI_SEND/time_counter[31]_i_1_n_0          |                8 |             31 |         3.88 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/time_stamp0                | SPI_SEND/time_stamp[31]_i_1_n_0            |                8 |             31 |         3.88 |
|  sys_clk_IBUF_BUFG          |                                     | CLK_25MHz_sig                              |                8 |             31 |         3.88 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/resetrun0                  |                                            |                8 |             32 |         4.00 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/byte_cmd                   | SPI_SEND/SPI_1_INST/AR[0]                  |                8 |             32 |         4.00 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/cyclecount0                |                                            |                8 |             32 |         4.00 |
+-----------------------------+-------------------------------------+--------------------------------------------+------------------+----------------+--------------+


