#! /home/saviour/oss-cad-suite/oss-cad-suite/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1545-g93397e723)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/home/saviour/oss-cad-suite/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/saviour/oss-cad-suite/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/saviour/oss-cad-suite/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/saviour/oss-cad-suite/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/saviour/oss-cad-suite/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x55555719bd40 .scope module, "cRAM_tb" "cRAM_tb" 2 3;
 .timescale 0 0;
P_0x5555571c6800 .param/l "N" 1 2 7, +C4<00000000000000000000000000010100>;
P_0x5555571c6840 .param/l "vector_size" 1 2 6, +C4<00000000000000000000000000010000>;
v0x5555571f9d30_0 .var "clk", 0 0;
v0x5555571f9df0_0 .var "in_im1", 15 0;
v0x5555571f9e90_0 .var "in_im2", 15 0;
v0x5555571f9f60_0 .var "in_real1", 15 0;
v0x5555571fa030_0 .var "in_real2", 15 0;
v0x5555571fa0d0_0 .net "out_im1", 15 0, L_0x5555571fae80;  1 drivers
v0x5555571fa1a0_0 .net "out_im2", 15 0, L_0x5555571fb5b0;  1 drivers
v0x5555571fa270_0 .net "out_real1", 15 0, L_0x5555571fab30;  1 drivers
v0x5555571fa340_0 .net "out_real2", 15 0, L_0x5555571fb280;  1 drivers
v0x5555571fa410_0 .var "read_address1", 4 0;
v0x5555571fa4e0_0 .var "read_address2", 4 0;
v0x5555571fa5b0_0 .var "sel", 0 0;
v0x5555571fa680_0 .var "wr_en", 0 0;
v0x5555571fa750_0 .var "write_address1", 4 0;
v0x5555571fa820_0 .var "write_address2", 4 0;
E_0x5555571db7f0 .event negedge, v0x5555571f8dd0_0;
S_0x55555719bf70 .scope module, "cRAM_dut" "cRAM" 2 32, 3 6 0, S_0x55555719bd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "read_address1";
    .port_info 2 /INPUT 5 "write_address1";
    .port_info 3 /INPUT 5 "read_address2";
    .port_info 4 /INPUT 5 "write_address2";
    .port_info 5 /INPUT 1 "wr_en";
    .port_info 6 /INPUT 1 "sel";
    .port_info 7 /INPUT 16 "in_real1";
    .port_info 8 /INPUT 16 "in_im1";
    .port_info 9 /OUTPUT 16 "out_real1";
    .port_info 10 /OUTPUT 16 "out_im1";
    .port_info 11 /INPUT 16 "in_real2";
    .port_info 12 /INPUT 16 "in_im2";
    .port_info 13 /OUTPUT 16 "out_real2";
    .port_info 14 /OUTPUT 16 "out_im2";
P_0x5555571c77c0 .param/l "N" 0 3 8, +C4<00000000000000000000000000010100>;
P_0x5555571c7800 .param/l "vector_size" 0 3 7, +C4<00000000000000000000000000010000>;
v0x5555571c9bb0_0 .net *"_ivl_0", 31 0, L_0x5555571fa8f0;  1 drivers
v0x5555571ca6d0_0 .net *"_ivl_10", 5 0, L_0x5555571fad40;  1 drivers
L_0x7fd4c08a1060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555571f84e0_0 .net *"_ivl_13", 0 0, L_0x7fd4c08a1060;  1 drivers
v0x5555571f85a0_0 .net *"_ivl_16", 31 0, L_0x5555571fb000;  1 drivers
v0x5555571f8680_0 .net *"_ivl_18", 5 0, L_0x5555571fb0a0;  1 drivers
v0x5555571f87b0_0 .net *"_ivl_2", 5 0, L_0x5555571fa9f0;  1 drivers
L_0x7fd4c08a10a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555571f8890_0 .net *"_ivl_21", 0 0, L_0x7fd4c08a10a8;  1 drivers
v0x5555571f8970_0 .net *"_ivl_24", 31 0, L_0x5555571fb3c0;  1 drivers
v0x5555571f8a50_0 .net *"_ivl_26", 5 0, L_0x5555571fb4c0;  1 drivers
L_0x7fd4c08a10f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555571f8b30_0 .net *"_ivl_29", 0 0, L_0x7fd4c08a10f0;  1 drivers
L_0x7fd4c08a1018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555571f8c10_0 .net *"_ivl_5", 0 0, L_0x7fd4c08a1018;  1 drivers
v0x5555571f8cf0_0 .net *"_ivl_8", 31 0, L_0x5555571fac70;  1 drivers
v0x5555571f8dd0_0 .net "clk", 0 0, v0x5555571f9d30_0;  1 drivers
v0x5555571f8e90_0 .net "in_im1", 15 0, v0x5555571f9df0_0;  1 drivers
v0x5555571f8f70_0 .net "in_im2", 15 0, v0x5555571f9e90_0;  1 drivers
v0x5555571f9050_0 .net "in_real1", 15 0, v0x5555571f9f60_0;  1 drivers
v0x5555571f9130_0 .net "in_real2", 15 0, v0x5555571fa030_0;  1 drivers
v0x5555571f9210 .array "memory", 0 19, 31 0;
v0x5555571f92d0_0 .net "out_im1", 15 0, L_0x5555571fae80;  alias, 1 drivers
v0x5555571f93b0_0 .net "out_im2", 15 0, L_0x5555571fb5b0;  alias, 1 drivers
v0x5555571f9490_0 .net "out_real1", 15 0, L_0x5555571fab30;  alias, 1 drivers
v0x5555571f9570_0 .net "out_real2", 15 0, L_0x5555571fb280;  alias, 1 drivers
v0x5555571f9650_0 .net "read_address1", 4 0, v0x5555571fa410_0;  1 drivers
v0x5555571f9730_0 .net "read_address2", 4 0, v0x5555571fa4e0_0;  1 drivers
v0x5555571f9810_0 .net "sel", 0 0, v0x5555571fa5b0_0;  1 drivers
v0x5555571f98d0_0 .net "wr_en", 0 0, v0x5555571fa680_0;  1 drivers
v0x5555571f9990_0 .net "write_address1", 4 0, v0x5555571fa750_0;  1 drivers
v0x5555571f9a70_0 .net "write_address2", 4 0, v0x5555571fa820_0;  1 drivers
E_0x5555571dc100 .event posedge, v0x5555571f8dd0_0;
L_0x5555571fa8f0 .array/port v0x5555571f9210, L_0x5555571fa9f0;
L_0x5555571fa9f0 .concat [ 5 1 0 0], v0x5555571fa410_0, L_0x7fd4c08a1018;
L_0x5555571fab30 .part L_0x5555571fa8f0, 16, 16;
L_0x5555571fac70 .array/port v0x5555571f9210, L_0x5555571fad40;
L_0x5555571fad40 .concat [ 5 1 0 0], v0x5555571fa410_0, L_0x7fd4c08a1060;
L_0x5555571fae80 .part L_0x5555571fac70, 0, 16;
L_0x5555571fb000 .array/port v0x5555571f9210, L_0x5555571fb0a0;
L_0x5555571fb0a0 .concat [ 5 1 0 0], v0x5555571fa4e0_0, L_0x7fd4c08a10a8;
L_0x5555571fb280 .part L_0x5555571fb000, 16, 16;
L_0x5555571fb3c0 .array/port v0x5555571f9210, L_0x5555571fb4c0;
L_0x5555571fb4c0 .concat [ 5 1 0 0], v0x5555571fa4e0_0, L_0x7fd4c08a10f0;
L_0x5555571fb5b0 .part L_0x5555571fb3c0, 0, 16;
    .scope S_0x55555719bf70;
T_0 ;
    %wait E_0x5555571dc100;
    %load/vec4 v0x5555571f98d0_0;
    %load/vec4 v0x5555571f9810_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5555571f9050_0;
    %load/vec4 v0x5555571f8e90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555571f9990_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555571f9210, 0, 4;
    %load/vec4 v0x5555571f9130_0;
    %load/vec4 v0x5555571f8f70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555571f9a70_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555571f9210, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55555719bd40;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571f9d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571fa680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571fa5b0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x55555719bd40;
T_2 ;
    %vpi_call 2 22 "$dumpfile", "cRAM.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55555719bd40 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55555719bd40;
T_3 ;
    %wait E_0x5555571db7f0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5555571fa750_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x5555571fa820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555571fa680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555571fa5b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5555571f9df0_0, 0;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0x5555571f9e90_0, 0;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0x5555571f9f60_0, 0;
    %pushi/vec4 3, 0, 16;
    %assign/vec4 v0x5555571fa030_0, 0;
    %wait E_0x5555571db7f0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x5555571fa410_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5555571fa4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571fa680_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555571db7f0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call 2 67 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55555719bd40;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x5555571f9d30_0;
    %nor/r;
    %store/vec4 v0x5555571f9d30_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "cRAM_tb.v";
    "cRAM2.v";
