ARM GAS  /tmp/cc5V2gin.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB142:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include "bmp280.h"
  26:Core/Src/main.c **** #include "lis2hd12.h"
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
ARM GAS  /tmp/cc5V2gin.s 			page 2


  32:Core/Src/main.c **** /* USER CODE END PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* USER CODE END PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.c **** CRC_HandleTypeDef hcrc;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** I2C_HandleTypeDef hi2c3;
  48:Core/Src/main.c **** DMA_HandleTypeDef hdma_i2c3_rx;
  49:Core/Src/main.c **** DMA_HandleTypeDef hdma_i2c3_tx;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** RTC_HandleTypeDef hrtc;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  54:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_rx;
  55:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_tx;
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** UART_HandleTypeDef huart1;
  58:Core/Src/main.c **** UART_HandleTypeDef huart2;
  59:Core/Src/main.c **** DMA_HandleTypeDef hdma_usart1_tx;
  60:Core/Src/main.c **** DMA_HandleTypeDef hdma_usart2_rx;
  61:Core/Src/main.c **** DMA_HandleTypeDef hdma_usart2_tx;
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* USER CODE BEGIN PV */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* USER CODE END PV */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  68:Core/Src/main.c **** void SystemClock_Config(void);
  69:Core/Src/main.c **** static void MX_GPIO_Init(void);
  70:Core/Src/main.c **** static void MX_DMA_Init(void);
  71:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  72:Core/Src/main.c **** static void MX_SPI1_Init(void);
  73:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  74:Core/Src/main.c **** static void MX_I2C3_Init(void);
  75:Core/Src/main.c **** static void MX_CRC_Init(void);
  76:Core/Src/main.c **** static void MX_RTC_Init(void);
  77:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** /* USER CODE END PFP */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  82:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  83:Core/Src/main.c **** void i2c_scan(void)
  84:Core/Src/main.c **** {
  85:Core/Src/main.c ****   uint8_t Buffer[25] = {0};
  86:Core/Src/main.c ****   uint8_t Space[] = " - ";
  87:Core/Src/main.c ****   uint8_t StartMSG[] = "Starting I2C Scanning: \r\n";
  88:Core/Src/main.c ****   uint8_t EndMSG[] = "Done! \r\n\r\n";
ARM GAS  /tmp/cc5V2gin.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /*-[ I2C Bus Scanning ]-*/
  91:Core/Src/main.c ****   uint8_t ret;
  92:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, StartMSG, sizeof(StartMSG), HAL_MAX_DELAY);
  93:Core/Src/main.c ****   for (uint8_t i = 1; i < 128; i++)
  94:Core/Src/main.c ****   {
  95:Core/Src/main.c ****     ret = HAL_I2C_IsDeviceReady(&hi2c3, (uint16_t)(i << 1), 3, 5);
  96:Core/Src/main.c ****     if (ret != HAL_OK) /* No ACK Received At That Address */
  97:Core/Src/main.c ****     {
  98:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Space, sizeof(Space), HAL_MAX_DELAY);
  99:Core/Src/main.c ****     }
 100:Core/Src/main.c ****     else if (ret == HAL_OK)
 101:Core/Src/main.c ****     {
 102:Core/Src/main.c ****       sprintf(Buffer, "0x%X", i);
 103:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), HAL_MAX_DELAY);
 104:Core/Src/main.c ****     }
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****     if(i % 16 == 0)
 107:Core/Src/main.c ****     {
 108:Core/Src/main.c ****       sprintf(Buffer, "\r\n", i);
 109:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), HAL_MAX_DELAY);
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****     }
 112:Core/Src/main.c ****   }
 113:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, EndMSG, sizeof(EndMSG), HAL_MAX_DELAY);
 114:Core/Src/main.c ****   /*--[ Scanning Done ]--*/
 115:Core/Src/main.c **** }
 116:Core/Src/main.c **** void print_bmp280_id()
 117:Core/Src/main.c **** {
 118:Core/Src/main.c ****   uint8_t id;
 119:Core/Src/main.c ****   uint8_t ret = bmp280_getid(&id);
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   uint8_t buf[16] = {0};
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****   snprintf(buf, sizeof(buf), "BMP280 ID:%02X\r\n", id);
 124:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, buf, sizeof(buf), 10000);
 125:Core/Src/main.c **** }
 126:Core/Src/main.c **** 
 127:Core/Src/main.c **** void print_lis2hd12_who_am_i(void)
 128:Core/Src/main.c **** {
 129:Core/Src/main.c ****   uint8_t id;
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   uint8_t ret = lis2hd12_who_am_i(&id);
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****   uint8_t buffer[32] = {0};
 134:Core/Src/main.c ****   if(ret != HAL_OK)
 135:Core/Src/main.c ****   { 
 136:Core/Src/main.c ****     snprintf(buffer, sizeof(buffer), "Error IMU\r\n");
 137:Core/Src/main.c ****   }
 138:Core/Src/main.c ****   else
 139:Core/Src/main.c ****   {
 140:Core/Src/main.c ****     snprintf(buffer, sizeof(buffer), "IMU ID: %#02X\r\n", id);
 141:Core/Src/main.c ****   }
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, buffer, strlen(buffer), HAL_MAX_DELAY);
 144:Core/Src/main.c **** }
 145:Core/Src/main.c **** /* USER CODE END 0 */
ARM GAS  /tmp/cc5V2gin.s 			page 4


 146:Core/Src/main.c **** 
 147:Core/Src/main.c **** /**
 148:Core/Src/main.c ****  * @brief  The application entry point.
 149:Core/Src/main.c ****  * @retval int
 150:Core/Src/main.c ****  */
 151:Core/Src/main.c **** int main(void)
 152:Core/Src/main.c **** {
 153:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   /* USER CODE END 1 */
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 160:Core/Src/main.c ****   HAL_Init();
 161:Core/Src/main.c **** 
 162:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   /* USER CODE END Init */
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   /* Configure the system clock */
 167:Core/Src/main.c ****   SystemClock_Config();
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****   /* USER CODE END SysInit */
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****   /* Initialize all configured peripherals */
 174:Core/Src/main.c ****   MX_GPIO_Init();
 175:Core/Src/main.c ****   MX_DMA_Init();
 176:Core/Src/main.c ****   MX_USART2_UART_Init();
 177:Core/Src/main.c ****   MX_SPI1_Init();
 178:Core/Src/main.c ****   MX_USART1_UART_Init();
 179:Core/Src/main.c ****   MX_I2C3_Init();
 180:Core/Src/main.c ****   MX_CRC_Init();
 181:Core/Src/main.c ****   MX_RTC_Init();
 182:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****   // i2c_scan();
 185:Core/Src/main.c ****   print_bmp280_id();
 186:Core/Src/main.c ****   print_lis2hd12_who_am_i();
 187:Core/Src/main.c ****   /* USER CODE END 2 */
 188:Core/Src/main.c **** 
 189:Core/Src/main.c ****   /* Infinite loop */
 190:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 191:Core/Src/main.c ****   while (1)
 192:Core/Src/main.c ****   {
 193:Core/Src/main.c **** 
 194:Core/Src/main.c ****     HAL_GPIO_TogglePin(USR_LED1_GPIO_Port, USR_LED1_Pin);
 195:Core/Src/main.c ****     HAL_Delay(500);
 196:Core/Src/main.c ****     /* USER CODE END WHILE */
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 199:Core/Src/main.c ****   }
 200:Core/Src/main.c ****   /* USER CODE END 3 */
 201:Core/Src/main.c **** }
 202:Core/Src/main.c **** 
ARM GAS  /tmp/cc5V2gin.s 			page 5


 203:Core/Src/main.c **** /**
 204:Core/Src/main.c ****  * @brief System Clock Configuration
 205:Core/Src/main.c ****  * @retval None
 206:Core/Src/main.c ****  */
 207:Core/Src/main.c **** void SystemClock_Config(void)
 208:Core/Src/main.c **** {
 209:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 210:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 211:Core/Src/main.c **** 
 212:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 213:Core/Src/main.c ****    */
 214:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 215:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 216:Core/Src/main.c **** 
 217:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 218:Core/Src/main.c ****    * in the RCC_OscInitTypeDef structure.
 219:Core/Src/main.c ****    */
 220:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSE;
 221:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 222:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 223:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 224:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 225:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 226:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 84;
 227:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 228:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 229:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 230:Core/Src/main.c ****   {
 231:Core/Src/main.c ****     Error_Handler();
 232:Core/Src/main.c ****   }
 233:Core/Src/main.c **** 
 234:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 235:Core/Src/main.c ****    */
 236:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | R
 237:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 238:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 239:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 240:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 241:Core/Src/main.c **** 
 242:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 243:Core/Src/main.c ****   {
 244:Core/Src/main.c ****     Error_Handler();
 245:Core/Src/main.c ****   }
 246:Core/Src/main.c **** }
 247:Core/Src/main.c **** 
 248:Core/Src/main.c **** /**
 249:Core/Src/main.c ****  * @brief CRC Initialization Function
 250:Core/Src/main.c ****  * @param None
 251:Core/Src/main.c ****  * @retval None
 252:Core/Src/main.c ****  */
 253:Core/Src/main.c **** static void MX_CRC_Init(void)
 254:Core/Src/main.c **** {
 255:Core/Src/main.c **** 
 256:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 0 */
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****   /* USER CODE END CRC_Init 0 */
 259:Core/Src/main.c **** 
ARM GAS  /tmp/cc5V2gin.s 			page 6


 260:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 1 */
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****   /* USER CODE END CRC_Init 1 */
 263:Core/Src/main.c ****   hcrc.Instance = CRC;
 264:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 265:Core/Src/main.c ****   {
 266:Core/Src/main.c ****     Error_Handler();
 267:Core/Src/main.c ****   }
 268:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 2 */
 269:Core/Src/main.c **** 
 270:Core/Src/main.c ****   /* USER CODE END CRC_Init 2 */
 271:Core/Src/main.c **** }
 272:Core/Src/main.c **** 
 273:Core/Src/main.c **** /**
 274:Core/Src/main.c ****  * @brief I2C3 Initialization Function
 275:Core/Src/main.c ****  * @param None
 276:Core/Src/main.c ****  * @retval None
 277:Core/Src/main.c ****  */
 278:Core/Src/main.c **** static void MX_I2C3_Init(void)
 279:Core/Src/main.c **** {
 280:Core/Src/main.c **** 
 281:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 0 */
 282:Core/Src/main.c **** 
 283:Core/Src/main.c ****   /* USER CODE END I2C3_Init 0 */
 284:Core/Src/main.c **** 
 285:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 1 */
 286:Core/Src/main.c **** 
 287:Core/Src/main.c ****   /* USER CODE END I2C3_Init 1 */
 288:Core/Src/main.c ****   hi2c3.Instance = I2C3;
 289:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 400000;
 290:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 291:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 292:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 293:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 294:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 295:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 296:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 297:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 298:Core/Src/main.c ****   {
 299:Core/Src/main.c ****     Error_Handler();
 300:Core/Src/main.c ****   }
 301:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 2 */
 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****   /* USER CODE END I2C3_Init 2 */
 304:Core/Src/main.c **** }
 305:Core/Src/main.c **** 
 306:Core/Src/main.c **** /**
 307:Core/Src/main.c ****  * @brief RTC Initialization Function
 308:Core/Src/main.c ****  * @param None
 309:Core/Src/main.c ****  * @retval None
 310:Core/Src/main.c ****  */
 311:Core/Src/main.c **** static void MX_RTC_Init(void)
 312:Core/Src/main.c **** {
 313:Core/Src/main.c **** 
 314:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 315:Core/Src/main.c **** 
 316:Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
ARM GAS  /tmp/cc5V2gin.s 			page 7


 317:Core/Src/main.c **** 
 318:Core/Src/main.c ****   RTC_TimeTypeDef sTime = {0};
 319:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 320:Core/Src/main.c **** 
 321:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 322:Core/Src/main.c **** 
 323:Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 324:Core/Src/main.c **** 
 325:Core/Src/main.c ****   /** Initialize RTC Only
 326:Core/Src/main.c ****    */
 327:Core/Src/main.c ****   hrtc.Instance = RTC;
 328:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 329:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 330:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 331:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 332:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 333:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 334:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 335:Core/Src/main.c ****   {
 336:Core/Src/main.c ****     Error_Handler();
 337:Core/Src/main.c ****   }
 338:Core/Src/main.c **** 
 339:Core/Src/main.c ****   /* USER CODE BEGIN Check_RTC_BKUP */
 340:Core/Src/main.c **** 
 341:Core/Src/main.c ****   /* USER CODE END Check_RTC_BKUP */
 342:Core/Src/main.c **** 
 343:Core/Src/main.c ****   /** Initialize RTC and set the Time and Date
 344:Core/Src/main.c ****    */
 345:Core/Src/main.c ****   sTime.Hours = 0x0;
 346:Core/Src/main.c ****   sTime.Minutes = 0x0;
 347:Core/Src/main.c ****   sTime.Seconds = 0x0;
 348:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 349:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 350:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 351:Core/Src/main.c ****   {
 352:Core/Src/main.c ****     Error_Handler();
 353:Core/Src/main.c ****   }
 354:Core/Src/main.c ****   sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 355:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 356:Core/Src/main.c ****   sDate.Date = 0x1;
 357:Core/Src/main.c ****   sDate.Year = 0x0;
 358:Core/Src/main.c **** 
 359:Core/Src/main.c ****   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 360:Core/Src/main.c ****   {
 361:Core/Src/main.c ****     Error_Handler();
 362:Core/Src/main.c ****   }
 363:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 364:Core/Src/main.c **** 
 365:Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 366:Core/Src/main.c **** }
 367:Core/Src/main.c **** 
 368:Core/Src/main.c **** /**
 369:Core/Src/main.c ****  * @brief SPI1 Initialization Function
 370:Core/Src/main.c ****  * @param None
 371:Core/Src/main.c ****  * @retval None
 372:Core/Src/main.c ****  */
 373:Core/Src/main.c **** static void MX_SPI1_Init(void)
ARM GAS  /tmp/cc5V2gin.s 			page 8


 374:Core/Src/main.c **** {
 375:Core/Src/main.c **** 
 376:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 377:Core/Src/main.c **** 
 378:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 379:Core/Src/main.c **** 
 380:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 381:Core/Src/main.c **** 
 382:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 383:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 384:Core/Src/main.c ****   hspi1.Instance = SPI1;
 385:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 386:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 387:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 388:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 389:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 390:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 391:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 392:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 393:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 394:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 395:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 396:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 397:Core/Src/main.c ****   {
 398:Core/Src/main.c ****     Error_Handler();
 399:Core/Src/main.c ****   }
 400:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 401:Core/Src/main.c **** 
 402:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 403:Core/Src/main.c **** }
 404:Core/Src/main.c **** 
 405:Core/Src/main.c **** /**
 406:Core/Src/main.c ****  * @brief USART1 Initialization Function
 407:Core/Src/main.c ****  * @param None
 408:Core/Src/main.c ****  * @retval None
 409:Core/Src/main.c ****  */
 410:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 411:Core/Src/main.c **** {
 412:Core/Src/main.c **** 
 413:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 414:Core/Src/main.c **** 
 415:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 416:Core/Src/main.c **** 
 417:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 418:Core/Src/main.c **** 
 419:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 420:Core/Src/main.c ****   huart1.Instance = USART1;
 421:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 422:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 423:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 424:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 425:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 426:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 427:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 428:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 429:Core/Src/main.c ****   {
 430:Core/Src/main.c ****     Error_Handler();
ARM GAS  /tmp/cc5V2gin.s 			page 9


 431:Core/Src/main.c ****   }
 432:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 433:Core/Src/main.c **** 
 434:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 435:Core/Src/main.c **** }
 436:Core/Src/main.c **** 
 437:Core/Src/main.c **** /**
 438:Core/Src/main.c ****  * @brief USART2 Initialization Function
 439:Core/Src/main.c ****  * @param None
 440:Core/Src/main.c ****  * @retval None
 441:Core/Src/main.c ****  */
 442:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 443:Core/Src/main.c **** {
 444:Core/Src/main.c **** 
 445:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 446:Core/Src/main.c **** 
 447:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 448:Core/Src/main.c **** 
 449:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 450:Core/Src/main.c **** 
 451:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 452:Core/Src/main.c ****   huart2.Instance = USART2;
 453:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 454:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 455:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 456:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 457:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 458:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 459:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 460:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 461:Core/Src/main.c ****   {
 462:Core/Src/main.c ****     Error_Handler();
 463:Core/Src/main.c ****   }
 464:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 465:Core/Src/main.c **** 
 466:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 467:Core/Src/main.c **** }
 468:Core/Src/main.c **** 
 469:Core/Src/main.c **** /**
 470:Core/Src/main.c ****  * Enable DMA controller clock
 471:Core/Src/main.c ****  */
 472:Core/Src/main.c **** static void MX_DMA_Init(void)
 473:Core/Src/main.c **** {
 474:Core/Src/main.c **** 
 475:Core/Src/main.c ****   /* DMA controller clock enable */
 476:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 477:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 478:Core/Src/main.c **** 
 479:Core/Src/main.c ****   /* DMA interrupt init */
 480:Core/Src/main.c ****   /* DMA1_Stream1_IRQn interrupt configuration */
 481:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 482:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 483:Core/Src/main.c ****   /* DMA1_Stream4_IRQn interrupt configuration */
 484:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 485:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 486:Core/Src/main.c ****   /* DMA1_Stream5_IRQn interrupt configuration */
 487:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
ARM GAS  /tmp/cc5V2gin.s 			page 10


 488:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 489:Core/Src/main.c ****   /* DMA1_Stream6_IRQn interrupt configuration */
 490:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 491:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 492:Core/Src/main.c ****   /* DMA2_Stream0_IRQn interrupt configuration */
 493:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 494:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 495:Core/Src/main.c ****   /* DMA2_Stream3_IRQn interrupt configuration */
 496:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 497:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 498:Core/Src/main.c ****   /* DMA2_Stream7_IRQn interrupt configuration */
 499:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 500:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 501:Core/Src/main.c **** }
 502:Core/Src/main.c **** 
 503:Core/Src/main.c **** /**
 504:Core/Src/main.c ****  * @brief GPIO Initialization Function
 505:Core/Src/main.c ****  * @param None
 506:Core/Src/main.c ****  * @retval None
 507:Core/Src/main.c ****  */
 508:Core/Src/main.c **** static void MX_GPIO_Init(void)
 509:Core/Src/main.c **** {
  28              		.loc 1 509 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 28
  35              		.cfi_offset 4, -28
  36              		.cfi_offset 5, -24
  37              		.cfi_offset 6, -20
  38              		.cfi_offset 7, -16
  39              		.cfi_offset 8, -12
  40              		.cfi_offset 9, -8
  41              		.cfi_offset 14, -4
  42 0004 8BB0     		sub	sp, sp, #44
  43              	.LCFI1:
  44              		.cfi_def_cfa_offset 72
 510:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  45              		.loc 1 510 3 view .LVU1
  46              		.loc 1 510 20 is_stmt 0 view .LVU2
  47 0006 0024     		movs	r4, #0
  48 0008 0594     		str	r4, [sp, #20]
  49 000a 0694     		str	r4, [sp, #24]
  50 000c 0794     		str	r4, [sp, #28]
  51 000e 0894     		str	r4, [sp, #32]
  52 0010 0994     		str	r4, [sp, #36]
 511:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 512:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 513:Core/Src/main.c **** 
 514:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 515:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  53              		.loc 1 515 3 is_stmt 1 view .LVU3
  54              	.LBB4:
  55              		.loc 1 515 3 view .LVU4
  56 0012 0094     		str	r4, [sp]
ARM GAS  /tmp/cc5V2gin.s 			page 11


  57              		.loc 1 515 3 view .LVU5
  58 0014 474B     		ldr	r3, .L3
  59 0016 1A6B     		ldr	r2, [r3, #48]
  60 0018 42F00402 		orr	r2, r2, #4
  61 001c 1A63     		str	r2, [r3, #48]
  62              		.loc 1 515 3 view .LVU6
  63 001e 1A6B     		ldr	r2, [r3, #48]
  64 0020 02F00402 		and	r2, r2, #4
  65 0024 0092     		str	r2, [sp]
  66              		.loc 1 515 3 view .LVU7
  67 0026 009A     		ldr	r2, [sp]
  68              	.LBE4:
  69              		.loc 1 515 3 view .LVU8
 516:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  70              		.loc 1 516 3 view .LVU9
  71              	.LBB5:
  72              		.loc 1 516 3 view .LVU10
  73 0028 0194     		str	r4, [sp, #4]
  74              		.loc 1 516 3 view .LVU11
  75 002a 1A6B     		ldr	r2, [r3, #48]
  76 002c 42F08002 		orr	r2, r2, #128
  77 0030 1A63     		str	r2, [r3, #48]
  78              		.loc 1 516 3 view .LVU12
  79 0032 1A6B     		ldr	r2, [r3, #48]
  80 0034 02F08002 		and	r2, r2, #128
  81 0038 0192     		str	r2, [sp, #4]
  82              		.loc 1 516 3 view .LVU13
  83 003a 019A     		ldr	r2, [sp, #4]
  84              	.LBE5:
  85              		.loc 1 516 3 view .LVU14
 517:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  86              		.loc 1 517 3 view .LVU15
  87              	.LBB6:
  88              		.loc 1 517 3 view .LVU16
  89 003c 0294     		str	r4, [sp, #8]
  90              		.loc 1 517 3 view .LVU17
  91 003e 1A6B     		ldr	r2, [r3, #48]
  92 0040 42F00102 		orr	r2, r2, #1
  93 0044 1A63     		str	r2, [r3, #48]
  94              		.loc 1 517 3 view .LVU18
  95 0046 1A6B     		ldr	r2, [r3, #48]
  96 0048 02F00102 		and	r2, r2, #1
  97 004c 0292     		str	r2, [sp, #8]
  98              		.loc 1 517 3 view .LVU19
  99 004e 029A     		ldr	r2, [sp, #8]
 100              	.LBE6:
 101              		.loc 1 517 3 view .LVU20
 518:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 102              		.loc 1 518 3 view .LVU21
 103              	.LBB7:
 104              		.loc 1 518 3 view .LVU22
 105 0050 0394     		str	r4, [sp, #12]
 106              		.loc 1 518 3 view .LVU23
 107 0052 1A6B     		ldr	r2, [r3, #48]
 108 0054 42F00202 		orr	r2, r2, #2
 109 0058 1A63     		str	r2, [r3, #48]
 110              		.loc 1 518 3 view .LVU24
ARM GAS  /tmp/cc5V2gin.s 			page 12


 111 005a 1A6B     		ldr	r2, [r3, #48]
 112 005c 02F00202 		and	r2, r2, #2
 113 0060 0392     		str	r2, [sp, #12]
 114              		.loc 1 518 3 view .LVU25
 115 0062 039A     		ldr	r2, [sp, #12]
 116              	.LBE7:
 117              		.loc 1 518 3 view .LVU26
 519:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 118              		.loc 1 519 3 view .LVU27
 119              	.LBB8:
 120              		.loc 1 519 3 view .LVU28
 121 0064 0494     		str	r4, [sp, #16]
 122              		.loc 1 519 3 view .LVU29
 123 0066 1A6B     		ldr	r2, [r3, #48]
 124 0068 42F00802 		orr	r2, r2, #8
 125 006c 1A63     		str	r2, [r3, #48]
 126              		.loc 1 519 3 view .LVU30
 127 006e 1B6B     		ldr	r3, [r3, #48]
 128 0070 03F00803 		and	r3, r3, #8
 129 0074 0493     		str	r3, [sp, #16]
 130              		.loc 1 519 3 view .LVU31
 131 0076 049B     		ldr	r3, [sp, #16]
 132              	.LBE8:
 133              		.loc 1 519 3 view .LVU32
 520:Core/Src/main.c **** 
 521:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 522:Core/Src/main.c ****   HAL_GPIO_WritePin(GPS_RST_GPIO_Port, GPS_RST_Pin, GPIO_PIN_RESET);
 134              		.loc 1 522 3 view .LVU33
 135 0078 DFF8C480 		ldr	r8, .L3+12
 136 007c 2246     		mov	r2, r4
 137 007e 4FF40051 		mov	r1, #8192
 138 0082 4046     		mov	r0, r8
 139 0084 FFF7FEFF 		bl	HAL_GPIO_WritePin
 140              	.LVL0:
 523:Core/Src/main.c **** 
 524:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 525:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, TIMEPULSE_Pin | SAFEBOOT_Pin, GPIO_PIN_RESET);
 141              		.loc 1 525 3 view .LVU34
 142 0088 2B4F     		ldr	r7, .L3+4
 143 008a 2246     		mov	r2, r4
 144 008c 6021     		movs	r1, #96
 145 008e 3846     		mov	r0, r7
 146 0090 FFF7FEFF 		bl	HAL_GPIO_WritePin
 147              	.LVL1:
 526:Core/Src/main.c **** 
 527:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 528:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, USR_LED1_Pin | USR_LED2_Pin, GPIO_PIN_RESET);
 148              		.loc 1 528 3 view .LVU35
 149 0094 294E     		ldr	r6, .L3+8
 150 0096 2246     		mov	r2, r4
 151 0098 0321     		movs	r1, #3
 152 009a 3046     		mov	r0, r6
 153 009c FFF7FEFF 		bl	HAL_GPIO_WritePin
 154              	.LVL2:
 529:Core/Src/main.c **** 
 530:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 531:Core/Src/main.c ****   HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
ARM GAS  /tmp/cc5V2gin.s 			page 13


 155              		.loc 1 531 3 view .LVU36
 156 00a0 DFF8A090 		ldr	r9, .L3+16
 157 00a4 0122     		movs	r2, #1
 158 00a6 0421     		movs	r1, #4
 159 00a8 4846     		mov	r0, r9
 160 00aa FFF7FEFF 		bl	HAL_GPIO_WritePin
 161              	.LVL3:
 532:Core/Src/main.c **** 
 533:Core/Src/main.c ****   /*Configure GPIO pin : GPS_RST_Pin */
 534:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPS_RST_Pin;
 162              		.loc 1 534 3 view .LVU37
 163              		.loc 1 534 23 is_stmt 0 view .LVU38
 164 00ae 4FF40053 		mov	r3, #8192
 165 00b2 0593     		str	r3, [sp, #20]
 535:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 166              		.loc 1 535 3 is_stmt 1 view .LVU39
 167              		.loc 1 535 24 is_stmt 0 view .LVU40
 168 00b4 0125     		movs	r5, #1
 169 00b6 0695     		str	r5, [sp, #24]
 536:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 170              		.loc 1 536 3 is_stmt 1 view .LVU41
 171              		.loc 1 536 24 is_stmt 0 view .LVU42
 172 00b8 0794     		str	r4, [sp, #28]
 537:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 173              		.loc 1 537 3 is_stmt 1 view .LVU43
 174              		.loc 1 537 25 is_stmt 0 view .LVU44
 175 00ba 0894     		str	r4, [sp, #32]
 538:Core/Src/main.c ****   HAL_GPIO_Init(GPS_RST_GPIO_Port, &GPIO_InitStruct);
 176              		.loc 1 538 3 is_stmt 1 view .LVU45
 177 00bc 05A9     		add	r1, sp, #20
 178 00be 4046     		mov	r0, r8
 179 00c0 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL4:
 539:Core/Src/main.c **** 
 540:Core/Src/main.c ****   /*Configure GPIO pin : PC14 */
 541:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_14;
 181              		.loc 1 541 3 view .LVU46
 182              		.loc 1 541 23 is_stmt 0 view .LVU47
 183 00c4 4FF48043 		mov	r3, #16384
 184 00c8 0593     		str	r3, [sp, #20]
 542:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 185              		.loc 1 542 3 is_stmt 1 view .LVU48
 186              		.loc 1 542 24 is_stmt 0 view .LVU49
 187 00ca 0694     		str	r4, [sp, #24]
 543:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 188              		.loc 1 543 3 is_stmt 1 view .LVU50
 189              		.loc 1 543 24 is_stmt 0 view .LVU51
 190 00cc 0794     		str	r4, [sp, #28]
 544:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 191              		.loc 1 544 3 is_stmt 1 view .LVU52
 192 00ce 05A9     		add	r1, sp, #20
 193 00d0 4046     		mov	r0, r8
 194 00d2 FFF7FEFF 		bl	HAL_GPIO_Init
 195              	.LVL5:
 545:Core/Src/main.c **** 
 546:Core/Src/main.c ****   /*Configure GPIO pin : GPS_INT_Pin */
 547:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPS_INT_Pin;
ARM GAS  /tmp/cc5V2gin.s 			page 14


 196              		.loc 1 547 3 view .LVU53
 197              		.loc 1 547 23 is_stmt 0 view .LVU54
 198 00d6 0223     		movs	r3, #2
 199 00d8 0593     		str	r3, [sp, #20]
 548:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 200              		.loc 1 548 3 is_stmt 1 view .LVU55
 201              		.loc 1 548 24 is_stmt 0 view .LVU56
 202 00da 0694     		str	r4, [sp, #24]
 549:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 203              		.loc 1 549 3 is_stmt 1 view .LVU57
 204              		.loc 1 549 24 is_stmt 0 view .LVU58
 205 00dc 0794     		str	r4, [sp, #28]
 550:Core/Src/main.c ****   HAL_GPIO_Init(GPS_INT_GPIO_Port, &GPIO_InitStruct);
 206              		.loc 1 550 3 is_stmt 1 view .LVU59
 207 00de 05A9     		add	r1, sp, #20
 208 00e0 3846     		mov	r0, r7
 209 00e2 FFF7FEFF 		bl	HAL_GPIO_Init
 210              	.LVL6:
 551:Core/Src/main.c **** 
 552:Core/Src/main.c ****   /*Configure GPIO pins : TIMEPULSE_Pin SAFEBOOT_Pin */
 553:Core/Src/main.c ****   GPIO_InitStruct.Pin = TIMEPULSE_Pin | SAFEBOOT_Pin;
 211              		.loc 1 553 3 view .LVU60
 212              		.loc 1 553 23 is_stmt 0 view .LVU61
 213 00e6 6023     		movs	r3, #96
 214 00e8 0593     		str	r3, [sp, #20]
 554:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 215              		.loc 1 554 3 is_stmt 1 view .LVU62
 216              		.loc 1 554 24 is_stmt 0 view .LVU63
 217 00ea 0695     		str	r5, [sp, #24]
 555:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 218              		.loc 1 555 3 is_stmt 1 view .LVU64
 219              		.loc 1 555 24 is_stmt 0 view .LVU65
 220 00ec 0794     		str	r4, [sp, #28]
 556:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 221              		.loc 1 556 3 is_stmt 1 view .LVU66
 222              		.loc 1 556 25 is_stmt 0 view .LVU67
 223 00ee 0894     		str	r4, [sp, #32]
 557:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 224              		.loc 1 557 3 is_stmt 1 view .LVU68
 225 00f0 05A9     		add	r1, sp, #20
 226 00f2 3846     		mov	r0, r7
 227 00f4 FFF7FEFF 		bl	HAL_GPIO_Init
 228              	.LVL7:
 558:Core/Src/main.c **** 
 559:Core/Src/main.c ****   /*Configure GPIO pins : USR_LED1_Pin USR_LED2_Pin */
 560:Core/Src/main.c ****   GPIO_InitStruct.Pin = USR_LED1_Pin | USR_LED2_Pin;
 229              		.loc 1 560 3 view .LVU69
 230              		.loc 1 560 23 is_stmt 0 view .LVU70
 231 00f8 0323     		movs	r3, #3
 232 00fa 0593     		str	r3, [sp, #20]
 561:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 233              		.loc 1 561 3 is_stmt 1 view .LVU71
 234              		.loc 1 561 24 is_stmt 0 view .LVU72
 235 00fc 0695     		str	r5, [sp, #24]
 562:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 236              		.loc 1 562 3 is_stmt 1 view .LVU73
 237              		.loc 1 562 24 is_stmt 0 view .LVU74
ARM GAS  /tmp/cc5V2gin.s 			page 15


 238 00fe 0794     		str	r4, [sp, #28]
 563:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 239              		.loc 1 563 3 is_stmt 1 view .LVU75
 240              		.loc 1 563 25 is_stmt 0 view .LVU76
 241 0100 0894     		str	r4, [sp, #32]
 564:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 242              		.loc 1 564 3 is_stmt 1 view .LVU77
 243 0102 05A9     		add	r1, sp, #20
 244 0104 3046     		mov	r0, r6
 245 0106 FFF7FEFF 		bl	HAL_GPIO_Init
 246              	.LVL8:
 565:Core/Src/main.c **** 
 566:Core/Src/main.c ****   /*Configure GPIO pins : PB12 PB13 */
 567:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13;
 247              		.loc 1 567 3 view .LVU78
 248              		.loc 1 567 23 is_stmt 0 view .LVU79
 249 010a 4FF44053 		mov	r3, #12288
 250 010e 0593     		str	r3, [sp, #20]
 568:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 251              		.loc 1 568 3 is_stmt 1 view .LVU80
 252              		.loc 1 568 24 is_stmt 0 view .LVU81
 253 0110 0694     		str	r4, [sp, #24]
 569:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 254              		.loc 1 569 3 is_stmt 1 view .LVU82
 255              		.loc 1 569 24 is_stmt 0 view .LVU83
 256 0112 0794     		str	r4, [sp, #28]
 570:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 257              		.loc 1 570 3 is_stmt 1 view .LVU84
 258 0114 05A9     		add	r1, sp, #20
 259 0116 3046     		mov	r0, r6
 260 0118 FFF7FEFF 		bl	HAL_GPIO_Init
 261              	.LVL9:
 571:Core/Src/main.c **** 
 572:Core/Src/main.c ****   /*Configure GPIO pin : BMP_CS_Pin */
 573:Core/Src/main.c ****   GPIO_InitStruct.Pin = BMP_CS_Pin;
 262              		.loc 1 573 3 view .LVU85
 263              		.loc 1 573 23 is_stmt 0 view .LVU86
 264 011c 0423     		movs	r3, #4
 265 011e 0593     		str	r3, [sp, #20]
 574:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 266              		.loc 1 574 3 is_stmt 1 view .LVU87
 267              		.loc 1 574 24 is_stmt 0 view .LVU88
 268 0120 0695     		str	r5, [sp, #24]
 575:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 269              		.loc 1 575 3 is_stmt 1 view .LVU89
 270              		.loc 1 575 24 is_stmt 0 view .LVU90
 271 0122 0794     		str	r4, [sp, #28]
 576:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 272              		.loc 1 576 3 is_stmt 1 view .LVU91
 273              		.loc 1 576 25 is_stmt 0 view .LVU92
 274 0124 0894     		str	r4, [sp, #32]
 577:Core/Src/main.c ****   HAL_GPIO_Init(BMP_CS_GPIO_Port, &GPIO_InitStruct);
 275              		.loc 1 577 3 is_stmt 1 view .LVU93
 276 0126 05A9     		add	r1, sp, #20
 277 0128 4846     		mov	r0, r9
 278 012a FFF7FEFF 		bl	HAL_GPIO_Init
 279              	.LVL10:
ARM GAS  /tmp/cc5V2gin.s 			page 16


 578:Core/Src/main.c **** 
 579:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 580:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 581:Core/Src/main.c **** }
 280              		.loc 1 581 1 is_stmt 0 view .LVU94
 281 012e 0BB0     		add	sp, sp, #44
 282              	.LCFI2:
 283              		.cfi_def_cfa_offset 28
 284              		@ sp needed
 285 0130 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 286              	.L4:
 287              		.align	2
 288              	.L3:
 289 0134 00380240 		.word	1073887232
 290 0138 00000240 		.word	1073872896
 291 013c 00040240 		.word	1073873920
 292 0140 00080240 		.word	1073874944
 293 0144 000C0240 		.word	1073875968
 294              		.cfi_endproc
 295              	.LFE142:
 297              		.section	.text.MX_DMA_Init,"ax",%progbits
 298              		.align	1
 299              		.syntax unified
 300              		.thumb
 301              		.thumb_func
 303              	MX_DMA_Init:
 304              	.LFB141:
 473:Core/Src/main.c **** 
 305              		.loc 1 473 1 is_stmt 1 view -0
 306              		.cfi_startproc
 307              		@ args = 0, pretend = 0, frame = 8
 308              		@ frame_needed = 0, uses_anonymous_args = 0
 309 0000 10B5     		push	{r4, lr}
 310              	.LCFI3:
 311              		.cfi_def_cfa_offset 8
 312              		.cfi_offset 4, -8
 313              		.cfi_offset 14, -4
 314 0002 82B0     		sub	sp, sp, #8
 315              	.LCFI4:
 316              		.cfi_def_cfa_offset 16
 476:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 317              		.loc 1 476 3 view .LVU96
 318              	.LBB9:
 476:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 319              		.loc 1 476 3 view .LVU97
 320 0004 0024     		movs	r4, #0
 321 0006 0094     		str	r4, [sp]
 476:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 322              		.loc 1 476 3 view .LVU98
 323 0008 264B     		ldr	r3, .L7
 324 000a 1A6B     		ldr	r2, [r3, #48]
 325 000c 42F40012 		orr	r2, r2, #2097152
 326 0010 1A63     		str	r2, [r3, #48]
 476:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 327              		.loc 1 476 3 view .LVU99
 328 0012 1A6B     		ldr	r2, [r3, #48]
 329 0014 02F40012 		and	r2, r2, #2097152
ARM GAS  /tmp/cc5V2gin.s 			page 17


 330 0018 0092     		str	r2, [sp]
 476:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 331              		.loc 1 476 3 view .LVU100
 332 001a 009A     		ldr	r2, [sp]
 333              	.LBE9:
 476:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 334              		.loc 1 476 3 view .LVU101
 477:Core/Src/main.c **** 
 335              		.loc 1 477 3 view .LVU102
 336              	.LBB10:
 477:Core/Src/main.c **** 
 337              		.loc 1 477 3 view .LVU103
 338 001c 0194     		str	r4, [sp, #4]
 477:Core/Src/main.c **** 
 339              		.loc 1 477 3 view .LVU104
 340 001e 1A6B     		ldr	r2, [r3, #48]
 341 0020 42F48002 		orr	r2, r2, #4194304
 342 0024 1A63     		str	r2, [r3, #48]
 477:Core/Src/main.c **** 
 343              		.loc 1 477 3 view .LVU105
 344 0026 1B6B     		ldr	r3, [r3, #48]
 345 0028 03F48003 		and	r3, r3, #4194304
 346 002c 0193     		str	r3, [sp, #4]
 477:Core/Src/main.c **** 
 347              		.loc 1 477 3 view .LVU106
 348 002e 019B     		ldr	r3, [sp, #4]
 349              	.LBE10:
 477:Core/Src/main.c **** 
 350              		.loc 1 477 3 view .LVU107
 481:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 351              		.loc 1 481 3 view .LVU108
 352 0030 2246     		mov	r2, r4
 353 0032 2146     		mov	r1, r4
 354 0034 0C20     		movs	r0, #12
 355 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 356              	.LVL11:
 482:Core/Src/main.c ****   /* DMA1_Stream4_IRQn interrupt configuration */
 357              		.loc 1 482 3 view .LVU109
 358 003a 0C20     		movs	r0, #12
 359 003c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 360              	.LVL12:
 484:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 361              		.loc 1 484 3 view .LVU110
 362 0040 2246     		mov	r2, r4
 363 0042 2146     		mov	r1, r4
 364 0044 0F20     		movs	r0, #15
 365 0046 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 366              	.LVL13:
 485:Core/Src/main.c ****   /* DMA1_Stream5_IRQn interrupt configuration */
 367              		.loc 1 485 3 view .LVU111
 368 004a 0F20     		movs	r0, #15
 369 004c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 370              	.LVL14:
 487:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 371              		.loc 1 487 3 view .LVU112
 372 0050 2246     		mov	r2, r4
 373 0052 2146     		mov	r1, r4
ARM GAS  /tmp/cc5V2gin.s 			page 18


 374 0054 1020     		movs	r0, #16
 375 0056 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 376              	.LVL15:
 488:Core/Src/main.c ****   /* DMA1_Stream6_IRQn interrupt configuration */
 377              		.loc 1 488 3 view .LVU113
 378 005a 1020     		movs	r0, #16
 379 005c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 380              	.LVL16:
 490:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 381              		.loc 1 490 3 view .LVU114
 382 0060 2246     		mov	r2, r4
 383 0062 2146     		mov	r1, r4
 384 0064 1120     		movs	r0, #17
 385 0066 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 386              	.LVL17:
 491:Core/Src/main.c ****   /* DMA2_Stream0_IRQn interrupt configuration */
 387              		.loc 1 491 3 view .LVU115
 388 006a 1120     		movs	r0, #17
 389 006c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 390              	.LVL18:
 493:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 391              		.loc 1 493 3 view .LVU116
 392 0070 2246     		mov	r2, r4
 393 0072 2146     		mov	r1, r4
 394 0074 3820     		movs	r0, #56
 395 0076 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 396              	.LVL19:
 494:Core/Src/main.c ****   /* DMA2_Stream3_IRQn interrupt configuration */
 397              		.loc 1 494 3 view .LVU117
 398 007a 3820     		movs	r0, #56
 399 007c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 400              	.LVL20:
 496:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 401              		.loc 1 496 3 view .LVU118
 402 0080 2246     		mov	r2, r4
 403 0082 2146     		mov	r1, r4
 404 0084 3B20     		movs	r0, #59
 405 0086 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 406              	.LVL21:
 497:Core/Src/main.c ****   /* DMA2_Stream7_IRQn interrupt configuration */
 407              		.loc 1 497 3 view .LVU119
 408 008a 3B20     		movs	r0, #59
 409 008c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 410              	.LVL22:
 499:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 411              		.loc 1 499 3 view .LVU120
 412 0090 2246     		mov	r2, r4
 413 0092 2146     		mov	r1, r4
 414 0094 4620     		movs	r0, #70
 415 0096 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 416              	.LVL23:
 500:Core/Src/main.c **** }
 417              		.loc 1 500 3 view .LVU121
 418 009a 4620     		movs	r0, #70
 419 009c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 420              	.LVL24:
 501:Core/Src/main.c **** 
ARM GAS  /tmp/cc5V2gin.s 			page 19


 421              		.loc 1 501 1 is_stmt 0 view .LVU122
 422 00a0 02B0     		add	sp, sp, #8
 423              	.LCFI5:
 424              		.cfi_def_cfa_offset 8
 425              		@ sp needed
 426 00a2 10BD     		pop	{r4, pc}
 427              	.L8:
 428              		.align	2
 429              	.L7:
 430 00a4 00380240 		.word	1073887232
 431              		.cfi_endproc
 432              	.LFE141:
 434              		.section	.rodata.i2c_scan.str1.4,"aMS",%progbits,1
 435              		.align	2
 436              	.LC2:
 437 0000 30782558 		.ascii	"0x%X\000"
 437      00
 438 0005 000000   		.align	2
 439              	.LC3:
 440 0008 0D0A00   		.ascii	"\015\012\000"
 441 000b 00       		.align	2
 442              	.LC0:
 443 000c 53746172 		.ascii	"Starting I2C Scanning: \015\012\000"
 443      74696E67 
 443      20493243 
 443      20536361 
 443      6E6E696E 
 444 0026 0000     		.align	2
 445              	.LC1:
 446 0028 446F6E65 		.ascii	"Done! \015\012\015\012\000"
 446      21200D0A 
 446      0D0A00
 447              		.section	.text.i2c_scan,"ax",%progbits
 448              		.align	1
 449              		.global	i2c_scan
 450              		.syntax unified
 451              		.thumb
 452              		.thumb_func
 454              	i2c_scan:
 455              	.LFB130:
  84:Core/Src/main.c ****   uint8_t Buffer[25] = {0};
 456              		.loc 1 84 1 is_stmt 1 view -0
 457              		.cfi_startproc
 458              		@ args = 0, pretend = 0, frame = 72
 459              		@ frame_needed = 0, uses_anonymous_args = 0
 460 0000 30B5     		push	{r4, r5, lr}
 461              	.LCFI6:
 462              		.cfi_def_cfa_offset 12
 463              		.cfi_offset 4, -12
 464              		.cfi_offset 5, -8
 465              		.cfi_offset 14, -4
 466 0002 93B0     		sub	sp, sp, #76
 467              	.LCFI7:
 468              		.cfi_def_cfa_offset 88
  85:Core/Src/main.c ****   uint8_t Space[] = " - ";
 469              		.loc 1 85 3 view .LVU124
  85:Core/Src/main.c ****   uint8_t Space[] = " - ";
ARM GAS  /tmp/cc5V2gin.s 			page 20


 470              		.loc 1 85 11 is_stmt 0 view .LVU125
 471 0004 0023     		movs	r3, #0
 472 0006 0B93     		str	r3, [sp, #44]
 473 0008 0C93     		str	r3, [sp, #48]
 474 000a 0D93     		str	r3, [sp, #52]
 475 000c 0E93     		str	r3, [sp, #56]
 476 000e 0F93     		str	r3, [sp, #60]
 477 0010 1093     		str	r3, [sp, #64]
 478 0012 8DF84430 		strb	r3, [sp, #68]
  86:Core/Src/main.c ****   uint8_t StartMSG[] = "Starting I2C Scanning: \r\n";
 479              		.loc 1 86 3 is_stmt 1 view .LVU126
  86:Core/Src/main.c ****   uint8_t StartMSG[] = "Starting I2C Scanning: \r\n";
 480              		.loc 1 86 11 is_stmt 0 view .LVU127
 481 0016 2A4B     		ldr	r3, .L18
 482 0018 0A93     		str	r3, [sp, #40]
  87:Core/Src/main.c ****   uint8_t EndMSG[] = "Done! \r\n\r\n";
 483              		.loc 1 87 3 is_stmt 1 view .LVU128
  87:Core/Src/main.c ****   uint8_t EndMSG[] = "Done! \r\n\r\n";
 484              		.loc 1 87 11 is_stmt 0 view .LVU129
 485 001a 03AC     		add	r4, sp, #12
 486 001c 294D     		ldr	r5, .L18+4
 487 001e 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 488 0020 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 489 0022 95E80700 		ldm	r5, {r0, r1, r2}
 490 0026 03C4     		stmia	r4!, {r0, r1}
 491 0028 2280     		strh	r2, [r4]	@ movhi
  88:Core/Src/main.c **** 
 492              		.loc 1 88 3 is_stmt 1 view .LVU130
  88:Core/Src/main.c **** 
 493              		.loc 1 88 11 is_stmt 0 view .LVU131
 494 002a 274A     		ldr	r2, .L18+8
 495 002c 6B46     		mov	r3, sp
 496 002e 07CA     		ldm	r2, {r0, r1, r2}
 497 0030 03C3     		stmia	r3!, {r0, r1}
 498 0032 23F8022B 		strh	r2, [r3], #2	@ movhi
 499 0036 120C     		lsrs	r2, r2, #16
 500 0038 1A70     		strb	r2, [r3]
  91:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, StartMSG, sizeof(StartMSG), HAL_MAX_DELAY);
 501              		.loc 1 91 3 is_stmt 1 view .LVU132
  92:Core/Src/main.c ****   for (uint8_t i = 1; i < 128; i++)
 502              		.loc 1 92 3 view .LVU133
 503 003a 4FF0FF33 		mov	r3, #-1
 504 003e 1A22     		movs	r2, #26
 505 0040 03A9     		add	r1, sp, #12
 506 0042 2248     		ldr	r0, .L18+12
 507 0044 FFF7FEFF 		bl	HAL_UART_Transmit
 508              	.LVL25:
  93:Core/Src/main.c ****   {
 509              		.loc 1 93 3 view .LVU134
 510              	.LBB11:
  93:Core/Src/main.c ****   {
 511              		.loc 1 93 8 view .LVU135
  93:Core/Src/main.c ****   {
 512              		.loc 1 93 16 is_stmt 0 view .LVU136
 513 0048 0124     		movs	r4, #1
  93:Core/Src/main.c ****   {
 514              		.loc 1 93 3 view .LVU137
ARM GAS  /tmp/cc5V2gin.s 			page 21


 515 004a 10E0     		b	.L10
 516              	.LVL26:
 517              	.L11:
 100:Core/Src/main.c ****     {
 518              		.loc 1 100 10 is_stmt 1 view .LVU138
 519              	.LBB12:
 102:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), HAL_MAX_DELAY);
 520              		.loc 1 102 7 view .LVU139
 521 004c 2246     		mov	r2, r4
 522 004e 2049     		ldr	r1, .L18+16
 523 0050 0BA8     		add	r0, sp, #44
 524              	.LVL27:
 102:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), HAL_MAX_DELAY);
 525              		.loc 1 102 7 is_stmt 0 view .LVU140
 526 0052 FFF7FEFF 		bl	sprintf
 527              	.LVL28:
 103:Core/Src/main.c ****     }
 528              		.loc 1 103 7 is_stmt 1 view .LVU141
 529 0056 4FF0FF33 		mov	r3, #-1
 530 005a 1922     		movs	r2, #25
 531 005c 0BA9     		add	r1, sp, #44
 532 005e 1B48     		ldr	r0, .L18+12
 533 0060 FFF7FEFF 		bl	HAL_UART_Transmit
 534              	.LVL29:
 535              	.L12:
 536              	.LBE12:
 106:Core/Src/main.c ****     {
 537              		.loc 1 106 5 view .LVU142
 106:Core/Src/main.c ****     {
 538              		.loc 1 106 7 is_stmt 0 view .LVU143
 539 0064 14F00F0F 		tst	r4, #15
 540 0068 14D0     		beq	.L16
 541              	.L13:
  93:Core/Src/main.c ****   {
 542              		.loc 1 93 32 is_stmt 1 discriminator 2 view .LVU144
  93:Core/Src/main.c ****   {
 543              		.loc 1 93 33 is_stmt 0 discriminator 2 view .LVU145
 544 006a 0134     		adds	r4, r4, #1
 545              	.LVL30:
  93:Core/Src/main.c ****   {
 546              		.loc 1 93 33 discriminator 2 view .LVU146
 547 006c E4B2     		uxtb	r4, r4
 548              	.LVL31:
 549              	.L10:
  93:Core/Src/main.c ****   {
 550              		.loc 1 93 23 is_stmt 1 discriminator 1 view .LVU147
  93:Core/Src/main.c ****   {
 551              		.loc 1 93 3 is_stmt 0 discriminator 1 view .LVU148
 552 006e 14F0800F 		tst	r4, #128
 553 0072 1CD1     		bne	.L17
  95:Core/Src/main.c ****     if (ret != HAL_OK) /* No ACK Received At That Address */
 554              		.loc 1 95 5 is_stmt 1 view .LVU149
  95:Core/Src/main.c ****     if (ret != HAL_OK) /* No ACK Received At That Address */
 555              		.loc 1 95 11 is_stmt 0 view .LVU150
 556 0074 0523     		movs	r3, #5
 557 0076 0322     		movs	r2, #3
 558 0078 6100     		lsls	r1, r4, #1
ARM GAS  /tmp/cc5V2gin.s 			page 22


 559 007a 1648     		ldr	r0, .L18+20
 560 007c FFF7FEFF 		bl	HAL_I2C_IsDeviceReady
 561              	.LVL32:
  96:Core/Src/main.c ****     {
 562              		.loc 1 96 5 is_stmt 1 view .LVU151
  96:Core/Src/main.c ****     {
 563              		.loc 1 96 8 is_stmt 0 view .LVU152
 564 0080 0028     		cmp	r0, #0
 565 0082 E3D0     		beq	.L11
  98:Core/Src/main.c ****     }
 566              		.loc 1 98 7 is_stmt 1 view .LVU153
 567 0084 4FF0FF33 		mov	r3, #-1
 568 0088 0422     		movs	r2, #4
 569 008a 0AA9     		add	r1, sp, #40
 570 008c 0F48     		ldr	r0, .L18+12
 571              	.LVL33:
  98:Core/Src/main.c ****     }
 572              		.loc 1 98 7 is_stmt 0 view .LVU154
 573 008e FFF7FEFF 		bl	HAL_UART_Transmit
 574              	.LVL34:
 575 0092 E7E7     		b	.L12
 576              	.L16:
 577              	.LBB13:
 108:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), HAL_MAX_DELAY);
 578              		.loc 1 108 7 is_stmt 1 view .LVU155
 579 0094 2246     		mov	r2, r4
 580 0096 1049     		ldr	r1, .L18+24
 581 0098 0BA8     		add	r0, sp, #44
 582 009a FFF7FEFF 		bl	sprintf
 583              	.LVL35:
 109:Core/Src/main.c **** 
 584              		.loc 1 109 7 view .LVU156
 585 009e 4FF0FF33 		mov	r3, #-1
 586 00a2 1922     		movs	r2, #25
 587 00a4 0BA9     		add	r1, sp, #44
 588 00a6 0948     		ldr	r0, .L18+12
 589 00a8 FFF7FEFF 		bl	HAL_UART_Transmit
 590              	.LVL36:
 591 00ac DDE7     		b	.L13
 592              	.L17:
 109:Core/Src/main.c **** 
 593              		.loc 1 109 7 is_stmt 0 view .LVU157
 594              	.LBE13:
 595              	.LBE11:
 113:Core/Src/main.c ****   /*--[ Scanning Done ]--*/
 596              		.loc 1 113 3 is_stmt 1 view .LVU158
 597 00ae 4FF0FF33 		mov	r3, #-1
 598 00b2 0B22     		movs	r2, #11
 599 00b4 6946     		mov	r1, sp
 600 00b6 0548     		ldr	r0, .L18+12
 601 00b8 FFF7FEFF 		bl	HAL_UART_Transmit
 602              	.LVL37:
 115:Core/Src/main.c **** void print_bmp280_id()
 603              		.loc 1 115 1 is_stmt 0 view .LVU159
 604 00bc 13B0     		add	sp, sp, #76
 605              	.LCFI8:
 606              		.cfi_def_cfa_offset 12
ARM GAS  /tmp/cc5V2gin.s 			page 23


 607              		@ sp needed
 608 00be 30BD     		pop	{r4, r5, pc}
 609              	.LVL38:
 610              	.L19:
 115:Core/Src/main.c **** void print_bmp280_id()
 611              		.loc 1 115 1 view .LVU160
 612              		.align	2
 613              	.L18:
 614 00c0 202D2000 		.word	2108704
 615 00c4 0C000000 		.word	.LC0
 616 00c8 28000000 		.word	.LC1
 617 00cc 00000000 		.word	.LANCHOR0
 618 00d0 00000000 		.word	.LC2
 619 00d4 00000000 		.word	.LANCHOR1
 620 00d8 08000000 		.word	.LC3
 621              		.cfi_endproc
 622              	.LFE130:
 624              		.section	.rodata.print_bmp280_id.str1.4,"aMS",%progbits,1
 625              		.align	2
 626              	.LC4:
 627 0000 424D5032 		.ascii	"BMP280 ID:%02X\015\012\000"
 627      38302049 
 627      443A2530 
 627      32580D0A 
 627      00
 628              		.section	.text.print_bmp280_id,"ax",%progbits
 629              		.align	1
 630              		.global	print_bmp280_id
 631              		.syntax unified
 632              		.thumb
 633              		.thumb_func
 635              	print_bmp280_id:
 636              	.LFB131:
 117:Core/Src/main.c ****   uint8_t id;
 637              		.loc 1 117 1 is_stmt 1 view -0
 638              		.cfi_startproc
 639              		@ args = 0, pretend = 0, frame = 24
 640              		@ frame_needed = 0, uses_anonymous_args = 0
 641 0000 00B5     		push	{lr}
 642              	.LCFI9:
 643              		.cfi_def_cfa_offset 4
 644              		.cfi_offset 14, -4
 645 0002 87B0     		sub	sp, sp, #28
 646              	.LCFI10:
 647              		.cfi_def_cfa_offset 32
 118:Core/Src/main.c ****   uint8_t ret = bmp280_getid(&id);
 648              		.loc 1 118 3 view .LVU162
 119:Core/Src/main.c **** 
 649              		.loc 1 119 3 view .LVU163
 119:Core/Src/main.c **** 
 650              		.loc 1 119 17 is_stmt 0 view .LVU164
 651 0004 0DF11700 		add	r0, sp, #23
 652 0008 FFF7FEFF 		bl	bmp280_getid
 653              	.LVL39:
 121:Core/Src/main.c **** 
 654              		.loc 1 121 3 is_stmt 1 view .LVU165
 121:Core/Src/main.c **** 
ARM GAS  /tmp/cc5V2gin.s 			page 24


 655              		.loc 1 121 11 is_stmt 0 view .LVU166
 656 000c 0023     		movs	r3, #0
 657 000e 0193     		str	r3, [sp, #4]
 658 0010 0293     		str	r3, [sp, #8]
 659 0012 0393     		str	r3, [sp, #12]
 660 0014 0493     		str	r3, [sp, #16]
 123:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, buf, sizeof(buf), 10000);
 661              		.loc 1 123 3 is_stmt 1 view .LVU167
 662 0016 9DF81730 		ldrb	r3, [sp, #23]	@ zero_extendqisi2
 663 001a 074A     		ldr	r2, .L22
 664 001c 1021     		movs	r1, #16
 665 001e 01A8     		add	r0, sp, #4
 666 0020 FFF7FEFF 		bl	snprintf
 667              	.LVL40:
 124:Core/Src/main.c **** }
 668              		.loc 1 124 3 view .LVU168
 669 0024 42F21073 		movw	r3, #10000
 670 0028 1022     		movs	r2, #16
 671 002a 01A9     		add	r1, sp, #4
 672 002c 0348     		ldr	r0, .L22+4
 673 002e FFF7FEFF 		bl	HAL_UART_Transmit
 674              	.LVL41:
 125:Core/Src/main.c **** 
 675              		.loc 1 125 1 is_stmt 0 view .LVU169
 676 0032 07B0     		add	sp, sp, #28
 677              	.LCFI11:
 678              		.cfi_def_cfa_offset 4
 679              		@ sp needed
 680 0034 5DF804FB 		ldr	pc, [sp], #4
 681              	.L23:
 682              		.align	2
 683              	.L22:
 684 0038 00000000 		.word	.LC4
 685 003c 00000000 		.word	.LANCHOR0
 686              		.cfi_endproc
 687              	.LFE131:
 689              		.section	.rodata.print_lis2hd12_who_am_i.str1.4,"aMS",%progbits,1
 690              		.align	2
 691              	.LC5:
 692 0000 4572726F 		.ascii	"Error IMU\015\012\000"
 692      7220494D 
 692      550D0A00 
 693              		.align	2
 694              	.LC6:
 695 000c 494D5520 		.ascii	"IMU ID: %#02X\015\012\000"
 695      49443A20 
 695      25233032 
 695      580D0A00 
 696              		.section	.text.print_lis2hd12_who_am_i,"ax",%progbits
 697              		.align	1
 698              		.global	print_lis2hd12_who_am_i
 699              		.syntax unified
 700              		.thumb
 701              		.thumb_func
 703              	print_lis2hd12_who_am_i:
 704              	.LFB132:
 128:Core/Src/main.c ****   uint8_t id;
ARM GAS  /tmp/cc5V2gin.s 			page 25


 705              		.loc 1 128 1 is_stmt 1 view -0
 706              		.cfi_startproc
 707              		@ args = 0, pretend = 0, frame = 40
 708              		@ frame_needed = 0, uses_anonymous_args = 0
 709 0000 00B5     		push	{lr}
 710              	.LCFI12:
 711              		.cfi_def_cfa_offset 4
 712              		.cfi_offset 14, -4
 713 0002 8BB0     		sub	sp, sp, #44
 714              	.LCFI13:
 715              		.cfi_def_cfa_offset 48
 129:Core/Src/main.c **** 
 716              		.loc 1 129 3 view .LVU171
 131:Core/Src/main.c **** 
 717              		.loc 1 131 3 view .LVU172
 131:Core/Src/main.c **** 
 718              		.loc 1 131 17 is_stmt 0 view .LVU173
 719 0004 0DF12700 		add	r0, sp, #39
 720 0008 FFF7FEFF 		bl	lis2hd12_who_am_i
 721              	.LVL42:
 133:Core/Src/main.c ****   if(ret != HAL_OK)
 722              		.loc 1 133 3 is_stmt 1 view .LVU174
 133:Core/Src/main.c ****   if(ret != HAL_OK)
 723              		.loc 1 133 11 is_stmt 0 view .LVU175
 724 000c 0023     		movs	r3, #0
 725 000e 0193     		str	r3, [sp, #4]
 726 0010 0293     		str	r3, [sp, #8]
 727 0012 0393     		str	r3, [sp, #12]
 728 0014 0493     		str	r3, [sp, #16]
 729 0016 0593     		str	r3, [sp, #20]
 730 0018 0693     		str	r3, [sp, #24]
 731 001a 0793     		str	r3, [sp, #28]
 732 001c 0893     		str	r3, [sp, #32]
 134:Core/Src/main.c ****   { 
 733              		.loc 1 134 3 is_stmt 1 view .LVU176
 134:Core/Src/main.c ****   { 
 734              		.loc 1 134 5 is_stmt 0 view .LVU177
 735 001e 88B1     		cbz	r0, .L25
 736              	.LBB14:
 136:Core/Src/main.c ****   }
 737              		.loc 1 136 5 is_stmt 1 view .LVU178
 738 0020 01AB     		add	r3, sp, #4
 739 0022 0C4A     		ldr	r2, .L28
 740 0024 07CA     		ldm	r2, {r0, r1, r2}
 741              	.LVL43:
 136:Core/Src/main.c ****   }
 742              		.loc 1 136 5 is_stmt 0 view .LVU179
 743 0026 83E80700 		stm	r3, {r0, r1, r2}
 744              	.L26:
 745              	.LBE14:
 143:Core/Src/main.c **** }
 746              		.loc 1 143 3 is_stmt 1 view .LVU180
 143:Core/Src/main.c **** }
 747              		.loc 1 143 38 is_stmt 0 view .LVU181
 748 002a 01A8     		add	r0, sp, #4
 749 002c FFF7FEFF 		bl	strlen
 750              	.LVL44:
ARM GAS  /tmp/cc5V2gin.s 			page 26


 143:Core/Src/main.c **** }
 751              		.loc 1 143 3 view .LVU182
 752 0030 4FF0FF33 		mov	r3, #-1
 753 0034 82B2     		uxth	r2, r0
 754 0036 01A9     		add	r1, sp, #4
 755 0038 0748     		ldr	r0, .L28+4
 756 003a FFF7FEFF 		bl	HAL_UART_Transmit
 757              	.LVL45:
 144:Core/Src/main.c **** /* USER CODE END 0 */
 758              		.loc 1 144 1 view .LVU183
 759 003e 0BB0     		add	sp, sp, #44
 760              	.LCFI14:
 761              		.cfi_remember_state
 762              		.cfi_def_cfa_offset 4
 763              		@ sp needed
 764 0040 5DF804FB 		ldr	pc, [sp], #4
 765              	.LVL46:
 766              	.L25:
 767              	.LCFI15:
 768              		.cfi_restore_state
 769              	.LBB15:
 140:Core/Src/main.c ****   }
 770              		.loc 1 140 5 is_stmt 1 view .LVU184
 771 0044 9DF82730 		ldrb	r3, [sp, #39]	@ zero_extendqisi2
 772 0048 044A     		ldr	r2, .L28+8
 773 004a 2021     		movs	r1, #32
 774 004c 01A8     		add	r0, sp, #4
 775              	.LVL47:
 140:Core/Src/main.c ****   }
 776              		.loc 1 140 5 is_stmt 0 view .LVU185
 777 004e FFF7FEFF 		bl	snprintf
 778              	.LVL48:
 779 0052 EAE7     		b	.L26
 780              	.L29:
 781              		.align	2
 782              	.L28:
 783 0054 00000000 		.word	.LC5
 784 0058 00000000 		.word	.LANCHOR0
 785 005c 0C000000 		.word	.LC6
 786              	.LBE15:
 787              		.cfi_endproc
 788              	.LFE132:
 790              		.section	.text.Error_Handler,"ax",%progbits
 791              		.align	1
 792              		.global	Error_Handler
 793              		.syntax unified
 794              		.thumb
 795              		.thumb_func
 797              	Error_Handler:
 798              	.LFB143:
 582:Core/Src/main.c **** 
 583:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 584:Core/Src/main.c **** 
 585:Core/Src/main.c **** /* USER CODE END 4 */
 586:Core/Src/main.c **** 
 587:Core/Src/main.c **** /**
 588:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
ARM GAS  /tmp/cc5V2gin.s 			page 27


 589:Core/Src/main.c ****  * @retval None
 590:Core/Src/main.c ****  */
 591:Core/Src/main.c **** void Error_Handler(void)
 592:Core/Src/main.c **** {
 799              		.loc 1 592 1 is_stmt 1 view -0
 800              		.cfi_startproc
 801              		@ Volatile: function does not return.
 802              		@ args = 0, pretend = 0, frame = 0
 803              		@ frame_needed = 0, uses_anonymous_args = 0
 804              		@ link register save eliminated.
 593:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 594:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 595:Core/Src/main.c ****   __disable_irq();
 805              		.loc 1 595 3 view .LVU187
 806              	.LBB16:
 807              	.LBI16:
 808              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
ARM GAS  /tmp/cc5V2gin.s 			page 28


  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  /tmp/cc5V2gin.s 			page 29


  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 809              		.loc 2 140 27 view .LVU188
 810              	.LBB17:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 811              		.loc 2 142 3 view .LVU189
 812              		.syntax unified
 813              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 814 0000 72B6     		cpsid i
 815              	@ 0 "" 2
 816              		.thumb
 817              		.syntax unified
 818              	.L31:
 819              	.LBE17:
 820              	.LBE16:
ARM GAS  /tmp/cc5V2gin.s 			page 30


 596:Core/Src/main.c ****   while (1)
 821              		.loc 1 596 3 discriminator 1 view .LVU190
 597:Core/Src/main.c ****   {
 598:Core/Src/main.c ****   }
 822              		.loc 1 598 3 discriminator 1 view .LVU191
 596:Core/Src/main.c ****   while (1)
 823              		.loc 1 596 9 discriminator 1 view .LVU192
 824 0002 FEE7     		b	.L31
 825              		.cfi_endproc
 826              	.LFE143:
 828              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 829              		.align	1
 830              		.syntax unified
 831              		.thumb
 832              		.thumb_func
 834              	MX_USART2_UART_Init:
 835              	.LFB140:
 443:Core/Src/main.c **** 
 836              		.loc 1 443 1 view -0
 837              		.cfi_startproc
 838              		@ args = 0, pretend = 0, frame = 0
 839              		@ frame_needed = 0, uses_anonymous_args = 0
 840 0000 08B5     		push	{r3, lr}
 841              	.LCFI16:
 842              		.cfi_def_cfa_offset 8
 843              		.cfi_offset 3, -8
 844              		.cfi_offset 14, -4
 452:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 845              		.loc 1 452 3 view .LVU194
 452:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 846              		.loc 1 452 19 is_stmt 0 view .LVU195
 847 0002 0A48     		ldr	r0, .L36
 848 0004 0A4B     		ldr	r3, .L36+4
 849 0006 0360     		str	r3, [r0]
 453:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 850              		.loc 1 453 3 is_stmt 1 view .LVU196
 453:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 851              		.loc 1 453 24 is_stmt 0 view .LVU197
 852 0008 4FF4E133 		mov	r3, #115200
 853 000c 4360     		str	r3, [r0, #4]
 454:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 854              		.loc 1 454 3 is_stmt 1 view .LVU198
 454:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 855              		.loc 1 454 26 is_stmt 0 view .LVU199
 856 000e 0023     		movs	r3, #0
 857 0010 8360     		str	r3, [r0, #8]
 455:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 858              		.loc 1 455 3 is_stmt 1 view .LVU200
 455:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 859              		.loc 1 455 24 is_stmt 0 view .LVU201
 860 0012 C360     		str	r3, [r0, #12]
 456:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 861              		.loc 1 456 3 is_stmt 1 view .LVU202
 456:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 862              		.loc 1 456 22 is_stmt 0 view .LVU203
 863 0014 0361     		str	r3, [r0, #16]
 457:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
ARM GAS  /tmp/cc5V2gin.s 			page 31


 864              		.loc 1 457 3 is_stmt 1 view .LVU204
 457:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 865              		.loc 1 457 20 is_stmt 0 view .LVU205
 866 0016 0C22     		movs	r2, #12
 867 0018 4261     		str	r2, [r0, #20]
 458:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 868              		.loc 1 458 3 is_stmt 1 view .LVU206
 458:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 869              		.loc 1 458 25 is_stmt 0 view .LVU207
 870 001a 8361     		str	r3, [r0, #24]
 459:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 871              		.loc 1 459 3 is_stmt 1 view .LVU208
 459:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 872              		.loc 1 459 28 is_stmt 0 view .LVU209
 873 001c C361     		str	r3, [r0, #28]
 460:Core/Src/main.c ****   {
 874              		.loc 1 460 3 is_stmt 1 view .LVU210
 460:Core/Src/main.c ****   {
 875              		.loc 1 460 7 is_stmt 0 view .LVU211
 876 001e FFF7FEFF 		bl	HAL_UART_Init
 877              	.LVL49:
 460:Core/Src/main.c ****   {
 878              		.loc 1 460 6 view .LVU212
 879 0022 00B9     		cbnz	r0, .L35
 467:Core/Src/main.c **** 
 880              		.loc 1 467 1 view .LVU213
 881 0024 08BD     		pop	{r3, pc}
 882              	.L35:
 462:Core/Src/main.c ****   }
 883              		.loc 1 462 5 is_stmt 1 view .LVU214
 884 0026 FFF7FEFF 		bl	Error_Handler
 885              	.LVL50:
 886              	.L37:
 887 002a 00BF     		.align	2
 888              	.L36:
 889 002c 00000000 		.word	.LANCHOR2
 890 0030 00440040 		.word	1073759232
 891              		.cfi_endproc
 892              	.LFE140:
 894              		.section	.text.MX_SPI1_Init,"ax",%progbits
 895              		.align	1
 896              		.syntax unified
 897              		.thumb
 898              		.thumb_func
 900              	MX_SPI1_Init:
 901              	.LFB138:
 374:Core/Src/main.c **** 
 902              		.loc 1 374 1 view -0
 903              		.cfi_startproc
 904              		@ args = 0, pretend = 0, frame = 0
 905              		@ frame_needed = 0, uses_anonymous_args = 0
 906 0000 08B5     		push	{r3, lr}
 907              	.LCFI17:
 908              		.cfi_def_cfa_offset 8
 909              		.cfi_offset 3, -8
 910              		.cfi_offset 14, -4
 384:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
ARM GAS  /tmp/cc5V2gin.s 			page 32


 911              		.loc 1 384 3 view .LVU216
 384:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 912              		.loc 1 384 18 is_stmt 0 view .LVU217
 913 0002 0D48     		ldr	r0, .L42
 914 0004 0D4B     		ldr	r3, .L42+4
 915 0006 0360     		str	r3, [r0]
 385:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 916              		.loc 1 385 3 is_stmt 1 view .LVU218
 385:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 917              		.loc 1 385 19 is_stmt 0 view .LVU219
 918 0008 4FF48273 		mov	r3, #260
 919 000c 4360     		str	r3, [r0, #4]
 386:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 920              		.loc 1 386 3 is_stmt 1 view .LVU220
 386:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 921              		.loc 1 386 24 is_stmt 0 view .LVU221
 922 000e 0023     		movs	r3, #0
 923 0010 8360     		str	r3, [r0, #8]
 387:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 924              		.loc 1 387 3 is_stmt 1 view .LVU222
 387:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 925              		.loc 1 387 23 is_stmt 0 view .LVU223
 926 0012 C360     		str	r3, [r0, #12]
 388:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 927              		.loc 1 388 3 is_stmt 1 view .LVU224
 388:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 928              		.loc 1 388 26 is_stmt 0 view .LVU225
 929 0014 0361     		str	r3, [r0, #16]
 389:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 930              		.loc 1 389 3 is_stmt 1 view .LVU226
 389:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 931              		.loc 1 389 23 is_stmt 0 view .LVU227
 932 0016 4361     		str	r3, [r0, #20]
 390:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 933              		.loc 1 390 3 is_stmt 1 view .LVU228
 390:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 934              		.loc 1 390 18 is_stmt 0 view .LVU229
 935 0018 4FF40072 		mov	r2, #512
 936 001c 8261     		str	r2, [r0, #24]
 391:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 937              		.loc 1 391 3 is_stmt 1 view .LVU230
 391:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 938              		.loc 1 391 32 is_stmt 0 view .LVU231
 939 001e 1822     		movs	r2, #24
 940 0020 C261     		str	r2, [r0, #28]
 392:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 941              		.loc 1 392 3 is_stmt 1 view .LVU232
 392:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 942              		.loc 1 392 23 is_stmt 0 view .LVU233
 943 0022 0362     		str	r3, [r0, #32]
 393:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 944              		.loc 1 393 3 is_stmt 1 view .LVU234
 393:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 945              		.loc 1 393 21 is_stmt 0 view .LVU235
 946 0024 4362     		str	r3, [r0, #36]
 394:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 947              		.loc 1 394 3 is_stmt 1 view .LVU236
ARM GAS  /tmp/cc5V2gin.s 			page 33


 394:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 948              		.loc 1 394 29 is_stmt 0 view .LVU237
 949 0026 8362     		str	r3, [r0, #40]
 395:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 950              		.loc 1 395 3 is_stmt 1 view .LVU238
 395:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 951              		.loc 1 395 28 is_stmt 0 view .LVU239
 952 0028 0A23     		movs	r3, #10
 953 002a C362     		str	r3, [r0, #44]
 396:Core/Src/main.c ****   {
 954              		.loc 1 396 3 is_stmt 1 view .LVU240
 396:Core/Src/main.c ****   {
 955              		.loc 1 396 7 is_stmt 0 view .LVU241
 956 002c FFF7FEFF 		bl	HAL_SPI_Init
 957              	.LVL51:
 396:Core/Src/main.c ****   {
 958              		.loc 1 396 6 view .LVU242
 959 0030 00B9     		cbnz	r0, .L41
 403:Core/Src/main.c **** 
 960              		.loc 1 403 1 view .LVU243
 961 0032 08BD     		pop	{r3, pc}
 962              	.L41:
 398:Core/Src/main.c ****   }
 963              		.loc 1 398 5 is_stmt 1 view .LVU244
 964 0034 FFF7FEFF 		bl	Error_Handler
 965              	.LVL52:
 966              	.L43:
 967              		.align	2
 968              	.L42:
 969 0038 00000000 		.word	.LANCHOR3
 970 003c 00300140 		.word	1073819648
 971              		.cfi_endproc
 972              	.LFE138:
 974              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 975              		.align	1
 976              		.syntax unified
 977              		.thumb
 978              		.thumb_func
 980              	MX_USART1_UART_Init:
 981              	.LFB139:
 411:Core/Src/main.c **** 
 982              		.loc 1 411 1 view -0
 983              		.cfi_startproc
 984              		@ args = 0, pretend = 0, frame = 0
 985              		@ frame_needed = 0, uses_anonymous_args = 0
 986 0000 08B5     		push	{r3, lr}
 987              	.LCFI18:
 988              		.cfi_def_cfa_offset 8
 989              		.cfi_offset 3, -8
 990              		.cfi_offset 14, -4
 420:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 991              		.loc 1 420 3 view .LVU246
 420:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 992              		.loc 1 420 19 is_stmt 0 view .LVU247
 993 0002 0A48     		ldr	r0, .L48
 994 0004 0A4B     		ldr	r3, .L48+4
 995 0006 0360     		str	r3, [r0]
ARM GAS  /tmp/cc5V2gin.s 			page 34


 421:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 996              		.loc 1 421 3 is_stmt 1 view .LVU248
 421:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 997              		.loc 1 421 24 is_stmt 0 view .LVU249
 998 0008 4FF4E133 		mov	r3, #115200
 999 000c 4360     		str	r3, [r0, #4]
 422:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1000              		.loc 1 422 3 is_stmt 1 view .LVU250
 422:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1001              		.loc 1 422 26 is_stmt 0 view .LVU251
 1002 000e 0023     		movs	r3, #0
 1003 0010 8360     		str	r3, [r0, #8]
 423:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1004              		.loc 1 423 3 is_stmt 1 view .LVU252
 423:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1005              		.loc 1 423 24 is_stmt 0 view .LVU253
 1006 0012 C360     		str	r3, [r0, #12]
 424:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1007              		.loc 1 424 3 is_stmt 1 view .LVU254
 424:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1008              		.loc 1 424 22 is_stmt 0 view .LVU255
 1009 0014 0361     		str	r3, [r0, #16]
 425:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1010              		.loc 1 425 3 is_stmt 1 view .LVU256
 425:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1011              		.loc 1 425 20 is_stmt 0 view .LVU257
 1012 0016 0C22     		movs	r2, #12
 1013 0018 4261     		str	r2, [r0, #20]
 426:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1014              		.loc 1 426 3 is_stmt 1 view .LVU258
 426:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1015              		.loc 1 426 25 is_stmt 0 view .LVU259
 1016 001a 8361     		str	r3, [r0, #24]
 427:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1017              		.loc 1 427 3 is_stmt 1 view .LVU260
 427:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1018              		.loc 1 427 28 is_stmt 0 view .LVU261
 1019 001c C361     		str	r3, [r0, #28]
 428:Core/Src/main.c ****   {
 1020              		.loc 1 428 3 is_stmt 1 view .LVU262
 428:Core/Src/main.c ****   {
 1021              		.loc 1 428 7 is_stmt 0 view .LVU263
 1022 001e FFF7FEFF 		bl	HAL_UART_Init
 1023              	.LVL53:
 428:Core/Src/main.c ****   {
 1024              		.loc 1 428 6 view .LVU264
 1025 0022 00B9     		cbnz	r0, .L47
 435:Core/Src/main.c **** 
 1026              		.loc 1 435 1 view .LVU265
 1027 0024 08BD     		pop	{r3, pc}
 1028              	.L47:
 430:Core/Src/main.c ****   }
 1029              		.loc 1 430 5 is_stmt 1 view .LVU266
 1030 0026 FFF7FEFF 		bl	Error_Handler
 1031              	.LVL54:
 1032              	.L49:
 1033 002a 00BF     		.align	2
ARM GAS  /tmp/cc5V2gin.s 			page 35


 1034              	.L48:
 1035 002c 00000000 		.word	.LANCHOR0
 1036 0030 00100140 		.word	1073811456
 1037              		.cfi_endproc
 1038              	.LFE139:
 1040              		.section	.text.MX_I2C3_Init,"ax",%progbits
 1041              		.align	1
 1042              		.syntax unified
 1043              		.thumb
 1044              		.thumb_func
 1046              	MX_I2C3_Init:
 1047              	.LFB136:
 279:Core/Src/main.c **** 
 1048              		.loc 1 279 1 view -0
 1049              		.cfi_startproc
 1050              		@ args = 0, pretend = 0, frame = 0
 1051              		@ frame_needed = 0, uses_anonymous_args = 0
 1052 0000 08B5     		push	{r3, lr}
 1053              	.LCFI19:
 1054              		.cfi_def_cfa_offset 8
 1055              		.cfi_offset 3, -8
 1056              		.cfi_offset 14, -4
 288:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 400000;
 1057              		.loc 1 288 3 view .LVU268
 288:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 400000;
 1058              		.loc 1 288 18 is_stmt 0 view .LVU269
 1059 0002 0A48     		ldr	r0, .L54
 1060 0004 0A4B     		ldr	r3, .L54+4
 1061 0006 0360     		str	r3, [r0]
 289:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 1062              		.loc 1 289 3 is_stmt 1 view .LVU270
 289:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 1063              		.loc 1 289 25 is_stmt 0 view .LVU271
 1064 0008 0A4B     		ldr	r3, .L54+8
 1065 000a 4360     		str	r3, [r0, #4]
 290:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 1066              		.loc 1 290 3 is_stmt 1 view .LVU272
 290:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 1067              		.loc 1 290 24 is_stmt 0 view .LVU273
 1068 000c 0023     		movs	r3, #0
 1069 000e 8360     		str	r3, [r0, #8]
 291:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1070              		.loc 1 291 3 is_stmt 1 view .LVU274
 291:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1071              		.loc 1 291 26 is_stmt 0 view .LVU275
 1072 0010 C360     		str	r3, [r0, #12]
 292:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1073              		.loc 1 292 3 is_stmt 1 view .LVU276
 292:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1074              		.loc 1 292 29 is_stmt 0 view .LVU277
 1075 0012 4FF48042 		mov	r2, #16384
 1076 0016 0261     		str	r2, [r0, #16]
 293:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 1077              		.loc 1 293 3 is_stmt 1 view .LVU278
 293:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 1078              		.loc 1 293 30 is_stmt 0 view .LVU279
 1079 0018 4361     		str	r3, [r0, #20]
ARM GAS  /tmp/cc5V2gin.s 			page 36


 294:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1080              		.loc 1 294 3 is_stmt 1 view .LVU280
 294:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1081              		.loc 1 294 26 is_stmt 0 view .LVU281
 1082 001a 8361     		str	r3, [r0, #24]
 295:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1083              		.loc 1 295 3 is_stmt 1 view .LVU282
 295:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1084              		.loc 1 295 30 is_stmt 0 view .LVU283
 1085 001c C361     		str	r3, [r0, #28]
 296:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 1086              		.loc 1 296 3 is_stmt 1 view .LVU284
 296:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 1087              		.loc 1 296 28 is_stmt 0 view .LVU285
 1088 001e 0362     		str	r3, [r0, #32]
 297:Core/Src/main.c ****   {
 1089              		.loc 1 297 3 is_stmt 1 view .LVU286
 297:Core/Src/main.c ****   {
 1090              		.loc 1 297 7 is_stmt 0 view .LVU287
 1091 0020 FFF7FEFF 		bl	HAL_I2C_Init
 1092              	.LVL55:
 297:Core/Src/main.c ****   {
 1093              		.loc 1 297 6 view .LVU288
 1094 0024 00B9     		cbnz	r0, .L53
 304:Core/Src/main.c **** 
 1095              		.loc 1 304 1 view .LVU289
 1096 0026 08BD     		pop	{r3, pc}
 1097              	.L53:
 299:Core/Src/main.c ****   }
 1098              		.loc 1 299 5 is_stmt 1 view .LVU290
 1099 0028 FFF7FEFF 		bl	Error_Handler
 1100              	.LVL56:
 1101              	.L55:
 1102              		.align	2
 1103              	.L54:
 1104 002c 00000000 		.word	.LANCHOR1
 1105 0030 005C0040 		.word	1073765376
 1106 0034 801A0600 		.word	400000
 1107              		.cfi_endproc
 1108              	.LFE136:
 1110              		.section	.text.MX_CRC_Init,"ax",%progbits
 1111              		.align	1
 1112              		.syntax unified
 1113              		.thumb
 1114              		.thumb_func
 1116              	MX_CRC_Init:
 1117              	.LFB135:
 254:Core/Src/main.c **** 
 1118              		.loc 1 254 1 view -0
 1119              		.cfi_startproc
 1120              		@ args = 0, pretend = 0, frame = 0
 1121              		@ frame_needed = 0, uses_anonymous_args = 0
 1122 0000 08B5     		push	{r3, lr}
 1123              	.LCFI20:
 1124              		.cfi_def_cfa_offset 8
 1125              		.cfi_offset 3, -8
 1126              		.cfi_offset 14, -4
ARM GAS  /tmp/cc5V2gin.s 			page 37


 263:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1127              		.loc 1 263 3 view .LVU292
 263:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1128              		.loc 1 263 17 is_stmt 0 view .LVU293
 1129 0002 0448     		ldr	r0, .L60
 1130 0004 044B     		ldr	r3, .L60+4
 1131 0006 0360     		str	r3, [r0]
 264:Core/Src/main.c ****   {
 1132              		.loc 1 264 3 is_stmt 1 view .LVU294
 264:Core/Src/main.c ****   {
 1133              		.loc 1 264 7 is_stmt 0 view .LVU295
 1134 0008 FFF7FEFF 		bl	HAL_CRC_Init
 1135              	.LVL57:
 264:Core/Src/main.c ****   {
 1136              		.loc 1 264 6 view .LVU296
 1137 000c 00B9     		cbnz	r0, .L59
 271:Core/Src/main.c **** 
 1138              		.loc 1 271 1 view .LVU297
 1139 000e 08BD     		pop	{r3, pc}
 1140              	.L59:
 266:Core/Src/main.c ****   }
 1141              		.loc 1 266 5 is_stmt 1 view .LVU298
 1142 0010 FFF7FEFF 		bl	Error_Handler
 1143              	.LVL58:
 1144              	.L61:
 1145              		.align	2
 1146              	.L60:
 1147 0014 00000000 		.word	.LANCHOR4
 1148 0018 00300240 		.word	1073885184
 1149              		.cfi_endproc
 1150              	.LFE135:
 1152              		.section	.text.MX_RTC_Init,"ax",%progbits
 1153              		.align	1
 1154              		.syntax unified
 1155              		.thumb
 1156              		.thumb_func
 1158              	MX_RTC_Init:
 1159              	.LFB137:
 312:Core/Src/main.c **** 
 1160              		.loc 1 312 1 view -0
 1161              		.cfi_startproc
 1162              		@ args = 0, pretend = 0, frame = 24
 1163              		@ frame_needed = 0, uses_anonymous_args = 0
 1164 0000 00B5     		push	{lr}
 1165              	.LCFI21:
 1166              		.cfi_def_cfa_offset 4
 1167              		.cfi_offset 14, -4
 1168 0002 87B0     		sub	sp, sp, #28
 1169              	.LCFI22:
 1170              		.cfi_def_cfa_offset 32
 318:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 1171              		.loc 1 318 3 view .LVU300
 318:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 1172              		.loc 1 318 19 is_stmt 0 view .LVU301
 1173 0004 0023     		movs	r3, #0
 1174 0006 0193     		str	r3, [sp, #4]
 1175 0008 0293     		str	r3, [sp, #8]
ARM GAS  /tmp/cc5V2gin.s 			page 38


 1176 000a 0393     		str	r3, [sp, #12]
 1177 000c 0493     		str	r3, [sp, #16]
 1178 000e 0593     		str	r3, [sp, #20]
 319:Core/Src/main.c **** 
 1179              		.loc 1 319 3 is_stmt 1 view .LVU302
 319:Core/Src/main.c **** 
 1180              		.loc 1 319 19 is_stmt 0 view .LVU303
 1181 0010 0093     		str	r3, [sp]
 327:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 1182              		.loc 1 327 3 is_stmt 1 view .LVU304
 327:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 1183              		.loc 1 327 17 is_stmt 0 view .LVU305
 1184 0012 1A48     		ldr	r0, .L70
 1185 0014 1A4A     		ldr	r2, .L70+4
 1186 0016 0260     		str	r2, [r0]
 328:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 1187              		.loc 1 328 3 is_stmt 1 view .LVU306
 328:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 1188              		.loc 1 328 24 is_stmt 0 view .LVU307
 1189 0018 4360     		str	r3, [r0, #4]
 329:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 1190              		.loc 1 329 3 is_stmt 1 view .LVU308
 329:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 1191              		.loc 1 329 26 is_stmt 0 view .LVU309
 1192 001a 7F22     		movs	r2, #127
 1193 001c 8260     		str	r2, [r0, #8]
 330:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 1194              		.loc 1 330 3 is_stmt 1 view .LVU310
 330:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 1195              		.loc 1 330 25 is_stmt 0 view .LVU311
 1196 001e FF22     		movs	r2, #255
 1197 0020 C260     		str	r2, [r0, #12]
 331:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 1198              		.loc 1 331 3 is_stmt 1 view .LVU312
 331:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 1199              		.loc 1 331 20 is_stmt 0 view .LVU313
 1200 0022 0361     		str	r3, [r0, #16]
 332:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 1201              		.loc 1 332 3 is_stmt 1 view .LVU314
 332:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 1202              		.loc 1 332 28 is_stmt 0 view .LVU315
 1203 0024 4361     		str	r3, [r0, #20]
 333:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 1204              		.loc 1 333 3 is_stmt 1 view .LVU316
 333:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 1205              		.loc 1 333 24 is_stmt 0 view .LVU317
 1206 0026 8361     		str	r3, [r0, #24]
 334:Core/Src/main.c ****   {
 1207              		.loc 1 334 3 is_stmt 1 view .LVU318
 334:Core/Src/main.c ****   {
 1208              		.loc 1 334 7 is_stmt 0 view .LVU319
 1209 0028 FFF7FEFF 		bl	HAL_RTC_Init
 1210              	.LVL59:
 334:Core/Src/main.c ****   {
 1211              		.loc 1 334 6 view .LVU320
 1212 002c 00BB     		cbnz	r0, .L67
 345:Core/Src/main.c ****   sTime.Minutes = 0x0;
ARM GAS  /tmp/cc5V2gin.s 			page 39


 1213              		.loc 1 345 3 is_stmt 1 view .LVU321
 345:Core/Src/main.c ****   sTime.Minutes = 0x0;
 1214              		.loc 1 345 15 is_stmt 0 view .LVU322
 1215 002e 0023     		movs	r3, #0
 1216 0030 8DF80430 		strb	r3, [sp, #4]
 346:Core/Src/main.c ****   sTime.Seconds = 0x0;
 1217              		.loc 1 346 3 is_stmt 1 view .LVU323
 346:Core/Src/main.c ****   sTime.Seconds = 0x0;
 1218              		.loc 1 346 17 is_stmt 0 view .LVU324
 1219 0034 8DF80530 		strb	r3, [sp, #5]
 347:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 1220              		.loc 1 347 3 is_stmt 1 view .LVU325
 347:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 1221              		.loc 1 347 17 is_stmt 0 view .LVU326
 1222 0038 8DF80630 		strb	r3, [sp, #6]
 348:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 1223              		.loc 1 348 3 is_stmt 1 view .LVU327
 348:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 1224              		.loc 1 348 24 is_stmt 0 view .LVU328
 1225 003c 0493     		str	r3, [sp, #16]
 349:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 1226              		.loc 1 349 3 is_stmt 1 view .LVU329
 349:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 1227              		.loc 1 349 24 is_stmt 0 view .LVU330
 1228 003e 0593     		str	r3, [sp, #20]
 350:Core/Src/main.c ****   {
 1229              		.loc 1 350 3 is_stmt 1 view .LVU331
 350:Core/Src/main.c ****   {
 1230              		.loc 1 350 7 is_stmt 0 view .LVU332
 1231 0040 0122     		movs	r2, #1
 1232 0042 01A9     		add	r1, sp, #4
 1233 0044 0D48     		ldr	r0, .L70
 1234 0046 FFF7FEFF 		bl	HAL_RTC_SetTime
 1235              	.LVL60:
 350:Core/Src/main.c ****   {
 1236              		.loc 1 350 6 view .LVU333
 1237 004a 98B9     		cbnz	r0, .L68
 354:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 1238              		.loc 1 354 3 is_stmt 1 view .LVU334
 354:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 1239              		.loc 1 354 17 is_stmt 0 view .LVU335
 1240 004c 0122     		movs	r2, #1
 1241 004e 8DF80020 		strb	r2, [sp]
 355:Core/Src/main.c ****   sDate.Date = 0x1;
 1242              		.loc 1 355 3 is_stmt 1 view .LVU336
 355:Core/Src/main.c ****   sDate.Date = 0x1;
 1243              		.loc 1 355 15 is_stmt 0 view .LVU337
 1244 0052 8DF80120 		strb	r2, [sp, #1]
 356:Core/Src/main.c ****   sDate.Year = 0x0;
 1245              		.loc 1 356 3 is_stmt 1 view .LVU338
 356:Core/Src/main.c ****   sDate.Year = 0x0;
 1246              		.loc 1 356 14 is_stmt 0 view .LVU339
 1247 0056 8DF80220 		strb	r2, [sp, #2]
 357:Core/Src/main.c **** 
 1248              		.loc 1 357 3 is_stmt 1 view .LVU340
 357:Core/Src/main.c **** 
 1249              		.loc 1 357 14 is_stmt 0 view .LVU341
ARM GAS  /tmp/cc5V2gin.s 			page 40


 1250 005a 0023     		movs	r3, #0
 1251 005c 8DF80330 		strb	r3, [sp, #3]
 359:Core/Src/main.c ****   {
 1252              		.loc 1 359 3 is_stmt 1 view .LVU342
 359:Core/Src/main.c ****   {
 1253              		.loc 1 359 7 is_stmt 0 view .LVU343
 1254 0060 6946     		mov	r1, sp
 1255 0062 0648     		ldr	r0, .L70
 1256 0064 FFF7FEFF 		bl	HAL_RTC_SetDate
 1257              	.LVL61:
 359:Core/Src/main.c ****   {
 1258              		.loc 1 359 6 view .LVU344
 1259 0068 30B9     		cbnz	r0, .L69
 366:Core/Src/main.c **** 
 1260              		.loc 1 366 1 view .LVU345
 1261 006a 07B0     		add	sp, sp, #28
 1262              	.LCFI23:
 1263              		.cfi_remember_state
 1264              		.cfi_def_cfa_offset 4
 1265              		@ sp needed
 1266 006c 5DF804FB 		ldr	pc, [sp], #4
 1267              	.L67:
 1268              	.LCFI24:
 1269              		.cfi_restore_state
 336:Core/Src/main.c ****   }
 1270              		.loc 1 336 5 is_stmt 1 view .LVU346
 1271 0070 FFF7FEFF 		bl	Error_Handler
 1272              	.LVL62:
 1273              	.L68:
 352:Core/Src/main.c ****   }
 1274              		.loc 1 352 5 view .LVU347
 1275 0074 FFF7FEFF 		bl	Error_Handler
 1276              	.LVL63:
 1277              	.L69:
 361:Core/Src/main.c ****   }
 1278              		.loc 1 361 5 view .LVU348
 1279 0078 FFF7FEFF 		bl	Error_Handler
 1280              	.LVL64:
 1281              	.L71:
 1282              		.align	2
 1283              	.L70:
 1284 007c 00000000 		.word	.LANCHOR5
 1285 0080 00280040 		.word	1073752064
 1286              		.cfi_endproc
 1287              	.LFE137:
 1289              		.section	.text.SystemClock_Config,"ax",%progbits
 1290              		.align	1
 1291              		.global	SystemClock_Config
 1292              		.syntax unified
 1293              		.thumb
 1294              		.thumb_func
 1296              	SystemClock_Config:
 1297              	.LFB134:
 208:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1298              		.loc 1 208 1 view -0
 1299              		.cfi_startproc
 1300              		@ args = 0, pretend = 0, frame = 80
ARM GAS  /tmp/cc5V2gin.s 			page 41


 1301              		@ frame_needed = 0, uses_anonymous_args = 0
 1302 0000 00B5     		push	{lr}
 1303              	.LCFI25:
 1304              		.cfi_def_cfa_offset 4
 1305              		.cfi_offset 14, -4
 1306 0002 95B0     		sub	sp, sp, #84
 1307              	.LCFI26:
 1308              		.cfi_def_cfa_offset 88
 209:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1309              		.loc 1 209 3 view .LVU350
 209:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1310              		.loc 1 209 22 is_stmt 0 view .LVU351
 1311 0004 3022     		movs	r2, #48
 1312 0006 0021     		movs	r1, #0
 1313 0008 08A8     		add	r0, sp, #32
 1314 000a FFF7FEFF 		bl	memset
 1315              	.LVL65:
 210:Core/Src/main.c **** 
 1316              		.loc 1 210 3 is_stmt 1 view .LVU352
 210:Core/Src/main.c **** 
 1317              		.loc 1 210 22 is_stmt 0 view .LVU353
 1318 000e 0023     		movs	r3, #0
 1319 0010 0393     		str	r3, [sp, #12]
 1320 0012 0493     		str	r3, [sp, #16]
 1321 0014 0593     		str	r3, [sp, #20]
 1322 0016 0693     		str	r3, [sp, #24]
 1323 0018 0793     		str	r3, [sp, #28]
 214:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1324              		.loc 1 214 3 is_stmt 1 view .LVU354
 1325              	.LBB18:
 214:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1326              		.loc 1 214 3 view .LVU355
 1327 001a 0193     		str	r3, [sp, #4]
 214:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1328              		.loc 1 214 3 view .LVU356
 1329 001c 214A     		ldr	r2, .L78
 1330 001e 116C     		ldr	r1, [r2, #64]
 1331 0020 41F08051 		orr	r1, r1, #268435456
 1332 0024 1164     		str	r1, [r2, #64]
 214:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1333              		.loc 1 214 3 view .LVU357
 1334 0026 126C     		ldr	r2, [r2, #64]
 1335 0028 02F08052 		and	r2, r2, #268435456
 1336 002c 0192     		str	r2, [sp, #4]
 214:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1337              		.loc 1 214 3 view .LVU358
 1338 002e 019A     		ldr	r2, [sp, #4]
 1339              	.LBE18:
 214:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1340              		.loc 1 214 3 view .LVU359
 215:Core/Src/main.c **** 
 1341              		.loc 1 215 3 view .LVU360
 1342              	.LBB19:
 215:Core/Src/main.c **** 
 1343              		.loc 1 215 3 view .LVU361
 1344 0030 0293     		str	r3, [sp, #8]
 215:Core/Src/main.c **** 
ARM GAS  /tmp/cc5V2gin.s 			page 42


 1345              		.loc 1 215 3 view .LVU362
 1346 0032 1D4A     		ldr	r2, .L78+4
 1347 0034 1368     		ldr	r3, [r2]
 1348 0036 23F44043 		bic	r3, r3, #49152
 1349 003a 43F40043 		orr	r3, r3, #32768
 1350 003e 1360     		str	r3, [r2]
 215:Core/Src/main.c **** 
 1351              		.loc 1 215 3 view .LVU363
 1352 0040 1368     		ldr	r3, [r2]
 1353 0042 03F44043 		and	r3, r3, #49152
 1354 0046 0293     		str	r3, [sp, #8]
 215:Core/Src/main.c **** 
 1355              		.loc 1 215 3 view .LVU364
 1356 0048 029B     		ldr	r3, [sp, #8]
 1357              	.LBE19:
 215:Core/Src/main.c **** 
 1358              		.loc 1 215 3 view .LVU365
 220:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1359              		.loc 1 220 3 view .LVU366
 220:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1360              		.loc 1 220 36 is_stmt 0 view .LVU367
 1361 004a 0923     		movs	r3, #9
 1362 004c 0893     		str	r3, [sp, #32]
 221:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 1363              		.loc 1 221 3 is_stmt 1 view .LVU368
 221:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 1364              		.loc 1 221 30 is_stmt 0 view .LVU369
 1365 004e 4FF48033 		mov	r3, #65536
 1366 0052 0993     		str	r3, [sp, #36]
 222:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1367              		.loc 1 222 3 is_stmt 1 view .LVU370
 222:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1368              		.loc 1 222 30 is_stmt 0 view .LVU371
 1369 0054 0123     		movs	r3, #1
 1370 0056 0D93     		str	r3, [sp, #52]
 223:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1371              		.loc 1 223 3 is_stmt 1 view .LVU372
 223:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1372              		.loc 1 223 34 is_stmt 0 view .LVU373
 1373 0058 0223     		movs	r3, #2
 1374 005a 0E93     		str	r3, [sp, #56]
 224:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 1375              		.loc 1 224 3 is_stmt 1 view .LVU374
 224:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 1376              		.loc 1 224 35 is_stmt 0 view .LVU375
 1377 005c 4FF48002 		mov	r2, #4194304
 1378 0060 0F92     		str	r2, [sp, #60]
 225:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 84;
 1379              		.loc 1 225 3 is_stmt 1 view .LVU376
 225:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 84;
 1380              		.loc 1 225 30 is_stmt 0 view .LVU377
 1381 0062 0822     		movs	r2, #8
 1382 0064 1092     		str	r2, [sp, #64]
 226:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1383              		.loc 1 226 3 is_stmt 1 view .LVU378
 226:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1384              		.loc 1 226 30 is_stmt 0 view .LVU379
ARM GAS  /tmp/cc5V2gin.s 			page 43


 1385 0066 5422     		movs	r2, #84
 1386 0068 1192     		str	r2, [sp, #68]
 227:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1387              		.loc 1 227 3 is_stmt 1 view .LVU380
 227:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1388              		.loc 1 227 30 is_stmt 0 view .LVU381
 1389 006a 1293     		str	r3, [sp, #72]
 228:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1390              		.loc 1 228 3 is_stmt 1 view .LVU382
 228:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1391              		.loc 1 228 30 is_stmt 0 view .LVU383
 1392 006c 0423     		movs	r3, #4
 1393 006e 1393     		str	r3, [sp, #76]
 229:Core/Src/main.c ****   {
 1394              		.loc 1 229 3 is_stmt 1 view .LVU384
 229:Core/Src/main.c ****   {
 1395              		.loc 1 229 7 is_stmt 0 view .LVU385
 1396 0070 08A8     		add	r0, sp, #32
 1397 0072 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1398              	.LVL66:
 229:Core/Src/main.c ****   {
 1399              		.loc 1 229 6 view .LVU386
 1400 0076 80B9     		cbnz	r0, .L76
 236:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 1401              		.loc 1 236 3 is_stmt 1 view .LVU387
 236:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 1402              		.loc 1 236 31 is_stmt 0 view .LVU388
 1403 0078 0F23     		movs	r3, #15
 1404 007a 0393     		str	r3, [sp, #12]
 237:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1405              		.loc 1 237 3 is_stmt 1 view .LVU389
 237:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1406              		.loc 1 237 34 is_stmt 0 view .LVU390
 1407 007c 0221     		movs	r1, #2
 1408 007e 0491     		str	r1, [sp, #16]
 238:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1409              		.loc 1 238 3 is_stmt 1 view .LVU391
 238:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1410              		.loc 1 238 35 is_stmt 0 view .LVU392
 1411 0080 0023     		movs	r3, #0
 1412 0082 0593     		str	r3, [sp, #20]
 239:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1413              		.loc 1 239 3 is_stmt 1 view .LVU393
 239:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1414              		.loc 1 239 36 is_stmt 0 view .LVU394
 1415 0084 4FF48052 		mov	r2, #4096
 1416 0088 0692     		str	r2, [sp, #24]
 240:Core/Src/main.c **** 
 1417              		.loc 1 240 3 is_stmt 1 view .LVU395
 240:Core/Src/main.c **** 
 1418              		.loc 1 240 36 is_stmt 0 view .LVU396
 1419 008a 0793     		str	r3, [sp, #28]
 242:Core/Src/main.c ****   {
 1420              		.loc 1 242 3 is_stmt 1 view .LVU397
 242:Core/Src/main.c ****   {
 1421              		.loc 1 242 7 is_stmt 0 view .LVU398
 1422 008c 03A8     		add	r0, sp, #12
ARM GAS  /tmp/cc5V2gin.s 			page 44


 1423 008e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1424              	.LVL67:
 242:Core/Src/main.c ****   {
 1425              		.loc 1 242 6 view .LVU399
 1426 0092 20B9     		cbnz	r0, .L77
 246:Core/Src/main.c **** 
 1427              		.loc 1 246 1 view .LVU400
 1428 0094 15B0     		add	sp, sp, #84
 1429              	.LCFI27:
 1430              		.cfi_remember_state
 1431              		.cfi_def_cfa_offset 4
 1432              		@ sp needed
 1433 0096 5DF804FB 		ldr	pc, [sp], #4
 1434              	.L76:
 1435              	.LCFI28:
 1436              		.cfi_restore_state
 231:Core/Src/main.c ****   }
 1437              		.loc 1 231 5 is_stmt 1 view .LVU401
 1438 009a FFF7FEFF 		bl	Error_Handler
 1439              	.LVL68:
 1440              	.L77:
 244:Core/Src/main.c ****   }
 1441              		.loc 1 244 5 view .LVU402
 1442 009e FFF7FEFF 		bl	Error_Handler
 1443              	.LVL69:
 1444              	.L79:
 1445 00a2 00BF     		.align	2
 1446              	.L78:
 1447 00a4 00380240 		.word	1073887232
 1448 00a8 00700040 		.word	1073770496
 1449              		.cfi_endproc
 1450              	.LFE134:
 1452              		.section	.text.main,"ax",%progbits
 1453              		.align	1
 1454              		.global	main
 1455              		.syntax unified
 1456              		.thumb
 1457              		.thumb_func
 1459              	main:
 1460              	.LFB133:
 152:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1461              		.loc 1 152 1 view -0
 1462              		.cfi_startproc
 1463              		@ Volatile: function does not return.
 1464              		@ args = 0, pretend = 0, frame = 0
 1465              		@ frame_needed = 0, uses_anonymous_args = 0
 1466 0000 08B5     		push	{r3, lr}
 1467              	.LCFI29:
 1468              		.cfi_def_cfa_offset 8
 1469              		.cfi_offset 3, -8
 1470              		.cfi_offset 14, -4
 160:Core/Src/main.c **** 
 1471              		.loc 1 160 3 view .LVU404
 1472 0002 FFF7FEFF 		bl	HAL_Init
 1473              	.LVL70:
 167:Core/Src/main.c **** 
 1474              		.loc 1 167 3 view .LVU405
ARM GAS  /tmp/cc5V2gin.s 			page 45


 1475 0006 FFF7FEFF 		bl	SystemClock_Config
 1476              	.LVL71:
 174:Core/Src/main.c ****   MX_DMA_Init();
 1477              		.loc 1 174 3 view .LVU406
 1478 000a FFF7FEFF 		bl	MX_GPIO_Init
 1479              	.LVL72:
 175:Core/Src/main.c ****   MX_USART2_UART_Init();
 1480              		.loc 1 175 3 view .LVU407
 1481 000e FFF7FEFF 		bl	MX_DMA_Init
 1482              	.LVL73:
 176:Core/Src/main.c ****   MX_SPI1_Init();
 1483              		.loc 1 176 3 view .LVU408
 1484 0012 FFF7FEFF 		bl	MX_USART2_UART_Init
 1485              	.LVL74:
 177:Core/Src/main.c ****   MX_USART1_UART_Init();
 1486              		.loc 1 177 3 view .LVU409
 1487 0016 FFF7FEFF 		bl	MX_SPI1_Init
 1488              	.LVL75:
 178:Core/Src/main.c ****   MX_I2C3_Init();
 1489              		.loc 1 178 3 view .LVU410
 1490 001a FFF7FEFF 		bl	MX_USART1_UART_Init
 1491              	.LVL76:
 179:Core/Src/main.c ****   MX_CRC_Init();
 1492              		.loc 1 179 3 view .LVU411
 1493 001e FFF7FEFF 		bl	MX_I2C3_Init
 1494              	.LVL77:
 180:Core/Src/main.c ****   MX_RTC_Init();
 1495              		.loc 1 180 3 view .LVU412
 1496 0022 FFF7FEFF 		bl	MX_CRC_Init
 1497              	.LVL78:
 181:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1498              		.loc 1 181 3 view .LVU413
 1499 0026 FFF7FEFF 		bl	MX_RTC_Init
 1500              	.LVL79:
 185:Core/Src/main.c ****   print_lis2hd12_who_am_i();
 1501              		.loc 1 185 3 view .LVU414
 1502 002a FFF7FEFF 		bl	print_bmp280_id
 1503              	.LVL80:
 186:Core/Src/main.c ****   /* USER CODE END 2 */
 1504              		.loc 1 186 3 view .LVU415
 1505 002e FFF7FEFF 		bl	print_lis2hd12_who_am_i
 1506              	.LVL81:
 1507              	.L81:
 191:Core/Src/main.c ****   {
 1508              		.loc 1 191 3 discriminator 1 view .LVU416
 194:Core/Src/main.c ****     HAL_Delay(500);
 1509              		.loc 1 194 5 discriminator 1 view .LVU417
 1510 0032 0121     		movs	r1, #1
 1511 0034 0348     		ldr	r0, .L83
 1512 0036 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1513              	.LVL82:
 195:Core/Src/main.c ****     /* USER CODE END WHILE */
 1514              		.loc 1 195 5 discriminator 1 view .LVU418
 1515 003a 4FF4FA70 		mov	r0, #500
 1516 003e FFF7FEFF 		bl	HAL_Delay
 1517              	.LVL83:
 191:Core/Src/main.c ****   {
ARM GAS  /tmp/cc5V2gin.s 			page 46


 1518              		.loc 1 191 9 discriminator 1 view .LVU419
 1519 0042 F6E7     		b	.L81
 1520              	.L84:
 1521              		.align	2
 1522              	.L83:
 1523 0044 00040240 		.word	1073873920
 1524              		.cfi_endproc
 1525              	.LFE133:
 1527              		.global	hdma_usart2_tx
 1528              		.global	hdma_usart2_rx
 1529              		.global	hdma_usart1_tx
 1530              		.global	huart2
 1531              		.global	huart1
 1532              		.global	hdma_spi1_tx
 1533              		.global	hdma_spi1_rx
 1534              		.global	hspi1
 1535              		.global	hrtc
 1536              		.global	hdma_i2c3_tx
 1537              		.global	hdma_i2c3_rx
 1538              		.global	hi2c3
 1539              		.global	hcrc
 1540              		.section	.bss.hcrc,"aw",%nobits
 1541              		.align	2
 1542              		.set	.LANCHOR4,. + 0
 1545              	hcrc:
 1546 0000 00000000 		.space	8
 1546      00000000 
 1547              		.section	.bss.hdma_i2c3_rx,"aw",%nobits
 1548              		.align	2
 1551              	hdma_i2c3_rx:
 1552 0000 00000000 		.space	96
 1552      00000000 
 1552      00000000 
 1552      00000000 
 1552      00000000 
 1553              		.section	.bss.hdma_i2c3_tx,"aw",%nobits
 1554              		.align	2
 1557              	hdma_i2c3_tx:
 1558 0000 00000000 		.space	96
 1558      00000000 
 1558      00000000 
 1558      00000000 
 1558      00000000 
 1559              		.section	.bss.hdma_spi1_rx,"aw",%nobits
 1560              		.align	2
 1563              	hdma_spi1_rx:
 1564 0000 00000000 		.space	96
 1564      00000000 
 1564      00000000 
 1564      00000000 
 1564      00000000 
 1565              		.section	.bss.hdma_spi1_tx,"aw",%nobits
 1566              		.align	2
 1569              	hdma_spi1_tx:
 1570 0000 00000000 		.space	96
 1570      00000000 
 1570      00000000 
ARM GAS  /tmp/cc5V2gin.s 			page 47


 1570      00000000 
 1570      00000000 
 1571              		.section	.bss.hdma_usart1_tx,"aw",%nobits
 1572              		.align	2
 1575              	hdma_usart1_tx:
 1576 0000 00000000 		.space	96
 1576      00000000 
 1576      00000000 
 1576      00000000 
 1576      00000000 
 1577              		.section	.bss.hdma_usart2_rx,"aw",%nobits
 1578              		.align	2
 1581              	hdma_usart2_rx:
 1582 0000 00000000 		.space	96
 1582      00000000 
 1582      00000000 
 1582      00000000 
 1582      00000000 
 1583              		.section	.bss.hdma_usart2_tx,"aw",%nobits
 1584              		.align	2
 1587              	hdma_usart2_tx:
 1588 0000 00000000 		.space	96
 1588      00000000 
 1588      00000000 
 1588      00000000 
 1588      00000000 
 1589              		.section	.bss.hi2c3,"aw",%nobits
 1590              		.align	2
 1591              		.set	.LANCHOR1,. + 0
 1594              	hi2c3:
 1595 0000 00000000 		.space	84
 1595      00000000 
 1595      00000000 
 1595      00000000 
 1595      00000000 
 1596              		.section	.bss.hrtc,"aw",%nobits
 1597              		.align	2
 1598              		.set	.LANCHOR5,. + 0
 1601              	hrtc:
 1602 0000 00000000 		.space	32
 1602      00000000 
 1602      00000000 
 1602      00000000 
 1602      00000000 
 1603              		.section	.bss.hspi1,"aw",%nobits
 1604              		.align	2
 1605              		.set	.LANCHOR3,. + 0
 1608              	hspi1:
 1609 0000 00000000 		.space	88
 1609      00000000 
 1609      00000000 
 1609      00000000 
 1609      00000000 
 1610              		.section	.bss.huart1,"aw",%nobits
 1611              		.align	2
 1612              		.set	.LANCHOR0,. + 0
 1615              	huart1:
ARM GAS  /tmp/cc5V2gin.s 			page 48


 1616 0000 00000000 		.space	68
 1616      00000000 
 1616      00000000 
 1616      00000000 
 1616      00000000 
 1617              		.section	.bss.huart2,"aw",%nobits
 1618              		.align	2
 1619              		.set	.LANCHOR2,. + 0
 1622              	huart2:
 1623 0000 00000000 		.space	68
 1623      00000000 
 1623      00000000 
 1623      00000000 
 1623      00000000 
 1624              		.text
 1625              	.Letext0:
 1626              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 1627              		.file 4 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 1628              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 1629              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1630              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1631              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1632              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1633              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1634              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_crc.h"
 1635              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1636              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 1637              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1638              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1639              		.file 16 "<built-in>"
 1640              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1641              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1642              		.file 19 "Core/Inc/lis2hd12.h"
 1643              		.file 20 "Core/Inc/bmp280.h"
ARM GAS  /tmp/cc5V2gin.s 			page 49


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cc5V2gin.s:20     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cc5V2gin.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cc5V2gin.s:289    .text.MX_GPIO_Init:0000000000000134 $d
     /tmp/cc5V2gin.s:298    .text.MX_DMA_Init:0000000000000000 $t
     /tmp/cc5V2gin.s:303    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/cc5V2gin.s:430    .text.MX_DMA_Init:00000000000000a4 $d
     /tmp/cc5V2gin.s:435    .rodata.i2c_scan.str1.4:0000000000000000 $d
     /tmp/cc5V2gin.s:448    .text.i2c_scan:0000000000000000 $t
     /tmp/cc5V2gin.s:454    .text.i2c_scan:0000000000000000 i2c_scan
     /tmp/cc5V2gin.s:614    .text.i2c_scan:00000000000000c0 $d
     /tmp/cc5V2gin.s:625    .rodata.print_bmp280_id.str1.4:0000000000000000 $d
     /tmp/cc5V2gin.s:629    .text.print_bmp280_id:0000000000000000 $t
     /tmp/cc5V2gin.s:635    .text.print_bmp280_id:0000000000000000 print_bmp280_id
     /tmp/cc5V2gin.s:684    .text.print_bmp280_id:0000000000000038 $d
     /tmp/cc5V2gin.s:690    .rodata.print_lis2hd12_who_am_i.str1.4:0000000000000000 $d
     /tmp/cc5V2gin.s:697    .text.print_lis2hd12_who_am_i:0000000000000000 $t
     /tmp/cc5V2gin.s:703    .text.print_lis2hd12_who_am_i:0000000000000000 print_lis2hd12_who_am_i
     /tmp/cc5V2gin.s:783    .text.print_lis2hd12_who_am_i:0000000000000054 $d
     /tmp/cc5V2gin.s:791    .text.Error_Handler:0000000000000000 $t
     /tmp/cc5V2gin.s:797    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/cc5V2gin.s:829    .text.MX_USART2_UART_Init:0000000000000000 $t
     /tmp/cc5V2gin.s:834    .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
     /tmp/cc5V2gin.s:889    .text.MX_USART2_UART_Init:000000000000002c $d
     /tmp/cc5V2gin.s:895    .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/cc5V2gin.s:900    .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/cc5V2gin.s:969    .text.MX_SPI1_Init:0000000000000038 $d
     /tmp/cc5V2gin.s:975    .text.MX_USART1_UART_Init:0000000000000000 $t
     /tmp/cc5V2gin.s:980    .text.MX_USART1_UART_Init:0000000000000000 MX_USART1_UART_Init
     /tmp/cc5V2gin.s:1035   .text.MX_USART1_UART_Init:000000000000002c $d
     /tmp/cc5V2gin.s:1041   .text.MX_I2C3_Init:0000000000000000 $t
     /tmp/cc5V2gin.s:1046   .text.MX_I2C3_Init:0000000000000000 MX_I2C3_Init
     /tmp/cc5V2gin.s:1104   .text.MX_I2C3_Init:000000000000002c $d
     /tmp/cc5V2gin.s:1111   .text.MX_CRC_Init:0000000000000000 $t
     /tmp/cc5V2gin.s:1116   .text.MX_CRC_Init:0000000000000000 MX_CRC_Init
     /tmp/cc5V2gin.s:1147   .text.MX_CRC_Init:0000000000000014 $d
     /tmp/cc5V2gin.s:1153   .text.MX_RTC_Init:0000000000000000 $t
     /tmp/cc5V2gin.s:1158   .text.MX_RTC_Init:0000000000000000 MX_RTC_Init
     /tmp/cc5V2gin.s:1284   .text.MX_RTC_Init:000000000000007c $d
     /tmp/cc5V2gin.s:1290   .text.SystemClock_Config:0000000000000000 $t
     /tmp/cc5V2gin.s:1296   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cc5V2gin.s:1447   .text.SystemClock_Config:00000000000000a4 $d
     /tmp/cc5V2gin.s:1453   .text.main:0000000000000000 $t
     /tmp/cc5V2gin.s:1459   .text.main:0000000000000000 main
     /tmp/cc5V2gin.s:1523   .text.main:0000000000000044 $d
     /tmp/cc5V2gin.s:1587   .bss.hdma_usart2_tx:0000000000000000 hdma_usart2_tx
     /tmp/cc5V2gin.s:1581   .bss.hdma_usart2_rx:0000000000000000 hdma_usart2_rx
     /tmp/cc5V2gin.s:1575   .bss.hdma_usart1_tx:0000000000000000 hdma_usart1_tx
     /tmp/cc5V2gin.s:1622   .bss.huart2:0000000000000000 huart2
     /tmp/cc5V2gin.s:1615   .bss.huart1:0000000000000000 huart1
     /tmp/cc5V2gin.s:1569   .bss.hdma_spi1_tx:0000000000000000 hdma_spi1_tx
     /tmp/cc5V2gin.s:1563   .bss.hdma_spi1_rx:0000000000000000 hdma_spi1_rx
     /tmp/cc5V2gin.s:1608   .bss.hspi1:0000000000000000 hspi1
     /tmp/cc5V2gin.s:1601   .bss.hrtc:0000000000000000 hrtc
     /tmp/cc5V2gin.s:1557   .bss.hdma_i2c3_tx:0000000000000000 hdma_i2c3_tx
     /tmp/cc5V2gin.s:1551   .bss.hdma_i2c3_rx:0000000000000000 hdma_i2c3_rx
ARM GAS  /tmp/cc5V2gin.s 			page 50


     /tmp/cc5V2gin.s:1594   .bss.hi2c3:0000000000000000 hi2c3
     /tmp/cc5V2gin.s:1545   .bss.hcrc:0000000000000000 hcrc
     /tmp/cc5V2gin.s:1541   .bss.hcrc:0000000000000000 $d
     /tmp/cc5V2gin.s:1548   .bss.hdma_i2c3_rx:0000000000000000 $d
     /tmp/cc5V2gin.s:1554   .bss.hdma_i2c3_tx:0000000000000000 $d
     /tmp/cc5V2gin.s:1560   .bss.hdma_spi1_rx:0000000000000000 $d
     /tmp/cc5V2gin.s:1566   .bss.hdma_spi1_tx:0000000000000000 $d
     /tmp/cc5V2gin.s:1572   .bss.hdma_usart1_tx:0000000000000000 $d
     /tmp/cc5V2gin.s:1578   .bss.hdma_usart2_rx:0000000000000000 $d
     /tmp/cc5V2gin.s:1584   .bss.hdma_usart2_tx:0000000000000000 $d
     /tmp/cc5V2gin.s:1590   .bss.hi2c3:0000000000000000 $d
     /tmp/cc5V2gin.s:1597   .bss.hrtc:0000000000000000 $d
     /tmp/cc5V2gin.s:1604   .bss.hspi1:0000000000000000 $d
     /tmp/cc5V2gin.s:1611   .bss.huart1:0000000000000000 $d
     /tmp/cc5V2gin.s:1618   .bss.huart2:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_UART_Transmit
sprintf
HAL_I2C_IsDeviceReady
bmp280_getid
snprintf
lis2hd12_who_am_i
strlen
HAL_UART_Init
HAL_SPI_Init
HAL_I2C_Init
HAL_CRC_Init
HAL_RTC_Init
HAL_RTC_SetTime
HAL_RTC_SetDate
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_GPIO_TogglePin
HAL_Delay
