
RUthless_ECU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000030f8  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  000830f8  000830f8  000130f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000558  20070000  00083100  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000020b0  20070558  00083658  00020558  2**2
                  ALLOC
  4 .stack        00002000  20072608  00085708  00020558  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020558  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020581  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001252a  00000000  00000000  000205da  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002ae3  00000000  00000000  00032b04  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00005a95  00000000  00000000  000355e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000ab8  00000000  00000000  0003b07c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000009d8  00000000  00000000  0003bb34  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001be9c  00000000  00000000  0003c50c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000152c7  00000000  00000000  000583a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00064af2  00000000  00000000  0006d66f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000018fc  00000000  00000000  000d2164  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20074608 	.word	0x20074608
   80004:	000809c5 	.word	0x000809c5
   80008:	000809c1 	.word	0x000809c1
   8000c:	000809c1 	.word	0x000809c1
   80010:	000809c1 	.word	0x000809c1
   80014:	000809c1 	.word	0x000809c1
   80018:	000809c1 	.word	0x000809c1
	...
   8002c:	000809c1 	.word	0x000809c1
   80030:	000809c1 	.word	0x000809c1
   80034:	00000000 	.word	0x00000000
   80038:	000809c1 	.word	0x000809c1
   8003c:	000809c1 	.word	0x000809c1
   80040:	000809c1 	.word	0x000809c1
   80044:	000809c1 	.word	0x000809c1
   80048:	000809c1 	.word	0x000809c1
   8004c:	000809c1 	.word	0x000809c1
   80050:	000809c1 	.word	0x000809c1
   80054:	000809c1 	.word	0x000809c1
   80058:	000809c1 	.word	0x000809c1
   8005c:	000809c1 	.word	0x000809c1
   80060:	0008210d 	.word	0x0008210d
   80064:	000809c1 	.word	0x000809c1
   80068:	00000000 	.word	0x00000000
   8006c:	000810a5 	.word	0x000810a5
   80070:	000809c1 	.word	0x000809c1
   80074:	000809c1 	.word	0x000809c1
   80078:	000809c1 	.word	0x000809c1
	...
   80084:	000809c1 	.word	0x000809c1
   80088:	000809c1 	.word	0x000809c1
   8008c:	000809c1 	.word	0x000809c1
   80090:	000809c1 	.word	0x000809c1
   80094:	000809c1 	.word	0x000809c1
   80098:	000809c1 	.word	0x000809c1
   8009c:	000809c1 	.word	0x000809c1
   800a0:	000809c1 	.word	0x000809c1
   800a4:	00000000 	.word	0x00000000
   800a8:	000809c1 	.word	0x000809c1
   800ac:	00081609 	.word	0x00081609
   800b0:	0008160d 	.word	0x0008160d
   800b4:	00081611 	.word	0x00081611
   800b8:	00081615 	.word	0x00081615
   800bc:	00081619 	.word	0x00081619
   800c0:	0008161d 	.word	0x0008161d
   800c4:	00081621 	.word	0x00081621
   800c8:	00081625 	.word	0x00081625
   800cc:	00081629 	.word	0x00081629
   800d0:	000809c1 	.word	0x000809c1
   800d4:	00080c81 	.word	0x00080c81
   800d8:	000809c1 	.word	0x000809c1
   800dc:	000809c1 	.word	0x000809c1
   800e0:	000809c1 	.word	0x000809c1
   800e4:	000809c1 	.word	0x000809c1
   800e8:	000809c1 	.word	0x000809c1
   800ec:	000809c1 	.word	0x000809c1
   800f0:	000809c1 	.word	0x000809c1

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070558 	.word	0x20070558
   80110:	00000000 	.word	0x00000000
   80114:	00083100 	.word	0x00083100

00080118 <frame_dummy>:
   80118:	4b08      	ldr	r3, [pc, #32]	; (8013c <frame_dummy+0x24>)
   8011a:	b510      	push	{r4, lr}
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4908      	ldr	r1, [pc, #32]	; (80140 <frame_dummy+0x28>)
   80120:	4808      	ldr	r0, [pc, #32]	; (80144 <frame_dummy+0x2c>)
   80122:	f3af 8000 	nop.w
   80126:	4808      	ldr	r0, [pc, #32]	; (80148 <frame_dummy+0x30>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b903      	cbnz	r3, 8012e <frame_dummy+0x16>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	4b07      	ldr	r3, [pc, #28]	; (8014c <frame_dummy+0x34>)
   80130:	2b00      	cmp	r3, #0
   80132:	d0fb      	beq.n	8012c <frame_dummy+0x14>
   80134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80138:	4718      	bx	r3
   8013a:	bf00      	nop
   8013c:	00000000 	.word	0x00000000
   80140:	2007055c 	.word	0x2007055c
   80144:	00083100 	.word	0x00083100
   80148:	00083100 	.word	0x00083100
   8014c:	00000000 	.word	0x00000000

00080150 <at24cxx_acknowledge_polling>:
 *
 * \param twi_package Pointer to TWI data package. Only the slave address is
 * used in the acknowledge polling.
 */
static void at24cxx_acknowledge_polling(twi_package_t *twi_package)
{
   80150:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   80154:	b082      	sub	sp, #8
   80156:	4604      	mov	r4, r0
	uint8_t data = 0;
   80158:	2200      	movs	r2, #0
   8015a:	ab02      	add	r3, sp, #8
   8015c:	f803 2d01 	strb.w	r2, [r3, #-1]!

	/* Store the package parameters */
	uint8_t addr = twi_package->addr[0];
   80160:	f890 a000 	ldrb.w	sl, [r0]
	uint32_t addr_length = twi_package->addr_length;
   80164:	f8d0 9004 	ldr.w	r9, [r0, #4]
	void *buffer = twi_package->buffer;
   80168:	f8d0 8008 	ldr.w	r8, [r0, #8]
	uint32_t length = twi_package->length;
   8016c:	68c7      	ldr	r7, [r0, #12]

	/* Configure the data packet to be transmitted */
	twi_package->addr[0] = 0;
   8016e:	7002      	strb	r2, [r0, #0]
	twi_package->addr_length = 0;
   80170:	6042      	str	r2, [r0, #4]
	twi_package->buffer = &data;
   80172:	6083      	str	r3, [r0, #8]
	twi_package->length = 1;
   80174:	2301      	movs	r3, #1
   80176:	60c3      	str	r3, [r0, #12]

	while (twi_master_write(BOARD_AT24C_TWI_INSTANCE, twi_package) !=
   80178:	4e08      	ldr	r6, [pc, #32]	; (8019c <at24cxx_acknowledge_polling+0x4c>)
   8017a:	4d09      	ldr	r5, [pc, #36]	; (801a0 <at24cxx_acknowledge_polling+0x50>)
   8017c:	4621      	mov	r1, r4
   8017e:	4630      	mov	r0, r6
   80180:	47a8      	blx	r5
   80182:	2800      	cmp	r0, #0
   80184:	d1fa      	bne.n	8017c <at24cxx_acknowledge_polling+0x2c>
		TWI_SUCCESS);

	/* Restore the package parameters */
	twi_package->addr[0] = addr;
   80186:	f884 a000 	strb.w	sl, [r4]
	twi_package->addr_length = addr_length;
   8018a:	f8c4 9004 	str.w	r9, [r4, #4]
	twi_package->buffer = buffer;
   8018e:	f8c4 8008 	str.w	r8, [r4, #8]
	twi_package->length = length;
   80192:	60e7      	str	r7, [r4, #12]
}
   80194:	b002      	add	sp, #8
   80196:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8019a:	bf00      	nop
   8019c:	40090000 	.word	0x40090000
   801a0:	00080939 	.word	0x00080939

000801a4 <at24cxx_write_byte>:
 *
 * \return AT24C_WRITE_SUCCESS if single byte was written, AT24C_WRITE_FAIL
 * otherwise.
 */
uint32_t at24cxx_write_byte(uint32_t u32_address, uint8_t u8_value)
{
   801a4:	b510      	push	{r4, lr}
   801a6:	b088      	sub	sp, #32
   801a8:	f88d 1007 	strb.w	r1, [sp, #7]
	twi_package_t twi_package;

	/* Configure the data packet to be transmitted */
	twi_package.chip = BOARD_AT24C_ADDRESS;
   801ac:	2350      	movs	r3, #80	; 0x50
   801ae:	f88d 301c 	strb.w	r3, [sp, #28]
	at24c_build_word_address(twi_package.addr, u32_address);
   801b2:	0a03      	lsrs	r3, r0, #8
   801b4:	f88d 300c 	strb.w	r3, [sp, #12]
   801b8:	f88d 000d 	strb.w	r0, [sp, #13]
	twi_package.addr_length = AT24C_MEM_ADDR_LEN;
   801bc:	2302      	movs	r3, #2
   801be:	9304      	str	r3, [sp, #16]
	twi_package.buffer = &u8_value;
   801c0:	f10d 0307 	add.w	r3, sp, #7
   801c4:	9305      	str	r3, [sp, #20]
	twi_package.length = 1;
   801c6:	2301      	movs	r3, #1
   801c8:	9306      	str	r3, [sp, #24]

	if (twi_master_write(BOARD_AT24C_TWI_INSTANCE, &twi_package) !=
   801ca:	a903      	add	r1, sp, #12
   801cc:	4806      	ldr	r0, [pc, #24]	; (801e8 <at24cxx_write_byte+0x44>)
   801ce:	4b07      	ldr	r3, [pc, #28]	; (801ec <at24cxx_write_byte+0x48>)
   801d0:	4798      	blx	r3
   801d2:	b920      	cbnz	r0, 801de <at24cxx_write_byte+0x3a>
   801d4:	4604      	mov	r4, r0
			TWI_SUCCESS) {
		return AT24C_WRITE_FAIL;
	}
	at24cxx_acknowledge_polling(&twi_package);
   801d6:	a803      	add	r0, sp, #12
   801d8:	4b05      	ldr	r3, [pc, #20]	; (801f0 <at24cxx_write_byte+0x4c>)
   801da:	4798      	blx	r3

	return AT24C_WRITE_SUCCESS;
   801dc:	e000      	b.n	801e0 <at24cxx_write_byte+0x3c>
	twi_package.buffer = &u8_value;
	twi_package.length = 1;

	if (twi_master_write(BOARD_AT24C_TWI_INSTANCE, &twi_package) !=
			TWI_SUCCESS) {
		return AT24C_WRITE_FAIL;
   801de:	2401      	movs	r4, #1
	}
	at24cxx_acknowledge_polling(&twi_package);

	return AT24C_WRITE_SUCCESS;
}
   801e0:	4620      	mov	r0, r4
   801e2:	b008      	add	sp, #32
   801e4:	bd10      	pop	{r4, pc}
   801e6:	bf00      	nop
   801e8:	40090000 	.word	0x40090000
   801ec:	00080939 	.word	0x00080939
   801f0:	00080151 	.word	0x00080151

000801f4 <at24cxx_read_byte>:
 * \param p_rd_byte Pointer to memory where the read byte will be stored.
 *
 * \return AT24C_READ_SUCCESS if one byte was read, AT24C_READ_FAIL otherwise.
 */
uint32_t at24cxx_read_byte(uint32_t u32_address, uint8_t *p_rd_byte)
{
   801f4:	b500      	push	{lr}
   801f6:	b087      	sub	sp, #28
	twi_package_t twi_package;

	/* Configure the data packet to be received */
	twi_package.chip = BOARD_AT24C_ADDRESS;
   801f8:	2350      	movs	r3, #80	; 0x50
   801fa:	f88d 3014 	strb.w	r3, [sp, #20]
	at24c_build_word_address(twi_package.addr, u32_address);
   801fe:	0a03      	lsrs	r3, r0, #8
   80200:	f88d 3004 	strb.w	r3, [sp, #4]
   80204:	f88d 0005 	strb.w	r0, [sp, #5]
	twi_package.addr_length = AT24C_MEM_ADDR_LEN;
   80208:	2302      	movs	r3, #2
   8020a:	9302      	str	r3, [sp, #8]
	twi_package.buffer = p_rd_byte;
   8020c:	9103      	str	r1, [sp, #12]
	twi_package.length = 1;
   8020e:	2301      	movs	r3, #1
   80210:	9304      	str	r3, [sp, #16]

	if (twi_master_read(BOARD_AT24C_TWI_INSTANCE, &twi_package) !=
   80212:	a901      	add	r1, sp, #4
   80214:	4804      	ldr	r0, [pc, #16]	; (80228 <at24cxx_read_byte+0x34>)
   80216:	4b05      	ldr	r3, [pc, #20]	; (8022c <at24cxx_read_byte+0x38>)
   80218:	4798      	blx	r3
			TWI_SUCCESS) {
		return AT24C_READ_FAIL;
	}

	return AT24C_READ_SUCCESS;
}
   8021a:	3000      	adds	r0, #0
   8021c:	bf18      	it	ne
   8021e:	2001      	movne	r0, #1
   80220:	b007      	add	sp, #28
   80222:	f85d fb04 	ldr.w	pc, [sp], #4
   80226:	bf00      	nop
   80228:	40090000 	.word	0x40090000
   8022c:	00080865 	.word	0x00080865

00080230 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
   80230:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
   80232:	2401      	movs	r4, #1
   80234:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
   80236:	2500      	movs	r5, #0
   80238:	6045      	str	r5, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
   8023a:	f240 2402 	movw	r4, #514	; 0x202
   8023e:	f8c0 4120 	str.w	r4, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
   80242:	f8c0 5104 	str.w	r5, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
   80246:	f8c0 5114 	str.w	r5, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   8024a:	6844      	ldr	r4, [r0, #4]
   8024c:	0052      	lsls	r2, r2, #1
   8024e:	fbb1 f1f2 	udiv	r1, r1, r2
   80252:	1e4a      	subs	r2, r1, #1
   80254:	0212      	lsls	r2, r2, #8
   80256:	b292      	uxth	r2, r2
   80258:	4323      	orrs	r3, r4
   8025a:	431a      	orrs	r2, r3
   8025c:	6042      	str	r2, [r0, #4]
	return 0;
}
   8025e:	4628      	mov	r0, r5
   80260:	bc30      	pop	{r4, r5}
   80262:	4770      	bx	lr

00080264 <adc_set_resolution>:
		p_adc->ADC_MR &= ~ADC_MR_LOWRES;
		p_adc->ADC_EMR |= resolution;
		break;
	}
#else
	p_adc->ADC_MR &= ~ADC_MR_LOWRES;
   80264:	6843      	ldr	r3, [r0, #4]
   80266:	f023 0310 	bic.w	r3, r3, #16
   8026a:	6043      	str	r3, [r0, #4]
	p_adc->ADC_MR |= resolution;
   8026c:	6843      	ldr	r3, [r0, #4]
   8026e:	4319      	orrs	r1, r3
   80270:	6041      	str	r1, [r0, #4]
   80272:	4770      	bx	lr

00080274 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
   80274:	6843      	ldr	r3, [r0, #4]
   80276:	01d2      	lsls	r2, r2, #7
   80278:	b2d2      	uxtb	r2, r2
   8027a:	4319      	orrs	r1, r3
   8027c:	4311      	orrs	r1, r2
   8027e:	6041      	str	r1, [r0, #4]
   80280:	4770      	bx	lr
   80282:	bf00      	nop

00080284 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
   80284:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   80286:	6844      	ldr	r4, [r0, #4]
   80288:	0609      	lsls	r1, r1, #24
   8028a:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
   8028e:	4322      	orrs	r2, r4
   80290:	430a      	orrs	r2, r1
   80292:	071b      	lsls	r3, r3, #28
   80294:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
   80298:	4313      	orrs	r3, r2
   8029a:	6043      	str	r3, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
   8029c:	bc10      	pop	{r4}
   8029e:	4770      	bx	lr

000802a0 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
   802a0:	2302      	movs	r3, #2
   802a2:	6003      	str	r3, [r0, #0]
   802a4:	4770      	bx	lr
   802a6:	bf00      	nop

000802a8 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
   802a8:	2301      	movs	r3, #1
   802aa:	fa03 f101 	lsl.w	r1, r3, r1
   802ae:	6101      	str	r1, [r0, #16]
   802b0:	4770      	bx	lr
   802b2:	bf00      	nop

000802b4 <adc_enable_tag>:
 *
 * \param p_adc Pointer to an ADC instance.
 */
void adc_enable_tag(Adc *p_adc)
{
	p_adc->ADC_EMR |= ADC_EMR_TAG;
   802b4:	6c03      	ldr	r3, [r0, #64]	; 0x40
   802b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
   802ba:	6403      	str	r3, [r0, #64]	; 0x40
   802bc:	4770      	bx	lr
   802be:	bf00      	nop

000802c0 <adc_enable_interrupt>:
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
	p_adc->ADC_IER = ul_source;
   802c0:	6241      	str	r1, [r0, #36]	; 0x24
   802c2:	4770      	bx	lr

000802c4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   802c4:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   802c6:	480e      	ldr	r0, [pc, #56]	; (80300 <sysclk_init+0x3c>)
   802c8:	4b0e      	ldr	r3, [pc, #56]	; (80304 <sysclk_init+0x40>)
   802ca:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   802cc:	213e      	movs	r1, #62	; 0x3e
   802ce:	2000      	movs	r0, #0
   802d0:	4b0d      	ldr	r3, [pc, #52]	; (80308 <sysclk_init+0x44>)
   802d2:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   802d4:	4c0d      	ldr	r4, [pc, #52]	; (8030c <sysclk_init+0x48>)
   802d6:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   802d8:	2800      	cmp	r0, #0
   802da:	d0fc      	beq.n	802d6 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   802dc:	4b0c      	ldr	r3, [pc, #48]	; (80310 <sysclk_init+0x4c>)
   802de:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   802e0:	4a0c      	ldr	r2, [pc, #48]	; (80314 <sysclk_init+0x50>)
   802e2:	4b0d      	ldr	r3, [pc, #52]	; (80318 <sysclk_init+0x54>)
   802e4:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   802e6:	4c0d      	ldr	r4, [pc, #52]	; (8031c <sysclk_init+0x58>)
   802e8:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   802ea:	2800      	cmp	r0, #0
   802ec:	d0fc      	beq.n	802e8 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   802ee:	2010      	movs	r0, #16
   802f0:	4b0b      	ldr	r3, [pc, #44]	; (80320 <sysclk_init+0x5c>)
   802f2:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   802f4:	4b0b      	ldr	r3, [pc, #44]	; (80324 <sysclk_init+0x60>)
   802f6:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   802f8:	4801      	ldr	r0, [pc, #4]	; (80300 <sysclk_init+0x3c>)
   802fa:	4b02      	ldr	r3, [pc, #8]	; (80304 <sysclk_init+0x40>)
   802fc:	4798      	blx	r3
   802fe:	bd10      	pop	{r4, pc}
   80300:	0501bd00 	.word	0x0501bd00
   80304:	200700a5 	.word	0x200700a5
   80308:	00080625 	.word	0x00080625
   8030c:	00080679 	.word	0x00080679
   80310:	00080689 	.word	0x00080689
   80314:	200d3f01 	.word	0x200d3f01
   80318:	400e0600 	.word	0x400e0600
   8031c:	00080699 	.word	0x00080699
   80320:	000805bd 	.word	0x000805bd
   80324:	00080a71 	.word	0x00080a71

00080328 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80328:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   8032a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8032e:	4b16      	ldr	r3, [pc, #88]	; (80388 <board_init+0x60>)
   80330:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80332:	200b      	movs	r0, #11
   80334:	4c15      	ldr	r4, [pc, #84]	; (8038c <board_init+0x64>)
   80336:	47a0      	blx	r4
   80338:	200c      	movs	r0, #12
   8033a:	47a0      	blx	r4
   8033c:	200d      	movs	r0, #13
   8033e:	47a0      	blx	r4
   80340:	200e      	movs	r0, #14
   80342:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80344:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80348:	203b      	movs	r0, #59	; 0x3b
   8034a:	4c11      	ldr	r4, [pc, #68]	; (80390 <board_init+0x68>)
   8034c:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   8034e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80352:	2055      	movs	r0, #85	; 0x55
   80354:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80356:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8035a:	2056      	movs	r0, #86	; 0x56
   8035c:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   8035e:	490d      	ldr	r1, [pc, #52]	; (80394 <board_init+0x6c>)
   80360:	2068      	movs	r0, #104	; 0x68
   80362:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   80364:	490c      	ldr	r1, [pc, #48]	; (80398 <board_init+0x70>)
   80366:	205c      	movs	r0, #92	; 0x5c
   80368:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   8036a:	4a0c      	ldr	r2, [pc, #48]	; (8039c <board_init+0x74>)
   8036c:	f44f 7140 	mov.w	r1, #768	; 0x300
   80370:	480b      	ldr	r0, [pc, #44]	; (803a0 <board_init+0x78>)
   80372:	4b0c      	ldr	r3, [pc, #48]	; (803a4 <board_init+0x7c>)
   80374:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   80376:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8037a:	202b      	movs	r0, #43	; 0x2b
   8037c:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   8037e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80382:	202a      	movs	r0, #42	; 0x2a
   80384:	47a0      	blx	r4
   80386:	bd10      	pop	{r4, pc}
   80388:	400e1a50 	.word	0x400e1a50
   8038c:	000806a9 	.word	0x000806a9
   80390:	00080449 	.word	0x00080449
   80394:	28000079 	.word	0x28000079
   80398:	28000001 	.word	0x28000001
   8039c:	08000001 	.word	0x08000001
   803a0:	400e0e00 	.word	0x400e0e00
   803a4:	0008051d 	.word	0x0008051d

000803a8 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
   803a8:	6341      	str	r1, [r0, #52]	; 0x34
   803aa:	4770      	bx	lr

000803ac <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   803ac:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   803ae:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   803b2:	d016      	beq.n	803e2 <pio_set_peripheral+0x36>
   803b4:	d804      	bhi.n	803c0 <pio_set_peripheral+0x14>
   803b6:	b1c1      	cbz	r1, 803ea <pio_set_peripheral+0x3e>
   803b8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   803bc:	d00a      	beq.n	803d4 <pio_set_peripheral+0x28>
   803be:	e013      	b.n	803e8 <pio_set_peripheral+0x3c>
   803c0:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   803c4:	d011      	beq.n	803ea <pio_set_peripheral+0x3e>
   803c6:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   803ca:	d00e      	beq.n	803ea <pio_set_peripheral+0x3e>
   803cc:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   803d0:	d10a      	bne.n	803e8 <pio_set_peripheral+0x3c>
   803d2:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   803d4:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   803d6:	6f03      	ldr	r3, [r0, #112]	; 0x70
   803d8:	400b      	ands	r3, r1
   803da:	ea23 0302 	bic.w	r3, r3, r2
   803de:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   803e0:	e002      	b.n	803e8 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   803e2:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   803e4:	4313      	orrs	r3, r2
   803e6:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   803e8:	6042      	str	r2, [r0, #4]
   803ea:	4770      	bx	lr

000803ec <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   803ec:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   803ee:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   803f2:	bf14      	ite	ne
   803f4:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   803f6:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   803f8:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   803fc:	bf14      	ite	ne
   803fe:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80400:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   80402:	f012 0f02 	tst.w	r2, #2
   80406:	d002      	beq.n	8040e <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   80408:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   8040c:	e004      	b.n	80418 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   8040e:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   80412:	bf18      	it	ne
   80414:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   80418:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   8041a:	6001      	str	r1, [r0, #0]
   8041c:	4770      	bx	lr
   8041e:	bf00      	nop

00080420 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   80420:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80422:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80424:	9c01      	ldr	r4, [sp, #4]
   80426:	b10c      	cbz	r4, 8042c <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   80428:	6641      	str	r1, [r0, #100]	; 0x64
   8042a:	e000      	b.n	8042e <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8042c:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   8042e:	b10b      	cbz	r3, 80434 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   80430:	6501      	str	r1, [r0, #80]	; 0x50
   80432:	e000      	b.n	80436 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   80434:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   80436:	b10a      	cbz	r2, 8043c <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   80438:	6301      	str	r1, [r0, #48]	; 0x30
   8043a:	e000      	b.n	8043e <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   8043c:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   8043e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80440:	6001      	str	r1, [r0, #0]
}
   80442:	bc10      	pop	{r4}
   80444:	4770      	bx	lr
   80446:	bf00      	nop

00080448 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80448:	b570      	push	{r4, r5, r6, lr}
   8044a:	b082      	sub	sp, #8
   8044c:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   8044e:	0943      	lsrs	r3, r0, #5
   80450:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80454:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80458:	025c      	lsls	r4, r3, #9
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   8045a:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   8045e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80462:	d030      	beq.n	804c6 <pio_configure_pin+0x7e>
   80464:	d806      	bhi.n	80474 <pio_configure_pin+0x2c>
   80466:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   8046a:	d00a      	beq.n	80482 <pio_configure_pin+0x3a>
   8046c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80470:	d018      	beq.n	804a4 <pio_configure_pin+0x5c>
   80472:	e049      	b.n	80508 <pio_configure_pin+0xc0>
   80474:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80478:	d030      	beq.n	804dc <pio_configure_pin+0x94>
   8047a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   8047e:	d02d      	beq.n	804dc <pio_configure_pin+0x94>
   80480:	e042      	b.n	80508 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   80482:	f000 001f 	and.w	r0, r0, #31
   80486:	2601      	movs	r6, #1
   80488:	4086      	lsls	r6, r0
   8048a:	4632      	mov	r2, r6
   8048c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80490:	4620      	mov	r0, r4
   80492:	4b1f      	ldr	r3, [pc, #124]	; (80510 <pio_configure_pin+0xc8>)
   80494:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80496:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8049a:	bf14      	ite	ne
   8049c:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8049e:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   804a0:	2001      	movs	r0, #1
   804a2:	e032      	b.n	8050a <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   804a4:	f000 001f 	and.w	r0, r0, #31
   804a8:	2601      	movs	r6, #1
   804aa:	4086      	lsls	r6, r0
   804ac:	4632      	mov	r2, r6
   804ae:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   804b2:	4620      	mov	r0, r4
   804b4:	4b16      	ldr	r3, [pc, #88]	; (80510 <pio_configure_pin+0xc8>)
   804b6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   804b8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   804bc:	bf14      	ite	ne
   804be:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   804c0:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   804c2:	2001      	movs	r0, #1
   804c4:	e021      	b.n	8050a <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   804c6:	f000 011f 	and.w	r1, r0, #31
   804ca:	2601      	movs	r6, #1
   804cc:	462a      	mov	r2, r5
   804ce:	fa06 f101 	lsl.w	r1, r6, r1
   804d2:	4620      	mov	r0, r4
   804d4:	4b0f      	ldr	r3, [pc, #60]	; (80514 <pio_configure_pin+0xcc>)
   804d6:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   804d8:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   804da:	e016      	b.n	8050a <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   804dc:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
   804e0:	f000 011f 	and.w	r1, r0, #31
   804e4:	2601      	movs	r6, #1
   804e6:	ea05 0306 	and.w	r3, r5, r6
   804ea:	9300      	str	r3, [sp, #0]
   804ec:	f3c5 0380 	ubfx	r3, r5, #2, #1
   804f0:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   804f4:	bf14      	ite	ne
   804f6:	2200      	movne	r2, #0
   804f8:	2201      	moveq	r2, #1
   804fa:	fa06 f101 	lsl.w	r1, r6, r1
   804fe:	4620      	mov	r0, r4
   80500:	4c05      	ldr	r4, [pc, #20]	; (80518 <pio_configure_pin+0xd0>)
   80502:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   80504:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80506:	e000      	b.n	8050a <pio_configure_pin+0xc2>

	default:
		return 0;
   80508:	2000      	movs	r0, #0
	}

	return 1;
}
   8050a:	b002      	add	sp, #8
   8050c:	bd70      	pop	{r4, r5, r6, pc}
   8050e:	bf00      	nop
   80510:	000803ad 	.word	0x000803ad
   80514:	000803ed 	.word	0x000803ed
   80518:	00080421 	.word	0x00080421

0008051c <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   8051c:	b570      	push	{r4, r5, r6, lr}
   8051e:	b082      	sub	sp, #8
   80520:	4605      	mov	r5, r0
   80522:	460e      	mov	r6, r1
   80524:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80526:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   8052a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   8052e:	d026      	beq.n	8057e <pio_configure_pin_group+0x62>
   80530:	d806      	bhi.n	80540 <pio_configure_pin_group+0x24>
   80532:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80536:	d00a      	beq.n	8054e <pio_configure_pin_group+0x32>
   80538:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   8053c:	d013      	beq.n	80566 <pio_configure_pin_group+0x4a>
   8053e:	e034      	b.n	805aa <pio_configure_pin_group+0x8e>
   80540:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80544:	d01f      	beq.n	80586 <pio_configure_pin_group+0x6a>
   80546:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   8054a:	d01c      	beq.n	80586 <pio_configure_pin_group+0x6a>
   8054c:	e02d      	b.n	805aa <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   8054e:	460a      	mov	r2, r1
   80550:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80554:	4b16      	ldr	r3, [pc, #88]	; (805b0 <pio_configure_pin_group+0x94>)
   80556:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80558:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   8055c:	bf14      	ite	ne
   8055e:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80560:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80562:	2001      	movs	r0, #1
   80564:	e022      	b.n	805ac <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   80566:	460a      	mov	r2, r1
   80568:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8056c:	4b10      	ldr	r3, [pc, #64]	; (805b0 <pio_configure_pin_group+0x94>)
   8056e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80570:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   80574:	bf14      	ite	ne
   80576:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80578:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8057a:	2001      	movs	r0, #1
   8057c:	e016      	b.n	805ac <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   8057e:	4b0d      	ldr	r3, [pc, #52]	; (805b4 <pio_configure_pin_group+0x98>)
   80580:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80582:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   80584:	e012      	b.n	805ac <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   80586:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
   8058a:	f004 0301 	and.w	r3, r4, #1
   8058e:	9300      	str	r3, [sp, #0]
   80590:	f3c4 0380 	ubfx	r3, r4, #2, #1
   80594:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80598:	bf14      	ite	ne
   8059a:	2200      	movne	r2, #0
   8059c:	2201      	moveq	r2, #1
   8059e:	4631      	mov	r1, r6
   805a0:	4628      	mov	r0, r5
   805a2:	4c05      	ldr	r4, [pc, #20]	; (805b8 <pio_configure_pin_group+0x9c>)
   805a4:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   805a6:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   805a8:	e000      	b.n	805ac <pio_configure_pin_group+0x90>

	default:
		return 0;
   805aa:	2000      	movs	r0, #0
	}

	return 1;
}
   805ac:	b002      	add	sp, #8
   805ae:	bd70      	pop	{r4, r5, r6, pc}
   805b0:	000803ad 	.word	0x000803ad
   805b4:	000803ed 	.word	0x000803ed
   805b8:	00080421 	.word	0x00080421

000805bc <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   805bc:	4a18      	ldr	r2, [pc, #96]	; (80620 <pmc_switch_mck_to_pllack+0x64>)
   805be:	6b13      	ldr	r3, [r2, #48]	; 0x30
   805c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   805c4:	4318      	orrs	r0, r3
   805c6:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   805c8:	6e93      	ldr	r3, [r2, #104]	; 0x68
   805ca:	f013 0f08 	tst.w	r3, #8
   805ce:	d003      	beq.n	805d8 <pmc_switch_mck_to_pllack+0x1c>
   805d0:	e009      	b.n	805e6 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   805d2:	3b01      	subs	r3, #1
   805d4:	d103      	bne.n	805de <pmc_switch_mck_to_pllack+0x22>
   805d6:	e01e      	b.n	80616 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   805d8:	f44f 6300 	mov.w	r3, #2048	; 0x800
   805dc:	4910      	ldr	r1, [pc, #64]	; (80620 <pmc_switch_mck_to_pllack+0x64>)
   805de:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   805e0:	f012 0f08 	tst.w	r2, #8
   805e4:	d0f5      	beq.n	805d2 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   805e6:	4a0e      	ldr	r2, [pc, #56]	; (80620 <pmc_switch_mck_to_pllack+0x64>)
   805e8:	6b13      	ldr	r3, [r2, #48]	; 0x30
   805ea:	f023 0303 	bic.w	r3, r3, #3
   805ee:	f043 0302 	orr.w	r3, r3, #2
   805f2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   805f4:	6e90      	ldr	r0, [r2, #104]	; 0x68
   805f6:	f010 0008 	ands.w	r0, r0, #8
   805fa:	d004      	beq.n	80606 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   805fc:	2000      	movs	r0, #0
   805fe:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
   80600:	3b01      	subs	r3, #1
   80602:	d103      	bne.n	8060c <pmc_switch_mck_to_pllack+0x50>
   80604:	e009      	b.n	8061a <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80606:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8060a:	4905      	ldr	r1, [pc, #20]	; (80620 <pmc_switch_mck_to_pllack+0x64>)
   8060c:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   8060e:	f012 0f08 	tst.w	r2, #8
   80612:	d0f5      	beq.n	80600 <pmc_switch_mck_to_pllack+0x44>
   80614:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80616:	2001      	movs	r0, #1
   80618:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   8061a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   8061c:	4770      	bx	lr
   8061e:	bf00      	nop
   80620:	400e0600 	.word	0x400e0600

00080624 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80624:	b138      	cbz	r0, 80636 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80626:	4911      	ldr	r1, [pc, #68]	; (8066c <pmc_switch_mainck_to_xtal+0x48>)
   80628:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   8062a:	4a11      	ldr	r2, [pc, #68]	; (80670 <pmc_switch_mainck_to_xtal+0x4c>)
   8062c:	401a      	ands	r2, r3
   8062e:	4b11      	ldr	r3, [pc, #68]	; (80674 <pmc_switch_mainck_to_xtal+0x50>)
   80630:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80632:	620b      	str	r3, [r1, #32]
   80634:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80636:	480d      	ldr	r0, [pc, #52]	; (8066c <pmc_switch_mainck_to_xtal+0x48>)
   80638:	6a02      	ldr	r2, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   8063a:	0209      	lsls	r1, r1, #8
   8063c:	b289      	uxth	r1, r1
   8063e:	f422 135c 	bic.w	r3, r2, #3604480	; 0x370000
   80642:	f023 0303 	bic.w	r3, r3, #3
   80646:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8064a:	f043 0301 	orr.w	r3, r3, #1
   8064e:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80650:	6203      	str	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   80652:	4602      	mov	r2, r0
   80654:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80656:	f013 0f01 	tst.w	r3, #1
   8065a:	d0fb      	beq.n	80654 <pmc_switch_mainck_to_xtal+0x30>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   8065c:	4a03      	ldr	r2, [pc, #12]	; (8066c <pmc_switch_mainck_to_xtal+0x48>)
   8065e:	6a13      	ldr	r3, [r2, #32]
   80660:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   80664:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80668:	6213      	str	r3, [r2, #32]
   8066a:	4770      	bx	lr
   8066c:	400e0600 	.word	0x400e0600
   80670:	fec8fffc 	.word	0xfec8fffc
   80674:	01370002 	.word	0x01370002

00080678 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   80678:	4b02      	ldr	r3, [pc, #8]	; (80684 <pmc_osc_is_ready_mainck+0xc>)
   8067a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   8067c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   80680:	4770      	bx	lr
   80682:	bf00      	nop
   80684:	400e0600 	.word	0x400e0600

00080688 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   80688:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   8068c:	4b01      	ldr	r3, [pc, #4]	; (80694 <pmc_disable_pllack+0xc>)
   8068e:	629a      	str	r2, [r3, #40]	; 0x28
   80690:	4770      	bx	lr
   80692:	bf00      	nop
   80694:	400e0600 	.word	0x400e0600

00080698 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   80698:	4b02      	ldr	r3, [pc, #8]	; (806a4 <pmc_is_locked_pllack+0xc>)
   8069a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   8069c:	f000 0002 	and.w	r0, r0, #2
   806a0:	4770      	bx	lr
   806a2:	bf00      	nop
   806a4:	400e0600 	.word	0x400e0600

000806a8 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   806a8:	282c      	cmp	r0, #44	; 0x2c
   806aa:	d81e      	bhi.n	806ea <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   806ac:	281f      	cmp	r0, #31
   806ae:	d80c      	bhi.n	806ca <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   806b0:	4b11      	ldr	r3, [pc, #68]	; (806f8 <pmc_enable_periph_clk+0x50>)
   806b2:	699a      	ldr	r2, [r3, #24]
   806b4:	2301      	movs	r3, #1
   806b6:	4083      	lsls	r3, r0
   806b8:	4393      	bics	r3, r2
   806ba:	d018      	beq.n	806ee <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   806bc:	2301      	movs	r3, #1
   806be:	fa03 f000 	lsl.w	r0, r3, r0
   806c2:	4b0d      	ldr	r3, [pc, #52]	; (806f8 <pmc_enable_periph_clk+0x50>)
   806c4:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   806c6:	2000      	movs	r0, #0
   806c8:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   806ca:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   806cc:	4b0a      	ldr	r3, [pc, #40]	; (806f8 <pmc_enable_periph_clk+0x50>)
   806ce:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   806d2:	2301      	movs	r3, #1
   806d4:	4083      	lsls	r3, r0
   806d6:	4393      	bics	r3, r2
   806d8:	d00b      	beq.n	806f2 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   806da:	2301      	movs	r3, #1
   806dc:	fa03 f000 	lsl.w	r0, r3, r0
   806e0:	4b05      	ldr	r3, [pc, #20]	; (806f8 <pmc_enable_periph_clk+0x50>)
   806e2:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   806e6:	2000      	movs	r0, #0
   806e8:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   806ea:	2001      	movs	r0, #1
   806ec:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   806ee:	2000      	movs	r0, #0
   806f0:	4770      	bx	lr
   806f2:	2000      	movs	r0, #0
}
   806f4:	4770      	bx	lr
   806f6:	bf00      	nop
   806f8:	400e0600 	.word	0x400e0600

000806fc <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   806fc:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   806fe:	0189      	lsls	r1, r1, #6
   80700:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   80702:	2402      	movs	r4, #2
   80704:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   80706:	f04f 31ff 	mov.w	r1, #4294967295
   8070a:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   8070c:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   8070e:	605a      	str	r2, [r3, #4]
}
   80710:	bc10      	pop	{r4}
   80712:	4770      	bx	lr

00080714 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   80714:	0189      	lsls	r1, r1, #6
   80716:	2305      	movs	r3, #5
   80718:	5043      	str	r3, [r0, r1]
   8071a:	4770      	bx	lr

0008071c <tc_read_cv>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	return p_tc->TC_CHANNEL[ul_channel].TC_CV;
   8071c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   80720:	6908      	ldr	r0, [r1, #16]
}
   80722:	4770      	bx	lr

00080724 <tc_write_ra>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RA = ul_value;
   80724:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   80728:	614a      	str	r2, [r1, #20]
   8072a:	4770      	bx	lr

0008072c <tc_write_rb>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RB = ul_value;
   8072c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   80730:	618a      	str	r2, [r1, #24]
   80732:	4770      	bx	lr

00080734 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
   80734:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   80738:	61ca      	str	r2, [r1, #28]
   8073a:	4770      	bx	lr

0008073c <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   8073c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
   80740:	624a      	str	r2, [r1, #36]	; 0x24
   80742:	4770      	bx	lr

00080744 <twi_set_speed>:
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
   80744:	4b2b      	ldr	r3, [pc, #172]	; (807f4 <twi_set_speed+0xb0>)
   80746:	4299      	cmp	r1, r3
   80748:	d849      	bhi.n	807de <twi_set_speed+0x9a>
		return FAIL;
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
   8074a:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
   8074e:	4299      	cmp	r1, r3
   80750:	d92b      	bls.n	807aa <twi_set_speed+0x66>
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
   80752:	b410      	push	{r4}
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   80754:	4c28      	ldr	r4, [pc, #160]	; (807f8 <twi_set_speed+0xb4>)
   80756:	fba4 3402 	umull	r3, r4, r4, r2
   8075a:	0ba4      	lsrs	r4, r4, #14
   8075c:	3c04      	subs	r4, #4
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   8075e:	4b27      	ldr	r3, [pc, #156]	; (807fc <twi_set_speed+0xb8>)
   80760:	440b      	add	r3, r1
   80762:	009b      	lsls	r3, r3, #2
   80764:	fbb2 f2f3 	udiv	r2, r2, r3
   80768:	3a04      	subs	r2, #4
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   8076a:	2cff      	cmp	r4, #255	; 0xff
   8076c:	d939      	bls.n	807e2 <twi_set_speed+0x9e>
   8076e:	2300      	movs	r3, #0
			/* Increase clock divider */
			ckdiv++;
   80770:	3301      	adds	r3, #1
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
   80772:	0864      	lsrs	r4, r4, #1
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80774:	2cff      	cmp	r4, #255	; 0xff
   80776:	d902      	bls.n	8077e <twi_set_speed+0x3a>
   80778:	2b07      	cmp	r3, #7
   8077a:	d1f9      	bne.n	80770 <twi_set_speed+0x2c>
   8077c:	e00a      	b.n	80794 <twi_set_speed+0x50>
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   8077e:	2aff      	cmp	r2, #255	; 0xff
   80780:	d908      	bls.n	80794 <twi_set_speed+0x50>
   80782:	2b06      	cmp	r3, #6
   80784:	d900      	bls.n	80788 <twi_set_speed+0x44>
   80786:	e005      	b.n	80794 <twi_set_speed+0x50>
			/* Increase clock divider */
			ckdiv++;
   80788:	3301      	adds	r3, #1
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
   8078a:	0852      	lsrs	r2, r2, #1
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   8078c:	2aff      	cmp	r2, #255	; 0xff
   8078e:	d901      	bls.n	80794 <twi_set_speed+0x50>
   80790:	2b06      	cmp	r3, #6
   80792:	d9f9      	bls.n	80788 <twi_set_speed+0x44>
			chdiv /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
   80794:	0212      	lsls	r2, r2, #8
   80796:	b292      	uxth	r2, r2
   80798:	041b      	lsls	r3, r3, #16
   8079a:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
   8079e:	431a      	orrs	r2, r3
   807a0:	b2e4      	uxtb	r4, r4
   807a2:	4322      	orrs	r2, r4
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
   807a4:	6102      	str	r2, [r0, #16]
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
				TWI_CWGR_CKDIV(ckdiv);
	}

	return PASS;
   807a6:	2000      	movs	r0, #0
   807a8:	e021      	b.n	807ee <twi_set_speed+0xaa>
		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
				TWI_CWGR_CKDIV(ckdiv);		
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   807aa:	0049      	lsls	r1, r1, #1
   807ac:	fbb2 f2f1 	udiv	r2, r2, r1
   807b0:	3a04      	subs	r2, #4

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   807b2:	2aff      	cmp	r2, #255	; 0xff
   807b4:	d907      	bls.n	807c6 <twi_set_speed+0x82>
   807b6:	2300      	movs	r3, #0
			/* Increase clock divider */
			ckdiv++;
   807b8:	3301      	adds	r3, #1
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
   807ba:	0852      	lsrs	r2, r2, #1
				TWI_CWGR_CKDIV(ckdiv);		
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   807bc:	2aff      	cmp	r2, #255	; 0xff
   807be:	d903      	bls.n	807c8 <twi_set_speed+0x84>
   807c0:	2b07      	cmp	r3, #7
   807c2:	d1f9      	bne.n	807b8 <twi_set_speed+0x74>
   807c4:	e000      	b.n	807c8 <twi_set_speed+0x84>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   807c6:	2300      	movs	r3, #0
			c_lh_div /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   807c8:	0211      	lsls	r1, r2, #8
   807ca:	b289      	uxth	r1, r1
   807cc:	041b      	lsls	r3, r3, #16
   807ce:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
   807d2:	430b      	orrs	r3, r1
   807d4:	b2d2      	uxtb	r2, r2
   807d6:	431a      	orrs	r2, r3
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
   807d8:	6102      	str	r2, [r0, #16]
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
				TWI_CWGR_CKDIV(ckdiv);
	}

	return PASS;
   807da:	2000      	movs	r0, #0
}
   807dc:	4770      	bx	lr
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
   807de:	2001      	movs	r0, #1
   807e0:	4770      	bx	lr
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   807e2:	2aff      	cmp	r2, #255	; 0xff
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   807e4:	bf88      	it	hi
   807e6:	2300      	movhi	r3, #0
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   807e8:	d8ce      	bhi.n	80788 <twi_set_speed+0x44>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   807ea:	2300      	movs	r3, #0
   807ec:	e7d2      	b.n	80794 <twi_set_speed+0x50>
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
				TWI_CWGR_CKDIV(ckdiv);
	}

	return PASS;
}
   807ee:	bc10      	pop	{r4}
   807f0:	4770      	bx	lr
   807f2:	bf00      	nop
   807f4:	00061a80 	.word	0x00061a80
   807f8:	057619f1 	.word	0x057619f1
   807fc:	3ffd1200 	.word	0x3ffd1200

00080800 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
   80800:	b538      	push	{r3, r4, r5, lr}
   80802:	4604      	mov	r4, r0
   80804:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
   80806:	f04f 33ff 	mov.w	r3, #4294967295
   8080a:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
   8080c:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
   8080e:	2380      	movs	r3, #128	; 0x80
   80810:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
   80812:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
   80814:	2308      	movs	r3, #8
   80816:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   80818:	2320      	movs	r3, #32
   8081a:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
   8081c:	2304      	movs	r3, #4
   8081e:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
   80820:	680a      	ldr	r2, [r1, #0]
   80822:	6849      	ldr	r1, [r1, #4]
   80824:	4b05      	ldr	r3, [pc, #20]	; (8083c <twi_master_init+0x3c>)
   80826:	4798      	blx	r3
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
	uint32_t status = TWI_SUCCESS;
   80828:	2801      	cmp	r0, #1
   8082a:	bf14      	ite	ne
   8082c:	2000      	movne	r0, #0
   8082e:	2001      	moveq	r0, #1
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
   80830:	7a6b      	ldrb	r3, [r5, #9]
   80832:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
   80834:	bf04      	itt	eq
   80836:	2340      	moveq	r3, #64	; 0x40
   80838:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
   8083a:	bd38      	pop	{r3, r4, r5, pc}
   8083c:	00080745 	.word	0x00080745

00080840 <twi_mk_addr>:
 */
uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
   80840:	460a      	mov	r2, r1
   80842:	b159      	cbz	r1, 8085c <twi_mk_addr+0x1c>
		return 0;

	val = addr[0];
   80844:	7803      	ldrb	r3, [r0, #0]
	if (len > 1) {
   80846:	2901      	cmp	r1, #1
		val <<= 8;
		val |= addr[1];
   80848:	bfc4      	itt	gt
   8084a:	7841      	ldrbgt	r1, [r0, #1]
   8084c:	ea41 2303 	orrgt.w	r3, r1, r3, lsl #8
	}
	if (len > 2) {
   80850:	2a02      	cmp	r2, #2
   80852:	dd05      	ble.n	80860 <twi_mk_addr+0x20>
		val <<= 8;
		val |= addr[2];
   80854:	7880      	ldrb	r0, [r0, #2]
   80856:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
   8085a:	4770      	bx	lr
uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
   8085c:	2000      	movs	r0, #0
   8085e:	4770      	bx	lr
   80860:	4618      	mov	r0, r3
	if (len > 2) {
		val <<= 8;
		val |= addr[2];
	}
	return val;
}
   80862:	4770      	bx	lr

00080864 <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
   80864:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t status;
	uint32_t cnt = p_packet->length;
   80868:	68cc      	ldr	r4, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
   8086a:	2c00      	cmp	r4, #0
   8086c:	d045      	beq.n	808fa <twi_master_read+0x96>
   8086e:	460b      	mov	r3, r1
   80870:	4605      	mov	r5, r0
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
	uint32_t status;
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;
   80872:	688e      	ldr	r6, [r1, #8]
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   80874:	2000      	movs	r0, #0
   80876:	6068      	str	r0, [r5, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
   80878:	684a      	ldr	r2, [r1, #4]
   8087a:	0212      	lsls	r2, r2, #8
   8087c:	f402 7240 	and.w	r2, r2, #768	; 0x300
   80880:	f442 5180 	orr.w	r1, r2, #4096	; 0x1000
   80884:	7c1a      	ldrb	r2, [r3, #16]
   80886:	0412      	lsls	r2, r2, #16
   80888:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
   8088c:	430a      	orrs	r2, r1
   8088e:	606a      	str	r2, [r5, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   80890:	60e8      	str	r0, [r5, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80892:	6859      	ldr	r1, [r3, #4]
   80894:	4618      	mov	r0, r3
   80896:	4b27      	ldr	r3, [pc, #156]	; (80934 <twi_master_read+0xd0>)
   80898:	4798      	blx	r3
   8089a:	60e8      	str	r0, [r5, #12]

	/* Send a START condition */
	if (cnt == 1) {
   8089c:	2c01      	cmp	r4, #1
   8089e:	d104      	bne.n	808aa <twi_master_read+0x46>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
   808a0:	2303      	movs	r3, #3
   808a2:	602b      	str	r3, [r5, #0]
		stop_sent = 1;
   808a4:	f04f 0e01 	mov.w	lr, #1
   808a8:	e033      	b.n	80912 <twi_master_read+0xae>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
   808aa:	2301      	movs	r3, #1
   808ac:	602b      	str	r3, [r5, #0]
		stop_sent = 0;
   808ae:	f04f 0e00 	mov.w	lr, #0
   808b2:	e02e      	b.n	80912 <twi_master_read+0xae>
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
			stop_sent = 1;
		}

		if (!(status & TWI_SR_RXRDY)) {
   808b4:	460a      	mov	r2, r1
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
   808b6:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
   808b8:	f413 7f80 	tst.w	r3, #256	; 0x100
   808bc:	d120      	bne.n	80900 <twi_master_read+0x9c>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
   808be:	1e51      	subs	r1, r2, #1
   808c0:	b30a      	cbz	r2, 80906 <twi_master_read+0xa2>
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
   808c2:	2c01      	cmp	r4, #1
   808c4:	d106      	bne.n	808d4 <twi_master_read+0x70>
   808c6:	f1be 0f00 	cmp.w	lr, #0
   808ca:	d12f      	bne.n	8092c <twi_master_read+0xc8>
			p_twi->TWI_CR = TWI_CR_STOP;
   808cc:	f8c5 8000 	str.w	r8, [r5]
			stop_sent = 1;
   808d0:	46e6      	mov	lr, ip
   808d2:	e02b      	b.n	8092c <twi_master_read+0xc8>
		}

		if (!(status & TWI_SR_RXRDY)) {
   808d4:	f013 0f02 	tst.w	r3, #2
   808d8:	d005      	beq.n	808e6 <twi_master_read+0x82>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
   808da:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   808dc:	7033      	strb	r3, [r6, #0]

		cnt--;
   808de:	3c01      	subs	r4, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
   808e0:	3601      	adds	r6, #1

		cnt--;
		timeout = TWI_TIMEOUT;
   808e2:	463a      	mov	r2, r7
   808e4:	e000      	b.n	808e8 <twi_master_read+0x84>
   808e6:	460a      	mov	r2, r1
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
   808e8:	2c00      	cmp	r4, #0
   808ea:	d1e4      	bne.n	808b6 <twi_master_read+0x52>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   808ec:	6a2b      	ldr	r3, [r5, #32]
   808ee:	f013 0f01 	tst.w	r3, #1
   808f2:	d0fb      	beq.n	808ec <twi_master_read+0x88>
	}

	p_twi->TWI_SR;
   808f4:	6a2b      	ldr	r3, [r5, #32]

	return TWI_SUCCESS;
   808f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
   808fa:	2001      	movs	r0, #1
   808fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80900:	2005      	movs	r0, #5
   80902:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
   80906:	2009      	movs	r0, #9
   80908:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   8090c:	2005      	movs	r0, #5
   8090e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
   80912:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
   80914:	f413 7080 	ands.w	r0, r3, #256	; 0x100
   80918:	d1f8      	bne.n	8090c <twi_master_read+0xa8>
   8091a:	f643 2197 	movw	r1, #14999	; 0x3a97
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
   8091e:	f643 2798 	movw	r7, #15000	; 0x3a98
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
   80922:	f04f 0802 	mov.w	r8, #2
			stop_sent = 1;
   80926:	f04f 0c01 	mov.w	ip, #1
   8092a:	e7ca      	b.n	808c2 <twi_master_read+0x5e>
		}

		if (!(status & TWI_SR_RXRDY)) {
   8092c:	f013 0f02 	tst.w	r3, #2
   80930:	d0c0      	beq.n	808b4 <twi_master_read+0x50>
   80932:	e7d2      	b.n	808da <twi_master_read+0x76>
   80934:	00080841 	.word	0x00080841

00080938 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
   80938:	b570      	push	{r4, r5, r6, lr}
	uint32_t status;
	uint32_t cnt = p_packet->length;
   8093a:	68cd      	ldr	r5, [r1, #12]
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
   8093c:	2d00      	cmp	r5, #0
   8093e:	d034      	beq.n	809aa <twi_master_write+0x72>
   80940:	460b      	mov	r3, r1
   80942:	4604      	mov	r4, r0
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
	uint32_t status;
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;
   80944:	688e      	ldr	r6, [r1, #8]
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   80946:	2000      	movs	r0, #0
   80948:	6060      	str	r0, [r4, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   8094a:	7c0a      	ldrb	r2, [r1, #16]
   8094c:	0412      	lsls	r2, r2, #16
   8094e:	f402 01fe 	and.w	r1, r2, #8323072	; 0x7f0000
   80952:	685a      	ldr	r2, [r3, #4]
   80954:	0212      	lsls	r2, r2, #8
   80956:	f402 7240 	and.w	r2, r2, #768	; 0x300
   8095a:	430a      	orrs	r2, r1
   8095c:	6062      	str	r2, [r4, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   8095e:	60e0      	str	r0, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80960:	6859      	ldr	r1, [r3, #4]
   80962:	4618      	mov	r0, r3
   80964:	4b15      	ldr	r3, [pc, #84]	; (809bc <twi_master_write+0x84>)
   80966:	4798      	blx	r3
   80968:	60e0      	str	r0, [r4, #12]

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
   8096a:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
   8096c:	f413 7f80 	tst.w	r3, #256	; 0x100
   80970:	d004      	beq.n	8097c <twi_master_write+0x44>
   80972:	e01c      	b.n	809ae <twi_master_write+0x76>
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
   80974:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
   80976:	f413 7f80 	tst.w	r3, #256	; 0x100
   8097a:	d11a      	bne.n	809b2 <twi_master_write+0x7a>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
   8097c:	f013 0f04 	tst.w	r3, #4
   80980:	d003      	beq.n	8098a <twi_master_write+0x52>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
   80982:	7833      	ldrb	r3, [r6, #0]
   80984:	6363      	str	r3, [r4, #52]	; 0x34

		cnt--;
   80986:	3d01      	subs	r5, #1
		}

		if (!(status & TWI_SR_TXRDY)) {
			continue;
		}
		p_twi->TWI_THR = *buffer++;
   80988:	3601      	adds	r6, #1
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
   8098a:	2d00      	cmp	r5, #0
   8098c:	d1f2      	bne.n	80974 <twi_master_write+0x3c>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
   8098e:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
   80990:	f413 7080 	ands.w	r0, r3, #256	; 0x100
   80994:	d10f      	bne.n	809b6 <twi_master_write+0x7e>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
   80996:	f013 0f04 	tst.w	r3, #4
   8099a:	d0f8      	beq.n	8098e <twi_master_write+0x56>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
   8099c:	2302      	movs	r3, #2
   8099e:	6023      	str	r3, [r4, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   809a0:	6a23      	ldr	r3, [r4, #32]
   809a2:	f013 0f01 	tst.w	r3, #1
   809a6:	d0fb      	beq.n	809a0 <twi_master_write+0x68>
   809a8:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
   809aa:	2001      	movs	r0, #1
   809ac:	bd70      	pop	{r4, r5, r6, pc}

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   809ae:	2005      	movs	r0, #5
   809b0:	bd70      	pop	{r4, r5, r6, pc}
   809b2:	2005      	movs	r0, #5
   809b4:	bd70      	pop	{r4, r5, r6, pc}
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   809b6:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
   809b8:	bd70      	pop	{r4, r5, r6, pc}
   809ba:	bf00      	nop
   809bc:	00080841 	.word	0x00080841

000809c0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   809c0:	e7fe      	b.n	809c0 <Dummy_Handler>
   809c2:	bf00      	nop

000809c4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   809c4:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   809c6:	4b1e      	ldr	r3, [pc, #120]	; (80a40 <Reset_Handler+0x7c>)
   809c8:	4a1e      	ldr	r2, [pc, #120]	; (80a44 <Reset_Handler+0x80>)
   809ca:	429a      	cmp	r2, r3
   809cc:	d003      	beq.n	809d6 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   809ce:	4b1e      	ldr	r3, [pc, #120]	; (80a48 <Reset_Handler+0x84>)
   809d0:	4a1b      	ldr	r2, [pc, #108]	; (80a40 <Reset_Handler+0x7c>)
   809d2:	429a      	cmp	r2, r3
   809d4:	d304      	bcc.n	809e0 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   809d6:	4b1d      	ldr	r3, [pc, #116]	; (80a4c <Reset_Handler+0x88>)
   809d8:	4a1d      	ldr	r2, [pc, #116]	; (80a50 <Reset_Handler+0x8c>)
   809da:	429a      	cmp	r2, r3
   809dc:	d30f      	bcc.n	809fe <Reset_Handler+0x3a>
   809de:	e01a      	b.n	80a16 <Reset_Handler+0x52>
   809e0:	4917      	ldr	r1, [pc, #92]	; (80a40 <Reset_Handler+0x7c>)
   809e2:	4b1c      	ldr	r3, [pc, #112]	; (80a54 <Reset_Handler+0x90>)
   809e4:	1a5b      	subs	r3, r3, r1
   809e6:	f023 0303 	bic.w	r3, r3, #3
   809ea:	3304      	adds	r3, #4
   809ec:	4a15      	ldr	r2, [pc, #84]	; (80a44 <Reset_Handler+0x80>)
   809ee:	4413      	add	r3, r2
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
   809f0:	f852 0b04 	ldr.w	r0, [r2], #4
   809f4:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   809f8:	429a      	cmp	r2, r3
   809fa:	d1f9      	bne.n	809f0 <Reset_Handler+0x2c>
   809fc:	e7eb      	b.n	809d6 <Reset_Handler+0x12>
   809fe:	4b16      	ldr	r3, [pc, #88]	; (80a58 <Reset_Handler+0x94>)
   80a00:	4a16      	ldr	r2, [pc, #88]	; (80a5c <Reset_Handler+0x98>)
   80a02:	1ad2      	subs	r2, r2, r3
   80a04:	f022 0203 	bic.w	r2, r2, #3
   80a08:	441a      	add	r2, r3
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80a0a:	3b04      	subs	r3, #4
		*pDest++ = 0;
   80a0c:	2100      	movs	r1, #0
   80a0e:	f843 1b04 	str.w	r1, [r3], #4
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80a12:	4293      	cmp	r3, r2
   80a14:	d1fb      	bne.n	80a0e <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80a16:	4b12      	ldr	r3, [pc, #72]	; (80a60 <Reset_Handler+0x9c>)
   80a18:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   80a1c:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   80a20:	4910      	ldr	r1, [pc, #64]	; (80a64 <Reset_Handler+0xa0>)
   80a22:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80a24:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   80a28:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   80a2c:	d203      	bcs.n	80a36 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80a2e:	688b      	ldr	r3, [r1, #8]
   80a30:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   80a34:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   80a36:	4b0c      	ldr	r3, [pc, #48]	; (80a68 <Reset_Handler+0xa4>)
   80a38:	4798      	blx	r3

	/* Branch to main function */
	main();
   80a3a:	4b0c      	ldr	r3, [pc, #48]	; (80a6c <Reset_Handler+0xa8>)
   80a3c:	4798      	blx	r3
   80a3e:	e7fe      	b.n	80a3e <Reset_Handler+0x7a>
   80a40:	20070000 	.word	0x20070000
   80a44:	00083100 	.word	0x00083100
   80a48:	20070558 	.word	0x20070558
   80a4c:	20072608 	.word	0x20072608
   80a50:	20070558 	.word	0x20070558
   80a54:	20070557 	.word	0x20070557
   80a58:	2007055c 	.word	0x2007055c
   80a5c:	2007260b 	.word	0x2007260b
   80a60:	00080000 	.word	0x00080000
   80a64:	e000ed00 	.word	0xe000ed00
   80a68:	00082ea5 	.word	0x00082ea5
   80a6c:	000821c9 	.word	0x000821c9

00080a70 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80a70:	4b3e      	ldr	r3, [pc, #248]	; (80b6c <SystemCoreClockUpdate+0xfc>)
   80a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80a74:	f003 0303 	and.w	r3, r3, #3
   80a78:	2b03      	cmp	r3, #3
   80a7a:	d85f      	bhi.n	80b3c <SystemCoreClockUpdate+0xcc>
   80a7c:	e8df f003 	tbb	[pc, r3]
   80a80:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80a84:	4b3a      	ldr	r3, [pc, #232]	; (80b70 <SystemCoreClockUpdate+0x100>)
   80a86:	695b      	ldr	r3, [r3, #20]
   80a88:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80a8c:	bf14      	ite	ne
   80a8e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80a92:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80a96:	4b37      	ldr	r3, [pc, #220]	; (80b74 <SystemCoreClockUpdate+0x104>)
   80a98:	601a      	str	r2, [r3, #0]
   80a9a:	e04f      	b.n	80b3c <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80a9c:	4b33      	ldr	r3, [pc, #204]	; (80b6c <SystemCoreClockUpdate+0xfc>)
   80a9e:	6a1b      	ldr	r3, [r3, #32]
   80aa0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80aa4:	d003      	beq.n	80aae <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80aa6:	4a34      	ldr	r2, [pc, #208]	; (80b78 <SystemCoreClockUpdate+0x108>)
   80aa8:	4b32      	ldr	r3, [pc, #200]	; (80b74 <SystemCoreClockUpdate+0x104>)
   80aaa:	601a      	str	r2, [r3, #0]
   80aac:	e046      	b.n	80b3c <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80aae:	4a33      	ldr	r2, [pc, #204]	; (80b7c <SystemCoreClockUpdate+0x10c>)
   80ab0:	4b30      	ldr	r3, [pc, #192]	; (80b74 <SystemCoreClockUpdate+0x104>)
   80ab2:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80ab4:	4b2d      	ldr	r3, [pc, #180]	; (80b6c <SystemCoreClockUpdate+0xfc>)
   80ab6:	6a1b      	ldr	r3, [r3, #32]
   80ab8:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80abc:	2b10      	cmp	r3, #16
   80abe:	d002      	beq.n	80ac6 <SystemCoreClockUpdate+0x56>
   80ac0:	2b20      	cmp	r3, #32
   80ac2:	d004      	beq.n	80ace <SystemCoreClockUpdate+0x5e>
   80ac4:	e03a      	b.n	80b3c <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80ac6:	4a2e      	ldr	r2, [pc, #184]	; (80b80 <SystemCoreClockUpdate+0x110>)
   80ac8:	4b2a      	ldr	r3, [pc, #168]	; (80b74 <SystemCoreClockUpdate+0x104>)
   80aca:	601a      	str	r2, [r3, #0]
				break;
   80acc:	e036      	b.n	80b3c <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80ace:	4a2a      	ldr	r2, [pc, #168]	; (80b78 <SystemCoreClockUpdate+0x108>)
   80ad0:	4b28      	ldr	r3, [pc, #160]	; (80b74 <SystemCoreClockUpdate+0x104>)
   80ad2:	601a      	str	r2, [r3, #0]
				break;
   80ad4:	e032      	b.n	80b3c <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80ad6:	4b25      	ldr	r3, [pc, #148]	; (80b6c <SystemCoreClockUpdate+0xfc>)
   80ad8:	6a1b      	ldr	r3, [r3, #32]
   80ada:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80ade:	d003      	beq.n	80ae8 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80ae0:	4a25      	ldr	r2, [pc, #148]	; (80b78 <SystemCoreClockUpdate+0x108>)
   80ae2:	4b24      	ldr	r3, [pc, #144]	; (80b74 <SystemCoreClockUpdate+0x104>)
   80ae4:	601a      	str	r2, [r3, #0]
   80ae6:	e012      	b.n	80b0e <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80ae8:	4a24      	ldr	r2, [pc, #144]	; (80b7c <SystemCoreClockUpdate+0x10c>)
   80aea:	4b22      	ldr	r3, [pc, #136]	; (80b74 <SystemCoreClockUpdate+0x104>)
   80aec:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80aee:	4b1f      	ldr	r3, [pc, #124]	; (80b6c <SystemCoreClockUpdate+0xfc>)
   80af0:	6a1b      	ldr	r3, [r3, #32]
   80af2:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80af6:	2b10      	cmp	r3, #16
   80af8:	d002      	beq.n	80b00 <SystemCoreClockUpdate+0x90>
   80afa:	2b20      	cmp	r3, #32
   80afc:	d004      	beq.n	80b08 <SystemCoreClockUpdate+0x98>
   80afe:	e006      	b.n	80b0e <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80b00:	4a1f      	ldr	r2, [pc, #124]	; (80b80 <SystemCoreClockUpdate+0x110>)
   80b02:	4b1c      	ldr	r3, [pc, #112]	; (80b74 <SystemCoreClockUpdate+0x104>)
   80b04:	601a      	str	r2, [r3, #0]
				break;
   80b06:	e002      	b.n	80b0e <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80b08:	4a1b      	ldr	r2, [pc, #108]	; (80b78 <SystemCoreClockUpdate+0x108>)
   80b0a:	4b1a      	ldr	r3, [pc, #104]	; (80b74 <SystemCoreClockUpdate+0x104>)
   80b0c:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   80b0e:	4b17      	ldr	r3, [pc, #92]	; (80b6c <SystemCoreClockUpdate+0xfc>)
   80b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80b12:	f003 0303 	and.w	r3, r3, #3
   80b16:	2b02      	cmp	r3, #2
   80b18:	d10d      	bne.n	80b36 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80b1a:	4a14      	ldr	r2, [pc, #80]	; (80b6c <SystemCoreClockUpdate+0xfc>)
   80b1c:	6a93      	ldr	r3, [r2, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80b1e:	6a92      	ldr	r2, [r2, #40]	; 0x28
   80b20:	4814      	ldr	r0, [pc, #80]	; (80b74 <SystemCoreClockUpdate+0x104>)
   80b22:	f3c3 410a 	ubfx	r1, r3, #16, #11
   80b26:	6803      	ldr	r3, [r0, #0]
   80b28:	fb01 3303 	mla	r3, r1, r3, r3
   80b2c:	b2d2      	uxtb	r2, r2
   80b2e:	fbb3 f3f2 	udiv	r3, r3, r2
   80b32:	6003      	str	r3, [r0, #0]
   80b34:	e002      	b.n	80b3c <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   80b36:	4a13      	ldr	r2, [pc, #76]	; (80b84 <SystemCoreClockUpdate+0x114>)
   80b38:	4b0e      	ldr	r3, [pc, #56]	; (80b74 <SystemCoreClockUpdate+0x104>)
   80b3a:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   80b3c:	4b0b      	ldr	r3, [pc, #44]	; (80b6c <SystemCoreClockUpdate+0xfc>)
   80b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80b40:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80b44:	2b70      	cmp	r3, #112	; 0x70
   80b46:	d107      	bne.n	80b58 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   80b48:	4a0a      	ldr	r2, [pc, #40]	; (80b74 <SystemCoreClockUpdate+0x104>)
   80b4a:	6813      	ldr	r3, [r2, #0]
   80b4c:	490e      	ldr	r1, [pc, #56]	; (80b88 <SystemCoreClockUpdate+0x118>)
   80b4e:	fba1 1303 	umull	r1, r3, r1, r3
   80b52:	085b      	lsrs	r3, r3, #1
   80b54:	6013      	str	r3, [r2, #0]
   80b56:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   80b58:	4b04      	ldr	r3, [pc, #16]	; (80b6c <SystemCoreClockUpdate+0xfc>)
   80b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80b5c:	4905      	ldr	r1, [pc, #20]	; (80b74 <SystemCoreClockUpdate+0x104>)
   80b5e:	f3c3 1202 	ubfx	r2, r3, #4, #3
   80b62:	680b      	ldr	r3, [r1, #0]
   80b64:	40d3      	lsrs	r3, r2
   80b66:	600b      	str	r3, [r1, #0]
   80b68:	4770      	bx	lr
   80b6a:	bf00      	nop
   80b6c:	400e0600 	.word	0x400e0600
   80b70:	400e1a10 	.word	0x400e1a10
   80b74:	2007012c 	.word	0x2007012c
   80b78:	00b71b00 	.word	0x00b71b00
   80b7c:	003d0900 	.word	0x003d0900
   80b80:	007a1200 	.word	0x007a1200
   80b84:	0e4e1c00 	.word	0x0e4e1c00
   80b88:	aaaaaaab 	.word	0xaaaaaaab

00080b8c <adc_initialize>:

#include "ADC.h" 

/* A global Analog to Digital Controller initialization function */
void adc_initialize(void)
{
   80b8c:	b570      	push	{r4, r5, r6, lr}
	pmc_enable_periph_clk(ID_ADC);
   80b8e:	2025      	movs	r0, #37	; 0x25
   80b90:	4b19      	ldr	r3, [pc, #100]	; (80bf8 <adc_initialize+0x6c>)
   80b92:	4798      	blx	r3
	adc_init(ADC, sysclk_get_main_hz(), ADC_FREQ_MIN, ADC_STARTUP_TIME_4);
   80b94:	4c19      	ldr	r4, [pc, #100]	; (80bfc <adc_initialize+0x70>)
   80b96:	f44f 2380 	mov.w	r3, #262144	; 0x40000
   80b9a:	4a19      	ldr	r2, [pc, #100]	; (80c00 <adc_initialize+0x74>)
   80b9c:	4919      	ldr	r1, [pc, #100]	; (80c04 <adc_initialize+0x78>)
   80b9e:	4620      	mov	r0, r4
   80ba0:	4d19      	ldr	r5, [pc, #100]	; (80c08 <adc_initialize+0x7c>)
   80ba2:	47a8      	blx	r5
	adc_configure_timing(ADC, 1, ADC_SETTLING_TIME_3, 1);
   80ba4:	2301      	movs	r3, #1
   80ba6:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
   80baa:	4619      	mov	r1, r3
   80bac:	4620      	mov	r0, r4
   80bae:	4d17      	ldr	r5, [pc, #92]	; (80c0c <adc_initialize+0x80>)
   80bb0:	47a8      	blx	r5
	adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_10);
   80bb2:	2110      	movs	r1, #16
   80bb4:	4620      	mov	r0, r4
   80bb6:	4b16      	ldr	r3, [pc, #88]	; (80c10 <adc_initialize+0x84>)
   80bb8:	4798      	blx	r3
	adc_configure_trigger(ADC, ADC_TRIG_SW, ADC_MR_FREERUN_OFF);
   80bba:	2200      	movs	r2, #0
   80bbc:	4611      	mov	r1, r2
   80bbe:	4620      	mov	r0, r4
   80bc0:	4b14      	ldr	r3, [pc, #80]	; (80c14 <adc_initialize+0x88>)
   80bc2:	4798      	blx	r3
	adc_enable_tag(ADC);
   80bc4:	4620      	mov	r0, r4
   80bc6:	4b14      	ldr	r3, [pc, #80]	; (80c18 <adc_initialize+0x8c>)
   80bc8:	4798      	blx	r3
   80bca:	2300      	movs	r3, #0

	// Initialize data arrays
	for (uint8_t i = 0; i < MAX_NR_OF_ADC_CHANNELS; i++)
	{
		if (i < NR_OF_ACTIVE_ADC_CHANNELS)
			AdcChannels[i] = 0;
   80bcc:	4e13      	ldr	r6, [pc, #76]	; (80c1c <adc_initialize+0x90>)
   80bce:	461a      	mov	r2, r3
		for (uint16_t j = 0; j < ADC_MEDIAN_FILTER_LENGTH; j++)
			AdcData[i][j] = 0;
   80bd0:	4c13      	ldr	r4, [pc, #76]	; (80c20 <adc_initialize+0x94>)
		AdcMedianCounter[i] = 0;
   80bd2:	4d14      	ldr	r5, [pc, #80]	; (80c24 <adc_initialize+0x98>)
	adc_enable_tag(ADC);

	// Initialize data arrays
	for (uint8_t i = 0; i < MAX_NR_OF_ADC_CHANNELS; i++)
	{
		if (i < NR_OF_ACTIVE_ADC_CHANNELS)
   80bd4:	b2d9      	uxtb	r1, r3
   80bd6:	2906      	cmp	r1, #6
			AdcChannels[i] = 0;
   80bd8:	bf98      	it	ls
   80bda:	54f2      	strbls	r2, [r6, r3]
		for (uint16_t j = 0; j < ADC_MEDIAN_FILTER_LENGTH; j++)
			AdcData[i][j] = 0;
   80bdc:	eb03 0043 	add.w	r0, r3, r3, lsl #1
   80be0:	eb04 0140 	add.w	r1, r4, r0, lsl #1
   80be4:	f824 2010 	strh.w	r2, [r4, r0, lsl #1]
   80be8:	804a      	strh	r2, [r1, #2]
   80bea:	808a      	strh	r2, [r1, #4]
		AdcMedianCounter[i] = 0;
   80bec:	54ea      	strb	r2, [r5, r3]
   80bee:	3301      	adds	r3, #1
	adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_10);
	adc_configure_trigger(ADC, ADC_TRIG_SW, ADC_MR_FREERUN_OFF);
	adc_enable_tag(ADC);

	// Initialize data arrays
	for (uint8_t i = 0; i < MAX_NR_OF_ADC_CHANNELS; i++)
   80bf0:	2b0f      	cmp	r3, #15
   80bf2:	d1ef      	bne.n	80bd4 <adc_initialize+0x48>
			AdcData[i][j] = 0;
		AdcMedianCounter[i] = 0;
	}

	
}
   80bf4:	bd70      	pop	{r4, r5, r6, pc}
   80bf6:	bf00      	nop
   80bf8:	000806a9 	.word	0x000806a9
   80bfc:	400c0000 	.word	0x400c0000
   80c00:	000f4240 	.word	0x000f4240
   80c04:	0a037a00 	.word	0x0a037a00
   80c08:	00080231 	.word	0x00080231
   80c0c:	00080285 	.word	0x00080285
   80c10:	00080265 	.word	0x00080265
   80c14:	00080275 	.word	0x00080275
   80c18:	000802b5 	.word	0x000802b5
   80c1c:	200720f8 	.word	0x200720f8
   80c20:	20071b64 	.word	0x20071b64
   80c24:	20071bd4 	.word	0x20071bd4

00080c28 <adc_turn_on_multiple_channels>:
/* A global turn on ADC channels function, remember to define how many channels are used */
void adc_turn_on_multiple_channels (uint8_t ChannelNumber[NR_OF_ACTIVE_ADC_CHANNELS], uint8_t EnableAdcInterrupt, uint8_t AdcInterruptPriority)
{
   80c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   80c2c:	4689      	mov	r9, r1
   80c2e:	4692      	mov	sl, r2
   80c30:	1e45      	subs	r5, r0, #1
   80c32:	2400      	movs	r4, #0
	for (uint8_t i = 0; i < NR_OF_ACTIVE_ADC_CHANNELS; i++){
		// Turn on each described channel
		adc_enable_channel(ADC, ChannelNumber[i]);
   80c34:	f8df 803c 	ldr.w	r8, [pc, #60]	; 80c74 <adc_turn_on_multiple_channels+0x4c>
   80c38:	4f0c      	ldr	r7, [pc, #48]	; (80c6c <adc_turn_on_multiple_channels+0x44>)
		// Store the channel numbers for interrupts
		AdcChannels[i] = ChannelNumber[i];	
   80c3a:	4e0d      	ldr	r6, [pc, #52]	; (80c70 <adc_turn_on_multiple_channels+0x48>)
/* A global turn on ADC channels function, remember to define how many channels are used */
void adc_turn_on_multiple_channels (uint8_t ChannelNumber[NR_OF_ACTIVE_ADC_CHANNELS], uint8_t EnableAdcInterrupt, uint8_t AdcInterruptPriority)
{
	for (uint8_t i = 0; i < NR_OF_ACTIVE_ADC_CHANNELS; i++){
		// Turn on each described channel
		adc_enable_channel(ADC, ChannelNumber[i]);
   80c3c:	f815 1f01 	ldrb.w	r1, [r5, #1]!
   80c40:	4640      	mov	r0, r8
   80c42:	47b8      	blx	r7
		// Store the channel numbers for interrupts
		AdcChannels[i] = ChannelNumber[i];	
   80c44:	782b      	ldrb	r3, [r5, #0]
   80c46:	5533      	strb	r3, [r6, r4]
   80c48:	3401      	adds	r4, #1
	
}
/* A global turn on ADC channels function, remember to define how many channels are used */
void adc_turn_on_multiple_channels (uint8_t ChannelNumber[NR_OF_ACTIVE_ADC_CHANNELS], uint8_t EnableAdcInterrupt, uint8_t AdcInterruptPriority)
{
	for (uint8_t i = 0; i < NR_OF_ACTIVE_ADC_CHANNELS; i++){
   80c4a:	2c07      	cmp	r4, #7
   80c4c:	d1f6      	bne.n	80c3c <adc_turn_on_multiple_channels+0x14>
		adc_enable_channel(ADC, ChannelNumber[i]);
		// Store the channel numbers for interrupts
		AdcChannels[i] = ChannelNumber[i];	
		//uart_print_string("Channel: "); uart_print_int(channel_number[i]);
	}
	if (EnableAdcInterrupt)
   80c4e:	f1b9 0f00 	cmp.w	r9, #0
   80c52:	d008      	beq.n	80c66 <adc_turn_on_multiple_channels+0x3e>
	{
		adc_enable_interrupt(ADC, ADC_IER_DRDY);
   80c54:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
   80c58:	4806      	ldr	r0, [pc, #24]	; (80c74 <adc_turn_on_multiple_channels+0x4c>)
   80c5a:	4b07      	ldr	r3, [pc, #28]	; (80c78 <adc_turn_on_multiple_channels+0x50>)
   80c5c:	4798      	blx	r3
		interrupts_enable_interrupt_vector(ADC_IRQn, AdcInterruptPriority);
   80c5e:	4651      	mov	r1, sl
   80c60:	2025      	movs	r0, #37	; 0x25
   80c62:	4b06      	ldr	r3, [pc, #24]	; (80c7c <adc_turn_on_multiple_channels+0x54>)
   80c64:	4798      	blx	r3
   80c66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   80c6a:	bf00      	nop
   80c6c:	000802a9 	.word	0x000802a9
   80c70:	200720f8 	.word	0x200720f8
   80c74:	400c0000 	.word	0x400c0000
   80c78:	000802c1 	.word	0x000802c1
   80c7c:	00080fd9 	.word	0x00080fd9

00080c80 <ADC_Handler>:
	}
}

void ADC_Handler(void)
{
   80c80:	b410      	push	{r4}
	7 6 5 4 3 2 1 0
	     LDATA   
	CHNB: Channel number
	LDATA: Last Data Converted */
	/************************************************************************/
	uint16_t Result = ADC->ADC_LCDR; //Last converted data register
   80c82:	4b0f      	ldr	r3, [pc, #60]	; (80cc0 <ADC_Handler+0x40>)
   80c84:	6a1b      	ldr	r3, [r3, #32]
   80c86:	b29b      	uxth	r3, r3
	uint16_t ChannelNumber = ((Result & 0xF000) >> 12);
	AdcData[ChannelNumber][AdcMedianCounter[ChannelNumber]] = (0x0FFF & Result); // Discard channel number from results
   80c88:	0b19      	lsrs	r1, r3, #12
   80c8a:	480e      	ldr	r0, [pc, #56]	; (80cc4 <ADC_Handler+0x44>)
   80c8c:	5c44      	ldrb	r4, [r0, r1]
   80c8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
   80c92:	eb01 0241 	add.w	r2, r1, r1, lsl #1
   80c96:	4422      	add	r2, r4
   80c98:	4c0b      	ldr	r4, [pc, #44]	; (80cc8 <ADC_Handler+0x48>)
   80c9a:	f824 3012 	strh.w	r3, [r4, r2, lsl #1]
	AdcMedianCounter[ChannelNumber] = (AdcMedianCounter[ChannelNumber] + 1) % ADC_MEDIAN_FILTER_LENGTH;
   80c9e:	5c43      	ldrb	r3, [r0, r1]
   80ca0:	3301      	adds	r3, #1
   80ca2:	4a0a      	ldr	r2, [pc, #40]	; (80ccc <ADC_Handler+0x4c>)
   80ca4:	fb82 4203 	smull	r4, r2, r2, r3
   80ca8:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
   80cac:	eb02 0242 	add.w	r2, r2, r2, lsl #1
   80cb0:	1a9b      	subs	r3, r3, r2
   80cb2:	b2db      	uxtb	r3, r3
   80cb4:	5443      	strb	r3, [r0, r1]
	AdcFlag = TRUE;
   80cb6:	2201      	movs	r2, #1
   80cb8:	4b05      	ldr	r3, [pc, #20]	; (80cd0 <ADC_Handler+0x50>)
   80cba:	701a      	strb	r2, [r3, #0]
   80cbc:	bc10      	pop	{r4}
   80cbe:	4770      	bx	lr
   80cc0:	400c0000 	.word	0x400c0000
   80cc4:	20071bd4 	.word	0x20071bd4
   80cc8:	20071b64 	.word	0x20071b64
   80ccc:	55555556 	.word	0x55555556
   80cd0:	200720f5 	.word	0x200720f5

00080cd4 <eeprom_init>:

 #include "eeprom.h"

 // Initialization function
 void eeprom_init(void)
 {
   80cd4:	b500      	push	{lr}
   80cd6:	b085      	sub	sp, #20
	pmc_enable_periph_clk(ID_TWI1);				// Enable peripheral clock
   80cd8:	2017      	movs	r0, #23
   80cda:	4b10      	ldr	r3, [pc, #64]	; (80d1c <eeprom_init+0x48>)
   80cdc:	4798      	blx	r3
	#define TWI_DATA_PIN PIO_PB12A_TWD1			// Define TWI data pin
	#define TWI_CLOCK_PIN PIO_PB13A_TWCK1		// Define TWI clock pin
	#define TWI_PERIPHERAL PIOB					// Define TWI peripheral (either A(TWI0) or B(TWI1))
	TWI_PERIPHERAL->PIO_IDR = TWI_DATA_PIN;		// Interrupt disable register
   80cde:	4b10      	ldr	r3, [pc, #64]	; (80d20 <eeprom_init+0x4c>)
   80ce0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   80ce4:	6459      	str	r1, [r3, #68]	; 0x44
	TWI_PERIPHERAL->PIO_IDR = TWI_CLOCK_PIN;	
   80ce6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   80cea:	645a      	str	r2, [r3, #68]	; 0x44
	TWI_PERIPHERAL->PIO_PDR = TWI_DATA_PIN;		// Disable input/output which enables peripheral mode
   80cec:	6059      	str	r1, [r3, #4]
	TWI_PERIPHERAL->PIO_PDR = TWI_CLOCK_PIN;
   80cee:	605a      	str	r2, [r3, #4]
	TWI_PERIPHERAL->PIO_ABSR &= ~TWI_DATA_PIN;	// Enable Peripheral A (TWI)
   80cf0:	6f18      	ldr	r0, [r3, #112]	; 0x70
   80cf2:	f420 5080 	bic.w	r0, r0, #4096	; 0x1000
   80cf6:	6718      	str	r0, [r3, #112]	; 0x70
	TWI_PERIPHERAL->PIO_ABSR &= ~TWI_CLOCK_PIN;
   80cf8:	6f18      	ldr	r0, [r3, #112]	; 0x70
   80cfa:	f420 5000 	bic.w	r0, r0, #8192	; 0x2000
   80cfe:	6718      	str	r0, [r3, #112]	; 0x70
	TWI_PERIPHERAL->PIO_PUER = TWI_DATA_PIN;
   80d00:	6659      	str	r1, [r3, #100]	; 0x64
	TWI_PERIPHERAL->PIO_PUER = TWI_CLOCK_PIN;
   80d02:	665a      	str	r2, [r3, #100]	; 0x64
	// Initialize TWI 
	twi_options_t opt;
	opt.master_clk = sysclk_get_cpu_hz(); opt.speed = 400000; // 400KHz clock frequency
   80d04:	4b07      	ldr	r3, [pc, #28]	; (80d24 <eeprom_init+0x50>)
   80d06:	9301      	str	r3, [sp, #4]
   80d08:	4b07      	ldr	r3, [pc, #28]	; (80d28 <eeprom_init+0x54>)
   80d0a:	9302      	str	r3, [sp, #8]
	twi_master_init(TWI1, &opt);
   80d0c:	a901      	add	r1, sp, #4
   80d0e:	4807      	ldr	r0, [pc, #28]	; (80d2c <eeprom_init+0x58>)
   80d10:	4b07      	ldr	r3, [pc, #28]	; (80d30 <eeprom_init+0x5c>)
   80d12:	4798      	blx	r3
 }
   80d14:	b005      	add	sp, #20
   80d16:	f85d fb04 	ldr.w	pc, [sp], #4
   80d1a:	bf00      	nop
   80d1c:	000806a9 	.word	0x000806a9
   80d20:	400e1000 	.word	0x400e1000
   80d24:	0501bd00 	.word	0x0501bd00
   80d28:	00061a80 	.word	0x00061a80
   80d2c:	40090000 	.word	0x40090000
   80d30:	00080801 	.word	0x00080801

00080d34 <eeprom_read_byte>:

// More advanced function to read from the EEPROM
// It basicly checks for TWI comm. success and retries until it enables a Fault
uint8_t eeprom_read_byte(uint16_t address)
{
   80d34:	b5f0      	push	{r4, r5, r6, r7, lr}
   80d36:	b083      	sub	sp, #12
   80d38:	4607      	mov	r7, r0
	uint8_t result = 0;
   80d3a:	ad02      	add	r5, sp, #8
   80d3c:	2300      	movs	r3, #0
   80d3e:	f805 3d01 	strb.w	r3, [r5, #-1]!
   80d42:	240a      	movs	r4, #10
	// Try to read specific number of times otherwise FAULT
	for (uint8_t i = 0; i < TWI_NUMBER_OF_TRIES; i++)
		if (!(at24cxx_read_byte(address, &result) & AT24C_READ_FAIL))
   80d44:	4e0d      	ldr	r6, [pc, #52]	; (80d7c <eeprom_read_byte+0x48>)
   80d46:	4629      	mov	r1, r5
   80d48:	4638      	mov	r0, r7
   80d4a:	47b0      	blx	r6
   80d4c:	f010 0f01 	tst.w	r0, #1
   80d50:	d102      	bne.n	80d58 <eeprom_read_byte+0x24>
			return result;
   80d52:	f89d 0007 	ldrb.w	r0, [sp, #7]
   80d56:	e00f      	b.n	80d78 <eeprom_read_byte+0x44>
   80d58:	1e63      	subs	r3, r4, #1
// It basicly checks for TWI comm. success and retries until it enables a Fault
uint8_t eeprom_read_byte(uint16_t address)
{
	uint8_t result = 0;
	// Try to read specific number of times otherwise FAULT
	for (uint8_t i = 0; i < TWI_NUMBER_OF_TRIES; i++)
   80d5a:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
   80d5e:	d1f2      	bne.n	80d46 <eeprom_read_byte+0x12>
		if (!(at24cxx_read_byte(address, &result) & AT24C_READ_FAIL))
			return result;

	// Let know that there is a fault on the Two wire interface
	engine_config.TwiFault = TRUE;
   80d60:	4d07      	ldr	r5, [pc, #28]	; (80d80 <eeprom_read_byte+0x4c>)
   80d62:	2401      	movs	r4, #1
   80d64:	752c      	strb	r4, [r5, #20]
	uart_print_string("TwiFault: "); uart_print_int(engine_config.TwiFault); uart_new_line();
   80d66:	4807      	ldr	r0, [pc, #28]	; (80d84 <eeprom_read_byte+0x50>)
   80d68:	4b07      	ldr	r3, [pc, #28]	; (80d88 <eeprom_read_byte+0x54>)
   80d6a:	4798      	blx	r3
   80d6c:	7d28      	ldrb	r0, [r5, #20]
   80d6e:	4b07      	ldr	r3, [pc, #28]	; (80d8c <eeprom_read_byte+0x58>)
   80d70:	4798      	blx	r3
   80d72:	4b07      	ldr	r3, [pc, #28]	; (80d90 <eeprom_read_byte+0x5c>)
   80d74:	4798      	blx	r3
	return 1; // 1 is the safest number regarding IGN, VE and AFR map
   80d76:	4620      	mov	r0, r4
}
   80d78:	b003      	add	sp, #12
   80d7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80d7c:	000801f5 	.word	0x000801f5
   80d80:	20071b3c 	.word	0x20071b3c
   80d84:	00082fe0 	.word	0x00082fe0
   80d88:	000820e5 	.word	0x000820e5
   80d8c:	00082085 	.word	0x00082085
   80d90:	000820d5 	.word	0x000820d5

00080d94 <eeprom_read_int>:

uint16_t eeprom_read_int(uint16_t address)
{
   80d94:	b570      	push	{r4, r5, r6, lr}
   80d96:	4605      	mov	r5, r0
	uint16_t FirstByte = eeprom_read_byte(address);
   80d98:	4e04      	ldr	r6, [pc, #16]	; (80dac <eeprom_read_int+0x18>)
   80d9a:	47b0      	blx	r6
   80d9c:	4604      	mov	r4, r0
	uint16_t SecondByte = eeprom_read_byte(address + 1);
   80d9e:	1c68      	adds	r0, r5, #1
   80da0:	b280      	uxth	r0, r0
   80da2:	47b0      	blx	r6
	return (FirstByte | (SecondByte << 8));
   80da4:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
   80da8:	b280      	uxth	r0, r0
   80daa:	bd70      	pop	{r4, r5, r6, pc}
   80dac:	00080d35 	.word	0x00080d35

00080db0 <fuelcalc_pulsewidth>:
 #include "fuelcalc.h"

 //PV = nRT

uint32_t fuelcalc_pulsewidth(void)
{
   80db0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   80db4:	b083      	sub	sp, #12
	uint16_t Rpm = engine.CurrRpm, Map = engine.Map;
   80db6:	4e31      	ldr	r6, [pc, #196]	; (80e7c <fuelcalc_pulsewidth+0xcc>)
   80db8:	8b37      	ldrh	r7, [r6, #24]
   80dba:	b2bf      	uxth	r7, r7
   80dbc:	8932      	ldrh	r2, [r6, #8]
   80dbe:	b294      	uxth	r4, r2
	int16_t Temperature = engine.Iat - TEMPERATURE_OFFSET;
   80dc0:	f8b6 800a 	ldrh.w	r8, [r6, #10]
   80dc4:	fa1f f888 	uxth.w	r8, r8
	uint16_t Ve = math_interpolation_array(Rpm, Map, &VeTable, &VeRpmBins, &VeMapBins);
   80dc8:	4b2d      	ldr	r3, [pc, #180]	; (80e80 <fuelcalc_pulsewidth+0xd0>)
   80dca:	9300      	str	r3, [sp, #0]
   80dcc:	4b2d      	ldr	r3, [pc, #180]	; (80e84 <fuelcalc_pulsewidth+0xd4>)
   80dce:	4a2e      	ldr	r2, [pc, #184]	; (80e88 <fuelcalc_pulsewidth+0xd8>)
   80dd0:	4621      	mov	r1, r4
   80dd2:	4638      	mov	r0, r7
   80dd4:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 80ea0 <fuelcalc_pulsewidth+0xf0>
   80dd8:	47c8      	blx	r9
   80dda:	4605      	mov	r5, r0
	engine.CurrVeTable = Ve;
   80ddc:	8270      	strh	r0, [r6, #18]
	//uart_print_string("Ve: "); uart_print_int(Ve); uart_new_line();
	uint16_t Afr = math_interpolation_array(Rpm, Map, &AfrTable, &AfrRpmBins, &AfrMapBins);
   80dde:	4b2b      	ldr	r3, [pc, #172]	; (80e8c <fuelcalc_pulsewidth+0xdc>)
   80de0:	9300      	str	r3, [sp, #0]
   80de2:	4b2b      	ldr	r3, [pc, #172]	; (80e90 <fuelcalc_pulsewidth+0xe0>)
   80de4:	4a2b      	ldr	r2, [pc, #172]	; (80e94 <fuelcalc_pulsewidth+0xe4>)
   80de6:	4621      	mov	r1, r4
   80de8:	4638      	mov	r0, r7
   80dea:	47c8      	blx	r9
   80dec:	4607      	mov	r7, r0
	engine.CurrAfrTable = Afr;
   80dee:	82b0      	strh	r0, [r6, #20]
	// InjectorTime is in nano seconds
	uint64_t Numerator = (uint64_t)Map * 100 * Ve * FUEL_CONST; 
	uint32_t Denominator = (uint32_t)Afr * (Temperature + 273);  
	uint64_t InjectorTime = Numerator / Denominator;
	
	return (uint32_t)InjectorTime;
   80df0:	4a29      	ldr	r2, [pc, #164]	; (80e98 <fuelcalc_pulsewidth+0xe8>)
   80df2:	fba4 2302 	umull	r2, r3, r4, r2
   80df6:	b2ac      	uxth	r4, r5
   80df8:	fba2 0104 	umull	r0, r1, r2, r4
   80dfc:	fb04 1103 	mla	r1, r4, r3, r1
   80e00:	4e26      	ldr	r6, [pc, #152]	; (80e9c <fuelcalc_pulsewidth+0xec>)
   80e02:	f44f 7239 	mov.w	r2, #740	; 0x2e4
   80e06:	2300      	movs	r3, #0
   80e08:	47b0      	blx	r6
   80e0a:	008b      	lsls	r3, r1, #2
   80e0c:	0084      	lsls	r4, r0, #2
   80e0e:	ea43 7590 	orr.w	r5, r3, r0, lsr #30
   80e12:	016b      	lsls	r3, r5, #5
   80e14:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
   80e18:	0162      	lsls	r2, r4, #5
   80e1a:	1b12      	subs	r2, r2, r4
   80e1c:	eb63 0305 	sbc.w	r3, r3, r5
   80e20:	1880      	adds	r0, r0, r2
   80e22:	4159      	adcs	r1, r3
   80e24:	00cb      	lsls	r3, r1, #3
   80e26:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
   80e2a:	00c2      	lsls	r2, r0, #3
   80e2c:	4610      	mov	r0, r2
   80e2e:	4619      	mov	r1, r3
   80e30:	f240 427c 	movw	r2, #1148	; 0x47c
   80e34:	2300      	movs	r3, #0
   80e36:	47b0      	blx	r6
   80e38:	008b      	lsls	r3, r1, #2
   80e3a:	0084      	lsls	r4, r0, #2
   80e3c:	ea43 7590 	orr.w	r5, r3, r0, lsr #30
   80e40:	016b      	lsls	r3, r5, #5
   80e42:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
   80e46:	0162      	lsls	r2, r4, #5
   80e48:	1b12      	subs	r2, r2, r4
   80e4a:	eb63 0305 	sbc.w	r3, r3, r5
   80e4e:	1880      	adds	r0, r0, r2
   80e50:	4159      	adcs	r1, r3
   80e52:	00cb      	lsls	r3, r1, #3
   80e54:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
   80e58:	00c2      	lsls	r2, r0, #3
   80e5a:	4610      	mov	r0, r2
   80e5c:	4619      	mov	r1, r3
   80e5e:	22c8      	movs	r2, #200	; 0xc8
   80e60:	2300      	movs	r3, #0
   80e62:	47b0      	blx	r6
   80e64:	f1a8 0228 	sub.w	r2, r8, #40	; 0x28
   80e68:	b212      	sxth	r2, r2
   80e6a:	f202 1211 	addw	r2, r2, #273	; 0x111
   80e6e:	fb07 f202 	mul.w	r2, r7, r2
   80e72:	2300      	movs	r3, #0
   80e74:	47b0      	blx	r6
   80e76:	b003      	add	sp, #12
   80e78:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   80e7c:	2007058c 	.word	0x2007058c
   80e80:	20071b54 	.word	0x20071b54
   80e84:	20071608 	.word	0x20071608
   80e88:	20072500 	.word	0x20072500
   80e8c:	20071bc0 	.word	0x20071bc0
   80e90:	20071a2c 	.word	0x20071a2c
   80e94:	20071fec 	.word	0x20071fec
   80e98:	d693a400 	.word	0xd693a400
   80e9c:	00082b85 	.word	0x00082b85
   80ea0:	00081269 	.word	0x00081269

00080ea4 <engine_init>:
	engine_config_init();
}

void engine_init(void)
{
	engine.status = DEAD;				
   80ea4:	4b0a      	ldr	r3, [pc, #40]	; (80ed0 <engine_init+0x2c>)
   80ea6:	2200      	movs	r2, #0
   80ea8:	701a      	strb	r2, [r3, #0]
	engine.Tps = 0;	
   80eaa:	711a      	strb	r2, [r3, #4]
	engine.TpsAdc = 0;
   80eac:	805a      	strh	r2, [r3, #2]
	engine.LastTps = 0;	
   80eae:	80da      	strh	r2, [r3, #6]
	//engine.Tps2 = 0;				
	engine.Map = 0;				
   80eb0:	811a      	strh	r2, [r3, #8]
	engine.Iat = 0;				
   80eb2:	815a      	strh	r2, [r3, #10]
	engine.Clt = 0;				
   80eb4:	819a      	strh	r2, [r3, #12]
	engine.Batt = 0;				
   80eb6:	739a      	strb	r2, [r3, #14]
	engine.Afr = 0;			
   80eb8:	73da      	strb	r2, [r3, #15]
	engine.LaunchControl = OFF;	
   80eba:	741a      	strb	r2, [r3, #16]
	engine.CurrVeTable = 0;
   80ebc:	825a      	strh	r2, [r3, #18]
	engine.CurrAfrTable = 0;
   80ebe:	829a      	strh	r2, [r3, #20]
	engine.CurrIgnTable = 0;
   80ec0:	82da      	strh	r2, [r3, #22]
	engine.CurrRpm = 0;	
   80ec2:	831a      	strh	r2, [r3, #24]
	engine.CurrSpeed = 0;			
   80ec4:	769a      	strb	r2, [r3, #26]
	engine.CurrGear = 0;			
   80ec6:	76da      	strb	r2, [r3, #27]
	engine.InjDuration = 0;		
   80ec8:	61da      	str	r2, [r3, #28]
	engine.IgnTiming = 0;			
   80eca:	841a      	strh	r2, [r3, #32]
	engine.IgnDwell = 0;			
   80ecc:	845a      	strh	r2, [r3, #34]	; 0x22
   80ece:	4770      	bx	lr
   80ed0:	2007058c 	.word	0x2007058c

00080ed4 <cylinder_init>:
}

void cylinder_init(void)
{
   80ed4:	b410      	push	{r4}
   80ed6:	2200      	movs	r2, #0
	for (uint8_t i = 0; i < NR_OF_CYL; i++)
	{
		cylinder[i].IgnCntTimingOn = 0;
   80ed8:	4c06      	ldr	r4, [pc, #24]	; (80ef4 <cylinder_init+0x20>)
   80eda:	4613      	mov	r3, r2
   80edc:	0110      	lsls	r0, r2, #4
   80ede:	1821      	adds	r1, r4, r0
   80ee0:	5023      	str	r3, [r4, r0]
		cylinder[i].IgnCntTimingOff = 0;
   80ee2:	604b      	str	r3, [r1, #4]
		cylinder[i].InjCntTimingOn = 0;
   80ee4:	608b      	str	r3, [r1, #8]
		cylinder[i].InjCntTimingOff = 0;
   80ee6:	60cb      	str	r3, [r1, #12]
   80ee8:	3201      	adds	r2, #1
	engine.IgnDwell = 0;			
}

void cylinder_init(void)
{
	for (uint8_t i = 0; i < NR_OF_CYL; i++)
   80eea:	2a04      	cmp	r2, #4
   80eec:	d1f6      	bne.n	80edc <cylinder_init+0x8>
		cylinder[i].IgnCntTimingOn = 0;
		cylinder[i].IgnCntTimingOff = 0;
		cylinder[i].InjCntTimingOn = 0;
		cylinder[i].InjCntTimingOff = 0;
	}
}
   80eee:	bc10      	pop	{r4}
   80ef0:	4770      	bx	lr
   80ef2:	bf00      	nop
   80ef4:	200711c4 	.word	0x200711c4

00080ef8 <engine_config_init>:

void engine_config_init(void)
{
   80ef8:	b570      	push	{r4, r5, r6, lr}
	engine_config.InjOpenTime		= eeprom_read_byte(EEPROM_INJ_OPEN_TIME_INDEX);
   80efa:	f640 7065 	movw	r0, #3941	; 0xf65
   80efe:	4e10      	ldr	r6, [pc, #64]	; (80f40 <engine_config_init+0x48>)
   80f00:	47b0      	blx	r6
   80f02:	4c10      	ldr	r4, [pc, #64]	; (80f44 <engine_config_init+0x4c>)
   80f04:	7020      	strb	r0, [r4, #0]
	
	engine_config.TpsLow			= eeprom_read_byte(EEPROM_TPS_LOW_INDEX);
   80f06:	f44f 6076 	mov.w	r0, #3936	; 0xf60
   80f0a:	47b0      	blx	r6
   80f0c:	b280      	uxth	r0, r0
   80f0e:	8060      	strh	r0, [r4, #2]
	engine_config.TpsHigh			= eeprom_read_byte(EEPROM_TPS_HIGH_INDEX);		
   80f10:	f640 7061 	movw	r0, #3937	; 0xf61
   80f14:	47b0      	blx	r6
   80f16:	b280      	uxth	r0, r0
   80f18:	80a0      	strh	r0, [r4, #4]
	engine_config.TpsTimeDiff		= 0;		
   80f1a:	2500      	movs	r5, #0
   80f1c:	80e5      	strh	r5, [r4, #6]
	
	engine_config.Baro				= 0;	
   80f1e:	8125      	strh	r5, [r4, #8]
	
	engine_config.MapLow			= eeprom_read_byte(EEPROM_MAP_LOW_INDEX);
   80f20:	f640 7062 	movw	r0, #3938	; 0xf62
   80f24:	47b0      	blx	r6
   80f26:	72a0      	strb	r0, [r4, #10]
	engine_config.MapHigh			= eeprom_read_int(EEPROM_MAP_HIGH_INDEX);		
   80f28:	f640 7063 	movw	r0, #3939	; 0xf63
   80f2c:	4b06      	ldr	r3, [pc, #24]	; (80f48 <engine_config_init+0x50>)
   80f2e:	4798      	blx	r3
   80f30:	81a0      	strh	r0, [r4, #12]
	
	engine_config.RevLimit			= 0;			
   80f32:	81e5      	strh	r5, [r4, #14]
	engine_config.LaunchControlRevLimit = 0;	
   80f34:	8225      	strh	r5, [r4, #16]
	
	engine_config.CltFanTemp		= 0;		
   80f36:	74a5      	strb	r5, [r4, #18]
	engine_config.CltFanTempHyst	= 0;
   80f38:	74e5      	strb	r5, [r4, #19]

	engine_config.TwiFault			= 0;
   80f3a:	7525      	strb	r5, [r4, #20]
   80f3c:	bd70      	pop	{r4, r5, r6, pc}
   80f3e:	bf00      	nop
   80f40:	00080d35 	.word	0x00080d35
   80f44:	20071b3c 	.word	0x20071b3c
   80f48:	00080d95 	.word	0x00080d95

00080f4c <global_init>:
 */ 

#include "global.h"

void global_init(void)
{
   80f4c:	b508      	push	{r3, lr}
	// DEBUG
	DebugCounter = 0;
   80f4e:	2300      	movs	r3, #0
   80f50:	4a11      	ldr	r2, [pc, #68]	; (80f98 <global_init+0x4c>)
   80f52:	6013      	str	r3, [r2, #0]
	// TODO: Read from EEPROM

	// Frequency scalers for ADC, TODO: Finish telemetry
	GlobalTimerFreqADCScaler = 50;
   80f54:	2132      	movs	r1, #50	; 0x32
   80f56:	4a11      	ldr	r2, [pc, #68]	; (80f9c <global_init+0x50>)
   80f58:	8011      	strh	r1, [r2, #0]
	GlobalTimerFreqUARTScaler = 1;
   80f5a:	2201      	movs	r2, #1
   80f5c:	4910      	ldr	r1, [pc, #64]	; (80fa0 <global_init+0x54>)
   80f5e:	800a      	strh	r2, [r1, #0]
	GlobalTimerFreqTelemetryScaler = 1;
   80f60:	4910      	ldr	r1, [pc, #64]	; (80fa4 <global_init+0x58>)
   80f62:	800a      	strh	r2, [r1, #0]

	// Timer Variables
	CrankCurrCycleCounts = 0;
   80f64:	4910      	ldr	r1, [pc, #64]	; (80fa8 <global_init+0x5c>)
   80f66:	600b      	str	r3, [r1, #0]
	CamCurrCycleCounts = 0;
   80f68:	4910      	ldr	r1, [pc, #64]	; (80fac <global_init+0x60>)
   80f6a:	600b      	str	r3, [r1, #0]
	CrankTimerCounts = 0;
   80f6c:	4910      	ldr	r1, [pc, #64]	; (80fb0 <global_init+0x64>)
   80f6e:	600b      	str	r3, [r1, #0]
	CamTimerCounts = 0;
   80f70:	4910      	ldr	r1, [pc, #64]	; (80fb4 <global_init+0x68>)
   80f72:	600b      	str	r3, [r1, #0]
	CrankTooth = 1;
   80f74:	4910      	ldr	r1, [pc, #64]	; (80fb8 <global_init+0x6c>)
   80f76:	800a      	strh	r2, [r1, #0]
	CrankSignalFlag = FALSE;
   80f78:	4a10      	ldr	r2, [pc, #64]	; (80fbc <global_init+0x70>)
   80f7a:	7013      	strb	r3, [r2, #0]
	CamSignalFlag = FALSE;
   80f7c:	4a10      	ldr	r2, [pc, #64]	; (80fc0 <global_init+0x74>)
   80f7e:	7013      	strb	r3, [r2, #0]
	CrankTachCycleCounts = 0;
   80f80:	4a10      	ldr	r2, [pc, #64]	; (80fc4 <global_init+0x78>)
   80f82:	6013      	str	r3, [r2, #0]
	TachPulse = 12; // Calculate new RPM every half of the trigger wheel 24 tooths
   80f84:	220c      	movs	r2, #12
   80f86:	4b10      	ldr	r3, [pc, #64]	; (80fc8 <global_init+0x7c>)
   80f88:	701a      	strb	r2, [r3, #0]

	engine_init();
   80f8a:	4b10      	ldr	r3, [pc, #64]	; (80fcc <global_init+0x80>)
   80f8c:	4798      	blx	r3
	cylinder_init();
   80f8e:	4b10      	ldr	r3, [pc, #64]	; (80fd0 <global_init+0x84>)
   80f90:	4798      	blx	r3
	engine_config_init();
   80f92:	4b10      	ldr	r3, [pc, #64]	; (80fd4 <global_init+0x88>)
   80f94:	4798      	blx	r3
   80f96:	bd08      	pop	{r3, pc}
   80f98:	200705b8 	.word	0x200705b8
   80f9c:	20071be4 	.word	0x20071be4
   80fa0:	20071bd0 	.word	0x20071bd0
   80fa4:	200720ee 	.word	0x200720ee
   80fa8:	200705bc 	.word	0x200705bc
   80fac:	20070588 	.word	0x20070588
   80fb0:	20070584 	.word	0x20070584
   80fb4:	20071604 	.word	0x20071604
   80fb8:	20072600 	.word	0x20072600
   80fbc:	20072602 	.word	0x20072602
   80fc0:	200720f4 	.word	0x200720f4
   80fc4:	200720f0 	.word	0x200720f0
   80fc8:	20072604 	.word	0x20072604
   80fcc:	00080ea5 	.word	0x00080ea5
   80fd0:	00080ed5 	.word	0x00080ed5
   80fd4:	00080ef9 	.word	0x00080ef9

00080fd8 <interrupts_enable_interrupt_vector>:

#include "interrupts.h"

/* Initialize nested vector interrupts */
void interrupts_enable_interrupt_vector(uint32_t IRQN, uint32_t Priority)
{
   80fd8:	b410      	push	{r4}
	NVIC_DisableIRQ(IRQN);
   80fda:	b242      	sxtb	r2, r0

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
   80fdc:	b2c0      	uxtb	r0, r0
   80fde:	f000 041f 	and.w	r4, r0, #31
   80fe2:	2301      	movs	r3, #1
   80fe4:	fa03 f404 	lsl.w	r4, r3, r4
   80fe8:	0953      	lsrs	r3, r2, #5
   80fea:	009b      	lsls	r3, r3, #2
   80fec:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   80ff0:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
   80ff4:	f8c3 4080 	str.w	r4, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   80ff8:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
   80ffc:	2a00      	cmp	r2, #0
   80ffe:	da06      	bge.n	8100e <interrupts_enable_interrupt_vector+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
   81000:	f000 000f 	and.w	r0, r0, #15
   81004:	0109      	lsls	r1, r1, #4
   81006:	b2c9      	uxtb	r1, r1
   81008:	4a06      	ldr	r2, [pc, #24]	; (81024 <interrupts_enable_interrupt_vector+0x4c>)
   8100a:	5411      	strb	r1, [r2, r0]
   8100c:	e007      	b.n	8101e <interrupts_enable_interrupt_vector+0x46>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   8100e:	0109      	lsls	r1, r1, #4
   81010:	b2c9      	uxtb	r1, r1
   81012:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   81016:	f502 4261 	add.w	r2, r2, #57600	; 0xe100
   8101a:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   8101e:	601c      	str	r4, [r3, #0]
	NVIC_ClearPendingIRQ(IRQN);
	NVIC_SetPriority(IRQN, Priority); 
	NVIC_EnableIRQ(IRQN);
}
   81020:	bc10      	pop	{r4}
   81022:	4770      	bx	lr
   81024:	e000ed14 	.word	0xe000ed14

00081028 <interrupts_enable_pio>:


void interrupts_enable_pio(uint32_t PeripheralID, uint32_t Pin, uint32_t Priority, uint8_t Mode)
{
   81028:	b570      	push	{r4, r5, r6, lr}
	// Check if the programmer is legit
	if (PeripheralID < ID_PIOA || PeripheralID > ID_PIOD)	// PIOD is the last register in SAM3x8e
   8102a:	f1a0 040b 	sub.w	r4, r0, #11
   8102e:	2c03      	cmp	r4, #3
   81030:	d82a      	bhi.n	81088 <interrupts_enable_pio+0x60>
		return;
	
	// Enable interrupt registers 
	PMC->PMC_PCER0	=	(1 << PeripheralID);				// Enable the peripheral clock for port A
   81032:	2401      	movs	r4, #1
   81034:	4084      	lsls	r4, r0
   81036:	4d15      	ldr	r5, [pc, #84]	; (8108c <interrupts_enable_pio+0x64>)
   81038:	612c      	str	r4, [r5, #16]
	
	// Choose the correct peripheral controller
	Pio *CurrentPio;
	switch (PeripheralID)
   8103a:	f1a0 040b 	sub.w	r4, r0, #11
   8103e:	2c03      	cmp	r4, #3
   81040:	d80a      	bhi.n	81058 <interrupts_enable_pio+0x30>
   81042:	e8df f004 	tbb	[pc, r4]
   81046:	0402      	.short	0x0402
   81048:	0806      	.short	0x0806
	{
		case ID_PIOA:
			CurrentPio = PIOA;
   8104a:	4e11      	ldr	r6, [pc, #68]	; (81090 <interrupts_enable_pio+0x68>)
   8104c:	e004      	b.n	81058 <interrupts_enable_pio+0x30>
			break;
		case ID_PIOB:
			CurrentPio = PIOB;
   8104e:	4e11      	ldr	r6, [pc, #68]	; (81094 <interrupts_enable_pio+0x6c>)
			break;
   81050:	e002      	b.n	81058 <interrupts_enable_pio+0x30>
		case ID_PIOC:
			CurrentPio = PIOC;
   81052:	4e11      	ldr	r6, [pc, #68]	; (81098 <interrupts_enable_pio+0x70>)
			break;
   81054:	e000      	b.n	81058 <interrupts_enable_pio+0x30>
		case ID_PIOD:
			CurrentPio = PIOD;
   81056:	4e11      	ldr	r6, [pc, #68]	; (8109c <interrupts_enable_pio+0x74>)
   81058:	461d      	mov	r5, r3
   8105a:	460c      	mov	r4, r1
			break;
		default: // SHOULD NEVER HAPPEN, because of if function above
			break;
	}
	CurrentPio->PIO_IER	=	Pin;										// Enable the interrupt register on the configured pin
   8105c:	6431      	str	r1, [r6, #64]	; 0x40
	interrupts_enable_interrupt_vector(PeripheralID, Priority);		// Enable nested interrupt vector and set priority for the configured controller
   8105e:	4611      	mov	r1, r2
   81060:	4b0f      	ldr	r3, [pc, #60]	; (810a0 <interrupts_enable_pio+0x78>)
   81062:	4798      	blx	r3
	
	// Select the interrupt mode, if the programmer is stupid the default mode will be pin change
	switch (Mode)
   81064:	2d01      	cmp	r5, #1
   81066:	d002      	beq.n	8106e <interrupts_enable_pio+0x46>
   81068:	2d02      	cmp	r5, #2
   8106a:	d007      	beq.n	8107c <interrupts_enable_pio+0x54>
   8106c:	bd70      	pop	{r4, r5, r6, pc}
	{
		case INTERRUPT_PIN_CHANGE_MODE:
			break; // No need to configure anything else, just for show
		case INTERRUPT_RISING_EDGE_MODE:
			CurrentPio->PIO_AIMER		=	Pin;		// Enable additional interrupt modes
   8106e:	f8c6 40b0 	str.w	r4, [r6, #176]	; 0xb0
			CurrentPio->PIO_ESR			=	Pin;				// Select edge detection
   81072:	f8c6 40c0 	str.w	r4, [r6, #192]	; 0xc0
			CurrentPio->PIO_REHLSR		=	Pin;				// Select rising edge detection
   81076:	f8c6 40d4 	str.w	r4, [r6, #212]	; 0xd4
			break;
   8107a:	bd70      	pop	{r4, r5, r6, pc}
		case INTERRUPT_FALLING_EDGE_MODE:
			CurrentPio->PIO_AIMER		=	Pin;				// Enable additional interrupt modes
   8107c:	f8c6 40b0 	str.w	r4, [r6, #176]	; 0xb0
			CurrentPio->PIO_ESR			=	Pin;				// Select edge detection
   81080:	f8c6 40c0 	str.w	r4, [r6, #192]	; 0xc0
			CurrentPio->PIO_FELLSR		=	Pin;				// Select falling edge detection
   81084:	f8c6 40d0 	str.w	r4, [r6, #208]	; 0xd0
   81088:	bd70      	pop	{r4, r5, r6, pc}
   8108a:	bf00      	nop
   8108c:	400e0600 	.word	0x400e0600
   81090:	400e0e00 	.word	0x400e0e00
   81094:	400e1000 	.word	0x400e1000
   81098:	400e1200 	.word	0x400e1200
   8109c:	400e1400 	.word	0x400e1400
   810a0:	00080fd9 	.word	0x00080fd9

000810a4 <PIOA_Handler>:
	// PIOA->PIO_DIFSR	=	PIO_PA15;				// Select debouncing filter
	// PIOA->PIO_SCDR	=	0x01;
}

void PIOA_Handler(void)
{
   810a4:	b410      	push	{r4}
	uint32_t TimerCounterValue	=		TC2->TC_CHANNEL[2].TC_CV;
   810a6:	4b14      	ldr	r3, [pc, #80]	; (810f8 <PIOA_Handler+0x54>)
   810a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
	uint32_t status_register	=		PIOA->PIO_ISR;
   810ac:	4a13      	ldr	r2, [pc, #76]	; (810fc <PIOA_Handler+0x58>)
   810ae:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
	// Check if the interrupt source is from the crankshaft sensor
	if (status_register & CRANK_SIGNAL)
   810b0:	f012 0f80 	tst.w	r2, #128	; 0x80
   810b4:	d012      	beq.n	810dc <PIOA_Handler+0x38>
	{
		CrankCurrCycleCounts	=		TimerCounterValue - CrankTimerCounts;
   810b6:	4c12      	ldr	r4, [pc, #72]	; (81100 <PIOA_Handler+0x5c>)
   810b8:	6821      	ldr	r1, [r4, #0]
   810ba:	1a59      	subs	r1, r3, r1
   810bc:	4811      	ldr	r0, [pc, #68]	; (81104 <PIOA_Handler+0x60>)
   810be:	6001      	str	r1, [r0, #0]
		CrankTimerCounts		=		TimerCounterValue;
   810c0:	6023      	str	r3, [r4, #0]
		CrankTachCycleCounts	+=		CrankCurrCycleCounts;
   810c2:	6804      	ldr	r4, [r0, #0]
   810c4:	4810      	ldr	r0, [pc, #64]	; (81108 <PIOA_Handler+0x64>)
   810c6:	6801      	ldr	r1, [r0, #0]
   810c8:	4421      	add	r1, r4
   810ca:	6001      	str	r1, [r0, #0]
		CrankTooth++;
   810cc:	480f      	ldr	r0, [pc, #60]	; (8110c <PIOA_Handler+0x68>)
   810ce:	8801      	ldrh	r1, [r0, #0]
   810d0:	3101      	adds	r1, #1
   810d2:	b289      	uxth	r1, r1
   810d4:	8001      	strh	r1, [r0, #0]
		CrankSignalFlag			=		TRUE;
   810d6:	2001      	movs	r0, #1
   810d8:	490d      	ldr	r1, [pc, #52]	; (81110 <PIOA_Handler+0x6c>)
   810da:	7008      	strb	r0, [r1, #0]
	}
	// Check if the interrupt source is from the camshaft sensor
	if (status_register & CAM_SIGNAL)
   810dc:	f412 4f00 	tst.w	r2, #32768	; 0x8000
   810e0:	d008      	beq.n	810f4 <PIOA_Handler+0x50>
	{
		CamCurrCycleCounts		=		TimerCounterValue - CamTimerCounts;
   810e2:	490c      	ldr	r1, [pc, #48]	; (81114 <PIOA_Handler+0x70>)
   810e4:	680a      	ldr	r2, [r1, #0]
   810e6:	1a9a      	subs	r2, r3, r2
   810e8:	480b      	ldr	r0, [pc, #44]	; (81118 <PIOA_Handler+0x74>)
   810ea:	6002      	str	r2, [r0, #0]
		CamTimerCounts			=		TimerCounterValue;
   810ec:	600b      	str	r3, [r1, #0]
		CamSignalFlag			=		TRUE;
   810ee:	2201      	movs	r2, #1
   810f0:	4b0a      	ldr	r3, [pc, #40]	; (8111c <PIOA_Handler+0x78>)
   810f2:	701a      	strb	r2, [r3, #0]
	}
}
   810f4:	bc10      	pop	{r4}
   810f6:	4770      	bx	lr
   810f8:	40088000 	.word	0x40088000
   810fc:	400e0e00 	.word	0x400e0e00
   81100:	20070584 	.word	0x20070584
   81104:	200705bc 	.word	0x200705bc
   81108:	200720f0 	.word	0x200720f0
   8110c:	20072600 	.word	0x20072600
   81110:	20072602 	.word	0x20072602
   81114:	20071604 	.word	0x20071604
   81118:	20070588 	.word	0x20070588
   8111c:	200720f4 	.word	0x200720f4

00081120 <math_map_adc>:

#include "math.h"

uint32_t math_map_adc(uint16_t min, uint16_t max, uint16_t value)
{
	return ((value * max) >> ADC_RESOLUTION) + min;
   81120:	fb01 f202 	mul.w	r2, r1, r2
}
   81124:	eb00 20a2 	add.w	r0, r0, r2, asr #10
   81128:	4770      	bx	lr
   8112a:	bf00      	nop

0008112c <math_map>:
uint32_t math_map(uint16_t min, uint16_t max, int16_t value, uint16_t div)
{
	if (value < 0)
   8112c:	2a00      	cmp	r2, #0
		return 0;
	return ((value * max) / div) + min;
   8112e:	bfa3      	ittte	ge
   81130:	4351      	mulge	r1, r2
   81132:	fb91 f3f3 	sdivge	r3, r1, r3
   81136:	18c0      	addge	r0, r0, r3
	return ((value * max) >> ADC_RESOLUTION) + min;
}
uint32_t math_map(uint16_t min, uint16_t max, int16_t value, uint16_t div)
{
	if (value < 0)
		return 0;
   81138:	2000      	movlt	r0, #0
	return ((value * max) / div) + min;
}
   8113a:	4770      	bx	lr

0008113c <math_find_median>:

// ATTENTION this will not work if the vector is not 16 bit, not sure how to make it global size since it is a pointer
uint16_t math_find_median(uint16_t * Vector, uint16_t VectorLength)
{
   8113c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8113e:	af00      	add	r7, sp, #0
   81140:	4605      	mov	r5, r0
   81142:	4608      	mov	r0, r1
	uint16_t TempVector[VectorLength];
   81144:	004b      	lsls	r3, r1, #1
   81146:	3308      	adds	r3, #8
   81148:	f023 0307 	bic.w	r3, r3, #7
   8114c:	ebad 0d03 	sub.w	sp, sp, r3
   81150:	466c      	mov	r4, sp
	// Copy vector so we won't change him (copy constructor)
	for (uint16_t i = 0; i < VectorLength; i++)
   81152:	2900      	cmp	r1, #0
   81154:	d03b      	beq.n	811ce <math_find_median+0x92>
   81156:	1eab      	subs	r3, r5, #2
   81158:	f1ad 0202 	sub.w	r2, sp, #2
   8115c:	3901      	subs	r1, #1
   8115e:	b289      	uxth	r1, r1
   81160:	eb05 0541 	add.w	r5, r5, r1, lsl #1
	{
		TempVector[i] = Vector[i];
   81164:	f833 1f02 	ldrh.w	r1, [r3, #2]!
   81168:	f822 1f02 	strh.w	r1, [r2, #2]!
// ATTENTION this will not work if the vector is not 16 bit, not sure how to make it global size since it is a pointer
uint16_t math_find_median(uint16_t * Vector, uint16_t VectorLength)
{
	uint16_t TempVector[VectorLength];
	// Copy vector so we won't change him (copy constructor)
	for (uint16_t i = 0; i < VectorLength; i++)
   8116c:	42ab      	cmp	r3, r5
   8116e:	d1f9      	bne.n	81164 <math_find_median+0x28>
	{
		TempVector[i] = Vector[i];
		//uart_print_string("her "); uart_print_int(Vector[i]); uart_new_line();
	}
	// Insertion sort
	for (uint16_t i = 1; i < VectorLength; i++)
   81170:	2801      	cmp	r0, #1
   81172:	d81a      	bhi.n	811aa <math_find_median+0x6e>
   81174:	e02b      	b.n	811ce <math_find_median+0x92>
	{
		uint16_t j = i;
		while (j > 0 && TempVector[j] < TempVector[j-1])
		{
			uint16_t temp = TempVector[j];
			TempVector[j] = TempVector[j-1];
   81176:	f824 201e 	strh.w	r2, [r4, lr, lsl #1]
			TempVector[j-1] = temp;
   8117a:	f824 5016 	strh.w	r5, [r4, r6, lsl #1]
			j--;
   8117e:	3b01      	subs	r3, #1
   81180:	b29b      	uxth	r3, r3
	}
	// Insertion sort
	for (uint16_t i = 1; i < VectorLength; i++)
	{
		uint16_t j = i;
		while (j > 0 && TempVector[j] < TempVector[j-1])
   81182:	b14b      	cbz	r3, 81198 <math_find_median+0x5c>
   81184:	469e      	mov	lr, r3
   81186:	eb04 0243 	add.w	r2, r4, r3, lsl #1
   8118a:	f834 5013 	ldrh.w	r5, [r4, r3, lsl #1]
   8118e:	1e5e      	subs	r6, r3, #1
   81190:	f832 2c02 	ldrh.w	r2, [r2, #-2]
   81194:	4295      	cmp	r5, r2
   81196:	d3ee      	bcc.n	81176 <math_find_median+0x3a>
	{
		TempVector[i] = Vector[i];
		//uart_print_string("her "); uart_print_int(Vector[i]); uart_new_line();
	}
	// Insertion sort
	for (uint16_t i = 1; i < VectorLength; i++)
   81198:	4584      	cmp	ip, r0
   8119a:	d218      	bcs.n	811ce <math_find_median+0x92>
   8119c:	3101      	adds	r1, #1
   8119e:	f10c 0c01 	add.w	ip, ip, #1
   811a2:	fa1f fc8c 	uxth.w	ip, ip
   811a6:	b289      	uxth	r1, r1
   811a8:	e002      	b.n	811b0 <math_find_median+0x74>
   811aa:	f04f 0c02 	mov.w	ip, #2
   811ae:	2101      	movs	r1, #1
	{
		uint16_t j = i;
		while (j > 0 && TempVector[j] < TempVector[j-1])
   811b0:	2900      	cmp	r1, #0
   811b2:	d0f3      	beq.n	8119c <math_find_median+0x60>
   811b4:	468e      	mov	lr, r1
   811b6:	eb04 0341 	add.w	r3, r4, r1, lsl #1
   811ba:	f834 5011 	ldrh.w	r5, [r4, r1, lsl #1]
   811be:	1e4e      	subs	r6, r1, #1
   811c0:	f833 2c02 	ldrh.w	r2, [r3, #-2]
   811c4:	4295      	cmp	r5, r2
   811c6:	bf38      	it	cc
   811c8:	460b      	movcc	r3, r1
   811ca:	d3d4      	bcc.n	81176 <math_find_median+0x3a>
   811cc:	e7e4      	b.n	81198 <math_find_median+0x5c>
			TempVector[j-1] = temp;
			j--;
		}
	}
	// Return median
	return TempVector[(uint16_t)((VectorLength * 1.0 + 0.5) / 2.0)];
   811ce:	4b08      	ldr	r3, [pc, #32]	; (811f0 <math_find_median+0xb4>)
   811d0:	4798      	blx	r3
   811d2:	2200      	movs	r2, #0
   811d4:	4b07      	ldr	r3, [pc, #28]	; (811f4 <math_find_median+0xb8>)
   811d6:	4d08      	ldr	r5, [pc, #32]	; (811f8 <math_find_median+0xbc>)
   811d8:	47a8      	blx	r5
   811da:	2200      	movs	r2, #0
   811dc:	4b05      	ldr	r3, [pc, #20]	; (811f4 <math_find_median+0xb8>)
   811de:	4d07      	ldr	r5, [pc, #28]	; (811fc <math_find_median+0xc0>)
   811e0:	47a8      	blx	r5
   811e2:	4b07      	ldr	r3, [pc, #28]	; (81200 <math_find_median+0xc4>)
   811e4:	4798      	blx	r3
   811e6:	b280      	uxth	r0, r0
}
   811e8:	f834 0010 	ldrh.w	r0, [r4, r0, lsl #1]
   811ec:	46bd      	mov	sp, r7
   811ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   811f0:	00082655 	.word	0x00082655
   811f4:	3fe00000 	.word	0x3fe00000
   811f8:	000823bd 	.word	0x000823bd
   811fc:	00082721 	.word	0x00082721
   81200:	00082b45 	.word	0x00082b45

00081204 <math_find_interpolation_index>:
	uint32_t calc4 = (uint32_t)Table[MapIndexHigh][RpmIndexHigh] * (MapWeight) * (RpmWeight);
	
	return (calc1 + calc2 + calc3 + calc4) / 10000;
}
void math_find_interpolation_index(uint8_t * Vector, uint16_t Value, uint8_t * Low, uint8_t * High, uint16_t Scaler, uint8_t Len)
{
   81204:	b5f0      	push	{r4, r5, r6, r7, lr}
   81206:	f8bd e014 	ldrh.w	lr, [sp, #20]
   8120a:	f89d 7018 	ldrb.w	r7, [sp, #24]
	for (uint8_t Index = 0; Index < Len; Index++)
   8120e:	b1c7      	cbz	r7, 81242 <math_find_interpolation_index+0x3e>
   81210:	3801      	subs	r0, #1
   81212:	2500      	movs	r5, #0
   81214:	b2ee      	uxtb	r6, r5
	{	
		uint16_t Temp = Vector[Index] * Scaler;
   81216:	f810 4f01 	ldrb.w	r4, [r0, #1]!
   8121a:	fb04 f40e 	mul.w	r4, r4, lr
   8121e:	b2a4      	uxth	r4, r4
		if (Value > Temp) {
   81220:	428c      	cmp	r4, r1
   81222:	d201      	bcs.n	81228 <math_find_interpolation_index+0x24>
			*Low = Index;
   81224:	7016      	strb	r6, [r2, #0]
   81226:	e008      	b.n	8123a <math_find_interpolation_index+0x36>
		} 
		else if (Value < Temp) {
   81228:	428c      	cmp	r4, r1
   8122a:	d901      	bls.n	81230 <math_find_interpolation_index+0x2c>
			*High = Index;
   8122c:	701e      	strb	r6, [r3, #0]
			break;
   8122e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		} 
		else if (Value == Temp) {
   81230:	428c      	cmp	r4, r1
   81232:	d102      	bne.n	8123a <math_find_interpolation_index+0x36>
			*Low = Index;
   81234:	7016      	strb	r6, [r2, #0]
			*High = Index;
   81236:	701e      	strb	r6, [r3, #0]
			break;
   81238:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8123a:	3501      	adds	r5, #1
	
	return (calc1 + calc2 + calc3 + calc4) / 10000;
}
void math_find_interpolation_index(uint8_t * Vector, uint16_t Value, uint8_t * Low, uint8_t * High, uint16_t Scaler, uint8_t Len)
{
	for (uint8_t Index = 0; Index < Len; Index++)
   8123c:	b2ec      	uxtb	r4, r5
   8123e:	42a7      	cmp	r7, r4
   81240:	d8e8      	bhi.n	81214 <math_find_interpolation_index+0x10>
   81242:	bdf0      	pop	{r4, r5, r6, r7, pc}

00081244 <math_interpolation>:


// Calculate the weight of the value compared to indexes x1 and x2
uint8_t math_interpolation(uint16_t value, uint16_t x1, uint16_t x2)
{
	if (value <= x1) // below or equal to lower bound
   81244:	4288      	cmp	r0, r1
   81246:	d90a      	bls.n	8125e <math_interpolation+0x1a>
		return 0;

	if (value >= x2) // above or equal to upper bounds
   81248:	4290      	cmp	r0, r2
   8124a:	d20a      	bcs.n	81262 <math_interpolation+0x1e>
		return 100;

	return ((uint32_t)(value - x1) * 100)/((x2 - x1));
   8124c:	1a40      	subs	r0, r0, r1
   8124e:	2364      	movs	r3, #100	; 0x64
   81250:	fb03 f000 	mul.w	r0, r3, r0
   81254:	1a51      	subs	r1, r2, r1
   81256:	fbb0 f0f1 	udiv	r0, r0, r1
   8125a:	b2c0      	uxtb	r0, r0
   8125c:	4770      	bx	lr

// Calculate the weight of the value compared to indexes x1 and x2
uint8_t math_interpolation(uint16_t value, uint16_t x1, uint16_t x2)
{
	if (value <= x1) // below or equal to lower bound
		return 0;
   8125e:	2000      	movs	r0, #0
   81260:	4770      	bx	lr

	if (value >= x2) // above or equal to upper bounds
		return 100;
   81262:	2064      	movs	r0, #100	; 0x64

	return ((uint32_t)(value - x1) * 100)/((x2 - x1));
   81264:	4770      	bx	lr
   81266:	bf00      	nop

00081268 <math_interpolation_array>:
	// Return median
	return TempVector[(uint16_t)((VectorLength * 1.0 + 0.5) / 2.0)];
}

uint16_t math_interpolation_array(uint16_t Rpm, uint16_t Map, uint8_t Table[THREE_D_TABLE_SIZE][THREE_D_TABLE_SIZE], uint8_t RpmBins[THREE_D_TABLE_SIZE], uint8_t MapBins[THREE_D_TABLE_SIZE])
{
   81268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8126c:	b087      	sub	sp, #28
   8126e:	4682      	mov	sl, r0
   81270:	4688      	mov	r8, r1
   81272:	4615      	mov	r5, r2
   81274:	461e      	mov	r6, r3
   81276:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
	uint8_t RpmIndexLow = 0, MapIndexLow = 0;
   8127a:	2300      	movs	r3, #0
   8127c:	f88d 3017 	strb.w	r3, [sp, #23]
   81280:	f88d 3016 	strb.w	r3, [sp, #22]
	uint8_t RpmIndexHigh = THREE_D_TABLE_SIZE - 1, MapIndexHigh = THREE_D_TABLE_SIZE - 1;
   81284:	230f      	movs	r3, #15
   81286:	f88d 3015 	strb.w	r3, [sp, #21]
   8128a:	f88d 3014 	strb.w	r3, [sp, #20]
	// Find where the engine is positioned in the 3D tables
	math_find_interpolation_index(RpmBins, Rpm, &RpmIndexLow, &RpmIndexHigh, RPM_SCALER, THREE_D_TABLE_SIZE);
   8128e:	2410      	movs	r4, #16
   81290:	9401      	str	r4, [sp, #4]
   81292:	2364      	movs	r3, #100	; 0x64
   81294:	9300      	str	r3, [sp, #0]
   81296:	f10d 0315 	add.w	r3, sp, #21
   8129a:	f10d 0217 	add.w	r2, sp, #23
   8129e:	4601      	mov	r1, r0
   812a0:	4630      	mov	r0, r6
   812a2:	4f28      	ldr	r7, [pc, #160]	; (81344 <math_interpolation_array+0xdc>)
   812a4:	47b8      	blx	r7
	math_find_interpolation_index(MapBins, Map, &MapIndexLow, &MapIndexHigh, 1, THREE_D_TABLE_SIZE);
   812a6:	9401      	str	r4, [sp, #4]
   812a8:	2301      	movs	r3, #1
   812aa:	9300      	str	r3, [sp, #0]
   812ac:	ab05      	add	r3, sp, #20
   812ae:	f10d 0216 	add.w	r2, sp, #22
   812b2:	f8cd 800c 	str.w	r8, [sp, #12]
   812b6:	4641      	mov	r1, r8
   812b8:	4648      	mov	r0, r9
   812ba:	47b8      	blx	r7

	// Use the indexes to calculate a interpolated value
	// Weighted average is first used
	uint8_t RpmWeight = math_interpolation(Rpm, RpmBins[RpmIndexLow] * RPM_SCALER, RpmBins[RpmIndexHigh] * RPM_SCALER);
   812bc:	f89d 8017 	ldrb.w	r8, [sp, #23]
   812c0:	f89d 7015 	ldrb.w	r7, [sp, #21]
   812c4:	5df2      	ldrb	r2, [r6, r7]
   812c6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   812ca:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   812ce:	0092      	lsls	r2, r2, #2
   812d0:	b292      	uxth	r2, r2
   812d2:	f816 1008 	ldrb.w	r1, [r6, r8]
   812d6:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   812da:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   812de:	0089      	lsls	r1, r1, #2
   812e0:	b289      	uxth	r1, r1
   812e2:	4650      	mov	r0, sl
   812e4:	f8df b064 	ldr.w	fp, [pc, #100]	; 8134c <math_interpolation_array+0xe4>
   812e8:	47d8      	blx	fp
   812ea:	4604      	mov	r4, r0
// 		uart_print_string("Weight "); uart_print_int(RpmWeight); uart_new_line();
// 		DebugCounter = 0;
// 	}
// 	DebugCounter = DebugCounter + 1;
	
	uint8_t MapWeight = math_interpolation(Map, MapBins[MapIndexLow], MapBins[MapIndexHigh]);
   812ec:	f89d 6016 	ldrb.w	r6, [sp, #22]
   812f0:	f89d a014 	ldrb.w	sl, [sp, #20]
   812f4:	f819 200a 	ldrb.w	r2, [r9, sl]
   812f8:	f819 1006 	ldrb.w	r1, [r9, r6]
   812fc:	9803      	ldr	r0, [sp, #12]
   812fe:	47d8      	blx	fp
	MAP	
	x	calc3	calc4
	x	calc1	calc2
	RPM	x		x                                                           */
	/************************************************************************/
	uint32_t calc1 = (uint32_t)Table[MapIndexLow][RpmIndexLow] * (100 - MapWeight) * (100 - RpmWeight);
   81300:	eb05 1606 	add.w	r6, r5, r6, lsl #4
   81304:	f1c4 0164 	rsb	r1, r4, #100	; 0x64
	uint32_t calc2 = (uint32_t)Table[MapIndexLow][RpmIndexHigh] * (100 - MapWeight) * (RpmWeight);
	uint32_t calc3 = (uint32_t)Table[MapIndexHigh][RpmIndexLow] * (MapWeight) * (100 - RpmWeight);
   81308:	eb05 150a 	add.w	r5, r5, sl, lsl #4
	uint32_t calc4 = (uint32_t)Table[MapIndexHigh][RpmIndexHigh] * (MapWeight) * (RpmWeight);
	
	return (calc1 + calc2 + calc3 + calc4) / 10000;
   8130c:	f816 2008 	ldrb.w	r2, [r6, r8]
   81310:	5df3      	ldrb	r3, [r6, r7]
   81312:	fb04 f303 	mul.w	r3, r4, r3
   81316:	fb01 3302 	mla	r3, r1, r2, r3
   8131a:	f1c0 0664 	rsb	r6, r0, #100	; 0x64
   8131e:	f815 2008 	ldrb.w	r2, [r5, r8]
   81322:	5ded      	ldrb	r5, [r5, r7]
   81324:	fb04 f405 	mul.w	r4, r4, r5
   81328:	fb01 4402 	mla	r4, r1, r2, r4
   8132c:	fb00 f004 	mul.w	r0, r0, r4
   81330:	fb06 0003 	mla	r0, r6, r3, r0
   81334:	4b04      	ldr	r3, [pc, #16]	; (81348 <math_interpolation_array+0xe0>)
   81336:	fba3 3000 	umull	r3, r0, r3, r0
}
   8133a:	f3c0 304f 	ubfx	r0, r0, #13, #16
   8133e:	b007      	add	sp, #28
   81340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81344:	00081205 	.word	0x00081205
   81348:	d1b71759 	.word	0xd1b71759
   8134c:	00081245 	.word	0x00081245

00081350 <sensors_init>:
 */ 

 #include "sensors.h"

void sensors_init(void)
{
   81350:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81354:	2400      	movs	r4, #0
	// Initialize sensor look up vector/table
	for (uint16_t i = 0; i < LUT_SIZE; i++)
	{
		CltAdc_LUT[i]		= eeprom_read_byte(EEPROM_CLT_ADC_INDEX + i);
   81356:	4e18      	ldr	r6, [pc, #96]	; (813b8 <sensors_init+0x68>)
   81358:	f8df 8070 	ldr.w	r8, [pc, #112]	; 813cc <sensors_init+0x7c>
		IatAdc_LUT[i]		= eeprom_read_byte(EEPROM_IAT_ADC_INDEX + i);
   8135c:	4f17      	ldr	r7, [pc, #92]	; (813bc <sensors_init+0x6c>)
   8135e:	b2a5      	uxth	r5, r4
void sensors_init(void)
{
	// Initialize sensor look up vector/table
	for (uint16_t i = 0; i < LUT_SIZE; i++)
	{
		CltAdc_LUT[i]		= eeprom_read_byte(EEPROM_CLT_ADC_INDEX + i);
   81360:	f505 7058 	add.w	r0, r5, #864	; 0x360
   81364:	b280      	uxth	r0, r0
   81366:	47b0      	blx	r6
   81368:	f808 0004 	strb.w	r0, [r8, r4]
		IatAdc_LUT[i]		= eeprom_read_byte(EEPROM_IAT_ADC_INDEX + i);
   8136c:	f505 60ec 	add.w	r0, r5, #1888	; 0x760
   81370:	b280      	uxth	r0, r0
   81372:	47b0      	blx	r6
   81374:	5538      	strb	r0, [r7, r4]
		AfrAdc_LUT[i]		= eeprom_read_byte(EEPROM_AFR_ADC_INDEX + i);
   81376:	f505 6036 	add.w	r0, r5, #2912	; 0xb60
   8137a:	b280      	uxth	r0, r0
   8137c:	47b0      	blx	r6
   8137e:	4b10      	ldr	r3, [pc, #64]	; (813c0 <sensors_init+0x70>)
   81380:	5518      	strb	r0, [r3, r4]
   81382:	3401      	adds	r4, #1
 #include "sensors.h"

void sensors_init(void)
{
	// Initialize sensor look up vector/table
	for (uint16_t i = 0; i < LUT_SIZE; i++)
   81384:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
   81388:	d1e9      	bne.n	8135e <sensors_init+0xe>
		CltAdc_LUT[i]		= eeprom_read_byte(EEPROM_CLT_ADC_INDEX + i);
		IatAdc_LUT[i]		= eeprom_read_byte(EEPROM_IAT_ADC_INDEX + i);
		AfrAdc_LUT[i]		= eeprom_read_byte(EEPROM_AFR_ADC_INDEX + i);
	}
	// Initialize config parameters
	engine_config.MapLow	= eeprom_read_byte(EEPROM_MAP_LOW_INDEX);
   8138a:	f640 7062 	movw	r0, #3938	; 0xf62
   8138e:	4d0a      	ldr	r5, [pc, #40]	; (813b8 <sensors_init+0x68>)
   81390:	47a8      	blx	r5
   81392:	4c0c      	ldr	r4, [pc, #48]	; (813c4 <sensors_init+0x74>)
   81394:	72a0      	strb	r0, [r4, #10]
	engine_config.MapHigh	= eeprom_read_int(EEPROM_MAP_HIGH_INDEX);
   81396:	f640 7063 	movw	r0, #3939	; 0xf63
   8139a:	4b0b      	ldr	r3, [pc, #44]	; (813c8 <sensors_init+0x78>)
   8139c:	4798      	blx	r3
   8139e:	81a0      	strh	r0, [r4, #12]
	engine_config.TpsLow	= eeprom_read_byte(EEPROM_TPS_LOW_INDEX);
   813a0:	f44f 6076 	mov.w	r0, #3936	; 0xf60
   813a4:	47a8      	blx	r5
   813a6:	b280      	uxth	r0, r0
   813a8:	8060      	strh	r0, [r4, #2]
	engine_config.TpsHigh	= eeprom_read_byte(EEPROM_TPS_HIGH_INDEX);
   813aa:	f640 7061 	movw	r0, #3937	; 0xf61
   813ae:	47a8      	blx	r5
   813b0:	b280      	uxth	r0, r0
   813b2:	80a0      	strh	r0, [r4, #4]
   813b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   813b8:	00080d35 	.word	0x00080d35
   813bc:	20071be8 	.word	0x20071be8
   813c0:	20072100 	.word	0x20072100
   813c4:	20071b3c 	.word	0x20071b3c
   813c8:	00080d95 	.word	0x00080d95
   813cc:	2007162c 	.word	0x2007162c

000813d0 <sensors_read_adc>:
}

void sensors_read_adc(void)
{
   813d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	// TODO: TURN GLOBAL INTERRUPTS OFF
	engine.Clt = CltAdc_LUT[math_find_median(AdcData[ADC_CLT_CH], ADC_MEDIAN_FILTER_LENGTH)];
   813d4:	4e26      	ldr	r6, [pc, #152]	; (81470 <sensors_read_adc+0xa0>)
   813d6:	2103      	movs	r1, #3
   813d8:	4630      	mov	r0, r6
   813da:	4f26      	ldr	r7, [pc, #152]	; (81474 <sensors_read_adc+0xa4>)
   813dc:	47b8      	blx	r7
   813de:	4b26      	ldr	r3, [pc, #152]	; (81478 <sensors_read_adc+0xa8>)
   813e0:	5c1b      	ldrb	r3, [r3, r0]
   813e2:	4c26      	ldr	r4, [pc, #152]	; (8147c <sensors_read_adc+0xac>)
   813e4:	81a3      	strh	r3, [r4, #12]
	engine.Iat = IatAdc_LUT[math_find_median(AdcData[ADC_IAT_CH], ADC_MEDIAN_FILTER_LENGTH)];
   813e6:	2103      	movs	r1, #3
   813e8:	f106 000c 	add.w	r0, r6, #12
   813ec:	47b8      	blx	r7
   813ee:	4b24      	ldr	r3, [pc, #144]	; (81480 <sensors_read_adc+0xb0>)
   813f0:	5c1b      	ldrb	r3, [r3, r0]
   813f2:	8163      	strh	r3, [r4, #10]
	engine.Afr = AfrAdc_LUT[math_find_median(AdcData[ADC_AFR_CH], ADC_MEDIAN_FILTER_LENGTH)];
   813f4:	2103      	movs	r1, #3
   813f6:	1db0      	adds	r0, r6, #6
   813f8:	47b8      	blx	r7
   813fa:	4b22      	ldr	r3, [pc, #136]	; (81484 <sensors_read_adc+0xb4>)
   813fc:	5c1b      	ldrb	r3, [r3, r0]
   813fe:	b2db      	uxtb	r3, r3
   81400:	73e3      	strb	r3, [r4, #15]
	engine.Map = math_map_adc(engine_config.MapLow, engine_config.MapHigh, math_find_median(AdcData[ADC_MAP_CH], ADC_MEDIAN_FILTER_LENGTH));
   81402:	4d21      	ldr	r5, [pc, #132]	; (81488 <sensors_read_adc+0xb8>)
   81404:	f895 800a 	ldrb.w	r8, [r5, #10]
   81408:	fa5f f888 	uxtb.w	r8, r8
   8140c:	f8b5 900c 	ldrh.w	r9, [r5, #12]
   81410:	fa1f f989 	uxth.w	r9, r9
   81414:	2103      	movs	r1, #3
   81416:	f106 0012 	add.w	r0, r6, #18
   8141a:	47b8      	blx	r7
   8141c:	4602      	mov	r2, r0
   8141e:	4649      	mov	r1, r9
   81420:	4640      	mov	r0, r8
   81422:	f8df 806c 	ldr.w	r8, [pc, #108]	; 81490 <sensors_read_adc+0xc0>
   81426:	47c0      	blx	r8
   81428:	b280      	uxth	r0, r0
   8142a:	8120      	strh	r0, [r4, #8]
	engine.TpsAdc = math_find_median(AdcData[ADC_TPS_CH], ADC_MEDIAN_FILTER_LENGTH) >> 2; // Change to 8 bit
   8142c:	3e18      	subs	r6, #24
   8142e:	2103      	movs	r1, #3
   81430:	4630      	mov	r0, r6
   81432:	47b8      	blx	r7
   81434:	f3c0 008f 	ubfx	r0, r0, #2, #16
   81438:	8060      	strh	r0, [r4, #2]
	engine.Tps = math_map(0, 100, engine.TpsAdc - engine_config.TpsLow, engine_config.TpsHigh - engine_config.TpsLow);
   8143a:	8862      	ldrh	r2, [r4, #2]
   8143c:	8869      	ldrh	r1, [r5, #2]
   8143e:	88ab      	ldrh	r3, [r5, #4]
   81440:	8868      	ldrh	r0, [r5, #2]
   81442:	1a1b      	subs	r3, r3, r0
   81444:	1a52      	subs	r2, r2, r1
   81446:	b29b      	uxth	r3, r3
   81448:	b212      	sxth	r2, r2
   8144a:	2164      	movs	r1, #100	; 0x64
   8144c:	2000      	movs	r0, #0
   8144e:	4d0f      	ldr	r5, [pc, #60]	; (8148c <sensors_read_adc+0xbc>)
   81450:	47a8      	blx	r5
   81452:	b2c0      	uxtb	r0, r0
   81454:	7120      	strb	r0, [r4, #4]
	engine.Batt = math_map_adc(0, 150, math_find_median(AdcData[ADC_BATT_CH], ADC_MEDIAN_FILTER_LENGTH));
   81456:	2103      	movs	r1, #3
   81458:	f106 0048 	add.w	r0, r6, #72	; 0x48
   8145c:	47b8      	blx	r7
   8145e:	4602      	mov	r2, r0
   81460:	2196      	movs	r1, #150	; 0x96
   81462:	2000      	movs	r0, #0
   81464:	47c0      	blx	r8
   81466:	b2c0      	uxtb	r0, r0
   81468:	73a0      	strb	r0, [r4, #14]
   8146a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8146e:	bf00      	nop
   81470:	20071b7c 	.word	0x20071b7c
   81474:	0008113d 	.word	0x0008113d
   81478:	2007162c 	.word	0x2007162c
   8147c:	2007058c 	.word	0x2007058c
   81480:	20071be8 	.word	0x20071be8
   81484:	20072100 	.word	0x20072100
   81488:	20071b3c 	.word	0x20071b3c
   8148c:	0008112d 	.word	0x0008112d
   81490:	00081121 	.word	0x00081121

00081494 <table_init_table>:
	// Initialize Ignition array
	table_init_table(EEPROM_IGN_INDEX, &IgnTable, &IgnRpmBins, &IgnMapBins);
}

void table_init_table(uint16_t Index, uint8_t Table[THREE_D_TABLE_SIZE][THREE_D_TABLE_SIZE], uint8_t RpmBins[THREE_D_TABLE_SIZE], uint8_t MapBins[THREE_D_TABLE_SIZE])
{
   81494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81498:	b083      	sub	sp, #12
   8149a:	4683      	mov	fp, r0
   8149c:	4692      	mov	sl, r2
   8149e:	9301      	str	r3, [sp, #4]
   814a0:	f101 39ff 	add.w	r9, r1, #4294967295
   814a4:	f500 7880 	add.w	r8, r0, #256	; 0x100
   814a8:	fa1f f888 	uxth.w	r8, r8
	// Read from EEPROM the table (returns 1 if EEPROM is not connected)
	for (uint8_t i = 0; i < THREE_D_TABLE_SIZE; i++)
		for (uint8_t j = 0; j < THREE_D_TABLE_SIZE; j++)
			Table[i][j] = eeprom_read_byte(Index++);
   814ac:	4f1b      	ldr	r7, [pc, #108]	; (8151c <table_init_table+0x88>)
   814ae:	e00c      	b.n	814ca <table_init_table+0x36>
   814b0:	1c44      	adds	r4, r0, #1
   814b2:	b2a4      	uxth	r4, r4
   814b4:	47b8      	blx	r7
   814b6:	f805 0f01 	strb.w	r0, [r5, #1]!
   814ba:	4620      	mov	r0, r4

void table_init_table(uint16_t Index, uint8_t Table[THREE_D_TABLE_SIZE][THREE_D_TABLE_SIZE], uint8_t RpmBins[THREE_D_TABLE_SIZE], uint8_t MapBins[THREE_D_TABLE_SIZE])
{
	// Read from EEPROM the table (returns 1 if EEPROM is not connected)
	for (uint8_t i = 0; i < THREE_D_TABLE_SIZE; i++)
		for (uint8_t j = 0; j < THREE_D_TABLE_SIZE; j++)
   814bc:	42a6      	cmp	r6, r4
   814be:	d1f7      	bne.n	814b0 <table_init_table+0x1c>
   814c0:	f109 0910 	add.w	r9, r9, #16
			Table[i][j] = eeprom_read_byte(Index++);
   814c4:	4630      	mov	r0, r6
}

void table_init_table(uint16_t Index, uint8_t Table[THREE_D_TABLE_SIZE][THREE_D_TABLE_SIZE], uint8_t RpmBins[THREE_D_TABLE_SIZE], uint8_t MapBins[THREE_D_TABLE_SIZE])
{
	// Read from EEPROM the table (returns 1 if EEPROM is not connected)
	for (uint8_t i = 0; i < THREE_D_TABLE_SIZE; i++)
   814c6:	45b0      	cmp	r8, r6
   814c8:	d004      	beq.n	814d4 <table_init_table+0x40>
   814ca:	f100 0610 	add.w	r6, r0, #16
   814ce:	b2b6      	uxth	r6, r6
	// Initialize Ignition array
	table_init_table(EEPROM_IGN_INDEX, &IgnTable, &IgnRpmBins, &IgnMapBins);
}

void table_init_table(uint16_t Index, uint8_t Table[THREE_D_TABLE_SIZE][THREE_D_TABLE_SIZE], uint8_t RpmBins[THREE_D_TABLE_SIZE], uint8_t MapBins[THREE_D_TABLE_SIZE])
{
   814d0:	464d      	mov	r5, r9
   814d2:	e7ed      	b.n	814b0 <table_init_table+0x1c>
   814d4:	f10a 3aff 	add.w	sl, sl, #4294967295
   814d8:	f50b 7588 	add.w	r5, fp, #272	; 0x110
   814dc:	b2ad      	uxth	r5, r5
		for (uint8_t j = 0; j < THREE_D_TABLE_SIZE; j++)
			Table[i][j] = eeprom_read_byte(Index++);

	// Read from EEPROM the RPM values (returns 1 if EEPROM is not connected)
	for (uint8_t i = 0; i < THREE_D_TABLE_SIZE; i++)
		RpmBins[i] = eeprom_read_byte(Index++);
   814de:	4e0f      	ldr	r6, [pc, #60]	; (8151c <table_init_table+0x88>)
   814e0:	f108 0401 	add.w	r4, r8, #1
   814e4:	b2a4      	uxth	r4, r4
   814e6:	4640      	mov	r0, r8
   814e8:	47b0      	blx	r6
   814ea:	f80a 0f01 	strb.w	r0, [sl, #1]!
   814ee:	46a0      	mov	r8, r4
	for (uint8_t i = 0; i < THREE_D_TABLE_SIZE; i++)
		for (uint8_t j = 0; j < THREE_D_TABLE_SIZE; j++)
			Table[i][j] = eeprom_read_byte(Index++);

	// Read from EEPROM the RPM values (returns 1 if EEPROM is not connected)
	for (uint8_t i = 0; i < THREE_D_TABLE_SIZE; i++)
   814f0:	42a5      	cmp	r5, r4
   814f2:	d1f5      	bne.n	814e0 <table_init_table+0x4c>
   814f4:	f50b 7088 	add.w	r0, fp, #272	; 0x110
   814f8:	b280      	uxth	r0, r0
   814fa:	9b01      	ldr	r3, [sp, #4]
   814fc:	1e5d      	subs	r5, r3, #1
   814fe:	f50b 7690 	add.w	r6, fp, #288	; 0x120
   81502:	b2b6      	uxth	r6, r6
		RpmBins[i] = eeprom_read_byte(Index++);
	
	// Read from EEPROM the MAP values (returns 1 if EEPROM is not connected)
	for (uint8_t i = 0; i < THREE_D_TABLE_SIZE; i++)
		MapBins[i] = eeprom_read_byte(Index++);
   81504:	4f05      	ldr	r7, [pc, #20]	; (8151c <table_init_table+0x88>)
   81506:	1c44      	adds	r4, r0, #1
   81508:	b2a4      	uxth	r4, r4
   8150a:	47b8      	blx	r7
   8150c:	f805 0f01 	strb.w	r0, [r5, #1]!
   81510:	4620      	mov	r0, r4
	// Read from EEPROM the RPM values (returns 1 if EEPROM is not connected)
	for (uint8_t i = 0; i < THREE_D_TABLE_SIZE; i++)
		RpmBins[i] = eeprom_read_byte(Index++);
	
	// Read from EEPROM the MAP values (returns 1 if EEPROM is not connected)
	for (uint8_t i = 0; i < THREE_D_TABLE_SIZE; i++)
   81512:	42a6      	cmp	r6, r4
   81514:	d1f7      	bne.n	81506 <table_init_table+0x72>
		MapBins[i] = eeprom_read_byte(Index++);
}
   81516:	b003      	add	sp, #12
   81518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8151c:	00080d35 	.word	0x00080d35

00081520 <table_init>:

#include "table.h"

// Initialization function for arrays
void table_init(void)
{
   81520:	b510      	push	{r4, lr}
	// Initialize Volumetric efficiency array
	table_init_table(EEPROM_VE_INDEX, &VeTable, &VeRpmBins, &VeMapBins);
   81522:	4b09      	ldr	r3, [pc, #36]	; (81548 <table_init+0x28>)
   81524:	4a09      	ldr	r2, [pc, #36]	; (8154c <table_init+0x2c>)
   81526:	490a      	ldr	r1, [pc, #40]	; (81550 <table_init+0x30>)
   81528:	2000      	movs	r0, #0
   8152a:	4c0a      	ldr	r4, [pc, #40]	; (81554 <table_init+0x34>)
   8152c:	47a0      	blx	r4
	// Initialize Air to fuel ratio array
	table_init_table(EEPROM_AFR_INDEX, &AfrTable, &AfrRpmBins, &AfrMapBins);
   8152e:	4b0a      	ldr	r3, [pc, #40]	; (81558 <table_init+0x38>)
   81530:	4a0a      	ldr	r2, [pc, #40]	; (8155c <table_init+0x3c>)
   81532:	490b      	ldr	r1, [pc, #44]	; (81560 <table_init+0x40>)
   81534:	f44f 7090 	mov.w	r0, #288	; 0x120
   81538:	47a0      	blx	r4
	// Initialize Ignition array
	table_init_table(EEPROM_IGN_INDEX, &IgnTable, &IgnRpmBins, &IgnMapBins);
   8153a:	4b0a      	ldr	r3, [pc, #40]	; (81564 <table_init+0x44>)
   8153c:	4a0a      	ldr	r2, [pc, #40]	; (81568 <table_init+0x48>)
   8153e:	490b      	ldr	r1, [pc, #44]	; (8156c <table_init+0x4c>)
   81540:	f44f 7010 	mov.w	r0, #576	; 0x240
   81544:	47a0      	blx	r4
   81546:	bd10      	pop	{r4, pc}
   81548:	20071b54 	.word	0x20071b54
   8154c:	20071608 	.word	0x20071608
   81550:	20072500 	.word	0x20072500
   81554:	00081495 	.word	0x00081495
   81558:	20071bc0 	.word	0x20071bc0
   8155c:	20071a2c 	.word	0x20071a2c
   81560:	20071fec 	.word	0x20071fec
   81564:	20071618 	.word	0x20071618
   81568:	20070574 	.word	0x20070574
   8156c:	20071a3c 	.word	0x20071a3c

00081570 <timer_init>:

/* TimerChannel is 0-8 and priority is nested vector interrupt priority */
void timer_init(uint32_t TimerChannel, uint32_t TimerMode, uint32_t InterruptMode, uint8_t TimerInterruptPriority)
{
	// Check if the programmer is screwed
	if (TimerChannel > 8)
   81570:	2808      	cmp	r0, #8
   81572:	d833      	bhi.n	815dc <timer_init+0x6c>
	TC0->TC_CHANNEL[0].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
}

/* TimerChannel is 0-8 and priority is nested vector interrupt priority */
void timer_init(uint32_t TimerChannel, uint32_t TimerMode, uint32_t InterruptMode, uint8_t TimerInterruptPriority)
{
   81574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81578:	461f      	mov	r7, r3
   8157a:	4616      	mov	r6, r2
   8157c:	4688      	mov	r8, r1
   8157e:	4605      	mov	r5, r0
	// Check if the programmer is screwed
	if (TimerChannel > 8)
		return;
		
	// Enable peripheral clock
	pmc_enable_periph_clk(ID_TC0 + TimerChannel);
   81580:	f100 0a1b 	add.w	sl, r0, #27
   81584:	4650      	mov	r0, sl
   81586:	4b16      	ldr	r3, [pc, #88]	; (815e0 <timer_init+0x70>)
   81588:	4798      	blx	r3
	
	Tc *Timer;
	// Initialize timer
	if (TimerChannel < 3) // TC0
   8158a:	2d02      	cmp	r5, #2
   8158c:	d906      	bls.n	8159c <timer_init+0x2c>
		Timer = TC0; 
	else if (TimerChannel < 6) // TC1
		Timer = TC1;
	else // TC2
		Timer = TC2;
   8158e:	4b15      	ldr	r3, [pc, #84]	; (815e4 <timer_init+0x74>)
   81590:	4a15      	ldr	r2, [pc, #84]	; (815e8 <timer_init+0x78>)
   81592:	2d05      	cmp	r5, #5
   81594:	bf94      	ite	ls
   81596:	4691      	movls	r9, r2
   81598:	4699      	movhi	r9, r3
   8159a:	e001      	b.n	815a0 <timer_init+0x30>
	pmc_enable_periph_clk(ID_TC0 + TimerChannel);
	
	Tc *Timer;
	// Initialize timer
	if (TimerChannel < 3) // TC0
		Timer = TC0; 
   8159c:	f8df 9064 	ldr.w	r9, [pc, #100]	; 81604 <timer_init+0x94>
	else if (TimerChannel < 6) // TC1
		Timer = TC1;
	else // TC2
		Timer = TC2;
		
	tc_init(Timer, (TimerChannel%3), TimerMode);
   815a0:	4c12      	ldr	r4, [pc, #72]	; (815ec <timer_init+0x7c>)
   815a2:	fba4 3405 	umull	r3, r4, r4, r5
   815a6:	0864      	lsrs	r4, r4, #1
   815a8:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   815ac:	1b2c      	subs	r4, r5, r4
   815ae:	4642      	mov	r2, r8
   815b0:	4621      	mov	r1, r4
   815b2:	4648      	mov	r0, r9
   815b4:	4b0e      	ldr	r3, [pc, #56]	; (815f0 <timer_init+0x80>)
   815b6:	4798      	blx	r3
	
	interrupts_enable_interrupt_vector(TC0_IRQn + TimerChannel, TimerInterruptPriority);
   815b8:	4639      	mov	r1, r7
   815ba:	4650      	mov	r0, sl
   815bc:	4b0d      	ldr	r3, [pc, #52]	; (815f4 <timer_init+0x84>)
   815be:	4798      	blx	r3
	
	tc_enable_interrupt(Timer, (TimerChannel%3), InterruptMode);
   815c0:	4632      	mov	r2, r6
   815c2:	4621      	mov	r1, r4
   815c4:	4648      	mov	r0, r9
   815c6:	4b0c      	ldr	r3, [pc, #48]	; (815f8 <timer_init+0x88>)
   815c8:	4798      	blx	r3
	
	tc_start(Timer, (TimerChannel%3));
   815ca:	4621      	mov	r1, r4
   815cc:	4648      	mov	r0, r9
   815ce:	4b0b      	ldr	r3, [pc, #44]	; (815fc <timer_init+0x8c>)
   815d0:	4798      	blx	r3
	
	// TODO !!!!!!!!!!!!!
	TC8_Overflow = FALSE;
   815d2:	2200      	movs	r2, #0
   815d4:	4b0a      	ldr	r3, [pc, #40]	; (81600 <timer_init+0x90>)
   815d6:	701a      	strb	r2, [r3, #0]
   815d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   815dc:	4770      	bx	lr
   815de:	bf00      	nop
   815e0:	000806a9 	.word	0x000806a9
   815e4:	40088000 	.word	0x40088000
   815e8:	40084000 	.word	0x40084000
   815ec:	aaaaaaab 	.word	0xaaaaaaab
   815f0:	000806fd 	.word	0x000806fd
   815f4:	00080fd9 	.word	0x00080fd9
   815f8:	0008073d 	.word	0x0008073d
   815fc:	00080715 	.word	0x00080715
   81600:	200705c1 	.word	0x200705c1
   81604:	40080000 	.word	0x40080000

00081608 <TC0_Handler>:
	CPCS: RC Compare Status                                             */
/************************************************************************/

// CYLINDER_1_TIMER
void TC0_Handler(void)
{
   81608:	4770      	bx	lr
   8160a:	bf00      	nop

0008160c <TC1_Handler>:
	
}
// CYLINDER_2_TIMER
void TC1_Handler(void)
{
   8160c:	4770      	bx	lr
   8160e:	bf00      	nop

00081610 <TC2_Handler>:
	
}
// CYLINDER_3_TIMER
void TC2_Handler(void)
{
   81610:	4770      	bx	lr
   81612:	bf00      	nop

00081614 <TC3_Handler>:
	
}
// CYLINDER_4_TIMER
void TC3_Handler(void)
{
   81614:	4770      	bx	lr
   81616:	bf00      	nop

00081618 <TC4_Handler>:
	
}
// CYLINDER_5_TIMER
void TC4_Handler(void)
{
   81618:	4770      	bx	lr
   8161a:	bf00      	nop

0008161c <TC5_Handler>:
	
}
// CYLINDER_6_TIMER
void TC5_Handler(void)
{
   8161c:	4770      	bx	lr
   8161e:	bf00      	nop

00081620 <TC6_Handler>:
	
}
// CYLINDER_7_TIMER
void TC6_Handler(void)
{
   81620:	4770      	bx	lr
   81622:	bf00      	nop

00081624 <TC7_Handler>:
	
}
// CYLINDER_8_TIMER
void TC7_Handler(void)
{
   81624:	4770      	bx	lr
   81626:	bf00      	nop

00081628 <TC8_Handler>:
	
}
// GLOBAL_TIMER
void TC8_Handler(void)
{
   81628:	b538      	push	{r3, r4, r5, lr}
	// Read the current TC8 Counter Value
	uint32_t CounterValue = tc_read_cv(TC2, 2);
   8162a:	4c25      	ldr	r4, [pc, #148]	; (816c0 <TC8_Handler+0x98>)
   8162c:	2102      	movs	r1, #2
   8162e:	4620      	mov	r0, r4
   81630:	4b24      	ldr	r3, [pc, #144]	; (816c4 <TC8_Handler+0x9c>)
   81632:	4798      	blx	r3
   81634:	4605      	mov	r5, r0
	// Read the current TC8 Status, Compare or overflow
	uint32_t tc_status = TC2->TC_CHANNEL[2].TC_SR;
   81636:	f8d4 40a0 	ldr.w	r4, [r4, #160]	; 0xa0
	if (tc_status & TC_SR_CPAS)
   8163a:	f014 0f04 	tst.w	r4, #4
   8163e:	d00c      	beq.n	8165a <TC8_Handler+0x32>
	{
		tc_write_ra(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
   81640:	4b21      	ldr	r3, [pc, #132]	; (816c8 <TC8_Handler+0xa0>)
   81642:	881a      	ldrh	r2, [r3, #0]
   81644:	4b21      	ldr	r3, [pc, #132]	; (816cc <TC8_Handler+0xa4>)
   81646:	fb93 f2f2 	sdiv	r2, r3, r2
   8164a:	4402      	add	r2, r0
   8164c:	2102      	movs	r1, #2
   8164e:	481c      	ldr	r0, [pc, #112]	; (816c0 <TC8_Handler+0x98>)
   81650:	4b1f      	ldr	r3, [pc, #124]	; (816d0 <TC8_Handler+0xa8>)
   81652:	4798      	blx	r3
		adc_start(ADC);
   81654:	481f      	ldr	r0, [pc, #124]	; (816d4 <TC8_Handler+0xac>)
   81656:	4b20      	ldr	r3, [pc, #128]	; (816d8 <TC8_Handler+0xb0>)
   81658:	4798      	blx	r3
		//uart_transfer('a');
	}
	if (tc_status & TC_SR_CPBS)
   8165a:	f014 0f08 	tst.w	r4, #8
   8165e:	d009      	beq.n	81674 <TC8_Handler+0x4c>
	{
		tc_write_rb(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqUARTScaler);
   81660:	4b1e      	ldr	r3, [pc, #120]	; (816dc <TC8_Handler+0xb4>)
   81662:	881a      	ldrh	r2, [r3, #0]
   81664:	4b19      	ldr	r3, [pc, #100]	; (816cc <TC8_Handler+0xa4>)
   81666:	fb93 f2f2 	sdiv	r2, r3, r2
   8166a:	442a      	add	r2, r5
   8166c:	2102      	movs	r1, #2
   8166e:	4814      	ldr	r0, [pc, #80]	; (816c0 <TC8_Handler+0x98>)
   81670:	4b1b      	ldr	r3, [pc, #108]	; (816e0 <TC8_Handler+0xb8>)
   81672:	4798      	blx	r3
		// TODO: START UART
		//uart_transfer('b');
	}
	if (tc_status & TC_SR_CPCS)
   81674:	f014 0f10 	tst.w	r4, #16
   81678:	d009      	beq.n	8168e <TC8_Handler+0x66>
	{
		tc_write_rc(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqTelemetryScaler);
   8167a:	4b1a      	ldr	r3, [pc, #104]	; (816e4 <TC8_Handler+0xbc>)
   8167c:	881a      	ldrh	r2, [r3, #0]
   8167e:	4b13      	ldr	r3, [pc, #76]	; (816cc <TC8_Handler+0xa4>)
   81680:	fb93 f2f2 	sdiv	r2, r3, r2
   81684:	442a      	add	r2, r5
   81686:	2102      	movs	r1, #2
   81688:	480d      	ldr	r0, [pc, #52]	; (816c0 <TC8_Handler+0x98>)
   8168a:	4b17      	ldr	r3, [pc, #92]	; (816e8 <TC8_Handler+0xc0>)
   8168c:	4798      	blx	r3
	}
	if (tc_status & TC_SR_COVFS)
   8168e:	f014 0f01 	tst.w	r4, #1
   81692:	d014      	beq.n	816be <TC8_Handler+0x96>
	{
		TC8_Overflow = TRUE;
   81694:	2201      	movs	r2, #1
   81696:	4b15      	ldr	r3, [pc, #84]	; (816ec <TC8_Handler+0xc4>)
   81698:	701a      	strb	r2, [r3, #0]
		tc_write_ra(TC2, 2, GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
   8169a:	4b0b      	ldr	r3, [pc, #44]	; (816c8 <TC8_Handler+0xa0>)
   8169c:	881a      	ldrh	r2, [r3, #0]
   8169e:	4d0b      	ldr	r5, [pc, #44]	; (816cc <TC8_Handler+0xa4>)
   816a0:	4c07      	ldr	r4, [pc, #28]	; (816c0 <TC8_Handler+0x98>)
   816a2:	fb95 f2f2 	sdiv	r2, r5, r2
   816a6:	2102      	movs	r1, #2
   816a8:	4620      	mov	r0, r4
   816aa:	4b09      	ldr	r3, [pc, #36]	; (816d0 <TC8_Handler+0xa8>)
   816ac:	4798      	blx	r3
		tc_write_rb(TC2, 2, GLOBAL_TIMER_FREQ/GlobalTimerFreqUARTScaler);
   816ae:	4b0b      	ldr	r3, [pc, #44]	; (816dc <TC8_Handler+0xb4>)
   816b0:	881a      	ldrh	r2, [r3, #0]
   816b2:	fb95 f2f2 	sdiv	r2, r5, r2
   816b6:	2102      	movs	r1, #2
   816b8:	4620      	mov	r0, r4
   816ba:	4b09      	ldr	r3, [pc, #36]	; (816e0 <TC8_Handler+0xb8>)
   816bc:	4798      	blx	r3
   816be:	bd38      	pop	{r3, r4, r5, pc}
   816c0:	40088000 	.word	0x40088000
   816c4:	0008071d 	.word	0x0008071d
   816c8:	20071be4 	.word	0x20071be4
   816cc:	00280de8 	.word	0x00280de8
   816d0:	00080725 	.word	0x00080725
   816d4:	400c0000 	.word	0x400c0000
   816d8:	000802a1 	.word	0x000802a1
   816dc:	20071bd0 	.word	0x20071bd0
   816e0:	0008072d 	.word	0x0008072d
   816e4:	200720ee 	.word	0x200720ee
   816e8:	00080735 	.word	0x00080735
   816ec:	200705c1 	.word	0x200705c1

000816f0 <tunerstudio_init>:
#include "tunerstudiocomm.h"

// Initialization function
void tunerstudio_init(void)
{
	CurrPage = 255;
   816f0:	22ff      	movs	r2, #255	; 0xff
   816f2:	4b0c      	ldr	r3, [pc, #48]	; (81724 <tunerstudio_init+0x34>)
   816f4:	701a      	strb	r2, [r3, #0]
	NewPageFlag = FALSE;
   816f6:	2300      	movs	r3, #0
   816f8:	4a0b      	ldr	r2, [pc, #44]	; (81728 <tunerstudio_init+0x38>)
   816fa:	7013      	strb	r3, [r2, #0]
	WriteFlag = FALSE;
   816fc:	4a0b      	ldr	r2, [pc, #44]	; (8172c <tunerstudio_init+0x3c>)
   816fe:	7013      	strb	r3, [r2, #0]
	Offset1 = 0;
   81700:	4a0b      	ldr	r2, [pc, #44]	; (81730 <tunerstudio_init+0x40>)
   81702:	7013      	strb	r3, [r2, #0]
	Offset2 = 0;
   81704:	4a0b      	ldr	r2, [pc, #44]	; (81734 <tunerstudio_init+0x44>)
   81706:	7013      	strb	r3, [r2, #0]
	OffsetFlag = FALSE;
   81708:	4a0b      	ldr	r2, [pc, #44]	; (81738 <tunerstudio_init+0x48>)
   8170a:	7013      	strb	r3, [r2, #0]
	TestFlag = FALSE;
   8170c:	4a0b      	ldr	r2, [pc, #44]	; (8173c <tunerstudio_init+0x4c>)
   8170e:	7013      	strb	r3, [r2, #0]
   81710:	4b0b      	ldr	r3, [pc, #44]	; (81740 <tunerstudio_init+0x50>)
   81712:	f503 6100 	add.w	r1, r3, #2048	; 0x800
	for (uint16_t i = 0; i < DATA_LENGTH; i++)
	{
		TestBuffer[i] = 255;
   81716:	22ff      	movs	r2, #255	; 0xff
   81718:	f823 2f02 	strh.w	r2, [r3, #2]!
	WriteFlag = FALSE;
	Offset1 = 0;
	Offset2 = 0;
	OffsetFlag = FALSE;
	TestFlag = FALSE;
	for (uint16_t i = 0; i < DATA_LENGTH; i++)
   8171c:	428b      	cmp	r3, r1
   8171e:	d1fb      	bne.n	81718 <tunerstudio_init+0x28>
	{
		TestBuffer[i] = 255;
	}
}
   81720:	4770      	bx	lr
   81722:	bf00      	nop
   81724:	200705b6 	.word	0x200705b6
   81728:	20072603 	.word	0x20072603
   8172c:	200705b2 	.word	0x200705b2
   81730:	20071fe9 	.word	0x20071fe9
   81734:	200720ec 	.word	0x200720ec
   81738:	20071fe8 	.word	0x20071fe8
   8173c:	200705c0 	.word	0x200705c0
   81740:	200705c2 	.word	0x200705c2

00081744 <tunerstudio_send_3d_table>:
	// When writing, tunerstudio only sends first time page number
	//CurrPage = 255;
}

void tunerstudio_send_3d_table(uint8_t table[THREE_D_TABLE_SIZE][THREE_D_TABLE_SIZE], uint8_t xbin[THREE_D_TABLE_SIZE], uint8_t ybin[THREE_D_TABLE_SIZE])
{
   81744:	b5f0      	push	{r4, r5, r6, r7, lr}
   81746:	b0c9      	sub	sp, #292	; 0x124
   81748:	f04f 0e00 	mov.w	lr, #0
   8174c:	e00d      	b.n	8176a <tunerstudio_send_3d_table+0x26>
	uint8_t transmit[THREE_D_TABLE_SIZE*THREE_D_TABLE_SIZE+THREE_D_TABLE_SIZE+THREE_D_TABLE_SIZE];
	uint16_t transmit_index = 0;
	// Load UART TX buffer with the Volumetric efficiency table 
	for (uint8_t i = 0; i < THREE_D_TABLE_SIZE; i++)
		for (uint8_t j = 0; j < THREE_D_TABLE_SIZE; j++)
			transmit[transmit_index++] = table[i][j];
   8174e:	1c63      	adds	r3, r4, #1
   81750:	b29b      	uxth	r3, r3
   81752:	f815 6f01 	ldrb.w	r6, [r5, #1]!
   81756:	f80d 6004 	strb.w	r6, [sp, r4]
   8175a:	461c      	mov	r4, r3
{
	uint8_t transmit[THREE_D_TABLE_SIZE*THREE_D_TABLE_SIZE+THREE_D_TABLE_SIZE+THREE_D_TABLE_SIZE];
	uint16_t transmit_index = 0;
	// Load UART TX buffer with the Volumetric efficiency table 
	for (uint8_t i = 0; i < THREE_D_TABLE_SIZE; i++)
		for (uint8_t j = 0; j < THREE_D_TABLE_SIZE; j++)
   8175c:	42bb      	cmp	r3, r7
   8175e:	d1f6      	bne.n	8174e <tunerstudio_send_3d_table+0xa>
   81760:	f10e 0e10 	add.w	lr, lr, #16
void tunerstudio_send_3d_table(uint8_t table[THREE_D_TABLE_SIZE][THREE_D_TABLE_SIZE], uint8_t xbin[THREE_D_TABLE_SIZE], uint8_t ybin[THREE_D_TABLE_SIZE])
{
	uint8_t transmit[THREE_D_TABLE_SIZE*THREE_D_TABLE_SIZE+THREE_D_TABLE_SIZE+THREE_D_TABLE_SIZE];
	uint16_t transmit_index = 0;
	// Load UART TX buffer with the Volumetric efficiency table 
	for (uint8_t i = 0; i < THREE_D_TABLE_SIZE; i++)
   81764:	f5be 7f80 	cmp.w	lr, #256	; 0x100
   81768:	d008      	beq.n	8177c <tunerstudio_send_3d_table+0x38>
   8176a:	fa1f f48e 	uxth.w	r4, lr
   8176e:	f10e 35ff 	add.w	r5, lr, #4294967295
   81772:	4405      	add	r5, r0
   81774:	f104 0710 	add.w	r7, r4, #16
   81778:	b2bf      	uxth	r7, r7
   8177a:	e7e8      	b.n	8174e <tunerstudio_send_3d_table+0xa>
   8177c:	1e48      	subs	r0, r1, #1
   8177e:	f10d 01ff 	add.w	r1, sp, #255	; 0xff
   81782:	f20d 130f 	addw	r3, sp, #271	; 0x10f
		for (uint8_t j = 0; j < THREE_D_TABLE_SIZE; j++)
			transmit[transmit_index++] = table[i][j];
	// Load UART TX buffer with the RPM values for the Volumetric efficiency table 		
	for (uint8_t i = 0; i < THREE_D_TABLE_SIZE; i++)	
		transmit[transmit_index++] = xbin[i];
   81786:	f810 4f01 	ldrb.w	r4, [r0, #1]!
   8178a:	f801 4f01 	strb.w	r4, [r1, #1]!
	// Load UART TX buffer with the Volumetric efficiency table 
	for (uint8_t i = 0; i < THREE_D_TABLE_SIZE; i++)
		for (uint8_t j = 0; j < THREE_D_TABLE_SIZE; j++)
			transmit[transmit_index++] = table[i][j];
	// Load UART TX buffer with the RPM values for the Volumetric efficiency table 		
	for (uint8_t i = 0; i < THREE_D_TABLE_SIZE; i++)	
   8178e:	428b      	cmp	r3, r1
   81790:	d1f9      	bne.n	81786 <tunerstudio_send_3d_table+0x42>
   81792:	3a01      	subs	r2, #1
   81794:	f20d 101f 	addw	r0, sp, #287	; 0x11f
		transmit[transmit_index++] = xbin[i];

	// Load UART TX buffer with the MAP values for the Volumetric efficiency table
	for (uint8_t i = 0; i < THREE_D_TABLE_SIZE; i++)
		transmit[transmit_index++] = ybin[i];
   81798:	f812 1f01 	ldrb.w	r1, [r2, #1]!
   8179c:	f803 1f01 	strb.w	r1, [r3, #1]!
	// Load UART TX buffer with the RPM values for the Volumetric efficiency table 		
	for (uint8_t i = 0; i < THREE_D_TABLE_SIZE; i++)	
		transmit[transmit_index++] = xbin[i];

	// Load UART TX buffer with the MAP values for the Volumetric efficiency table
	for (uint8_t i = 0; i < THREE_D_TABLE_SIZE; i++)
   817a0:	4283      	cmp	r3, r0
   817a2:	d1f9      	bne.n	81798 <tunerstudio_send_3d_table+0x54>
		transmit[transmit_index++] = ybin[i];

	// Let the UART interrupt handler send the buffer
	uart_interrupt_transfer_specific(transmit, transmit_index);		
   817a4:	f44f 7190 	mov.w	r1, #288	; 0x120
   817a8:	4668      	mov	r0, sp
   817aa:	4b02      	ldr	r3, [pc, #8]	; (817b4 <tunerstudio_send_3d_table+0x70>)
   817ac:	4798      	blx	r3
}
   817ae:	b049      	add	sp, #292	; 0x124
   817b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   817b2:	bf00      	nop
   817b4:	00081fc9 	.word	0x00081fc9

000817b8 <tunerstudio_send_config>:

void tunerstudio_send_config(void)
{
   817b8:	b500      	push	{lr}
   817ba:	b093      	sub	sp, #76	; 0x4c
   817bc:	f10d 33ff 	add.w	r3, sp, #4294967295
   817c0:	f10d 0147 	add.w	r1, sp, #71	; 0x47
	#define LEN 72
	uint8_t transmit[LEN];
	// Initialize array with constant, since all of the variables are not used
	uint16_t i = 0;
	for (; i < LEN; i++)
		transmit[i] = 255;
   817c4:	22ff      	movs	r2, #255	; 0xff
   817c6:	f803 2f01 	strb.w	r2, [r3, #1]!
{
	#define LEN 72
	uint8_t transmit[LEN];
	// Initialize array with constant, since all of the variables are not used
	uint16_t i = 0;
	for (; i < LEN; i++)
   817ca:	428b      	cmp	r3, r1
   817cc:	d1fb      	bne.n	817c6 <tunerstudio_send_config+0xe>
		transmit[i] = 255;

	transmit[i++] = NULL;
   817ce:	a812      	add	r0, sp, #72	; 0x48
   817d0:	2300      	movs	r3, #0
   817d2:	f800 3948 	strb.w	r3, [r0], #-72
	uart_interrupt_transfer(transmit);
   817d6:	4b02      	ldr	r3, [pc, #8]	; (817e0 <tunerstudio_send_config+0x28>)
   817d8:	4798      	blx	r3
}
   817da:	b013      	add	sp, #76	; 0x4c
   817dc:	f85d fb04 	ldr.w	pc, [sp], #4
   817e0:	00081f6d 	.word	0x00081f6d

000817e4 <tunerstudio_send_dummy_data>:

void tunerstudio_send_dummy_data(uint16_t NumberOfBytes, uint8_t dummy)
{
   817e4:	b598      	push	{r3, r4, r7, lr}
   817e6:	af00      	add	r7, sp, #0
	uint8_t transmit[NumberOfBytes];
   817e8:	1dc3      	adds	r3, r0, #7
   817ea:	f023 0307 	bic.w	r3, r3, #7
   817ee:	ebad 0d03 	sub.w	sp, sp, r3
   817f2:	466c      	mov	r4, sp
	uint16_t i = 0;
	for (; i < NumberOfBytes; i++)
   817f4:	b140      	cbz	r0, 81808 <tunerstudio_send_dummy_data+0x24>
   817f6:	f10d 33ff 	add.w	r3, sp, #4294967295
   817fa:	1e42      	subs	r2, r0, #1
   817fc:	b292      	uxth	r2, r2
   817fe:	446a      	add	r2, sp
		transmit[i] = dummy;
   81800:	f803 1f01 	strb.w	r1, [r3, #1]!

void tunerstudio_send_dummy_data(uint16_t NumberOfBytes, uint8_t dummy)
{
	uint8_t transmit[NumberOfBytes];
	uint16_t i = 0;
	for (; i < NumberOfBytes; i++)
   81804:	4293      	cmp	r3, r2
   81806:	d1fb      	bne.n	81800 <tunerstudio_send_dummy_data+0x1c>
		transmit[i] = dummy;
	transmit[i++] = NULL;
   81808:	2300      	movs	r3, #0
   8180a:	5423      	strb	r3, [r4, r0]
	uart_interrupt_transfer(transmit);
   8180c:	4620      	mov	r0, r4
   8180e:	4b02      	ldr	r3, [pc, #8]	; (81818 <tunerstudio_send_dummy_data+0x34>)
   81810:	4798      	blx	r3
}
   81812:	46bd      	mov	sp, r7
   81814:	bd98      	pop	{r3, r4, r7, pc}
   81816:	bf00      	nop
   81818:	00081f6d 	.word	0x00081f6d

0008181c <tunerstudio_send_page>:
	
}

// Function to send page according to the .ini file (CurrPage is used)
void tunerstudio_send_page(void)
{
   8181c:	b508      	push	{r3, lr}
	switch(CurrPage)
   8181e:	4b1d      	ldr	r3, [pc, #116]	; (81894 <tunerstudio_send_page+0x78>)
   81820:	781b      	ldrb	r3, [r3, #0]
   81822:	3b01      	subs	r3, #1
   81824:	2b08      	cmp	r3, #8
   81826:	d833      	bhi.n	81890 <tunerstudio_send_page+0x74>
   81828:	e8df f003 	tbb	[pc, r3]
   8182c:	140e0b05 	.word	0x140e0b05
   81830:	29241f19 	.word	0x29241f19
   81834:	2e          	.byte	0x2e
   81835:	00          	.byte	0x00
	{
		case VE_PAGE:
			tunerstudio_send_3d_table(VeTable, VeRpmBins, VeMapBins);
   81836:	4a18      	ldr	r2, [pc, #96]	; (81898 <tunerstudio_send_page+0x7c>)
   81838:	4918      	ldr	r1, [pc, #96]	; (8189c <tunerstudio_send_page+0x80>)
   8183a:	4819      	ldr	r0, [pc, #100]	; (818a0 <tunerstudio_send_page+0x84>)
   8183c:	4b19      	ldr	r3, [pc, #100]	; (818a4 <tunerstudio_send_page+0x88>)
   8183e:	4798      	blx	r3
			break;
   81840:	bd08      	pop	{r3, pc}
		case CONFIG_PAGE:
			tunerstudio_send_config();
   81842:	4b19      	ldr	r3, [pc, #100]	; (818a8 <tunerstudio_send_page+0x8c>)
   81844:	4798      	blx	r3
			break;
   81846:	bd08      	pop	{r3, pc}
		case IGN_PAGE:
			tunerstudio_send_3d_table(IgnTable, IgnRpmBins, IgnMapBins);
   81848:	4a18      	ldr	r2, [pc, #96]	; (818ac <tunerstudio_send_page+0x90>)
   8184a:	4919      	ldr	r1, [pc, #100]	; (818b0 <tunerstudio_send_page+0x94>)
   8184c:	4819      	ldr	r0, [pc, #100]	; (818b4 <tunerstudio_send_page+0x98>)
   8184e:	4b15      	ldr	r3, [pc, #84]	; (818a4 <tunerstudio_send_page+0x88>)
   81850:	4798      	blx	r3
			break;
   81852:	bd08      	pop	{r3, pc}
		case 4:
			tunerstudio_send_dummy_data(64, 255);
   81854:	21ff      	movs	r1, #255	; 0xff
   81856:	2040      	movs	r0, #64	; 0x40
   81858:	4b17      	ldr	r3, [pc, #92]	; (818b8 <tunerstudio_send_page+0x9c>)
   8185a:	4798      	blx	r3
			break;
   8185c:	bd08      	pop	{r3, pc}
		case AFR_PAGE:
			tunerstudio_send_3d_table(AfrTable, AfrRpmBins, AfrMapBins);
   8185e:	4a17      	ldr	r2, [pc, #92]	; (818bc <tunerstudio_send_page+0xa0>)
   81860:	4917      	ldr	r1, [pc, #92]	; (818c0 <tunerstudio_send_page+0xa4>)
   81862:	4818      	ldr	r0, [pc, #96]	; (818c4 <tunerstudio_send_page+0xa8>)
   81864:	4b0f      	ldr	r3, [pc, #60]	; (818a4 <tunerstudio_send_page+0x88>)
   81866:	4798      	blx	r3
			break;
   81868:	bd08      	pop	{r3, pc}
		case 6:
			tunerstudio_send_dummy_data(64, 255);
   8186a:	21ff      	movs	r1, #255	; 0xff
   8186c:	2040      	movs	r0, #64	; 0x40
   8186e:	4b12      	ldr	r3, [pc, #72]	; (818b8 <tunerstudio_send_page+0x9c>)
   81870:	4798      	blx	r3
			break;
   81872:	bd08      	pop	{r3, pc}
		case 7:
			tunerstudio_send_dummy_data(64, 255);
   81874:	21ff      	movs	r1, #255	; 0xff
   81876:	2040      	movs	r0, #64	; 0x40
   81878:	4b0f      	ldr	r3, [pc, #60]	; (818b8 <tunerstudio_send_page+0x9c>)
   8187a:	4798      	blx	r3
			break;
   8187c:	bd08      	pop	{r3, pc}
		case 8:
			tunerstudio_send_dummy_data(160, 255);
   8187e:	21ff      	movs	r1, #255	; 0xff
   81880:	20a0      	movs	r0, #160	; 0xa0
   81882:	4b0d      	ldr	r3, [pc, #52]	; (818b8 <tunerstudio_send_page+0x9c>)
   81884:	4798      	blx	r3
			break;
   81886:	bd08      	pop	{r3, pc}
		case 9:
			tunerstudio_send_dummy_data(192, 255);
   81888:	21ff      	movs	r1, #255	; 0xff
   8188a:	20c0      	movs	r0, #192	; 0xc0
   8188c:	4b0a      	ldr	r3, [pc, #40]	; (818b8 <tunerstudio_send_page+0x9c>)
   8188e:	4798      	blx	r3
   81890:	bd08      	pop	{r3, pc}
   81892:	bf00      	nop
   81894:	200705b6 	.word	0x200705b6
   81898:	20071b54 	.word	0x20071b54
   8189c:	20071608 	.word	0x20071608
   818a0:	20072500 	.word	0x20072500
   818a4:	00081745 	.word	0x00081745
   818a8:	000817b9 	.word	0x000817b9
   818ac:	20071618 	.word	0x20071618
   818b0:	20070574 	.word	0x20070574
   818b4:	20071a3c 	.word	0x20071a3c
   818b8:	000817e5 	.word	0x000817e5
   818bc:	20071bc0 	.word	0x20071bc0
   818c0:	20071a2c 	.word	0x20071a2c
   818c4:	20071fec 	.word	0x20071fec

000818c8 <tunerstudio_write_to_table>:
		break;
	}
}

void tunerstudio_write_to_table(uint8_t data, uint8_t table[THREE_D_TABLE_SIZE][THREE_D_TABLE_SIZE], uint8_t xbin[THREE_D_TABLE_SIZE], uint8_t ybin[THREE_D_TABLE_SIZE])
{
   818c8:	b410      	push	{r4}
	// table[line][column]
	if (!Offset2){ // Write data to table
   818ca:	4c0b      	ldr	r4, [pc, #44]	; (818f8 <tunerstudio_write_to_table+0x30>)
   818cc:	7824      	ldrb	r4, [r4, #0]
   818ce:	b944      	cbnz	r4, 818e2 <tunerstudio_write_to_table+0x1a>
		table[Offset1 >> 4][Offset1 & 0x0f] = data;
   818d0:	4b0a      	ldr	r3, [pc, #40]	; (818fc <tunerstudio_write_to_table+0x34>)
   818d2:	781b      	ldrb	r3, [r3, #0]
   818d4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
   818d8:	4411      	add	r1, r2
   818da:	f003 030f 	and.w	r3, r3, #15
   818de:	54c8      	strb	r0, [r1, r3]
   818e0:	e007      	b.n	818f2 <tunerstudio_write_to_table+0x2a>
	}
	else {
		if (Offset1 < THREE_D_TABLE_SIZE){
   818e2:	4906      	ldr	r1, [pc, #24]	; (818fc <tunerstudio_write_to_table+0x34>)
   818e4:	7809      	ldrb	r1, [r1, #0]
   818e6:	290f      	cmp	r1, #15
			xbin[Offset1] = data;
   818e8:	bf92      	itee	ls
   818ea:	5450      	strbls	r0, [r2, r1]
		}
		else{
			ybin[Offset1 - THREE_D_TABLE_SIZE] = data;
   818ec:	18c9      	addhi	r1, r1, r3
   818ee:	f801 0c10 	strbhi.w	r0, [r1, #-16]
		}
	}
}
   818f2:	bc10      	pop	{r4}
   818f4:	4770      	bx	lr
   818f6:	bf00      	nop
   818f8:	200720ec 	.word	0x200720ec
   818fc:	20071fe9 	.word	0x20071fe9

00081900 <tunerstudio_write_data>:
	transmit[i++] = NULL;
	uart_interrupt_transfer(transmit);
}

void tunerstudio_write_data(uint16_t data)
{
   81900:	b510      	push	{r4, lr}
	switch (CurrPage)
   81902:	4b1f      	ldr	r3, [pc, #124]	; (81980 <tunerstudio_write_data+0x80>)
   81904:	781b      	ldrb	r3, [r3, #0]
   81906:	3b01      	subs	r3, #1
   81908:	2b04      	cmp	r3, #4
   8190a:	d837      	bhi.n	8197c <tunerstudio_write_data+0x7c>
   8190c:	e8df f003 	tbb	[pc, r3]
   81910:	36290a03 	.word	0x36290a03
   81914:	30          	.byte	0x30
   81915:	00          	.byte	0x00
	{
	case VE_PAGE:
		tunerstudio_write_to_table(data, VeTable, VeRpmBins, VeMapBins);
   81916:	4b1b      	ldr	r3, [pc, #108]	; (81984 <tunerstudio_write_data+0x84>)
   81918:	4a1b      	ldr	r2, [pc, #108]	; (81988 <tunerstudio_write_data+0x88>)
   8191a:	491c      	ldr	r1, [pc, #112]	; (8198c <tunerstudio_write_data+0x8c>)
   8191c:	b2c0      	uxtb	r0, r0
   8191e:	4c1c      	ldr	r4, [pc, #112]	; (81990 <tunerstudio_write_data+0x90>)
   81920:	47a0      	blx	r4
		break;
   81922:	bd10      	pop	{r4, pc}
	case CONFIG_PAGE:
		switch (Offset1)
   81924:	4b1b      	ldr	r3, [pc, #108]	; (81994 <tunerstudio_write_data+0x94>)
   81926:	781b      	ldrb	r3, [r3, #0]
   81928:	3b2c      	subs	r3, #44	; 0x2c
   8192a:	2b04      	cmp	r3, #4
   8192c:	d826      	bhi.n	8197c <tunerstudio_write_data+0x7c>
   8192e:	e8df f003 	tbb	[pc, r3]
   81932:	0603      	.short	0x0603
   81934:	0d09      	.short	0x0d09
   81936:	10          	.byte	0x10
   81937:	00          	.byte	0x00
		{
		case CONFIG_TPS_LOW_OFFSET:
			engine_config.TpsLow = data; break;
   81938:	4b17      	ldr	r3, [pc, #92]	; (81998 <tunerstudio_write_data+0x98>)
   8193a:	8058      	strh	r0, [r3, #2]
   8193c:	bd10      	pop	{r4, pc}
		case CONFIG_TPS_HIGH_OFFSET:
			engine_config.TpsHigh = data; break;
   8193e:	4b16      	ldr	r3, [pc, #88]	; (81998 <tunerstudio_write_data+0x98>)
   81940:	8098      	strh	r0, [r3, #4]
   81942:	bd10      	pop	{r4, pc}
		case CONFIG_MAP_LOW_OFFSET:
			engine_config.MapLow = data; break;
   81944:	b2c0      	uxtb	r0, r0
   81946:	4b14      	ldr	r3, [pc, #80]	; (81998 <tunerstudio_write_data+0x98>)
   81948:	7298      	strb	r0, [r3, #10]
   8194a:	bd10      	pop	{r4, pc}
		case CONFIG_MAP_HIGH_OFFSET_FIRST_BYTE:
			engine_config.MapHigh = data; break;
   8194c:	4b12      	ldr	r3, [pc, #72]	; (81998 <tunerstudio_write_data+0x98>)
   8194e:	8198      	strh	r0, [r3, #12]
   81950:	bd10      	pop	{r4, pc}
		case CONFIG_MAP_HIGH_OFFSET_SECOND_BYTE:
			engine_config.MapHigh |= data << 8; 
   81952:	4a11      	ldr	r2, [pc, #68]	; (81998 <tunerstudio_write_data+0x98>)
   81954:	8993      	ldrh	r3, [r2, #12]
   81956:	b29b      	uxth	r3, r3
   81958:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
   8195c:	b280      	uxth	r0, r0
   8195e:	8190      	strh	r0, [r2, #12]
			break;
   81960:	bd10      	pop	{r4, pc}
		default:
			break;
		}
		break;
	case IGN_PAGE:
		tunerstudio_write_to_table(data, IgnTable, IgnRpmBins, IgnMapBins);
   81962:	4b0e      	ldr	r3, [pc, #56]	; (8199c <tunerstudio_write_data+0x9c>)
   81964:	4a0e      	ldr	r2, [pc, #56]	; (819a0 <tunerstudio_write_data+0xa0>)
   81966:	490f      	ldr	r1, [pc, #60]	; (819a4 <tunerstudio_write_data+0xa4>)
   81968:	b2c0      	uxtb	r0, r0
   8196a:	4c09      	ldr	r4, [pc, #36]	; (81990 <tunerstudio_write_data+0x90>)
   8196c:	47a0      	blx	r4
		break;
   8196e:	bd10      	pop	{r4, pc}
	case AFR_PAGE:
		tunerstudio_write_to_table(data, AfrTable, AfrRpmBins, AfrMapBins);
   81970:	4b0d      	ldr	r3, [pc, #52]	; (819a8 <tunerstudio_write_data+0xa8>)
   81972:	4a0e      	ldr	r2, [pc, #56]	; (819ac <tunerstudio_write_data+0xac>)
   81974:	490e      	ldr	r1, [pc, #56]	; (819b0 <tunerstudio_write_data+0xb0>)
   81976:	b2c0      	uxtb	r0, r0
   81978:	4c05      	ldr	r4, [pc, #20]	; (81990 <tunerstudio_write_data+0x90>)
   8197a:	47a0      	blx	r4
   8197c:	bd10      	pop	{r4, pc}
   8197e:	bf00      	nop
   81980:	200705b6 	.word	0x200705b6
   81984:	20071b54 	.word	0x20071b54
   81988:	20071608 	.word	0x20071608
   8198c:	20072500 	.word	0x20072500
   81990:	000818c9 	.word	0x000818c9
   81994:	20071fe9 	.word	0x20071fe9
   81998:	20071b3c 	.word	0x20071b3c
   8199c:	20071618 	.word	0x20071618
   819a0:	20070574 	.word	0x20070574
   819a4:	20071a3c 	.word	0x20071a3c
   819a8:	20071bc0 	.word	0x20071bc0
   819ac:	20071a2c 	.word	0x20071a2c
   819b0:	20071fec 	.word	0x20071fec

000819b4 <tunerstudio_burn_value_if_changed>:
	for (uint8_t i = 0; i < THREE_D_TABLE_SIZE; i++) 
		tunerstudio_burn_value_if_changed(ybin[i], EepromIndex++);
}

void tunerstudio_burn_value_if_changed(uint32_t TempValue, uint32_t EepromIndex)
{
   819b4:	b538      	push	{r3, r4, r5, lr}
   819b6:	4605      	mov	r5, r0
   819b8:	460c      	mov	r4, r1
	if (eeprom_read_byte(EepromIndex) != TempValue){ // Compare current value with EEPROM value, update EEPROM if it is not the same
   819ba:	b288      	uxth	r0, r1
   819bc:	4b04      	ldr	r3, [pc, #16]	; (819d0 <tunerstudio_burn_value_if_changed+0x1c>)
   819be:	4798      	blx	r3
   819c0:	42a8      	cmp	r0, r5
   819c2:	d003      	beq.n	819cc <tunerstudio_burn_value_if_changed+0x18>
		at24cxx_write_byte(EepromIndex, TempValue);
   819c4:	b2e9      	uxtb	r1, r5
   819c6:	4620      	mov	r0, r4
   819c8:	4b02      	ldr	r3, [pc, #8]	; (819d4 <tunerstudio_burn_value_if_changed+0x20>)
   819ca:	4798      	blx	r3
   819cc:	bd38      	pop	{r3, r4, r5, pc}
   819ce:	bf00      	nop
   819d0:	00080d35 	.word	0x00080d35
   819d4:	000801a5 	.word	0x000801a5

000819d8 <tunerstudio_burn_table_eeporm>:
		break;
	}
}

void tunerstudio_burn_table_eeporm(uint16_t EepromIndex, uint8_t table[THREE_D_TABLE_SIZE][THREE_D_TABLE_SIZE], uint8_t xbin[THREE_D_TABLE_SIZE], uint8_t ybin[THREE_D_TABLE_SIZE])
{
   819d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   819dc:	b083      	sub	sp, #12
	if (engine_config.TwiFault == TRUE) // check if communication with EEPROM is okay
   819de:	4c23      	ldr	r4, [pc, #140]	; (81a6c <tunerstudio_burn_table_eeporm+0x94>)
   819e0:	7d24      	ldrb	r4, [r4, #20]
   819e2:	b2e4      	uxtb	r4, r4
   819e4:	2c01      	cmp	r4, #1
   819e6:	d03e      	beq.n	81a66 <tunerstudio_burn_table_eeporm+0x8e>
   819e8:	9301      	str	r3, [sp, #4]
   819ea:	4692      	mov	sl, r2
   819ec:	4683      	mov	fp, r0
   819ee:	460d      	mov	r5, r1
   819f0:	f500 7980 	add.w	r9, r0, #256	; 0x100
   819f4:	fa1f f989 	uxth.w	r9, r9
   819f8:	4680      	mov	r8, r0
		return;
	
	// Compare current table with the data in EEPROM
	for (uint8_t i = 0; i < THREE_D_TABLE_SIZE; i++) 
		for (uint8_t j = 0; j < THREE_D_TABLE_SIZE; j++)
			tunerstudio_burn_value_if_changed(table[i][j], EepromIndex++);
   819fa:	4f1d      	ldr	r7, [pc, #116]	; (81a70 <tunerstudio_burn_table_eeporm+0x98>)
   819fc:	e00e      	b.n	81a1c <tunerstudio_burn_table_eeporm+0x44>
   819fe:	1c4c      	adds	r4, r1, #1
   81a00:	b2a4      	uxth	r4, r4
   81a02:	f815 0b01 	ldrb.w	r0, [r5], #1
   81a06:	47b8      	blx	r7
   81a08:	4621      	mov	r1, r4
	if (engine_config.TwiFault == TRUE) // check if communication with EEPROM is okay
		return;
	
	// Compare current table with the data in EEPROM
	for (uint8_t i = 0; i < THREE_D_TABLE_SIZE; i++) 
		for (uint8_t j = 0; j < THREE_D_TABLE_SIZE; j++)
   81a0a:	42ae      	cmp	r6, r5
   81a0c:	d1f7      	bne.n	819fe <tunerstudio_burn_table_eeporm+0x26>
   81a0e:	f108 0810 	add.w	r8, r8, #16
   81a12:	fa1f f888 	uxth.w	r8, r8
   81a16:	4635      	mov	r5, r6
{
	if (engine_config.TwiFault == TRUE) // check if communication with EEPROM is okay
		return;
	
	// Compare current table with the data in EEPROM
	for (uint8_t i = 0; i < THREE_D_TABLE_SIZE; i++) 
   81a18:	45c1      	cmp	r9, r8
   81a1a:	d003      	beq.n	81a24 <tunerstudio_burn_table_eeporm+0x4c>
   81a1c:	f105 0610 	add.w	r6, r5, #16
		break;
	}
}

void tunerstudio_burn_table_eeporm(uint16_t EepromIndex, uint8_t table[THREE_D_TABLE_SIZE][THREE_D_TABLE_SIZE], uint8_t xbin[THREE_D_TABLE_SIZE], uint8_t ybin[THREE_D_TABLE_SIZE])
{
   81a20:	4641      	mov	r1, r8
   81a22:	e7ec      	b.n	819fe <tunerstudio_burn_table_eeporm+0x26>
   81a24:	f10a 3aff 	add.w	sl, sl, #4294967295
   81a28:	f50b 7588 	add.w	r5, fp, #272	; 0x110
   81a2c:	b2ad      	uxth	r5, r5
		for (uint8_t j = 0; j < THREE_D_TABLE_SIZE; j++)
			tunerstudio_burn_value_if_changed(table[i][j], EepromIndex++);

	// Load UART TX buffer with the RPM values for the Volumetric efficiency table
	for (uint8_t i = 0; i < THREE_D_TABLE_SIZE; i++) 
		tunerstudio_burn_value_if_changed(xbin[i], EepromIndex++);
   81a2e:	4e10      	ldr	r6, [pc, #64]	; (81a70 <tunerstudio_burn_table_eeporm+0x98>)
   81a30:	f109 0401 	add.w	r4, r9, #1
   81a34:	b2a4      	uxth	r4, r4
   81a36:	4649      	mov	r1, r9
   81a38:	f81a 0f01 	ldrb.w	r0, [sl, #1]!
   81a3c:	47b0      	blx	r6
   81a3e:	46a1      	mov	r9, r4
	for (uint8_t i = 0; i < THREE_D_TABLE_SIZE; i++) 
		for (uint8_t j = 0; j < THREE_D_TABLE_SIZE; j++)
			tunerstudio_burn_value_if_changed(table[i][j], EepromIndex++);

	// Load UART TX buffer with the RPM values for the Volumetric efficiency table
	for (uint8_t i = 0; i < THREE_D_TABLE_SIZE; i++) 
   81a40:	42ac      	cmp	r4, r5
   81a42:	d1f5      	bne.n	81a30 <tunerstudio_burn_table_eeporm+0x58>
   81a44:	f50b 7188 	add.w	r1, fp, #272	; 0x110
   81a48:	b289      	uxth	r1, r1
   81a4a:	9b01      	ldr	r3, [sp, #4]
   81a4c:	1e5d      	subs	r5, r3, #1
   81a4e:	f50b 7690 	add.w	r6, fp, #288	; 0x120
   81a52:	b2b6      	uxth	r6, r6
		tunerstudio_burn_value_if_changed(xbin[i], EepromIndex++);

	// Load UART TX buffer with the MAP values for the Volumetric efficiency table
	for (uint8_t i = 0; i < THREE_D_TABLE_SIZE; i++) 
		tunerstudio_burn_value_if_changed(ybin[i], EepromIndex++);
   81a54:	4f06      	ldr	r7, [pc, #24]	; (81a70 <tunerstudio_burn_table_eeporm+0x98>)
   81a56:	1c4c      	adds	r4, r1, #1
   81a58:	b2a4      	uxth	r4, r4
   81a5a:	f815 0f01 	ldrb.w	r0, [r5, #1]!
   81a5e:	47b8      	blx	r7
   81a60:	4621      	mov	r1, r4
	// Load UART TX buffer with the RPM values for the Volumetric efficiency table
	for (uint8_t i = 0; i < THREE_D_TABLE_SIZE; i++) 
		tunerstudio_burn_value_if_changed(xbin[i], EepromIndex++);

	// Load UART TX buffer with the MAP values for the Volumetric efficiency table
	for (uint8_t i = 0; i < THREE_D_TABLE_SIZE; i++) 
   81a62:	42b4      	cmp	r4, r6
   81a64:	d1f7      	bne.n	81a56 <tunerstudio_burn_table_eeporm+0x7e>
		tunerstudio_burn_value_if_changed(ybin[i], EepromIndex++);
}
   81a66:	b003      	add	sp, #12
   81a68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81a6c:	20071b3c 	.word	0x20071b3c
   81a70:	000819b5 	.word	0x000819b5

00081a74 <tunerstudio_burn_config>:
		at24cxx_write_byte(EepromIndex, TempValue);
	}
}

void tunerstudio_burn_config(void)
{
   81a74:	b538      	push	{r3, r4, r5, lr}
	if (engine_config.TwiFault == TRUE) // check if communication with EEPROM is okay
   81a76:	4b12      	ldr	r3, [pc, #72]	; (81ac0 <tunerstudio_burn_config+0x4c>)
   81a78:	7d1b      	ldrb	r3, [r3, #20]
   81a7a:	b2db      	uxtb	r3, r3
   81a7c:	2b01      	cmp	r3, #1
   81a7e:	d01e      	beq.n	81abe <tunerstudio_burn_config+0x4a>
		return;
	tunerstudio_burn_value_if_changed(engine_config.InjOpenTime		, EEPROM_INJ_OPEN_TIME_INDEX);
   81a80:	4d0f      	ldr	r5, [pc, #60]	; (81ac0 <tunerstudio_burn_config+0x4c>)
   81a82:	7828      	ldrb	r0, [r5, #0]
   81a84:	f640 7165 	movw	r1, #3941	; 0xf65
   81a88:	4c0e      	ldr	r4, [pc, #56]	; (81ac4 <tunerstudio_burn_config+0x50>)
   81a8a:	47a0      	blx	r4
	tunerstudio_burn_value_if_changed(engine_config.TpsLow			, EEPROM_TPS_LOW_INDEX);	
   81a8c:	8868      	ldrh	r0, [r5, #2]
   81a8e:	f44f 6176 	mov.w	r1, #3936	; 0xf60
   81a92:	b280      	uxth	r0, r0
   81a94:	47a0      	blx	r4
	tunerstudio_burn_value_if_changed(engine_config.TpsHigh			, EEPROM_TPS_HIGH_INDEX);		
   81a96:	88a8      	ldrh	r0, [r5, #4]
   81a98:	f640 7161 	movw	r1, #3937	; 0xf61
   81a9c:	b280      	uxth	r0, r0
   81a9e:	47a0      	blx	r4
	tunerstudio_burn_value_if_changed(engine_config.MapLow			, EEPROM_MAP_LOW_INDEX);	
   81aa0:	7aa8      	ldrb	r0, [r5, #10]
   81aa2:	f640 7162 	movw	r1, #3938	; 0xf62
   81aa6:	47a0      	blx	r4
	tunerstudio_burn_value_if_changed(engine_config.MapHigh & 0xFF	, EEPROM_MAP_HIGH_INDEX);	// Write first byte
   81aa8:	89a8      	ldrh	r0, [r5, #12]
   81aaa:	f640 7163 	movw	r1, #3939	; 0xf63
   81aae:	b2c0      	uxtb	r0, r0
   81ab0:	47a0      	blx	r4
	tunerstudio_burn_value_if_changed(engine_config.MapHigh >> 8	, EEPROM_MAP_HIGH_INDEX + 1);// Write second byte
   81ab2:	89a8      	ldrh	r0, [r5, #12]
   81ab4:	f640 7164 	movw	r1, #3940	; 0xf64
   81ab8:	f3c0 2007 	ubfx	r0, r0, #8, #8
   81abc:	47a0      	blx	r4
   81abe:	bd38      	pop	{r3, r4, r5, pc}
   81ac0:	20071b3c 	.word	0x20071b3c
   81ac4:	000819b5 	.word	0x000819b5

00081ac8 <tunerstudio_burn_page_eeprom>:
		}
	}
}

void tunerstudio_burn_page_eeprom(void)
{
   81ac8:	b510      	push	{r4, lr}
	switch (CurrPage)
   81aca:	4b12      	ldr	r3, [pc, #72]	; (81b14 <tunerstudio_burn_page_eeprom+0x4c>)
   81acc:	781b      	ldrb	r3, [r3, #0]
   81ace:	3b01      	subs	r3, #1
   81ad0:	2b04      	cmp	r3, #4
   81ad2:	d81d      	bhi.n	81b10 <tunerstudio_burn_page_eeprom+0x48>
   81ad4:	e8df f003 	tbb	[pc, r3]
   81ad8:	1c0a1a03 	.word	0x1c0a1a03
   81adc:	12          	.byte	0x12
   81add:	00          	.byte	0x00
	{
	case VE_PAGE:
		tunerstudio_burn_table_eeporm(EEPROM_VE_INDEX ,VeTable, VeRpmBins, VeMapBins);
   81ade:	4b0e      	ldr	r3, [pc, #56]	; (81b18 <tunerstudio_burn_page_eeprom+0x50>)
   81ae0:	4a0e      	ldr	r2, [pc, #56]	; (81b1c <tunerstudio_burn_page_eeprom+0x54>)
   81ae2:	490f      	ldr	r1, [pc, #60]	; (81b20 <tunerstudio_burn_page_eeprom+0x58>)
   81ae4:	2000      	movs	r0, #0
   81ae6:	4c0f      	ldr	r4, [pc, #60]	; (81b24 <tunerstudio_burn_page_eeprom+0x5c>)
   81ae8:	47a0      	blx	r4
		break;
   81aea:	bd10      	pop	{r4, pc}
	case IGN_PAGE:
		tunerstudio_burn_table_eeporm(EEPROM_IGN_INDEX, IgnTable, IgnRpmBins, IgnMapBins);
   81aec:	4b0e      	ldr	r3, [pc, #56]	; (81b28 <tunerstudio_burn_page_eeprom+0x60>)
   81aee:	4a0f      	ldr	r2, [pc, #60]	; (81b2c <tunerstudio_burn_page_eeprom+0x64>)
   81af0:	490f      	ldr	r1, [pc, #60]	; (81b30 <tunerstudio_burn_page_eeprom+0x68>)
   81af2:	f44f 7010 	mov.w	r0, #576	; 0x240
   81af6:	4c0b      	ldr	r4, [pc, #44]	; (81b24 <tunerstudio_burn_page_eeprom+0x5c>)
   81af8:	47a0      	blx	r4
		break;
   81afa:	bd10      	pop	{r4, pc}
	case AFR_PAGE:
		tunerstudio_burn_table_eeporm(EEPROM_AFR_INDEX, AfrTable, AfrRpmBins, AfrMapBins);
   81afc:	4b0d      	ldr	r3, [pc, #52]	; (81b34 <tunerstudio_burn_page_eeprom+0x6c>)
   81afe:	4a0e      	ldr	r2, [pc, #56]	; (81b38 <tunerstudio_burn_page_eeprom+0x70>)
   81b00:	490e      	ldr	r1, [pc, #56]	; (81b3c <tunerstudio_burn_page_eeprom+0x74>)
   81b02:	f44f 7090 	mov.w	r0, #288	; 0x120
   81b06:	4c07      	ldr	r4, [pc, #28]	; (81b24 <tunerstudio_burn_page_eeprom+0x5c>)
   81b08:	47a0      	blx	r4
		break;
   81b0a:	bd10      	pop	{r4, pc}
	case CONFIG_PAGE:
		tunerstudio_burn_config();
   81b0c:	4b0c      	ldr	r3, [pc, #48]	; (81b40 <tunerstudio_burn_page_eeprom+0x78>)
   81b0e:	4798      	blx	r3
   81b10:	bd10      	pop	{r4, pc}
   81b12:	bf00      	nop
   81b14:	200705b6 	.word	0x200705b6
   81b18:	20071b54 	.word	0x20071b54
   81b1c:	20071608 	.word	0x20071608
   81b20:	20072500 	.word	0x20072500
   81b24:	000819d9 	.word	0x000819d9
   81b28:	20071618 	.word	0x20071618
   81b2c:	20070574 	.word	0x20070574
   81b30:	20071a3c 	.word	0x20071a3c
   81b34:	20071bc0 	.word	0x20071bc0
   81b38:	20071a2c 	.word	0x20071a2c
   81b3c:	20071fec 	.word	0x20071fec
   81b40:	00081a75 	.word	0x00081a75

00081b44 <tunerstudio_send_real_time_data>:
	tunerstudio_burn_value_if_changed(engine_config.MapHigh & 0xFF	, EEPROM_MAP_HIGH_INDEX);	// Write first byte
	tunerstudio_burn_value_if_changed(engine_config.MapHigh >> 8	, EEPROM_MAP_HIGH_INDEX + 1);// Write second byte
}

void tunerstudio_send_real_time_data(void)
{
   81b44:	b500      	push	{lr}
   81b46:	b08b      	sub	sp, #44	; 0x2c
   81b48:	f10d 33ff 	add.w	r3, sp, #4294967295
   81b4c:	a909      	add	r1, sp, #36	; 0x24
	uint8_t transmit[NUMBER_OF_REAL_TIME_BYTES];
	// Initialize array with constant, since all of the variables are not used
	for (uint16_t i = 0; i < NUMBER_OF_REAL_TIME_BYTES; i++)
		transmit[i] = 100;
   81b4e:	2264      	movs	r2, #100	; 0x64
   81b50:	f803 2f01 	strb.w	r2, [r3, #1]!

void tunerstudio_send_real_time_data(void)
{
	uint8_t transmit[NUMBER_OF_REAL_TIME_BYTES];
	// Initialize array with constant, since all of the variables are not used
	for (uint16_t i = 0; i < NUMBER_OF_REAL_TIME_BYTES; i++)
   81b54:	428b      	cmp	r3, r1
   81b56:	d1fb      	bne.n	81b50 <tunerstudio_send_real_time_data+0xc>
		transmit[i] = 100;
	// Load IAT value to transmission buffer and so on
	transmit[REALTIME_MAP_INDEX] = engine.Map >> 1; // divide by 2
   81b58:	4b1b      	ldr	r3, [pc, #108]	; (81bc8 <tunerstudio_send_real_time_data+0x84>)
   81b5a:	891a      	ldrh	r2, [r3, #8]
   81b5c:	f3c2 024e 	ubfx	r2, r2, #1, #15
   81b60:	f88d 2004 	strb.w	r2, [sp, #4]
	transmit[REALTIME_IAT_INDEX] = engine.Iat;
   81b64:	895a      	ldrh	r2, [r3, #10]
   81b66:	f88d 2005 	strb.w	r2, [sp, #5]
	transmit[REALTIME_CLT_INDEX] = engine.Clt;
   81b6a:	899a      	ldrh	r2, [r3, #12]
   81b6c:	f88d 2006 	strb.w	r2, [sp, #6]
	transmit[REALTIME_TPS_ADC_INDEX] = engine.TpsAdc;
   81b70:	885a      	ldrh	r2, [r3, #2]
   81b72:	f88d 2007 	strb.w	r2, [sp, #7]
	transmit[REALTIME_BAT_INDEX] = engine.Batt;
   81b76:	7b9a      	ldrb	r2, [r3, #14]
   81b78:	f88d 2008 	strb.w	r2, [sp, #8]
	transmit[REALTIME_AFR_INDEX] = engine.Afr;
   81b7c:	7bda      	ldrb	r2, [r3, #15]
   81b7e:	f88d 2009 	strb.w	r2, [sp, #9]
	transmit[REALTIME_RPM_INDEX] = engine.CurrRpm;
   81b82:	8b1a      	ldrh	r2, [r3, #24]
   81b84:	f88d 200d 	strb.w	r2, [sp, #13]
	transmit[REALTIME_RPM_INDEX + 1] = (engine.CurrRpm >> 8);
   81b88:	8b1a      	ldrh	r2, [r3, #24]
   81b8a:	f3c2 2207 	ubfx	r2, r2, #8, #8
   81b8e:	f88d 200e 	strb.w	r2, [sp, #14]
	transmit[REALTIME_CURRVE_INDEX] = engine.CurrVeTable;
   81b92:	8a5a      	ldrh	r2, [r3, #18]
   81b94:	f88d 2012 	strb.w	r2, [sp, #18]
	transmit[REALTIME_CURRAFR_INDEX] = engine.CurrAfrTable;
   81b98:	8a9a      	ldrh	r2, [r3, #20]
   81b9a:	f88d 2013 	strb.w	r2, [sp, #19]
	transmit[REALTIME_PW_INDEX] = engine.InjDuration / 100000; // convert to ms * 10
   81b9e:	69da      	ldr	r2, [r3, #28]
   81ba0:	0952      	lsrs	r2, r2, #5
   81ba2:	490a      	ldr	r1, [pc, #40]	; (81bcc <tunerstudio_send_real_time_data+0x88>)
   81ba4:	fba1 1202 	umull	r1, r2, r1, r2
   81ba8:	09d2      	lsrs	r2, r2, #7
   81baa:	f88d 2014 	strb.w	r2, [sp, #20]
	transmit[REALTIME_IGN_INDEX] = engine.IgnTiming; 
   81bae:	8c1a      	ldrh	r2, [r3, #32]
   81bb0:	f88d 2016 	strb.w	r2, [sp, #22]
	transmit[REALTIME_TPS_INDEX] = engine.Tps;
   81bb4:	791b      	ldrb	r3, [r3, #4]
   81bb6:	f88d 3017 	strb.w	r3, [sp, #23]

	// Transfer buffer
	uart_interrupt_transfer_specific(transmit, NUMBER_OF_REAL_TIME_BYTES);
   81bba:	2125      	movs	r1, #37	; 0x25
   81bbc:	4668      	mov	r0, sp
   81bbe:	4b04      	ldr	r3, [pc, #16]	; (81bd0 <tunerstudio_send_real_time_data+0x8c>)
   81bc0:	4798      	blx	r3
}
   81bc2:	b00b      	add	sp, #44	; 0x2c
   81bc4:	f85d fb04 	ldr.w	pc, [sp], #4
   81bc8:	2007058c 	.word	0x2007058c
   81bcc:	0a7c5ac5 	.word	0x0a7c5ac5
   81bd0:	00081fc9 	.word	0x00081fc9

00081bd4 <tunerstudio_update_calib_vect_helper>:
				break;
		}
	}
}
void tunerstudio_update_calib_vect_helper(uint8_t NrOfBytes, uint32_t EepromIndex)
{
   81bd4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81bd8:	4680      	mov	r8, r0
   81bda:	460d      	mov	r5, r1
   81bdc:	f501 6780 	add.w	r7, r1, #1024	; 0x400
	uint8_t receive[2];			// Receiving buffer
	receive[0] = receive[1] = 0;
	int16_t TempValue = 0;		// Integer, the value can be negative
	for (uint16_t i = 0; i < DATA_LENGTH; i++)
	{
		receive[0] = uart_receive();
   81be0:	4e17      	ldr	r6, [pc, #92]	; (81c40 <tunerstudio_update_calib_vect_helper+0x6c>)
			TempValue = receive[0];		// AFR
		}
		else {
			receive[1] = uart_receive();
			TempValue = (int)((receive[1] << 8) | (receive[0]));// Put together the temperature value
			TempValue = ((TempValue - 320)  * 5) / 9;			// Change to celsius from fahrenheit
   81be2:	f8df a064 	ldr.w	sl, [pc, #100]	; 81c48 <tunerstudio_update_calib_vect_helper+0x74>
			TempValue /= 10;									// Tunerstudio sends the value scaled up by 10
			TempValue += TEMPERATURE_OFFSET;					// Offset to discard the need of negative integer
   81be6:	f8df 9064 	ldr.w	r9, [pc, #100]	; 81c4c <tunerstudio_update_calib_vect_helper+0x78>
   81bea:	e000      	b.n	81bee <tunerstudio_update_calib_vect_helper+0x1a>
			TempValue = 255;
		} 
		else if (TempValue < 0){ // For safety
			TempValue = 0;
		}
		at24cxx_write_byte(EepromIndex++, TempValue);
   81bec:	465d      	mov	r5, fp
	uint8_t receive[2];			// Receiving buffer
	receive[0] = receive[1] = 0;
	int16_t TempValue = 0;		// Integer, the value can be negative
	for (uint16_t i = 0; i < DATA_LENGTH; i++)
	{
		receive[0] = uart_receive();
   81bee:	47b0      	blx	r6
   81bf0:	4604      	mov	r4, r0
		if (NrOfBytes == 1) {		
   81bf2:	f1b8 0f01 	cmp.w	r8, #1
   81bf6:	d101      	bne.n	81bfc <tunerstudio_update_calib_vect_helper+0x28>
			TempValue = receive[0];		// AFR
   81bf8:	b201      	sxth	r1, r0
   81bfa:	e014      	b.n	81c26 <tunerstudio_update_calib_vect_helper+0x52>
		}
		else {
			receive[1] = uart_receive();
   81bfc:	47b0      	blx	r6
			TempValue = (int)((receive[1] << 8) | (receive[0]));// Put together the temperature value
			TempValue = ((TempValue - 320)  * 5) / 9;			// Change to celsius from fahrenheit
   81bfe:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
   81c02:	b200      	sxth	r0, r0
   81c04:	f5a0 70a0 	sub.w	r0, r0, #320	; 0x140
   81c08:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   81c0c:	fb8a 2300 	smull	r2, r3, sl, r0
   81c10:	17c0      	asrs	r0, r0, #31
   81c12:	ebc0 0363 	rsb	r3, r0, r3, asr #1
   81c16:	b21b      	sxth	r3, r3
			TempValue /= 10;									// Tunerstudio sends the value scaled up by 10
			TempValue += TEMPERATURE_OFFSET;					// Offset to discard the need of negative integer
   81c18:	fb89 2103 	smull	r2, r1, r9, r3
   81c1c:	17db      	asrs	r3, r3, #31
   81c1e:	ebc3 01a1 	rsb	r1, r3, r1, asr #2
   81c22:	3128      	adds	r1, #40	; 0x28
   81c24:	b209      	sxth	r1, r1
			TempValue = 255;
		} 
		else if (TempValue < 0){ // For safety
			TempValue = 0;
		}
		at24cxx_write_byte(EepromIndex++, TempValue);
   81c26:	f105 0b01 	add.w	fp, r5, #1
   81c2a:	f381 0108 	usat	r1, #8, r1
   81c2e:	b2c9      	uxtb	r1, r1
   81c30:	4628      	mov	r0, r5
   81c32:	4b04      	ldr	r3, [pc, #16]	; (81c44 <tunerstudio_update_calib_vect_helper+0x70>)
   81c34:	4798      	blx	r3
void tunerstudio_update_calib_vect_helper(uint8_t NrOfBytes, uint32_t EepromIndex)
{
	uint8_t receive[2];			// Receiving buffer
	receive[0] = receive[1] = 0;
	int16_t TempValue = 0;		// Integer, the value can be negative
	for (uint16_t i = 0; i < DATA_LENGTH; i++)
   81c36:	455f      	cmp	r7, fp
   81c38:	d1d8      	bne.n	81bec <tunerstudio_update_calib_vect_helper+0x18>
		else if (TempValue < 0){ // For safety
			TempValue = 0;
		}
		at24cxx_write_byte(EepromIndex++, TempValue);
	}
}
   81c3a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81c3e:	bf00      	nop
   81c40:	000821b1 	.word	0x000821b1
   81c44:	000801a5 	.word	0x000801a5
   81c48:	38e38e39 	.word	0x38e38e39
   81c4c:	66666667 	.word	0x66666667

00081c50 <tunerstudio_update_calib_vect>:
	// Transfer buffer
	uart_interrupt_transfer_specific(transmit, NUMBER_OF_REAL_TIME_BYTES);
}

void tunerstudio_update_calib_vect(void)
{
   81c50:	b508      	push	{r3, lr}
	// Check if the interrupt buffer consists of data
	if (RxStringTail != RxStringHead)
   81c52:	4b15      	ldr	r3, [pc, #84]	; (81ca8 <tunerstudio_update_calib_vect+0x58>)
   81c54:	881a      	ldrh	r2, [r3, #0]
   81c56:	b292      	uxth	r2, r2
   81c58:	4b14      	ldr	r3, [pc, #80]	; (81cac <tunerstudio_update_calib_vect+0x5c>)
   81c5a:	881b      	ldrh	r3, [r3, #0]
   81c5c:	b29b      	uxth	r3, r3
   81c5e:	429a      	cmp	r2, r3
   81c60:	d008      	beq.n	81c74 <tunerstudio_update_calib_vect+0x24>
	{
		// TODO: Read the buffer and then continue, possibly not necessary
		uart_print_string("ERROR");
   81c62:	4813      	ldr	r0, [pc, #76]	; (81cb0 <tunerstudio_update_calib_vect+0x60>)
   81c64:	4b13      	ldr	r3, [pc, #76]	; (81cb4 <tunerstudio_update_calib_vect+0x64>)
   81c66:	4798      	blx	r3
		RxStringTail = RxStringHead = 0;
   81c68:	2300      	movs	r3, #0
   81c6a:	4a10      	ldr	r2, [pc, #64]	; (81cac <tunerstudio_update_calib_vect+0x5c>)
   81c6c:	8013      	strh	r3, [r2, #0]
   81c6e:	4a0e      	ldr	r2, [pc, #56]	; (81ca8 <tunerstudio_update_calib_vect+0x58>)
   81c70:	8013      	strh	r3, [r2, #0]
   81c72:	bd08      	pop	{r3, pc}
	}
	else
	{
		uint8_t receive = uart_receive();
   81c74:	4b10      	ldr	r3, [pc, #64]	; (81cb8 <tunerstudio_update_calib_vect+0x68>)
   81c76:	4798      	blx	r3
		switch (receive)
   81c78:	2801      	cmp	r0, #1
   81c7a:	d009      	beq.n	81c90 <tunerstudio_update_calib_vect+0x40>
   81c7c:	b110      	cbz	r0, 81c84 <tunerstudio_update_calib_vect+0x34>
   81c7e:	2802      	cmp	r0, #2
   81c80:	d00c      	beq.n	81c9c <tunerstudio_update_calib_vect+0x4c>
   81c82:	bd08      	pop	{r3, pc}
		{
			case CONFIG_CLT:
				tunerstudio_update_calib_vect_helper(2, EEPROM_CLT_ADC_INDEX);
   81c84:	f44f 7158 	mov.w	r1, #864	; 0x360
   81c88:	2002      	movs	r0, #2
   81c8a:	4b0c      	ldr	r3, [pc, #48]	; (81cbc <tunerstudio_update_calib_vect+0x6c>)
   81c8c:	4798      	blx	r3
				break;
   81c8e:	bd08      	pop	{r3, pc}
			case CONFIG_IAT:
				tunerstudio_update_calib_vect_helper(2, EEPROM_IAT_ADC_INDEX);
   81c90:	f44f 61ec 	mov.w	r1, #1888	; 0x760
   81c94:	2002      	movs	r0, #2
   81c96:	4b09      	ldr	r3, [pc, #36]	; (81cbc <tunerstudio_update_calib_vect+0x6c>)
   81c98:	4798      	blx	r3
				break;
   81c9a:	bd08      	pop	{r3, pc}
			case CONFIG_AFR:
				tunerstudio_update_calib_vect_helper(1, EEPROM_AFR_ADC_INDEX);
   81c9c:	f44f 6136 	mov.w	r1, #2912	; 0xb60
   81ca0:	2001      	movs	r0, #1
   81ca2:	4b06      	ldr	r3, [pc, #24]	; (81cbc <tunerstudio_update_calib_vect+0x6c>)
   81ca4:	4798      	blx	r3
   81ca6:	bd08      	pop	{r3, pc}
   81ca8:	2007162a 	.word	0x2007162a
   81cac:	20071b52 	.word	0x20071b52
   81cb0:	00082fec 	.word	0x00082fec
   81cb4:	000820e5 	.word	0x000820e5
   81cb8:	000821b1 	.word	0x000821b1
   81cbc:	00081bd5 	.word	0x00081bd5

00081cc0 <tunerstudio_debug_global_function>:
		at24cxx_write_byte(EepromIndex++, TempValue);
	}
}

void tunerstudio_debug_global_function(void)
{
   81cc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uart_print_string("MAP High: "); uart_print_int(engine_config.MapHigh); uart_new_line();
   81cc4:	4827      	ldr	r0, [pc, #156]	; (81d64 <tunerstudio_debug_global_function+0xa4>)
   81cc6:	4e28      	ldr	r6, [pc, #160]	; (81d68 <tunerstudio_debug_global_function+0xa8>)
   81cc8:	47b0      	blx	r6
   81cca:	f8df 80dc 	ldr.w	r8, [pc, #220]	; 81da8 <tunerstudio_debug_global_function+0xe8>
   81cce:	f8b8 000c 	ldrh.w	r0, [r8, #12]
   81cd2:	b280      	uxth	r0, r0
   81cd4:	4d25      	ldr	r5, [pc, #148]	; (81d6c <tunerstudio_debug_global_function+0xac>)
   81cd6:	47a8      	blx	r5
   81cd8:	4c25      	ldr	r4, [pc, #148]	; (81d70 <tunerstudio_debug_global_function+0xb0>)
   81cda:	47a0      	blx	r4
	uart_print_string("MAP Low: "); uart_print_int(engine_config.MapLow); uart_new_line();
   81cdc:	4825      	ldr	r0, [pc, #148]	; (81d74 <tunerstudio_debug_global_function+0xb4>)
   81cde:	47b0      	blx	r6
   81ce0:	f898 000a 	ldrb.w	r0, [r8, #10]
   81ce4:	47a8      	blx	r5
   81ce6:	47a0      	blx	r4
	uart_print_string("TPS High: "); uart_print_int(engine_config.TpsHigh); uart_new_line();
   81ce8:	4823      	ldr	r0, [pc, #140]	; (81d78 <tunerstudio_debug_global_function+0xb8>)
   81cea:	47b0      	blx	r6
   81cec:	f8b8 0004 	ldrh.w	r0, [r8, #4]
   81cf0:	b280      	uxth	r0, r0
   81cf2:	47a8      	blx	r5
   81cf4:	47a0      	blx	r4
	uart_print_string("TPS Low: "); uart_print_int(engine_config.TpsLow); uart_new_line();
   81cf6:	4821      	ldr	r0, [pc, #132]	; (81d7c <tunerstudio_debug_global_function+0xbc>)
   81cf8:	47b0      	blx	r6
   81cfa:	f8b8 0002 	ldrh.w	r0, [r8, #2]
   81cfe:	b280      	uxth	r0, r0
   81d00:	47a8      	blx	r5
   81d02:	47a0      	blx	r4
	uart_print_string("CLT: "); uart_print_int(engine.Clt); uart_new_line();
   81d04:	481e      	ldr	r0, [pc, #120]	; (81d80 <tunerstudio_debug_global_function+0xc0>)
   81d06:	47b0      	blx	r6
   81d08:	4f1e      	ldr	r7, [pc, #120]	; (81d84 <tunerstudio_debug_global_function+0xc4>)
   81d0a:	89b8      	ldrh	r0, [r7, #12]
   81d0c:	b280      	uxth	r0, r0
   81d0e:	47a8      	blx	r5
   81d10:	47a0      	blx	r4
	uart_print_string("IAT: "); uart_print_int(engine.Iat); uart_new_line();
   81d12:	481d      	ldr	r0, [pc, #116]	; (81d88 <tunerstudio_debug_global_function+0xc8>)
   81d14:	47b0      	blx	r6
   81d16:	8978      	ldrh	r0, [r7, #10]
   81d18:	b280      	uxth	r0, r0
   81d1a:	47a8      	blx	r5
   81d1c:	47a0      	blx	r4
	uart_print_string("AFR: "); uart_print_int(engine.Afr); uart_new_line();
   81d1e:	481b      	ldr	r0, [pc, #108]	; (81d8c <tunerstudio_debug_global_function+0xcc>)
   81d20:	47b0      	blx	r6
   81d22:	7bf8      	ldrb	r0, [r7, #15]
   81d24:	47a8      	blx	r5
   81d26:	47a0      	blx	r4
	uart_print_string("MAP: "); uart_print_int(engine.Map); uart_new_line();
   81d28:	4819      	ldr	r0, [pc, #100]	; (81d90 <tunerstudio_debug_global_function+0xd0>)
   81d2a:	47b0      	blx	r6
   81d2c:	8938      	ldrh	r0, [r7, #8]
   81d2e:	b280      	uxth	r0, r0
   81d30:	47a8      	blx	r5
   81d32:	47a0      	blx	r4
	uart_print_string("TPS: "); uart_print_int(engine.Tps); uart_new_line();
   81d34:	4817      	ldr	r0, [pc, #92]	; (81d94 <tunerstudio_debug_global_function+0xd4>)
   81d36:	47b0      	blx	r6
   81d38:	7938      	ldrb	r0, [r7, #4]
   81d3a:	47a8      	blx	r5
   81d3c:	47a0      	blx	r4
	uart_print_string("RPM: "); uart_print_int(engine.CurrRpm); uart_new_line();
   81d3e:	4816      	ldr	r0, [pc, #88]	; (81d98 <tunerstudio_debug_global_function+0xd8>)
   81d40:	47b0      	blx	r6
   81d42:	8b38      	ldrh	r0, [r7, #24]
   81d44:	b280      	uxth	r0, r0
   81d46:	47a8      	blx	r5
   81d48:	47a0      	blx	r4
	uart_print_string("TWIFault: "); uart_print_int(engine_config.TwiFault); uart_new_line();
   81d4a:	4814      	ldr	r0, [pc, #80]	; (81d9c <tunerstudio_debug_global_function+0xdc>)
   81d4c:	47b0      	blx	r6
   81d4e:	f898 0014 	ldrb.w	r0, [r8, #20]
   81d52:	47a8      	blx	r5
   81d54:	47a0      	blx	r4
	uart_print_string("Fuel Const: "); uart_print_int(FUEL_CONST); uart_new_line();
   81d56:	4812      	ldr	r0, [pc, #72]	; (81da0 <tunerstudio_debug_global_function+0xe0>)
   81d58:	47b0      	blx	r6
   81d5a:	4812      	ldr	r0, [pc, #72]	; (81da4 <tunerstudio_debug_global_function+0xe4>)
   81d5c:	47a8      	blx	r5
   81d5e:	47a0      	blx	r4
   81d60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81d64:	00082ff4 	.word	0x00082ff4
   81d68:	000820e5 	.word	0x000820e5
   81d6c:	00082085 	.word	0x00082085
   81d70:	000820d5 	.word	0x000820d5
   81d74:	00083000 	.word	0x00083000
   81d78:	0008300c 	.word	0x0008300c
   81d7c:	00083018 	.word	0x00083018
   81d80:	00083024 	.word	0x00083024
   81d84:	2007058c 	.word	0x2007058c
   81d88:	0008302c 	.word	0x0008302c
   81d8c:	00083034 	.word	0x00083034
   81d90:	0008303c 	.word	0x0008303c
   81d94:	00083044 	.word	0x00083044
   81d98:	0008304c 	.word	0x0008304c
   81d9c:	00083054 	.word	0x00083054
   81da0:	00083060 	.word	0x00083060
   81da4:	00033ba8 	.word	0x00033ba8
   81da8:	20071b3c 	.word	0x20071b3c

00081dac <tunerstudio_command>:
	}
}

// Function to decide what to do when an character is received by UART
void tunerstudio_command(uint8_t character)
{
   81dac:	b508      	push	{r3, lr}
	// If 'P' came last time next character should contain the page number
	if (NewPageFlag)
   81dae:	4b3d      	ldr	r3, [pc, #244]	; (81ea4 <tunerstudio_command+0xf8>)
   81db0:	781b      	ldrb	r3, [r3, #0]
   81db2:	b12b      	cbz	r3, 81dc0 <tunerstudio_command+0x14>
	{
		CurrPage = character; //- '0';	// Withdraw the character value 0 (48 decimal in ASCII)
   81db4:	4b3c      	ldr	r3, [pc, #240]	; (81ea8 <tunerstudio_command+0xfc>)
   81db6:	7018      	strb	r0, [r3, #0]
		NewPageFlag = FALSE;			// Reset the newpageflag
   81db8:	2200      	movs	r2, #0
   81dba:	4b3a      	ldr	r3, [pc, #232]	; (81ea4 <tunerstudio_command+0xf8>)
   81dbc:	701a      	strb	r2, [r3, #0]
		return;							// Nothing else to do in this function
   81dbe:	bd08      	pop	{r3, pc}
	// If 'W' came last time next character should contain the offset
	/************************************************************************/
	/* Write command
	P (page number) W (line, column (per nibble)) 0 (Data) */
	/************************************************************************/
	if (WriteFlag)
   81dc0:	4b3a      	ldr	r3, [pc, #232]	; (81eac <tunerstudio_command+0x100>)
   81dc2:	781b      	ldrb	r3, [r3, #0]
   81dc4:	b323      	cbz	r3, 81e10 <tunerstudio_command+0x64>
	{
		if (OffsetFlag == 0){		// Receive first offset value
   81dc6:	4b3a      	ldr	r3, [pc, #232]	; (81eb0 <tunerstudio_command+0x104>)
   81dc8:	781b      	ldrb	r3, [r3, #0]
   81dca:	b92b      	cbnz	r3, 81dd8 <tunerstudio_command+0x2c>
			Offset1 = character;
   81dcc:	4b39      	ldr	r3, [pc, #228]	; (81eb4 <tunerstudio_command+0x108>)
   81dce:	7018      	strb	r0, [r3, #0]
			OffsetFlag = 1;
   81dd0:	2201      	movs	r2, #1
   81dd2:	4b37      	ldr	r3, [pc, #220]	; (81eb0 <tunerstudio_command+0x104>)
   81dd4:	701a      	strb	r2, [r3, #0]
			return;
   81dd6:	bd08      	pop	{r3, pc}
		}
		else if ((CurrPage == VE_PAGE || CurrPage == AFR_PAGE || CurrPage == IGN_PAGE) && OffsetFlag != 2){	// Receive second offset value IF the current page is a table (VE, AFR, IGN)
   81dd8:	4a33      	ldr	r2, [pc, #204]	; (81ea8 <tunerstudio_command+0xfc>)
   81dda:	7812      	ldrb	r2, [r2, #0]
   81ddc:	f002 01fd 	and.w	r1, r2, #253	; 0xfd
   81de0:	2901      	cmp	r1, #1
   81de2:	d001      	beq.n	81de8 <tunerstudio_command+0x3c>
   81de4:	2a05      	cmp	r2, #5
   81de6:	d107      	bne.n	81df8 <tunerstudio_command+0x4c>
   81de8:	2b02      	cmp	r3, #2
   81dea:	d005      	beq.n	81df8 <tunerstudio_command+0x4c>
			Offset2 = character;
   81dec:	4b32      	ldr	r3, [pc, #200]	; (81eb8 <tunerstudio_command+0x10c>)
   81dee:	7018      	strb	r0, [r3, #0]
			OffsetFlag = 2;
   81df0:	2202      	movs	r2, #2
   81df2:	4b2f      	ldr	r3, [pc, #188]	; (81eb0 <tunerstudio_command+0x104>)
   81df4:	701a      	strb	r2, [r3, #0]
			return;
   81df6:	bd08      	pop	{r3, pc}
		}
		else if (OffsetFlag){	// Receive data to write
			tunerstudio_write_data(character);
   81df8:	4b30      	ldr	r3, [pc, #192]	; (81ebc <tunerstudio_command+0x110>)
   81dfa:	4798      	blx	r3
			Offset1 = Offset2 = OffsetFlag = WriteFlag = 0;
   81dfc:	2300      	movs	r3, #0
   81dfe:	4a2b      	ldr	r2, [pc, #172]	; (81eac <tunerstudio_command+0x100>)
   81e00:	7013      	strb	r3, [r2, #0]
   81e02:	4a2b      	ldr	r2, [pc, #172]	; (81eb0 <tunerstudio_command+0x104>)
   81e04:	7013      	strb	r3, [r2, #0]
   81e06:	4a2c      	ldr	r2, [pc, #176]	; (81eb8 <tunerstudio_command+0x10c>)
   81e08:	7013      	strb	r3, [r2, #0]
   81e0a:	4a2a      	ldr	r2, [pc, #168]	; (81eb4 <tunerstudio_command+0x108>)
   81e0c:	7013      	strb	r3, [r2, #0]
			return;
   81e0e:	bd08      	pop	{r3, pc}
		}
	}
	
	switch (character)
   81e10:	3841      	subs	r0, #65	; 0x41
   81e12:	2833      	cmp	r0, #51	; 0x33
   81e14:	d845      	bhi.n	81ea2 <tunerstudio_command+0xf6>
   81e16:	e8df f000 	tbb	[pc, r0]
   81e1a:	1d1a      	.short	0x1d1a
   81e1c:	24444220 	.word	0x24444220
   81e20:	44444444 	.word	0x44444444
   81e24:	44444444 	.word	0x44444444
   81e28:	44302844 	.word	0x44302844
   81e2c:	3444442c 	.word	0x3444442c
   81e30:	44444437 	.word	0x44444437
   81e34:	44444444 	.word	0x44444444
   81e38:	44444444 	.word	0x44444444
   81e3c:	44444444 	.word	0x44444444
   81e40:	44444444 	.word	0x44444444
   81e44:	44444444 	.word	0x44444444
   81e48:	44444444 	.word	0x44444444
   81e4c:	3b44      	.short	0x3b44
	{
		case 'A': // Real time data
			tunerstudio_send_real_time_data();
   81e4e:	4b1c      	ldr	r3, [pc, #112]	; (81ec0 <tunerstudio_command+0x114>)
   81e50:	4798      	blx	r3
			//tunerstudio_send_dummy_data(37, 100);
			break;
   81e52:	bd08      	pop	{r3, pc}
		case 'B': // Burn command
			tunerstudio_burn_page_eeprom();
   81e54:	4b1b      	ldr	r3, [pc, #108]	; (81ec4 <tunerstudio_command+0x118>)
   81e56:	4798      	blx	r3
			break;
   81e58:	bd08      	pop	{r3, pc}
		case 'C': // Not sure what this is
			uart_interrupt_transfer(1);
   81e5a:	2001      	movs	r0, #1
   81e5c:	4b1a      	ldr	r3, [pc, #104]	; (81ec8 <tunerstudio_command+0x11c>)
   81e5e:	4798      	blx	r3
			break;
   81e60:	bd08      	pop	{r3, pc}
		case 'F': // Not sure what this is
			uart_interrupt_transfer("001");
   81e62:	481a      	ldr	r0, [pc, #104]	; (81ecc <tunerstudio_command+0x120>)
   81e64:	4b18      	ldr	r3, [pc, #96]	; (81ec8 <tunerstudio_command+0x11c>)
   81e66:	4798      	blx	r3
			break;
   81e68:	bd08      	pop	{r3, pc}
		case 'L':
			break;
		case 'N':
			break;
		case 'P':
			NewPageFlag = TRUE;
   81e6a:	2201      	movs	r2, #1
   81e6c:	4b0d      	ldr	r3, [pc, #52]	; (81ea4 <tunerstudio_command+0xf8>)
   81e6e:	701a      	strb	r2, [r3, #0]
			break;
   81e70:	bd08      	pop	{r3, pc}
		case 'R':
			break;
		case 'S':
			uart_interrupt_transfer("RUthless V1.0 Formula Student 2017");
   81e72:	4817      	ldr	r0, [pc, #92]	; (81ed0 <tunerstudio_command+0x124>)
   81e74:	4b14      	ldr	r3, [pc, #80]	; (81ec8 <tunerstudio_command+0x11c>)
   81e76:	4798      	blx	r3
			break;
   81e78:	bd08      	pop	{r3, pc}
		case 'Q':
			uart_interrupt_transfer("speeduino 201612");
   81e7a:	4816      	ldr	r0, [pc, #88]	; (81ed4 <tunerstudio_command+0x128>)
   81e7c:	4b12      	ldr	r3, [pc, #72]	; (81ec8 <tunerstudio_command+0x11c>)
   81e7e:	4798      	blx	r3
			break;
   81e80:	bd08      	pop	{r3, pc}
		case 'V':
			tunerstudio_send_page();
   81e82:	4b15      	ldr	r3, [pc, #84]	; (81ed8 <tunerstudio_command+0x12c>)
   81e84:	4798      	blx	r3
			break;
   81e86:	bd08      	pop	{r3, pc}
		case 'W':
			WriteFlag = TRUE;
   81e88:	2201      	movs	r2, #1
   81e8a:	4b08      	ldr	r3, [pc, #32]	; (81eac <tunerstudio_command+0x100>)
   81e8c:	701a      	strb	r2, [r3, #0]
			break;
   81e8e:	bd08      	pop	{r3, pc}
		case 'T':
			break;
		case 'r':
			break;
		case 't':
			uart_disable_rx_interrupt();			// Read manually from buffer simplifies this since it is not necessary to do this in realtime
   81e90:	4b12      	ldr	r3, [pc, #72]	; (81edc <tunerstudio_command+0x130>)
   81e92:	4798      	blx	r3
			tunerstudio_update_calib_vect();
   81e94:	4b12      	ldr	r3, [pc, #72]	; (81ee0 <tunerstudio_command+0x134>)
   81e96:	4798      	blx	r3
			uart_enable_rx_interrupt();
   81e98:	4b12      	ldr	r3, [pc, #72]	; (81ee4 <tunerstudio_command+0x138>)
   81e9a:	4798      	blx	r3
			break;
   81e9c:	bd08      	pop	{r3, pc}
		case '?':
			break;
		case 'D':
			tunerstudio_debug_global_function();
   81e9e:	4b12      	ldr	r3, [pc, #72]	; (81ee8 <tunerstudio_command+0x13c>)
   81ea0:	4798      	blx	r3
   81ea2:	bd08      	pop	{r3, pc}
   81ea4:	20072603 	.word	0x20072603
   81ea8:	200705b6 	.word	0x200705b6
   81eac:	200705b2 	.word	0x200705b2
   81eb0:	20071fe8 	.word	0x20071fe8
   81eb4:	20071fe9 	.word	0x20071fe9
   81eb8:	200720ec 	.word	0x200720ec
   81ebc:	00081901 	.word	0x00081901
   81ec0:	00081b45 	.word	0x00081b45
   81ec4:	00081ac9 	.word	0x00081ac9
   81ec8:	00081f6d 	.word	0x00081f6d
   81ecc:	00083070 	.word	0x00083070
   81ed0:	00083074 	.word	0x00083074
   81ed4:	00083098 	.word	0x00083098
   81ed8:	0008181d 	.word	0x0008181d
   81edc:	00082021 	.word	0x00082021
   81ee0:	00081c51 	.word	0x00081c51
   81ee4:	00082005 	.word	0x00082005
   81ee8:	00081cc1 	.word	0x00081cc1

00081eec <uart_init>:

// viljum 2 bit stop bits 8 bit data, asynchronous mode, parity mode off,
void uart_init(void)
{
	/* Configure peripheral clock UART. */
	PMC->PMC_PCER0 = (1 << ID_UART);
   81eec:	f44f 7280 	mov.w	r2, #256	; 0x100
   81ef0:	4b07      	ldr	r3, [pc, #28]	; (81f10 <uart_init+0x24>)
   81ef2:	611a      	str	r2, [r3, #16]
	/* Enable receiver and transmitter */
	UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   81ef4:	f503 7300 	add.w	r3, r3, #512	; 0x200
   81ef8:	2250      	movs	r2, #80	; 0x50
   81efa:	601a      	str	r2, [r3, #0]
	/* Turn parity mode off */
	UART->UART_MR = UART_MR_PAR_NO;	
   81efc:	f44f 6200 	mov.w	r2, #2048	; 0x800
   81f00:	605a      	str	r2, [r3, #4]
	/* Baud rate generator register */
	UART->UART_BRGR = CLOCKDIVISION;
   81f02:	222d      	movs	r2, #45	; 0x2d
   81f04:	621a      	str	r2, [r3, #32]
	/* Reset interrupt enable register */
	UART->UART_IDR = 0xFFFF;
   81f06:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81f0a:	60da      	str	r2, [r3, #12]
   81f0c:	4770      	bx	lr
   81f0e:	bf00      	nop
   81f10:	400e0600 	.word	0x400e0600

00081f14 <uart_tx_interrupt_init>:
}

// Transmission interrupt enable to minimize calculation downtime
void uart_tx_interrupt_init(void)
{
   81f14:	b508      	push	{r3, lr}
	//UART->UART_IER = UART_IER_TXRDY;
	
	interrupts_enable_interrupt_vector(UART_IRQn, UART_PRIORITY);
   81f16:	210c      	movs	r1, #12
   81f18:	2008      	movs	r0, #8
   81f1a:	4b0c      	ldr	r3, [pc, #48]	; (81f4c <uart_tx_interrupt_init+0x38>)
   81f1c:	4798      	blx	r3
   81f1e:	2300      	movs	r3, #0
	
	// Initialize Transmit buffer character array
	for (uint16_t i = 0; i < TXBUFFERSIZE; i++)
	{
		TxString[i] = NULL;
   81f20:	480b      	ldr	r0, [pc, #44]	; (81f50 <uart_tx_interrupt_init+0x3c>)
   81f22:	461a      	mov	r2, r3
		RxString[i] = NULL;
   81f24:	490b      	ldr	r1, [pc, #44]	; (81f54 <uart_tx_interrupt_init+0x40>)
	interrupts_enable_interrupt_vector(UART_IRQn, UART_PRIORITY);
	
	// Initialize Transmit buffer character array
	for (uint16_t i = 0; i < TXBUFFERSIZE; i++)
	{
		TxString[i] = NULL;
   81f26:	54c2      	strb	r2, [r0, r3]
		RxString[i] = NULL;
   81f28:	54ca      	strb	r2, [r1, r3]
   81f2a:	3301      	adds	r3, #1
	//UART->UART_IER = UART_IER_TXRDY;
	
	interrupts_enable_interrupt_vector(UART_IRQn, UART_PRIORITY);
	
	// Initialize Transmit buffer character array
	for (uint16_t i = 0; i < TXBUFFERSIZE; i++)
   81f2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   81f30:	d1f9      	bne.n	81f26 <uart_tx_interrupt_init+0x12>
	{
		TxString[i] = NULL;
		RxString[i] = NULL;
	}
	// Initialize Transmit/receive buffer iterator for array
	TxStringHead = TxStringTail = 0;
   81f32:	2300      	movs	r3, #0
   81f34:	4a08      	ldr	r2, [pc, #32]	; (81f58 <uart_tx_interrupt_init+0x44>)
   81f36:	8013      	strh	r3, [r2, #0]
   81f38:	4a08      	ldr	r2, [pc, #32]	; (81f5c <uart_tx_interrupt_init+0x48>)
   81f3a:	8013      	strh	r3, [r2, #0]
	RxStringHead = RxStringTail = 0;
   81f3c:	4a08      	ldr	r2, [pc, #32]	; (81f60 <uart_tx_interrupt_init+0x4c>)
   81f3e:	8013      	strh	r3, [r2, #0]
   81f40:	4a08      	ldr	r2, [pc, #32]	; (81f64 <uart_tx_interrupt_init+0x50>)
   81f42:	8013      	strh	r3, [r2, #0]
	RxFlag = LOW;
   81f44:	4a08      	ldr	r2, [pc, #32]	; (81f68 <uart_tx_interrupt_init+0x54>)
   81f46:	7013      	strb	r3, [r2, #0]
   81f48:	bd08      	pop	{r3, pc}
   81f4a:	bf00      	nop
   81f4c:	00080fd9 	.word	0x00080fd9
   81f50:	20070dc4 	.word	0x20070dc4
   81f54:	20071204 	.word	0x20071204
   81f58:	200705b0 	.word	0x200705b0
   81f5c:	200705b4 	.word	0x200705b4
   81f60:	2007162a 	.word	0x2007162a
   81f64:	20071b52 	.word	0x20071b52
   81f68:	20071628 	.word	0x20071628

00081f6c <uart_interrupt_transfer>:
}

void uart_interrupt_transfer(char * str)
{
	uint16_t i = 0;
	while(str[i] != NULL && TxStringHead < TXBUFFERSIZE)
   81f6c:	7803      	ldrb	r3, [r0, #0]
   81f6e:	b303      	cbz	r3, 81fb2 <uart_interrupt_transfer+0x46>
   81f70:	4b12      	ldr	r3, [pc, #72]	; (81fbc <uart_interrupt_transfer+0x50>)
   81f72:	881b      	ldrh	r3, [r3, #0]
   81f74:	b29b      	uxth	r3, r3
   81f76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   81f7a:	d21a      	bcs.n	81fb2 <uart_interrupt_transfer+0x46>
	RxStringHead = RxStringTail = 0;
	RxFlag = LOW;
}

void uart_interrupt_transfer(char * str)
{
   81f7c:	b470      	push	{r4, r5, r6}
	uint16_t i = 0;
	while(str[i] != NULL && TxStringHead < TXBUFFERSIZE)
   81f7e:	4605      	mov	r5, r0
   81f80:	2300      	movs	r3, #0
		TxString[TxStringHead++] = str[i++];
   81f82:	4c0e      	ldr	r4, [pc, #56]	; (81fbc <uart_interrupt_transfer+0x50>)
   81f84:	4e0e      	ldr	r6, [pc, #56]	; (81fc0 <uart_interrupt_transfer+0x54>)
   81f86:	8822      	ldrh	r2, [r4, #0]
   81f88:	b292      	uxth	r2, r2
   81f8a:	1c51      	adds	r1, r2, #1
   81f8c:	b289      	uxth	r1, r1
   81f8e:	8021      	strh	r1, [r4, #0]
   81f90:	3301      	adds	r3, #1
   81f92:	b29b      	uxth	r3, r3
   81f94:	7829      	ldrb	r1, [r5, #0]
   81f96:	54b1      	strb	r1, [r6, r2]
}

void uart_interrupt_transfer(char * str)
{
	uint16_t i = 0;
	while(str[i] != NULL && TxStringHead < TXBUFFERSIZE)
   81f98:	18c5      	adds	r5, r0, r3
   81f9a:	5cc2      	ldrb	r2, [r0, r3]
   81f9c:	b122      	cbz	r2, 81fa8 <uart_interrupt_transfer+0x3c>
   81f9e:	8822      	ldrh	r2, [r4, #0]
   81fa0:	b292      	uxth	r2, r2
   81fa2:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
   81fa6:	d3ee      	bcc.n	81f86 <uart_interrupt_transfer+0x1a>
		TxString[TxStringHead++] = str[i++];
	UART->UART_IER = UART_IER_TXRDY;
   81fa8:	2202      	movs	r2, #2
   81faa:	4b06      	ldr	r3, [pc, #24]	; (81fc4 <uart_interrupt_transfer+0x58>)
   81fac:	609a      	str	r2, [r3, #8]
}
   81fae:	bc70      	pop	{r4, r5, r6}
   81fb0:	4770      	bx	lr
void uart_interrupt_transfer(char * str)
{
	uint16_t i = 0;
	while(str[i] != NULL && TxStringHead < TXBUFFERSIZE)
		TxString[TxStringHead++] = str[i++];
	UART->UART_IER = UART_IER_TXRDY;
   81fb2:	2202      	movs	r2, #2
   81fb4:	4b03      	ldr	r3, [pc, #12]	; (81fc4 <uart_interrupt_transfer+0x58>)
   81fb6:	609a      	str	r2, [r3, #8]
   81fb8:	4770      	bx	lr
   81fba:	bf00      	nop
   81fbc:	200705b4 	.word	0x200705b4
   81fc0:	20070dc4 	.word	0x20070dc4
   81fc4:	400e0800 	.word	0x400e0800

00081fc8 <uart_interrupt_transfer_specific>:
}
void uart_interrupt_transfer_specific(char * str, uint16_t BufferLength)
{
	for (uint16_t i = 0; i < BufferLength; i++)
   81fc8:	b1a1      	cbz	r1, 81ff4 <uart_interrupt_transfer_specific+0x2c>
	while(str[i] != NULL && TxStringHead < TXBUFFERSIZE)
		TxString[TxStringHead++] = str[i++];
	UART->UART_IER = UART_IER_TXRDY;
}
void uart_interrupt_transfer_specific(char * str, uint16_t BufferLength)
{
   81fca:	b4f0      	push	{r4, r5, r6, r7}
   81fcc:	1e44      	subs	r4, r0, #1
   81fce:	1e4b      	subs	r3, r1, #1
   81fd0:	b29b      	uxth	r3, r3
   81fd2:	4418      	add	r0, r3
	for (uint16_t i = 0; i < BufferLength; i++)
	{
		TxString[TxStringHead++] = str[i];
   81fd4:	4908      	ldr	r1, [pc, #32]	; (81ff8 <uart_interrupt_transfer_specific+0x30>)
   81fd6:	4f09      	ldr	r7, [pc, #36]	; (81ffc <uart_interrupt_transfer_specific+0x34>)
		UART->UART_IER = UART_IER_TXRDY;
   81fd8:	4e09      	ldr	r6, [pc, #36]	; (82000 <uart_interrupt_transfer_specific+0x38>)
   81fda:	2502      	movs	r5, #2
}
void uart_interrupt_transfer_specific(char * str, uint16_t BufferLength)
{
	for (uint16_t i = 0; i < BufferLength; i++)
	{
		TxString[TxStringHead++] = str[i];
   81fdc:	880b      	ldrh	r3, [r1, #0]
   81fde:	b29b      	uxth	r3, r3
   81fe0:	1c5a      	adds	r2, r3, #1
   81fe2:	b292      	uxth	r2, r2
   81fe4:	800a      	strh	r2, [r1, #0]
   81fe6:	f814 2f01 	ldrb.w	r2, [r4, #1]!
   81fea:	54fa      	strb	r2, [r7, r3]
		UART->UART_IER = UART_IER_TXRDY;
   81fec:	60b5      	str	r5, [r6, #8]
		TxString[TxStringHead++] = str[i++];
	UART->UART_IER = UART_IER_TXRDY;
}
void uart_interrupt_transfer_specific(char * str, uint16_t BufferLength)
{
	for (uint16_t i = 0; i < BufferLength; i++)
   81fee:	4284      	cmp	r4, r0
   81ff0:	d1f4      	bne.n	81fdc <uart_interrupt_transfer_specific+0x14>
	{
		TxString[TxStringHead++] = str[i];
		UART->UART_IER = UART_IER_TXRDY;
	}
}
   81ff2:	bcf0      	pop	{r4, r5, r6, r7}
   81ff4:	4770      	bx	lr
   81ff6:	bf00      	nop
   81ff8:	200705b4 	.word	0x200705b4
   81ffc:	20070dc4 	.word	0x20070dc4
   82000:	400e0800 	.word	0x400e0800

00082004 <uart_enable_rx_interrupt>:

void uart_enable_rx_interrupt(void)
{
   82004:	b508      	push	{r3, lr}
	interrupts_enable_interrupt_vector(UART_IRQn, UART_PRIORITY);
   82006:	210c      	movs	r1, #12
   82008:	2008      	movs	r0, #8
   8200a:	4b03      	ldr	r3, [pc, #12]	; (82018 <uart_enable_rx_interrupt+0x14>)
   8200c:	4798      	blx	r3
	UART->UART_IER = UART_IER_RXRDY;
   8200e:	2201      	movs	r2, #1
   82010:	4b02      	ldr	r3, [pc, #8]	; (8201c <uart_enable_rx_interrupt+0x18>)
   82012:	609a      	str	r2, [r3, #8]
   82014:	bd08      	pop	{r3, pc}
   82016:	bf00      	nop
   82018:	00080fd9 	.word	0x00080fd9
   8201c:	400e0800 	.word	0x400e0800

00082020 <uart_disable_rx_interrupt>:
}
void uart_disable_rx_interrupt(void)
{
	UART->UART_IDR = UART_IDR_RXRDY;
   82020:	2201      	movs	r2, #1
   82022:	4b01      	ldr	r3, [pc, #4]	; (82028 <uart_disable_rx_interrupt+0x8>)
   82024:	60da      	str	r2, [r3, #12]
   82026:	4770      	bx	lr
   82028:	400e0800 	.word	0x400e0800

0008202c <uart_rx_read_buffer>:
}

void uart_rx_read_buffer(void)
{
   8202c:	b508      	push	{r3, lr}
	if (RxStringTail == RxStringHead)
   8202e:	4b0c      	ldr	r3, [pc, #48]	; (82060 <uart_rx_read_buffer+0x34>)
   82030:	881a      	ldrh	r2, [r3, #0]
   82032:	b292      	uxth	r2, r2
   82034:	4b0b      	ldr	r3, [pc, #44]	; (82064 <uart_rx_read_buffer+0x38>)
   82036:	881b      	ldrh	r3, [r3, #0]
   82038:	b29b      	uxth	r3, r3
   8203a:	429a      	cmp	r2, r3
   8203c:	d105      	bne.n	8204a <uart_rx_read_buffer+0x1e>
	{
		RxStringTail = RxStringHead = 0;
   8203e:	2300      	movs	r3, #0
   82040:	4a08      	ldr	r2, [pc, #32]	; (82064 <uart_rx_read_buffer+0x38>)
   82042:	8013      	strh	r3, [r2, #0]
   82044:	4a06      	ldr	r2, [pc, #24]	; (82060 <uart_rx_read_buffer+0x34>)
   82046:	8013      	strh	r3, [r2, #0]
		return;
   82048:	bd08      	pop	{r3, pc}
	}
	tunerstudio_command(RxString[RxStringTail++]);
   8204a:	4905      	ldr	r1, [pc, #20]	; (82060 <uart_rx_read_buffer+0x34>)
   8204c:	880b      	ldrh	r3, [r1, #0]
   8204e:	b29b      	uxth	r3, r3
   82050:	1c5a      	adds	r2, r3, #1
   82052:	b292      	uxth	r2, r2
   82054:	800a      	strh	r2, [r1, #0]
   82056:	4a04      	ldr	r2, [pc, #16]	; (82068 <uart_rx_read_buffer+0x3c>)
   82058:	5cd0      	ldrb	r0, [r2, r3]
   8205a:	4b04      	ldr	r3, [pc, #16]	; (8206c <uart_rx_read_buffer+0x40>)
   8205c:	4798      	blx	r3
   8205e:	bd08      	pop	{r3, pc}
   82060:	2007162a 	.word	0x2007162a
   82064:	20071b52 	.word	0x20071b52
   82068:	20071204 	.word	0x20071204
   8206c:	00081dad 	.word	0x00081dad

00082070 <uart_transfer>:
	//uint8_t read = RxString[RxStringTail++];
}

void uart_transfer(uint8_t transmit)
{
	while (!(UART->UART_SR & UART_SR_TXRDY));
   82070:	4a03      	ldr	r2, [pc, #12]	; (82080 <uart_transfer+0x10>)
   82072:	6953      	ldr	r3, [r2, #20]
   82074:	f013 0f02 	tst.w	r3, #2
   82078:	d0fb      	beq.n	82072 <uart_transfer+0x2>
	UART->UART_THR = transmit;
   8207a:	4b01      	ldr	r3, [pc, #4]	; (82080 <uart_transfer+0x10>)
   8207c:	61d8      	str	r0, [r3, #28]
   8207e:	4770      	bx	lr
   82080:	400e0800 	.word	0x400e0800

00082084 <uart_print_int>:
}
//Send Integers over to terminal
void uart_print_int(uint32_t data)
{
   82084:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   82088:	4605      	mov	r5, r0
	uint32_t div = 1000000000;		// Divider to divide data with
	uint8_t start = 0;
	uint8_t cnt = 10;
	for (int i = 1; i <= cnt; i++)
   8208a:	2601      	movs	r6, #1
}
//Send Integers over to terminal
void uart_print_int(uint32_t data)
{
	uint32_t div = 1000000000;		// Divider to divide data with
	uint8_t start = 0;
   8208c:	2200      	movs	r2, #0
	UART->UART_THR = transmit;
}
//Send Integers over to terminal
void uart_print_int(uint32_t data)
{
	uint32_t div = 1000000000;		// Divider to divide data with
   8208e:	4c0e      	ldr	r4, [pc, #56]	; (820c8 <uart_print_int+0x44>)
	{
		uint8_t send = data / div + 48; // calculate the Ascii for each number
		if(send != 48 || start == 1 || i == cnt)
		{
			//Wait until hardware is ready to send data, UDRE0 = Data register empty
			uart_transfer(send);
   82090:	f8df 903c 	ldr.w	r9, [pc, #60]	; 820d0 <uart_print_int+0x4c>
			start = 1;
   82094:	46b0      	mov	r8, r6
		}
		data %= div;
		div /= 10;
   82096:	4f0d      	ldr	r7, [pc, #52]	; (820cc <uart_print_int+0x48>)
	uint32_t div = 1000000000;		// Divider to divide data with
	uint8_t start = 0;
	uint8_t cnt = 10;
	for (int i = 1; i <= cnt; i++)
	{
		uint8_t send = data / div + 48; // calculate the Ascii for each number
   82098:	fbb5 f0f4 	udiv	r0, r5, r4
   8209c:	3030      	adds	r0, #48	; 0x30
   8209e:	b2c0      	uxtb	r0, r0
		if(send != 48 || start == 1 || i == cnt)
   820a0:	2830      	cmp	r0, #48	; 0x30
   820a2:	d102      	bne.n	820aa <uart_print_int+0x26>
   820a4:	b90a      	cbnz	r2, 820aa <uart_print_int+0x26>
   820a6:	2e0a      	cmp	r6, #10
   820a8:	d101      	bne.n	820ae <uart_print_int+0x2a>
		{
			//Wait until hardware is ready to send data, UDRE0 = Data register empty
			uart_transfer(send);
   820aa:	47c8      	blx	r9
			start = 1;
   820ac:	4642      	mov	r2, r8
		}
		data %= div;
   820ae:	fbb5 f3f4 	udiv	r3, r5, r4
   820b2:	fb04 5513 	mls	r5, r4, r3, r5
		div /= 10;
   820b6:	fba7 3404 	umull	r3, r4, r7, r4
   820ba:	08e4      	lsrs	r4, r4, #3
void uart_print_int(uint32_t data)
{
	uint32_t div = 1000000000;		// Divider to divide data with
	uint8_t start = 0;
	uint8_t cnt = 10;
	for (int i = 1; i <= cnt; i++)
   820bc:	3601      	adds	r6, #1
   820be:	2e0b      	cmp	r6, #11
   820c0:	d1ea      	bne.n	82098 <uart_print_int+0x14>
		}
		data %= div;
		div /= 10;
	}
	//uart_new_line();
}
   820c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   820c6:	bf00      	nop
   820c8:	3b9aca00 	.word	0x3b9aca00
   820cc:	cccccccd 	.word	0xcccccccd
   820d0:	00082071 	.word	0x00082071

000820d4 <uart_new_line>:
void uart_new_line(void)
{
   820d4:	b508      	push	{r3, lr}
	uart_transfer(10);
   820d6:	200a      	movs	r0, #10
   820d8:	4b01      	ldr	r3, [pc, #4]	; (820e0 <uart_new_line+0xc>)
   820da:	4798      	blx	r3
   820dc:	bd08      	pop	{r3, pc}
   820de:	bf00      	nop
   820e0:	00082071 	.word	0x00082071

000820e4 <uart_print_string>:
}

void uart_print_string(char * data)
{
   820e4:	b570      	push	{r4, r5, r6, lr}
   820e6:	1e44      	subs	r4, r0, #1
	int i = 0;
   820e8:	2500      	movs	r5, #0
	// loop which print strings till null is reached or more than 20 characters (for safety)
	while(data[i] != 0 || i > 20)
		uart_transfer(data[i++]);
   820ea:	4e07      	ldr	r6, [pc, #28]	; (82108 <uart_print_string+0x24>)

void uart_print_string(char * data)
{
	int i = 0;
	// loop which print strings till null is reached or more than 20 characters (for safety)
	while(data[i] != 0 || i > 20)
   820ec:	e001      	b.n	820f2 <uart_print_string+0xe>
		uart_transfer(data[i++]);
   820ee:	3501      	adds	r5, #1
   820f0:	47b0      	blx	r6

void uart_print_string(char * data)
{
	int i = 0;
	// loop which print strings till null is reached or more than 20 characters (for safety)
	while(data[i] != 0 || i > 20)
   820f2:	f814 0f01 	ldrb.w	r0, [r4, #1]!
   820f6:	2800      	cmp	r0, #0
   820f8:	d1f9      	bne.n	820ee <uart_print_string+0xa>
   820fa:	2d14      	cmp	r5, #20
   820fc:	dcf7      	bgt.n	820ee <uart_print_string+0xa>
		uart_transfer(data[i++]);
	uart_transfer(32); // space
   820fe:	2020      	movs	r0, #32
   82100:	4b01      	ldr	r3, [pc, #4]	; (82108 <uart_print_string+0x24>)
   82102:	4798      	blx	r3
   82104:	bd70      	pop	{r4, r5, r6, pc}
   82106:	bf00      	nop
   82108:	00082071 	.word	0x00082071

0008210c <UART_Handler>:
}

void UART_Handler(void)
{
	// Check the interrupt status, transmit or receive ?
	uint32_t status = UART->UART_SR;
   8210c:	4b21      	ldr	r3, [pc, #132]	; (82194 <UART_Handler+0x88>)
   8210e:	695a      	ldr	r2, [r3, #20]
	
	// Transmit data from buffer if the buffer contains data (TxStringHead > 0) 
	if (TxStringHead && (status & UART_SR_TXRDY))
   82110:	4b21      	ldr	r3, [pc, #132]	; (82198 <UART_Handler+0x8c>)
   82112:	881b      	ldrh	r3, [r3, #0]
   82114:	b29b      	uxth	r3, r3
   82116:	b1e3      	cbz	r3, 82152 <UART_Handler+0x46>
   82118:	f012 0f02 	tst.w	r2, #2
   8211c:	d019      	beq.n	82152 <UART_Handler+0x46>
	{
		// Load the buffer character to transmitting register
		UART->UART_THR = TxString[TxStringTail];
   8211e:	491f      	ldr	r1, [pc, #124]	; (8219c <UART_Handler+0x90>)
   82120:	880b      	ldrh	r3, [r1, #0]
   82122:	b29b      	uxth	r3, r3
   82124:	481e      	ldr	r0, [pc, #120]	; (821a0 <UART_Handler+0x94>)
   82126:	5cc3      	ldrb	r3, [r0, r3]
   82128:	b2db      	uxtb	r3, r3
   8212a:	481a      	ldr	r0, [pc, #104]	; (82194 <UART_Handler+0x88>)
   8212c:	61c3      	str	r3, [r0, #28]
		// Increment buffer tail iterator 
		TxStringTail += 1;
   8212e:	880b      	ldrh	r3, [r1, #0]
   82130:	3301      	adds	r3, #1
   82132:	b29b      	uxth	r3, r3
   82134:	800b      	strh	r3, [r1, #0]
		// Check if the message has been fully transmitted
		if (TxStringTail >= TxStringHead)
   82136:	8809      	ldrh	r1, [r1, #0]
   82138:	b289      	uxth	r1, r1
   8213a:	4b17      	ldr	r3, [pc, #92]	; (82198 <UART_Handler+0x8c>)
   8213c:	881b      	ldrh	r3, [r3, #0]
   8213e:	b29b      	uxth	r3, r3
   82140:	4299      	cmp	r1, r3
   82142:	d306      	bcc.n	82152 <UART_Handler+0x46>
		{
			// Reset iterators
			TxStringTail = TxStringHead = 0;
   82144:	2300      	movs	r3, #0
   82146:	4914      	ldr	r1, [pc, #80]	; (82198 <UART_Handler+0x8c>)
   82148:	800b      	strh	r3, [r1, #0]
   8214a:	4914      	ldr	r1, [pc, #80]	; (8219c <UART_Handler+0x90>)
   8214c:	800b      	strh	r3, [r1, #0]
			// Disable transmit interrupts
			UART->UART_IDR = UART_IDR_TXRDY;
   8214e:	2102      	movs	r1, #2
   82150:	60c1      	str	r1, [r0, #12]
		}
	}
	if (status & UART_SR_RXRDY)
   82152:	f012 0f01 	tst.w	r2, #1
   82156:	d01c      	beq.n	82192 <UART_Handler+0x86>
	{
		
		// The bit RXRDY is automatically cleared when the receive holding register UART_RHR is read
		uint8_t receive = UART->UART_RHR;
   82158:	4b0e      	ldr	r3, [pc, #56]	; (82194 <UART_Handler+0x88>)
   8215a:	6999      	ldr	r1, [r3, #24]
		// If UART_RHR has not been read by the sofware since the last transfer, overrun bit
		// If there was a parity error during the receive, reset in control register
		if (status & UART_SR_OVRE || status & UART_SR_PARE)
   8215c:	f012 0fa0 	tst.w	r2, #160	; 0xa0
   82160:	d003      	beq.n	8216a <UART_Handler+0x5e>
		{
			// TODO: Send an error to computer
			// Clear the overrun bit in control register
			UART->UART_CR = UART_CR_RSTSTA;
   82162:	f44f 7280 	mov.w	r2, #256	; 0x100
   82166:	601a      	str	r2, [r3, #0]
			return;
   82168:	4770      	bx	lr
		}
		
		RxString[RxStringHead++] = receive;
   8216a:	4a0e      	ldr	r2, [pc, #56]	; (821a4 <UART_Handler+0x98>)
   8216c:	8813      	ldrh	r3, [r2, #0]
   8216e:	b29b      	uxth	r3, r3
   82170:	1c58      	adds	r0, r3, #1
   82172:	b280      	uxth	r0, r0
   82174:	8010      	strh	r0, [r2, #0]
	}
	if (status & UART_SR_RXRDY)
	{
		
		// The bit RXRDY is automatically cleared when the receive holding register UART_RHR is read
		uint8_t receive = UART->UART_RHR;
   82176:	b2c9      	uxtb	r1, r1
			// Clear the overrun bit in control register
			UART->UART_CR = UART_CR_RSTSTA;
			return;
		}
		
		RxString[RxStringHead++] = receive;
   82178:	480b      	ldr	r0, [pc, #44]	; (821a8 <UART_Handler+0x9c>)
   8217a:	54c1      	strb	r1, [r0, r3]
		if (RxStringHead >= RXBUFFERSIZE)
   8217c:	8813      	ldrh	r3, [r2, #0]
   8217e:	b29b      	uxth	r3, r3
   82180:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   82184:	d302      	bcc.n	8218c <UART_Handler+0x80>
		{
			RxStringHead = 0;
   82186:	2200      	movs	r2, #0
   82188:	4b06      	ldr	r3, [pc, #24]	; (821a4 <UART_Handler+0x98>)
   8218a:	801a      	strh	r2, [r3, #0]
		}
		
		RxFlag = TRUE;
   8218c:	2201      	movs	r2, #1
   8218e:	4b07      	ldr	r3, [pc, #28]	; (821ac <UART_Handler+0xa0>)
   82190:	701a      	strb	r2, [r3, #0]
   82192:	4770      	bx	lr
   82194:	400e0800 	.word	0x400e0800
   82198:	200705b4 	.word	0x200705b4
   8219c:	200705b0 	.word	0x200705b0
   821a0:	20070dc4 	.word	0x20070dc4
   821a4:	20071b52 	.word	0x20071b52
   821a8:	20071204 	.word	0x20071204
   821ac:	20071628 	.word	0x20071628

000821b0 <uart_receive>:
	}
}

uint8_t uart_receive(void)
{
	while (!(UART->UART_SR & UART_SR_RXRDY)); // Wait for character
   821b0:	4a04      	ldr	r2, [pc, #16]	; (821c4 <uart_receive+0x14>)
   821b2:	6953      	ldr	r3, [r2, #20]
   821b4:	f013 0f01 	tst.w	r3, #1
   821b8:	d0fb      	beq.n	821b2 <uart_receive+0x2>
	return UART->UART_RHR;
   821ba:	4b02      	ldr	r3, [pc, #8]	; (821c4 <uart_receive+0x14>)
   821bc:	6998      	ldr	r0, [r3, #24]
   821be:	b2c0      	uxtb	r0, r0
   821c0:	4770      	bx	lr
   821c2:	bf00      	nop
   821c4:	400e0800 	.word	0x400e0800

000821c8 <main>:
		}
	}
}

int main (void)
{
   821c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   821cc:	b084      	sub	sp, #16
	/* Insert system clock initialization code here (sysclk_init()). */
	sysclk_init();
   821ce:	4b4f      	ldr	r3, [pc, #316]	; (8230c <main+0x144>)
   821d0:	4798      	blx	r3
	board_init();
   821d2:	4b4f      	ldr	r3, [pc, #316]	; (82310 <main+0x148>)
   821d4:	4798      	blx	r3
	// Initialize Debug pins
	/************************************************************************/
	/* pio_set(PIOx, Pin)
	pio_clear(PIOx, Pin)*/
	/************************************************************************/
	pmc_enable_periph_clk(ID_PIOC);
   821d6:	200d      	movs	r0, #13
   821d8:	4b4e      	ldr	r3, [pc, #312]	; (82314 <main+0x14c>)
   821da:	4798      	blx	r3
	// Configure pin as output
	pio_set_output(PIOC, IGN1_OUT, LOW, FALSE, FALSE);
   821dc:	4d4e      	ldr	r5, [pc, #312]	; (82318 <main+0x150>)
   821de:	2400      	movs	r4, #0
   821e0:	9400      	str	r4, [sp, #0]
   821e2:	4623      	mov	r3, r4
   821e4:	4622      	mov	r2, r4
   821e6:	f44f 3100 	mov.w	r1, #131072	; 0x20000
   821ea:	4628      	mov	r0, r5
   821ec:	4e4b      	ldr	r6, [pc, #300]	; (8231c <main+0x154>)
   821ee:	47b0      	blx	r6
	pio_set_output(PIOC, IGN2_OUT, LOW, FALSE, FALSE);
   821f0:	9400      	str	r4, [sp, #0]
   821f2:	4623      	mov	r3, r4
   821f4:	4622      	mov	r2, r4
   821f6:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
   821fa:	4628      	mov	r0, r5
   821fc:	47b0      	blx	r6
	pio_clear(PIOC, IGN1_OUT);
   821fe:	f44f 3100 	mov.w	r1, #131072	; 0x20000
   82202:	4628      	mov	r0, r5
   82204:	4e46      	ldr	r6, [pc, #280]	; (82320 <main+0x158>)
   82206:	47b0      	blx	r6
	pio_clear(PIOC, IGN2_OUT);
   82208:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
   8220c:	4628      	mov	r0, r5
   8220e:	47b0      	blx	r6
	
	// Initialize UART communication
	uart_init();
   82210:	4b44      	ldr	r3, [pc, #272]	; (82324 <main+0x15c>)
   82212:	4798      	blx	r3
	// Initialize interrupts for UART
	uart_enable_rx_interrupt();
   82214:	4b44      	ldr	r3, [pc, #272]	; (82328 <main+0x160>)
   82216:	4798      	blx	r3
	uart_tx_interrupt_init();
   82218:	4b44      	ldr	r3, [pc, #272]	; (8232c <main+0x164>)
   8221a:	4798      	blx	r3
	uart_print_string("Init begin"); uart_new_line();
   8221c:	4844      	ldr	r0, [pc, #272]	; (82330 <main+0x168>)
   8221e:	4e45      	ldr	r6, [pc, #276]	; (82334 <main+0x16c>)
   82220:	47b0      	blx	r6
   82222:	4d45      	ldr	r5, [pc, #276]	; (82338 <main+0x170>)
   82224:	47a8      	blx	r5

	// Initialize TWI communication for EEPROM
	eeprom_init();
   82226:	4b45      	ldr	r3, [pc, #276]	; (8233c <main+0x174>)
   82228:	4798      	blx	r3

	// Initialize necessary global parameters
	global_init();
   8222a:	4b45      	ldr	r3, [pc, #276]	; (82340 <main+0x178>)
   8222c:	4798      	blx	r3
	
	// Initialize Analog to Digital Converter
	adc_initialize();
   8222e:	4b45      	ldr	r3, [pc, #276]	; (82344 <main+0x17c>)
   82230:	4798      	blx	r3
	uint8_t channel_number[NR_OF_ACTIVE_ADC_CHANNELS] = {ADC_CLT_CH, ADC_IAT_CH, ADC_AFR_CH, ADC_MAP_CH, ADC_TPS_CH, ADC_BATT_CH, ADC_AFR_CH};
   82232:	4b45      	ldr	r3, [pc, #276]	; (82348 <main+0x180>)
   82234:	6818      	ldr	r0, [r3, #0]
   82236:	9002      	str	r0, [sp, #8]
   82238:	889a      	ldrh	r2, [r3, #4]
   8223a:	799b      	ldrb	r3, [r3, #6]
   8223c:	f8ad 200c 	strh.w	r2, [sp, #12]
   82240:	f88d 300e 	strb.w	r3, [sp, #14]
	adc_turn_on_multiple_channels(channel_number, TRUE, ADC_PRIORITY);
   82244:	220a      	movs	r2, #10
   82246:	2101      	movs	r1, #1
   82248:	a802      	add	r0, sp, #8
   8224a:	4b40      	ldr	r3, [pc, #256]	; (8234c <main+0x184>)
   8224c:	4798      	blx	r3
	adc_start(ADC);
   8224e:	4840      	ldr	r0, [pc, #256]	; (82350 <main+0x188>)
   82250:	4b40      	ldr	r3, [pc, #256]	; (82354 <main+0x18c>)
   82252:	4798      	blx	r3
	// Initialize ADC timer frequency, how often ADC values are measured
	// CLOCK3 = MCK/32, TC_CMR_WAVE is to disable Capture mode, Enable Overflow and compare reg A
	timer_init(GLOBAL_TIMER, TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_WAVE, TC_IER_COVFS | TC_IER_CPAS, TC8_PRIORITY);
   82254:	2309      	movs	r3, #9
   82256:	2205      	movs	r2, #5
   82258:	f248 0102 	movw	r1, #32770	; 0x8002
   8225c:	2008      	movs	r0, #8
   8225e:	4f3e      	ldr	r7, [pc, #248]	; (82358 <main+0x190>)
   82260:	47b8      	blx	r7
	tc_write_ra(TC2, 2, GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
   82262:	4b3e      	ldr	r3, [pc, #248]	; (8235c <main+0x194>)
   82264:	881b      	ldrh	r3, [r3, #0]
   82266:	4a3e      	ldr	r2, [pc, #248]	; (82360 <main+0x198>)
   82268:	fb92 f2f3 	sdiv	r2, r2, r3
   8226c:	2102      	movs	r1, #2
   8226e:	483d      	ldr	r0, [pc, #244]	; (82364 <main+0x19c>)
   82270:	4b3d      	ldr	r3, [pc, #244]	; (82368 <main+0x1a0>)
   82272:	4798      	blx	r3
	
	

	// Initialize tuning tables by reading them from EEPROM
	table_init();
   82274:	4b3d      	ldr	r3, [pc, #244]	; (8236c <main+0x1a4>)
   82276:	4798      	blx	r3
	
	// Initialize sensors look up vectors by reading them from EEPROM
	sensors_init();
   82278:	4b3d      	ldr	r3, [pc, #244]	; (82370 <main+0x1a8>)
   8227a:	4798      	blx	r3

	// Initialize communication with tunerstudio
	tunerstudio_init();
   8227c:	4b3d      	ldr	r3, [pc, #244]	; (82374 <main+0x1ac>)
   8227e:	4798      	blx	r3

	// TEST 
	interrupts_enable_pio(ID_PIOA, CRANK_SIGNAL, PIOA_PRIORITY, INTERRUPT_RISING_EDGE_MODE);
   82280:	2301      	movs	r3, #1
   82282:	4622      	mov	r2, r4
   82284:	2180      	movs	r1, #128	; 0x80
   82286:	200b      	movs	r0, #11
   82288:	4c3b      	ldr	r4, [pc, #236]	; (82378 <main+0x1b0>)
   8228a:	47a0      	blx	r4

	uart_print_string("Init done"); uart_new_line();
   8228c:	483b      	ldr	r0, [pc, #236]	; (8237c <main+0x1b4>)
   8228e:	47b0      	blx	r6
   82290:	47a8      	blx	r5

	while (1)
	{
		if (RxFlag)
   82292:	4d3b      	ldr	r5, [pc, #236]	; (82380 <main+0x1b8>)
		{	
			RxFlag = FALSE;
			uart_rx_read_buffer();
   82294:	4f3b      	ldr	r7, [pc, #236]	; (82384 <main+0x1bc>)
				// TODO: Disable Interrupts
				// ATHUGA ARF A REIKNA YFIR LENGRA TMABIL, FLEIRRI TENNUR
				uint64_t CalcRpm = GLOBAL_TIMER_FREQ * 60 / CrankCurrCycleCounts / TRIGGER_WHEEL;
				// TODO: Enable Interrupts
				// TODO: CHECK if calculated RPM is crap, well above redline (high frequency filter)
				engine.CurrRpm = (uint16_t)CalcRpm;
   82296:	f8df 8114 	ldr.w	r8, [pc, #276]	; 823ac <main+0x1e4>
		{	
			RxFlag = FALSE;
			uart_rx_read_buffer();
		}
		
		if (AdcFlag)
   8229a:	4c3b      	ldr	r4, [pc, #236]	; (82388 <main+0x1c0>)
// 				uart_print_string("Channel"); uart_print_int(channel_number[i]);uart_print_string(" :");uart_print_int(math_find_median(AdcData[AdcChannels[i]], ADC_MEDIAN_FILTER_LENGTH)); uart_new_line();
// 				__asm__("nop");
// 			}
		}
		// TEST
		if (CrankSignalFlag)
   8229c:	4e3b      	ldr	r6, [pc, #236]	; (8238c <main+0x1c4>)

	uart_print_string("Init done"); uart_new_line();

	while (1)
	{
		if (RxFlag)
   8229e:	782b      	ldrb	r3, [r5, #0]
   822a0:	f013 0fff 	tst.w	r3, #255	; 0xff
   822a4:	d002      	beq.n	822ac <main+0xe4>
		{	
			RxFlag = FALSE;
   822a6:	2300      	movs	r3, #0
   822a8:	702b      	strb	r3, [r5, #0]
			uart_rx_read_buffer();
   822aa:	47b8      	blx	r7
		}
		
		if (AdcFlag)
   822ac:	7823      	ldrb	r3, [r4, #0]
   822ae:	f013 0fff 	tst.w	r3, #255	; 0xff
   822b2:	d003      	beq.n	822bc <main+0xf4>
		{
 			AdcFlag = FALSE;
   822b4:	2300      	movs	r3, #0
   822b6:	7023      	strb	r3, [r4, #0]
			// TODO: Maybe disable interrupts
			sensors_read_adc();
   822b8:	4b35      	ldr	r3, [pc, #212]	; (82390 <main+0x1c8>)
   822ba:	4798      	blx	r3
// 				uart_print_string("Channel"); uart_print_int(channel_number[i]);uart_print_string(" :");uart_print_int(math_find_median(AdcData[AdcChannels[i]], ADC_MEDIAN_FILTER_LENGTH)); uart_new_line();
// 				__asm__("nop");
// 			}
		}
		// TEST
		if (CrankSignalFlag)
   822bc:	7833      	ldrb	r3, [r6, #0]
   822be:	f013 0fff 	tst.w	r3, #255	; 0xff
   822c2:	d0ec      	beq.n	8229e <main+0xd6>
		{
			CrankSignalFlag = FALSE;
   822c4:	2300      	movs	r3, #0
   822c6:	7033      	strb	r3, [r6, #0]
			if (!(CrankTooth % TachPulse))
   822c8:	4b32      	ldr	r3, [pc, #200]	; (82394 <main+0x1cc>)
   822ca:	881a      	ldrh	r2, [r3, #0]
   822cc:	b292      	uxth	r2, r2
   822ce:	4b32      	ldr	r3, [pc, #200]	; (82398 <main+0x1d0>)
   822d0:	781b      	ldrb	r3, [r3, #0]
   822d2:	b2db      	uxtb	r3, r3
   822d4:	fb92 f1f3 	sdiv	r1, r2, r3
   822d8:	fb03 2311 	mls	r3, r3, r1, r2
   822dc:	2b00      	cmp	r3, #0
   822de:	d1de      	bne.n	8229e <main+0xd6>
			{
				// TODO: Disable Interrupts
				// ATHUGA ARF A REIKNA YFIR LENGRA TMABIL, FLEIRRI TENNUR
				uint64_t CalcRpm = GLOBAL_TIMER_FREQ * 60 / CrankCurrCycleCounts / TRIGGER_WHEEL;
   822e0:	4b2e      	ldr	r3, [pc, #184]	; (8239c <main+0x1d4>)
   822e2:	681b      	ldr	r3, [r3, #0]
				// TODO: Enable Interrupts
				// TODO: CHECK if calculated RPM is crap, well above redline (high frequency filter)
				engine.CurrRpm = (uint16_t)CalcRpm;
   822e4:	fbb8 f3f3 	udiv	r3, r8, r3
   822e8:	b29b      	uxth	r3, r3
   822ea:	4c2d      	ldr	r4, [pc, #180]	; (823a0 <main+0x1d8>)
   822ec:	8323      	strh	r3, [r4, #24]
				engine.InjDuration = fuelcalc_pulsewidth();
   822ee:	4b2d      	ldr	r3, [pc, #180]	; (823a4 <main+0x1dc>)
   822f0:	4798      	blx	r3
   822f2:	61e0      	str	r0, [r4, #28]
				if (CrankTooth >= 24)
   822f4:	4b27      	ldr	r3, [pc, #156]	; (82394 <main+0x1cc>)
   822f6:	881b      	ldrh	r3, [r3, #0]
   822f8:	b29b      	uxth	r3, r3
   822fa:	2b17      	cmp	r3, #23
   822fc:	d9cd      	bls.n	8229a <main+0xd2>
				{
					CrankTachCycleCounts = 0;
   822fe:	2200      	movs	r2, #0
   82300:	4b29      	ldr	r3, [pc, #164]	; (823a8 <main+0x1e0>)
   82302:	601a      	str	r2, [r3, #0]
					CrankTooth = 1;
   82304:	2201      	movs	r2, #1
   82306:	4b23      	ldr	r3, [pc, #140]	; (82394 <main+0x1cc>)
   82308:	801a      	strh	r2, [r3, #0]
   8230a:	e7c4      	b.n	82296 <main+0xce>
   8230c:	000802c5 	.word	0x000802c5
   82310:	00080329 	.word	0x00080329
   82314:	000806a9 	.word	0x000806a9
   82318:	400e1200 	.word	0x400e1200
   8231c:	00080421 	.word	0x00080421
   82320:	000803a9 	.word	0x000803a9
   82324:	00081eed 	.word	0x00081eed
   82328:	00082005 	.word	0x00082005
   8232c:	00081f15 	.word	0x00081f15
   82330:	000830b4 	.word	0x000830b4
   82334:	000820e5 	.word	0x000820e5
   82338:	000820d5 	.word	0x000820d5
   8233c:	00080cd5 	.word	0x00080cd5
   82340:	00080f4d 	.word	0x00080f4d
   82344:	00080b8d 	.word	0x00080b8d
   82348:	000830ac 	.word	0x000830ac
   8234c:	00080c29 	.word	0x00080c29
   82350:	400c0000 	.word	0x400c0000
   82354:	000802a1 	.word	0x000802a1
   82358:	00081571 	.word	0x00081571
   8235c:	20071be4 	.word	0x20071be4
   82360:	00280de8 	.word	0x00280de8
   82364:	40088000 	.word	0x40088000
   82368:	00080725 	.word	0x00080725
   8236c:	00081521 	.word	0x00081521
   82370:	00081351 	.word	0x00081351
   82374:	000816f1 	.word	0x000816f1
   82378:	00081029 	.word	0x00081029
   8237c:	000830c0 	.word	0x000830c0
   82380:	20071628 	.word	0x20071628
   82384:	0008202d 	.word	0x0008202d
   82388:	200720f5 	.word	0x200720f5
   8238c:	20072602 	.word	0x20072602
   82390:	000813d1 	.word	0x000813d1
   82394:	20072600 	.word	0x20072600
   82398:	20072604 	.word	0x20072604
   8239c:	200705bc 	.word	0x200705bc
   823a0:	2007058c 	.word	0x2007058c
   823a4:	00080db1 	.word	0x00080db1
   823a8:	200720f0 	.word	0x200720f0
   823ac:	006422c4 	.word	0x006422c4

000823b0 <__aeabi_drsub>:
   823b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   823b4:	e002      	b.n	823bc <__adddf3>
   823b6:	bf00      	nop

000823b8 <__aeabi_dsub>:
   823b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

000823bc <__adddf3>:
   823bc:	b530      	push	{r4, r5, lr}
   823be:	ea4f 0441 	mov.w	r4, r1, lsl #1
   823c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
   823c6:	ea94 0f05 	teq	r4, r5
   823ca:	bf08      	it	eq
   823cc:	ea90 0f02 	teqeq	r0, r2
   823d0:	bf1f      	itttt	ne
   823d2:	ea54 0c00 	orrsne.w	ip, r4, r0
   823d6:	ea55 0c02 	orrsne.w	ip, r5, r2
   823da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   823de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   823e2:	f000 80e2 	beq.w	825aa <__adddf3+0x1ee>
   823e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
   823ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   823ee:	bfb8      	it	lt
   823f0:	426d      	neglt	r5, r5
   823f2:	dd0c      	ble.n	8240e <__adddf3+0x52>
   823f4:	442c      	add	r4, r5
   823f6:	ea80 0202 	eor.w	r2, r0, r2
   823fa:	ea81 0303 	eor.w	r3, r1, r3
   823fe:	ea82 0000 	eor.w	r0, r2, r0
   82402:	ea83 0101 	eor.w	r1, r3, r1
   82406:	ea80 0202 	eor.w	r2, r0, r2
   8240a:	ea81 0303 	eor.w	r3, r1, r3
   8240e:	2d36      	cmp	r5, #54	; 0x36
   82410:	bf88      	it	hi
   82412:	bd30      	pophi	{r4, r5, pc}
   82414:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   82418:	ea4f 3101 	mov.w	r1, r1, lsl #12
   8241c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   82420:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   82424:	d002      	beq.n	8242c <__adddf3+0x70>
   82426:	4240      	negs	r0, r0
   82428:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8242c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   82430:	ea4f 3303 	mov.w	r3, r3, lsl #12
   82434:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   82438:	d002      	beq.n	82440 <__adddf3+0x84>
   8243a:	4252      	negs	r2, r2
   8243c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   82440:	ea94 0f05 	teq	r4, r5
   82444:	f000 80a7 	beq.w	82596 <__adddf3+0x1da>
   82448:	f1a4 0401 	sub.w	r4, r4, #1
   8244c:	f1d5 0e20 	rsbs	lr, r5, #32
   82450:	db0d      	blt.n	8246e <__adddf3+0xb2>
   82452:	fa02 fc0e 	lsl.w	ip, r2, lr
   82456:	fa22 f205 	lsr.w	r2, r2, r5
   8245a:	1880      	adds	r0, r0, r2
   8245c:	f141 0100 	adc.w	r1, r1, #0
   82460:	fa03 f20e 	lsl.w	r2, r3, lr
   82464:	1880      	adds	r0, r0, r2
   82466:	fa43 f305 	asr.w	r3, r3, r5
   8246a:	4159      	adcs	r1, r3
   8246c:	e00e      	b.n	8248c <__adddf3+0xd0>
   8246e:	f1a5 0520 	sub.w	r5, r5, #32
   82472:	f10e 0e20 	add.w	lr, lr, #32
   82476:	2a01      	cmp	r2, #1
   82478:	fa03 fc0e 	lsl.w	ip, r3, lr
   8247c:	bf28      	it	cs
   8247e:	f04c 0c02 	orrcs.w	ip, ip, #2
   82482:	fa43 f305 	asr.w	r3, r3, r5
   82486:	18c0      	adds	r0, r0, r3
   82488:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   8248c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82490:	d507      	bpl.n	824a2 <__adddf3+0xe6>
   82492:	f04f 0e00 	mov.w	lr, #0
   82496:	f1dc 0c00 	rsbs	ip, ip, #0
   8249a:	eb7e 0000 	sbcs.w	r0, lr, r0
   8249e:	eb6e 0101 	sbc.w	r1, lr, r1
   824a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   824a6:	d31b      	bcc.n	824e0 <__adddf3+0x124>
   824a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   824ac:	d30c      	bcc.n	824c8 <__adddf3+0x10c>
   824ae:	0849      	lsrs	r1, r1, #1
   824b0:	ea5f 0030 	movs.w	r0, r0, rrx
   824b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
   824b8:	f104 0401 	add.w	r4, r4, #1
   824bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
   824c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   824c4:	f080 809a 	bcs.w	825fc <__adddf3+0x240>
   824c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   824cc:	bf08      	it	eq
   824ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   824d2:	f150 0000 	adcs.w	r0, r0, #0
   824d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   824da:	ea41 0105 	orr.w	r1, r1, r5
   824de:	bd30      	pop	{r4, r5, pc}
   824e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   824e4:	4140      	adcs	r0, r0
   824e6:	eb41 0101 	adc.w	r1, r1, r1
   824ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   824ee:	f1a4 0401 	sub.w	r4, r4, #1
   824f2:	d1e9      	bne.n	824c8 <__adddf3+0x10c>
   824f4:	f091 0f00 	teq	r1, #0
   824f8:	bf04      	itt	eq
   824fa:	4601      	moveq	r1, r0
   824fc:	2000      	moveq	r0, #0
   824fe:	fab1 f381 	clz	r3, r1
   82502:	bf08      	it	eq
   82504:	3320      	addeq	r3, #32
   82506:	f1a3 030b 	sub.w	r3, r3, #11
   8250a:	f1b3 0220 	subs.w	r2, r3, #32
   8250e:	da0c      	bge.n	8252a <__adddf3+0x16e>
   82510:	320c      	adds	r2, #12
   82512:	dd08      	ble.n	82526 <__adddf3+0x16a>
   82514:	f102 0c14 	add.w	ip, r2, #20
   82518:	f1c2 020c 	rsb	r2, r2, #12
   8251c:	fa01 f00c 	lsl.w	r0, r1, ip
   82520:	fa21 f102 	lsr.w	r1, r1, r2
   82524:	e00c      	b.n	82540 <__adddf3+0x184>
   82526:	f102 0214 	add.w	r2, r2, #20
   8252a:	bfd8      	it	le
   8252c:	f1c2 0c20 	rsble	ip, r2, #32
   82530:	fa01 f102 	lsl.w	r1, r1, r2
   82534:	fa20 fc0c 	lsr.w	ip, r0, ip
   82538:	bfdc      	itt	le
   8253a:	ea41 010c 	orrle.w	r1, r1, ip
   8253e:	4090      	lslle	r0, r2
   82540:	1ae4      	subs	r4, r4, r3
   82542:	bfa2      	ittt	ge
   82544:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   82548:	4329      	orrge	r1, r5
   8254a:	bd30      	popge	{r4, r5, pc}
   8254c:	ea6f 0404 	mvn.w	r4, r4
   82550:	3c1f      	subs	r4, #31
   82552:	da1c      	bge.n	8258e <__adddf3+0x1d2>
   82554:	340c      	adds	r4, #12
   82556:	dc0e      	bgt.n	82576 <__adddf3+0x1ba>
   82558:	f104 0414 	add.w	r4, r4, #20
   8255c:	f1c4 0220 	rsb	r2, r4, #32
   82560:	fa20 f004 	lsr.w	r0, r0, r4
   82564:	fa01 f302 	lsl.w	r3, r1, r2
   82568:	ea40 0003 	orr.w	r0, r0, r3
   8256c:	fa21 f304 	lsr.w	r3, r1, r4
   82570:	ea45 0103 	orr.w	r1, r5, r3
   82574:	bd30      	pop	{r4, r5, pc}
   82576:	f1c4 040c 	rsb	r4, r4, #12
   8257a:	f1c4 0220 	rsb	r2, r4, #32
   8257e:	fa20 f002 	lsr.w	r0, r0, r2
   82582:	fa01 f304 	lsl.w	r3, r1, r4
   82586:	ea40 0003 	orr.w	r0, r0, r3
   8258a:	4629      	mov	r1, r5
   8258c:	bd30      	pop	{r4, r5, pc}
   8258e:	fa21 f004 	lsr.w	r0, r1, r4
   82592:	4629      	mov	r1, r5
   82594:	bd30      	pop	{r4, r5, pc}
   82596:	f094 0f00 	teq	r4, #0
   8259a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   8259e:	bf06      	itte	eq
   825a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   825a4:	3401      	addeq	r4, #1
   825a6:	3d01      	subne	r5, #1
   825a8:	e74e      	b.n	82448 <__adddf3+0x8c>
   825aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   825ae:	bf18      	it	ne
   825b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   825b4:	d029      	beq.n	8260a <__adddf3+0x24e>
   825b6:	ea94 0f05 	teq	r4, r5
   825ba:	bf08      	it	eq
   825bc:	ea90 0f02 	teqeq	r0, r2
   825c0:	d005      	beq.n	825ce <__adddf3+0x212>
   825c2:	ea54 0c00 	orrs.w	ip, r4, r0
   825c6:	bf04      	itt	eq
   825c8:	4619      	moveq	r1, r3
   825ca:	4610      	moveq	r0, r2
   825cc:	bd30      	pop	{r4, r5, pc}
   825ce:	ea91 0f03 	teq	r1, r3
   825d2:	bf1e      	ittt	ne
   825d4:	2100      	movne	r1, #0
   825d6:	2000      	movne	r0, #0
   825d8:	bd30      	popne	{r4, r5, pc}
   825da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   825de:	d105      	bne.n	825ec <__adddf3+0x230>
   825e0:	0040      	lsls	r0, r0, #1
   825e2:	4149      	adcs	r1, r1
   825e4:	bf28      	it	cs
   825e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   825ea:	bd30      	pop	{r4, r5, pc}
   825ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   825f0:	bf3c      	itt	cc
   825f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   825f6:	bd30      	popcc	{r4, r5, pc}
   825f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   825fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   82600:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   82604:	f04f 0000 	mov.w	r0, #0
   82608:	bd30      	pop	{r4, r5, pc}
   8260a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8260e:	bf1a      	itte	ne
   82610:	4619      	movne	r1, r3
   82612:	4610      	movne	r0, r2
   82614:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   82618:	bf1c      	itt	ne
   8261a:	460b      	movne	r3, r1
   8261c:	4602      	movne	r2, r0
   8261e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   82622:	bf06      	itte	eq
   82624:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   82628:	ea91 0f03 	teqeq	r1, r3
   8262c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   82630:	bd30      	pop	{r4, r5, pc}
   82632:	bf00      	nop

00082634 <__aeabi_ui2d>:
   82634:	f090 0f00 	teq	r0, #0
   82638:	bf04      	itt	eq
   8263a:	2100      	moveq	r1, #0
   8263c:	4770      	bxeq	lr
   8263e:	b530      	push	{r4, r5, lr}
   82640:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82644:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82648:	f04f 0500 	mov.w	r5, #0
   8264c:	f04f 0100 	mov.w	r1, #0
   82650:	e750      	b.n	824f4 <__adddf3+0x138>
   82652:	bf00      	nop

00082654 <__aeabi_i2d>:
   82654:	f090 0f00 	teq	r0, #0
   82658:	bf04      	itt	eq
   8265a:	2100      	moveq	r1, #0
   8265c:	4770      	bxeq	lr
   8265e:	b530      	push	{r4, r5, lr}
   82660:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82664:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82668:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   8266c:	bf48      	it	mi
   8266e:	4240      	negmi	r0, r0
   82670:	f04f 0100 	mov.w	r1, #0
   82674:	e73e      	b.n	824f4 <__adddf3+0x138>
   82676:	bf00      	nop

00082678 <__aeabi_f2d>:
   82678:	0042      	lsls	r2, r0, #1
   8267a:	ea4f 01e2 	mov.w	r1, r2, asr #3
   8267e:	ea4f 0131 	mov.w	r1, r1, rrx
   82682:	ea4f 7002 	mov.w	r0, r2, lsl #28
   82686:	bf1f      	itttt	ne
   82688:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   8268c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   82690:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   82694:	4770      	bxne	lr
   82696:	f092 0f00 	teq	r2, #0
   8269a:	bf14      	ite	ne
   8269c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   826a0:	4770      	bxeq	lr
   826a2:	b530      	push	{r4, r5, lr}
   826a4:	f44f 7460 	mov.w	r4, #896	; 0x380
   826a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   826ac:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   826b0:	e720      	b.n	824f4 <__adddf3+0x138>
   826b2:	bf00      	nop

000826b4 <__aeabi_ul2d>:
   826b4:	ea50 0201 	orrs.w	r2, r0, r1
   826b8:	bf08      	it	eq
   826ba:	4770      	bxeq	lr
   826bc:	b530      	push	{r4, r5, lr}
   826be:	f04f 0500 	mov.w	r5, #0
   826c2:	e00a      	b.n	826da <__aeabi_l2d+0x16>

000826c4 <__aeabi_l2d>:
   826c4:	ea50 0201 	orrs.w	r2, r0, r1
   826c8:	bf08      	it	eq
   826ca:	4770      	bxeq	lr
   826cc:	b530      	push	{r4, r5, lr}
   826ce:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   826d2:	d502      	bpl.n	826da <__aeabi_l2d+0x16>
   826d4:	4240      	negs	r0, r0
   826d6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   826da:	f44f 6480 	mov.w	r4, #1024	; 0x400
   826de:	f104 0432 	add.w	r4, r4, #50	; 0x32
   826e2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   826e6:	f43f aedc 	beq.w	824a2 <__adddf3+0xe6>
   826ea:	f04f 0203 	mov.w	r2, #3
   826ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   826f2:	bf18      	it	ne
   826f4:	3203      	addne	r2, #3
   826f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   826fa:	bf18      	it	ne
   826fc:	3203      	addne	r2, #3
   826fe:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   82702:	f1c2 0320 	rsb	r3, r2, #32
   82706:	fa00 fc03 	lsl.w	ip, r0, r3
   8270a:	fa20 f002 	lsr.w	r0, r0, r2
   8270e:	fa01 fe03 	lsl.w	lr, r1, r3
   82712:	ea40 000e 	orr.w	r0, r0, lr
   82716:	fa21 f102 	lsr.w	r1, r1, r2
   8271a:	4414      	add	r4, r2
   8271c:	e6c1      	b.n	824a2 <__adddf3+0xe6>
   8271e:	bf00      	nop

00082720 <__aeabi_dmul>:
   82720:	b570      	push	{r4, r5, r6, lr}
   82722:	f04f 0cff 	mov.w	ip, #255	; 0xff
   82726:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8272a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8272e:	bf1d      	ittte	ne
   82730:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   82734:	ea94 0f0c 	teqne	r4, ip
   82738:	ea95 0f0c 	teqne	r5, ip
   8273c:	f000 f8de 	bleq	828fc <__aeabi_dmul+0x1dc>
   82740:	442c      	add	r4, r5
   82742:	ea81 0603 	eor.w	r6, r1, r3
   82746:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   8274a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   8274e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   82752:	bf18      	it	ne
   82754:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   82758:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8275c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   82760:	d038      	beq.n	827d4 <__aeabi_dmul+0xb4>
   82762:	fba0 ce02 	umull	ip, lr, r0, r2
   82766:	f04f 0500 	mov.w	r5, #0
   8276a:	fbe1 e502 	umlal	lr, r5, r1, r2
   8276e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   82772:	fbe0 e503 	umlal	lr, r5, r0, r3
   82776:	f04f 0600 	mov.w	r6, #0
   8277a:	fbe1 5603 	umlal	r5, r6, r1, r3
   8277e:	f09c 0f00 	teq	ip, #0
   82782:	bf18      	it	ne
   82784:	f04e 0e01 	orrne.w	lr, lr, #1
   82788:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   8278c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   82790:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   82794:	d204      	bcs.n	827a0 <__aeabi_dmul+0x80>
   82796:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   8279a:	416d      	adcs	r5, r5
   8279c:	eb46 0606 	adc.w	r6, r6, r6
   827a0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   827a4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   827a8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   827ac:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   827b0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   827b4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   827b8:	bf88      	it	hi
   827ba:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   827be:	d81e      	bhi.n	827fe <__aeabi_dmul+0xde>
   827c0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   827c4:	bf08      	it	eq
   827c6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   827ca:	f150 0000 	adcs.w	r0, r0, #0
   827ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   827d2:	bd70      	pop	{r4, r5, r6, pc}
   827d4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   827d8:	ea46 0101 	orr.w	r1, r6, r1
   827dc:	ea40 0002 	orr.w	r0, r0, r2
   827e0:	ea81 0103 	eor.w	r1, r1, r3
   827e4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   827e8:	bfc2      	ittt	gt
   827ea:	ebd4 050c 	rsbsgt	r5, r4, ip
   827ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   827f2:	bd70      	popgt	{r4, r5, r6, pc}
   827f4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   827f8:	f04f 0e00 	mov.w	lr, #0
   827fc:	3c01      	subs	r4, #1
   827fe:	f300 80ab 	bgt.w	82958 <__aeabi_dmul+0x238>
   82802:	f114 0f36 	cmn.w	r4, #54	; 0x36
   82806:	bfde      	ittt	le
   82808:	2000      	movle	r0, #0
   8280a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   8280e:	bd70      	pople	{r4, r5, r6, pc}
   82810:	f1c4 0400 	rsb	r4, r4, #0
   82814:	3c20      	subs	r4, #32
   82816:	da35      	bge.n	82884 <__aeabi_dmul+0x164>
   82818:	340c      	adds	r4, #12
   8281a:	dc1b      	bgt.n	82854 <__aeabi_dmul+0x134>
   8281c:	f104 0414 	add.w	r4, r4, #20
   82820:	f1c4 0520 	rsb	r5, r4, #32
   82824:	fa00 f305 	lsl.w	r3, r0, r5
   82828:	fa20 f004 	lsr.w	r0, r0, r4
   8282c:	fa01 f205 	lsl.w	r2, r1, r5
   82830:	ea40 0002 	orr.w	r0, r0, r2
   82834:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   82838:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   8283c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   82840:	fa21 f604 	lsr.w	r6, r1, r4
   82844:	eb42 0106 	adc.w	r1, r2, r6
   82848:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8284c:	bf08      	it	eq
   8284e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   82852:	bd70      	pop	{r4, r5, r6, pc}
   82854:	f1c4 040c 	rsb	r4, r4, #12
   82858:	f1c4 0520 	rsb	r5, r4, #32
   8285c:	fa00 f304 	lsl.w	r3, r0, r4
   82860:	fa20 f005 	lsr.w	r0, r0, r5
   82864:	fa01 f204 	lsl.w	r2, r1, r4
   82868:	ea40 0002 	orr.w	r0, r0, r2
   8286c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82870:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   82874:	f141 0100 	adc.w	r1, r1, #0
   82878:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8287c:	bf08      	it	eq
   8287e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   82882:	bd70      	pop	{r4, r5, r6, pc}
   82884:	f1c4 0520 	rsb	r5, r4, #32
   82888:	fa00 f205 	lsl.w	r2, r0, r5
   8288c:	ea4e 0e02 	orr.w	lr, lr, r2
   82890:	fa20 f304 	lsr.w	r3, r0, r4
   82894:	fa01 f205 	lsl.w	r2, r1, r5
   82898:	ea43 0302 	orr.w	r3, r3, r2
   8289c:	fa21 f004 	lsr.w	r0, r1, r4
   828a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   828a4:	fa21 f204 	lsr.w	r2, r1, r4
   828a8:	ea20 0002 	bic.w	r0, r0, r2
   828ac:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   828b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   828b4:	bf08      	it	eq
   828b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   828ba:	bd70      	pop	{r4, r5, r6, pc}
   828bc:	f094 0f00 	teq	r4, #0
   828c0:	d10f      	bne.n	828e2 <__aeabi_dmul+0x1c2>
   828c2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   828c6:	0040      	lsls	r0, r0, #1
   828c8:	eb41 0101 	adc.w	r1, r1, r1
   828cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   828d0:	bf08      	it	eq
   828d2:	3c01      	subeq	r4, #1
   828d4:	d0f7      	beq.n	828c6 <__aeabi_dmul+0x1a6>
   828d6:	ea41 0106 	orr.w	r1, r1, r6
   828da:	f095 0f00 	teq	r5, #0
   828de:	bf18      	it	ne
   828e0:	4770      	bxne	lr
   828e2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   828e6:	0052      	lsls	r2, r2, #1
   828e8:	eb43 0303 	adc.w	r3, r3, r3
   828ec:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   828f0:	bf08      	it	eq
   828f2:	3d01      	subeq	r5, #1
   828f4:	d0f7      	beq.n	828e6 <__aeabi_dmul+0x1c6>
   828f6:	ea43 0306 	orr.w	r3, r3, r6
   828fa:	4770      	bx	lr
   828fc:	ea94 0f0c 	teq	r4, ip
   82900:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   82904:	bf18      	it	ne
   82906:	ea95 0f0c 	teqne	r5, ip
   8290a:	d00c      	beq.n	82926 <__aeabi_dmul+0x206>
   8290c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   82910:	bf18      	it	ne
   82912:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   82916:	d1d1      	bne.n	828bc <__aeabi_dmul+0x19c>
   82918:	ea81 0103 	eor.w	r1, r1, r3
   8291c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82920:	f04f 0000 	mov.w	r0, #0
   82924:	bd70      	pop	{r4, r5, r6, pc}
   82926:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8292a:	bf06      	itte	eq
   8292c:	4610      	moveq	r0, r2
   8292e:	4619      	moveq	r1, r3
   82930:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   82934:	d019      	beq.n	8296a <__aeabi_dmul+0x24a>
   82936:	ea94 0f0c 	teq	r4, ip
   8293a:	d102      	bne.n	82942 <__aeabi_dmul+0x222>
   8293c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   82940:	d113      	bne.n	8296a <__aeabi_dmul+0x24a>
   82942:	ea95 0f0c 	teq	r5, ip
   82946:	d105      	bne.n	82954 <__aeabi_dmul+0x234>
   82948:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   8294c:	bf1c      	itt	ne
   8294e:	4610      	movne	r0, r2
   82950:	4619      	movne	r1, r3
   82952:	d10a      	bne.n	8296a <__aeabi_dmul+0x24a>
   82954:	ea81 0103 	eor.w	r1, r1, r3
   82958:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8295c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   82960:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   82964:	f04f 0000 	mov.w	r0, #0
   82968:	bd70      	pop	{r4, r5, r6, pc}
   8296a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   8296e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   82972:	bd70      	pop	{r4, r5, r6, pc}

00082974 <__aeabi_ddiv>:
   82974:	b570      	push	{r4, r5, r6, lr}
   82976:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8297a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8297e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   82982:	bf1d      	ittte	ne
   82984:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   82988:	ea94 0f0c 	teqne	r4, ip
   8298c:	ea95 0f0c 	teqne	r5, ip
   82990:	f000 f8a7 	bleq	82ae2 <__aeabi_ddiv+0x16e>
   82994:	eba4 0405 	sub.w	r4, r4, r5
   82998:	ea81 0e03 	eor.w	lr, r1, r3
   8299c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   829a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
   829a4:	f000 8088 	beq.w	82ab8 <__aeabi_ddiv+0x144>
   829a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
   829ac:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   829b0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   829b4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   829b8:	ea4f 2202 	mov.w	r2, r2, lsl #8
   829bc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   829c0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   829c4:	ea4f 2600 	mov.w	r6, r0, lsl #8
   829c8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   829cc:	429d      	cmp	r5, r3
   829ce:	bf08      	it	eq
   829d0:	4296      	cmpeq	r6, r2
   829d2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   829d6:	f504 7440 	add.w	r4, r4, #768	; 0x300
   829da:	d202      	bcs.n	829e2 <__aeabi_ddiv+0x6e>
   829dc:	085b      	lsrs	r3, r3, #1
   829de:	ea4f 0232 	mov.w	r2, r2, rrx
   829e2:	1ab6      	subs	r6, r6, r2
   829e4:	eb65 0503 	sbc.w	r5, r5, r3
   829e8:	085b      	lsrs	r3, r3, #1
   829ea:	ea4f 0232 	mov.w	r2, r2, rrx
   829ee:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   829f2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   829f6:	ebb6 0e02 	subs.w	lr, r6, r2
   829fa:	eb75 0e03 	sbcs.w	lr, r5, r3
   829fe:	bf22      	ittt	cs
   82a00:	1ab6      	subcs	r6, r6, r2
   82a02:	4675      	movcs	r5, lr
   82a04:	ea40 000c 	orrcs.w	r0, r0, ip
   82a08:	085b      	lsrs	r3, r3, #1
   82a0a:	ea4f 0232 	mov.w	r2, r2, rrx
   82a0e:	ebb6 0e02 	subs.w	lr, r6, r2
   82a12:	eb75 0e03 	sbcs.w	lr, r5, r3
   82a16:	bf22      	ittt	cs
   82a18:	1ab6      	subcs	r6, r6, r2
   82a1a:	4675      	movcs	r5, lr
   82a1c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   82a20:	085b      	lsrs	r3, r3, #1
   82a22:	ea4f 0232 	mov.w	r2, r2, rrx
   82a26:	ebb6 0e02 	subs.w	lr, r6, r2
   82a2a:	eb75 0e03 	sbcs.w	lr, r5, r3
   82a2e:	bf22      	ittt	cs
   82a30:	1ab6      	subcs	r6, r6, r2
   82a32:	4675      	movcs	r5, lr
   82a34:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   82a38:	085b      	lsrs	r3, r3, #1
   82a3a:	ea4f 0232 	mov.w	r2, r2, rrx
   82a3e:	ebb6 0e02 	subs.w	lr, r6, r2
   82a42:	eb75 0e03 	sbcs.w	lr, r5, r3
   82a46:	bf22      	ittt	cs
   82a48:	1ab6      	subcs	r6, r6, r2
   82a4a:	4675      	movcs	r5, lr
   82a4c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   82a50:	ea55 0e06 	orrs.w	lr, r5, r6
   82a54:	d018      	beq.n	82a88 <__aeabi_ddiv+0x114>
   82a56:	ea4f 1505 	mov.w	r5, r5, lsl #4
   82a5a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   82a5e:	ea4f 1606 	mov.w	r6, r6, lsl #4
   82a62:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   82a66:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   82a6a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   82a6e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   82a72:	d1c0      	bne.n	829f6 <__aeabi_ddiv+0x82>
   82a74:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82a78:	d10b      	bne.n	82a92 <__aeabi_ddiv+0x11e>
   82a7a:	ea41 0100 	orr.w	r1, r1, r0
   82a7e:	f04f 0000 	mov.w	r0, #0
   82a82:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   82a86:	e7b6      	b.n	829f6 <__aeabi_ddiv+0x82>
   82a88:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82a8c:	bf04      	itt	eq
   82a8e:	4301      	orreq	r1, r0
   82a90:	2000      	moveq	r0, #0
   82a92:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   82a96:	bf88      	it	hi
   82a98:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   82a9c:	f63f aeaf 	bhi.w	827fe <__aeabi_dmul+0xde>
   82aa0:	ebb5 0c03 	subs.w	ip, r5, r3
   82aa4:	bf04      	itt	eq
   82aa6:	ebb6 0c02 	subseq.w	ip, r6, r2
   82aaa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   82aae:	f150 0000 	adcs.w	r0, r0, #0
   82ab2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82ab6:	bd70      	pop	{r4, r5, r6, pc}
   82ab8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   82abc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   82ac0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   82ac4:	bfc2      	ittt	gt
   82ac6:	ebd4 050c 	rsbsgt	r5, r4, ip
   82aca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   82ace:	bd70      	popgt	{r4, r5, r6, pc}
   82ad0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   82ad4:	f04f 0e00 	mov.w	lr, #0
   82ad8:	3c01      	subs	r4, #1
   82ada:	e690      	b.n	827fe <__aeabi_dmul+0xde>
   82adc:	ea45 0e06 	orr.w	lr, r5, r6
   82ae0:	e68d      	b.n	827fe <__aeabi_dmul+0xde>
   82ae2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   82ae6:	ea94 0f0c 	teq	r4, ip
   82aea:	bf08      	it	eq
   82aec:	ea95 0f0c 	teqeq	r5, ip
   82af0:	f43f af3b 	beq.w	8296a <__aeabi_dmul+0x24a>
   82af4:	ea94 0f0c 	teq	r4, ip
   82af8:	d10a      	bne.n	82b10 <__aeabi_ddiv+0x19c>
   82afa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   82afe:	f47f af34 	bne.w	8296a <__aeabi_dmul+0x24a>
   82b02:	ea95 0f0c 	teq	r5, ip
   82b06:	f47f af25 	bne.w	82954 <__aeabi_dmul+0x234>
   82b0a:	4610      	mov	r0, r2
   82b0c:	4619      	mov	r1, r3
   82b0e:	e72c      	b.n	8296a <__aeabi_dmul+0x24a>
   82b10:	ea95 0f0c 	teq	r5, ip
   82b14:	d106      	bne.n	82b24 <__aeabi_ddiv+0x1b0>
   82b16:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   82b1a:	f43f aefd 	beq.w	82918 <__aeabi_dmul+0x1f8>
   82b1e:	4610      	mov	r0, r2
   82b20:	4619      	mov	r1, r3
   82b22:	e722      	b.n	8296a <__aeabi_dmul+0x24a>
   82b24:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   82b28:	bf18      	it	ne
   82b2a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   82b2e:	f47f aec5 	bne.w	828bc <__aeabi_dmul+0x19c>
   82b32:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   82b36:	f47f af0d 	bne.w	82954 <__aeabi_dmul+0x234>
   82b3a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   82b3e:	f47f aeeb 	bne.w	82918 <__aeabi_dmul+0x1f8>
   82b42:	e712      	b.n	8296a <__aeabi_dmul+0x24a>

00082b44 <__aeabi_d2uiz>:
   82b44:	004a      	lsls	r2, r1, #1
   82b46:	d211      	bcs.n	82b6c <__aeabi_d2uiz+0x28>
   82b48:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   82b4c:	d211      	bcs.n	82b72 <__aeabi_d2uiz+0x2e>
   82b4e:	d50d      	bpl.n	82b6c <__aeabi_d2uiz+0x28>
   82b50:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   82b54:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   82b58:	d40e      	bmi.n	82b78 <__aeabi_d2uiz+0x34>
   82b5a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   82b5e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   82b62:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   82b66:	fa23 f002 	lsr.w	r0, r3, r2
   82b6a:	4770      	bx	lr
   82b6c:	f04f 0000 	mov.w	r0, #0
   82b70:	4770      	bx	lr
   82b72:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   82b76:	d102      	bne.n	82b7e <__aeabi_d2uiz+0x3a>
   82b78:	f04f 30ff 	mov.w	r0, #4294967295
   82b7c:	4770      	bx	lr
   82b7e:	f04f 0000 	mov.w	r0, #0
   82b82:	4770      	bx	lr

00082b84 <__aeabi_uldivmod>:
   82b84:	b953      	cbnz	r3, 82b9c <__aeabi_uldivmod+0x18>
   82b86:	b94a      	cbnz	r2, 82b9c <__aeabi_uldivmod+0x18>
   82b88:	2900      	cmp	r1, #0
   82b8a:	bf08      	it	eq
   82b8c:	2800      	cmpeq	r0, #0
   82b8e:	bf1c      	itt	ne
   82b90:	f04f 31ff 	movne.w	r1, #4294967295
   82b94:	f04f 30ff 	movne.w	r0, #4294967295
   82b98:	f000 b982 	b.w	82ea0 <__aeabi_idiv0>
   82b9c:	f1ad 0c08 	sub.w	ip, sp, #8
   82ba0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   82ba4:	f000 f806 	bl	82bb4 <__udivmoddi4>
   82ba8:	f8dd e004 	ldr.w	lr, [sp, #4]
   82bac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   82bb0:	b004      	add	sp, #16
   82bb2:	4770      	bx	lr

00082bb4 <__udivmoddi4>:
   82bb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82bb8:	468c      	mov	ip, r1
   82bba:	460c      	mov	r4, r1
   82bbc:	4605      	mov	r5, r0
   82bbe:	9e09      	ldr	r6, [sp, #36]	; 0x24
   82bc0:	2b00      	cmp	r3, #0
   82bc2:	d14f      	bne.n	82c64 <__udivmoddi4+0xb0>
   82bc4:	428a      	cmp	r2, r1
   82bc6:	4617      	mov	r7, r2
   82bc8:	d96b      	bls.n	82ca2 <__udivmoddi4+0xee>
   82bca:	fab2 fe82 	clz	lr, r2
   82bce:	f1be 0f00 	cmp.w	lr, #0
   82bd2:	d00b      	beq.n	82bec <__udivmoddi4+0x38>
   82bd4:	f1ce 0520 	rsb	r5, lr, #32
   82bd8:	fa20 f505 	lsr.w	r5, r0, r5
   82bdc:	fa01 f30e 	lsl.w	r3, r1, lr
   82be0:	ea45 0c03 	orr.w	ip, r5, r3
   82be4:	fa02 f70e 	lsl.w	r7, r2, lr
   82be8:	fa00 f50e 	lsl.w	r5, r0, lr
   82bec:	0c39      	lsrs	r1, r7, #16
   82bee:	fbbc f0f1 	udiv	r0, ip, r1
   82bf2:	b2ba      	uxth	r2, r7
   82bf4:	fb01 c310 	mls	r3, r1, r0, ip
   82bf8:	fb00 f802 	mul.w	r8, r0, r2
   82bfc:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   82c00:	ea4c 4403 	orr.w	r4, ip, r3, lsl #16
   82c04:	45a0      	cmp	r8, r4
   82c06:	d909      	bls.n	82c1c <__udivmoddi4+0x68>
   82c08:	19e4      	adds	r4, r4, r7
   82c0a:	f100 33ff 	add.w	r3, r0, #4294967295
   82c0e:	f080 8128 	bcs.w	82e62 <__udivmoddi4+0x2ae>
   82c12:	45a0      	cmp	r8, r4
   82c14:	f240 8125 	bls.w	82e62 <__udivmoddi4+0x2ae>
   82c18:	3802      	subs	r0, #2
   82c1a:	443c      	add	r4, r7
   82c1c:	ebc8 0404 	rsb	r4, r8, r4
   82c20:	fbb4 f3f1 	udiv	r3, r4, r1
   82c24:	fb01 4c13 	mls	ip, r1, r3, r4
   82c28:	fb03 f202 	mul.w	r2, r3, r2
   82c2c:	b2ac      	uxth	r4, r5
   82c2e:	ea44 410c 	orr.w	r1, r4, ip, lsl #16
   82c32:	428a      	cmp	r2, r1
   82c34:	d909      	bls.n	82c4a <__udivmoddi4+0x96>
   82c36:	19c9      	adds	r1, r1, r7
   82c38:	f103 34ff 	add.w	r4, r3, #4294967295
   82c3c:	f080 810f 	bcs.w	82e5e <__udivmoddi4+0x2aa>
   82c40:	428a      	cmp	r2, r1
   82c42:	f240 810c 	bls.w	82e5e <__udivmoddi4+0x2aa>
   82c46:	3b02      	subs	r3, #2
   82c48:	4439      	add	r1, r7
   82c4a:	1a8a      	subs	r2, r1, r2
   82c4c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
   82c50:	2100      	movs	r1, #0
   82c52:	2e00      	cmp	r6, #0
   82c54:	d063      	beq.n	82d1e <__udivmoddi4+0x16a>
   82c56:	fa22 f20e 	lsr.w	r2, r2, lr
   82c5a:	2300      	movs	r3, #0
   82c5c:	e886 000c 	stmia.w	r6, {r2, r3}
   82c60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82c64:	428b      	cmp	r3, r1
   82c66:	d907      	bls.n	82c78 <__udivmoddi4+0xc4>
   82c68:	2e00      	cmp	r6, #0
   82c6a:	d056      	beq.n	82d1a <__udivmoddi4+0x166>
   82c6c:	2100      	movs	r1, #0
   82c6e:	e886 0011 	stmia.w	r6, {r0, r4}
   82c72:	4608      	mov	r0, r1
   82c74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82c78:	fab3 f183 	clz	r1, r3
   82c7c:	2900      	cmp	r1, #0
   82c7e:	f040 8093 	bne.w	82da8 <__udivmoddi4+0x1f4>
   82c82:	42a3      	cmp	r3, r4
   82c84:	d302      	bcc.n	82c8c <__udivmoddi4+0xd8>
   82c86:	4282      	cmp	r2, r0
   82c88:	f200 80fe 	bhi.w	82e88 <__udivmoddi4+0x2d4>
   82c8c:	1a85      	subs	r5, r0, r2
   82c8e:	eb64 0303 	sbc.w	r3, r4, r3
   82c92:	469c      	mov	ip, r3
   82c94:	2001      	movs	r0, #1
   82c96:	2e00      	cmp	r6, #0
   82c98:	d041      	beq.n	82d1e <__udivmoddi4+0x16a>
   82c9a:	e886 1020 	stmia.w	r6, {r5, ip}
   82c9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82ca2:	b912      	cbnz	r2, 82caa <__udivmoddi4+0xf6>
   82ca4:	2701      	movs	r7, #1
   82ca6:	fbb7 f7f2 	udiv	r7, r7, r2
   82caa:	fab7 fe87 	clz	lr, r7
   82cae:	f1be 0f00 	cmp.w	lr, #0
   82cb2:	d136      	bne.n	82d22 <__udivmoddi4+0x16e>
   82cb4:	1be4      	subs	r4, r4, r7
   82cb6:	ea4f 4817 	mov.w	r8, r7, lsr #16
   82cba:	fa1f f987 	uxth.w	r9, r7
   82cbe:	2101      	movs	r1, #1
   82cc0:	fbb4 f3f8 	udiv	r3, r4, r8
   82cc4:	fb08 4413 	mls	r4, r8, r3, r4
   82cc8:	fb09 f203 	mul.w	r2, r9, r3
   82ccc:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   82cd0:	ea4c 4404 	orr.w	r4, ip, r4, lsl #16
   82cd4:	42a2      	cmp	r2, r4
   82cd6:	d907      	bls.n	82ce8 <__udivmoddi4+0x134>
   82cd8:	19e4      	adds	r4, r4, r7
   82cda:	f103 30ff 	add.w	r0, r3, #4294967295
   82cde:	d202      	bcs.n	82ce6 <__udivmoddi4+0x132>
   82ce0:	42a2      	cmp	r2, r4
   82ce2:	f200 80d3 	bhi.w	82e8c <__udivmoddi4+0x2d8>
   82ce6:	4603      	mov	r3, r0
   82ce8:	1aa4      	subs	r4, r4, r2
   82cea:	fbb4 f0f8 	udiv	r0, r4, r8
   82cee:	fb08 4810 	mls	r8, r8, r0, r4
   82cf2:	fb09 f900 	mul.w	r9, r9, r0
   82cf6:	b2ac      	uxth	r4, r5
   82cf8:	ea44 4208 	orr.w	r2, r4, r8, lsl #16
   82cfc:	4591      	cmp	r9, r2
   82cfe:	d907      	bls.n	82d10 <__udivmoddi4+0x15c>
   82d00:	19d2      	adds	r2, r2, r7
   82d02:	f100 34ff 	add.w	r4, r0, #4294967295
   82d06:	d202      	bcs.n	82d0e <__udivmoddi4+0x15a>
   82d08:	4591      	cmp	r9, r2
   82d0a:	f200 80ba 	bhi.w	82e82 <__udivmoddi4+0x2ce>
   82d0e:	4620      	mov	r0, r4
   82d10:	ebc9 0202 	rsb	r2, r9, r2
   82d14:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
   82d18:	e79b      	b.n	82c52 <__udivmoddi4+0x9e>
   82d1a:	4631      	mov	r1, r6
   82d1c:	4630      	mov	r0, r6
   82d1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82d22:	fa07 f70e 	lsl.w	r7, r7, lr
   82d26:	f1ce 0c20 	rsb	ip, lr, #32
   82d2a:	fa24 f30c 	lsr.w	r3, r4, ip
   82d2e:	ea4f 4817 	mov.w	r8, r7, lsr #16
   82d32:	fbb3 faf8 	udiv	sl, r3, r8
   82d36:	fa1f f987 	uxth.w	r9, r7
   82d3a:	fb08 351a 	mls	r5, r8, sl, r3
   82d3e:	fa20 fc0c 	lsr.w	ip, r0, ip
   82d42:	fa04 f40e 	lsl.w	r4, r4, lr
   82d46:	fb0a fb09 	mul.w	fp, sl, r9
   82d4a:	ea4c 0c04 	orr.w	ip, ip, r4
   82d4e:	ea4f 421c 	mov.w	r2, ip, lsr #16
   82d52:	ea42 4305 	orr.w	r3, r2, r5, lsl #16
   82d56:	459b      	cmp	fp, r3
   82d58:	fa00 f50e 	lsl.w	r5, r0, lr
   82d5c:	d90a      	bls.n	82d74 <__udivmoddi4+0x1c0>
   82d5e:	19db      	adds	r3, r3, r7
   82d60:	f10a 32ff 	add.w	r2, sl, #4294967295
   82d64:	f080 808b 	bcs.w	82e7e <__udivmoddi4+0x2ca>
   82d68:	459b      	cmp	fp, r3
   82d6a:	f240 8088 	bls.w	82e7e <__udivmoddi4+0x2ca>
   82d6e:	f1aa 0a02 	sub.w	sl, sl, #2
   82d72:	443b      	add	r3, r7
   82d74:	ebcb 0303 	rsb	r3, fp, r3
   82d78:	fbb3 f0f8 	udiv	r0, r3, r8
   82d7c:	fb08 3310 	mls	r3, r8, r0, r3
   82d80:	fb00 f409 	mul.w	r4, r0, r9
   82d84:	fa1f fc8c 	uxth.w	ip, ip
   82d88:	ea4c 4303 	orr.w	r3, ip, r3, lsl #16
   82d8c:	429c      	cmp	r4, r3
   82d8e:	d907      	bls.n	82da0 <__udivmoddi4+0x1ec>
   82d90:	19db      	adds	r3, r3, r7
   82d92:	f100 32ff 	add.w	r2, r0, #4294967295
   82d96:	d26e      	bcs.n	82e76 <__udivmoddi4+0x2c2>
   82d98:	429c      	cmp	r4, r3
   82d9a:	d96c      	bls.n	82e76 <__udivmoddi4+0x2c2>
   82d9c:	3802      	subs	r0, #2
   82d9e:	443b      	add	r3, r7
   82da0:	1b1c      	subs	r4, r3, r4
   82da2:	ea40 410a 	orr.w	r1, r0, sl, lsl #16
   82da6:	e78b      	b.n	82cc0 <__udivmoddi4+0x10c>
   82da8:	f1c1 0e20 	rsb	lr, r1, #32
   82dac:	408b      	lsls	r3, r1
   82dae:	fa22 fc0e 	lsr.w	ip, r2, lr
   82db2:	ea4c 0c03 	orr.w	ip, ip, r3
   82db6:	fa24 f70e 	lsr.w	r7, r4, lr
   82dba:	ea4f 491c 	mov.w	r9, ip, lsr #16
   82dbe:	fbb7 faf9 	udiv	sl, r7, r9
   82dc2:	fa1f f38c 	uxth.w	r3, ip
   82dc6:	fb09 771a 	mls	r7, r9, sl, r7
   82dca:	fa20 f80e 	lsr.w	r8, r0, lr
   82dce:	408c      	lsls	r4, r1
   82dd0:	fb0a f503 	mul.w	r5, sl, r3
   82dd4:	ea48 0404 	orr.w	r4, r8, r4
   82dd8:	ea4f 4814 	mov.w	r8, r4, lsr #16
   82ddc:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   82de0:	42bd      	cmp	r5, r7
   82de2:	fa02 f201 	lsl.w	r2, r2, r1
   82de6:	fa00 fb01 	lsl.w	fp, r0, r1
   82dea:	d909      	bls.n	82e00 <__udivmoddi4+0x24c>
   82dec:	eb17 070c 	adds.w	r7, r7, ip
   82df0:	f10a 30ff 	add.w	r0, sl, #4294967295
   82df4:	d241      	bcs.n	82e7a <__udivmoddi4+0x2c6>
   82df6:	42bd      	cmp	r5, r7
   82df8:	d93f      	bls.n	82e7a <__udivmoddi4+0x2c6>
   82dfa:	f1aa 0a02 	sub.w	sl, sl, #2
   82dfe:	4467      	add	r7, ip
   82e00:	1b7f      	subs	r7, r7, r5
   82e02:	fbb7 f5f9 	udiv	r5, r7, r9
   82e06:	fb09 7715 	mls	r7, r9, r5, r7
   82e0a:	fb05 f303 	mul.w	r3, r5, r3
   82e0e:	b2a4      	uxth	r4, r4
   82e10:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
   82e14:	42bb      	cmp	r3, r7
   82e16:	d908      	bls.n	82e2a <__udivmoddi4+0x276>
   82e18:	eb17 070c 	adds.w	r7, r7, ip
   82e1c:	f105 30ff 	add.w	r0, r5, #4294967295
   82e20:	d227      	bcs.n	82e72 <__udivmoddi4+0x2be>
   82e22:	42bb      	cmp	r3, r7
   82e24:	d925      	bls.n	82e72 <__udivmoddi4+0x2be>
   82e26:	3d02      	subs	r5, #2
   82e28:	4467      	add	r7, ip
   82e2a:	ea45 400a 	orr.w	r0, r5, sl, lsl #16
   82e2e:	fba0 8902 	umull	r8, r9, r0, r2
   82e32:	1aff      	subs	r7, r7, r3
   82e34:	454f      	cmp	r7, r9
   82e36:	4645      	mov	r5, r8
   82e38:	464c      	mov	r4, r9
   82e3a:	d314      	bcc.n	82e66 <__udivmoddi4+0x2b2>
   82e3c:	d029      	beq.n	82e92 <__udivmoddi4+0x2de>
   82e3e:	b366      	cbz	r6, 82e9a <__udivmoddi4+0x2e6>
   82e40:	ebbb 0305 	subs.w	r3, fp, r5
   82e44:	eb67 0704 	sbc.w	r7, r7, r4
   82e48:	fa07 fe0e 	lsl.w	lr, r7, lr
   82e4c:	40cb      	lsrs	r3, r1
   82e4e:	40cf      	lsrs	r7, r1
   82e50:	ea4e 0303 	orr.w	r3, lr, r3
   82e54:	e886 0088 	stmia.w	r6, {r3, r7}
   82e58:	2100      	movs	r1, #0
   82e5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82e5e:	4623      	mov	r3, r4
   82e60:	e6f3      	b.n	82c4a <__udivmoddi4+0x96>
   82e62:	4618      	mov	r0, r3
   82e64:	e6da      	b.n	82c1c <__udivmoddi4+0x68>
   82e66:	ebb8 0502 	subs.w	r5, r8, r2
   82e6a:	eb69 040c 	sbc.w	r4, r9, ip
   82e6e:	3801      	subs	r0, #1
   82e70:	e7e5      	b.n	82e3e <__udivmoddi4+0x28a>
   82e72:	4605      	mov	r5, r0
   82e74:	e7d9      	b.n	82e2a <__udivmoddi4+0x276>
   82e76:	4610      	mov	r0, r2
   82e78:	e792      	b.n	82da0 <__udivmoddi4+0x1ec>
   82e7a:	4682      	mov	sl, r0
   82e7c:	e7c0      	b.n	82e00 <__udivmoddi4+0x24c>
   82e7e:	4692      	mov	sl, r2
   82e80:	e778      	b.n	82d74 <__udivmoddi4+0x1c0>
   82e82:	3802      	subs	r0, #2
   82e84:	443a      	add	r2, r7
   82e86:	e743      	b.n	82d10 <__udivmoddi4+0x15c>
   82e88:	4608      	mov	r0, r1
   82e8a:	e704      	b.n	82c96 <__udivmoddi4+0xe2>
   82e8c:	3b02      	subs	r3, #2
   82e8e:	443c      	add	r4, r7
   82e90:	e72a      	b.n	82ce8 <__udivmoddi4+0x134>
   82e92:	45c3      	cmp	fp, r8
   82e94:	d3e7      	bcc.n	82e66 <__udivmoddi4+0x2b2>
   82e96:	463c      	mov	r4, r7
   82e98:	e7d1      	b.n	82e3e <__udivmoddi4+0x28a>
   82e9a:	4631      	mov	r1, r6
   82e9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00082ea0 <__aeabi_idiv0>:
   82ea0:	4770      	bx	lr
   82ea2:	bf00      	nop

00082ea4 <__libc_init_array>:
   82ea4:	b570      	push	{r4, r5, r6, lr}
   82ea6:	4e0f      	ldr	r6, [pc, #60]	; (82ee4 <__libc_init_array+0x40>)
   82ea8:	4d0f      	ldr	r5, [pc, #60]	; (82ee8 <__libc_init_array+0x44>)
   82eaa:	1b76      	subs	r6, r6, r5
   82eac:	10b6      	asrs	r6, r6, #2
   82eae:	bf18      	it	ne
   82eb0:	2400      	movne	r4, #0
   82eb2:	d005      	beq.n	82ec0 <__libc_init_array+0x1c>
   82eb4:	3401      	adds	r4, #1
   82eb6:	f855 3b04 	ldr.w	r3, [r5], #4
   82eba:	4798      	blx	r3
   82ebc:	42a6      	cmp	r6, r4
   82ebe:	d1f9      	bne.n	82eb4 <__libc_init_array+0x10>
   82ec0:	4e0a      	ldr	r6, [pc, #40]	; (82eec <__libc_init_array+0x48>)
   82ec2:	4d0b      	ldr	r5, [pc, #44]	; (82ef0 <__libc_init_array+0x4c>)
   82ec4:	f000 f906 	bl	830d4 <_init>
   82ec8:	1b76      	subs	r6, r6, r5
   82eca:	10b6      	asrs	r6, r6, #2
   82ecc:	bf18      	it	ne
   82ece:	2400      	movne	r4, #0
   82ed0:	d006      	beq.n	82ee0 <__libc_init_array+0x3c>
   82ed2:	3401      	adds	r4, #1
   82ed4:	f855 3b04 	ldr.w	r3, [r5], #4
   82ed8:	4798      	blx	r3
   82eda:	42a6      	cmp	r6, r4
   82edc:	d1f9      	bne.n	82ed2 <__libc_init_array+0x2e>
   82ede:	bd70      	pop	{r4, r5, r6, pc}
   82ee0:	bd70      	pop	{r4, r5, r6, pc}
   82ee2:	bf00      	nop
   82ee4:	000830e0 	.word	0x000830e0
   82ee8:	000830e0 	.word	0x000830e0
   82eec:	000830e8 	.word	0x000830e8
   82ef0:	000830e0 	.word	0x000830e0

00082ef4 <register_fini>:
   82ef4:	4b02      	ldr	r3, [pc, #8]	; (82f00 <register_fini+0xc>)
   82ef6:	b113      	cbz	r3, 82efe <register_fini+0xa>
   82ef8:	4802      	ldr	r0, [pc, #8]	; (82f04 <register_fini+0x10>)
   82efa:	f000 b805 	b.w	82f08 <atexit>
   82efe:	4770      	bx	lr
   82f00:	00000000 	.word	0x00000000
   82f04:	00082f15 	.word	0x00082f15

00082f08 <atexit>:
   82f08:	2300      	movs	r3, #0
   82f0a:	4601      	mov	r1, r0
   82f0c:	461a      	mov	r2, r3
   82f0e:	4618      	mov	r0, r3
   82f10:	f000 b814 	b.w	82f3c <__register_exitproc>

00082f14 <__libc_fini_array>:
   82f14:	b538      	push	{r3, r4, r5, lr}
   82f16:	4d07      	ldr	r5, [pc, #28]	; (82f34 <__libc_fini_array+0x20>)
   82f18:	4c07      	ldr	r4, [pc, #28]	; (82f38 <__libc_fini_array+0x24>)
   82f1a:	1b2c      	subs	r4, r5, r4
   82f1c:	10a4      	asrs	r4, r4, #2
   82f1e:	d005      	beq.n	82f2c <__libc_fini_array+0x18>
   82f20:	3c01      	subs	r4, #1
   82f22:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   82f26:	4798      	blx	r3
   82f28:	2c00      	cmp	r4, #0
   82f2a:	d1f9      	bne.n	82f20 <__libc_fini_array+0xc>
   82f2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   82f30:	f000 b8da 	b.w	830e8 <_fini>
   82f34:	000830f8 	.word	0x000830f8
   82f38:	000830f4 	.word	0x000830f4

00082f3c <__register_exitproc>:
   82f3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   82f40:	4c25      	ldr	r4, [pc, #148]	; (82fd8 <__register_exitproc+0x9c>)
   82f42:	4606      	mov	r6, r0
   82f44:	6825      	ldr	r5, [r4, #0]
   82f46:	4688      	mov	r8, r1
   82f48:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
   82f4c:	4692      	mov	sl, r2
   82f4e:	4699      	mov	r9, r3
   82f50:	b3c4      	cbz	r4, 82fc4 <__register_exitproc+0x88>
   82f52:	6860      	ldr	r0, [r4, #4]
   82f54:	281f      	cmp	r0, #31
   82f56:	dc17      	bgt.n	82f88 <__register_exitproc+0x4c>
   82f58:	1c41      	adds	r1, r0, #1
   82f5a:	b176      	cbz	r6, 82f7a <__register_exitproc+0x3e>
   82f5c:	eb04 0380 	add.w	r3, r4, r0, lsl #2
   82f60:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
   82f64:	f8d4 5188 	ldr.w	r5, [r4, #392]	; 0x188
   82f68:	2201      	movs	r2, #1
   82f6a:	4082      	lsls	r2, r0
   82f6c:	4315      	orrs	r5, r2
   82f6e:	2e02      	cmp	r6, #2
   82f70:	f8c4 5188 	str.w	r5, [r4, #392]	; 0x188
   82f74:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
   82f78:	d01e      	beq.n	82fb8 <__register_exitproc+0x7c>
   82f7a:	1c83      	adds	r3, r0, #2
   82f7c:	6061      	str	r1, [r4, #4]
   82f7e:	2000      	movs	r0, #0
   82f80:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
   82f84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   82f88:	4b14      	ldr	r3, [pc, #80]	; (82fdc <__register_exitproc+0xa0>)
   82f8a:	b303      	cbz	r3, 82fce <__register_exitproc+0x92>
   82f8c:	f44f 70c8 	mov.w	r0, #400	; 0x190
   82f90:	f3af 8000 	nop.w
   82f94:	4604      	mov	r4, r0
   82f96:	b1d0      	cbz	r0, 82fce <__register_exitproc+0x92>
   82f98:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
   82f9c:	2700      	movs	r7, #0
   82f9e:	e884 0088 	stmia.w	r4, {r3, r7}
   82fa2:	4638      	mov	r0, r7
   82fa4:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   82fa8:	2101      	movs	r1, #1
   82faa:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
   82fae:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
   82fb2:	2e00      	cmp	r6, #0
   82fb4:	d0e1      	beq.n	82f7a <__register_exitproc+0x3e>
   82fb6:	e7d1      	b.n	82f5c <__register_exitproc+0x20>
   82fb8:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   82fbc:	431a      	orrs	r2, r3
   82fbe:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
   82fc2:	e7da      	b.n	82f7a <__register_exitproc+0x3e>
   82fc4:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
   82fc8:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   82fcc:	e7c1      	b.n	82f52 <__register_exitproc+0x16>
   82fce:	f04f 30ff 	mov.w	r0, #4294967295
   82fd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   82fd6:	bf00      	nop
   82fd8:	000830d0 	.word	0x000830d0
   82fdc:	00000000 	.word	0x00000000
   82fe0:	46697754 	.word	0x46697754
   82fe4:	746c7561 	.word	0x746c7561
   82fe8:	0000203a 	.word	0x0000203a
   82fec:	4f525245 	.word	0x4f525245
   82ff0:	00000052 	.word	0x00000052
   82ff4:	2050414d 	.word	0x2050414d
   82ff8:	68676948 	.word	0x68676948
   82ffc:	0000203a 	.word	0x0000203a
   83000:	2050414d 	.word	0x2050414d
   83004:	3a776f4c 	.word	0x3a776f4c
   83008:	00000020 	.word	0x00000020
   8300c:	20535054 	.word	0x20535054
   83010:	68676948 	.word	0x68676948
   83014:	0000203a 	.word	0x0000203a
   83018:	20535054 	.word	0x20535054
   8301c:	3a776f4c 	.word	0x3a776f4c
   83020:	00000020 	.word	0x00000020
   83024:	3a544c43 	.word	0x3a544c43
   83028:	00000020 	.word	0x00000020
   8302c:	3a544149 	.word	0x3a544149
   83030:	00000020 	.word	0x00000020
   83034:	3a524641 	.word	0x3a524641
   83038:	00000020 	.word	0x00000020
   8303c:	3a50414d 	.word	0x3a50414d
   83040:	00000020 	.word	0x00000020
   83044:	3a535054 	.word	0x3a535054
   83048:	00000020 	.word	0x00000020
   8304c:	3a4d5052 	.word	0x3a4d5052
   83050:	00000020 	.word	0x00000020
   83054:	46495754 	.word	0x46495754
   83058:	746c7561 	.word	0x746c7561
   8305c:	0000203a 	.word	0x0000203a
   83060:	6c657546 	.word	0x6c657546
   83064:	6e6f4320 	.word	0x6e6f4320
   83068:	203a7473 	.word	0x203a7473
   8306c:	00000000 	.word	0x00000000
   83070:	00313030 	.word	0x00313030
   83074:	68745552 	.word	0x68745552
   83078:	7373656c 	.word	0x7373656c
   8307c:	2e315620 	.word	0x2e315620
   83080:	6f462030 	.word	0x6f462030
   83084:	6c756d72 	.word	0x6c756d72
   83088:	74532061 	.word	0x74532061
   8308c:	6e656475 	.word	0x6e656475
   83090:	30322074 	.word	0x30322074
   83094:	00003731 	.word	0x00003731
   83098:	65657073 	.word	0x65657073
   8309c:	6e697564 	.word	0x6e697564
   830a0:	3032206f 	.word	0x3032206f
   830a4:	32313631 	.word	0x32313631
   830a8:	00000000 	.word	0x00000000
   830ac:	07050604 	.word	0x07050604
   830b0:	00050c00 	.word	0x00050c00
   830b4:	74696e49 	.word	0x74696e49
   830b8:	67656220 	.word	0x67656220
   830bc:	00006e69 	.word	0x00006e69
   830c0:	74696e49 	.word	0x74696e49
   830c4:	6e6f6420 	.word	0x6e6f6420
   830c8:	00000065 	.word	0x00000065
   830cc:	00000043 	.word	0x00000043

000830d0 <_global_impure_ptr>:
   830d0:	20070130                                0.. 

000830d4 <_init>:
   830d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   830d6:	bf00      	nop
   830d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
   830da:	bc08      	pop	{r3}
   830dc:	469e      	mov	lr, r3
   830de:	4770      	bx	lr

000830e0 <__init_array_start>:
   830e0:	00082ef5 	.word	0x00082ef5

000830e4 <__frame_dummy_init_array_entry>:
   830e4:	00080119                                ....

000830e8 <_fini>:
   830e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   830ea:	bf00      	nop
   830ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
   830ee:	bc08      	pop	{r3}
   830f0:	469e      	mov	lr, r3
   830f2:	4770      	bx	lr

000830f4 <__fini_array_start>:
   830f4:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4a14      	ldr	r2, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b13      	ldr	r3, [r2, #48]	; 0x30
2007003c:	f023 0303 	bic.w	r3, r3, #3
20070040:	f043 0301 	orr.w	r3, r3, #1
20070044:	6313      	str	r3, [r2, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070048:	f013 0f08 	tst.w	r3, #8
2007004c:	d0fb      	beq.n	20070046 <SystemInit+0x46>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007004e:	4a12      	ldr	r2, [pc, #72]	; (20070098 <SystemInit+0x98>)
20070050:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070052:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070054:	461a      	mov	r2, r3
20070056:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070058:	f013 0f02 	tst.w	r3, #2
2007005c:	d0fb      	beq.n	20070056 <SystemInit+0x56>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007005e:	2211      	movs	r2, #17
20070060:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070062:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070064:	461a      	mov	r2, r3
20070066:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070068:	f013 0f08 	tst.w	r3, #8
2007006c:	d0fb      	beq.n	20070066 <SystemInit+0x66>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007006e:	2212      	movs	r2, #18
20070070:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070072:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070074:	461a      	mov	r2, r3
20070076:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070078:	f013 0f08 	tst.w	r3, #8
2007007c:	d0fb      	beq.n	20070076 <SystemInit+0x76>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007007e:	4a07      	ldr	r2, [pc, #28]	; (2007009c <SystemInit+0x9c>)
20070080:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070082:	601a      	str	r2, [r3, #0]
20070084:	4770      	bx	lr
20070086:	bf00      	nop
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	2007012c 	.word	0x2007012c

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d806      	bhi.n	200700b8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700aa:	2300      	movs	r3, #0
200700ac:	4a1a      	ldr	r2, [pc, #104]	; (20070118 <system_init_flash+0x74>)
200700ae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700b4:	6013      	str	r3, [r2, #0]
200700b6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b8:	4b18      	ldr	r3, [pc, #96]	; (2007011c <system_init_flash+0x78>)
200700ba:	4298      	cmp	r0, r3
200700bc:	d807      	bhi.n	200700ce <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700be:	f44f 7380 	mov.w	r3, #256	; 0x100
200700c2:	4a15      	ldr	r2, [pc, #84]	; (20070118 <system_init_flash+0x74>)
200700c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ca:	6013      	str	r3, [r2, #0]
200700cc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700ce:	4b14      	ldr	r3, [pc, #80]	; (20070120 <system_init_flash+0x7c>)
200700d0:	4298      	cmp	r0, r3
200700d2:	d807      	bhi.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700d4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700d8:	4a0f      	ldr	r2, [pc, #60]	; (20070118 <system_init_flash+0x74>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700e4:	4b0f      	ldr	r3, [pc, #60]	; (20070124 <system_init_flash+0x80>)
200700e6:	4298      	cmp	r0, r3
200700e8:	d807      	bhi.n	200700fa <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700ea:	f44f 7340 	mov.w	r3, #768	; 0x300
200700ee:	4a0a      	ldr	r2, [pc, #40]	; (20070118 <system_init_flash+0x74>)
200700f0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f6:	6013      	str	r3, [r2, #0]
200700f8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700fa:	4b0b      	ldr	r3, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700fe:	bf94      	ite	ls
20070100:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070104:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070108:	4a03      	ldr	r2, [pc, #12]	; (20070118 <system_init_flash+0x74>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	400e0a00 	.word	0x400e0a00
2007011c:	02faf07f 	.word	0x02faf07f
20070120:	03d08fff 	.word	0x03d08fff
20070124:	04c4b3ff 	.word	0x04c4b3ff
20070128:	055d4a7f 	.word	0x055d4a7f

2007012c <SystemCoreClock>:
2007012c:	003d0900                                ..=.

20070130 <impure_data>:
20070130:	00000000 2007041c 20070484 200704ec     ....... ... ... 
	...
20070164:	000830cc 00000000 00000000 00000000     .0..............
	...
200701d8:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701e8:	0005deec 0000000b 00000000 00000000     ................
	...
