Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Tue Feb 17 12:46:02 2026
| Host         : DESKTOP-NPTK7VQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   342 |
|    Minimum number of control sets                        |   342 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1014 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   342 |
| >= 0 to < 4        |    30 |
| >= 4 to < 6        |    80 |
| >= 6 to < 8        |    17 |
| >= 8 to < 10       |    37 |
| >= 10 to < 12      |    15 |
| >= 12 to < 14      |    13 |
| >= 14 to < 16      |     2 |
| >= 16              |   148 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1147 |          314 |
| No           | No                    | Yes                    |              69 |           23 |
| No           | Yes                   | No                     |             421 |          201 |
| Yes          | No                    | No                     |            5783 |         1593 |
| Yes          | No                    | Yes                    |              60 |           13 |
| Yes          | Yes                   | No                     |            3010 |          873 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                 |                                                                                                                        Enable Signal                                                                                                                       |                                                                                                                               Set/Reset Signal                                                                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/push                                                                                                                                                                       |                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/push                                                                                                                                                                        |                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/push                                                                                                                                                                        |                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                                 | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/store_unit_0/fifo_wrsp/push                                                                                                                                                                                           |                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U68/ce_r                                                                                                                                                                                              | system_i/conv2d_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U68/conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/p_2_in10_out                                                                                                          |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/U_fifo_srl/pop                                                                                                                                                                   | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem1_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/pop                                                                                                                                                                    | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem0_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/pop                                                                                                                                                                    | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                   |                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter10                                                                                                        |                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322/ap_CS_fsm_pp0_stage5                                                                                                                    | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322/ap_NS_fsm15_out                                                                                                                                          |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                    |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                            |                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/could_multi_bursts.burst_len[3]_i_1_n_2                                                                                                                                    | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/ap_block_pp0_stage2_subdone_grp2_done_reg_i_1_n_2                                                                                                                                         |                4 |              4 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/ap_block_pp0_stage8_subdone_grp10_done_reg_i_1_n_2                                                                                                                                        |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/ap_block_pp0_stage5_subdone_grp6_done_reg_i_1_n_2                                                                                                                                         |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem0_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/raddr[3]_i_1_n_2                                                                                                                                                                  | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286/p_0_in0_out                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/raddr[3]_i_1__7_n_2                                                                                                                                                              | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322/select_ln86_reg_10980                                                                                                                   | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322/select_ln86_reg_1098[0]                                                                                                                                  |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_len[3]_i_1_n_2                                                                                                                                     | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_burst/load_p1                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr[3]_i_1__6_n_2                                                                                                                                                | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr[5]                                                                                                                                            | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322/j_fu_1540                                                                                                                               | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322/flow_control_loop_pipe_sequential_init_U/i_fu_1620                                                                                                       |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322/i_fu_16203_out                                                                                                                          | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322/flow_control_loop_pipe_sequential_init_U/i_fu_1620                                                                                                       |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_master_slots[0].w_issuing_cnt_reg[2][0]                                                                                                           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot[0]                                                                                                                                                                    | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem1_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/raddr[3]_i_1__1_n_2                                                                                                                                                               | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[3]_i_1_n_0                                                                                                   | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[2][0]                                                                                                           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr[5]                                                                                                                                           | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/mOutPtr[3]_i_1_n_2                                                                                                                                                                              | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/num_data_cnt[3]_i_1_n_2                                                                                                                                                                         | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/store_unit_0/conservative_gen.local_BURST_WVALID_reg_0[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                                                                                     | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/store_unit_0/conservative_gen.fifo_burst/p_0_in[0]                                                                                                                                                                    | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/store_unit_0/conservative_gen.fifo_burst/raddr[3]_i_1__3_n_2                                                                                                                                                          | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_len[3]_i_1__0_n_2                                                                                                                                  | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr[5]                                                                                                                                            | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/push_0                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/pop                                                                                                                                                               | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem1_m_axi_U/load_unit_0/fifo_rreq/num_data_cnt[3]_i_1__2_n_2                                                                                                                                                                      | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem1_m_axi_U/load_unit_0/fifo_rreq/mOutPtr[3]_i_1__2_n_2                                                                                                                                                                           | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr[0]                                                                                                                                               | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state[0]                                                                                                                                               | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/store_unit_0/buff_wdata/raddr[4]_i_1__1_n_2                                                                                                                                                                           | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem1_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/mOutPtr                                                                                                                                                                            | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem0_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/num_data_cnt[4]_i_1_n_2                                                                                                                                                           | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[1]_0[0]                                                                                                                                               | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/mOutPtr[4]_i_1__7_n_2                                                                                                                                                            | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/num_data_cnt[4]_i_1__7_n_2                                                                                                                                                       | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q[0]                                                                                     | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr[4]_i_1__6_n_2                                                                                                                                              | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[0]                                                                                   | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/store_unit_0/conservative_gen.fifo_burst/mOutPtr[4]_i_1__3_n_2                                                                                                                                                        | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem1_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/num_data_cnt                                                                                                                                                                       | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/E[0]                                                                                                                                             | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q[0]                                                                                     | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/store_unit_0/conservative_gen.fifo_burst/num_data_cnt[4]_i_1__3_n_2                                                                                                                                                   | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[0]                                                                                   | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot[0]                                                                                                                                                                    | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q[0]                                                                                   | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/mac_muladd_8ns_4ns_4ns_12_4_1_U4/conv2d_mac_muladd_8ns_4ns_4ns_12_4_1_DSP48_0_U/ap_CS_fsm_reg[0]                                                                         | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]                                                                                                                                 |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/flow_control_loop_pipe_sequential_init_U/i_fu_144[0]                                                                                                                     | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_0                                                                                                                               |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem0_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/mOutPtr[4]_i_1_n_2                                                                                                                                                                | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                                                                                | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                                                                                                    | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/num_data_cnt[4]_i_1__6_n_2                                                                                                                                         | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                            | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315/flow_control_loop_pipe_sequential_init_U/grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_start_reg_reg_1       | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315/flow_control_loop_pipe_sequential_init_U/grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_start_reg_reg_2                        |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem0_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/num_data_cnt                                                                                                                                                                       | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/j_fu_140062_out                                                                                                                                                          | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                            |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[0]                                                                                 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem0_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/mOutPtr                                                                                                                                                                            | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem1_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/num_data_cnt[4]_i_1__1_n_2                                                                                                                                                        | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem1_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/mOutPtr[4]_i_1__1_n_2                                                                                                                                                             | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter10                                                                                                        | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready_0[0]                                                                                        | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                               | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                   | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                            |                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315/ap_enable_reg_pp0_iter1                                                                                                                            | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                               |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | system_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/store_unit_0/buff_wdata/mOutPtr[5]_i_1_n_2                                                                                                                                                                            | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                3 |              6 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/store_unit_0/buff_wdata/num_data_cnt[5]_i_1_n_2                                                                                                                                                                       | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322/indvar_flatten44_fu_150[7]_i_2_n_2                                                                                                      | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322/flow_control_loop_pipe_sequential_init_U/indvar_flatten44_fu_150[0]                                                                                      |                1 |              7 |         7.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286/flow_control_loop_pipe_sequential_init_U/c_fu_801                                                                                                        | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286/flow_control_loop_pipe_sequential_init_U/grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_start_reg_reg                                      |                2 |              7 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              7 |         2.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              7 |         2.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              7 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/ap_CS_fsm_state11                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                  | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.last_loop                                                                                                                                                | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                                                       | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322/indvar_flatten44_fu_150[7]_i_2_n_2                                                                                                      | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322/flow_control_loop_pipe_sequential_init_U/i_fu_1620                                                                                                       |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[7]_i_1_n_0                                                                                                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/could_multi_bursts.last_loop                                                                                                                                               | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322/ap_CS_fsm_pp0_stage5                                                                                                                    |                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/ap_CS_fsm_state22                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.last_loop                                                                                                                                                | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286/ap_enable_reg_pp0_iter1                                                                                                                                  | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/dout_vld_reg                                                                                                                                                                           | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_burst/ap_rst_n_0[0]                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/WEBWE[0]                                                                                                                                                                            | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/store_unit_0/buff_wdata/E[0]                                                                                                                                                                                          | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/pop                                                                                                                                                                                 | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/WEBWE[0]                                                                                                                                                                            | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/pop                                                                                                                                                                                 | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_buser[0]                                                                                                                                               | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                                                                                                                                          |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/mOutPtr[8]_i_1_n_2                                                                                                                                                                             | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/num_data_cnt[8]_i_1_n_2                                                                                                                                                                        | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/num_data_cnt[8]_i_1__0_n_2                                                                                                                                                                     | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/mOutPtr[8]_i_1__0_n_2                                                                                                                                                                          | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340/i_fu_7201_out                                                                                                                                                                          | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340/flow_control_loop_pipe_sequential_init_U/i_fu_720                                                                                                                                                       |                2 |              9 |         4.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_89_in                                                                                                 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                7 |              9 |         1.29 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_17_in                                                                                                                                                              | system_i/conv2d_0/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_addr_buf[11]_i_1__0_n_2                                                                                                                                                                 |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                            | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_1[0]                                                                                                                            |                4 |             10 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |             10 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_17_in                                                                                                                                                              | system_i/conv2d_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_addr_buf[11]_i_1_n_2                                                                                                                                                                    |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                5 |             10 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/p_17_in                                                                                                                                                             | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/sect_addr_buf[11]_i_1__1_n_2                                                                                                                                                                |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334/ap_enable_reg_pp0_iter1                                                                                                                            | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                               |                4 |             11 |         2.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/oc_fu_1780                                                                                                                                                                                                                          | system_i/conv2d_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                                |                4 |             11 |         2.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[5]_i_1_n_0                                                                                                                                     | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                       |                6 |             12 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[5]_i_1_n_0                                                                                                                                       | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                                             | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[11]_i_1_n_0                                                                                                                              | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                |                5 |             12 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322/mac_muladd_4ns_4ns_4ns_8_4_1_U40/conv2d_mac_muladd_4ns_4ns_4ns_8_4_1_DSP48_0_U/E[0]                                                     |                                                                                                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                                   |                                                                                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem1_m_axi_U/load_unit_0/fifo_rreq/E[0]                                                                                                                                                                                            | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[14]                                                                                                          |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                                   |                                                                                                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286/grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_1_ce1                                                               |                                                                                                                                                                                                                                                                             |                7 |             12 |         1.71 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/oc_1_fu_2180                                                                                                                                                                                                                        | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286/flow_control_loop_pipe_sequential_init_U/ap_NS_fsm16_out                                                                                                                  |                4 |             13 |         3.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                      | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                      |                6 |             15 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                      | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                      |                7 |             15 |         2.14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286/flow_control_loop_pipe_sequential_init_U/c_fu_801                                                                                                        |                                                                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                       |                9 |             17 |         1.89 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               10 |             18 |         1.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                             |                6 |             18 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                             |                5 |             18 |         3.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334/fc_in_ce0                                                                                                                                          |                                                                                                                                                                                                                                                                             |                9 |             18 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                             |                5 |             18 |         3.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322/ap_CS_fsm_pp0_stage2                                                                                                                    |                                                                                                                                                                                                                                                                             |                5 |             19 |         3.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                7 |             19 |         2.71 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                6 |             19 |         3.17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_READY_I                                                                                               | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             19 |         3.17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U68/ce_r                                                                                                                                                                                              | system_i/conv2d_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U68/conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                                                              |                7 |             22 |         3.14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                |               14 |             23 |         1.64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322/indvar_flatten106_fu_1660                                                                                                               | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322/flow_control_loop_pipe_sequential_init_U/i_fu_1620                                                                                                       |                7 |             25 |         3.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               13 |             26 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/mac_muladd_8ns_4ns_4ns_12_4_1_U4/conv2d_mac_muladd_8ns_4ns_4ns_12_4_1_DSP48_0_U/ap_CS_fsm_reg[0]                                                                         |                                                                                                                                                                                                                                                                             |                5 |             26 |         5.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334/fc_in_ce0                                                                                                                                          | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                               |                9 |             27 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               12 |             29 |         2.42 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser[0]                                                                                                                                              | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                       |                9 |             30 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322/ap_CS_fsm_pp0_stage1                                                                                                                    |                                                                                                                                                                                                                                                                             |                8 |             31 |         3.88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/reg_3510                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                             |                                                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/control_s_axi_U/int_weights[31]_i_1_n_2                                                                                                                                                                                             | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/control_s_axi_U/int_bias[31]_i_1_n_2                                                                                                                                                                                                | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/control_s_axi_U/int_output_r[63]_i_1_n_2                                                                                                                                                                                            | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/control_s_axi_U/int_bias[63]_i_1_n_2                                                                                                                                                                                                | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/control_s_axi_U/int_output_r[31]_i_1_n_2                                                                                                                                                                                            | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/control_s_axi_U/int_input_r[63]_i_1_n_2                                                                                                                                                                                             | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |               13 |             32 |         2.46 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/control_s_axi_U/int_input_r[31]_i_1_n_2                                                                                                                                                                                             | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |               11 |             32 |         2.91 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/control_s_axi_U/int_weights[63]_i_1_n_2                                                                                                                                                                                             | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |               10 |             32 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/mac_muladd_8ns_4ns_4ns_12_4_1_U4/conv2d_mac_muladd_8ns_4ns_4ns_12_4_1_DSP48_0_U/ap_CS_fsm_reg[7][0]                                                                      | system_i/conv2d_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U69/SR[0]                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/mac_muladd_8ns_4ns_4ns_12_4_1_U4/conv2d_mac_muladd_8ns_4ns_4ns_12_4_1_DSP48_0_U/E[0]                                                                                     |                                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340/ap_NS_fsm[4]                                                                                                                                                                           |                                                                                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/gmem1_addr_8_read_reg_10760                                                                                                                                              |                                                                                                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/mul27_1_1_reg_10810                                                                                                                                                      |                                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/mul27_1_reg_10610                                                                                                                                                        |                                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/mul27_2_1_reg_11210                                                                                                                                                      |                                                                                                                                                                                                                                                                             |                4 |             32 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/mul27_2_reg_11160                                                                                                                                                        |                                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/mul27_3_reg_10460                                                                                                                                                        |                                                                                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/mul27_s_reg_10310                                                                                                                                                        |                                                                                                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/reg_2990                                                                                                                                                                 |                                                                                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/reg_2950                                                                                                                                                                 |                                                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/mul_reg_10160                                                                                                                                                            |                                                                                                                                                                                                                                                                             |               15 |             32 |         2.13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/reg_2870                                                                                                                                                                 |                                                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/sum_8_reg_11560                                                                                                                                                          |                                                                                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/sum_5_reg_11410                                                                                                                                                          |                                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/sum_7_reg_11510                                                                                                                                                          |                                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/sum_3_reg_11360                                                                                                                                                          |                                                                                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/sum_2_reg_11310                                                                                                                                                          |                                                                                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/sum_6_reg_11460                                                                                                                                                          |                                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                4 |             32 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/mul27_2_2_reg_11260                                                                                                                                                      |                                                                                                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                           |                                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322/ap_CS_fsm_pp0_stage5                                                                                                                    | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322/sum_2_reg_1162                                                                                                                                           |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322/gmem1_addr_read_reg_11280                                                                                                               |                                                                                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/ap_CS_fsm_state25                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/ap_CS_fsm_state40                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem0_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |               10 |             33 |         3.30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem0_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |                8 |             33 |         4.12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |               10 |             33 |         3.30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |                7 |             33 |         4.71 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/sel                                                                                                                                                                                |                                                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_burst/pop                                                                                                                                                                                  | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                9 |             36 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/ap_rst_n_1                                                                                                                                                                             | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/ap_rst_n_0                                                                                                                                                                                              |                7 |             36 |         5.14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                             |                                                                                                                                                                                                                                                                             |                8 |             36 |         4.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               13 |             41 |         3.15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                          | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                9 |             41 |         4.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/E[0]                                                                                                                                                                 | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |               10 |             53 |         5.30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/E[0]                                                                                                                                                                | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |               12 |             53 |         4.42 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/E[0]                                                                                                                                                                 | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |               16 |             53 |         3.31 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U68/ce_r                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |               15 |             56 |         3.73 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/E[0]                                                                                                                                                                        | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |               16 |             58 |         3.62 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/E[0]                                                                                                                                                                       | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |               18 |             58 |         3.22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/E[0]                                                                                                                                                                        | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |               17 |             58 |         3.41 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322/select_ln86_reg_10980                                                                                                                   |                                                                                                                                                                                                                                                                             |               19 |             62 |         3.26 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_burst/pop_0                                                                                                                                                                                | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                8 |             62 |         7.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/ap_CS_fsm_state23                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |               17 |             62 |         3.65 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               16 |             62 |         3.88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/push                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                8 |             62 |         7.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/sext_ln46_8_cast_reg_8370                                                                                                                                                |                                                                                                                                                                                                                                                                             |               24 |             62 |         2.58 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/ap_CS_fsm_state14                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |               15 |             62 |         4.13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               18 |             62 |         3.44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/gmem0_addr_2_reg_9680                                                                                                                                                    |                                                                                                                                                                                                                                                                             |               17 |             62 |         3.65 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/gmem0_addr_1_reg_9440                                                                                                                                                    |                                                                                                                                                                                                                                                                             |               16 |             62 |         3.88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem1_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/push                                                                                                                                                                                 |                                                                                                                                                                                                                                                                             |                9 |             63 |         7.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem1_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                  | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                9 |             63 |         7.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                  | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                9 |             64 |         7.11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/push                                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                9 |             64 |         7.11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315/flow_control_loop_pipe_sequential_init_U/D[1]                                                                                                      |                                                                                                                                                                                                                                                                             |                9 |             64 |         7.11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/mul27_2_2_reg_1126_pp0_iter3_reg0                                                                                                                                        |                                                                                                                                                                                                                                                                             |                4 |             64 |        16.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem1_m_axi_U/load_unit_0/tmp_valid_reg_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                             |               25 |             64 |         2.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem1_m_axi_U/load_unit_0/fifo_rreq/dout_vld_reg_0[0]                                                                                                                                                                               | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |               24 |             64 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/mul27_1_2_reg_1101_pp0_iter3_reg0                                                                                                                                        |                                                                                                                                                                                                                                                                             |               13 |             64 |         4.92 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                             |               33 |             64 |         1.94 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/load_p1                                                                                                                                                              |                                                                                                                                                                                                                                                                             |               27 |             64 |         2.37 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/mul27_1_2_reg_11010                                                                                                                                                      |                                                                                                                                                                                                                                                                             |               19 |             64 |         3.37 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/mul27_2_1_reg_1121_pp0_iter3_reg0                                                                                                                                        |                                                                                                                                                                                                                                                                             |                4 |             64 |        16.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |               22 |             64 |         2.91 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/E[0]                                                                                                                                                                                | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |                9 |             64 |         7.11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/mul27_2_reg_1116_pp0_iter3_reg0                                                                                                                                          |                                                                                                                                                                                                                                                                             |               14 |             64 |         4.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                             |               18 |             65 |         3.61 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/load_p1                                                                                                                                                              |                                                                                                                                                                                                                                                                             |               22 |             65 |         2.95 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                             |               18 |             65 |         3.61 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                             |               21 |             65 |         3.10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/E[0]                                                                                                                                                                                            | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |               16 |             65 |         4.06 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                             |               19 |             65 |         3.42 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem0_m_axi_U/load_unit_0/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                             |               17 |             65 |         3.82 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                |                                                                                                                                                                                                                                                                             |               24 |             66 |         2.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_burst/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                             |               18 |             66 |         3.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/load_p1                                                                                                                                                             |                                                                                                                                                                                                                                                                             |               24 |             66 |         2.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322/ap_CS_fsm_reg[5]_0[0]                                                                                                                   |                                                                                                                                                                                                                                                                             |               29 |             66 |         2.28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/store_unit_0/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                             |               19 |             66 |         3.47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/store_unit_0/fifo_wreq/next_wreq                                                                                                                                                                                      | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |               19 |             66 |         3.47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_1                                                                                                                                              |                                                                                                                                                                                                                                                                             |               14 |             67 |         4.79 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                             |               13 |             67 |         5.15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/ap_CS_fsm_state30                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |               17 |             70 |         4.12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                             |               18 |             70 |         3.89 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                             |               20 |             70 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                             |               17 |             70 |         4.12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322/mul2_reg_11430                                                                                                                          |                                                                                                                                                                                                                                                                             |               19 |             72 |         3.79 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/gmem0_addr_reg_9200                                                                                                                                                      |                                                                                                                                                                                                                                                                             |               18 |             72 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/ap_CS_fsm_state2                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |               19 |             73 |         3.84 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/p_17_in                                                                                                                                                             | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |               28 |             77 |         2.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_17_in                                                                                                                                                              | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |               30 |             77 |         2.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_17_in                                                                                                                                                              | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |               25 |             77 |         3.08 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322/Q[0]                                                                                                                                    |                                                                                                                                                                                                                                                                             |               22 |             94 |         4.27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/next_req                                                                                                                                                             | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |               32 |            105 |         3.28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340/ap_CS_fsm_pp0_stage0                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |               27 |            105 |         3.89 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/next_req                                                                                                                                                             | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |               21 |            106 |         5.05 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/next_req                                                                                                                                                            | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |               29 |            107 |         3.69 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/ap_CS_fsm_state29                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |               26 |            124 |         4.77 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U67/ce_r                                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |               44 |            141 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/ap_CS_fsm_state15                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |               49 |            199 |         4.06 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |               73 |            249 |         3.41 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | system_i/conv2d_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                                                                                           |              114 |            257 |         2.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293/mul27_1_1_reg_1081_pp0_iter3_reg0                                                                                                                                        |                                                                                                                                                                                                                                                                             |              127 |            523 |         4.12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/conv2d_0/inst/ap_CS_fsm_state12                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |              152 |            583 |         3.84 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |              316 |           1179 |         3.73 |
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


