# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do TessiaX_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX/Tessia/Stages/Execute {C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX/Tessia/Stages/Execute/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:09 on Nov 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX/Tessia/Stages/Execute" C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX/Tessia/Stages/Execute/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 10:11:09 on Nov 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX/Tessia/Testbench/Stages/Execute {C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX/Tessia/Testbench/Stages/Execute/ALU_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:09 on Nov 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX/Tessia/Testbench/Stages/Execute" C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX/Tessia/Testbench/Stages/Execute/ALU_tb.sv 
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 10:11:09 on Nov 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  ALU_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=""+acc"" ALU_tb 
# Start time: 10:11:09 on Nov 20,2023
# Loading sv_std.std
# Loading work.ALU_tb
# Loading work.ALU
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kevii  Hostname: ACEVEDO-001-PRI  ProcessID: 26348
#           Attempting to use alternate WLF file "./wlfth5gv27".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfth5gv27
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Test Case 1 Result:  12322, Flags: 0000
# Test Case 2 Result:   2608, Flags: 0000
# Test Case 3 Result:     -3, Flags: 1000
# Test Case 4 Result:     -7, Flags: 1000
# Test Case 5 Result:      0, Flags: 0100
# Test Case 6 Result:      8, Flags: 0000
# Test Case 7 Result:     -2, Flags: 1000
# ** Note: $finish    : C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX/Tessia/Testbench/Stages/Execute/ALU_tb.sv(90)
#    Time: 70 ps  Iteration: 0  Instance: /ALU_tb
# 1
# Break in Module ALU_tb at C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX/Tessia/Testbench/Stages/Execute/ALU_tb.sv line 90
