// Generated by CIRCT unknown git version
module ddr2_phy(	// file.cleaned.mlir:2:3
  input         pll_ref_clk,	// file.cleaned.mlir:2:26
                global_reset_n,	// file.cleaned.mlir:2:48
                soft_reset_n,	// file.cleaned.mlir:2:73
  input  [1:0]  ctl_dqs_burst,	// file.cleaned.mlir:2:96
                ctl_wdata_valid,	// file.cleaned.mlir:2:120
  input  [31:0] ctl_wdata,	// file.cleaned.mlir:2:146
  input  [3:0]  ctl_dm,	// file.cleaned.mlir:2:167
  input  [12:0] ctl_addr,	// file.cleaned.mlir:2:184
  input  [1:0]  ctl_ba,	// file.cleaned.mlir:2:204
  input         ctl_cas_n,	// file.cleaned.mlir:2:221
                ctl_cke,	// file.cleaned.mlir:2:241
                ctl_cs_n,	// file.cleaned.mlir:2:259
                ctl_odt,	// file.cleaned.mlir:2:278
                ctl_ras_n,	// file.cleaned.mlir:2:296
                ctl_we_n,	// file.cleaned.mlir:2:316
                ctl_rst_n,	// file.cleaned.mlir:2:335
                ctl_mem_clk_disable,	// file.cleaned.mlir:2:355
  input  [1:0]  ctl_doing_rd,	// file.cleaned.mlir:2:385
  input         ctl_cal_req,	// file.cleaned.mlir:2:408
  input  [1:0]  ctl_cal_byte_lane_sel_n,	// file.cleaned.mlir:2:430
  input  [13:0] oct_ctl_rs_value,	// file.cleaned.mlir:2:464
                oct_ctl_rt_value,	// file.cleaned.mlir:2:492
  input  [5:0]  dqs_offset_delay_ctrl,	// file.cleaned.mlir:2:520
                dqs_delay_ctrl_import,	// file.cleaned.mlir:2:552
  input         dbg_clk,	// file.cleaned.mlir:2:584
                dbg_reset_n,	// file.cleaned.mlir:2:602
  input  [12:0] dbg_addr,	// file.cleaned.mlir:2:624
  input         dbg_wr,	// file.cleaned.mlir:2:644
                dbg_rd,	// file.cleaned.mlir:2:661
                dbg_cs,	// file.cleaned.mlir:2:678
  input  [31:0] dbg_wr_data,	// file.cleaned.mlir:2:695
  inout         mem_clk,	// file.cleaned.mlir:2:721
                mem_clk_n,	// file.cleaned.mlir:2:742
  inout  [15:0] mem_dq,	// file.cleaned.mlir:2:765
  inout  [1:0]  mem_dqs,	// file.cleaned.mlir:2:786
                mem_dqs_n,	// file.cleaned.mlir:2:807
  output        reset_request_n,	// file.cleaned.mlir:2:828
                ctl_clk,	// file.cleaned.mlir:2:854
                ctl_reset_n,	// file.cleaned.mlir:2:872
  output [4:0]  ctl_wlat,	// file.cleaned.mlir:2:894
  output [31:0] ctl_rdata,	// file.cleaned.mlir:2:913
  output        ctl_rdata_valid,	// file.cleaned.mlir:2:934
  output [4:0]  ctl_rlat,	// file.cleaned.mlir:2:960
  output        ctl_cal_success,	// file.cleaned.mlir:2:979
                ctl_cal_fail,	// file.cleaned.mlir:2:1005
                ctl_cal_warning,	// file.cleaned.mlir:2:1028
  output [12:0] mem_addr,	// file.cleaned.mlir:2:1054
  output [1:0]  mem_ba,	// file.cleaned.mlir:2:1074
  output        mem_cas_n,	// file.cleaned.mlir:2:1091
                mem_cke,	// file.cleaned.mlir:2:1111
                mem_cs_n,	// file.cleaned.mlir:2:1129
  output [1:0]  mem_dm,	// file.cleaned.mlir:2:1148
  output        mem_odt,	// file.cleaned.mlir:2:1165
                mem_ras_n,	// file.cleaned.mlir:2:1183
                mem_we_n,	// file.cleaned.mlir:2:1203
                mem_reset_n,	// file.cleaned.mlir:2:1222
  output [5:0]  dqs_delay_ctrl_export,	// file.cleaned.mlir:2:1244
  output        dll_reference_clk,	// file.cleaned.mlir:2:1276
  output [31:0] dbg_rd_data,	// file.cleaned.mlir:2:1304
  output        dbg_waitrequest,	// file.cleaned.mlir:2:1327
                aux_half_rate_clk,	// file.cleaned.mlir:2:1353
                aux_full_rate_clk	// file.cleaned.mlir:2:1381
);

  assign reset_request_n = 1'h0;	// file.cleaned.mlir:3:14, :9:5
  assign ctl_clk = 1'h0;	// file.cleaned.mlir:3:14, :9:5
  assign ctl_reset_n = 1'h0;	// file.cleaned.mlir:3:14, :9:5
  assign ctl_wlat = 5'h0;	// file.cleaned.mlir:4:14, :9:5
  assign ctl_rdata = 32'h0;	// file.cleaned.mlir:5:15, :9:5
  assign ctl_rdata_valid = 1'h0;	// file.cleaned.mlir:3:14, :9:5
  assign ctl_rlat = 5'h0;	// file.cleaned.mlir:4:14, :9:5
  assign ctl_cal_success = 1'h0;	// file.cleaned.mlir:3:14, :9:5
  assign ctl_cal_fail = 1'h0;	// file.cleaned.mlir:3:14, :9:5
  assign ctl_cal_warning = 1'h0;	// file.cleaned.mlir:3:14, :9:5
  assign mem_addr = 13'h0;	// file.cleaned.mlir:6:15, :9:5
  assign mem_ba = 2'h0;	// file.cleaned.mlir:7:14, :9:5
  assign mem_cas_n = 1'h0;	// file.cleaned.mlir:3:14, :9:5
  assign mem_cke = 1'h0;	// file.cleaned.mlir:3:14, :9:5
  assign mem_cs_n = 1'h0;	// file.cleaned.mlir:3:14, :9:5
  assign mem_dm = 2'h0;	// file.cleaned.mlir:7:14, :9:5
  assign mem_odt = 1'h0;	// file.cleaned.mlir:3:14, :9:5
  assign mem_ras_n = 1'h0;	// file.cleaned.mlir:3:14, :9:5
  assign mem_we_n = 1'h0;	// file.cleaned.mlir:3:14, :9:5
  assign mem_reset_n = 1'h0;	// file.cleaned.mlir:3:14, :9:5
  assign dqs_delay_ctrl_export = 6'h0;	// file.cleaned.mlir:8:14, :9:5
  assign dll_reference_clk = 1'h0;	// file.cleaned.mlir:3:14, :9:5
  assign dbg_rd_data = 32'h0;	// file.cleaned.mlir:5:15, :9:5
  assign dbg_waitrequest = 1'h0;	// file.cleaned.mlir:3:14, :9:5
  assign aux_half_rate_clk = 1'h0;	// file.cleaned.mlir:3:14, :9:5
  assign aux_full_rate_clk = 1'h0;	// file.cleaned.mlir:3:14, :9:5
endmodule

