Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win32) Build 353583 Mon Dec  9 17:38:55 MST 2013
| Date         : Wed Jul 16 00:00:36 2014
| Host         : Shivam-Win8 running 64-bit major release  (build 7600)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    30 |
| Minimum Number of register sites lost to control set restrictions |    76 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             178 |           63 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              86 |           24 |
| Yes          | No                    | No                     |             306 |           83 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              18 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                |                                                            Enable Signal                                                            |                                                           Set/Reset Signal                                                          | Slice Load Count | Bel Load Count |
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push   |                                                                                                                                     |                1 |              2 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1__0                                             |                                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1                                                |                                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1                                    |                                                                                                                                     |                2 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1__0                                 |                                                                                                                                     |                2 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1__0                                            |                                                                                                                                     |                2 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__1                                               |                                                                                                                                     |                2 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                               | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[7]_i_1__0                                               |                2 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                               |                                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1                                               |                                                                                                                                     |                2 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1                                                  |                                                                                                                                     |                2 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/rst_processing_system7_0_50M/U0/SEQ/seq_cnt_en                                                                             | system_i/rst_processing_system7_0_50M/U0/clear                                                                                      |                1 |              6 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                     | system_i/lab0_ip_0/n_0_axi_awready_i_1                                                                                              |                2 |              7 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0 |                2 |              8 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[7]_i_1                                                  |                                                                                                                                     |                4 |              8 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                     | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_areset_d1_i_1                                                     |                5 |              8 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r     |                                                                                                                                     |                4 |             13 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in        |                                                                                                                                     |                3 |             14 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_bready                |                                                                                                                                     |                3 |             14 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/b_push                      |                                                                                                                                     |                3 |             20 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/p_1_in       |                                                                                                                                     |                6 |             27 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/p_1_in       |                                                                                                                                     |                9 |             27 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/s_axi_arready                                                         |                                                                                                                                     |                4 |             27 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/s_axi_awready                                                         |                                                                                                                                     |                8 |             27 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/lab0_ip_0/sel                                                                                                              |                                                                                                                                     |                8 |             32 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/wr_en0       |                                                                                                                                     |                9 |             34 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in        |                                                                                                                                     |               11 |             47 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_rready                |                                                                                                                                     |               12 |             47 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                     | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                   |               17 |             71 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                     |                                                                                                                                     |               64 |            179 |
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


