Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Sep  9 15:52:28 2024
| Host         : DESKTOP-BA26H3B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file gig_ethernet_pcs_pma_0_example_design_control_sets_placed.rpt
| Design       : gig_ethernet_pcs_pma_0_example_design
| Device       : xcku060
------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    72 |
|    Minimum number of control sets                        |    72 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   121 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    72 |
| >= 0 to < 4        |    17 |
| >= 4 to < 6        |    23 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     3 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             298 |           75 |
| No           | No                    | Yes                    |              81 |           18 |
| No           | Yes                   | No                     |             295 |           82 |
| Yes          | No                    | No                     |              16 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             225 |           55 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal               |                                                                                                                                            Enable Signal                                                                                                                                            |                                                                                                                                                Set/Reset Signal                                                                                                                                               | Slice Load Count | Bel Load Count |
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  core_support_i/core_clocking_i/userclk2 |                                                                                                                                                                                                                                                                                                     | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RESET_INT                                                                                                                                                                                                                             |                1 |              1 |
|  io_refclk_bufg                          |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                1 |              1 |
|  core_support_i/core_clocking_i/userclk2 | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_i_2_n_0                                                                                                                                                                    | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/SYNC_STATUS0                                                                                                                                                                                      |                1 |              2 |
|  core_support_i/core_clocking_i/userclk2 | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/GOOD_CGS[1]_i_2_n_0                                                                                                                                                                     | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/GOOD_CGS[1]_i_1_n_0                                                                                                                                                                               |                1 |              2 |
|  core_support_i/core_clocking_i/userclk2 |                                                                                                                                                                                                                                                                                                     | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out                                                                                                                                                                                                  |                1 |              2 |
|  core_support_i/core_clocking_i/userclk2 |                                                                                                                                                                                                                                                                                                     | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/MGT_RESET.SRESET_reg                                                                                                                                                                              |                1 |              2 |
|  core_support_i/core_clocking_i/userclk2 | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_IDLE_REG2                                                                                                                                                           | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                |                1 |              2 |
|  independent_clock_bufg                  | core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/E[0]   | core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                1 |              3 |
|  independent_clock_bufg                  | core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/E[0]                   | core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                1 |              3 |
|  independent_clock_bufg                  | core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                   | core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                      |                1 |              3 |
|  independent_clock_bufg                  | core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/E[0] | core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                2 |              3 |
|  independent_clock_bufg                  | core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_n_0                               | core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                      |                1 |              3 |
|  core_support_i/core_clocking_i/userclk2 |                                                                                                                                                                                                                                                                                                     | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/STATE[2]                                                                                                                                                                         |                1 |              3 |
|  independent_clock_bufg                  | core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_n_0                              | core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0                                     |                1 |              3 |
|  core_support_i/core_clocking_i/userclk2 |                                                                                                                                                                                                                                                                                                     | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP[7]_i_1_n_0                                                                                                                                                                           |                1 |              3 |
|  independent_clock_bufg                  |                                                                                                                                                                                                                                                                                                     | core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                3 |              3 |
|  core_support_i/core_clocking_i/userclk2 | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_VALID                                                                                                                                                                       | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/ACKNOWLEDGE_MATCH_3                                                                                                                                                              |                2 |              3 |
|  core_support_i/core_clocking_i/userclk2 |                                                                                                                                                                                                                                                                                                     | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP[6]_i_1_n_0                                                                                                                                                                           |                1 |              4 |
|  independent_clock_bufg                  |                                                                                                                                                                                                                                                                                                     | reset_IBUF_inst/O                                                                                                                                                                                                                                                                                             |                1 |              4 |
|  core_support_i/core_clocking_i/userclk2 |                                                                                                                                                                                                                                                                                                     | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/USE_ROCKET_IO.MGT_TX_RESET_INT_reg                                                                                                                                                            |                1 |              4 |
|  core_support_i/core_clocking_i/userclk2 |                                                                                                                                                                                                                                                                                                     | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA[5]_i_1_n_0                                                                                                                                                              |                1 |              4 |
|  independent_clock_bufg                  |                                                                                                                                                                                                                                                                                                     | core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                1 |              4 |
|  independent_clock_bufg                  |                                                                                                                                                                                                                                                                                                     | core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                2 |              4 |
|  core_support_i/core_clocking_i/userclk  |                                                                                                                                                                                                                                                                                                     | core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_i_1__0_n_0              |                1 |              5 |
|  core_support_i/core_clocking_i/userclk  |                                                                                                                                                                                                                                                                                                     | core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_i_1_n_0                 |                1 |              5 |
|  core_support_i/core_clocking_i/userclk  |                                                                                                                                                                                                                                                                                                     | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/enablealign                                                                                                                                                                                       |                1 |              5 |
|  core_support_i/core_clocking_i/userclk2 |                                                                                                                                                                                                                                                                                                     | reset_IBUF_inst/O                                                                                                                                                                                                                                                                                             |                1 |              5 |
|  core_support_i/core_clocking_i/userclk2 |                                                                                                                                                                                                                                                                                                     | core_support_i/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                                                                                                                |                1 |              5 |
|  independent_clock_bufg                  |                                                                                                                                                                                                                                                                                                     | core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any      |                1 |              5 |
|  independent_clock_bufg                  |                                                                                                                                                                                                                                                                                                     | core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_2          |                1 |              5 |
|  independent_clock_bufg                  |                                                                                                                                                                                                                                                                                                     | core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any      |                1 |              5 |
|  independent_clock_bufg                  |                                                                                                                                                                                                                                                                                                     | core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg_n_0                        |                2 |              5 |
|  independent_clock_bufg                  |                                                                                                                                                                                                                                                                                                     | core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg_n_0                        |                1 |              5 |
|  independent_clock_bufg                  |                                                                                                                                                                                                                                                                                                     | core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rst_in0                                         |                1 |              5 |
|  independent_clock_bufg                  |                                                                                                                                                                                                                                                                                                     | core_support_i/pcs_pma_i/inst/transceiver_inst/gtwiz_reset_tx_datapath_in                                                                                                                                                                                                                                     |                1 |              5 |
|  core_support_i/core_clocking_i/userclk2 |                                                                                                                                                                                                                                                                                                     | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RXCLKCORCNT_INT                                                                                                                                                                                                                       |                4 |              5 |
|  independent_clock_bufg                  |                                                                                                                                                                                                                                                                                                     | core_support_i/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                                                                                                                |                1 |              5 |
|  gmii_tx_clk_bufr                        |                                                                                                                                                                                                                                                                                                     | reset_IBUF_inst/O                                                                                                                                                                                                                                                                                             |                1 |              5 |
|  io_refclk_bufg                          |                                                                                                                                                                                                                                                                                                     | reset_IBUF_inst/O                                                                                                                                                                                                                                                                                             |                1 |              5 |
|  io_refclk_bufg                          |                                                                                                                                                                                                                                                                                                     | idelayctrl_reset_gen/reset_out                                                                                                                                                                                                                                                                                |                1 |              5 |
|  core_support_i/core_clocking_i/userclk2 | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT[15]_i_1_n_0                                                                                                                                          | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                |                3 |              7 |
|  core_support_i/core_clocking_i/userclk2 | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG[7]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |                3 |              8 |
|  core_support_i/core_clocking_i/userclk2 | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |                3 |              8 |
|  core_support_i/core_clocking_i/userclk2 |                                                                                                                                                                                                                                                                                                     | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/Q[1]                                                                                                                                                                                                                                  |                1 |              8 |
|  core_support_i/core_clocking_i/userclk2 | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/PREVIOUS_STATE                                                                                                                                                         | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                |                4 |              9 |
|  core_support_i/core_clocking_i/userclk2 | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/PULSE4096                                                                                                                                                              | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/LINK_TIMER[9]_i_1_n_0                                                                                                                                                            |                2 |             10 |
|  core_support_i/core_clocking_i/userclk2 | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/XMIT_DATA_INT                                                                                                                                                                       | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                                                                                          |                4 |             10 |
|  independent_clock_bufg                  | core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel                                                      | core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                  |                3 |             10 |
|  independent_clock_bufg                  | core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                     | core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                  |                2 |             10 |
|  gmii_tx_clk_bufio                       |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                2 |             10 |
|  gmii_tx_clk_bufr                        | tx_elastic_buffer_inst/wr_enable                                                                                                                                                                                                                                                                    | tx_elastic_buffer_inst/gen_wr_reset/reset_out                                                                                                                                                                                                                                                                 |                2 |             12 |
|  core_support_i/core_clocking_i/userclk2 | tx_elastic_buffer_inst/rd_enable                                                                                                                                                                                                                                                                    | tx_elastic_buffer_inst/gen_rd_reset/reset_out                                                                                                                                                                                                                                                                 |                4 |             12 |
|  core_support_i/core_clocking_i/userclk2 | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg6_0                                                                                                                                                                                         | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                |                4 |             13 |
|  core_support_i/core_clocking_i/userclk2 |                                                                                                                                                                                                                                                                                                     | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[12]_i_1_n_0                                                                                                                                                                      |                3 |             13 |
|  core_support_i/core_clocking_i/userclk2 | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT                                                                                                                                                     | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                |                3 |             15 |
|  core_support_i/core_clocking_i/userclk2 |                                                                                                                                                                                                                                                                                                     | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/p_0_out                                                                                                                                                                                                                               |                2 |             15 |
|  core_support_i/core_clocking_i/userclk2 |                                                                                                                                                                                                                                                                                                     | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/p_1_out                                                                                                                                                                                                                               |                1 |             15 |
|  core_support_i/core_clocking_i/userclk2 | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_VALID                                                                                                                                                                       | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_REG_reg_0[0]                                                                                                                                                                                  |                3 |             16 |
|  core_support_i/core_clocking_i/userclk2 |                                                                                                                                                                                                                                                                                                     | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/SYNC_STATUS_REG0                                                                                                                                                                                  |                4 |             18 |
|  gmii_tx_clk_bufr                        |                                                                                                                                                                                                                                                                                                     | tx_elastic_buffer_inst/gen_wr_reset/reset_out                                                                                                                                                                                                                                                                 |                3 |             19 |
|  gmii_tx_clk_bufr                        | tx_elastic_buffer_inst/wr_enable                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                2 |             20 |
|  core_support_i/core_clocking_i/userclk2 | core_support_i/pcs_pma_i/inst/transceiver_inst/toggle_i_1_n_0                                                                                                                                                                                                                                       | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                                                                                          |                6 |             22 |
|  core_support_i/core_clocking_i/userclk2 |                                                                                                                                                                                                                                                                                                     | tx_elastic_buffer_inst/gen_rd_reset/reset_out                                                                                                                                                                                                                                                                 |                5 |             24 |
|  independent_clock_bufg                  | core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                        | core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                             |                4 |             26 |
|  core_support_i/core_clocking_i/userclk2 | core_support_i/pcs_pma_i/inst/transceiver_inst/toggle                                                                                                                                                                                                                                               | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                                                                                                                                                                                          |                4 |             26 |
|  gmii_tx_clk_bufr                        |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                7 |             39 |
|  core_support_i/core_clocking_i/userclk2 |                                                                                                                                                                                                                                                                                                     | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                                                                                          |               16 |             40 |
|  core_support_i/core_clocking_i/userclk2 |                                                                                                                                                                                                                                                                                                     | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                                                                                                                                                                                          |               13 |             46 |
|  core_support_i/core_clocking_i/userclk  |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |               13 |             53 |
|  core_support_i/core_clocking_i/userclk2 |                                                                                                                                                                                                                                                                                                     | core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                |               18 |             55 |
|  independent_clock_bufg                  |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |               20 |             73 |
|  core_support_i/core_clocking_i/userclk2 |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |               36 |            132 |
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


