"""
 Copyright (c) 2024, Eeum, Inc.

 This software is licensed under the terms of the Revised BSD License.
 See LICENSE for details.
"""

from dataclasses import dataclass
from typing import cast
from asyncio import Queue, create_task, gather, timeout, exceptions
from opencxl.util.component import RunnableComponent
from opencxl.pci.component.fifo_pair import FifoPair
from opencxl.cxl.transport.memory_fifo import MemoryFifoPair
from opencxl.util.logger import logger
from opencxl.util.pci import (
    extract_bus_from_bdf,
    extract_device_from_bdf,
    bdf_to_string,
)
from opencxl.cxl.transport.transaction import (
    CxlIoCfgRdPacket,
    CxlIoCfgWrPacket,
    CxlIoCompletionPacket,
    CxlIoCompletionWithDataPacket,
    CxlIoMemRdPacket,
    CxlIoMemWrPacket,
    is_cxl_io_completion_status_sc,
)


@dataclass
class IoBridgeConfig:
    root_bus: int
    cxl_io_cfg_fifos: FifoPair
    cxl_io_mmio_fifos: FifoPair
    memory_producer_fifos: MemoryFifoPair
    host_name: str


class IoBridge(RunnableComponent):
    def __init__(self, config: IoBridgeConfig):
        super().__init__(lambda class_name: f"{config.host_name}:{class_name}")
        self._root_bus = config.root_bus
        self._cxl_io_cfg_fifos = config.cxl_io_cfg_fifos
        self._cxl_io_mmio_fifos = config.cxl_io_mmio_fifos
        self._memory_producer_fifos = config.memory_producer_fifos
        self._next_tag = 0

        self._internal_io_fifo = Queue()

    # pylint: disable=unused-argument
    async def _get_mmio_response(self, tag: int):
        # TODO: get packet based on tag
        packet = await self._internal_io_fifo.get()

        assert is_cxl_io_completion_status_sc(packet)
        return packet

    def _get_secondary_bus(self) -> int:
        return self._root_bus + 1

    # pylint: disable=duplicate-code

    async def write_config(self, bdf: int, offset: int, size: int, value: int):
        # TODO: Move pass-through handling to Root Port Switch
        bus = extract_bus_from_bdf(bdf)
        if self._root_bus == bus:
            raise Exception("Accessing Root Port isn't supported under pass-through mode")

        # TODO: Set CfgRd/CfgWr type from RootPortSwitch
        bdf_string = bdf_to_string(bdf)
        is_type0 = bus == self._get_secondary_bus()
        if is_type0:
            # NOTE: For non-ARI component, only allow device 0
            device_num = extract_device_from_bdf(bdf)
            if device_num != 0:
                return

        packet = CxlIoCfgWrPacket.create(
            bdf, offset, size, value, is_type0, req_id=0, tag=self._next_tag
        )
        self._next_tag = (self._next_tag + 1) % 256

        await self._cxl_io_cfg_fifos.host_to_target.put(packet)

        # TODO: Wait for an incoming packet that matchs tag
        packet = await self._cxl_io_cfg_fifos.target_to_host.get()

        tpl_type_str = "CFG WR0" if is_type0 else "CFG WR1"

        if not is_cxl_io_completion_status_sc(packet):
            cpl_packet = cast(CxlIoCompletionPacket, packet)
            logger.debug(
                self._create_message(
                    f"[{bdf_string}] {tpl_type_str} @ 0x{offset:x}[{size}B] : "
                    + f"Unsuccessful, Status: 0x{cpl_packet.cpl_header.status:x}"
                )
            )
            return

        logger.debug(
            self._create_message(
                f"[{bdf_string}] {tpl_type_str} @ 0x{offset:x}[{size}B] : 0x{value:x}"
            )
        )

    async def read_config(self, bdf: int, offset: int, size: int) -> int:
        logger.debug(self._create_message("Reading config from IO Bridge"))
        if offset + size > ((offset // 4) + 1) * 4:
            raise Exception("offset + size out of DWORD boundary")

        bit_mask = (1 << size * 8) - 1

        bus = extract_bus_from_bdf(bdf)
        # TODO: Move pass-through handling to Root Port Switch
        if self._root_bus == bus:
            raise Exception("Accessing Root Port isn't supported under pass-through mode")

        bdf_string = bdf_to_string(bdf)
        # TODO: Set CfgRd/CfgWr type from RootPortSwitch
        is_type0 = bus == self._get_secondary_bus()
        if is_type0:
            # NOTE: For non-ARI component, only allow device 0
            device_num = extract_device_from_bdf(bdf)
            if device_num != 0:
                return 0xFFFFFFFF & bit_mask

        packet = CxlIoCfgRdPacket.create(bdf, offset, size, is_type0, req_id=0, tag=self._next_tag)
        self._next_tag = (self._next_tag + 1) % 256
        await self._cxl_io_cfg_fifos.host_to_target.put(packet)

        # TODO: Wait for an incoming packet that matchs tag
        logger.debug(self._create_message("Putting Read Config packet to FIFO"))
        packet = await self._cxl_io_cfg_fifos.target_to_host.get()

        bit_offset = (offset % 4) * 8

        tpl_type_str = "CFG RD0" if is_type0 else "CFG RD1"

        if not is_cxl_io_completion_status_sc(packet):
            cpl_packet = cast(CxlIoCompletionPacket, packet)
            logger.debug(
                self._create_message(
                    f"[{bdf_string}] {tpl_type_str} @ 0x{offset:x}[{size}B] : "
                    + f"Unsuccessful, Status: 0x{cpl_packet.cpl_header.status:x}"
                )
            )
            return 0xFFFFFFFF & bit_mask

        cpld_packet = cast(CxlIoCompletionWithDataPacket, packet)
        data = (cpld_packet.data >> bit_offset) & bit_mask

        logger.debug(
            self._create_message(
                f"[{bdf_string}] {tpl_type_str} @ 0x{offset:x}[{size}B] : 0x{data:x}"
            )
        )
        return data

    async def write_mmio(self, address: int, size: int, value: int):
        message = self._create_message(f"MMIO: Writing 0x{value:08x} to 0x{address:08x}")
        logger.debug(message)
        packet = CxlIoMemWrPacket.create(address, size, value)
        await self._cxl_io_mmio_fifos.host_to_target.put(packet)

    async def read_mmio(self, address: int, size: int) -> int:
        message = self._create_message(f"MMIO: Reading data from 0x{address:08x}")
        logger.debug(message)
        packet = CxlIoMemRdPacket.create(address, size)
        await self._cxl_io_mmio_fifos.host_to_target.put(packet)

        try:
            async with timeout(10):
                packet = await self._get_mmio_response(packet.mreq_header.tag)

        except exceptions.TimeoutError:
            logger.error(self._create_message("CXL.io mmio RD: Timed-out"))
            return None

        cpld_packet = cast(CxlIoCompletionWithDataPacket, packet)
        return cpld_packet.data

    # pylint: enable=duplicate-code

    async def process_target_to_host_mmio_packets(self):
        while True:
            packet = await self._cxl_io_mmio_fifos.target_to_host.get()
            if packet is None:
                logger.debug(self._create_message("Stopped processing target to host MMIO packets"))
                break
            await self._internal_io_fifo.put(packet)

    async def _run(self):
        tasks = [create_task(self.process_target_to_host_mmio_packets())]
        await self._change_status_to_running()
        await gather(*tasks)

    async def _stop(self):
        await self._cxl_io_mmio_fifos.host_to_target.put(None)
        await self._cxl_io_mmio_fifos.target_to_host.put(None)
