[TEST 0 - 68.json]
	MEM WRITE: 3021 / (12321) => 68 / (104)
	MEM WRITE: 3022 / (12322) => b4 / (180)
	MEM WRITE: 3023 / (12323) => 82 / (130)
	MEM WRITE: 1a4 / (420) => e0 / (224)
	MEM WRITE: 1a5 / (421) => 36 / (54)
	MEM READ: 3021 / (12321) => 68 / (104)
[OP START 12321 -> 0x68 -> pla]
	REGS:
		PC: 12321 (3021)
		SP: 164 (a4)
		A:  50 (32)
		X:  178 (b2)
		Y:  74 (4a)
		P:  46 (2e)
		|C|Z|I|D|B|X|V|N|
		|0|1|1|1|0|1|0|0|
	ADDRESSING MODE: IMPLIED
	MEM READ: 1a5 / (421) => 36 / (54)
[OP END @ 12321]
Done..
