This file contains images of area and power efficiency and timing analysis followed by gate level synthesis in cadence as well as verification hierachy.
