// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_dense_qkv_8 (
        ap_ready,
        data_176_val,
        data_177_val,
        data_178_val,
        data_179_val,
        data_180_val,
        data_181_val,
        data_182_val,
        data_183_val,
        data_184_val,
        data_185_val,
        data_186_val,
        data_187_val,
        data_188_val,
        data_189_val,
        data_190_val,
        data_191_val,
        weights_176_val,
        weights_177_val,
        weights_178_val,
        weights_179_val,
        weights_180_val,
        weights_181_val,
        weights_182_val,
        weights_183_val,
        weights_184_val,
        weights_185_val,
        weights_186_val,
        weights_187_val,
        weights_188_val,
        weights_189_val,
        weights_190_val,
        weights_191_val,
        idx,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);


output   ap_ready;
input  [15:0] data_176_val;
input  [15:0] data_177_val;
input  [15:0] data_178_val;
input  [15:0] data_179_val;
input  [15:0] data_180_val;
input  [15:0] data_181_val;
input  [15:0] data_182_val;
input  [15:0] data_183_val;
input  [15:0] data_184_val;
input  [15:0] data_185_val;
input  [15:0] data_186_val;
input  [15:0] data_187_val;
input  [15:0] data_188_val;
input  [15:0] data_189_val;
input  [15:0] data_190_val;
input  [15:0] data_191_val;
input  [15:0] weights_176_val;
input  [15:0] weights_177_val;
input  [15:0] weights_178_val;
input  [15:0] weights_179_val;
input  [15:0] weights_180_val;
input  [15:0] weights_181_val;
input  [15:0] weights_182_val;
input  [15:0] weights_183_val;
input  [15:0] weights_184_val;
input  [15:0] weights_185_val;
input  [15:0] weights_186_val;
input  [15:0] weights_187_val;
input  [15:0] weights_188_val;
input  [15:0] weights_189_val;
input  [15:0] weights_190_val;
input  [15:0] weights_191_val;
input  [7:0] idx;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;

wire  signed [15:0] mul_ln42_30_fu_320_p0;
wire  signed [25:0] sext_ln73_34_fu_1645_p1;
wire  signed [15:0] mul_ln42_fu_321_p0;
wire  signed [25:0] sext_ln73_fu_1261_p1;
wire  signed [15:0] mul_ln42_24_fu_322_p0;
wire  signed [25:0] sext_ln73_29_fu_1517_p1;
wire  signed [15:0] mul_ln42_19_fu_323_p0;
wire  signed [25:0] sext_ln73_24_fu_1389_p1;
wire  signed [15:0] mul_ln42_20_fu_324_p0;
wire  signed [15:0] mul_ln42_16_fu_325_p0;
wire  signed [15:0] mul_ln42_21_fu_326_p0;
wire  signed [15:0] mul_ln42_26_fu_327_p0;
wire  signed [15:0] mul_ln42_18_fu_328_p0;
wire  signed [15:0] mul_ln42_23_fu_329_p0;
wire  signed [15:0] mul_ln42_25_fu_330_p0;
wire  signed [15:0] mul_ln42_27_fu_331_p0;
wire  signed [15:0] mul_ln42_22_fu_332_p0;
wire  signed [15:0] mul_ln42_28_fu_333_p0;
wire  signed [15:0] mul_ln42_29_fu_334_p0;
wire  signed [15:0] mul_ln42_17_fu_335_p0;
wire   [15:0] a_fu_1201_p27;
wire   [15:0] a_fu_1201_p29;
wire   [25:0] mul_ln42_fu_321_p2;
wire   [25:0] mul_ln42_16_fu_325_p2;
wire   [25:0] mul_ln42_17_fu_335_p2;
wire   [25:0] mul_ln42_18_fu_328_p2;
wire   [15:0] a_4_fu_1329_p27;
wire   [15:0] a_4_fu_1329_p29;
wire   [25:0] mul_ln42_19_fu_323_p2;
wire   [25:0] mul_ln42_20_fu_324_p2;
wire   [25:0] mul_ln42_21_fu_326_p2;
wire   [25:0] mul_ln42_22_fu_332_p2;
wire   [15:0] a_5_fu_1457_p27;
wire   [15:0] a_5_fu_1457_p29;
wire   [25:0] mul_ln42_23_fu_329_p2;
wire   [25:0] mul_ln42_24_fu_322_p2;
wire   [25:0] mul_ln42_25_fu_330_p2;
wire   [25:0] mul_ln42_26_fu_327_p2;
wire   [15:0] a_6_fu_1585_p27;
wire   [15:0] a_6_fu_1585_p29;
wire   [25:0] mul_ln42_27_fu_331_p2;
wire   [25:0] mul_ln42_28_fu_333_p2;
wire   [25:0] mul_ln42_29_fu_334_p2;
wire   [25:0] mul_ln42_30_fu_320_p2;
wire   [15:0] trunc_ln42_17_fu_1402_p4;
wire   [15:0] trunc_ln_fu_1274_p4;
wire   [15:0] trunc_ln42_21_fu_1530_p4;
wire   [15:0] trunc_ln42_25_fu_1658_p4;
wire   [15:0] add_ln58_12_fu_1719_p2;
wire   [15:0] add_ln58_fu_1713_p2;
wire   [15:0] trunc_ln42_18_fu_1417_p4;
wire   [15:0] trunc_ln42_s_fu_1289_p4;
wire   [15:0] trunc_ln42_22_fu_1545_p4;
wire   [15:0] trunc_ln42_26_fu_1673_p4;
wire   [15:0] add_ln58_15_fu_1737_p2;
wire   [15:0] add_ln58_14_fu_1731_p2;
wire   [15:0] trunc_ln42_19_fu_1432_p4;
wire   [15:0] trunc_ln42_15_fu_1304_p4;
wire   [15:0] trunc_ln42_23_fu_1560_p4;
wire   [15:0] trunc_ln42_27_fu_1688_p4;
wire   [15:0] add_ln58_18_fu_1755_p2;
wire   [15:0] add_ln58_17_fu_1749_p2;
wire   [15:0] trunc_ln42_20_fu_1447_p4;
wire   [15:0] trunc_ln42_16_fu_1319_p4;
wire   [15:0] trunc_ln42_24_fu_1575_p4;
wire   [15:0] trunc_ln42_28_fu_1703_p4;
wire   [15:0] add_ln58_21_fu_1773_p2;
wire   [15:0] add_ln58_20_fu_1767_p2;
wire   [15:0] add_ln58_13_fu_1725_p2;
wire   [15:0] add_ln58_16_fu_1743_p2;
wire   [15:0] add_ln58_19_fu_1761_p2;
wire   [15:0] add_ln58_22_fu_1779_p2;
wire  signed [7:0] a_fu_1201_p1;
wire  signed [7:0] a_fu_1201_p3;
wire  signed [7:0] a_fu_1201_p5;
wire  signed [7:0] a_fu_1201_p7;
wire  signed [7:0] a_fu_1201_p9;
wire  signed [7:0] a_fu_1201_p11;
wire  signed [7:0] a_fu_1201_p13;
wire  signed [7:0] a_fu_1201_p15;
wire  signed [7:0] a_fu_1201_p17;
wire  signed [7:0] a_fu_1201_p19;
wire  signed [7:0] a_fu_1201_p21;
wire  signed [7:0] a_fu_1201_p23;
wire  signed [7:0] a_fu_1201_p25;
wire  signed [7:0] a_4_fu_1329_p1;
wire  signed [7:0] a_4_fu_1329_p3;
wire  signed [7:0] a_4_fu_1329_p5;
wire  signed [7:0] a_4_fu_1329_p7;
wire  signed [7:0] a_4_fu_1329_p9;
wire  signed [7:0] a_4_fu_1329_p11;
wire  signed [7:0] a_4_fu_1329_p13;
wire  signed [7:0] a_4_fu_1329_p15;
wire  signed [7:0] a_4_fu_1329_p17;
wire  signed [7:0] a_4_fu_1329_p19;
wire  signed [7:0] a_4_fu_1329_p21;
wire  signed [7:0] a_4_fu_1329_p23;
wire  signed [7:0] a_4_fu_1329_p25;
wire  signed [7:0] a_5_fu_1457_p1;
wire  signed [7:0] a_5_fu_1457_p3;
wire  signed [7:0] a_5_fu_1457_p5;
wire  signed [7:0] a_5_fu_1457_p7;
wire  signed [7:0] a_5_fu_1457_p9;
wire  signed [7:0] a_5_fu_1457_p11;
wire  signed [7:0] a_5_fu_1457_p13;
wire  signed [7:0] a_5_fu_1457_p15;
wire  signed [7:0] a_5_fu_1457_p17;
wire  signed [7:0] a_5_fu_1457_p19;
wire  signed [7:0] a_5_fu_1457_p21;
wire  signed [7:0] a_5_fu_1457_p23;
wire  signed [7:0] a_5_fu_1457_p25;
wire  signed [7:0] a_6_fu_1585_p1;
wire  signed [7:0] a_6_fu_1585_p3;
wire  signed [7:0] a_6_fu_1585_p5;
wire  signed [7:0] a_6_fu_1585_p7;
wire  signed [7:0] a_6_fu_1585_p9;
wire  signed [7:0] a_6_fu_1585_p11;
wire  signed [7:0] a_6_fu_1585_p13;
wire  signed [7:0] a_6_fu_1585_p15;
wire  signed [7:0] a_6_fu_1585_p17;
wire  signed [7:0] a_6_fu_1585_p19;
wire  signed [7:0] a_6_fu_1585_p21;
wire  signed [7:0] a_6_fu_1585_p23;
wire  signed [7:0] a_6_fu_1585_p25;

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5203(
    .din0(mul_ln42_30_fu_320_p0),
    .din1(weights_191_val),
    .dout(mul_ln42_30_fu_320_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5204(
    .din0(mul_ln42_fu_321_p0),
    .din1(weights_176_val),
    .dout(mul_ln42_fu_321_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5205(
    .din0(mul_ln42_24_fu_322_p0),
    .din1(weights_185_val),
    .dout(mul_ln42_24_fu_322_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5206(
    .din0(mul_ln42_19_fu_323_p0),
    .din1(weights_180_val),
    .dout(mul_ln42_19_fu_323_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5207(
    .din0(mul_ln42_20_fu_324_p0),
    .din1(weights_181_val),
    .dout(mul_ln42_20_fu_324_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5208(
    .din0(mul_ln42_16_fu_325_p0),
    .din1(weights_177_val),
    .dout(mul_ln42_16_fu_325_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5209(
    .din0(mul_ln42_21_fu_326_p0),
    .din1(weights_182_val),
    .dout(mul_ln42_21_fu_326_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5210(
    .din0(mul_ln42_26_fu_327_p0),
    .din1(weights_187_val),
    .dout(mul_ln42_26_fu_327_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5211(
    .din0(mul_ln42_18_fu_328_p0),
    .din1(weights_179_val),
    .dout(mul_ln42_18_fu_328_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5212(
    .din0(mul_ln42_23_fu_329_p0),
    .din1(weights_184_val),
    .dout(mul_ln42_23_fu_329_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5213(
    .din0(mul_ln42_25_fu_330_p0),
    .din1(weights_186_val),
    .dout(mul_ln42_25_fu_330_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5214(
    .din0(mul_ln42_27_fu_331_p0),
    .din1(weights_188_val),
    .dout(mul_ln42_27_fu_331_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5215(
    .din0(mul_ln42_22_fu_332_p0),
    .din1(weights_183_val),
    .dout(mul_ln42_22_fu_332_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5216(
    .din0(mul_ln42_28_fu_333_p0),
    .din1(weights_189_val),
    .dout(mul_ln42_28_fu_333_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5217(
    .din0(mul_ln42_29_fu_334_p0),
    .din1(weights_190_val),
    .dout(mul_ln42_29_fu_334_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5218(
    .din0(mul_ln42_17_fu_335_p0),
    .din1(weights_178_val),
    .dout(mul_ln42_17_fu_335_p2)
);

myproject_sparsemux_27_8_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 8'hB0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 8'hB1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 8'hB2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 8'hB3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 8'hB4 ),
    .din4_WIDTH( 16 ),
    .CASE5( 8'hB5 ),
    .din5_WIDTH( 16 ),
    .CASE6( 8'hB6 ),
    .din6_WIDTH( 16 ),
    .CASE7( 8'hB7 ),
    .din7_WIDTH( 16 ),
    .CASE8( 8'hB8 ),
    .din8_WIDTH( 16 ),
    .CASE9( 8'hB9 ),
    .din9_WIDTH( 16 ),
    .CASE10( 8'hBA ),
    .din10_WIDTH( 16 ),
    .CASE11( 8'hBB ),
    .din11_WIDTH( 16 ),
    .CASE12( 8'hBC ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sparsemux_27_8_16_1_1_U5219(
    .din0(data_176_val),
    .din1(data_177_val),
    .din2(data_178_val),
    .din3(data_179_val),
    .din4(data_180_val),
    .din5(data_181_val),
    .din6(data_182_val),
    .din7(data_183_val),
    .din8(data_184_val),
    .din9(data_185_val),
    .din10(data_186_val),
    .din11(data_187_val),
    .din12(data_188_val),
    .def(a_fu_1201_p27),
    .sel(idx),
    .dout(a_fu_1201_p29)
);

myproject_sparsemux_27_8_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 8'hB0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 8'hB1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 8'hB2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 8'hB3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 8'hB4 ),
    .din4_WIDTH( 16 ),
    .CASE5( 8'hB5 ),
    .din5_WIDTH( 16 ),
    .CASE6( 8'hB6 ),
    .din6_WIDTH( 16 ),
    .CASE7( 8'hB7 ),
    .din7_WIDTH( 16 ),
    .CASE8( 8'hB8 ),
    .din8_WIDTH( 16 ),
    .CASE9( 8'hB9 ),
    .din9_WIDTH( 16 ),
    .CASE10( 8'hBA ),
    .din10_WIDTH( 16 ),
    .CASE11( 8'hBB ),
    .din11_WIDTH( 16 ),
    .CASE12( 8'hBC ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sparsemux_27_8_16_1_1_U5220(
    .din0(data_177_val),
    .din1(data_178_val),
    .din2(data_179_val),
    .din3(data_180_val),
    .din4(data_181_val),
    .din5(data_182_val),
    .din6(data_183_val),
    .din7(data_184_val),
    .din8(data_185_val),
    .din9(data_186_val),
    .din10(data_187_val),
    .din11(data_188_val),
    .din12(data_189_val),
    .def(a_4_fu_1329_p27),
    .sel(idx),
    .dout(a_4_fu_1329_p29)
);

myproject_sparsemux_27_8_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 8'hB0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 8'hB1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 8'hB2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 8'hB3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 8'hB4 ),
    .din4_WIDTH( 16 ),
    .CASE5( 8'hB5 ),
    .din5_WIDTH( 16 ),
    .CASE6( 8'hB6 ),
    .din6_WIDTH( 16 ),
    .CASE7( 8'hB7 ),
    .din7_WIDTH( 16 ),
    .CASE8( 8'hB8 ),
    .din8_WIDTH( 16 ),
    .CASE9( 8'hB9 ),
    .din9_WIDTH( 16 ),
    .CASE10( 8'hBA ),
    .din10_WIDTH( 16 ),
    .CASE11( 8'hBB ),
    .din11_WIDTH( 16 ),
    .CASE12( 8'hBC ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sparsemux_27_8_16_1_1_U5221(
    .din0(data_178_val),
    .din1(data_179_val),
    .din2(data_180_val),
    .din3(data_181_val),
    .din4(data_182_val),
    .din5(data_183_val),
    .din6(data_184_val),
    .din7(data_185_val),
    .din8(data_186_val),
    .din9(data_187_val),
    .din10(data_188_val),
    .din11(data_189_val),
    .din12(data_190_val),
    .def(a_5_fu_1457_p27),
    .sel(idx),
    .dout(a_5_fu_1457_p29)
);

myproject_sparsemux_27_8_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 8'hB0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 8'hB1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 8'hB2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 8'hB3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 8'hB4 ),
    .din4_WIDTH( 16 ),
    .CASE5( 8'hB5 ),
    .din5_WIDTH( 16 ),
    .CASE6( 8'hB6 ),
    .din6_WIDTH( 16 ),
    .CASE7( 8'hB7 ),
    .din7_WIDTH( 16 ),
    .CASE8( 8'hB8 ),
    .din8_WIDTH( 16 ),
    .CASE9( 8'hB9 ),
    .din9_WIDTH( 16 ),
    .CASE10( 8'hBA ),
    .din10_WIDTH( 16 ),
    .CASE11( 8'hBB ),
    .din11_WIDTH( 16 ),
    .CASE12( 8'hBC ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sparsemux_27_8_16_1_1_U5222(
    .din0(data_179_val),
    .din1(data_180_val),
    .din2(data_181_val),
    .din3(data_182_val),
    .din4(data_183_val),
    .din5(data_184_val),
    .din6(data_185_val),
    .din7(data_186_val),
    .din8(data_187_val),
    .din9(data_188_val),
    .din10(data_189_val),
    .din11(data_190_val),
    .din12(data_191_val),
    .def(a_6_fu_1585_p27),
    .sel(idx),
    .dout(a_6_fu_1585_p29)
);

assign add_ln58_12_fu_1719_p2 = (trunc_ln42_21_fu_1530_p4 + trunc_ln42_25_fu_1658_p4);

assign add_ln58_13_fu_1725_p2 = (add_ln58_12_fu_1719_p2 + add_ln58_fu_1713_p2);

assign add_ln58_14_fu_1731_p2 = (trunc_ln42_18_fu_1417_p4 + trunc_ln42_s_fu_1289_p4);

assign add_ln58_15_fu_1737_p2 = (trunc_ln42_22_fu_1545_p4 + trunc_ln42_26_fu_1673_p4);

assign add_ln58_16_fu_1743_p2 = (add_ln58_15_fu_1737_p2 + add_ln58_14_fu_1731_p2);

assign add_ln58_17_fu_1749_p2 = (trunc_ln42_19_fu_1432_p4 + trunc_ln42_15_fu_1304_p4);

assign add_ln58_18_fu_1755_p2 = (trunc_ln42_23_fu_1560_p4 + trunc_ln42_27_fu_1688_p4);

assign add_ln58_19_fu_1761_p2 = (add_ln58_18_fu_1755_p2 + add_ln58_17_fu_1749_p2);

assign add_ln58_20_fu_1767_p2 = (trunc_ln42_20_fu_1447_p4 + trunc_ln42_16_fu_1319_p4);

assign add_ln58_21_fu_1773_p2 = (trunc_ln42_24_fu_1575_p4 + trunc_ln42_28_fu_1703_p4);

assign add_ln58_22_fu_1779_p2 = (add_ln58_21_fu_1773_p2 + add_ln58_20_fu_1767_p2);

assign add_ln58_fu_1713_p2 = (trunc_ln42_17_fu_1402_p4 + trunc_ln_fu_1274_p4);

assign ap_ready = 1'b1;

assign sext_ln73_24_fu_1389_p1 = $signed(a_4_fu_1329_p29);

assign sext_ln73_29_fu_1517_p1 = $signed(a_5_fu_1457_p29);

assign sext_ln73_34_fu_1645_p1 = $signed(a_6_fu_1585_p29);

assign sext_ln73_fu_1261_p1 = $signed(a_fu_1201_p29);

assign trunc_ln42_15_fu_1304_p4 = {{mul_ln42_17_fu_335_p2[25:10]}};

assign trunc_ln42_16_fu_1319_p4 = {{mul_ln42_18_fu_328_p2[25:10]}};

assign trunc_ln42_17_fu_1402_p4 = {{mul_ln42_19_fu_323_p2[25:10]}};

assign trunc_ln42_18_fu_1417_p4 = {{mul_ln42_20_fu_324_p2[25:10]}};

assign trunc_ln42_19_fu_1432_p4 = {{mul_ln42_21_fu_326_p2[25:10]}};

assign trunc_ln42_20_fu_1447_p4 = {{mul_ln42_22_fu_332_p2[25:10]}};

assign trunc_ln42_21_fu_1530_p4 = {{mul_ln42_23_fu_329_p2[25:10]}};

assign trunc_ln42_22_fu_1545_p4 = {{mul_ln42_24_fu_322_p2[25:10]}};

assign trunc_ln42_23_fu_1560_p4 = {{mul_ln42_25_fu_330_p2[25:10]}};

assign trunc_ln42_24_fu_1575_p4 = {{mul_ln42_26_fu_327_p2[25:10]}};

assign trunc_ln42_25_fu_1658_p4 = {{mul_ln42_27_fu_331_p2[25:10]}};

assign trunc_ln42_26_fu_1673_p4 = {{mul_ln42_28_fu_333_p2[25:10]}};

assign trunc_ln42_27_fu_1688_p4 = {{mul_ln42_29_fu_334_p2[25:10]}};

assign trunc_ln42_28_fu_1703_p4 = {{mul_ln42_30_fu_320_p2[25:10]}};

assign trunc_ln42_s_fu_1289_p4 = {{mul_ln42_16_fu_325_p2[25:10]}};

assign trunc_ln_fu_1274_p4 = {{mul_ln42_fu_321_p2[25:10]}};

assign a_4_fu_1329_p27 = 'bx;

assign a_5_fu_1457_p27 = 'bx;

assign a_6_fu_1585_p27 = 'bx;

assign a_fu_1201_p27 = 'bx;

assign ap_return_0 = add_ln58_13_fu_1725_p2;

assign ap_return_1 = add_ln58_16_fu_1743_p2;

assign ap_return_2 = add_ln58_19_fu_1761_p2;

assign ap_return_3 = add_ln58_22_fu_1779_p2;

assign mul_ln42_16_fu_325_p0 = sext_ln73_fu_1261_p1;

assign mul_ln42_17_fu_335_p0 = sext_ln73_fu_1261_p1;

assign mul_ln42_18_fu_328_p0 = sext_ln73_fu_1261_p1;

assign mul_ln42_19_fu_323_p0 = sext_ln73_24_fu_1389_p1;

assign mul_ln42_20_fu_324_p0 = sext_ln73_24_fu_1389_p1;

assign mul_ln42_21_fu_326_p0 = sext_ln73_24_fu_1389_p1;

assign mul_ln42_22_fu_332_p0 = sext_ln73_24_fu_1389_p1;

assign mul_ln42_23_fu_329_p0 = sext_ln73_29_fu_1517_p1;

assign mul_ln42_24_fu_322_p0 = sext_ln73_29_fu_1517_p1;

assign mul_ln42_25_fu_330_p0 = sext_ln73_29_fu_1517_p1;

assign mul_ln42_26_fu_327_p0 = sext_ln73_29_fu_1517_p1;

assign mul_ln42_27_fu_331_p0 = sext_ln73_34_fu_1645_p1;

assign mul_ln42_28_fu_333_p0 = sext_ln73_34_fu_1645_p1;

assign mul_ln42_29_fu_334_p0 = sext_ln73_34_fu_1645_p1;

assign mul_ln42_30_fu_320_p0 = sext_ln73_34_fu_1645_p1;

assign mul_ln42_fu_321_p0 = sext_ln73_fu_1261_p1;

endmodule //myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_dense_qkv_8
