// Seed: 2298346259
module module_0 (
    output tri id_0,
    output uwire id_1
    , id_18,
    output supply1 id_2,
    input tri id_3,
    output tri1 id_4,
    output tri id_5,
    output wire id_6,
    input tri1 id_7,
    output uwire id_8,
    input wor id_9,
    input uwire id_10,
    input wor id_11,
    output tri id_12,
    input tri id_13,
    output supply0 id_14,
    input uwire id_15,
    input wand id_16
);
  wire id_19;
  assign id_18 = -1'b0;
  logic id_20;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    output wand id_3,
    input wand id_4,
    output tri0 id_5,
    input wire id_6,
    output supply0 id_7,
    output tri0 id_8,
    input tri0 id_9,
    output tri1 id_10,
    input tri0 id_11
);
  logic id_13;
  ;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_4,
      id_8,
      id_8,
      id_7,
      id_9,
      id_10,
      id_9,
      id_2,
      id_9,
      id_0,
      id_2,
      id_8,
      id_4,
      id_9
  );
  wire id_14;
  always begin : LABEL_0
    $clog2(36);
    ;
  end
  wire  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  ,  id_66  ,  id_67  ,  id_68  ,  id_69  ,  id_70  ,  id_71  ,  id_72  ;
endmodule
