

================================================================
== Vivado HLS Report for 'PI_compensator_DiffEq'
================================================================
* Date:           Tue Mar 15 08:08:43 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        PI_compensator_diff
* Solution:       dbg_mode
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.61|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   28|   28|   29|   29|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    388|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|      8|   1187|   2289|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    191|
|Register         |        -|      -|    406|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      8|   1593|   2868|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|     10|      4|     16|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+--------------------------------------------------------+---------+-------+-----+-----+
    |                          Instance                         |                         Module                         | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------------------------+--------------------------------------------------------+---------+-------+-----+-----+
    |PI_compensator_DiffEq_AXILiteS_s_axi_U                     |PI_compensator_DiffEq_AXILiteS_s_axi                    |        0|      0|  290|  464|
    |PI_compensator_DiffEq_faddfsub_32ns_32ns_32_5_full_dsp_U0  |PI_compensator_DiffEq_faddfsub_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |PI_compensator_DiffEq_fcmp_32ns_32ns_1_1_U4                |PI_compensator_DiffEq_fcmp_32ns_32ns_1_1                |        0|      0|   66|  239|
    |PI_compensator_DiffEq_fmul_32ns_32ns_32_4_max_dsp_U1       |PI_compensator_DiffEq_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|  143|  321|
    |PI_compensator_DiffEq_fmul_32ns_32ns_32_4_max_dsp_U2       |PI_compensator_DiffEq_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|  143|  321|
    |PI_compensator_DiffEq_sitofp_32ns_32_6_U3                  |PI_compensator_DiffEq_sitofp_32ns_32_6                  |        0|      0|  340|  554|
    +-----------------------------------------------------------+--------------------------------------------------------+---------+-------+-----+-----+
    |Total                                                      |                                                        |        0|      8| 1187| 2289|
    +-----------------------------------------------------------+--------------------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |sh_assign_fu_375_p2    |     +    |      0|  0|    9|           8|           9|
    |tmp_4_i_i_fu_389_p2    |     -    |      0|  0|    8|           7|           8|
    |sh_assign_1_fu_399_p3  |  Select  |      0|  0|    9|           1|           9|
    |tmp_22_fu_452_p3       |  Select  |      0|  0|   10|           1|          10|
    |tmp_5_fu_240_p3        |  Select  |      0|  0|   32|           1|          32|
    |x_assign_fu_329_p3     |  Select  |      0|  0|   32|           1|          32|
    |tmp_10_fu_234_p2       |    and   |      0|  0|    1|           1|           1|
    |tmp_17_fu_319_p2       |    and   |      0|  0|    1|           1|           1|
    |tmp_19_fu_325_p2       |    and   |      0|  0|    1|           1|           1|
    |notlhs3_fu_283_p2      |   icmp   |      0|  0|    3|           8|           2|
    |notlhs5_fu_301_p2      |   icmp   |      0|  0|    3|           8|           2|
    |notlhs_fu_216_p2       |   icmp   |      0|  0|    3|           8|           2|
    |notrhs4_fu_289_p2      |   icmp   |      0|  0|    8|          23|           1|
    |notrhs6_fu_307_p2      |   icmp   |      0|  0|    8|          23|           1|
    |notrhs_fu_222_p2       |   icmp   |      0|  0|    8|          23|           1|
    |tmp_7_i_i_fu_419_p2    |   lshr   |      0|  0|   63|          24|          24|
    |tmp_15_fu_295_p2       |    or    |      0|  0|    1|           1|           1|
    |tmp_16_fu_313_p2       |    or    |      0|  0|    1|           1|           1|
    |tmp_8_fu_228_p2        |    or    |      0|  0|    1|           1|           1|
    |tmp_9_i_i_fu_425_p2    |    shl   |      0|  0|  186|          62|          62|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Total                  |          |      0|  0|  388|         204|         201|
    +-----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  24|         30|    1|         30|
    |grp_fu_147_opcode  |   2|          3|    2|          6|
    |grp_fu_147_p0      |  32|          4|   32|        128|
    |grp_fu_147_p1      |  32|          4|   32|        128|
    |grp_fu_160_p0      |  32|          3|   32|         96|
    |grp_fu_163_opcode  |   5|          3|    5|         15|
    |grp_fu_163_p0      |  32|          3|   32|         96|
    |grp_fu_163_p1      |  32|          3|   32|         96|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 191|         53|  168|        595|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |X_MAX_read_reg_482  |  10|   0|   10|          0|
    |ap_CS_fsm           |  29|   0|   29|          0|
    |b0_read_reg_477     |  32|   0|   32|          0|
    |b1_read_reg_472     |  32|   0|   32|          0|
    |e0                  |  32|   0|   32|          0|
    |e0_loc_reg_492      |  32|   0|   32|          0|
    |isNeg_reg_551       |   1|   0|    1|          0|
    |reg_168             |  32|   0|   32|          0|
    |tmp_10_reg_524      |   1|   0|    1|          0|
    |tmp_17_reg_541      |   1|   0|    1|          0|
    |tmp_18_reg_546      |   1|   0|    1|          0|
    |tmp_1_reg_509       |  32|   0|   32|          0|
    |tmp_21_reg_561      |  10|   0|   10|          0|
    |tmp_25_reg_556      |   1|   0|    1|          0|
    |tmp_5_reg_536       |  32|   0|   32|          0|
    |tmp_6_reg_529       |  32|   0|   32|          0|
    |tmp_s_reg_504       |  32|   0|   32|          0|
    |x0                  |  32|   0|   32|          0|
    |y_reg_465           |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 406|   0|  406|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------+-----+-----+------------+-----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |        AXILiteS       |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |        AXILiteS       |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |        AXILiteS       |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |        AXILiteS       |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |        AXILiteS       |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |        AXILiteS       |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |        AXILiteS       |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |        AXILiteS       |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |        AXILiteS       |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |        AXILiteS       |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |        AXILiteS       |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |        AXILiteS       |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |        AXILiteS       |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |        AXILiteS       |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |        AXILiteS       |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |        AXILiteS       |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |        AXILiteS       |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs | PI_compensator_DiffEq | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | PI_compensator_DiffEq | return value |
|ap_start                |  in |    1| ap_ctrl_hs | PI_compensator_DiffEq | return value |
|ap_done                 | out |    1| ap_ctrl_hs | PI_compensator_DiffEq | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | PI_compensator_DiffEq | return value |
|ap_ready                | out |    1| ap_ctrl_hs | PI_compensator_DiffEq | return value |
|v_meas                  |  in |   12|   ap_none  |         v_meas        |    scalar    |
|u                       | out |   10|   ap_none  |           u           |    pointer   |
+------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 29
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
* FSM state operations: 

 <State 1>: 6.41ns
ST_1: v_meas_read [1/1] 0.00ns
_ifconv:14  %v_meas_read = call i12 @_ssdm_op_Read.ap_none.i12(i12 %v_meas) nounwind

ST_1: y2 [1/1] 0.00ns
_ifconv:29  %y2 = zext i12 %v_meas_read to i32

ST_1: y [6/6] 6.41ns
_ifconv:30  %y = sitofp i32 %y2 to float


 <State 2>: 6.41ns
ST_2: y [5/6] 6.41ns
_ifconv:30  %y = sitofp i32 %y2 to float


 <State 3>: 6.41ns
ST_3: y [4/6] 6.41ns
_ifconv:30  %y = sitofp i32 %y2 to float


 <State 4>: 6.41ns
ST_4: y [3/6] 6.41ns
_ifconv:30  %y = sitofp i32 %y2 to float


 <State 5>: 6.41ns
ST_5: y [2/6] 6.41ns
_ifconv:30  %y = sitofp i32 %y2 to float


 <State 6>: 6.41ns
ST_6: y [1/6] 6.41ns
_ifconv:30  %y = sitofp i32 %y2 to float


 <State 7>: 8.26ns
ST_7: b1_read [1/1] 1.00ns
_ifconv:11  %b1_read = call float @_ssdm_op_Read.s_axilite.float(float %b1) nounwind

ST_7: b0_read [1/1] 1.00ns
_ifconv:12  %b0_read = call float @_ssdm_op_Read.s_axilite.float(float %b0) nounwind

ST_7: X_MAX_read [1/1] 1.00ns
_ifconv:13  %X_MAX_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %X_MAX) nounwind

ST_7: v_ref_read [1/1] 1.00ns
_ifconv:15  %v_ref_read = call float @_ssdm_op_Read.s_axilite.float(float %v_ref) nounwind

ST_7: e0_loc [5/5] 7.26ns
_ifconv:31  %e0_loc = fsub float %v_ref_read, %y


 <State 8>: 7.26ns
ST_8: e0_loc [4/5] 7.26ns
_ifconv:31  %e0_loc = fsub float %v_ref_read, %y


 <State 9>: 7.26ns
ST_9: e0_loc [3/5] 7.26ns
_ifconv:31  %e0_loc = fsub float %v_ref_read, %y


 <State 10>: 7.26ns
ST_10: e0_loc [2/5] 7.26ns
_ifconv:31  %e0_loc = fsub float %v_ref_read, %y


 <State 11>: 7.26ns
ST_11: e0_loc [1/5] 7.26ns
_ifconv:31  %e0_loc = fsub float %v_ref_read, %y


 <State 12>: 5.70ns
ST_12: e0_load [1/1] 0.00ns
_ifconv:28  %e0_load = load float* @e0, align 4

ST_12: stg_48 [1/1] 0.00ns
_ifconv:32  store float %e0_loc, float* @e0, align 4

ST_12: tmp_s [4/4] 5.70ns
_ifconv:33  %tmp_s = fmul float %e0_loc, %b0_read

ST_12: tmp_1 [4/4] 5.70ns
_ifconv:34  %tmp_1 = fmul float %e0_load, %b1_read


 <State 13>: 5.70ns
ST_13: tmp_s [3/4] 5.70ns
_ifconv:33  %tmp_s = fmul float %e0_loc, %b0_read

ST_13: tmp_1 [3/4] 5.70ns
_ifconv:34  %tmp_1 = fmul float %e0_load, %b1_read


 <State 14>: 5.70ns
ST_14: tmp_s [2/4] 5.70ns
_ifconv:33  %tmp_s = fmul float %e0_loc, %b0_read

ST_14: tmp_1 [2/4] 5.70ns
_ifconv:34  %tmp_1 = fmul float %e0_load, %b1_read


 <State 15>: 5.70ns
ST_15: tmp_s [1/4] 5.70ns
_ifconv:33  %tmp_s = fmul float %e0_loc, %b0_read

ST_15: tmp_1 [1/4] 5.70ns
_ifconv:34  %tmp_1 = fmul float %e0_load, %b1_read


 <State 16>: 7.26ns
ST_16: tmp_2 [5/5] 7.26ns
_ifconv:35  %tmp_2 = fadd float %tmp_s, %tmp_1


 <State 17>: 7.26ns
ST_17: tmp_2 [4/5] 7.26ns
_ifconv:35  %tmp_2 = fadd float %tmp_s, %tmp_1


 <State 18>: 7.26ns
ST_18: tmp_2 [3/5] 7.26ns
_ifconv:35  %tmp_2 = fadd float %tmp_s, %tmp_1


 <State 19>: 7.26ns
ST_19: tmp_2 [2/5] 7.26ns
_ifconv:35  %tmp_2 = fadd float %tmp_s, %tmp_1


 <State 20>: 7.26ns
ST_20: tmp_2 [1/5] 7.26ns
_ifconv:35  %tmp_2 = fadd float %tmp_s, %tmp_1


 <State 21>: 7.26ns
ST_21: tmp [1/1] 0.00ns
_ifconv:16  %tmp = zext i10 %X_MAX_read to i32

ST_21: x0_load [1/1] 0.00ns
_ifconv:27  %x0_load = load float* @x0, align 4

ST_21: tmp_3 [5/5] 7.26ns
_ifconv:36  %tmp_3 = fadd float %tmp_2, %x0_load

ST_21: tmp_6 [6/6] 6.41ns
_ifconv:46  %tmp_6 = sitofp i32 %tmp to float


 <State 22>: 7.26ns
ST_22: tmp_3 [4/5] 7.26ns
_ifconv:36  %tmp_3 = fadd float %tmp_2, %x0_load

ST_22: tmp_6 [5/6] 6.41ns
_ifconv:46  %tmp_6 = sitofp i32 %tmp to float


 <State 23>: 7.26ns
ST_23: tmp_3 [3/5] 7.26ns
_ifconv:36  %tmp_3 = fadd float %tmp_2, %x0_load

ST_23: tmp_6 [4/6] 6.41ns
_ifconv:46  %tmp_6 = sitofp i32 %tmp to float


 <State 24>: 7.26ns
ST_24: tmp_3 [2/5] 7.26ns
_ifconv:36  %tmp_3 = fadd float %tmp_2, %x0_load

ST_24: tmp_6 [3/6] 6.41ns
_ifconv:46  %tmp_6 = sitofp i32 %tmp to float


 <State 25>: 7.26ns
ST_25: tmp_3 [1/5] 7.26ns
_ifconv:36  %tmp_3 = fadd float %tmp_2, %x0_load

ST_25: tmp_6 [2/6] 6.41ns
_ifconv:46  %tmp_6 = sitofp i32 %tmp to float


 <State 26>: 8.16ns
ST_26: tmp_3_to_int [1/1] 0.00ns
_ifconv:37  %tmp_3_to_int = bitcast float %tmp_3 to i32

ST_26: tmp_4 [1/1] 0.00ns
_ifconv:38  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_3_to_int, i32 23, i32 30)

ST_26: tmp_7 [1/1] 0.00ns
_ifconv:39  %tmp_7 = trunc i32 %tmp_3_to_int to i23

ST_26: notlhs [1/1] 2.00ns
_ifconv:40  %notlhs = icmp ne i8 %tmp_4, -1

ST_26: notrhs [1/1] 2.39ns
_ifconv:41  %notrhs = icmp eq i23 %tmp_7, 0

ST_26: tmp_8 [1/1] 1.37ns
_ifconv:42  %tmp_8 = or i1 %notrhs, %notlhs

ST_26: tmp_9 [1/1] 6.79ns
_ifconv:43  %tmp_9 = fcmp ogt float %tmp_3, 0.000000e+00

ST_26: tmp_10 [1/1] 1.37ns
_ifconv:44  %tmp_10 = and i1 %tmp_8, %tmp_9

ST_26: tmp_6 [1/6] 6.41ns
_ifconv:46  %tmp_6 = sitofp i32 %tmp to float


 <State 27>: 8.16ns
ST_27: tmp_5 [1/1] 1.37ns
_ifconv:45  %tmp_5 = select i1 %tmp_10, float %tmp_3, float 0.000000e+00

ST_27: tmp_5_to_int [1/1] 0.00ns
_ifconv:47  %tmp_5_to_int = bitcast float %tmp_5 to i32

ST_27: tmp_11 [1/1] 0.00ns
_ifconv:48  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_5_to_int, i32 23, i32 30)

ST_27: tmp_12 [1/1] 0.00ns
_ifconv:49  %tmp_12 = trunc i32 %tmp_5_to_int to i23

ST_27: tmp_6_to_int [1/1] 0.00ns
_ifconv:50  %tmp_6_to_int = bitcast float %tmp_6 to i32

ST_27: tmp_13 [1/1] 0.00ns
_ifconv:51  %tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_6_to_int, i32 23, i32 30)

ST_27: tmp_14 [1/1] 0.00ns
_ifconv:52  %tmp_14 = trunc i32 %tmp_6_to_int to i23

ST_27: notlhs3 [1/1] 2.00ns
_ifconv:53  %notlhs3 = icmp ne i8 %tmp_11, -1

ST_27: notrhs4 [1/1] 2.39ns
_ifconv:54  %notrhs4 = icmp eq i23 %tmp_12, 0

ST_27: tmp_15 [1/1] 1.37ns
_ifconv:55  %tmp_15 = or i1 %notrhs4, %notlhs3

ST_27: notlhs5 [1/1] 2.00ns
_ifconv:56  %notlhs5 = icmp ne i8 %tmp_13, -1

ST_27: notrhs6 [1/1] 2.39ns
_ifconv:57  %notrhs6 = icmp eq i23 %tmp_14, 0

ST_27: tmp_16 [1/1] 1.37ns
_ifconv:58  %tmp_16 = or i1 %notrhs6, %notlhs5

ST_27: tmp_17 [1/1] 1.37ns
_ifconv:59  %tmp_17 = and i1 %tmp_15, %tmp_16

ST_27: tmp_18 [1/1] 6.79ns
_ifconv:60  %tmp_18 = fcmp olt float %tmp_5, %tmp_6


 <State 28>: 8.61ns
ST_28: tmp_19 [1/1] 1.37ns
_ifconv:61  %tmp_19 = and i1 %tmp_17, %tmp_18

ST_28: x_assign [1/1] 1.37ns
_ifconv:62  %x_assign = select i1 %tmp_19, float %tmp_5, float %tmp_6

ST_28: stg_100 [1/1] 0.00ns
_ifconv:63  store float %x_assign, float* @x0, align 4

ST_28: p_Val2_s [1/1] 0.00ns
_ifconv:64  %p_Val2_s = bitcast float %x_assign to i32

ST_28: loc_V [1/1] 0.00ns
_ifconv:65  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

ST_28: loc_V_1 [1/1] 0.00ns
_ifconv:66  %loc_V_1 = trunc i32 %p_Val2_s to i23

ST_28: p_Result_s [1/1] 0.00ns
_ifconv:67  %p_Result_s = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

ST_28: tmp_2_i_i [1/1] 0.00ns
_ifconv:68  %tmp_2_i_i = zext i24 %p_Result_s to i62

ST_28: tmp_i_i_i_cast1 [1/1] 0.00ns
_ifconv:69  %tmp_i_i_i_cast1 = zext i8 %loc_V to i9

ST_28: sh_assign [1/1] 1.72ns
_ifconv:70  %sh_assign = add i9 -127, %tmp_i_i_i_cast1

ST_28: isNeg [1/1] 0.00ns
_ifconv:71  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

ST_28: tmp_4_i_i [1/1] 1.72ns
_ifconv:72  %tmp_4_i_i = sub i8 127, %loc_V

ST_28: tmp_4_i_i_cast [1/1] 0.00ns
_ifconv:73  %tmp_4_i_i_cast = sext i8 %tmp_4_i_i to i9

ST_28: sh_assign_1 [1/1] 1.37ns
_ifconv:74  %sh_assign_1 = select i1 %isNeg, i9 %tmp_4_i_i_cast, i9 %sh_assign

ST_28: sh_assign_1_cast [1/1] 0.00ns
_ifconv:75  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

ST_28: sh_assign_1_cast_cast [1/1] 0.00ns
_ifconv:76  %sh_assign_1_cast_cast = sext i9 %sh_assign_1 to i24

ST_28: tmp_6_i_i [1/1] 0.00ns
_ifconv:77  %tmp_6_i_i = zext i32 %sh_assign_1_cast to i62

ST_28: tmp_7_i_i [1/1] 2.78ns
_ifconv:78  %tmp_7_i_i = lshr i24 %p_Result_s, %sh_assign_1_cast_cast

ST_28: tmp_9_i_i [1/1] 2.78ns
_ifconv:79  %tmp_9_i_i = shl i62 %tmp_2_i_i, %tmp_6_i_i

ST_28: tmp_25 [1/1] 0.00ns
_ifconv:80  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_7_i_i, i32 23)

ST_28: tmp_21 [1/1] 0.00ns
_ifconv:82  %tmp_21 = call i10 @_ssdm_op_PartSelect.i10.i62.i32.i32(i62 %tmp_9_i_i, i32 23, i32 32)


 <State 29>: 2.37ns
ST_29: stg_119 [1/1] 0.00ns
_ifconv:0  call void (...)* @_ssdm_op_SpecBitsMap(float %v_ref) nounwind, !map !7

ST_29: stg_120 [1/1] 0.00ns
_ifconv:1  call void (...)* @_ssdm_op_SpecBitsMap(i12 %v_meas) nounwind, !map !13

ST_29: stg_121 [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecBitsMap(i10 %X_MAX) nounwind, !map !17

ST_29: stg_122 [1/1] 0.00ns
_ifconv:3  call void (...)* @_ssdm_op_SpecBitsMap(float %b0) nounwind, !map !21

ST_29: stg_123 [1/1] 0.00ns
_ifconv:4  call void (...)* @_ssdm_op_SpecBitsMap(float %b1) nounwind, !map !25

ST_29: stg_124 [1/1] 0.00ns
_ifconv:5  call void (...)* @_ssdm_op_SpecBitsMap(i10* %u) nounwind, !map !29

ST_29: stg_125 [1/1] 0.00ns
_ifconv:6  call void (...)* @_ssdm_op_SpecBitsMap(float* %yVmeasDbg) nounwind, !map !33

ST_29: stg_126 [1/1] 0.00ns
_ifconv:7  call void (...)* @_ssdm_op_SpecBitsMap(float* %yDbg) nounwind, !map !37

ST_29: stg_127 [1/1] 0.00ns
_ifconv:8  call void (...)* @_ssdm_op_SpecBitsMap(float* %eDbg) nounwind, !map !41

ST_29: stg_128 [1/1] 0.00ns
_ifconv:9  call void (...)* @_ssdm_op_SpecBitsMap(i10* %uDbg) nounwind, !map !45

ST_29: stg_129 [1/1] 0.00ns
_ifconv:10  call void (...)* @_ssdm_op_SpecTopModule([22 x i8]* @PI_compensator_DiffEq_str) nounwind

ST_29: stg_130 [1/1] 0.00ns
_ifconv:17  call void (...)* @_ssdm_op_SpecInterface(i10 %X_MAX, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_29: stg_131 [1/1] 0.00ns
_ifconv:18  call void (...)* @_ssdm_op_SpecInterface(i12 %v_meas, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_29: stg_132 [1/1] 0.00ns
_ifconv:19  call void (...)* @_ssdm_op_SpecInterface(float %b1, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_29: stg_133 [1/1] 0.00ns
_ifconv:20  call void (...)* @_ssdm_op_SpecInterface(float %b0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_29: stg_134 [1/1] 0.00ns
_ifconv:21  call void (...)* @_ssdm_op_SpecInterface(float %v_ref, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_29: stg_135 [1/1] 0.00ns
_ifconv:22  call void (...)* @_ssdm_op_SpecInterface(float* %yVmeasDbg, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_29: stg_136 [1/1] 0.00ns
_ifconv:23  call void (...)* @_ssdm_op_SpecInterface(float* %eDbg, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_29: stg_137 [1/1] 0.00ns
_ifconv:24  call void (...)* @_ssdm_op_SpecInterface(i10* %uDbg, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_29: stg_138 [1/1] 0.00ns
_ifconv:25  call void (...)* @_ssdm_op_SpecInterface(float* %yDbg, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_29: stg_139 [1/1] 0.00ns
_ifconv:26  call void (...)* @_ssdm_op_SpecInterface(i10* %u, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_29: tmp_20 [1/1] 0.00ns
_ifconv:81  %tmp_20 = zext i1 %tmp_25 to i10

ST_29: tmp_22 [1/1] 1.37ns
_ifconv:83  %tmp_22 = select i1 %isNeg, i10 %tmp_20, i10 %tmp_21

ST_29: stg_142 [1/1] 0.00ns
_ifconv:84  call void @_ssdm_op_Write.ap_none.i10P(i10* %u, i10 %tmp_22) nounwind

ST_29: stg_143 [1/1] 1.00ns
_ifconv:85  call void @_ssdm_op_Write.s_axilite.floatP(float* %yVmeasDbg, float %y) nounwind

ST_29: stg_144 [1/1] 1.00ns
_ifconv:86  call void @_ssdm_op_Write.s_axilite.floatP(float* %yDbg, float %y) nounwind

ST_29: stg_145 [1/1] 1.00ns
_ifconv:87  call void @_ssdm_op_Write.s_axilite.floatP(float* %eDbg, float %e0_loc) nounwind

ST_29: stg_146 [1/1] 1.00ns
_ifconv:88  call void @_ssdm_op_Write.s_axilite.i10P(i10* %uDbg, i10 %tmp_22) nounwind

ST_29: stg_147 [1/1] 0.00ns
_ifconv:89  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_ref]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2294030e1b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_meas]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2294030f200; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ X_MAX]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2294030ec60; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2294030ed80; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2294030da60; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ u]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x2294030e900; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ yVmeasDbg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x2294030f830; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ yDbg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x2294030f5f0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ eDbg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x2294030e2d0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ uDbg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x2294030e480; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x2294030eea0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ e0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x2294030ef30; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v_meas_read           (read          ) [ 000000000000000000000000000000]
y2                    (zext          ) [ 001111100000000000000000000000]
y                     (sitofp        ) [ 000000011111111111111111111111]
b1_read               (read          ) [ 000000001111111100000000000000]
b0_read               (read          ) [ 000000001111111100000000000000]
X_MAX_read            (read          ) [ 000000001111111111111100000000]
v_ref_read            (read          ) [ 000000001111000000000000000000]
e0_loc                (fsub          ) [ 000000000000111111111111111111]
e0_load               (load          ) [ 000000000000011100000000000000]
stg_48                (store         ) [ 000000000000000000000000000000]
tmp_s                 (fmul          ) [ 000000000000000011111000000000]
tmp_1                 (fmul          ) [ 000000000000000011111000000000]
tmp_2                 (fadd          ) [ 000000000000000000000111110000]
tmp                   (zext          ) [ 000000000000000000000011111000]
x0_load               (load          ) [ 000000000000000000000011110000]
tmp_3                 (fadd          ) [ 000000000000000000000000001100]
tmp_3_to_int          (bitcast       ) [ 000000000000000000000000000000]
tmp_4                 (partselect    ) [ 000000000000000000000000000000]
tmp_7                 (trunc         ) [ 000000000000000000000000000000]
notlhs                (icmp          ) [ 000000000000000000000000000000]
notrhs                (icmp          ) [ 000000000000000000000000000000]
tmp_8                 (or            ) [ 000000000000000000000000000000]
tmp_9                 (fcmp          ) [ 000000000000000000000000000000]
tmp_10                (and           ) [ 000000000000000000000000000100]
tmp_6                 (sitofp        ) [ 000000000000000000000000000110]
tmp_5                 (select        ) [ 000000000000000000000000000010]
tmp_5_to_int          (bitcast       ) [ 000000000000000000000000000000]
tmp_11                (partselect    ) [ 000000000000000000000000000000]
tmp_12                (trunc         ) [ 000000000000000000000000000000]
tmp_6_to_int          (bitcast       ) [ 000000000000000000000000000000]
tmp_13                (partselect    ) [ 000000000000000000000000000000]
tmp_14                (trunc         ) [ 000000000000000000000000000000]
notlhs3               (icmp          ) [ 000000000000000000000000000000]
notrhs4               (icmp          ) [ 000000000000000000000000000000]
tmp_15                (or            ) [ 000000000000000000000000000000]
notlhs5               (icmp          ) [ 000000000000000000000000000000]
notrhs6               (icmp          ) [ 000000000000000000000000000000]
tmp_16                (or            ) [ 000000000000000000000000000000]
tmp_17                (and           ) [ 000000000000000000000000000010]
tmp_18                (fcmp          ) [ 000000000000000000000000000010]
tmp_19                (and           ) [ 000000000000000000000000000000]
x_assign              (select        ) [ 000000000000000000000000000000]
stg_100               (store         ) [ 000000000000000000000000000000]
p_Val2_s              (bitcast       ) [ 000000000000000000000000000000]
loc_V                 (partselect    ) [ 000000000000000000000000000000]
loc_V_1               (trunc         ) [ 000000000000000000000000000000]
p_Result_s            (bitconcatenate) [ 000000000000000000000000000000]
tmp_2_i_i             (zext          ) [ 000000000000000000000000000000]
tmp_i_i_i_cast1       (zext          ) [ 000000000000000000000000000000]
sh_assign             (add           ) [ 000000000000000000000000000000]
isNeg                 (bitselect     ) [ 000000000000000000000000000001]
tmp_4_i_i             (sub           ) [ 000000000000000000000000000000]
tmp_4_i_i_cast        (sext          ) [ 000000000000000000000000000000]
sh_assign_1           (select        ) [ 000000000000000000000000000000]
sh_assign_1_cast      (sext          ) [ 000000000000000000000000000000]
sh_assign_1_cast_cast (sext          ) [ 000000000000000000000000000000]
tmp_6_i_i             (zext          ) [ 000000000000000000000000000000]
tmp_7_i_i             (lshr          ) [ 000000000000000000000000000000]
tmp_9_i_i             (shl           ) [ 000000000000000000000000000000]
tmp_25                (bitselect     ) [ 000000000000000000000000000001]
tmp_21                (partselect    ) [ 000000000000000000000000000001]
stg_119               (specbitsmap   ) [ 000000000000000000000000000000]
stg_120               (specbitsmap   ) [ 000000000000000000000000000000]
stg_121               (specbitsmap   ) [ 000000000000000000000000000000]
stg_122               (specbitsmap   ) [ 000000000000000000000000000000]
stg_123               (specbitsmap   ) [ 000000000000000000000000000000]
stg_124               (specbitsmap   ) [ 000000000000000000000000000000]
stg_125               (specbitsmap   ) [ 000000000000000000000000000000]
stg_126               (specbitsmap   ) [ 000000000000000000000000000000]
stg_127               (specbitsmap   ) [ 000000000000000000000000000000]
stg_128               (specbitsmap   ) [ 000000000000000000000000000000]
stg_129               (spectopmodule ) [ 000000000000000000000000000000]
stg_130               (specinterface ) [ 000000000000000000000000000000]
stg_131               (specinterface ) [ 000000000000000000000000000000]
stg_132               (specinterface ) [ 000000000000000000000000000000]
stg_133               (specinterface ) [ 000000000000000000000000000000]
stg_134               (specinterface ) [ 000000000000000000000000000000]
stg_135               (specinterface ) [ 000000000000000000000000000000]
stg_136               (specinterface ) [ 000000000000000000000000000000]
stg_137               (specinterface ) [ 000000000000000000000000000000]
stg_138               (specinterface ) [ 000000000000000000000000000000]
stg_139               (specinterface ) [ 000000000000000000000000000000]
tmp_20                (zext          ) [ 000000000000000000000000000000]
tmp_22                (select        ) [ 000000000000000000000000000000]
stg_142               (write         ) [ 000000000000000000000000000000]
stg_143               (write         ) [ 000000000000000000000000000000]
stg_144               (write         ) [ 000000000000000000000000000000]
stg_145               (write         ) [ 000000000000000000000000000000]
stg_146               (write         ) [ 000000000000000000000000000000]
stg_147               (ret           ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_ref">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_ref"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v_meas">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_meas"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="X_MAX">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_MAX"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="u">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="yVmeasDbg">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yVmeasDbg"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="yDbg">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yDbg"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="eDbg">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eDbg"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="uDbg">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uDbg"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="e0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.float"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i62.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="PI_compensator_DiffEq_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i10P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.floatP"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i10P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="v_meas_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="12" slack="0"/>
<pin id="84" dir="0" index="1" bw="12" slack="0"/>
<pin id="85" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_meas_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="b1_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b1_read/7 "/>
</bind>
</comp>

<comp id="94" class="1004" name="b0_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b0_read/7 "/>
</bind>
</comp>

<comp id="100" class="1004" name="X_MAX_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="10" slack="0"/>
<pin id="102" dir="0" index="1" bw="10" slack="0"/>
<pin id="103" dir="1" index="2" bw="10" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="X_MAX_read/7 "/>
</bind>
</comp>

<comp id="106" class="1004" name="v_ref_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_ref_read/7 "/>
</bind>
</comp>

<comp id="112" class="1004" name="stg_142_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="10" slack="0"/>
<pin id="115" dir="0" index="2" bw="10" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_142/29 "/>
</bind>
</comp>

<comp id="119" class="1004" name="stg_143_write_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="0" index="2" bw="32" slack="23"/>
<pin id="123" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_143/29 "/>
</bind>
</comp>

<comp id="126" class="1004" name="stg_144_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="23"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_144/29 "/>
</bind>
</comp>

<comp id="133" class="1004" name="stg_145_write_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="0" index="2" bw="32" slack="18"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_145/29 "/>
</bind>
</comp>

<comp id="140" class="1004" name="stg_146_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="10" slack="0"/>
<pin id="143" dir="0" index="2" bw="10" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_146/29 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="e0_loc/7 tmp_2/16 tmp_3/21 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="0" index="1" bw="32" slack="5"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/12 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="5"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/12 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="12" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="y/1 tmp_6/21 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_9/26 tmp_18/27 "/>
</bind>
</comp>

<comp id="168" class="1005" name="reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 tmp_3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="y2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="12" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y2/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="e0_load_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e0_load/12 "/>
</bind>
</comp>

<comp id="184" class="1004" name="stg_48_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_48/12 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="10" slack="14"/>
<pin id="191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/21 "/>
</bind>
</comp>

<comp id="193" class="1004" name="x0_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x0_load/21 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_3_to_int_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_3_to_int/26 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_4_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="6" slack="0"/>
<pin id="206" dir="0" index="3" bw="6" slack="0"/>
<pin id="207" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/26 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_7_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/26 "/>
</bind>
</comp>

<comp id="216" class="1004" name="notlhs_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/26 "/>
</bind>
</comp>

<comp id="222" class="1004" name="notrhs_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="23" slack="0"/>
<pin id="224" dir="0" index="1" bw="23" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/26 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_8_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/26 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_10_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_10/26 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_5_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="0" index="1" bw="32" slack="2"/>
<pin id="243" dir="0" index="2" bw="32" slack="0"/>
<pin id="244" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_5/27 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_5_to_int_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_5_to_int/27 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_11_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="6" slack="0"/>
<pin id="256" dir="0" index="3" bw="6" slack="0"/>
<pin id="257" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/27 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_12_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/27 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_6_to_int_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_6_to_int/27 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_13_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="0" index="2" bw="6" slack="0"/>
<pin id="273" dir="0" index="3" bw="6" slack="0"/>
<pin id="274" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/27 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_14_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/27 "/>
</bind>
</comp>

<comp id="283" class="1004" name="notlhs3_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs3/27 "/>
</bind>
</comp>

<comp id="289" class="1004" name="notrhs4_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="23" slack="0"/>
<pin id="291" dir="0" index="1" bw="23" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs4/27 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_15_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_15/27 "/>
</bind>
</comp>

<comp id="301" class="1004" name="notlhs5_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs5/27 "/>
</bind>
</comp>

<comp id="307" class="1004" name="notrhs6_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="23" slack="0"/>
<pin id="309" dir="0" index="1" bw="23" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs6/27 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_16_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_16/27 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_17_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_17/27 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_19_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="0" index="1" bw="1" slack="1"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_19/28 "/>
</bind>
</comp>

<comp id="329" class="1004" name="x_assign_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="1"/>
<pin id="332" dir="0" index="2" bw="32" slack="2"/>
<pin id="333" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_assign/28 "/>
</bind>
</comp>

<comp id="335" class="1004" name="stg_100_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_100/28 "/>
</bind>
</comp>

<comp id="341" class="1004" name="p_Val2_s_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/28 "/>
</bind>
</comp>

<comp id="345" class="1004" name="loc_V_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="0"/>
<pin id="348" dir="0" index="2" bw="6" slack="0"/>
<pin id="349" dir="0" index="3" bw="6" slack="0"/>
<pin id="350" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/28 "/>
</bind>
</comp>

<comp id="355" class="1004" name="loc_V_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/28 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_Result_s_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="24" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="23" slack="0"/>
<pin id="363" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/28 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_2_i_i_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="24" slack="0"/>
<pin id="369" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i_i/28 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_i_i_i_cast1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_cast1/28 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sh_assign_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="8" slack="0"/>
<pin id="378" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/28 "/>
</bind>
</comp>

<comp id="381" class="1004" name="isNeg_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="9" slack="0"/>
<pin id="384" dir="0" index="2" bw="5" slack="0"/>
<pin id="385" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/28 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_4_i_i_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="0"/>
<pin id="392" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_4_i_i/28 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_4_i_i_cast_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4_i_i_cast/28 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sh_assign_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="9" slack="0"/>
<pin id="402" dir="0" index="2" bw="9" slack="0"/>
<pin id="403" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/28 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sh_assign_1_cast_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="9" slack="0"/>
<pin id="409" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast/28 "/>
</bind>
</comp>

<comp id="411" class="1004" name="sh_assign_1_cast_cast_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="9" slack="0"/>
<pin id="413" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast_cast/28 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_6_i_i_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="9" slack="0"/>
<pin id="417" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_i_i/28 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_7_i_i_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="24" slack="0"/>
<pin id="421" dir="0" index="1" bw="9" slack="0"/>
<pin id="422" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_7_i_i/28 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_9_i_i_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="24" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_9_i_i/28 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_25_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="24" slack="0"/>
<pin id="434" dir="0" index="2" bw="6" slack="0"/>
<pin id="435" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/28 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_21_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="10" slack="0"/>
<pin id="441" dir="0" index="1" bw="62" slack="0"/>
<pin id="442" dir="0" index="2" bw="6" slack="0"/>
<pin id="443" dir="0" index="3" bw="7" slack="0"/>
<pin id="444" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/28 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_20_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="1"/>
<pin id="451" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/29 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_22_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="1"/>
<pin id="454" dir="0" index="1" bw="10" slack="0"/>
<pin id="455" dir="0" index="2" bw="10" slack="1"/>
<pin id="456" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_22/29 "/>
</bind>
</comp>

<comp id="460" class="1005" name="y2_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y2 "/>
</bind>
</comp>

<comp id="465" class="1005" name="y_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="1"/>
<pin id="467" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="472" class="1005" name="b1_read_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="5"/>
<pin id="474" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="b1_read "/>
</bind>
</comp>

<comp id="477" class="1005" name="b0_read_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="5"/>
<pin id="479" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="b0_read "/>
</bind>
</comp>

<comp id="482" class="1005" name="X_MAX_read_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="10" slack="14"/>
<pin id="484" dir="1" index="1" bw="10" slack="14"/>
</pin_list>
<bind>
<opset="X_MAX_read "/>
</bind>
</comp>

<comp id="487" class="1005" name="v_ref_read_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_ref_read "/>
</bind>
</comp>

<comp id="492" class="1005" name="e0_loc_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="e0_loc "/>
</bind>
</comp>

<comp id="499" class="1005" name="e0_load_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="1"/>
<pin id="501" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="e0_load "/>
</bind>
</comp>

<comp id="504" class="1005" name="tmp_s_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="1"/>
<pin id="506" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="509" class="1005" name="tmp_1_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="1"/>
<pin id="511" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="514" class="1005" name="tmp_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="519" class="1005" name="x0_load_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x0_load "/>
</bind>
</comp>

<comp id="524" class="1005" name="tmp_10_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="1"/>
<pin id="526" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="529" class="1005" name="tmp_6_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="536" class="1005" name="tmp_5_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="541" class="1005" name="tmp_17_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="1"/>
<pin id="543" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="546" class="1005" name="tmp_18_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="1"/>
<pin id="548" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="551" class="1005" name="isNeg_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="1"/>
<pin id="553" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="556" class="1005" name="tmp_25_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="1"/>
<pin id="558" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="561" class="1005" name="tmp_21_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="10" slack="1"/>
<pin id="563" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="76" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="78" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="78" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="78" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="80" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="106" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="171"><net_src comp="147" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="177"><net_src comp="82" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="182"><net_src comp="22" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="189" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="201"><net_src comp="168" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="30" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="198" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="210"><net_src comp="32" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="215"><net_src comp="198" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="202" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="212" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="38" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="216" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="163" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="168" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="246"><net_src comp="40" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="247"><net_src comp="240" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="251"><net_src comp="240" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="30" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="248" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="32" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="34" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="265"><net_src comp="248" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="275"><net_src comp="30" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="32" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="34" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="282"><net_src comp="266" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="252" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="36" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="262" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="38" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="283" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="269" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="36" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="279" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="38" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="301" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="295" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="313" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="334"><net_src comp="325" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="329" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="20" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="329" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="30" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="341" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="32" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="34" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="358"><net_src comp="341" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="42" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="44" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="355" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="370"><net_src comp="359" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="345" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="46" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="371" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="386"><net_src comp="48" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="375" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="50" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="393"><net_src comp="52" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="345" pin="4"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="404"><net_src comp="381" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="395" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="375" pin="2"/><net_sink comp="399" pin=2"/></net>

<net id="410"><net_src comp="399" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="399" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="407" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="359" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="411" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="367" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="415" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="436"><net_src comp="54" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="419" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="32" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="445"><net_src comp="56" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="425" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="32" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="448"><net_src comp="58" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="458"><net_src comp="452" pin="3"/><net_sink comp="112" pin=2"/></net>

<net id="459"><net_src comp="452" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="463"><net_src comp="174" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="468"><net_src comp="160" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="471"><net_src comp="465" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="475"><net_src comp="88" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="480"><net_src comp="94" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="485"><net_src comp="100" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="490"><net_src comp="106" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="495"><net_src comp="147" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="498"><net_src comp="492" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="502"><net_src comp="179" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="507"><net_src comp="152" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="512"><net_src comp="156" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="517"><net_src comp="189" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="522"><net_src comp="193" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="527"><net_src comp="234" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="532"><net_src comp="160" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="535"><net_src comp="529" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="539"><net_src comp="240" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="544"><net_src comp="319" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="549"><net_src comp="163" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="554"><net_src comp="381" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="559"><net_src comp="431" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="564"><net_src comp="439" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="452" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: u | {29 }
	Port: yVmeasDbg | {29 }
	Port: yDbg | {29 }
	Port: eDbg | {29 }
	Port: uDbg | {29 }
  - Chain level:
	State 1
		y : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		tmp_1 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		tmp_3 : 1
		tmp_6 : 1
	State 22
	State 23
	State 24
	State 25
	State 26
		tmp_4 : 1
		tmp_7 : 1
		notlhs : 2
		notrhs : 2
		tmp_8 : 3
		tmp_10 : 3
	State 27
		tmp_5_to_int : 1
		tmp_11 : 2
		tmp_12 : 2
		tmp_13 : 1
		tmp_14 : 1
		notlhs3 : 3
		notrhs4 : 3
		tmp_15 : 4
		notlhs5 : 2
		notrhs6 : 2
		tmp_16 : 3
		tmp_17 : 4
		tmp_18 : 1
	State 28
		stg_100 : 1
		p_Val2_s : 1
		loc_V : 2
		loc_V_1 : 2
		p_Result_s : 3
		tmp_2_i_i : 4
		tmp_i_i_i_cast1 : 3
		sh_assign : 4
		isNeg : 5
		tmp_4_i_i : 3
		tmp_4_i_i_cast : 4
		sh_assign_1 : 6
		sh_assign_1_cast : 7
		sh_assign_1_cast_cast : 7
		tmp_6_i_i : 8
		tmp_7_i_i : 8
		tmp_9_i_i : 9
		tmp_25 : 9
		tmp_21 : 10
	State 29
		tmp_22 : 1
		stg_142 : 2
		stg_146 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   fmul   |          grp_fu_152          |    3    |   143   |   321   |
|          |          grp_fu_156          |    3    |   143   |   321   |
|----------|------------------------------|---------|---------|---------|
|  sitofp  |          grp_fu_160          |    0    |   340   |   554   |
|----------|------------------------------|---------|---------|---------|
|   fadd   |          grp_fu_147          |    2    |   205   |   390   |
|----------|------------------------------|---------|---------|---------|
|   fcmp   |          grp_fu_163          |    0    |    66   |   239   |
|----------|------------------------------|---------|---------|---------|
|    shl   |       tmp_9_i_i_fu_425       |    0    |    0    |    88   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_5_fu_240         |    0    |    0    |    32   |
|  select  |        x_assign_fu_329       |    0    |    0    |    32   |
|          |      sh_assign_1_fu_399      |    0    |    0    |    9    |
|          |         tmp_22_fu_452        |    0    |    0    |    10   |
|----------|------------------------------|---------|---------|---------|
|   lshr   |       tmp_7_i_i_fu_419       |    0    |    0    |    63   |
|----------|------------------------------|---------|---------|---------|
|          |         notlhs_fu_216        |    0    |    0    |    3    |
|          |         notrhs_fu_222        |    0    |    0    |    8    |
|   icmp   |        notlhs3_fu_283        |    0    |    0    |    3    |
|          |        notrhs4_fu_289        |    0    |    0    |    8    |
|          |        notlhs5_fu_301        |    0    |    0    |    3    |
|          |        notrhs6_fu_307        |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|    add   |       sh_assign_fu_375       |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|    sub   |       tmp_4_i_i_fu_389       |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_8_fu_228         |    0    |    0    |    1    |
|    or    |         tmp_15_fu_295        |    0    |    0    |    1    |
|          |         tmp_16_fu_313        |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_10_fu_234        |    0    |    0    |    1    |
|    and   |         tmp_17_fu_319        |    0    |    0    |    1    |
|          |         tmp_19_fu_325        |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|          |    v_meas_read_read_fu_82    |    0    |    0    |    0    |
|          |      b1_read_read_fu_88      |    0    |    0    |    0    |
|   read   |      b0_read_read_fu_94      |    0    |    0    |    0    |
|          |    X_MAX_read_read_fu_100    |    0    |    0    |    0    |
|          |    v_ref_read_read_fu_106    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     stg_142_write_fu_112     |    0    |    0    |    0    |
|          |     stg_143_write_fu_119     |    0    |    0    |    0    |
|   write  |     stg_144_write_fu_126     |    0    |    0    |    0    |
|          |     stg_145_write_fu_133     |    0    |    0    |    0    |
|          |     stg_146_write_fu_140     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |           y2_fu_174          |    0    |    0    |    0    |
|          |          tmp_fu_189          |    0    |    0    |    0    |
|   zext   |       tmp_2_i_i_fu_367       |    0    |    0    |    0    |
|          |    tmp_i_i_i_cast1_fu_371    |    0    |    0    |    0    |
|          |       tmp_6_i_i_fu_415       |    0    |    0    |    0    |
|          |         tmp_20_fu_449        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_4_fu_202         |    0    |    0    |    0    |
|          |         tmp_11_fu_252        |    0    |    0    |    0    |
|partselect|         tmp_13_fu_269        |    0    |    0    |    0    |
|          |         loc_V_fu_345         |    0    |    0    |    0    |
|          |         tmp_21_fu_439        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_7_fu_212         |    0    |    0    |    0    |
|   trunc  |         tmp_12_fu_262        |    0    |    0    |    0    |
|          |         tmp_14_fu_279        |    0    |    0    |    0    |
|          |        loc_V_1_fu_355        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|       p_Result_s_fu_359      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|         isNeg_fu_381         |    0    |    0    |    0    |
|          |         tmp_25_fu_431        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     tmp_4_i_i_cast_fu_395    |    0    |    0    |    0    |
|   sext   |    sh_assign_1_cast_fu_407   |    0    |    0    |    0    |
|          | sh_assign_1_cast_cast_fu_411 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    8    |   897   |   2114  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|X_MAX_read_reg_482|   10   |
|  b0_read_reg_477 |   32   |
|  b1_read_reg_472 |   32   |
|  e0_load_reg_499 |   32   |
|  e0_loc_reg_492  |   32   |
|   isNeg_reg_551  |    1   |
|      reg_168     |   32   |
|  tmp_10_reg_524  |    1   |
|  tmp_17_reg_541  |    1   |
|  tmp_18_reg_546  |    1   |
|   tmp_1_reg_509  |   32   |
|  tmp_21_reg_561  |   10   |
|  tmp_25_reg_556  |    1   |
|   tmp_5_reg_536  |   32   |
|   tmp_6_reg_529  |   32   |
|    tmp_reg_514   |   32   |
|   tmp_s_reg_504  |   32   |
|v_ref_read_reg_487|   32   |
|  x0_load_reg_519 |   32   |
|    y2_reg_460    |   32   |
|     y_reg_465    |   32   |
+------------------+--------+
|       Total      |   473  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_147 |  p0  |   4  |  32  |   128  ||    32   |
| grp_fu_147 |  p1  |   4  |  32  |   128  ||    32   |
| grp_fu_156 |  p0  |   2  |  32  |   64   ||    32   |
| grp_fu_160 |  p0  |   4  |  12  |   48   ||    12   |
| grp_fu_163 |  p0  |   2  |  32  |   64   ||    32   |
| grp_fu_163 |  p1  |   2  |  32  |   64   ||    32   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   496  ||  9.426  ||   172   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   897  |  2114  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   172  |
|  Register |    -   |    -   |   473  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    9   |  1370  |  2286  |
+-----------+--------+--------+--------+--------+
