ARRAY_SIZE,FUNC_0
CP110_CLK_NUM,VAR_0
CP110_CORE_CORE,VAR_1
CP110_CORE_NAND,VAR_2
CP110_CORE_PLL0,VAR_3
CP110_CORE_PPV2,VAR_4
CP110_CORE_SDIO,VAR_5
CP110_CORE_X2CORE,VAR_6
CP110_MAX_CORE_CLOCKS,VAR_7
CP110_MAX_GATABLE_CLOCKS,VAR_8
CP110_NAND_FLASH_CLK_CTRL_REG,VAR_9
ENOMEM,VAR_10
GFP_KERNEL,VAR_11
IS_ERR,FUNC_1
NF_CLOCK_SEL_400_MASK,VAR_12
PTR_ERR,FUNC_2
ap_cp_unique_name,FUNC_3
clk_hw_register_fixed_factor,FUNC_4
clk_hw_register_fixed_rate,FUNC_5
clk_hw_unregister_fixed_factor,FUNC_6
clk_hw_unregister_fixed_rate,FUNC_7
cp110_of_clk_get,VAR_13
cp110_register_gate,FUNC_8
cp110_unregister_gate,FUNC_9
devm_kzalloc,FUNC_10
gate_base_names,VAR_14
of_clk_add_hw_provider,FUNC_11
platform_set_drvdata,FUNC_12
regmap_read,FUNC_13
syscon_node_to_regmap,FUNC_14
cp110_syscon_common_probe,FUNC_15
pdev,VAR_15
syscon_node,VAR_16
regmap,VAR_17
dev,VAR_18
np,VAR_19
ppv2_name,VAR_20
pll0_name,VAR_21
core_name,VAR_22
x2core_name,VAR_23
nand_name,VAR_24
sdio_name,VAR_25
cp110_clk_data,VAR_26
hw,VAR_27
cp110_clks,VAR_28
nand_clk_ctrl,VAR_29
i,VAR_30
ret,VAR_31
gate_name,VAR_32
parent,VAR_33
