{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 4804, "design__instance__area": 33175.6, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 44, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.002130985027179122, "power__switching__total": 0.0010618417290970683, "power__leakage__total": 3.7872919023129725e-08, "power__total": 0.003192864591255784, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.3119687096954336, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.31421297009203414, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.28558656248185477, "timing__setup__ws__corner:nom_tt_025C_1v80": 9.221079272257668, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.285587, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 9.718971, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 13, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 44, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.3522253421957259, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.3566343710181156, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8048603122902025, "timing__setup__ws__corner:nom_ss_100C_1v60": 2.5131630821079893, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.80486, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.513163, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 44, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.29648742633531244, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2978509467815688, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.1010702106170853, "timing__setup__ws__corner:nom_ff_n40C_1v95": 10.811446266480845, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.10107, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 12.489468, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 33, "design__max_fanout_violation__count": 44, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2934228221226155, "clock__skew__worst_setup": 0.29453471051322394, "timing__hold__ws": 0.09988060661255513, "timing__setup__ws": 2.36020454305495, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.099881, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 2.360204, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 299.8 310.52", "design__core__bbox": "5.52 10.88 293.94 299.2", "design__io": 77, "design__die__area": 93093.9, "design__core__area": 83157.3, "design__instance__count__stdcell": 4804, "design__instance__area__stdcell": 33175.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.39895, "design__instance__utilization__stdcell": 0.39895, "design__instance__count__class:buffer": 7, "design__instance__count__class:inverter": 84, "design__instance__count__class:sequential_cell": 401, "design__instance__count__class:multi_input_combinational_cell": 2272, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 6286, "design__instance__count__class:tap_cell": 1188, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 8307375, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 71227.6, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 742, "design__instance__count__class:clock_buffer": 61, "design__instance__count__class:clock_inverter": 44, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 186, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 5, "design__instance__count__class:antenna_cell": 5, "route__net": 3595, "route__net__special": 2, "route__drc_errors__iter:1": 1491, "route__wirelength__iter:1": 82855, "route__drc_errors__iter:2": 961, "route__wirelength__iter:2": 82345, "route__drc_errors__iter:3": 875, "route__wirelength__iter:3": 82021, "route__drc_errors__iter:4": 94, "route__wirelength__iter:4": 81920, "route__drc_errors__iter:5": 6, "route__wirelength__iter:5": 81903, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 81902, "route__drc_errors": 0, "route__wirelength": 81902, "route__vias": 24263, "route__vias__singlecut": 24263, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 417.68, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 50, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 50, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 50, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 44, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.30758171880070595, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.3094119215085622, "timing__hold__ws__corner:min_tt_025C_1v80": 0.28388348031391336, "timing__setup__ws__corner:min_tt_025C_1v80": 9.267790353027618, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.283883, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 9.796454, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 50, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 8, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 44, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.3443337656911988, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.3479840680771014, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8019782842590688, "timing__setup__ws__corner:min_ss_100C_1v60": 2.653941141968774, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.801978, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.653941, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 50, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 44, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2934228221226155, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.29453471051322394, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.09988060661255513, "timing__setup__ws__corner:min_ff_n40C_1v95": 10.844825788794052, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.099881, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 12.543145, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 50, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 44, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.3175727271041752, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.31799538902160374, "timing__hold__ws__corner:max_tt_025C_1v80": 0.28791836396642284, "timing__setup__ws__corner:max_tt_025C_1v80": 9.178470687724342, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.287918, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 9.636498, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 50, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 33, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 44, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.3623495772659181, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.3647482141784588, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8087429843617311, "timing__setup__ws__corner:max_ss_100C_1v60": 2.36020454305495, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.808743, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.360204, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 50, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 44, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.30100031652459325, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.30165867879681574, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.10280121489488575, "timing__setup__ws__corner:max_ff_n40C_1v95": 10.779791586707477, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.102801, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 12.436052, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 50, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 50, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79935, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79991, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000654207, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000645442, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 8.92005e-05, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000645442, "design_powergrid__voltage__worst": 0.000645442, "design_powergrid__voltage__worst__net:VPWR": 1.79935, "design_powergrid__drop__worst": 0.000654207, "design_powergrid__drop__worst__net:VPWR": 0.000654207, "design_powergrid__voltage__worst__net:VGND": 0.000645442, "design_powergrid__drop__worst__net:VGND": 0.000645442, "ir__voltage__worst": 1.8, "ir__drop__avg": 9.23e-05, "ir__drop__worst": 0.000654, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}