\begin{thebibliography}{100}

\bibitem{rh-discuss}
{RowHammer Discussion Group}.
\newblock \url{https://groups.google.com/forum/\#!forum /rowhammer-discuss}.

\bibitem{rh-twitter}
{RowHammer on Twitter}.
\newblock \url{https://twitter.com/search?q=rowhammer}.

\bibitem{safari-rowhammer}
{Rowhammer: Source Code for Testing the {Row Hammer} Error Mechanism in {DRAM}
  Devices.}
\newblock \url{https://github.com/CMU-SAFARI/rowhammer}.

\bibitem{google-rowhammer-test}
{Test DRAM for Bit Flips Caused by the RowHammer Problem}.
\newblock \url{https://github.com/google/rowhammer-test}.

\bibitem{x210-github}
{ThinkPad X210 BIOS Debugging}.
\newblock \url{https://github.com/tadfisher/x210-bios}.

\bibitem{x210-rh-ss}
{Tweet about RowHammer Mitigation on x210}.
\newblock \url{https://twitter.com/isislovecruft/status/1021939922754723841}.

\bibitem{topinhes-workshop-url}
{Top Picks in Hardware and Embedded Security - Workshop Collocated with ICCAD
  2018}.
\newblock \url{https://wp.nyu.edu/toppicksinhardwaresecurity/}, 2017.

\bibitem{aga2017good}
Misiker~Tadesse Aga, Zelalem~Birhanu Aweke, and Todd Austin.
\newblock {When Good Protections go Bad: Exploiting anti-DoS Measures to
  Accelerate Rowhammer Attacks}.
\newblock In {\em HOST}, 2017.

\bibitem{rh-futureplus}
Barbara Aichinger.
\newblock {The Known Failure Mechanism in DDR3 Memory referred to as Row
  Hammer}.
\newblock
  \url{http://ddrdetective.com/files/6414/1036/5710/The\_Known\_Failure\_Mechanism\_
  in\_DDR3\_memory\_referred\_to\_as\_Row\_Hammer.pdf}, {September} 2014.

\bibitem{aichinger2015ddr}
Barbara Aichinger.
\newblock {DDR Memory Errors Caused by Row Hammer}.
\newblock In {\em HPEC}, 2015.

\bibitem{rh-apple}
{Apple Inc.}
\newblock {About the security content of Mac EFI Security Update 2015-001}.
\newblock \url{https://support.apple.com/en-us/HT204934}, {June} 2015.

\bibitem{anvil}
Zelalem~Birhanu Aweke et~al.
\newblock Anvil: Software-based protection against next-generation rowhammer
  attacks.
\newblock In {\em ASPLOS}, 2016.

\bibitem{bhattacharya2016curious}
Sarani Bhattacharya and Debdeep Mukhopadhyay.
\newblock {Curious Case of RowHammer: Flipping Secret Exponent Bits using
  Timing Analysis}.
\newblock In {\em CHES}, 2016.

\bibitem{dedup-est-machina}
E.~Bosman et~al.
\newblock {Dedup Est Machina: Memory Deduplication as an Advanced Exploitation
  Vector}.
\newblock {\em {S\&P}}, 2016.

\bibitem{brasser2016can}
Ferdinand Brasser, Lucas Davi, David Gens, Christopher Liebchen, and Ahmad-Reza
  Sadeghi.
\newblock {Can't Touch This: Practical and Generic Software-only Defenses
  Against RowHammer Attacks}.
\newblock {\em USENIX Sec.}, 2017.

\bibitem{dac-invited-paper16}
W.~Burleson et~al.
\newblock {Who Is the Major Threat to Tomorrow's Security? You, the Hardware
  Designer}.
\newblock {\em {DAC}}, 2016.

\bibitem{cai-date12}
Y.~Cai et~al.
\newblock {Error Patterns in {MLC NAND} Flash Memory: Measurement,
  Characterization, and Analysis}.
\newblock In {\em DATE}, 2012.

\bibitem{cai-iccd12}
Y.~Cai et~al.
\newblock {{Flash Correct-and-Refresh}: Retention-Aware Error Management for
  Increased Flash Memory Lifetime}.
\newblock In {\em ICCD}, 2012.

\bibitem{cai-itj2013}
Y.~Cai et~al.
\newblock {Error Analysis and Retention-Aware Error Management for NAND Flash
  Memory}.
\newblock {\em ITJ}, 2013.

\bibitem{cai-iccd13}
Y.~Cai et~al.
\newblock {Program Interference in {MLC NAND} Flash Memory: Characterization,
  Modeling, and Mitigation}.
\newblock In {\em ICCD}, 2013.

\bibitem{cai-date13}
Y.~Cai et~al.
\newblock {Threshold Voltage Distribution in {MLC NAND} Flash Memory:
  Characterization, Analysis and Modeling}.
\newblock In {\em DATE}, 2013.

\bibitem{cai-sigmetrics14}
Y.~Cai et~al.
\newblock {Neighbor-Cell Assisted Error Correction for {MLC NAND} Flash
  Memories}.
\newblock In {\em SIGMETRICS}, 2014.

\bibitem{cai-hpca17}
Y.~Cai et~al.
\newblock {Vulnerabilities in MLC NAND Flash Memory Programming: Experimental
  Analysis, Exploits, and Mitigation Techniques}.
\newblock In {\em HPCA}, 2017.

\bibitem{yucai-thesis}
Yu~Cai.
\newblock {\em {NAND flash memory: Characterization, Analysis, Modeling and
  Mechanisms}}.
\newblock PhD thesis, Carnegie Mellon University, 2012.

\bibitem{cai-hpca15}
Yu~Cai et~al.
\newblock {Data Retention in {MLC NAND} Flash Memory: Characterization,
  Optimization and Recovery}.
\newblock In {\em HPCA}, 2015.

\bibitem{cai-dsn15}
Yu~Cai et~al.
\newblock {Read Disturb Errors in MLC NAND Flash Memory: Characterization,
  Mitigation, and Recovery}.
\newblock In {\em DSN}, 2015.

\bibitem{cai2017error}
Yu~Cai, Saugata Ghose, Erich~F Haratsch, Yixin Luo, and Onur Mutlu.
\newblock {Error Characterization, Mitigation, and Recovery in
  Flash-memory-based Solid-state Drives}.
\newblock {\em Proceedings of the IEEE}, 2017.

\bibitem{cai2017errors}
Yu~Cai, Saugata Ghose, Erich~F Haratsch, Yixin Luo, and Onur Mutlu.
\newblock {Errors in Flash-Memory-Based Solid-State Drives: Analysis,
  Mitigation, and Recovery}.
\newblock {\em arXiv preprint arXiv:1711.11427}, 2017.

\bibitem{dram-process-variation-3}
Karthik Chandrasekar et~al.
\newblock {Exploiting Expendable Process-margins in DRAMs for Run-time
  Performance Optimization}.
\newblock In {\em DATE}, 2014.

\bibitem{kevinchang-sigmetrics16}
K.~Chang et~al.
\newblock {Understanding Latency Variation in Modern DRAM Chips: Experimental
  Characterization, Analysis, and Optimization}.
\newblock {\em SIGMETRICS}, 2016.

\bibitem{darp-hpca2014}
Kevin Chang et~al.
\newblock {Improving {DRAM} Performance by Parallelizing Refreshes with
  Accesses}.
\newblock In {\em HPCA}, 2014.

\bibitem{chen-ieeetmag10}
E.~Chen et~al.
\newblock {Advances and Future Prospects of Spin-Transfer Torque Random Access
  Memory}.
\newblock {\em IEEE Transactions on Magnetics}, 2010.

\bibitem{vrl-dram}
Anup Das et~al.
\newblock {VRL-DRAM: Improving DRAM Performance via Variable Refresh Latency}.
\newblock In {\em DAC}, 2018.

\bibitem{rh-cisco}
Troy Fridley and Omar Santos.
\newblock {Mitigations Available for the DRAM Row Hammer Vulnerability}.
\newblock
  \url{http://blogs.cisco.com/security/mitigations-available-for-the-dram-row-hammer-vulnerability},
  {March} 2015.

\bibitem{glitch-vu}
P.~Frigo et~al.
\newblock {Grand Pwning Unit: Accelerating Microarchitectural Attacks with the
  GPU}.
\newblock {\em {IEEE S\&P}}, 2018.

\bibitem{gomez2016dram}
Hector Gomez, Andres Amaya, and Elkim Roa.
\newblock {DRAM Row-hammer Attack Reduction using Dummy Cells}.
\newblock In {\em NORCAS}, 2016.

\bibitem{arstechnica_ddr4-rh}
Dan Goodin.
\newblock {Once thought safe, DDR4 memory shown to be vulnerable to Rowhammer}.
\newblock
  \url{https://arstechnica.com/information-technology/2016/03/once-thought-safe-ddr4-memory-shown-to-be-vulnerable-to-rowhammer/},
  2016.

\bibitem{wired-rh}
Andy Greenberg.
\newblock {Forget Software -- Now Hackers are Exploiting Physics}.
\newblock
  \url{https://www.wired.com/2016/08/new-form-hacking-breaks-ideas-computers-work/},
  2016.

\bibitem{anotherflip}
D.~Gruss et~al.
\newblock {Another Flip in the Wall of Rowhammer Defenses}.
\newblock {\em {IEEE S\&P}}, 2018.

\bibitem{rowhammer-js}
Daniel Gruss et~al.
\newblock Rowhammer.js: {A} remote software-induced fault attack in javascript.
\newblock {\em CoRR}, abs/1507.06955, 2015.

\bibitem{rh-zdnet1}
Robin Harris.
\newblock {Flipping DRAM bits - maliciously}.
\newblock \url{http://www.zdnet.com/article/flipping-dram-bits-maliciously/},
  {December} 2014.

\bibitem{softmc}
Hasan Hassan et~al.
\newblock {SoftMC: A Flexible and Practical Open-Source Infrastructure for
  Enabling Experimental DRAM Studies}.
\newblock In {\em HPCA}, 2017.

\bibitem{rh-hp}
{Hewlett-Packard Enterprise}.
\newblock {HP Moonshot Component Pack Version 2015.05.0}.
\newblock
  \url{http://h17007.www1.hp.com/us/en/enterprise/servers/products/moonshot/
  component-pack/index.aspx}, 2015.

\bibitem{irazoqui2016mascat}
Gorka Irazoqui, Thomas Eisenbarth, and Berk Sunar.
\newblock {MASCAT: Stopping Microarchitectural Attacks Before Execution}.
\newblock {\em IACR Cryptology ePrint Archive}, 2016.

\bibitem{jang2017sgx}
Yeongjin Jang, Jaehyuk Lee, Sangho Lee, and Taesoo Kim.
\newblock {SGX-Bomb: Locking Down the Processor via Rowhammer Attack}.
\newblock In {\em SysTEX}, 2017.

\bibitem{kang-memforum2014}
Uksong Kang et~al.
\newblock {Co-Architecting Controllers and {DRAM} to Enhance {DRAM} Process
  Scaling}.
\newblock In {\em {The Memory Forum}}, 2014.

\bibitem{samira-sigmetrics14}
Samira Khan et~al.
\newblock {The Efficacy of Error Mitigation Techniques for {DRAM} Retention
  Failures: A Comparative Experimental Study}.
\newblock {\em SIGMETRICS}, 2014.

\bibitem{memcon-cal16}
Samira Khan et~al.
\newblock {A Case for Memory Content-Based Detection and Mitigation of
  Data-Dependent Failures in DRAM}.
\newblock {\em {CAL}}, 2016.

\bibitem{khan-dsn16}
Samira Khan et~al.
\newblock {PARBOR: An Efficient System-Level Technique to Detect Data-Dependent
  Failures in DRAM}.
\newblock In {\em DSN}, 2016.

\bibitem{moin-rowhammer}
Dae-Hyun Kim et~al.
\newblock {Architectural Support for Mitigating Row Hammering in DRAM
  Memories}.
\newblock {\em {IEEE CAL}}, 2015.

\bibitem{kim2018solar}
Jeremie~S Kim, Minesh Patel, Hasan Hassan, and Onur Mutlu.
\newblock {Solar-DRAM: Reducing DRAM Access Latency by Exploiting the Variation
  in Local Bitlines}.
\newblock In {\em ICCD}, 2018.

\bibitem{kim2018dram}
Jeremie~S. Kim, Minesh Patel, Hasan Hassan, and Onur Mutlu.
\newblock {The DRAM Latency PUF: Quickly Evaluating Physical Unclonable
  Functions by Exploiting the Latency-Reliability Tradeoff in Modern Commodity
  DRAM Devices}.
\newblock In {\em HPCA}, 2018.

\bibitem{kim2019drange}
Jeremie~S. Kim, Minesh Patel, Hasan Hassan, Lois Orosa, and Onur Mutlu.
\newblock {D-RaNGe: Using Commodity DRAM Devices to Generate True Random
  Numbers with Low Latency and High Throughput}.
\newblock In {\em HPCA}, 2019.

\bibitem{yoongu-thesis}
Yoongu Kim.
\newblock {\em {Architectural Techniques to Enhance DRAM Scaling}}.
\newblock PhD thesis, Carnegie Mellon University, 2015.

\bibitem{rowhammer-isca2014}
Yoongu Kim et~al.
\newblock {Flipping Bits in Memory Without Accessing Them: An Experimental
  Study of {DRAM} Disturbance Errors}.
\newblock In {\em ISCA}, 2014.

\bibitem{kocher2018spectre}
Paul Kocher, Daniel Genkin, Daniel Gruss, Werner Haas, Mike Hamburg, Moritz
  Lipp, Stefan Mangard, Thomas Prescher, Michael Schwarz, and Yuval Yarom.
\newblock {Spectre Attacks: Exploiting Speculative Execution}.
\newblock {\em S\&P}, 2018.

\bibitem{kultursay-ispass13}
E.~Kultursay et~al.
\newblock Evaluating {STT-RAM} as an energy-efficient main memory alternative.
\newblock In {\em ISPASS}, 2013.

\bibitem{rowhammer-thirdio}
Mark Lanteigne.
\newblock {How Rowhammer Could Be Used to Exploit Weaknesses in Computer
  Hardware}.
\newblock \url{http://www.thirdio.com/rowhammer.pdf}, {March} 2016.

\bibitem{pcm-isca09}
B.~C. Lee et~al.
\newblock {Architecting Phase Change Memory as a Scalable {DRAM} Alternative}.
\newblock In {\em ISCA}, 2009.

\bibitem{pcm-cacm10}
B.~C. Lee et~al.
\newblock {Phase Change Memory Architecture and the Quest for Scalability}.
\newblock {\em {CACM}}, 2010.

\bibitem{pcm-ieeemicro10}
Benjamin~C. Lee et~al.
\newblock {Phase Change Technology and the Future of Main Memory}.
\newblock {\em IEEE Micro}, 2010.

\bibitem{donghyuk-thesis-arxiv16}
D.~Lee.
\newblock {Reducing DRAM Latency by Exploiting Heterogeneity}.
\newblock {\em {ArXiV}}, 2016.

\bibitem{aldram}
D.~Lee et~al.
\newblock {Adaptive-Latency {DRAM}: Optimizing {DRAM} Timing for the
  Common-Case}.
\newblock In {\em HPCA}, 2015.

\bibitem{lee2017design}
Donghyuk Lee, Samira Khan, Lavanya Subramanian, Saugata Ghose, Rachata
  Ausavarungnirun, Gennady Pekhimenko, Vivek Seshadri, and Onur Mutlu.
\newblock {Design-induced Latency Variation in Modern DRAM Chips:
  Characterization, Analysis, and Latency Reduction Mechanisms}.
\newblock {\em POMACS}, 2017.

\bibitem{lee2018twice}
Eojin Lee, Sukhan Lee, G~Edward Suh, and Jung~Ho Ahn.
\newblock {TWiCe: Time Window Counter Based Row Refresh to Prevent
  Row-Hammering}.
\newblock {\em CAL}, 2018.

\bibitem{rh-lenovo}
{Lenovo}.
\newblock {Row Hammer Privilege Escalation}.
\newblock \url{https://support.lenovo.com/us/en/product\_security/row\_hammer},
  {March} 2015.

\bibitem{nethammer}
M.~Lipp et~al.
\newblock {Nethammer: Inducing Rowhammer Faults through Network Requests}.
\newblock {\em {arxiv.org}}, 2018.

\bibitem{lipp2018meltdown}
Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas,
  Anders Fogh, Jann Horn, Stefan Mangard, Paul Kocher, Daniel Genkin, et~al.
\newblock {Meltdown: Reading Kernel Memory from User Space}.
\newblock In {\em USENIX Security}, 2018.

\bibitem{raidr}
J.~Liu et~al.
\newblock {RAIDR}: Retention-aware intelligent {DRAM} refresh.
\newblock {\em ISCA}, 2012.

\bibitem{dram-isca2013}
J.~Liu et~al.
\newblock An experimental study of data retention behavior in modern {DRAM}
  devices: Implications for retention time profiling mechanisms.
\newblock {\em ISCA}, 2013.

\bibitem{warm-msst15}
Y.~Luo et~al.
\newblock {WARM: Improving NAND Flash Memory Lifetime with Write-hotness Aware
  Retention Management}.
\newblock {\em {MSST}}, 2015.

\bibitem{yixin-jsac16}
Yixin Luo et~al.
\newblock {Enabling Accurate and Practical Online Flash Channel Modeling for
  Modern MLC NAND Flash Memory}.
\newblock {\em {JSAC}}, 2016.

\bibitem{luo2018heatwatch}
Yixin Luo, Saugata Ghose, Yu~Cai, Erich~F Haratsch, and Onur Mutlu.
\newblock {HeatWatch: Improving 3D NAND Flash Memory Device Reliability by
  Exploiting Self-Recovery and Temperature Awareness}.
\newblock In {\em HPCA}, 2018.

\bibitem{luo2018improving}
Yixin Luo, Saugata Ghose, Yu~Cai, Erich~F Haratsch, and Onur Mutlu.
\newblock {Improving 3D NAND Flash Memory Lifetime by Tolerating Early
  Retention Loss and Process Variation}.
\newblock {\em POMACS}, 2018.

\bibitem{mandelman-jrd02}
J.~Mandelman et~al.
\newblock Challenges and future directions for the scaling of dynamic
  random-access memory ({DRAM}).
\newblock {\em {IBM Journal of Research and Development}}, 46, 2002.

\bibitem{meza-weed13}
J.~Meza et~al.
\newblock {A Case for Efficient Hardware-Software Cooperative Management of
  Storage and Memory}.
\newblock In {\em WEED}, 2013.

\bibitem{justin-flash-sigmetrics15}
J.~Meza et~al.
\newblock {A Large-Scale Study of Flash Memory Errors in the Field}.
\newblock In {\em SIGMETRICS}, 2015.

\bibitem{justin-memerrors-dsn15}
J.~Meza et~al.
\newblock {Revisiting Memory Errors in Large-Scale Production Data Centers:
  Analysis and Modeling of New Trends from the Field}.
\newblock {\em DSN}, 2015.

\bibitem{mutlu-imw13}
O.~Mutlu.
\newblock {Memory Scaling: A Systems Architecture Perspective}.
\newblock {\em IMW}, 2013.

\bibitem{onur-date17}
O.~Mutlu.
\newblock {The RowHammer Problem and Other Issues we may Face as Memory Becomes
  Denser}.
\newblock {\em {DATE}}, 2017.

\bibitem{flash-fms-talk}
Onur Mutlu.
\newblock {Error Analysis and Management for MLC NAND Flash Memory}.
\newblock In {\em {Flash Memory Summit}}, 2014.

\bibitem{superfri14}
Onur Mutlu and Lavanya Subramanian.
\newblock Research problems and opportunities in memory systems.
\newblock {\em SUPERFRI}, 2014.

\bibitem{rh-passmark}
{PassMark Software}.
\newblock {MemTest86: The Original Industry Standard Memory Diagnostic
  Utility}.
\newblock \url{http://www.memtest86.com/troubleshooting.htm}, 2015.

\bibitem{patel2017reach}
Minesh Patel, Jeremie~S Kim, and Onur Mutlu.
\newblock {The Reach Profiler (REAPER): Enabling the Mitigation of DRAM
  Retention Failures via Profiling at Aggressive Conditions}.
\newblock {\em ISCA}, 2017.

\bibitem{pessl2016drama}
Peter Pessl, Daniel Gruss, Cl{\'e}mentine Maurice, Michael Schwarz, and Stefan
  Mangard.
\newblock {DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks}.
\newblock In {\em USENIX Security}, 2016.

\bibitem{poddebniak2018attacking}
Damian Poddebniak, Juraj Somorovsky, Sebastian Schinzel, Manfred Lochter, and
  Paul R{\"o}sler.
\newblock {Attacking Deterministic Signature Schemes using Fault Attacks}.
\newblock In {\em EuroS\&P}, 2018.

\bibitem{qiao2016new}
Rui Qiao and Mark Seaborn.
\newblock {A New Approach for Rowhammer Attacks}.
\newblock In {\em HOST}, 2016.

\bibitem{moin-isca09}
M.~K. Qureshi et~al.
\newblock Scalable high performance main memory system using phase-change
  memory technology.
\newblock In {\em ISCA}, 2009.

\bibitem{avatar-dsn15}
M.~K. Qureshi et~al.
\newblock {AVATAR: A Variable-Retention-Time (VRT) Aware Refresh for DRAM
  Systems}.
\newblock In {\em DSN}, 2015.

\bibitem{moin-micro09}
Moinuddin~K. Qureshi et~al.
\newblock {Enhancing Lifetime and Security of Phase Change Memories via
  Start-Gap Wear Leveling}.
\newblock In {\em MICRO}, 2009.

\bibitem{raoux-pcm}
S.~Raoux et~al.
\newblock {Phase-change Random Access Memory: A Scalable Technology}.
\newblock {\em {IBM Journal of Research and Development}}, 2008.

\bibitem{flip-feng-shui}
K.~Razavi et~al.
\newblock {Flip Feng Shui: Hammering a Needle in the Software Stack}.
\newblock {\em {USENIX Security}}, 2016.

\bibitem{flash-field-analysis2}
Bianca Schroeder et~al.
\newblock {Flash Reliability in Production: The Expected and the Unexpected}.
\newblock In {\em {USENIX FAST}}, 2016.

\bibitem{google-project-zero}
Mark Seaborn and Thomas Dullien.
\newblock {Exploiting the DRAM Rowhammer Bug to Gain Kernel Privileges}.
\newblock
  \url{http://googleprojectzero.blogspot.com.tr/2015/03/exploiting-dram-rowhammer-\newline
bug-to-gain.html},
  2015.

\bibitem{google-rh-blackhat}
Mark Seaborn and Thomas Dullien.
\newblock {Exploiting the DRAM rowhammer bug to gain kernel privileges}.
\newblock {\em BlackHat}, 2016.

\bibitem{seyedzadeh2017counter}
Seyed~Mohammad Seyedzadeh, Alex~K Jones, and Rami Melhem.
\newblock {Counter-based Tree Structure for Row Hammering Mitigation in DRAM}.
\newblock {\em CAL}, 2017.

\bibitem{son2017making}
Mungyu Son, Hyunsun Park, Junwhan Ahn, and Sungjoo Yoo.
\newblock {Making DRAM Stronger Against Row Hammering}.
\newblock In {\em DAC}, 2017.

\bibitem{dram-field-analysis2}
Vilas Sridharan, Nathan DeBardeleben, Sean Blanchard, Kurt~B. Ferreira, Jon
  Stearley, John Shalf, and Sudhanva Gurumurthi.
\newblock {Memory Errors in Modern Systems: The Good, The Bad, and The Ugly}.
\newblock In {\em ASPLOS}, 2015.

\bibitem{dram-field-analysis3}
Vilas Sridharan and Dean Liberty.
\newblock {A Study of {DRAM} Failures in the Field}.
\newblock In {\em {SC}}, 2012.

\bibitem{dram-field-analysis4}
Vilas Sridharan, Jon Stearley, Nathan DeBardeleben, Sean Blanchard, and
  Sudhanva Gurumurthi.
\newblock {Feng Shui of Supercomputer Memory: Positional Effects in {DRAM} and
  {SRAM} Faults}.
\newblock In {\em SC}, 2013.

\bibitem{throwhammer}
A.~Tatar et~al.
\newblock {Throwhammer: Rowhammer Attacks over the Network and Defenses}.
\newblock {\em {USENIX ATC}}, 2018.

\bibitem{tatar2018defeating}
Andrei Tatar, Cristiano Giuffrida, Herbert Bos, and Kaveh Razavi.
\newblock {Defeating Software Mitigations Against Rowhammer: A Surgical
  Precision Hammer}.
\newblock In {\em RAID}, 2018.

\bibitem{drammer}
V.~van~der Veen et~al.
\newblock {Drammer: Deterministic Rowhammer Attacks on Mobile Platforms}.
\newblock {\em {CCS}}, 2016.

\bibitem{van2018guardion}
Victor van~der Veen, Martina Lindorfer, Yanick Fratantonio,
  Harikrishnan~Padmanabha Pillai, Giovanni Vigna, Christopher Kruegel, Herbert
  Bos, and Kaveh Razavi.
\newblock {GuardION: Practical Mitigation of DMA-Based Rowhammer Attacks on
  ARM}.
\newblock In {\em DIMVA}, 2018.

\bibitem{rowhammer-wikipedia}
Wikipedia.
\newblock {Row hammer}.
\newblock \url{https://en.wikipedia.org/wiki/Row\_hammer}.

\bibitem{wong-pcm}
H-S.~P. Wong et~al.
\newblock {Phase Change Memory}.
\newblock {\em Proceedings of the IEEE}, 2010.

\bibitem{wong-rram}
H-S.~P. Wong et~al.
\newblock {Metal-Oxide {RRAM}}.
\newblock In {\em Proceedings of the IEEE}, 2012.

\bibitem{cloudflops}
Y.~Xiao et~al.
\newblock {One Bit Flips, One Cloud Flops: Cross-VM Row Hammer Attacks and
  Privilege Escalation}.
\newblock {\em {USENIX Sec.}}, 2016.

\bibitem{rbla}
H.~Yoon et~al.
\newblock {Row Buffer Locality Aware Caching Policies for Hybrid Memories}.
\newblock In {\em ICCD}, 2012.

\bibitem{justin-taco14}
HanBin Yoon et~al.
\newblock {Efficient Data Mapping and Buffering Techniques for Multi-Level Cell
  Phase-Change Memories}.
\newblock {\em TACO}, 2014.

\bibitem{zhou-isca09}
Ping Zhou et~al.
\newblock {A Durable and Energy Efficient Main Memory using Phase Change Memory
  Technology}.
\newblock In {\em ISCA}, 2009.

\end{thebibliography}
