// Seed: 3562114321
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  timeprecision 1ps;
endmodule
module module_1 #(
    parameter id_1 = 32'd90,
    parameter id_2 = 32'd59,
    parameter id_4 = 32'd63
) (
    input wor id_0,
    output wire _id_1,
    output wand _id_2,
    input tri id_3,
    input supply0 _id_4
);
  struct {
    logic [id_2 : id_4  ==  id_1] id_6;
    logic [id_2 : 1] id_7;
  } [id_2 : -1]
      id_8, id_9;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_6,
      id_7,
      id_6,
      id_7
  );
endmodule
