-- generated by newgenasym Mon Jan 11 10:37:32 2010

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity r1rw0416dsb is
    port (    
	A0:        INOUT  STD_LOGIC;    
	A1:        INOUT  STD_LOGIC;    
	A10:       INOUT  STD_LOGIC;    
	A11:       INOUT  STD_LOGIC;    
	A12:       INOUT  STD_LOGIC;    
	A13:       INOUT  STD_LOGIC;    
	A14:       INOUT  STD_LOGIC;    
	A15:       INOUT  STD_LOGIC;    
	A16:       INOUT  STD_LOGIC;    
	A17:       INOUT  STD_LOGIC;    
	A2:        INOUT  STD_LOGIC;    
	A3:        INOUT  STD_LOGIC;    
	A4:        INOUT  STD_LOGIC;    
	A5:        INOUT  STD_LOGIC;    
	A6:        INOUT  STD_LOGIC;    
	A7:        INOUT  STD_LOGIC;    
	A8:        INOUT  STD_LOGIC;    
	A9:        INOUT  STD_LOGIC;    
	\cs#\:     INOUT  STD_LOGIC;    
	\i/o1\:    INOUT  STD_LOGIC;    
	\i/o10\:   INOUT  STD_LOGIC;    
	\i/o11\:   INOUT  STD_LOGIC;    
	\i/o12\:   INOUT  STD_LOGIC;    
	\i/o13\:   INOUT  STD_LOGIC;    
	\i/o14\:   INOUT  STD_LOGIC;    
	\i/o15\:   INOUT  STD_LOGIC;    
	\i/o16\:   INOUT  STD_LOGIC;    
	\i/o2\:    INOUT  STD_LOGIC;    
	\i/o3\:    INOUT  STD_LOGIC;    
	\i/o4\:    INOUT  STD_LOGIC;    
	\i/o5\:    INOUT  STD_LOGIC;    
	\i/o6\:    INOUT  STD_LOGIC;    
	\i/o7\:    INOUT  STD_LOGIC;    
	\i/o8\:    INOUT  STD_LOGIC;    
	\i/o9\:    INOUT  STD_LOGIC;    
	\lb#\:     INOUT  STD_LOGIC;    
	NC:        INOUT  STD_LOGIC;    
	\oe#\:     INOUT  STD_LOGIC;    
	\ub#\:     INOUT  STD_LOGIC;    
	VCC:       INOUT  STD_LOGIC;    
	VCC2:      INOUT  STD_LOGIC;    
	VSS:       INOUT  STD_LOGIC;    
	VSS2:      INOUT  STD_LOGIC;    
	\we#\:     INOUT  STD_LOGIC);
end r1rw0416dsb;
