

================================================================
== Vivado HLS Report for 'Read_In_buf_line'
================================================================
* Date:           Sun Feb 28 21:28:41 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv_v1.prj
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       66|     1082| 0.660 us | 10.820 us |   66|  1082|   none  |
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- L_Inner      |       64|      234|        36|          1|          1| 30 ~ 200 |    yes   |
        |- Loop 2       |      410|     1080|  41 ~ 54 |          -|          -|  10 ~ 20 |    no    |
        | + Inner_pad   |       37|       44|        36|          1|          1|  3 ~ 10  |    yes   |
        | + Inner_norm  |       37|       44|        36|          1|          1|  3 ~ 10  |    yes   |
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|     12|       0|    1251|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|    6849|    5214|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     236|    -|
|Register         |        0|      -|     886|     144|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     12|    7735|    6845|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |       1|       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-------------------------+----------------------+---------+-------+------+------+-----+
    |Systolic_Array_Cobkb_U5  |Systolic_Array_Cobkb  |        0|      0|  2283|  1738|    0|
    |Systolic_Array_Cobkb_U6  |Systolic_Array_Cobkb  |        0|      0|  2283|  1738|    0|
    |Systolic_Array_Cobkb_U7  |Systolic_Array_Cobkb  |        0|      0|  2283|  1738|    0|
    +-------------------------+----------------------+---------+-------+------+------+-----+
    |Total                    |                      |        0|      0|  6849|  5214|    0|
    +-------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln235_1_fu_585_p2               |     *    |      3|  0|  20|          32|          31|
    |mul_ln235_fu_407_p2                 |     *    |      3|  0|  20|          32|          32|
    |mul_ln248_fu_444_p2                 |     *    |      3|  0|  20|          32|          31|
    |mul_ln253_fu_385_p2                 |     *    |      3|  0|  20|          32|          32|
    |add_ln234_fu_305_p2                 |     +    |      0|  0|  39|          32|           2|
    |add_ln235_1_fu_567_p2               |     +    |      0|  0|  38|          31|           1|
    |add_ln235_fu_561_p2                 |     +    |      0|  0|  71|          64|           1|
    |add_ln237_fu_618_p2                 |     +    |      0|  0|  38|          31|           1|
    |add_ln239_fu_602_p2                 |     +    |      0|  0|  32|          32|          32|
    |add_ln248_fu_527_p2                 |     +    |      0|  0|  32|          32|          32|
    |add_ln253_1_fu_462_p2               |     +    |      0|  0|  41|          34|          34|
    |add_ln253_2_fu_492_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln253_fu_453_p2                 |     +    |      0|  0|  40|          33|          33|
    |grp_fu_502_p0                       |     +    |      0|  0|  32|          32|          32|
    |grp_fu_537_p0                       |     +    |      0|  0|  32|          32|          32|
    |grp_fu_613_p0                       |     +    |      0|  0|  32|          32|          32|
    |i_fu_422_p2                         |     +    |      0|  0|  38|          31|           1|
    |j_1_fu_521_p2                       |     +    |      0|  0|  38|          31|           1|
    |j_2_fu_486_p2                       |     +    |      0|  0|  38|          31|           1|
    |sub_ln234_1_fu_231_p2               |     -    |      0|  0|  39|           1|          32|
    |sub_ln234_2_fu_251_p2               |     -    |      0|  0|  39|           1|          32|
    |sub_ln234_3_fu_319_p2               |     -    |      0|  0|  39|           3|          32|
    |sub_ln234_4_fu_339_p2               |     -    |      0|  0|  39|           1|          32|
    |sub_ln234_fu_367_p2                 |     -    |      0|  0|  39|          32|          32|
    |sub_ln245_fu_379_p2                 |     -    |      0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state44_pp0_stage0_iter34  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln234_1_fu_373_p2              |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln234_fu_279_p2                |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln235_fu_556_p2                |   icmp   |      0|  0|  29|          64|          64|
    |icmp_ln237_fu_551_p2                |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln243_fu_417_p2                |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln245_1_fu_433_p2              |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln245_fu_428_p2                |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln246_fu_516_p2                |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln251_fu_481_p2                |   icmp   |      0|  0|  20|          32|          32|
    |or_ln245_fu_438_p2                  |    or    |      0|  0|   2|           1|           1|
    |j_fu_624_p3                         |  select  |      0|  0|  31|           1|          31|
    |select_ln234_1_fu_359_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln234_fu_271_p3              |  select  |      0|  0|  32|           1|          32|
    |select_ln235_1_fu_590_p3            |  select  |      0|  0|  31|           1|          31|
    |select_ln235_fu_573_p3              |  select  |      0|  0|  31|           1|          31|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |     12|  0|1251|        1045|        1074|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |In_buf_address0               |  21|          4|    9|         36|
    |In_buf_d0                     |  15|          3|   32|         96|
    |In_ddr_blk_n_AR               |   9|          2|    1|          2|
    |In_ddr_blk_n_R                |   9|          2|    1|          2|
    |ap_NS_fsm                     |  65|         16|    1|         16|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter35      |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter35      |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter35      |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_201_p4  |   9|          2|   31|         62|
    |i1_0_reg_153                  |   9|          2|   31|         62|
    |i_0_reg_197                   |   9|          2|   31|         62|
    |indvar_flatten_reg_186        |   9|          2|   64|        128|
    |j2_0_reg_175                  |   9|          2|   31|         62|
    |j3_0_reg_164                  |   9|          2|   31|         62|
    |j_0_reg_208                   |   9|          2|   31|         62|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 236|         53|  300|        664|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |In_ddr_addr_read_reg_738  |  32|   0|   32|          0|
    |In_ddr_addr_reg_718       |  32|   0|   32|          0|
    |ap_CS_fsm                 |  15|   0|   15|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter23  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter24  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter25  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter26  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter27  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter28  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter29  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter30  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter31  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter32  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter33  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter34  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter35  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter20  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter21  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter22  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter23  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter24  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter25  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter26  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter27  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter28  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter29  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter30  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter31  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter32  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter33  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter34  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter35  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9   |   1|   0|    1|          0|
    |i1_0_reg_153              |  31|   0|   31|          0|
    |i_0_reg_197               |  31|   0|   31|          0|
    |i_reg_703                 |  31|   0|   31|          0|
    |icmp_ln235_reg_757        |   1|   0|    1|          0|
    |icmp_ln246_reg_743        |   1|   0|    1|          0|
    |icmp_ln251_reg_724        |   1|   0|    1|          0|
    |indvar_flatten_reg_186    |  64|   0|   64|          0|
    |j2_0_reg_175              |  31|   0|   31|          0|
    |j3_0_reg_164              |  31|   0|   31|          0|
    |j_0_reg_208               |  31|   0|   31|          0|
    |mul_ln235_reg_694         |  64|   0|   64|          0|
    |mul_ln248_reg_712         |  32|   0|   32|          0|
    |select_ln234_reg_637      |  32|   0|   32|          0|
    |select_ln235_reg_766      |  31|   0|   31|          0|
    |sext_ln253_reg_684        |  33|   0|   33|          0|
    |sub_ln245_reg_679         |  32|   0|   32|          0|
    |zext_ln243_1_reg_689      |  30|   0|   34|          4|
    |icmp_ln235_reg_757        |  64|  48|    1|          0|
    |icmp_ln246_reg_743        |  64|  48|    1|          0|
    |icmp_ln251_reg_724        |  64|  48|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 886| 144|  701|          4|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | Read_In_buf_line | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | Read_In_buf_line | return value |
|ap_start               |  in |    1| ap_ctrl_hs | Read_In_buf_line | return value |
|ap_done                | out |    1| ap_ctrl_hs | Read_In_buf_line | return value |
|ap_idle                | out |    1| ap_ctrl_hs | Read_In_buf_line | return value |
|ap_ready               | out |    1| ap_ctrl_hs | Read_In_buf_line | return value |
|In_buf_address0        | out |    9|  ap_memory |      In_buf      |     array    |
|In_buf_ce0             | out |    1|  ap_memory |      In_buf      |     array    |
|In_buf_we0             | out |    1|  ap_memory |      In_buf      |     array    |
|In_buf_d0              | out |   32|  ap_memory |      In_buf      |     array    |
|m_axi_In_ddr_AWVALID   | out |    1|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_AWREADY   |  in |    1|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_AWADDR    | out |   32|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_AWID      | out |    1|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_AWLEN     | out |   32|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_AWSIZE    | out |    3|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_AWBURST   | out |    2|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_AWLOCK    | out |    2|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_AWCACHE   | out |    4|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_AWPROT    | out |    3|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_AWQOS     | out |    4|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_AWREGION  | out |    4|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_AWUSER    | out |    1|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_WVALID    | out |    1|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_WREADY    |  in |    1|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_WDATA     | out |   32|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_WSTRB     | out |    4|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_WLAST     | out |    1|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_WID       | out |    1|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_WUSER     | out |    1|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_ARVALID   | out |    1|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_ARREADY   |  in |    1|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_ARADDR    | out |   32|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_ARID      | out |    1|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_ARLEN     | out |   32|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_ARSIZE    | out |    3|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_ARBURST   | out |    2|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_ARLOCK    | out |    2|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_ARCACHE   | out |    4|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_ARPROT    | out |    3|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_ARQOS     | out |    4|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_ARREGION  | out |    4|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_ARUSER    | out |    1|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_RVALID    |  in |    1|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_RREADY    | out |    1|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_RDATA     |  in |   32|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_RLAST     |  in |    1|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_RID       |  in |    1|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_RUSER     |  in |    1|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_RRESP     |  in |    2|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_BVALID    |  in |    1|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_BREADY    | out |    1|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_BRESP     |  in |    2|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_BID       |  in |    1|    m_axi   |      In_ddr      |    pointer   |
|m_axi_In_ddr_BUSER     |  in |    1|    m_axi   |      In_ddr      |    pointer   |
|In_ddr_offset          |  in |   30|   ap_none  |   In_ddr_offset  |    scalar    |
|row                    |  in |   32|   ap_none  |        row       |    scalar    |
|p_p_s                  |  in |   32|   ap_none  |       p_p_s      |    pointer   |
|p_cinp_s               |  in |   32|   ap_none  |     p_cinp_s     |    pointer   |
|p_chin_s               |  in |   32|   ap_none  |     p_chin_s     |    pointer   |
|In_buffer_end          |  in |   32|   ap_none  |   In_buffer_end  |    pointer   |
|In_buffer_length       |  in |   32|   ap_none  | In_buffer_length |    pointer   |
|p_rinp_s               |  in |   32|   ap_none  |     p_rinp_s     |    pointer   |
+-----------------------+-----+-----+------------+------------------+--------------+

