# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do kadia2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {F:/COMPSYS/kadai2/kadai2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:43 on Nov 10,2019
# vcom -reportprogress 300 -93 -work work F:/COMPSYS/kadai2/kadai2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity kadai2
# -- Compiling architecture RTL of kadai2
# End time: 22:30:44 on Nov 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {F:/COMPSYS/kadai2/clock_down.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:45 on Nov 10,2019
# vcom -reportprogress 300 -93 -work work F:/COMPSYS/kadai2/clock_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CLKDOWN
# -- Compiling architecture RTL of CLKDOWN
# End time: 22:30:45 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {F:/COMPSYS/kadai2/4bit_counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:45 on Nov 10,2019
# vcom -reportprogress 300 -93 -work work F:/COMPSYS/kadai2/4bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity COUNT
# -- Compiling architecture RTL of COUNT
# End time: 22:30:45 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {F:/COMPSYS/kadai2/leddec.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:45 on Nov 10,2019
# vcom -reportprogress 300 -93 -work work F:/COMPSYS/kadai2/leddec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LEDDEC
# -- Compiling architecture RTL of LEDDEC
# End time: 22:30:45 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/4bit_counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:04 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/4bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity COUNT
# -- Compiling architecture RTL of COUNT
# End time: 22:31:04 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/clock_down.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:04 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/clock_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CLKDOWN
# -- Compiling architecture RTL of CLKDOWN
# End time: 22:31:04 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/kadai2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:04 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/kadai2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity kadai2
# -- Compiling architecture RTL of kadai2
# End time: 22:31:04 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/leddec.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:04 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/leddec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LEDDEC
# -- Compiling architecture RTL of LEDDEC
# End time: 22:31:04 on Nov 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/tbkadai2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:04 on Nov 10,2019
# vcom -reportprogress 300 -work work F:/COMPSYS/kadai2/tbkadai2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TBkadai2
# -- Compiling architecture TESTBENCH of TBkadai2
# -- Compiling configuration CFG_TBGATE
# -- Loading entity TBkadai2
# -- Loading architecture TESTBENCH of TBkadai2
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity kadai2
# End time: 22:31:05 on Nov 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.tbkadai2 -t ns
# vsim -gui -l msim_transcript work.tbkadai2 -t ns 
# Start time: 22:31:18 on Nov 10,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tbkadai2(testbench)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.kadai2(rtl)
# Loading work.clkdown(rtl)
# Loading work.count(rtl)
# Loading work.leddec(rtl)
add wave -position insertpoint  \
sim:/tbkadai2/TB_CLK \
sim:/tbkadai2/TB_RSTN \
sim:/tbkadai2/TB_STARN \
sim:/tbkadai2/TB_STOPN \
sim:/tbkadai2/TB_LEDH \
sim:/tbkadai2/TB_LEDL \
sim:/tbkadai2/CLK_CYCLE
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tbkadai2/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 950 ns  Iteration: 1  Instance: /tbkadai2/U1/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1250 ns  Iteration: 1  Instance: /tbkadai2/U1/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1550 ns  Iteration: 1  Instance: /tbkadai2/U1/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1850 ns  Iteration: 1  Instance: /tbkadai2/U1/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2150 ns  Iteration: 1  Instance: /tbkadai2/U1/U2
# Break key hit
# Break in Process line__18 at F:/COMPSYS/kadai2/4bit_counter.vhd line 18
