// Seed: 2410658482
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output tri1  id_0,
    output uwire id_1,
    input  wand  id_2,
    output logic id_3,
    input  wor   id_4,
    input  tri0  id_5
);
  wire [-1 'b0 : 1] id_7;
  or primCall (id_3, id_5, id_9, id_4, id_7, id_2, id_8);
  wire id_8;
  ;
  always id_3 = #id_9 id_2;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8,
      id_8,
      id_7,
      id_7
  );
endmodule
