$date
	Sat Oct 22 23:04:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#677518
b11000 &
b11000 %
1$
b11000 !
1"
#677519
0"
#677522
b1100 &
b1100 %
#677526
b110 &
b110 %
#677530
b11 &
b11 %
#677534
b1010 &
b1010 %
#677538
b101 &
b101 %
#677542
b10000 &
b10000 %
#677546
b1000 &
b1000 %
#677550
b100 &
b100 %
#677554
b10 &
b10 %
#677558
b1 &
1#
b1 %
#677562
b0 &
b0 %
0#
0$
#1669787
b1011 !
1"
#1669790
b1011 &
b1011 %
1$
#1669791
0"
#1669794
b100010 &
b100010 %
#1669798
b10001 &
b10001 %
#1669802
b110100 &
b110100 %
#1669806
b11010 &
b11010 %
#1669810
b1101 &
b1101 %
#1669814
b101000 &
b101000 %
#1669818
b10100 &
b10100 %
#1669822
b1010 &
b1010 %
#1669826
b101 &
b101 %
#1669830
b10000 &
b10000 %
#1669834
b1000 &
b1000 %
#1669838
b100 &
b100 %
#1669842
b10 &
b10 %
#1669846
b1 &
1#
b1 %
#1669850
b0 &
b0 %
0#
0$
#2734368
b1101 !
1"
#2734370
b1101 &
b1101 %
1$
#2734371
0"
#2734374
b101000 &
b101000 %
#2734378
b10100 &
b10100 %
#2734382
b1010 &
b1010 %
#2734386
b101 &
b101 %
#2734390
b10000 &
b10000 %
#2734394
b1000 &
b1000 %
#2734398
b100 &
b100 %
#2734402
b10 &
b10 %
#2734406
b1 &
1#
b1 %
#2734410
b0 &
b0 %
0#
0$
#4500012
