

================================================================
== Vitis HLS Report for 'example'
================================================================
* Date:           Mon Apr 17 14:13:45 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_axi_master
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_example_Pipeline_1_fu_132                 |example_Pipeline_1                 |      131|      131|  1.310 us|  1.310 us|  131|  131|       no|
        |grp_example_Pipeline_2_fu_140                 |example_Pipeline_2                 |      131|      131|  1.310 us|  1.310 us|  131|  131|       no|
        |grp_example_Pipeline_VITIS_LOOP_178_1_fu_148  |example_Pipeline_VITIS_LOOP_178_1  |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
        |grp_dec_fu_153                                |dec                                |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_example_Pipeline_3_fu_167                 |example_Pipeline_3                 |      131|      131|  1.310 us|  1.310 us|  131|  131|       no|
        |grp_enc_fu_175                                |enc                                |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_example_Pipeline_5_fu_187                 |example_Pipeline_5                 |      131|      131|  1.310 us|  1.310 us|  131|  131|       no|
        |grp_example_Pipeline_6_fu_195                 |example_Pipeline_6                 |      131|      131|  1.310 us|  1.310 us|  131|  131|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        4|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       16|     -|    16696|    38397|    0|
|Memory               |       12|     -|       32|       65|    0|
|Multiplexer          |        -|     -|        -|      661|    -|
|Register             |        -|     -|      301|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       28|     0|    17029|    39127|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     0|        2|        9|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|        3|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+------+-------+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+------+-------+-----+
    |BUS_A_s_axi_U                                 |BUS_A_s_axi                        |        0|   0|    36|     40|    0|
    |grp_dec_fu_153                                |dec                                |        8|   0|  6619|  18427|    0|
    |grp_enc_fu_175                                |enc                                |        8|   0|  8995|  17017|    0|
    |grp_example_Pipeline_1_fu_132                 |example_Pipeline_1                 |        0|   0|    62|     77|    0|
    |grp_example_Pipeline_2_fu_140                 |example_Pipeline_2                 |        0|   0|    60|    544|    0|
    |grp_example_Pipeline_3_fu_167                 |example_Pipeline_3                 |        0|   0|    48|    498|    0|
    |grp_example_Pipeline_5_fu_187                 |example_Pipeline_5                 |        0|   0|    48|    498|    0|
    |grp_example_Pipeline_6_fu_195                 |example_Pipeline_6                 |        0|   0|    46|     75|    0|
    |grp_example_Pipeline_VITIS_LOOP_178_1_fu_148  |example_Pipeline_VITIS_LOOP_178_1  |        0|   0|    18|    103|    0|
    |gmem_m_axi_U                                  |gmem_m_axi                         |        0|   0|   764|   1118|    0|
    +----------------------------------------------+-----------------------------------+---------+----+------+-------+-----+
    |Total                                         |                                   |       16|   0| 16696|  38397|    0|
    +----------------------------------------------+-----------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |buff_U         |buff_RAM_AUTO_1R1W         |        0|  32|  65|    0|   128|   32|     1|         4096|
    |crypto_buff_U  |crypto_buff_RAM_AUTO_1R1W  |        4|   0|   0|    0|   128|  128|     1|        16384|
    |ct_U           |ct_RAM_AUTO_1R1W           |        4|   0|   0|    0|   128|  128|     1|        16384|
    |pt_U           |ct_RAM_AUTO_1R1W           |        4|   0|   0|    0|   128|  128|     1|        16384|
    +---------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                           |       12|  32|  65|    0|   512|  416|     4|        53248|
    +---------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state18_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state22_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|   4|           2|           2|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  185|         42|    1|         42|
    |buff_address0         |   20|          4|    7|         28|
    |buff_ce0              |   20|          4|    1|          4|
    |buff_ce1              |    9|          2|    1|          2|
    |buff_d0               |   14|          3|   32|         96|
    |buff_we0              |   14|          3|    1|          3|
    |crypto_buff_address0  |   20|          4|    7|         28|
    |crypto_buff_ce0       |   20|          4|    1|          4|
    |crypto_buff_we0       |    9|          2|   16|         32|
    |ct_address0           |   14|          3|    7|         21|
    |ct_ce0                |   14|          3|    1|          3|
    |ct_we0                |    9|          2|    1|          2|
    |gmem_ARADDR           |   26|          5|   64|        320|
    |gmem_ARLEN            |   20|          4|   32|        128|
    |gmem_ARVALID          |   20|          4|    1|          4|
    |gmem_AWADDR           |   31|          6|   64|        384|
    |gmem_AWLEN            |   26|          5|   32|        160|
    |gmem_AWVALID          |   26|          5|    1|          5|
    |gmem_BREADY           |   26|          5|    1|          5|
    |gmem_RREADY           |   14|          3|    1|          3|
    |gmem_WDATA            |   20|          4|   32|        128|
    |gmem_WSTRB            |   20|          4|    4|         16|
    |gmem_WVALID           |   20|          4|    1|          4|
    |gmem_blk_n_AR         |    9|          2|    1|          2|
    |gmem_blk_n_AW         |    9|          2|    1|          2|
    |gmem_blk_n_B          |    9|          2|    1|          2|
    |pt_address0           |   14|          3|    7|         21|
    |pt_ce0                |   14|          3|    1|          3|
    |pt_we0                |    9|          2|    1|          2|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  661|        139|  321|       1454|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |  41|   0|   41|          0|
    |gmem_addr_1_reg_263                                        |  64|   0|   64|          0|
    |gmem_addr_reg_251                                          |  64|   0|   64|          0|
    |grp_dec_fu_153_ap_start_reg                                |   1|   0|    1|          0|
    |grp_enc_fu_175_ap_start_reg                                |   1|   0|    1|          0|
    |grp_example_Pipeline_1_fu_132_ap_start_reg                 |   1|   0|    1|          0|
    |grp_example_Pipeline_2_fu_140_ap_start_reg                 |   1|   0|    1|          0|
    |grp_example_Pipeline_3_fu_167_ap_start_reg                 |   1|   0|    1|          0|
    |grp_example_Pipeline_5_fu_187_ap_start_reg                 |   1|   0|    1|          0|
    |grp_example_Pipeline_6_fu_195_ap_start_reg                 |   1|   0|    1|          0|
    |grp_example_Pipeline_VITIS_LOOP_178_1_fu_148_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln1_reg_256                                          |  62|   0|   62|          0|
    |trunc_ln_reg_245                                           |  62|   0|   62|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 301|   0|  301|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_BUS_A_AWVALID  |   in|    1|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_AWREADY  |  out|    1|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_AWADDR   |   in|    4|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_WVALID   |   in|    1|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_WREADY   |  out|    1|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_WDATA    |   in|   32|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_WSTRB    |   in|    4|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_ARVALID  |   in|    1|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_ARREADY  |  out|    1|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_ARADDR   |   in|    4|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_RVALID   |  out|    1|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_RREADY   |   in|    1|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_RDATA    |  out|   32|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_RRESP    |  out|    2|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_BVALID   |  out|    1|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_BREADY   |   in|    1|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_BRESP    |  out|    2|       s_axi|         BUS_A|   return void|
|ap_clk               |   in|    1|  ap_ctrl_hs|       example|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|       example|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|       example|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|          gmem|       pointer|
|a                    |   in|   64|     ap_none|             a|        scalar|
|crypto               |   in|   64|     ap_none|        crypto|        scalar|
+---------------------+-----+-----+------------+--------------+--------------+

