
testnuc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000adb8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000138f0  0800af88  0800af88  0000bf88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801e878  0801e878  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  0801e878  0801e878  0001f878  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801e880  0801e880  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801e880  0801e880  0001f880  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801e884  0801e884  0001f884  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0801e888  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002160  200001d4  0801ea5c  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002334  0801ea5c  00020334  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014890  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f41  00000000  00000000  00034a94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012e8  00000000  00000000  000379d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000def  00000000  00000000  00038cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024e57  00000000  00000000  00039aaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016695  00000000  00000000  0005e906  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e44f2  00000000  00000000  00074f9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b3  00000000  00000000  0015948d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000617c  00000000  00000000  00159540  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004a  00000000  00000000  0015f6bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00003463  00000000  00000000  0015f706  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000140  00000000  00000000  00162b69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800af70 	.word	0x0800af70

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	0800af70 	.word	0x0800af70

08000210 <arm_bitreversal_32>:
 8000210:	1c4b      	adds	r3, r1, #1
 8000212:	2b01      	cmp	r3, #1
 8000214:	bf98      	it	ls
 8000216:	4770      	bxls	lr
 8000218:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800021c:	1c91      	adds	r1, r2, #2
 800021e:	089b      	lsrs	r3, r3, #2

08000220 <arm_bitreversal_32_0>:
 8000220:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000224:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000228:	880a      	ldrh	r2, [r1, #0]
 800022a:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 800022e:	4480      	add	r8, r0
 8000230:	4481      	add	r9, r0
 8000232:	4402      	add	r2, r0
 8000234:	4484      	add	ip, r0
 8000236:	f8d9 7000 	ldr.w	r7, [r9]
 800023a:	f8d8 6000 	ldr.w	r6, [r8]
 800023e:	6815      	ldr	r5, [r2, #0]
 8000240:	f8dc 4000 	ldr.w	r4, [ip]
 8000244:	f8c9 6000 	str.w	r6, [r9]
 8000248:	f8c8 7000 	str.w	r7, [r8]
 800024c:	f8cc 5000 	str.w	r5, [ip]
 8000250:	6014      	str	r4, [r2, #0]
 8000252:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000256:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800025a:	6855      	ldr	r5, [r2, #4]
 800025c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000260:	f8c9 6004 	str.w	r6, [r9, #4]
 8000264:	f8c8 7004 	str.w	r7, [r8, #4]
 8000268:	f8cc 5004 	str.w	r5, [ip, #4]
 800026c:	6054      	str	r4, [r2, #4]
 800026e:	3108      	adds	r1, #8
 8000270:	3b01      	subs	r3, #1
 8000272:	d1d5      	bne.n	8000220 <arm_bitreversal_32_0>
 8000274:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000278:	4770      	bx	lr

0800027a <arm_bitreversal_16>:
 800027a:	1c4b      	adds	r3, r1, #1
 800027c:	2b01      	cmp	r3, #1
 800027e:	bf98      	it	ls
 8000280:	4770      	bxls	lr
 8000282:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000286:	1c91      	adds	r1, r2, #2
 8000288:	089b      	lsrs	r3, r3, #2

0800028a <arm_bitreversal_16_0>:
 800028a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800028e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000292:	880a      	ldrh	r2, [r1, #0]
 8000294:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000298:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800029c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 80002a0:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 80002a4:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 80002a8:	f8d9 7000 	ldr.w	r7, [r9]
 80002ac:	f8d8 6000 	ldr.w	r6, [r8]
 80002b0:	6815      	ldr	r5, [r2, #0]
 80002b2:	f8dc 4000 	ldr.w	r4, [ip]
 80002b6:	f8c9 6000 	str.w	r6, [r9]
 80002ba:	f8c8 7000 	str.w	r7, [r8]
 80002be:	f8cc 5000 	str.w	r5, [ip]
 80002c2:	6014      	str	r4, [r2, #0]
 80002c4:	3108      	adds	r1, #8
 80002c6:	3b01      	subs	r3, #1
 80002c8:	d1df      	bne.n	800028a <arm_bitreversal_16_0>
 80002ca:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80002ce:	4770      	bx	lr

080002d0 <memchr>:
 80002d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002d4:	2a10      	cmp	r2, #16
 80002d6:	db2b      	blt.n	8000330 <memchr+0x60>
 80002d8:	f010 0f07 	tst.w	r0, #7
 80002dc:	d008      	beq.n	80002f0 <memchr+0x20>
 80002de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002e2:	3a01      	subs	r2, #1
 80002e4:	428b      	cmp	r3, r1
 80002e6:	d02d      	beq.n	8000344 <memchr+0x74>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	b342      	cbz	r2, 8000340 <memchr+0x70>
 80002ee:	d1f6      	bne.n	80002de <memchr+0xe>
 80002f0:	b4f0      	push	{r4, r5, r6, r7}
 80002f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002fa:	f022 0407 	bic.w	r4, r2, #7
 80002fe:	f07f 0700 	mvns.w	r7, #0
 8000302:	2300      	movs	r3, #0
 8000304:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000308:	3c08      	subs	r4, #8
 800030a:	ea85 0501 	eor.w	r5, r5, r1
 800030e:	ea86 0601 	eor.w	r6, r6, r1
 8000312:	fa85 f547 	uadd8	r5, r5, r7
 8000316:	faa3 f587 	sel	r5, r3, r7
 800031a:	fa86 f647 	uadd8	r6, r6, r7
 800031e:	faa5 f687 	sel	r6, r5, r7
 8000322:	b98e      	cbnz	r6, 8000348 <memchr+0x78>
 8000324:	d1ee      	bne.n	8000304 <memchr+0x34>
 8000326:	bcf0      	pop	{r4, r5, r6, r7}
 8000328:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800032c:	f002 0207 	and.w	r2, r2, #7
 8000330:	b132      	cbz	r2, 8000340 <memchr+0x70>
 8000332:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000336:	3a01      	subs	r2, #1
 8000338:	ea83 0301 	eor.w	r3, r3, r1
 800033c:	b113      	cbz	r3, 8000344 <memchr+0x74>
 800033e:	d1f8      	bne.n	8000332 <memchr+0x62>
 8000340:	2000      	movs	r0, #0
 8000342:	4770      	bx	lr
 8000344:	3801      	subs	r0, #1
 8000346:	4770      	bx	lr
 8000348:	2d00      	cmp	r5, #0
 800034a:	bf06      	itte	eq
 800034c:	4635      	moveq	r5, r6
 800034e:	3803      	subeq	r0, #3
 8000350:	3807      	subne	r0, #7
 8000352:	f015 0f01 	tst.w	r5, #1
 8000356:	d107      	bne.n	8000368 <memchr+0x98>
 8000358:	3001      	adds	r0, #1
 800035a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800035e:	bf02      	ittt	eq
 8000360:	3001      	addeq	r0, #1
 8000362:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000366:	3001      	addeq	r0, #1
 8000368:	bcf0      	pop	{r4, r5, r6, r7}
 800036a:	3801      	subs	r0, #1
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop

08000370 <strlen>:
 8000370:	4603      	mov	r3, r0
 8000372:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000376:	2a00      	cmp	r2, #0
 8000378:	d1fb      	bne.n	8000372 <strlen+0x2>
 800037a:	1a18      	subs	r0, r3, r0
 800037c:	3801      	subs	r0, #1
 800037e:	4770      	bx	lr

08000380 <__aeabi_drsub>:
 8000380:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000384:	e002      	b.n	800038c <__adddf3>
 8000386:	bf00      	nop

08000388 <__aeabi_dsub>:
 8000388:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800038c <__adddf3>:
 800038c:	b530      	push	{r4, r5, lr}
 800038e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000392:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	bf1f      	itttt	ne
 80003a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003b2:	f000 80e2 	beq.w	800057a <__adddf3+0x1ee>
 80003b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003be:	bfb8      	it	lt
 80003c0:	426d      	neglt	r5, r5
 80003c2:	dd0c      	ble.n	80003de <__adddf3+0x52>
 80003c4:	442c      	add	r4, r5
 80003c6:	ea80 0202 	eor.w	r2, r0, r2
 80003ca:	ea81 0303 	eor.w	r3, r1, r3
 80003ce:	ea82 0000 	eor.w	r0, r2, r0
 80003d2:	ea83 0101 	eor.w	r1, r3, r1
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	2d36      	cmp	r5, #54	@ 0x36
 80003e0:	bf88      	it	hi
 80003e2:	bd30      	pophi	{r4, r5, pc}
 80003e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80003f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003f4:	d002      	beq.n	80003fc <__adddf3+0x70>
 80003f6:	4240      	negs	r0, r0
 80003f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000400:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000404:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000408:	d002      	beq.n	8000410 <__adddf3+0x84>
 800040a:	4252      	negs	r2, r2
 800040c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000410:	ea94 0f05 	teq	r4, r5
 8000414:	f000 80a7 	beq.w	8000566 <__adddf3+0x1da>
 8000418:	f1a4 0401 	sub.w	r4, r4, #1
 800041c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000420:	db0d      	blt.n	800043e <__adddf3+0xb2>
 8000422:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000426:	fa22 f205 	lsr.w	r2, r2, r5
 800042a:	1880      	adds	r0, r0, r2
 800042c:	f141 0100 	adc.w	r1, r1, #0
 8000430:	fa03 f20e 	lsl.w	r2, r3, lr
 8000434:	1880      	adds	r0, r0, r2
 8000436:	fa43 f305 	asr.w	r3, r3, r5
 800043a:	4159      	adcs	r1, r3
 800043c:	e00e      	b.n	800045c <__adddf3+0xd0>
 800043e:	f1a5 0520 	sub.w	r5, r5, #32
 8000442:	f10e 0e20 	add.w	lr, lr, #32
 8000446:	2a01      	cmp	r2, #1
 8000448:	fa03 fc0e 	lsl.w	ip, r3, lr
 800044c:	bf28      	it	cs
 800044e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000452:	fa43 f305 	asr.w	r3, r3, r5
 8000456:	18c0      	adds	r0, r0, r3
 8000458:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800045c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000460:	d507      	bpl.n	8000472 <__adddf3+0xe6>
 8000462:	f04f 0e00 	mov.w	lr, #0
 8000466:	f1dc 0c00 	rsbs	ip, ip, #0
 800046a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800046e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000472:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000476:	d31b      	bcc.n	80004b0 <__adddf3+0x124>
 8000478:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800047c:	d30c      	bcc.n	8000498 <__adddf3+0x10c>
 800047e:	0849      	lsrs	r1, r1, #1
 8000480:	ea5f 0030 	movs.w	r0, r0, rrx
 8000484:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000488:	f104 0401 	add.w	r4, r4, #1
 800048c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000490:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000494:	f080 809a 	bcs.w	80005cc <__adddf3+0x240>
 8000498:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800049c:	bf08      	it	eq
 800049e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004a2:	f150 0000 	adcs.w	r0, r0, #0
 80004a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004aa:	ea41 0105 	orr.w	r1, r1, r5
 80004ae:	bd30      	pop	{r4, r5, pc}
 80004b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004b4:	4140      	adcs	r0, r0
 80004b6:	eb41 0101 	adc.w	r1, r1, r1
 80004ba:	3c01      	subs	r4, #1
 80004bc:	bf28      	it	cs
 80004be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004c2:	d2e9      	bcs.n	8000498 <__adddf3+0x10c>
 80004c4:	f091 0f00 	teq	r1, #0
 80004c8:	bf04      	itt	eq
 80004ca:	4601      	moveq	r1, r0
 80004cc:	2000      	moveq	r0, #0
 80004ce:	fab1 f381 	clz	r3, r1
 80004d2:	bf08      	it	eq
 80004d4:	3320      	addeq	r3, #32
 80004d6:	f1a3 030b 	sub.w	r3, r3, #11
 80004da:	f1b3 0220 	subs.w	r2, r3, #32
 80004de:	da0c      	bge.n	80004fa <__adddf3+0x16e>
 80004e0:	320c      	adds	r2, #12
 80004e2:	dd08      	ble.n	80004f6 <__adddf3+0x16a>
 80004e4:	f102 0c14 	add.w	ip, r2, #20
 80004e8:	f1c2 020c 	rsb	r2, r2, #12
 80004ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80004f0:	fa21 f102 	lsr.w	r1, r1, r2
 80004f4:	e00c      	b.n	8000510 <__adddf3+0x184>
 80004f6:	f102 0214 	add.w	r2, r2, #20
 80004fa:	bfd8      	it	le
 80004fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000500:	fa01 f102 	lsl.w	r1, r1, r2
 8000504:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000508:	bfdc      	itt	le
 800050a:	ea41 010c 	orrle.w	r1, r1, ip
 800050e:	4090      	lslle	r0, r2
 8000510:	1ae4      	subs	r4, r4, r3
 8000512:	bfa2      	ittt	ge
 8000514:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000518:	4329      	orrge	r1, r5
 800051a:	bd30      	popge	{r4, r5, pc}
 800051c:	ea6f 0404 	mvn.w	r4, r4
 8000520:	3c1f      	subs	r4, #31
 8000522:	da1c      	bge.n	800055e <__adddf3+0x1d2>
 8000524:	340c      	adds	r4, #12
 8000526:	dc0e      	bgt.n	8000546 <__adddf3+0x1ba>
 8000528:	f104 0414 	add.w	r4, r4, #20
 800052c:	f1c4 0220 	rsb	r2, r4, #32
 8000530:	fa20 f004 	lsr.w	r0, r0, r4
 8000534:	fa01 f302 	lsl.w	r3, r1, r2
 8000538:	ea40 0003 	orr.w	r0, r0, r3
 800053c:	fa21 f304 	lsr.w	r3, r1, r4
 8000540:	ea45 0103 	orr.w	r1, r5, r3
 8000544:	bd30      	pop	{r4, r5, pc}
 8000546:	f1c4 040c 	rsb	r4, r4, #12
 800054a:	f1c4 0220 	rsb	r2, r4, #32
 800054e:	fa20 f002 	lsr.w	r0, r0, r2
 8000552:	fa01 f304 	lsl.w	r3, r1, r4
 8000556:	ea40 0003 	orr.w	r0, r0, r3
 800055a:	4629      	mov	r1, r5
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	fa21 f004 	lsr.w	r0, r1, r4
 8000562:	4629      	mov	r1, r5
 8000564:	bd30      	pop	{r4, r5, pc}
 8000566:	f094 0f00 	teq	r4, #0
 800056a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800056e:	bf06      	itte	eq
 8000570:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000574:	3401      	addeq	r4, #1
 8000576:	3d01      	subne	r5, #1
 8000578:	e74e      	b.n	8000418 <__adddf3+0x8c>
 800057a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800057e:	bf18      	it	ne
 8000580:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000584:	d029      	beq.n	80005da <__adddf3+0x24e>
 8000586:	ea94 0f05 	teq	r4, r5
 800058a:	bf08      	it	eq
 800058c:	ea90 0f02 	teqeq	r0, r2
 8000590:	d005      	beq.n	800059e <__adddf3+0x212>
 8000592:	ea54 0c00 	orrs.w	ip, r4, r0
 8000596:	bf04      	itt	eq
 8000598:	4619      	moveq	r1, r3
 800059a:	4610      	moveq	r0, r2
 800059c:	bd30      	pop	{r4, r5, pc}
 800059e:	ea91 0f03 	teq	r1, r3
 80005a2:	bf1e      	ittt	ne
 80005a4:	2100      	movne	r1, #0
 80005a6:	2000      	movne	r0, #0
 80005a8:	bd30      	popne	{r4, r5, pc}
 80005aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ae:	d105      	bne.n	80005bc <__adddf3+0x230>
 80005b0:	0040      	lsls	r0, r0, #1
 80005b2:	4149      	adcs	r1, r1
 80005b4:	bf28      	it	cs
 80005b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ba:	bd30      	pop	{r4, r5, pc}
 80005bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005c0:	bf3c      	itt	cc
 80005c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005c6:	bd30      	popcc	{r4, r5, pc}
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005d4:	f04f 0000 	mov.w	r0, #0
 80005d8:	bd30      	pop	{r4, r5, pc}
 80005da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005de:	bf1a      	itte	ne
 80005e0:	4619      	movne	r1, r3
 80005e2:	4610      	movne	r0, r2
 80005e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005e8:	bf1c      	itt	ne
 80005ea:	460b      	movne	r3, r1
 80005ec:	4602      	movne	r2, r0
 80005ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005f2:	bf06      	itte	eq
 80005f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005f8:	ea91 0f03 	teqeq	r1, r3
 80005fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	bf00      	nop

08000604 <__aeabi_ui2d>:
 8000604:	f090 0f00 	teq	r0, #0
 8000608:	bf04      	itt	eq
 800060a:	2100      	moveq	r1, #0
 800060c:	4770      	bxeq	lr
 800060e:	b530      	push	{r4, r5, lr}
 8000610:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000614:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000618:	f04f 0500 	mov.w	r5, #0
 800061c:	f04f 0100 	mov.w	r1, #0
 8000620:	e750      	b.n	80004c4 <__adddf3+0x138>
 8000622:	bf00      	nop

08000624 <__aeabi_i2d>:
 8000624:	f090 0f00 	teq	r0, #0
 8000628:	bf04      	itt	eq
 800062a:	2100      	moveq	r1, #0
 800062c:	4770      	bxeq	lr
 800062e:	b530      	push	{r4, r5, lr}
 8000630:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000634:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000638:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800063c:	bf48      	it	mi
 800063e:	4240      	negmi	r0, r0
 8000640:	f04f 0100 	mov.w	r1, #0
 8000644:	e73e      	b.n	80004c4 <__adddf3+0x138>
 8000646:	bf00      	nop

08000648 <__aeabi_f2d>:
 8000648:	0042      	lsls	r2, r0, #1
 800064a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800064e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000652:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000656:	bf1f      	itttt	ne
 8000658:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800065c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000660:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000664:	4770      	bxne	lr
 8000666:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800066a:	bf08      	it	eq
 800066c:	4770      	bxeq	lr
 800066e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000672:	bf04      	itt	eq
 8000674:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000678:	4770      	bxeq	lr
 800067a:	b530      	push	{r4, r5, lr}
 800067c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000680:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000684:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000688:	e71c      	b.n	80004c4 <__adddf3+0x138>
 800068a:	bf00      	nop

0800068c <__aeabi_ul2d>:
 800068c:	ea50 0201 	orrs.w	r2, r0, r1
 8000690:	bf08      	it	eq
 8000692:	4770      	bxeq	lr
 8000694:	b530      	push	{r4, r5, lr}
 8000696:	f04f 0500 	mov.w	r5, #0
 800069a:	e00a      	b.n	80006b2 <__aeabi_l2d+0x16>

0800069c <__aeabi_l2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006aa:	d502      	bpl.n	80006b2 <__aeabi_l2d+0x16>
 80006ac:	4240      	negs	r0, r0
 80006ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006be:	f43f aed8 	beq.w	8000472 <__adddf3+0xe6>
 80006c2:	f04f 0203 	mov.w	r2, #3
 80006c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ca:	bf18      	it	ne
 80006cc:	3203      	addne	r2, #3
 80006ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006d2:	bf18      	it	ne
 80006d4:	3203      	addne	r2, #3
 80006d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006da:	f1c2 0320 	rsb	r3, r2, #32
 80006de:	fa00 fc03 	lsl.w	ip, r0, r3
 80006e2:	fa20 f002 	lsr.w	r0, r0, r2
 80006e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006ea:	ea40 000e 	orr.w	r0, r0, lr
 80006ee:	fa21 f102 	lsr.w	r1, r1, r2
 80006f2:	4414      	add	r4, r2
 80006f4:	e6bd      	b.n	8000472 <__adddf3+0xe6>
 80006f6:	bf00      	nop

080006f8 <__aeabi_dmul>:
 80006f8:	b570      	push	{r4, r5, r6, lr}
 80006fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80006fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000702:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000706:	bf1d      	ittte	ne
 8000708:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800070c:	ea94 0f0c 	teqne	r4, ip
 8000710:	ea95 0f0c 	teqne	r5, ip
 8000714:	f000 f8de 	bleq	80008d4 <__aeabi_dmul+0x1dc>
 8000718:	442c      	add	r4, r5
 800071a:	ea81 0603 	eor.w	r6, r1, r3
 800071e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000722:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000726:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800072a:	bf18      	it	ne
 800072c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000730:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000734:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000738:	d038      	beq.n	80007ac <__aeabi_dmul+0xb4>
 800073a:	fba0 ce02 	umull	ip, lr, r0, r2
 800073e:	f04f 0500 	mov.w	r5, #0
 8000742:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000746:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800074a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800074e:	f04f 0600 	mov.w	r6, #0
 8000752:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000756:	f09c 0f00 	teq	ip, #0
 800075a:	bf18      	it	ne
 800075c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000760:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000764:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000768:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800076c:	d204      	bcs.n	8000778 <__aeabi_dmul+0x80>
 800076e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000772:	416d      	adcs	r5, r5
 8000774:	eb46 0606 	adc.w	r6, r6, r6
 8000778:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800077c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000780:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000784:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000788:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800078c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000790:	bf88      	it	hi
 8000792:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000796:	d81e      	bhi.n	80007d6 <__aeabi_dmul+0xde>
 8000798:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800079c:	bf08      	it	eq
 800079e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80007a2:	f150 0000 	adcs.w	r0, r0, #0
 80007a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80007b0:	ea46 0101 	orr.w	r1, r6, r1
 80007b4:	ea40 0002 	orr.w	r0, r0, r2
 80007b8:	ea81 0103 	eor.w	r1, r1, r3
 80007bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007c0:	bfc2      	ittt	gt
 80007c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007ca:	bd70      	popgt	{r4, r5, r6, pc}
 80007cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80007d0:	f04f 0e00 	mov.w	lr, #0
 80007d4:	3c01      	subs	r4, #1
 80007d6:	f300 80ab 	bgt.w	8000930 <__aeabi_dmul+0x238>
 80007da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80007de:	bfde      	ittt	le
 80007e0:	2000      	movle	r0, #0
 80007e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80007e6:	bd70      	pople	{r4, r5, r6, pc}
 80007e8:	f1c4 0400 	rsb	r4, r4, #0
 80007ec:	3c20      	subs	r4, #32
 80007ee:	da35      	bge.n	800085c <__aeabi_dmul+0x164>
 80007f0:	340c      	adds	r4, #12
 80007f2:	dc1b      	bgt.n	800082c <__aeabi_dmul+0x134>
 80007f4:	f104 0414 	add.w	r4, r4, #20
 80007f8:	f1c4 0520 	rsb	r5, r4, #32
 80007fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000800:	fa20 f004 	lsr.w	r0, r0, r4
 8000804:	fa01 f205 	lsl.w	r2, r1, r5
 8000808:	ea40 0002 	orr.w	r0, r0, r2
 800080c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000810:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000814:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000818:	fa21 f604 	lsr.w	r6, r1, r4
 800081c:	eb42 0106 	adc.w	r1, r2, r6
 8000820:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000824:	bf08      	it	eq
 8000826:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800082a:	bd70      	pop	{r4, r5, r6, pc}
 800082c:	f1c4 040c 	rsb	r4, r4, #12
 8000830:	f1c4 0520 	rsb	r5, r4, #32
 8000834:	fa00 f304 	lsl.w	r3, r0, r4
 8000838:	fa20 f005 	lsr.w	r0, r0, r5
 800083c:	fa01 f204 	lsl.w	r2, r1, r4
 8000840:	ea40 0002 	orr.w	r0, r0, r2
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800084c:	f141 0100 	adc.w	r1, r1, #0
 8000850:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000854:	bf08      	it	eq
 8000856:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800085a:	bd70      	pop	{r4, r5, r6, pc}
 800085c:	f1c4 0520 	rsb	r5, r4, #32
 8000860:	fa00 f205 	lsl.w	r2, r0, r5
 8000864:	ea4e 0e02 	orr.w	lr, lr, r2
 8000868:	fa20 f304 	lsr.w	r3, r0, r4
 800086c:	fa01 f205 	lsl.w	r2, r1, r5
 8000870:	ea43 0302 	orr.w	r3, r3, r2
 8000874:	fa21 f004 	lsr.w	r0, r1, r4
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800087c:	fa21 f204 	lsr.w	r2, r1, r4
 8000880:	ea20 0002 	bic.w	r0, r0, r2
 8000884:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000888:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800088c:	bf08      	it	eq
 800088e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000892:	bd70      	pop	{r4, r5, r6, pc}
 8000894:	f094 0f00 	teq	r4, #0
 8000898:	d10f      	bne.n	80008ba <__aeabi_dmul+0x1c2>
 800089a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800089e:	0040      	lsls	r0, r0, #1
 80008a0:	eb41 0101 	adc.w	r1, r1, r1
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	bf08      	it	eq
 80008aa:	3c01      	subeq	r4, #1
 80008ac:	d0f7      	beq.n	800089e <__aeabi_dmul+0x1a6>
 80008ae:	ea41 0106 	orr.w	r1, r1, r6
 80008b2:	f095 0f00 	teq	r5, #0
 80008b6:	bf18      	it	ne
 80008b8:	4770      	bxne	lr
 80008ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80008be:	0052      	lsls	r2, r2, #1
 80008c0:	eb43 0303 	adc.w	r3, r3, r3
 80008c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80008c8:	bf08      	it	eq
 80008ca:	3d01      	subeq	r5, #1
 80008cc:	d0f7      	beq.n	80008be <__aeabi_dmul+0x1c6>
 80008ce:	ea43 0306 	orr.w	r3, r3, r6
 80008d2:	4770      	bx	lr
 80008d4:	ea94 0f0c 	teq	r4, ip
 80008d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008dc:	bf18      	it	ne
 80008de:	ea95 0f0c 	teqne	r5, ip
 80008e2:	d00c      	beq.n	80008fe <__aeabi_dmul+0x206>
 80008e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e8:	bf18      	it	ne
 80008ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ee:	d1d1      	bne.n	8000894 <__aeabi_dmul+0x19c>
 80008f0:	ea81 0103 	eor.w	r1, r1, r3
 80008f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008f8:	f04f 0000 	mov.w	r0, #0
 80008fc:	bd70      	pop	{r4, r5, r6, pc}
 80008fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000902:	bf06      	itte	eq
 8000904:	4610      	moveq	r0, r2
 8000906:	4619      	moveq	r1, r3
 8000908:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800090c:	d019      	beq.n	8000942 <__aeabi_dmul+0x24a>
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	d102      	bne.n	800091a <__aeabi_dmul+0x222>
 8000914:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000918:	d113      	bne.n	8000942 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	d105      	bne.n	800092c <__aeabi_dmul+0x234>
 8000920:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000924:	bf1c      	itt	ne
 8000926:	4610      	movne	r0, r2
 8000928:	4619      	movne	r1, r3
 800092a:	d10a      	bne.n	8000942 <__aeabi_dmul+0x24a>
 800092c:	ea81 0103 	eor.w	r1, r1, r3
 8000930:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000934:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000938:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800093c:	f04f 0000 	mov.w	r0, #0
 8000940:	bd70      	pop	{r4, r5, r6, pc}
 8000942:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000946:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800094a:	bd70      	pop	{r4, r5, r6, pc}

0800094c <__aeabi_ddiv>:
 800094c:	b570      	push	{r4, r5, r6, lr}
 800094e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000952:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000956:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800095a:	bf1d      	ittte	ne
 800095c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000960:	ea94 0f0c 	teqne	r4, ip
 8000964:	ea95 0f0c 	teqne	r5, ip
 8000968:	f000 f8a7 	bleq	8000aba <__aeabi_ddiv+0x16e>
 800096c:	eba4 0405 	sub.w	r4, r4, r5
 8000970:	ea81 0e03 	eor.w	lr, r1, r3
 8000974:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000978:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800097c:	f000 8088 	beq.w	8000a90 <__aeabi_ddiv+0x144>
 8000980:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000984:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000988:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800098c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000990:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000994:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000998:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800099c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80009a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80009a4:	429d      	cmp	r5, r3
 80009a6:	bf08      	it	eq
 80009a8:	4296      	cmpeq	r6, r2
 80009aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80009ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80009b2:	d202      	bcs.n	80009ba <__aeabi_ddiv+0x6e>
 80009b4:	085b      	lsrs	r3, r3, #1
 80009b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ba:	1ab6      	subs	r6, r6, r2
 80009bc:	eb65 0503 	sbc.w	r5, r5, r3
 80009c0:	085b      	lsrs	r3, r3, #1
 80009c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80009ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80009ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80009d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009d6:	bf22      	ittt	cs
 80009d8:	1ab6      	subcs	r6, r6, r2
 80009da:	4675      	movcs	r5, lr
 80009dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80009e0:	085b      	lsrs	r3, r3, #1
 80009e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ee:	bf22      	ittt	cs
 80009f0:	1ab6      	subcs	r6, r6, r2
 80009f2:	4675      	movcs	r5, lr
 80009f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009f8:	085b      	lsrs	r3, r3, #1
 80009fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80009fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a02:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a06:	bf22      	ittt	cs
 8000a08:	1ab6      	subcs	r6, r6, r2
 8000a0a:	4675      	movcs	r5, lr
 8000a0c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a10:	085b      	lsrs	r3, r3, #1
 8000a12:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a16:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a1a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a1e:	bf22      	ittt	cs
 8000a20:	1ab6      	subcs	r6, r6, r2
 8000a22:	4675      	movcs	r5, lr
 8000a24:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a28:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a2c:	d018      	beq.n	8000a60 <__aeabi_ddiv+0x114>
 8000a2e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a32:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a36:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a3a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a3e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a42:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a46:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a4a:	d1c0      	bne.n	80009ce <__aeabi_ddiv+0x82>
 8000a4c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a50:	d10b      	bne.n	8000a6a <__aeabi_ddiv+0x11e>
 8000a52:	ea41 0100 	orr.w	r1, r1, r0
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000a5e:	e7b6      	b.n	80009ce <__aeabi_ddiv+0x82>
 8000a60:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a64:	bf04      	itt	eq
 8000a66:	4301      	orreq	r1, r0
 8000a68:	2000      	moveq	r0, #0
 8000a6a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000a6e:	bf88      	it	hi
 8000a70:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000a74:	f63f aeaf 	bhi.w	80007d6 <__aeabi_dmul+0xde>
 8000a78:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a7c:	bf04      	itt	eq
 8000a7e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a82:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a86:	f150 0000 	adcs.w	r0, r0, #0
 8000a8a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a8e:	bd70      	pop	{r4, r5, r6, pc}
 8000a90:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a94:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a98:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a9c:	bfc2      	ittt	gt
 8000a9e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000aa2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000aa6:	bd70      	popgt	{r4, r5, r6, pc}
 8000aa8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000aac:	f04f 0e00 	mov.w	lr, #0
 8000ab0:	3c01      	subs	r4, #1
 8000ab2:	e690      	b.n	80007d6 <__aeabi_dmul+0xde>
 8000ab4:	ea45 0e06 	orr.w	lr, r5, r6
 8000ab8:	e68d      	b.n	80007d6 <__aeabi_dmul+0xde>
 8000aba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000abe:	ea94 0f0c 	teq	r4, ip
 8000ac2:	bf08      	it	eq
 8000ac4:	ea95 0f0c 	teqeq	r5, ip
 8000ac8:	f43f af3b 	beq.w	8000942 <__aeabi_dmul+0x24a>
 8000acc:	ea94 0f0c 	teq	r4, ip
 8000ad0:	d10a      	bne.n	8000ae8 <__aeabi_ddiv+0x19c>
 8000ad2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000ad6:	f47f af34 	bne.w	8000942 <__aeabi_dmul+0x24a>
 8000ada:	ea95 0f0c 	teq	r5, ip
 8000ade:	f47f af25 	bne.w	800092c <__aeabi_dmul+0x234>
 8000ae2:	4610      	mov	r0, r2
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	e72c      	b.n	8000942 <__aeabi_dmul+0x24a>
 8000ae8:	ea95 0f0c 	teq	r5, ip
 8000aec:	d106      	bne.n	8000afc <__aeabi_ddiv+0x1b0>
 8000aee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000af2:	f43f aefd 	beq.w	80008f0 <__aeabi_dmul+0x1f8>
 8000af6:	4610      	mov	r0, r2
 8000af8:	4619      	mov	r1, r3
 8000afa:	e722      	b.n	8000942 <__aeabi_dmul+0x24a>
 8000afc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000b00:	bf18      	it	ne
 8000b02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000b06:	f47f aec5 	bne.w	8000894 <__aeabi_dmul+0x19c>
 8000b0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000b0e:	f47f af0d 	bne.w	800092c <__aeabi_dmul+0x234>
 8000b12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000b16:	f47f aeeb 	bne.w	80008f0 <__aeabi_dmul+0x1f8>
 8000b1a:	e712      	b.n	8000942 <__aeabi_dmul+0x24a>

08000b1c <__gedf2>:
 8000b1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000b20:	e006      	b.n	8000b30 <__cmpdf2+0x4>
 8000b22:	bf00      	nop

08000b24 <__ledf2>:
 8000b24:	f04f 0c01 	mov.w	ip, #1
 8000b28:	e002      	b.n	8000b30 <__cmpdf2+0x4>
 8000b2a:	bf00      	nop

08000b2c <__cmpdf2>:
 8000b2c:	f04f 0c01 	mov.w	ip, #1
 8000b30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	bf18      	it	ne
 8000b42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b46:	d01b      	beq.n	8000b80 <__cmpdf2+0x54>
 8000b48:	b001      	add	sp, #4
 8000b4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b4e:	bf0c      	ite	eq
 8000b50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b54:	ea91 0f03 	teqne	r1, r3
 8000b58:	bf02      	ittt	eq
 8000b5a:	ea90 0f02 	teqeq	r0, r2
 8000b5e:	2000      	moveq	r0, #0
 8000b60:	4770      	bxeq	lr
 8000b62:	f110 0f00 	cmn.w	r0, #0
 8000b66:	ea91 0f03 	teq	r1, r3
 8000b6a:	bf58      	it	pl
 8000b6c:	4299      	cmppl	r1, r3
 8000b6e:	bf08      	it	eq
 8000b70:	4290      	cmpeq	r0, r2
 8000b72:	bf2c      	ite	cs
 8000b74:	17d8      	asrcs	r0, r3, #31
 8000b76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b7a:	f040 0001 	orr.w	r0, r0, #1
 8000b7e:	4770      	bx	lr
 8000b80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b88:	d102      	bne.n	8000b90 <__cmpdf2+0x64>
 8000b8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8e:	d107      	bne.n	8000ba0 <__cmpdf2+0x74>
 8000b90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b98:	d1d6      	bne.n	8000b48 <__cmpdf2+0x1c>
 8000b9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9e:	d0d3      	beq.n	8000b48 <__cmpdf2+0x1c>
 8000ba0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_cdrcmple>:
 8000ba8:	4684      	mov	ip, r0
 8000baa:	4610      	mov	r0, r2
 8000bac:	4662      	mov	r2, ip
 8000bae:	468c      	mov	ip, r1
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	4663      	mov	r3, ip
 8000bb4:	e000      	b.n	8000bb8 <__aeabi_cdcmpeq>
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_cdcmpeq>:
 8000bb8:	b501      	push	{r0, lr}
 8000bba:	f7ff ffb7 	bl	8000b2c <__cmpdf2>
 8000bbe:	2800      	cmp	r0, #0
 8000bc0:	bf48      	it	mi
 8000bc2:	f110 0f00 	cmnmi.w	r0, #0
 8000bc6:	bd01      	pop	{r0, pc}

08000bc8 <__aeabi_dcmpeq>:
 8000bc8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bcc:	f7ff fff4 	bl	8000bb8 <__aeabi_cdcmpeq>
 8000bd0:	bf0c      	ite	eq
 8000bd2:	2001      	moveq	r0, #1
 8000bd4:	2000      	movne	r0, #0
 8000bd6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bda:	bf00      	nop

08000bdc <__aeabi_dcmplt>:
 8000bdc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000be0:	f7ff ffea 	bl	8000bb8 <__aeabi_cdcmpeq>
 8000be4:	bf34      	ite	cc
 8000be6:	2001      	movcc	r0, #1
 8000be8:	2000      	movcs	r0, #0
 8000bea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bee:	bf00      	nop

08000bf0 <__aeabi_dcmple>:
 8000bf0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bf4:	f7ff ffe0 	bl	8000bb8 <__aeabi_cdcmpeq>
 8000bf8:	bf94      	ite	ls
 8000bfa:	2001      	movls	r0, #1
 8000bfc:	2000      	movhi	r0, #0
 8000bfe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c02:	bf00      	nop

08000c04 <__aeabi_dcmpge>:
 8000c04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c08:	f7ff ffce 	bl	8000ba8 <__aeabi_cdrcmple>
 8000c0c:	bf94      	ite	ls
 8000c0e:	2001      	movls	r0, #1
 8000c10:	2000      	movhi	r0, #0
 8000c12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c16:	bf00      	nop

08000c18 <__aeabi_dcmpgt>:
 8000c18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c1c:	f7ff ffc4 	bl	8000ba8 <__aeabi_cdrcmple>
 8000c20:	bf34      	ite	cc
 8000c22:	2001      	movcc	r0, #1
 8000c24:	2000      	movcs	r0, #0
 8000c26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c2a:	bf00      	nop

08000c2c <__aeabi_dcmpun>:
 8000c2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c34:	d102      	bne.n	8000c3c <__aeabi_dcmpun+0x10>
 8000c36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c3a:	d10a      	bne.n	8000c52 <__aeabi_dcmpun+0x26>
 8000c3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c44:	d102      	bne.n	8000c4c <__aeabi_dcmpun+0x20>
 8000c46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c4a:	d102      	bne.n	8000c52 <__aeabi_dcmpun+0x26>
 8000c4c:	f04f 0000 	mov.w	r0, #0
 8000c50:	4770      	bx	lr
 8000c52:	f04f 0001 	mov.w	r0, #1
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_d2iz>:
 8000c58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c60:	d215      	bcs.n	8000c8e <__aeabi_d2iz+0x36>
 8000c62:	d511      	bpl.n	8000c88 <__aeabi_d2iz+0x30>
 8000c64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c6c:	d912      	bls.n	8000c94 <__aeabi_d2iz+0x3c>
 8000c6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c82:	bf18      	it	ne
 8000c84:	4240      	negne	r0, r0
 8000c86:	4770      	bx	lr
 8000c88:	f04f 0000 	mov.w	r0, #0
 8000c8c:	4770      	bx	lr
 8000c8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c92:	d105      	bne.n	8000ca0 <__aeabi_d2iz+0x48>
 8000c94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c98:	bf08      	it	eq
 8000c9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c9e:	4770      	bx	lr
 8000ca0:	f04f 0000 	mov.w	r0, #0
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_d2f>:
 8000ca8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000cac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000cb0:	bf24      	itt	cs
 8000cb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000cb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000cba:	d90d      	bls.n	8000cd8 <__aeabi_d2f+0x30>
 8000cbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000cc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000cc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000cc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ccc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000cd0:	bf08      	it	eq
 8000cd2:	f020 0001 	biceq.w	r0, r0, #1
 8000cd6:	4770      	bx	lr
 8000cd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000cdc:	d121      	bne.n	8000d22 <__aeabi_d2f+0x7a>
 8000cde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ce2:	bfbc      	itt	lt
 8000ce4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ce8:	4770      	bxlt	lr
 8000cea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000cee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000cf2:	f1c2 0218 	rsb	r2, r2, #24
 8000cf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000cfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000d02:	bf18      	it	ne
 8000d04:	f040 0001 	orrne.w	r0, r0, #1
 8000d08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000d0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000d10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000d14:	ea40 000c 	orr.w	r0, r0, ip
 8000d18:	fa23 f302 	lsr.w	r3, r3, r2
 8000d1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d20:	e7cc      	b.n	8000cbc <__aeabi_d2f+0x14>
 8000d22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d26:	d107      	bne.n	8000d38 <__aeabi_d2f+0x90>
 8000d28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d2c:	bf1e      	ittt	ne
 8000d2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000d32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000d36:	4770      	bxne	lr
 8000d38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000d3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop

08000d48 <__aeabi_ldivmod>:
 8000d48:	b97b      	cbnz	r3, 8000d6a <__aeabi_ldivmod+0x22>
 8000d4a:	b972      	cbnz	r2, 8000d6a <__aeabi_ldivmod+0x22>
 8000d4c:	2900      	cmp	r1, #0
 8000d4e:	bfbe      	ittt	lt
 8000d50:	2000      	movlt	r0, #0
 8000d52:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000d56:	e006      	blt.n	8000d66 <__aeabi_ldivmod+0x1e>
 8000d58:	bf08      	it	eq
 8000d5a:	2800      	cmpeq	r0, #0
 8000d5c:	bf1c      	itt	ne
 8000d5e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000d62:	f04f 30ff 	movne.w	r0, #4294967295
 8000d66:	f000 b9b5 	b.w	80010d4 <__aeabi_idiv0>
 8000d6a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d6e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d72:	2900      	cmp	r1, #0
 8000d74:	db09      	blt.n	8000d8a <__aeabi_ldivmod+0x42>
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	db1a      	blt.n	8000db0 <__aeabi_ldivmod+0x68>
 8000d7a:	f000 f84d 	bl	8000e18 <__udivmoddi4>
 8000d7e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d82:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d86:	b004      	add	sp, #16
 8000d88:	4770      	bx	lr
 8000d8a:	4240      	negs	r0, r0
 8000d8c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	db1b      	blt.n	8000dcc <__aeabi_ldivmod+0x84>
 8000d94:	f000 f840 	bl	8000e18 <__udivmoddi4>
 8000d98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000da0:	b004      	add	sp, #16
 8000da2:	4240      	negs	r0, r0
 8000da4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000da8:	4252      	negs	r2, r2
 8000daa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000dae:	4770      	bx	lr
 8000db0:	4252      	negs	r2, r2
 8000db2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000db6:	f000 f82f 	bl	8000e18 <__udivmoddi4>
 8000dba:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000dbe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000dc2:	b004      	add	sp, #16
 8000dc4:	4240      	negs	r0, r0
 8000dc6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dca:	4770      	bx	lr
 8000dcc:	4252      	negs	r2, r2
 8000dce:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000dd2:	f000 f821 	bl	8000e18 <__udivmoddi4>
 8000dd6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000dda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000dde:	b004      	add	sp, #16
 8000de0:	4252      	negs	r2, r2
 8000de2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000de6:	4770      	bx	lr

08000de8 <__aeabi_uldivmod>:
 8000de8:	b953      	cbnz	r3, 8000e00 <__aeabi_uldivmod+0x18>
 8000dea:	b94a      	cbnz	r2, 8000e00 <__aeabi_uldivmod+0x18>
 8000dec:	2900      	cmp	r1, #0
 8000dee:	bf08      	it	eq
 8000df0:	2800      	cmpeq	r0, #0
 8000df2:	bf1c      	itt	ne
 8000df4:	f04f 31ff 	movne.w	r1, #4294967295
 8000df8:	f04f 30ff 	movne.w	r0, #4294967295
 8000dfc:	f000 b96a 	b.w	80010d4 <__aeabi_idiv0>
 8000e00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e08:	f000 f806 	bl	8000e18 <__udivmoddi4>
 8000e0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e14:	b004      	add	sp, #16
 8000e16:	4770      	bx	lr

08000e18 <__udivmoddi4>:
 8000e18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e1c:	9d08      	ldr	r5, [sp, #32]
 8000e1e:	460c      	mov	r4, r1
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d14e      	bne.n	8000ec2 <__udivmoddi4+0xaa>
 8000e24:	4694      	mov	ip, r2
 8000e26:	458c      	cmp	ip, r1
 8000e28:	4686      	mov	lr, r0
 8000e2a:	fab2 f282 	clz	r2, r2
 8000e2e:	d962      	bls.n	8000ef6 <__udivmoddi4+0xde>
 8000e30:	b14a      	cbz	r2, 8000e46 <__udivmoddi4+0x2e>
 8000e32:	f1c2 0320 	rsb	r3, r2, #32
 8000e36:	4091      	lsls	r1, r2
 8000e38:	fa20 f303 	lsr.w	r3, r0, r3
 8000e3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e40:	4319      	orrs	r1, r3
 8000e42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e4a:	fa1f f68c 	uxth.w	r6, ip
 8000e4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000e52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e56:	fb07 1114 	mls	r1, r7, r4, r1
 8000e5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e5e:	fb04 f106 	mul.w	r1, r4, r6
 8000e62:	4299      	cmp	r1, r3
 8000e64:	d90a      	bls.n	8000e7c <__udivmoddi4+0x64>
 8000e66:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000e6e:	f080 8112 	bcs.w	8001096 <__udivmoddi4+0x27e>
 8000e72:	4299      	cmp	r1, r3
 8000e74:	f240 810f 	bls.w	8001096 <__udivmoddi4+0x27e>
 8000e78:	3c02      	subs	r4, #2
 8000e7a:	4463      	add	r3, ip
 8000e7c:	1a59      	subs	r1, r3, r1
 8000e7e:	fa1f f38e 	uxth.w	r3, lr
 8000e82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e86:	fb07 1110 	mls	r1, r7, r0, r1
 8000e8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e8e:	fb00 f606 	mul.w	r6, r0, r6
 8000e92:	429e      	cmp	r6, r3
 8000e94:	d90a      	bls.n	8000eac <__udivmoddi4+0x94>
 8000e96:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e9e:	f080 80fc 	bcs.w	800109a <__udivmoddi4+0x282>
 8000ea2:	429e      	cmp	r6, r3
 8000ea4:	f240 80f9 	bls.w	800109a <__udivmoddi4+0x282>
 8000ea8:	4463      	add	r3, ip
 8000eaa:	3802      	subs	r0, #2
 8000eac:	1b9b      	subs	r3, r3, r6
 8000eae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	b11d      	cbz	r5, 8000ebe <__udivmoddi4+0xa6>
 8000eb6:	40d3      	lsrs	r3, r2
 8000eb8:	2200      	movs	r2, #0
 8000eba:	e9c5 3200 	strd	r3, r2, [r5]
 8000ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec2:	428b      	cmp	r3, r1
 8000ec4:	d905      	bls.n	8000ed2 <__udivmoddi4+0xba>
 8000ec6:	b10d      	cbz	r5, 8000ecc <__udivmoddi4+0xb4>
 8000ec8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ecc:	2100      	movs	r1, #0
 8000ece:	4608      	mov	r0, r1
 8000ed0:	e7f5      	b.n	8000ebe <__udivmoddi4+0xa6>
 8000ed2:	fab3 f183 	clz	r1, r3
 8000ed6:	2900      	cmp	r1, #0
 8000ed8:	d146      	bne.n	8000f68 <__udivmoddi4+0x150>
 8000eda:	42a3      	cmp	r3, r4
 8000edc:	d302      	bcc.n	8000ee4 <__udivmoddi4+0xcc>
 8000ede:	4290      	cmp	r0, r2
 8000ee0:	f0c0 80f0 	bcc.w	80010c4 <__udivmoddi4+0x2ac>
 8000ee4:	1a86      	subs	r6, r0, r2
 8000ee6:	eb64 0303 	sbc.w	r3, r4, r3
 8000eea:	2001      	movs	r0, #1
 8000eec:	2d00      	cmp	r5, #0
 8000eee:	d0e6      	beq.n	8000ebe <__udivmoddi4+0xa6>
 8000ef0:	e9c5 6300 	strd	r6, r3, [r5]
 8000ef4:	e7e3      	b.n	8000ebe <__udivmoddi4+0xa6>
 8000ef6:	2a00      	cmp	r2, #0
 8000ef8:	f040 8090 	bne.w	800101c <__udivmoddi4+0x204>
 8000efc:	eba1 040c 	sub.w	r4, r1, ip
 8000f00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f04:	fa1f f78c 	uxth.w	r7, ip
 8000f08:	2101      	movs	r1, #1
 8000f0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000f0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000f12:	fb08 4416 	mls	r4, r8, r6, r4
 8000f16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000f1a:	fb07 f006 	mul.w	r0, r7, r6
 8000f1e:	4298      	cmp	r0, r3
 8000f20:	d908      	bls.n	8000f34 <__udivmoddi4+0x11c>
 8000f22:	eb1c 0303 	adds.w	r3, ip, r3
 8000f26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000f2a:	d202      	bcs.n	8000f32 <__udivmoddi4+0x11a>
 8000f2c:	4298      	cmp	r0, r3
 8000f2e:	f200 80cd 	bhi.w	80010cc <__udivmoddi4+0x2b4>
 8000f32:	4626      	mov	r6, r4
 8000f34:	1a1c      	subs	r4, r3, r0
 8000f36:	fa1f f38e 	uxth.w	r3, lr
 8000f3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000f3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000f42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000f46:	fb00 f707 	mul.w	r7, r0, r7
 8000f4a:	429f      	cmp	r7, r3
 8000f4c:	d908      	bls.n	8000f60 <__udivmoddi4+0x148>
 8000f4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f56:	d202      	bcs.n	8000f5e <__udivmoddi4+0x146>
 8000f58:	429f      	cmp	r7, r3
 8000f5a:	f200 80b0 	bhi.w	80010be <__udivmoddi4+0x2a6>
 8000f5e:	4620      	mov	r0, r4
 8000f60:	1bdb      	subs	r3, r3, r7
 8000f62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000f66:	e7a5      	b.n	8000eb4 <__udivmoddi4+0x9c>
 8000f68:	f1c1 0620 	rsb	r6, r1, #32
 8000f6c:	408b      	lsls	r3, r1
 8000f6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000f72:	431f      	orrs	r7, r3
 8000f74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000f78:	fa04 f301 	lsl.w	r3, r4, r1
 8000f7c:	ea43 030c 	orr.w	r3, r3, ip
 8000f80:	40f4      	lsrs	r4, r6
 8000f82:	fa00 f801 	lsl.w	r8, r0, r1
 8000f86:	0c38      	lsrs	r0, r7, #16
 8000f88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000f8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000f90:	fa1f fc87 	uxth.w	ip, r7
 8000f94:	fb00 441e 	mls	r4, r0, lr, r4
 8000f98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000fa0:	45a1      	cmp	r9, r4
 8000fa2:	fa02 f201 	lsl.w	r2, r2, r1
 8000fa6:	d90a      	bls.n	8000fbe <__udivmoddi4+0x1a6>
 8000fa8:	193c      	adds	r4, r7, r4
 8000faa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000fae:	f080 8084 	bcs.w	80010ba <__udivmoddi4+0x2a2>
 8000fb2:	45a1      	cmp	r9, r4
 8000fb4:	f240 8081 	bls.w	80010ba <__udivmoddi4+0x2a2>
 8000fb8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000fbc:	443c      	add	r4, r7
 8000fbe:	eba4 0409 	sub.w	r4, r4, r9
 8000fc2:	fa1f f983 	uxth.w	r9, r3
 8000fc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000fca:	fb00 4413 	mls	r4, r0, r3, r4
 8000fce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000fd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000fd6:	45a4      	cmp	ip, r4
 8000fd8:	d907      	bls.n	8000fea <__udivmoddi4+0x1d2>
 8000fda:	193c      	adds	r4, r7, r4
 8000fdc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000fe0:	d267      	bcs.n	80010b2 <__udivmoddi4+0x29a>
 8000fe2:	45a4      	cmp	ip, r4
 8000fe4:	d965      	bls.n	80010b2 <__udivmoddi4+0x29a>
 8000fe6:	3b02      	subs	r3, #2
 8000fe8:	443c      	add	r4, r7
 8000fea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000fee:	fba0 9302 	umull	r9, r3, r0, r2
 8000ff2:	eba4 040c 	sub.w	r4, r4, ip
 8000ff6:	429c      	cmp	r4, r3
 8000ff8:	46ce      	mov	lr, r9
 8000ffa:	469c      	mov	ip, r3
 8000ffc:	d351      	bcc.n	80010a2 <__udivmoddi4+0x28a>
 8000ffe:	d04e      	beq.n	800109e <__udivmoddi4+0x286>
 8001000:	b155      	cbz	r5, 8001018 <__udivmoddi4+0x200>
 8001002:	ebb8 030e 	subs.w	r3, r8, lr
 8001006:	eb64 040c 	sbc.w	r4, r4, ip
 800100a:	fa04 f606 	lsl.w	r6, r4, r6
 800100e:	40cb      	lsrs	r3, r1
 8001010:	431e      	orrs	r6, r3
 8001012:	40cc      	lsrs	r4, r1
 8001014:	e9c5 6400 	strd	r6, r4, [r5]
 8001018:	2100      	movs	r1, #0
 800101a:	e750      	b.n	8000ebe <__udivmoddi4+0xa6>
 800101c:	f1c2 0320 	rsb	r3, r2, #32
 8001020:	fa20 f103 	lsr.w	r1, r0, r3
 8001024:	fa0c fc02 	lsl.w	ip, ip, r2
 8001028:	fa24 f303 	lsr.w	r3, r4, r3
 800102c:	4094      	lsls	r4, r2
 800102e:	430c      	orrs	r4, r1
 8001030:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001034:	fa00 fe02 	lsl.w	lr, r0, r2
 8001038:	fa1f f78c 	uxth.w	r7, ip
 800103c:	fbb3 f0f8 	udiv	r0, r3, r8
 8001040:	fb08 3110 	mls	r1, r8, r0, r3
 8001044:	0c23      	lsrs	r3, r4, #16
 8001046:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800104a:	fb00 f107 	mul.w	r1, r0, r7
 800104e:	4299      	cmp	r1, r3
 8001050:	d908      	bls.n	8001064 <__udivmoddi4+0x24c>
 8001052:	eb1c 0303 	adds.w	r3, ip, r3
 8001056:	f100 36ff 	add.w	r6, r0, #4294967295
 800105a:	d22c      	bcs.n	80010b6 <__udivmoddi4+0x29e>
 800105c:	4299      	cmp	r1, r3
 800105e:	d92a      	bls.n	80010b6 <__udivmoddi4+0x29e>
 8001060:	3802      	subs	r0, #2
 8001062:	4463      	add	r3, ip
 8001064:	1a5b      	subs	r3, r3, r1
 8001066:	b2a4      	uxth	r4, r4
 8001068:	fbb3 f1f8 	udiv	r1, r3, r8
 800106c:	fb08 3311 	mls	r3, r8, r1, r3
 8001070:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001074:	fb01 f307 	mul.w	r3, r1, r7
 8001078:	42a3      	cmp	r3, r4
 800107a:	d908      	bls.n	800108e <__udivmoddi4+0x276>
 800107c:	eb1c 0404 	adds.w	r4, ip, r4
 8001080:	f101 36ff 	add.w	r6, r1, #4294967295
 8001084:	d213      	bcs.n	80010ae <__udivmoddi4+0x296>
 8001086:	42a3      	cmp	r3, r4
 8001088:	d911      	bls.n	80010ae <__udivmoddi4+0x296>
 800108a:	3902      	subs	r1, #2
 800108c:	4464      	add	r4, ip
 800108e:	1ae4      	subs	r4, r4, r3
 8001090:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001094:	e739      	b.n	8000f0a <__udivmoddi4+0xf2>
 8001096:	4604      	mov	r4, r0
 8001098:	e6f0      	b.n	8000e7c <__udivmoddi4+0x64>
 800109a:	4608      	mov	r0, r1
 800109c:	e706      	b.n	8000eac <__udivmoddi4+0x94>
 800109e:	45c8      	cmp	r8, r9
 80010a0:	d2ae      	bcs.n	8001000 <__udivmoddi4+0x1e8>
 80010a2:	ebb9 0e02 	subs.w	lr, r9, r2
 80010a6:	eb63 0c07 	sbc.w	ip, r3, r7
 80010aa:	3801      	subs	r0, #1
 80010ac:	e7a8      	b.n	8001000 <__udivmoddi4+0x1e8>
 80010ae:	4631      	mov	r1, r6
 80010b0:	e7ed      	b.n	800108e <__udivmoddi4+0x276>
 80010b2:	4603      	mov	r3, r0
 80010b4:	e799      	b.n	8000fea <__udivmoddi4+0x1d2>
 80010b6:	4630      	mov	r0, r6
 80010b8:	e7d4      	b.n	8001064 <__udivmoddi4+0x24c>
 80010ba:	46d6      	mov	lr, sl
 80010bc:	e77f      	b.n	8000fbe <__udivmoddi4+0x1a6>
 80010be:	4463      	add	r3, ip
 80010c0:	3802      	subs	r0, #2
 80010c2:	e74d      	b.n	8000f60 <__udivmoddi4+0x148>
 80010c4:	4606      	mov	r6, r0
 80010c6:	4623      	mov	r3, r4
 80010c8:	4608      	mov	r0, r1
 80010ca:	e70f      	b.n	8000eec <__udivmoddi4+0xd4>
 80010cc:	3e02      	subs	r6, #2
 80010ce:	4463      	add	r3, ip
 80010d0:	e730      	b.n	8000f34 <__udivmoddi4+0x11c>
 80010d2:	bf00      	nop

080010d4 <__aeabi_idiv0>:
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop

080010d8 <toggle_pins>:

#ifndef INC_TOGGLE_PINS_H_
#define INC_TOGGLE_PINS_H_

//przeczanie pomidzy pinami
void toggle_pins(void) {
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
    static uint8_t state = 0;

    switch (state) {
 80010dc:	4b0f      	ldr	r3, [pc, #60]	@ (800111c <toggle_pins+0x44>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d115      	bne.n	8001110 <toggle_pins+0x38>
        case 0:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);  // PB0 HIGH
 80010e4:	2201      	movs	r2, #1
 80010e6:	2101      	movs	r1, #1
 80010e8:	480d      	ldr	r0, [pc, #52]	@ (8001120 <toggle_pins+0x48>)
 80010ea:	f003 fb1d 	bl	8004728 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);  // PB1 HIGH
 80010ee:	2201      	movs	r2, #1
 80010f0:	2102      	movs	r1, #2
 80010f2:	480b      	ldr	r0, [pc, #44]	@ (8001120 <toggle_pins+0x48>)
 80010f4:	f003 fb18 	bl	8004728 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);  // PB2 LOW
 80010f8:	2200      	movs	r2, #0
 80010fa:	2104      	movs	r1, #4
 80010fc:	4808      	ldr	r0, [pc, #32]	@ (8001120 <toggle_pins+0x48>)
 80010fe:	f003 fb13 	bl	8004728 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET); // PB10 LOW
 8001102:	2200      	movs	r2, #0
 8001104:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001108:	4805      	ldr	r0, [pc, #20]	@ (8001120 <toggle_pins+0x48>)
 800110a:	f003 fb0d 	bl	8004728 <HAL_GPIO_WritePin>

            break;
 800110e:	bf00      	nop
            break;*/
    }

    //state = (state + 1) % 4;

    HAL_Delay(1000);
 8001110:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001114:	f001 fdf8 	bl	8002d08 <HAL_Delay>
}
 8001118:	bf00      	nop
 800111a:	bd80      	pop	{r7, pc}
 800111c:	200021dc 	.word	0x200021dc
 8001120:	40020400 	.word	0x40020400
 8001124:	00000000 	.word	0x00000000

08001128 <calculate_angles>:
    float azimuth;
    float elevation;
} AngleResults;

AngleResults calculate_angles(const float cosAlpha[4])
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b092      	sub	sp, #72	@ 0x48
 800112c:	af00      	add	r7, sp, #0
 800112e:	60f8      	str	r0, [r7, #12]
    AngleResults results;

    // Tutaj ustalasz, JAK czysz dane z 4 pomiarw
    // np. najprostszy pomys: urednienie
    float sumAlpha = 0.0f;
 8001130:	f04f 0300 	mov.w	r3, #0
 8001134:	647b      	str	r3, [r7, #68]	@ 0x44
    float sumBeta  = 0.0f;
 8001136:	f04f 0300 	mov.w	r3, #0
 800113a:	643b      	str	r3, [r7, #64]	@ 0x40
    sumAlpha = cosAlpha[0]+ cosAlpha[2];
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	ed93 7a00 	vldr	s14, [r3]
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	3308      	adds	r3, #8
 8001146:	edd3 7a00 	vldr	s15, [r3]
 800114a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800114e:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    sumAlpha = cosAlpha[1]+ cosAlpha[3];
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	3304      	adds	r3, #4
 8001156:	ed93 7a00 	vldr	s14, [r3]
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	330c      	adds	r3, #12
 800115e:	edd3 7a00 	vldr	s15, [r3]
 8001162:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001166:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44

    float meanAlpha = sumAlpha / 2.0f;
 800116a:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 800116e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001172:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001176:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    float meanBeta  = sumBeta  / 2.0f;
 800117a:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800117e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001182:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001186:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

    // Od tego miejsca - identyczna logika, jak w starej calculate_angles(...)
    float cos_alpha_squared = meanAlpha * meanAlpha;
 800118a:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800118e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001192:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    float cos_beta_squared  = meanBeta  * meanBeta;
 8001196:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800119a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800119e:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    // Warunek sprawdzajcy, czy nie przekraczamy 1 (czy istnieje rozwizanie):
    if (cos_alpha_squared + cos_beta_squared > 1.0f) {
 80011a2:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80011a6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80011aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80011b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011ba:	dd0e      	ble.n	80011da <calculate_angles+0xb2>
        // Brak geometrycznego przecicia stokw => bd pomiaru
        results.azimuth = 0.0f;
 80011bc:	f04f 0300 	mov.w	r3, #0
 80011c0:	617b      	str	r3, [r7, #20]
        results.elevation = 0.0f;
 80011c2:	f04f 0300 	mov.w	r3, #0
 80011c6:	61bb      	str	r3, [r7, #24]
        return results;
 80011c8:	f107 031c 	add.w	r3, r7, #28
 80011cc:	f107 0214 	add.w	r2, r7, #20
 80011d0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011d4:	e883 0003 	stmia.w	r3, {r0, r1}
 80011d8:	e05b      	b.n	8001292 <calculate_angles+0x16a>
    }

    // Wyliczenie "x, y, z" wg Twoich wzorw
    float x = meanAlpha;
 80011da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80011dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    float y = meanBeta;
 80011de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80011e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    float z = sqrtf(1.0f - cos_alpha_squared - cos_beta_squared);
 80011e2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80011e6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80011ea:	ee37 7a67 	vsub.f32	s14, s14, s15
 80011ee:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80011f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011f6:	eeb0 0a67 	vmov.f32	s0, s15
 80011fa:	f009 fa6d 	bl	800a6d8 <sqrtf>
 80011fe:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24

    // azimuth = atan2(x, y) => jak w Twoim kodzie
    results.azimuth = atan2f(x, y) * (180.0f / M_PI);
 8001202:	edd7 0a0a 	vldr	s1, [r7, #40]	@ 0x28
 8001206:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 800120a:	f009 fa63 	bl	800a6d4 <atan2f>
 800120e:	ee10 3a10 	vmov	r3, s0
 8001212:	4618      	mov	r0, r3
 8001214:	f7ff fa18 	bl	8000648 <__aeabi_f2d>
 8001218:	a325      	add	r3, pc, #148	@ (adr r3, 80012b0 <calculate_angles+0x188>)
 800121a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800121e:	f7ff fa6b 	bl	80006f8 <__aeabi_dmul>
 8001222:	4602      	mov	r2, r0
 8001224:	460b      	mov	r3, r1
 8001226:	4610      	mov	r0, r2
 8001228:	4619      	mov	r1, r3
 800122a:	f7ff fd3d 	bl	8000ca8 <__aeabi_d2f>
 800122e:	4603      	mov	r3, r0
 8001230:	617b      	str	r3, [r7, #20]

    // elevation = atan2(z, sqrt(x^2 + y^2)) lub arcsin(z) => jak w Twoim kodzie
    results.elevation = atan2f(z, sqrtf(x*x + y*y)) * (180.0f / M_PI);
 8001232:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001236:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800123a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800123e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001242:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001246:	eeb0 0a67 	vmov.f32	s0, s15
 800124a:	f009 fa45 	bl	800a6d8 <sqrtf>
 800124e:	eef0 7a40 	vmov.f32	s15, s0
 8001252:	eef0 0a67 	vmov.f32	s1, s15
 8001256:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 800125a:	f009 fa3b 	bl	800a6d4 <atan2f>
 800125e:	ee10 3a10 	vmov	r3, s0
 8001262:	4618      	mov	r0, r3
 8001264:	f7ff f9f0 	bl	8000648 <__aeabi_f2d>
 8001268:	a311      	add	r3, pc, #68	@ (adr r3, 80012b0 <calculate_angles+0x188>)
 800126a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800126e:	f7ff fa43 	bl	80006f8 <__aeabi_dmul>
 8001272:	4602      	mov	r2, r0
 8001274:	460b      	mov	r3, r1
 8001276:	4610      	mov	r0, r2
 8001278:	4619      	mov	r1, r3
 800127a:	f7ff fd15 	bl	8000ca8 <__aeabi_d2f>
 800127e:	4603      	mov	r3, r0
 8001280:	61bb      	str	r3, [r7, #24]

    return results;
 8001282:	f107 031c 	add.w	r3, r7, #28
 8001286:	f107 0214 	add.w	r2, r7, #20
 800128a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800128e:	e883 0003 	stmia.w	r3, {r0, r1}
}
 8001292:	69fa      	ldr	r2, [r7, #28]
 8001294:	6a3b      	ldr	r3, [r7, #32]
 8001296:	ee07 2a10 	vmov	s14, r2
 800129a:	ee07 3a90 	vmov	s15, r3
 800129e:	eeb0 0a47 	vmov.f32	s0, s14
 80012a2:	eef0 0a67 	vmov.f32	s1, s15
 80012a6:	3748      	adds	r7, #72	@ 0x48
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	f3af 8000 	nop.w
 80012b0:	1a63c1f8 	.word	0x1a63c1f8
 80012b4:	404ca5dc 	.word	0x404ca5dc

080012b8 <_write>:

UART_HandleTypeDef huart2;

/* USER CODE BEGIN PV */
int _write(int file, char *ptr, int len)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b084      	sub	sp, #16
 80012bc:	af00      	add	r7, sp, #0
 80012be:	60f8      	str	r0, [r7, #12]
 80012c0:	60b9      	str	r1, [r7, #8]
 80012c2:	607a      	str	r2, [r7, #4]
    if (HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY) != HAL_OK)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	b29a      	uxth	r2, r3
 80012c8:	f04f 33ff 	mov.w	r3, #4294967295
 80012cc:	68b9      	ldr	r1, [r7, #8]
 80012ce:	4807      	ldr	r0, [pc, #28]	@ (80012ec <_write+0x34>)
 80012d0:	f005 f84c 	bl	800636c <HAL_UART_Transmit>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d002      	beq.n	80012e0 <_write+0x28>
    {
        // Optionally handle error, but do *not* call printf here!
        return -1;  // Indicate error
 80012da:	f04f 33ff 	mov.w	r3, #4294967295
 80012de:	e000      	b.n	80012e2 <_write+0x2a>
    }
    return len;
 80012e0:	687b      	ldr	r3, [r7, #4]
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	3710      	adds	r7, #16
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	20002194 	.word	0x20002194

080012f0 <read_voltage>:
float read_voltage(ADC_HandleTypeDef *hadc, uint32_t channel);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
float read_voltage(ADC_HandleTypeDef *hadc, uint32_t channel) {
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b088      	sub	sp, #32
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
 80012f8:	6039      	str	r1, [r7, #0]
    ADC_ChannelConfTypeDef sConfig = {0};
 80012fa:	f107 0308 	add.w	r3, r7, #8
 80012fe:	2200      	movs	r2, #0
 8001300:	601a      	str	r2, [r3, #0]
 8001302:	605a      	str	r2, [r3, #4]
 8001304:	609a      	str	r2, [r3, #8]
 8001306:	60da      	str	r2, [r3, #12]
    sConfig.Channel = channel;
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	60bb      	str	r3, [r7, #8]

    sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800130c:	2300      	movs	r3, #0
 800130e:	613b      	str	r3, [r7, #16]

    if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK) {
 8001310:	f107 0308 	add.w	r3, r7, #8
 8001314:	4619      	mov	r1, r3
 8001316:	6878      	ldr	r0, [r7, #4]
 8001318:	f002 f82a 	bl	8003370 <HAL_ADC_ConfigChannel>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <read_voltage+0x36>
        Error_Handler();
 8001322:	f001 f883 	bl	800242c <Error_Handler>
    }


    HAL_ADC_Start(hadc);
 8001326:	6878      	ldr	r0, [r7, #4]
 8001328:	f001 fd56 	bl	8002dd8 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(hadc, HAL_MAX_DELAY) == HAL_OK) {
 800132c:	f04f 31ff 	mov.w	r1, #4294967295
 8001330:	6878      	ldr	r0, [r7, #4]
 8001332:	f001 fe56 	bl	8002fe2 <HAL_ADC_PollForConversion>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d11e      	bne.n	800137a <read_voltage+0x8a>
        uint32_t adcValue = HAL_ADC_GetValue(hadc);
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f001 ffeb 	bl	8003318 <HAL_ADC_GetValue>
 8001342:	61f8      	str	r0, [r7, #28]
        float voltage = (adcValue * 3.3) / 4096;
 8001344:	69f8      	ldr	r0, [r7, #28]
 8001346:	f7ff f95d 	bl	8000604 <__aeabi_ui2d>
 800134a:	a314      	add	r3, pc, #80	@ (adr r3, 800139c <read_voltage+0xac>)
 800134c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001350:	f7ff f9d2 	bl	80006f8 <__aeabi_dmul>
 8001354:	4602      	mov	r2, r0
 8001356:	460b      	mov	r3, r1
 8001358:	4610      	mov	r0, r2
 800135a:	4619      	mov	r1, r3
 800135c:	f04f 0200 	mov.w	r2, #0
 8001360:	4b0d      	ldr	r3, [pc, #52]	@ (8001398 <read_voltage+0xa8>)
 8001362:	f7ff faf3 	bl	800094c <__aeabi_ddiv>
 8001366:	4602      	mov	r2, r0
 8001368:	460b      	mov	r3, r1
 800136a:	4610      	mov	r0, r2
 800136c:	4619      	mov	r1, r3
 800136e:	f7ff fc9b 	bl	8000ca8 <__aeabi_d2f>
 8001372:	4603      	mov	r3, r0
 8001374:	61bb      	str	r3, [r7, #24]
        return voltage;
 8001376:	69bb      	ldr	r3, [r7, #24]
 8001378:	e004      	b.n	8001384 <read_voltage+0x94>
    }
    HAL_ADC_Stop(hadc);
 800137a:	6878      	ldr	r0, [r7, #4]
 800137c:	f001 fdfe 	bl	8002f7c <HAL_ADC_Stop>

    return 0;
 8001380:	f04f 0300 	mov.w	r3, #0
}
 8001384:	ee07 3a90 	vmov	s15, r3
 8001388:	eeb0 0a67 	vmov.f32	s0, s15
 800138c:	3720      	adds	r7, #32
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	f3af 8000 	nop.w
 8001398:	40b00000 	.word	0x40b00000
 800139c:	66666666 	.word	0x66666666
 80013a0:	400a6666 	.word	0x400a6666

080013a4 <perform_fft>:
    HAL_ADC_Stop(hadc);

    return results;
}

void perform_fft(void) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b08e      	sub	sp, #56	@ 0x38
 80013a8:	af00      	add	r7, sp, #0
    // Initialize RFFT instance
    arm_rfft_fast_instance_f32 S;
    if (arm_rfft_fast_init_f32(&S, FFT_SIZE) != ARM_MATH_SUCCESS) {
 80013aa:	463b      	mov	r3, r7
 80013ac:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80013b0:	4618      	mov	r0, r3
 80013b2:	f005 fbd5 	bl	8006b60 <arm_rfft_fast_init_f32>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d003      	beq.n	80013c4 <perform_fft+0x20>
        printf("FFT Initialization Error!\n\r");
 80013bc:	4860      	ldr	r0, [pc, #384]	@ (8001540 <perform_fft+0x19c>)
 80013be:	f007 f9a5 	bl	800870c <iprintf>
 80013c2:	e0ba      	b.n	800153a <perform_fft+0x196>
        return;
    }

    for (int i = 3;i<FFT_SIZE -3;i++){
 80013c4:	2303      	movs	r3, #3
 80013c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80013c8:	e036      	b.n	8001438 <perform_fft+0x94>
    	tab_ADC[i]=(tab_ADC[i-2]+tab_ADC[i-1]+tab_ADC[i]+tab_ADC[i+1]+tab_ADC[i+2])/5;
 80013ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80013cc:	3b02      	subs	r3, #2
 80013ce:	4a5d      	ldr	r2, [pc, #372]	@ (8001544 <perform_fft+0x1a0>)
 80013d0:	009b      	lsls	r3, r3, #2
 80013d2:	4413      	add	r3, r2
 80013d4:	ed93 7a00 	vldr	s14, [r3]
 80013d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80013da:	3b01      	subs	r3, #1
 80013dc:	4a59      	ldr	r2, [pc, #356]	@ (8001544 <perform_fft+0x1a0>)
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	4413      	add	r3, r2
 80013e2:	edd3 7a00 	vldr	s15, [r3]
 80013e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013ea:	4a56      	ldr	r2, [pc, #344]	@ (8001544 <perform_fft+0x1a0>)
 80013ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80013ee:	009b      	lsls	r3, r3, #2
 80013f0:	4413      	add	r3, r2
 80013f2:	edd3 7a00 	vldr	s15, [r3]
 80013f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80013fc:	3301      	adds	r3, #1
 80013fe:	4a51      	ldr	r2, [pc, #324]	@ (8001544 <perform_fft+0x1a0>)
 8001400:	009b      	lsls	r3, r3, #2
 8001402:	4413      	add	r3, r2
 8001404:	edd3 7a00 	vldr	s15, [r3]
 8001408:	ee37 7a27 	vadd.f32	s14, s14, s15
 800140c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800140e:	3302      	adds	r3, #2
 8001410:	4a4c      	ldr	r2, [pc, #304]	@ (8001544 <perform_fft+0x1a0>)
 8001412:	009b      	lsls	r3, r3, #2
 8001414:	4413      	add	r3, r2
 8001416:	edd3 7a00 	vldr	s15, [r3]
 800141a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800141e:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8001422:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001426:	4a47      	ldr	r2, [pc, #284]	@ (8001544 <perform_fft+0x1a0>)
 8001428:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800142a:	009b      	lsls	r3, r3, #2
 800142c:	4413      	add	r3, r2
 800142e:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 3;i<FFT_SIZE -3;i++){
 8001432:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001434:	3301      	adds	r3, #1
 8001436:	637b      	str	r3, [r7, #52]	@ 0x34
 8001438:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800143a:	f5b3 7ffe 	cmp.w	r3, #508	@ 0x1fc
 800143e:	ddc4      	ble.n	80013ca <perform_fft+0x26>
    }

    arm_rfft_fast_f32(&S, tab_ADC, fft_output, 0);
 8001440:	4638      	mov	r0, r7
 8001442:	2300      	movs	r3, #0
 8001444:	4a40      	ldr	r2, [pc, #256]	@ (8001548 <perform_fft+0x1a4>)
 8001446:	493f      	ldr	r1, [pc, #252]	@ (8001544 <perform_fft+0x1a0>)
 8001448:	f005 fc0e 	bl	8006c68 <arm_rfft_fast_f32>


    arm_cmplx_mag_f32(fft_output, fft_amplitude, FFT_SIZE / 2);
 800144c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001450:	493e      	ldr	r1, [pc, #248]	@ (800154c <perform_fft+0x1a8>)
 8001452:	483d      	ldr	r0, [pc, #244]	@ (8001548 <perform_fft+0x1a4>)
 8001454:	f006 f876 	bl	8007544 <arm_cmplx_mag_f32>

    // Find the dominant frequency
    float max_amplitude = 0.0f;
 8001458:	f04f 0300 	mov.w	r3, #0
 800145c:	633b      	str	r3, [r7, #48]	@ 0x30
    uint32_t max_index = 0;
 800145e:	2300      	movs	r3, #0
 8001460:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (int i = 2; i < FFT_SIZE / 2; i++) {
 8001462:	2302      	movs	r3, #2
 8001464:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001466:	e017      	b.n	8001498 <perform_fft+0xf4>
        if (fft_amplitude[i] > max_amplitude) {
 8001468:	4a38      	ldr	r2, [pc, #224]	@ (800154c <perform_fft+0x1a8>)
 800146a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800146c:	009b      	lsls	r3, r3, #2
 800146e:	4413      	add	r3, r2
 8001470:	edd3 7a00 	vldr	s15, [r3]
 8001474:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001478:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800147c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001480:	d507      	bpl.n	8001492 <perform_fft+0xee>
            max_amplitude = fft_amplitude[i];
 8001482:	4a32      	ldr	r2, [pc, #200]	@ (800154c <perform_fft+0x1a8>)
 8001484:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001486:	009b      	lsls	r3, r3, #2
 8001488:	4413      	add	r3, r2
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	633b      	str	r3, [r7, #48]	@ 0x30
            max_index = i;
 800148e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001490:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (int i = 2; i < FFT_SIZE / 2; i++) {
 8001492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001494:	3301      	adds	r3, #1
 8001496:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001498:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800149a:	2bff      	cmp	r3, #255	@ 0xff
 800149c:	dde4      	ble.n	8001468 <perform_fft+0xc4>
        }
    }
    float frequnecy_sum = 0;
 800149e:	f04f 0300 	mov.w	r3, #0
 80014a2:	627b      	str	r3, [r7, #36]	@ 0x24
    for (int i = 0; i < FFT_SIZE / 2; i++) {
 80014a4:	2300      	movs	r3, #0
 80014a6:	623b      	str	r3, [r7, #32]
 80014a8:	e00e      	b.n	80014c8 <perform_fft+0x124>
    	frequnecy_sum+= fft_amplitude[i];
 80014aa:	4a28      	ldr	r2, [pc, #160]	@ (800154c <perform_fft+0x1a8>)
 80014ac:	6a3b      	ldr	r3, [r7, #32]
 80014ae:	009b      	lsls	r3, r3, #2
 80014b0:	4413      	add	r3, r2
 80014b2:	edd3 7a00 	vldr	s15, [r3]
 80014b6:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80014ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014be:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    for (int i = 0; i < FFT_SIZE / 2; i++) {
 80014c2:	6a3b      	ldr	r3, [r7, #32]
 80014c4:	3301      	adds	r3, #1
 80014c6:	623b      	str	r3, [r7, #32]
 80014c8:	6a3b      	ldr	r3, [r7, #32]
 80014ca:	2bff      	cmp	r3, #255	@ 0xff
 80014cc:	dded      	ble.n	80014aa <perform_fft+0x106>

    }
	float frequency = frequnecy_sum/FFT_SIZE;
 80014ce:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80014d2:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8001550 <perform_fft+0x1ac>
 80014d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014da:	edc7 7a07 	vstr	s15, [r7, #28]
	printf("Amplitude: %.3f,", max_amplitude/frequency);
 80014de:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80014e2:	edd7 7a07 	vldr	s15, [r7, #28]
 80014e6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80014ea:	ee16 0a90 	vmov	r0, s13
 80014ee:	f7ff f8ab 	bl	8000648 <__aeabi_f2d>
 80014f2:	4602      	mov	r2, r0
 80014f4:	460b      	mov	r3, r1
 80014f6:	4817      	ldr	r0, [pc, #92]	@ (8001554 <perform_fft+0x1b0>)
 80014f8:	f007 f908 	bl	800870c <iprintf>
    // Compute the dominant frequency
    float dominant_frequency = (float)max_index * SAMPLE_RATE / FFT_SIZE;
 80014fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014fe:	ee07 3a90 	vmov	s15, r3
 8001502:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001506:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8001558 <perform_fft+0x1b4>
 800150a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800150e:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8001550 <perform_fft+0x1ac>
 8001512:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001516:	edc7 7a06 	vstr	s15, [r7, #24]

    // Print results
    //printf("Dominant Frequency: %.2f Hz,/t Amplitude: %.3f\n\r", dominant_frequency, max_amplitude);
    printf("Max_AMplitude: %.3f,", max_amplitude);
 800151a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800151c:	f7ff f894 	bl	8000648 <__aeabi_f2d>
 8001520:	4602      	mov	r2, r0
 8001522:	460b      	mov	r3, r1
 8001524:	480d      	ldr	r0, [pc, #52]	@ (800155c <perform_fft+0x1b8>)
 8001526:	f007 f8f1 	bl	800870c <iprintf>
    printf("Frequency: %.3f, ", dominant_frequency);
 800152a:	69b8      	ldr	r0, [r7, #24]
 800152c:	f7ff f88c 	bl	8000648 <__aeabi_f2d>
 8001530:	4602      	mov	r2, r0
 8001532:	460b      	mov	r3, r1
 8001534:	480a      	ldr	r0, [pc, #40]	@ (8001560 <perform_fft+0x1bc>)
 8001536:	f007 f8e9 	bl	800870c <iprintf>

}
 800153a:	3738      	adds	r7, #56	@ 0x38
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	0800af88 	.word	0x0800af88
 8001544:	20000af8 	.word	0x20000af8
 8001548:	200012f8 	.word	0x200012f8
 800154c:	20001af8 	.word	0x20001af8
 8001550:	44000000 	.word	0x44000000
 8001554:	0800afa4 	.word	0x0800afa4
 8001558:	47fa0000 	.word	0x47fa0000
 800155c:	0800afb8 	.word	0x0800afb8
 8001560:	0800afd0 	.word	0x0800afd0

08001564 <analyze_fft_results>:


void analyze_fft_results(void) {
 8001564:	b590      	push	{r4, r7, lr}
 8001566:	b08b      	sub	sp, #44	@ 0x2c
 8001568:	af00      	add	r7, sp, #0
    int idx_1khz = (1000 * FFT_SIZE) / SAMPLE_RATE;  // Indeks skadowej 1 kHz
 800156a:	2304      	movs	r3, #4
 800156c:	60fb      	str	r3, [r7, #12]

    // Oblicz redni amplitud skadowych
    float mean_amp = 0.0f;
 800156e:	f04f 0300 	mov.w	r3, #0
 8001572:	627b      	str	r3, [r7, #36]	@ 0x24
    for (int i = 1; i < FFT_SIZE / 2; i++) {  // Pomijamy DC (i=0)
 8001574:	2301      	movs	r3, #1
 8001576:	623b      	str	r3, [r7, #32]
 8001578:	e00e      	b.n	8001598 <analyze_fft_results+0x34>
        mean_amp += fft_amplitude[i];
 800157a:	4a92      	ldr	r2, [pc, #584]	@ (80017c4 <analyze_fft_results+0x260>)
 800157c:	6a3b      	ldr	r3, [r7, #32]
 800157e:	009b      	lsls	r3, r3, #2
 8001580:	4413      	add	r3, r2
 8001582:	edd3 7a00 	vldr	s15, [r3]
 8001586:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800158a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800158e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    for (int i = 1; i < FFT_SIZE / 2; i++) {  // Pomijamy DC (i=0)
 8001592:	6a3b      	ldr	r3, [r7, #32]
 8001594:	3301      	adds	r3, #1
 8001596:	623b      	str	r3, [r7, #32]
 8001598:	6a3b      	ldr	r3, [r7, #32]
 800159a:	2bff      	cmp	r3, #255	@ 0xff
 800159c:	dded      	ble.n	800157a <analyze_fft_results+0x16>
    }
    mean_amp /= (FFT_SIZE / 2 - 1);  // rednia amplitud skadowych
 800159e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80015a2:	eddf 6a89 	vldr	s13, [pc, #548]	@ 80017c8 <analyze_fft_results+0x264>
 80015a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015aa:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    float amp_1khz = fft_amplitude[idx_1khz];  // Pobierz amplitud 1 kHz
 80015ae:	4a85      	ldr	r2, [pc, #532]	@ (80017c4 <analyze_fft_results+0x260>)
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	4413      	add	r3, r2
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	60bb      	str	r3, [r7, #8]
    float ratio = amp_1khz / mean_amp;  // Oblicz stosunek amplitudy 1 kHz do redniej
 80015ba:	edd7 6a02 	vldr	s13, [r7, #8]
 80015be:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80015c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015c6:	edc7 7a01 	vstr	s15, [r7, #4]

    // Sprawd, czy mamy mniej ni 10 kandydatw
    if (candidate_count < MAX_CANDIDATES) {
 80015ca:	4b80      	ldr	r3, [pc, #512]	@ (80017cc <analyze_fft_results+0x268>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	2b09      	cmp	r3, #9
 80015d0:	dc5f      	bgt.n	8001692 <analyze_fft_results+0x12e>
        // Dodaj nowego kandydata
        candidate_list[candidate_count].freq_est = (float) idx_1khz * SAMPLE_RATE / FFT_SIZE;
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	ee07 3a90 	vmov	s15, r3
 80015d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015dc:	ed9f 7a7c 	vldr	s14, [pc, #496]	@ 80017d0 <analyze_fft_results+0x26c>
 80015e0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80015e4:	4b79      	ldr	r3, [pc, #484]	@ (80017cc <analyze_fft_results+0x268>)
 80015e6:	681a      	ldr	r2, [r3, #0]
 80015e8:	eddf 6a7a 	vldr	s13, [pc, #488]	@ 80017d4 <analyze_fft_results+0x270>
 80015ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015f0:	4979      	ldr	r1, [pc, #484]	@ (80017d8 <analyze_fft_results+0x274>)
 80015f2:	4613      	mov	r3, r2
 80015f4:	005b      	lsls	r3, r3, #1
 80015f6:	4413      	add	r3, r2
 80015f8:	00db      	lsls	r3, r3, #3
 80015fa:	440b      	add	r3, r1
 80015fc:	edc3 7a00 	vstr	s15, [r3]
        candidate_list[candidate_count].dac_setting = HAL_DAC_GetValue(&hdac, DAC_CHANNEL_1);
 8001600:	2100      	movs	r1, #0
 8001602:	4876      	ldr	r0, [pc, #472]	@ (80017dc <analyze_fft_results+0x278>)
 8001604:	f002 fb18 	bl	8003c38 <HAL_DAC_GetValue>
 8001608:	4601      	mov	r1, r0
 800160a:	4b70      	ldr	r3, [pc, #448]	@ (80017cc <analyze_fft_results+0x268>)
 800160c:	681a      	ldr	r2, [r3, #0]
 800160e:	b288      	uxth	r0, r1
 8001610:	4971      	ldr	r1, [pc, #452]	@ (80017d8 <analyze_fft_results+0x274>)
 8001612:	4613      	mov	r3, r2
 8001614:	005b      	lsls	r3, r3, #1
 8001616:	4413      	add	r3, r2
 8001618:	00db      	lsls	r3, r3, #3
 800161a:	440b      	add	r3, r1
 800161c:	3304      	adds	r3, #4
 800161e:	4602      	mov	r2, r0
 8001620:	801a      	strh	r2, [r3, #0]
        candidate_list[candidate_count].vco_temp = read_voltage(&hadc3, ADC_CHANNEL_1);
 8001622:	4b6a      	ldr	r3, [pc, #424]	@ (80017cc <analyze_fft_results+0x268>)
 8001624:	681c      	ldr	r4, [r3, #0]
 8001626:	2101      	movs	r1, #1
 8001628:	486d      	ldr	r0, [pc, #436]	@ (80017e0 <analyze_fft_results+0x27c>)
 800162a:	f7ff fe61 	bl	80012f0 <read_voltage>
 800162e:	eef0 7a40 	vmov.f32	s15, s0
 8001632:	4a69      	ldr	r2, [pc, #420]	@ (80017d8 <analyze_fft_results+0x274>)
 8001634:	4623      	mov	r3, r4
 8001636:	005b      	lsls	r3, r3, #1
 8001638:	4423      	add	r3, r4
 800163a:	00db      	lsls	r3, r3, #3
 800163c:	4413      	add	r3, r2
 800163e:	3308      	adds	r3, #8
 8001640:	edc3 7a00 	vstr	s15, [r3]
        candidate_list[candidate_count].amp_1khz = amp_1khz;
 8001644:	4b61      	ldr	r3, [pc, #388]	@ (80017cc <analyze_fft_results+0x268>)
 8001646:	681a      	ldr	r2, [r3, #0]
 8001648:	4963      	ldr	r1, [pc, #396]	@ (80017d8 <analyze_fft_results+0x274>)
 800164a:	4613      	mov	r3, r2
 800164c:	005b      	lsls	r3, r3, #1
 800164e:	4413      	add	r3, r2
 8001650:	00db      	lsls	r3, r3, #3
 8001652:	440b      	add	r3, r1
 8001654:	330c      	adds	r3, #12
 8001656:	68ba      	ldr	r2, [r7, #8]
 8001658:	601a      	str	r2, [r3, #0]
        candidate_list[candidate_count].mean_amp = mean_amp;
 800165a:	4b5c      	ldr	r3, [pc, #368]	@ (80017cc <analyze_fft_results+0x268>)
 800165c:	681a      	ldr	r2, [r3, #0]
 800165e:	495e      	ldr	r1, [pc, #376]	@ (80017d8 <analyze_fft_results+0x274>)
 8001660:	4613      	mov	r3, r2
 8001662:	005b      	lsls	r3, r3, #1
 8001664:	4413      	add	r3, r2
 8001666:	00db      	lsls	r3, r3, #3
 8001668:	440b      	add	r3, r1
 800166a:	3310      	adds	r3, #16
 800166c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800166e:	601a      	str	r2, [r3, #0]
        candidate_list[candidate_count].ratio = ratio;
 8001670:	4b56      	ldr	r3, [pc, #344]	@ (80017cc <analyze_fft_results+0x268>)
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	4958      	ldr	r1, [pc, #352]	@ (80017d8 <analyze_fft_results+0x274>)
 8001676:	4613      	mov	r3, r2
 8001678:	005b      	lsls	r3, r3, #1
 800167a:	4413      	add	r3, r2
 800167c:	00db      	lsls	r3, r3, #3
 800167e:	440b      	add	r3, r1
 8001680:	3314      	adds	r3, #20
 8001682:	687a      	ldr	r2, [r7, #4]
 8001684:	601a      	str	r2, [r3, #0]
        candidate_count++;
 8001686:	4b51      	ldr	r3, [pc, #324]	@ (80017cc <analyze_fft_results+0x268>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	3301      	adds	r3, #1
 800168c:	4a4f      	ldr	r2, [pc, #316]	@ (80017cc <analyze_fft_results+0x268>)
 800168e:	6013      	str	r3, [r2, #0]
 8001690:	e087      	b.n	80017a2 <analyze_fft_results+0x23e>
    } else {
        // Szukamy najsabszego kandydata (najmniejszy stosunek R)
        int worst_index = 0;
 8001692:	2300      	movs	r3, #0
 8001694:	61fb      	str	r3, [r7, #28]
        float min_ratio = candidate_list[0].ratio;
 8001696:	4b50      	ldr	r3, [pc, #320]	@ (80017d8 <analyze_fft_results+0x274>)
 8001698:	695b      	ldr	r3, [r3, #20]
 800169a:	61bb      	str	r3, [r7, #24]
        for (int i = 1; i < MAX_CANDIDATES; i++) {
 800169c:	2301      	movs	r3, #1
 800169e:	617b      	str	r3, [r7, #20]
 80016a0:	e01f      	b.n	80016e2 <analyze_fft_results+0x17e>
            if (candidate_list[i].ratio < min_ratio) {
 80016a2:	494d      	ldr	r1, [pc, #308]	@ (80017d8 <analyze_fft_results+0x274>)
 80016a4:	697a      	ldr	r2, [r7, #20]
 80016a6:	4613      	mov	r3, r2
 80016a8:	005b      	lsls	r3, r3, #1
 80016aa:	4413      	add	r3, r2
 80016ac:	00db      	lsls	r3, r3, #3
 80016ae:	440b      	add	r3, r1
 80016b0:	3314      	adds	r3, #20
 80016b2:	edd3 7a00 	vldr	s15, [r3]
 80016b6:	ed97 7a06 	vldr	s14, [r7, #24]
 80016ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016c2:	dd0b      	ble.n	80016dc <analyze_fft_results+0x178>
                min_ratio = candidate_list[i].ratio;
 80016c4:	4944      	ldr	r1, [pc, #272]	@ (80017d8 <analyze_fft_results+0x274>)
 80016c6:	697a      	ldr	r2, [r7, #20]
 80016c8:	4613      	mov	r3, r2
 80016ca:	005b      	lsls	r3, r3, #1
 80016cc:	4413      	add	r3, r2
 80016ce:	00db      	lsls	r3, r3, #3
 80016d0:	440b      	add	r3, r1
 80016d2:	3314      	adds	r3, #20
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	61bb      	str	r3, [r7, #24]
                worst_index = i;
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	61fb      	str	r3, [r7, #28]
        for (int i = 1; i < MAX_CANDIDATES; i++) {
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	3301      	adds	r3, #1
 80016e0:	617b      	str	r3, [r7, #20]
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	2b09      	cmp	r3, #9
 80016e6:	dddc      	ble.n	80016a2 <analyze_fft_results+0x13e>
            }
        }

        // Jeli nowy kandydat ma lepszy stosunek R, zastpujemy najgorszy
        if (ratio > min_ratio) {
 80016e8:	ed97 7a01 	vldr	s14, [r7, #4]
 80016ec:	edd7 7a06 	vldr	s15, [r7, #24]
 80016f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016f8:	dd53      	ble.n	80017a2 <analyze_fft_results+0x23e>
            candidate_list[worst_index].freq_est = (float) idx_1khz * SAMPLE_RATE / FFT_SIZE;
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	ee07 3a90 	vmov	s15, r3
 8001700:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001704:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80017d0 <analyze_fft_results+0x26c>
 8001708:	ee27 7a87 	vmul.f32	s14, s15, s14
 800170c:	eddf 6a31 	vldr	s13, [pc, #196]	@ 80017d4 <analyze_fft_results+0x270>
 8001710:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001714:	4930      	ldr	r1, [pc, #192]	@ (80017d8 <analyze_fft_results+0x274>)
 8001716:	69fa      	ldr	r2, [r7, #28]
 8001718:	4613      	mov	r3, r2
 800171a:	005b      	lsls	r3, r3, #1
 800171c:	4413      	add	r3, r2
 800171e:	00db      	lsls	r3, r3, #3
 8001720:	440b      	add	r3, r1
 8001722:	edc3 7a00 	vstr	s15, [r3]
            candidate_list[worst_index].dac_setting = HAL_DAC_GetValue(&hdac, DAC_CHANNEL_1);
 8001726:	2100      	movs	r1, #0
 8001728:	482c      	ldr	r0, [pc, #176]	@ (80017dc <analyze_fft_results+0x278>)
 800172a:	f002 fa85 	bl	8003c38 <HAL_DAC_GetValue>
 800172e:	4603      	mov	r3, r0
 8001730:	b298      	uxth	r0, r3
 8001732:	4929      	ldr	r1, [pc, #164]	@ (80017d8 <analyze_fft_results+0x274>)
 8001734:	69fa      	ldr	r2, [r7, #28]
 8001736:	4613      	mov	r3, r2
 8001738:	005b      	lsls	r3, r3, #1
 800173a:	4413      	add	r3, r2
 800173c:	00db      	lsls	r3, r3, #3
 800173e:	440b      	add	r3, r1
 8001740:	3304      	adds	r3, #4
 8001742:	4602      	mov	r2, r0
 8001744:	801a      	strh	r2, [r3, #0]
            candidate_list[worst_index].vco_temp = read_voltage(&hadc3, ADC_CHANNEL_1);
 8001746:	2101      	movs	r1, #1
 8001748:	4825      	ldr	r0, [pc, #148]	@ (80017e0 <analyze_fft_results+0x27c>)
 800174a:	f7ff fdd1 	bl	80012f0 <read_voltage>
 800174e:	eef0 7a40 	vmov.f32	s15, s0
 8001752:	4921      	ldr	r1, [pc, #132]	@ (80017d8 <analyze_fft_results+0x274>)
 8001754:	69fa      	ldr	r2, [r7, #28]
 8001756:	4613      	mov	r3, r2
 8001758:	005b      	lsls	r3, r3, #1
 800175a:	4413      	add	r3, r2
 800175c:	00db      	lsls	r3, r3, #3
 800175e:	440b      	add	r3, r1
 8001760:	3308      	adds	r3, #8
 8001762:	edc3 7a00 	vstr	s15, [r3]
            candidate_list[worst_index].amp_1khz = amp_1khz;
 8001766:	491c      	ldr	r1, [pc, #112]	@ (80017d8 <analyze_fft_results+0x274>)
 8001768:	69fa      	ldr	r2, [r7, #28]
 800176a:	4613      	mov	r3, r2
 800176c:	005b      	lsls	r3, r3, #1
 800176e:	4413      	add	r3, r2
 8001770:	00db      	lsls	r3, r3, #3
 8001772:	440b      	add	r3, r1
 8001774:	330c      	adds	r3, #12
 8001776:	68ba      	ldr	r2, [r7, #8]
 8001778:	601a      	str	r2, [r3, #0]
            candidate_list[worst_index].mean_amp = mean_amp;
 800177a:	4917      	ldr	r1, [pc, #92]	@ (80017d8 <analyze_fft_results+0x274>)
 800177c:	69fa      	ldr	r2, [r7, #28]
 800177e:	4613      	mov	r3, r2
 8001780:	005b      	lsls	r3, r3, #1
 8001782:	4413      	add	r3, r2
 8001784:	00db      	lsls	r3, r3, #3
 8001786:	440b      	add	r3, r1
 8001788:	3310      	adds	r3, #16
 800178a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800178c:	601a      	str	r2, [r3, #0]
            candidate_list[worst_index].ratio = ratio;
 800178e:	4912      	ldr	r1, [pc, #72]	@ (80017d8 <analyze_fft_results+0x274>)
 8001790:	69fa      	ldr	r2, [r7, #28]
 8001792:	4613      	mov	r3, r2
 8001794:	005b      	lsls	r3, r3, #1
 8001796:	4413      	add	r3, r2
 8001798:	00db      	lsls	r3, r3, #3
 800179a:	440b      	add	r3, r1
 800179c:	3314      	adds	r3, #20
 800179e:	687a      	ldr	r2, [r7, #4]
 80017a0:	601a      	str	r2, [r3, #0]
        }
    }

    // Debug: wypisz list kandydatw
    //printf("Lista najlepszych kandydatw:\n\r");
    for (int i = 0; i < candidate_count; i++) {
 80017a2:	2300      	movs	r3, #0
 80017a4:	613b      	str	r3, [r7, #16]
 80017a6:	e002      	b.n	80017ae <analyze_fft_results+0x24a>
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	3301      	adds	r3, #1
 80017ac:	613b      	str	r3, [r7, #16]
 80017ae:	4b07      	ldr	r3, [pc, #28]	@ (80017cc <analyze_fft_results+0x268>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	693a      	ldr	r2, [r7, #16]
 80017b4:	429a      	cmp	r2, r3
 80017b6:	dbf7      	blt.n	80017a8 <analyze_fft_results+0x244>
               candidate_list[i].vco_temp,
               candidate_list[i].amp_1khz,
               candidate_list[i].mean_amp,
               candidate_list[i].ratio);*/
    }
}
 80017b8:	bf00      	nop
 80017ba:	bf00      	nop
 80017bc:	372c      	adds	r7, #44	@ 0x2c
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd90      	pop	{r4, r7, pc}
 80017c2:	bf00      	nop
 80017c4:	20001af8 	.word	0x20001af8
 80017c8:	437f0000 	.word	0x437f0000
 80017cc:	200002e0 	.word	0x200002e0
 80017d0:	47fa0000 	.word	0x47fa0000
 80017d4:	44000000 	.word	0x44000000
 80017d8:	200001f0 	.word	0x200001f0
 80017dc:	20002098 	.word	0x20002098
 80017e0:	20001f90 	.word	0x20001f90

080017e4 <Read_CPU_Temperature_DMA>:
void Read_CPU_Temperature_DMA(void) {
 80017e4:	b480      	push	{r7}
 80017e6:	b085      	sub	sp, #20
 80017e8:	af00      	add	r7, sp, #0
    uint32_t rawValue = AD_RES_BUFFER[3];
 80017ea:	4b15      	ldr	r3, [pc, #84]	@ (8001840 <Read_CPU_Temperature_DMA+0x5c>)
 80017ec:	68db      	ldr	r3, [r3, #12]
 80017ee:	60fb      	str	r3, [r7, #12]
    //printf("%lu\n\r",AD_RES_BUFFER[3]);
    float v_sense = ((float)rawValue * 3.3f) / 4095.0f;  // Przeliczenie ADC na napicie
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	ee07 3a90 	vmov	s15, r3
 80017f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017fa:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8001844 <Read_CPU_Temperature_DMA+0x60>
 80017fe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001802:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8001848 <Read_CPU_Temperature_DMA+0x64>
 8001806:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800180a:	edc7 7a02 	vstr	s15, [r7, #8]
    //printf("v_sense %f.......",v_sense);
    float temperature = ((v_sense - V25) / AVG_SLOPE) + 25.0f;
 800180e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001812:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800184c <Read_CPU_Temperature_DMA+0x68>
 8001816:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800181a:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 8001850 <Read_CPU_Temperature_DMA+0x6c>
 800181e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001822:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8001826:	ee77 7a87 	vadd.f32	s15, s15, s14
 800182a:	edc7 7a01 	vstr	s15, [r7, #4]

    //printf("CPU Temp: %.2fC\n\r", temperature);
    temper=temperature;
 800182e:	4a09      	ldr	r2, [pc, #36]	@ (8001854 <Read_CPU_Temperature_DMA+0x70>)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6013      	str	r3, [r2, #0]
}
 8001834:	bf00      	nop
 8001836:	3714      	adds	r7, #20
 8001838:	46bd      	mov	sp, r7
 800183a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183e:	4770      	bx	lr
 8001840:	200002e4 	.word	0x200002e4
 8001844:	40533333 	.word	0x40533333
 8001848:	457ff000 	.word	0x457ff000
 800184c:	3f428f5c 	.word	0x3f428f5c
 8001850:	3b23d70a 	.word	0x3b23d70a
 8001854:	20001ef8 	.word	0x20001ef8

08001858 <Get_Thermistor_Resistance>:
void Heater_Off(void) {
    printf("Grzaka OFF\n\r");
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);  // Wycz grzak
}

float Get_Thermistor_Resistance(float v_out) {
 8001858:	b480      	push	{r7}
 800185a:	b083      	sub	sp, #12
 800185c:	af00      	add	r7, sp, #0
 800185e:	ed87 0a01 	vstr	s0, [r7, #4]
    return R_FIXED * (v_out / (VCC - v_out));
 8001862:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800188c <Get_Thermistor_Resistance+0x34>
 8001866:	edd7 7a01 	vldr	s15, [r7, #4]
 800186a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800186e:	edd7 6a01 	vldr	s13, [r7, #4]
 8001872:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001876:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8001890 <Get_Thermistor_Resistance+0x38>
 800187a:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800187e:	eeb0 0a67 	vmov.f32	s0, s15
 8001882:	370c      	adds	r7, #12
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr
 800188c:	40533333 	.word	0x40533333
 8001890:	461c4000 	.word	0x461c4000
 8001894:	00000000 	.word	0x00000000

08001898 <Convert_Resistance_To_Temperature>:

float Convert_Resistance_To_Temperature(float r_therm) {
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af00      	add	r7, sp, #0
 800189e:	ed87 0a01 	vstr	s0, [r7, #4]
    float temperature_kelvin = B_COEFFICIENT /
        (log(r_therm / R25) + (B_COEFFICIENT / T25));
 80018a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80018a6:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8001918 <Convert_Resistance_To_Temperature+0x80>
 80018aa:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80018ae:	ee16 0a90 	vmov	r0, s13
 80018b2:	f7fe fec9 	bl	8000648 <__aeabi_f2d>
 80018b6:	4602      	mov	r2, r0
 80018b8:	460b      	mov	r3, r1
 80018ba:	ec43 2b10 	vmov	d0, r2, r3
 80018be:	f008 fe9f 	bl	800a600 <log>
 80018c2:	ec51 0b10 	vmov	r0, r1, d0
 80018c6:	a310      	add	r3, pc, #64	@ (adr r3, 8001908 <Convert_Resistance_To_Temperature+0x70>)
 80018c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018cc:	f7fe fd5e 	bl	800038c <__adddf3>
 80018d0:	4602      	mov	r2, r0
 80018d2:	460b      	mov	r3, r1
    float temperature_kelvin = B_COEFFICIENT /
 80018d4:	a10e      	add	r1, pc, #56	@ (adr r1, 8001910 <Convert_Resistance_To_Temperature+0x78>)
 80018d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80018da:	f7ff f837 	bl	800094c <__aeabi_ddiv>
 80018de:	4602      	mov	r2, r0
 80018e0:	460b      	mov	r3, r1
 80018e2:	4610      	mov	r0, r2
 80018e4:	4619      	mov	r1, r3
 80018e6:	f7ff f9df 	bl	8000ca8 <__aeabi_d2f>
 80018ea:	4603      	mov	r3, r0
 80018ec:	60fb      	str	r3, [r7, #12]
    return temperature_kelvin - 273.15f;  // Konwersja do C
 80018ee:	edd7 7a03 	vldr	s15, [r7, #12]
 80018f2:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800191c <Convert_Resistance_To_Temperature+0x84>
 80018f6:	ee77 7ac7 	vsub.f32	s15, s15, s14
}
 80018fa:	eeb0 0a67 	vmov.f32	s0, s15
 80018fe:	3710      	adds	r7, #16
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}
 8001904:	f3af 8000 	nop.w
 8001908:	c0000000 	.word	0xc0000000
 800190c:	402aa339 	.word	0x402aa339
 8001910:	00000000 	.word	0x00000000
 8001914:	40af0600 	.word	0x40af0600
 8001918:	461c4000 	.word	0x461c4000
 800191c:	43889333 	.word	0x43889333

08001920 <Read_Thermistor_Temperature>:

float Read_Thermistor_Temperature(void) {
 8001920:	b580      	push	{r7, lr}
 8001922:	b084      	sub	sp, #16
 8001924:	af00      	add	r7, sp, #0
    float v_out = AD_RES_BUFFER[1] ;
 8001926:	4b18      	ldr	r3, [pc, #96]	@ (8001988 <Read_Thermistor_Temperature+0x68>)
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	ee07 3a90 	vmov	s15, r3
 800192e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001932:	edc7 7a03 	vstr	s15, [r7, #12]
    float v_out1 = 0.9416f*((AD_RES_BUFFER[1] * 3.3f) / 4095.0f);
 8001936:	4b14      	ldr	r3, [pc, #80]	@ (8001988 <Read_Thermistor_Temperature+0x68>)
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	ee07 3a90 	vmov	s15, r3
 800193e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001942:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 800198c <Read_Thermistor_Temperature+0x6c>
 8001946:	ee27 7a87 	vmul.f32	s14, s15, s14
 800194a:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8001990 <Read_Thermistor_Temperature+0x70>
 800194e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001952:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001994 <Read_Thermistor_Temperature+0x74>
 8001956:	ee67 7a87 	vmul.f32	s15, s15, s14
 800195a:	edc7 7a02 	vstr	s15, [r7, #8]
    float r_therm = Get_Thermistor_Resistance(v_out1);
 800195e:	ed97 0a02 	vldr	s0, [r7, #8]
 8001962:	f7ff ff79 	bl	8001858 <Get_Thermistor_Resistance>
 8001966:	ed87 0a01 	vstr	s0, [r7, #4]
    float temp_celsius = Convert_Resistance_To_Temperature(r_therm);  // Oblicz temperatur
 800196a:	ed97 0a01 	vldr	s0, [r7, #4]
 800196e:	f7ff ff93 	bl	8001898 <Convert_Resistance_To_Temperature>
 8001972:	ed87 0a00 	vstr	s0, [r7]

    //printf("Vout: %.3fV, Rtherm: %.1f, Temp: %.2fC\n\r", v_out, r_therm, temp_celsius);

    return temp_celsius;
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	ee07 3a90 	vmov	s15, r3
}
 800197c:	eeb0 0a67 	vmov.f32	s0, s15
 8001980:	3710      	adds	r7, #16
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	200002e4 	.word	0x200002e4
 800198c:	40533333 	.word	0x40533333
 8001990:	457ff000 	.word	0x457ff000
 8001994:	3f710cb3 	.word	0x3f710cb3

08001998 <Control_Heater>:



void Control_Heater(void) {
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
    float current_temp = Read_Thermistor_Temperature();
 800199e:	f7ff ffbf 	bl	8001920 <Read_Thermistor_Temperature>
 80019a2:	ed87 0a01 	vstr	s0, [r7, #4]
    float target_temp = temper+2.0f;
 80019a6:	4b06      	ldr	r3, [pc, #24]	@ (80019c0 <Control_Heater+0x28>)
 80019a8:	edd3 7a00 	vldr	s15, [r3]
 80019ac:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80019b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80019b4:	edc7 7a00 	vstr	s15, [r7]
        //Heater_On();
    } else {
        //Heater_Off();
    }

}
 80019b8:	bf00      	nop
 80019ba:	3708      	adds	r7, #8
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	20001ef8 	.word	0x20001ef8

080019c4 <Servo_SetAngle>:



void Servo_SetAngle(int8_t angle) {
 80019c4:	b480      	push	{r7}
 80019c6:	b085      	sub	sp, #20
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	4603      	mov	r3, r0
 80019cc:	71fb      	strb	r3, [r7, #7]
    if (angle < -90) angle = -90;  // Ograniczenie zakresu
 80019ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d2:	f113 0f5a 	cmn.w	r3, #90	@ 0x5a
 80019d6:	da01      	bge.n	80019dc <Servo_SetAngle+0x18>
 80019d8:	23a6      	movs	r3, #166	@ 0xa6
 80019da:	71fb      	strb	r3, [r7, #7]
    if (angle > 90) angle = 90;
 80019dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019e0:	2b5a      	cmp	r3, #90	@ 0x5a
 80019e2:	dd01      	ble.n	80019e8 <Servo_SetAngle+0x24>
 80019e4:	235a      	movs	r3, #90	@ 0x5a
 80019e6:	71fb      	strb	r3, [r7, #7]

    // Przeliczenie kta na szeroko impulsu (1000 s do 2000 s)
    uint16_t pulse = 500 + ((angle * 500) / 90);  // 1.5 ms  0.5 ms
 80019e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ec:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80019f0:	fb02 f303 	mul.w	r3, r2, r3
 80019f4:	4a0a      	ldr	r2, [pc, #40]	@ (8001a20 <Servo_SetAngle+0x5c>)
 80019f6:	fb82 1203 	smull	r1, r2, r2, r3
 80019fa:	441a      	add	r2, r3
 80019fc:	1192      	asrs	r2, r2, #6
 80019fe:	17db      	asrs	r3, r3, #31
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	b29b      	uxth	r3, r3
 8001a04:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001a08:	81fb      	strh	r3, [r7, #14]

    // Ustawienie wartoci PWM
    __HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, pulse);
 8001a0a:	4b06      	ldr	r3, [pc, #24]	@ (8001a24 <Servo_SetAngle+0x60>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	89fa      	ldrh	r2, [r7, #14]
 8001a10:	635a      	str	r2, [r3, #52]	@ 0x34
	  //HAL_Delay(10000);

}
 8001a12:	bf00      	nop
 8001a14:	3714      	adds	r7, #20
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr
 8001a1e:	bf00      	nop
 8001a20:	b60b60b7 	.word	0xb60b60b7
 8001a24:	2000214c 	.word	0x2000214c

08001a28 <Servo_Init>:


void Servo_Init() {
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);  // Uruchomienie PWM na TIM11_CH1
 8001a2c:	2100      	movs	r1, #0
 8001a2e:	4804      	ldr	r0, [pc, #16]	@ (8001a40 <Servo_Init+0x18>)
 8001a30:	f003 ffc4 	bl	80059bc <HAL_TIM_PWM_Start>
    Servo_SetAngle(0);  // Start w pozycji neutralnej (0)
 8001a34:	2000      	movs	r0, #0
 8001a36:	f7ff ffc5 	bl	80019c4 <Servo_SetAngle>
}
 8001a3a:	bf00      	nop
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	2000214c 	.word	0x2000214c

08001a44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a44:	b5b0      	push	{r4, r5, r7, lr}
 8001a46:	b098      	sub	sp, #96	@ 0x60
 8001a48:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a4a:	f001 f8eb 	bl	8002c24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a4e:	f000 f955 	bl	8001cfc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a52:	f000 fc65 	bl	8002320 <MX_GPIO_Init>
  MX_DMA_Init();
 8001a56:	f000 fc3b 	bl	80022d0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001a5a:	f000 fc0f 	bl	800227c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001a5e:	f000 f9bb 	bl	8001dd8 <MX_ADC1_Init>
  MX_DAC_Init();
 8001a62:	f000 faef 	bl	8002044 <MX_DAC_Init>
  MX_TIM2_Init();
 8001a66:	f000 fb4d 	bl	8002104 <MX_TIM2_Init>
  MX_ADC2_Init();
 8001a6a:	f000 fa47 	bl	8001efc <MX_ADC2_Init>
  MX_ADC3_Init();
 8001a6e:	f000 fa97 	bl	8001fa0 <MX_ADC3_Init>
  MX_TIM11_Init();
 8001a72:	f000 fbb5 	bl	80021e0 <MX_TIM11_Init>
  MX_SPI2_Init();
 8001a76:	f000 fb0f 	bl	8002098 <MX_SPI2_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int32_t test_array[10] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10};
 8001a7a:	4b8d      	ldr	r3, [pc, #564]	@ (8001cb0 <main+0x26c>)
 8001a7c:	f107 0420 	add.w	r4, r7, #32
 8001a80:	461d      	mov	r5, r3
 8001a82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a84:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a86:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a8a:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001a8e:	e884 0003 	stmia.w	r4, {r0, r1}
  int32_t result = 0.0;
 8001a92:	2300      	movs	r3, #0
 8001a94:	61fb      	str	r3, [r7, #28]
  arm_mean_q31(test_array, 10, &result);
 8001a96:	f107 021c 	add.w	r2, r7, #28
 8001a9a:	f107 0320 	add.w	r3, r7, #32
 8001a9e:	210a      	movs	r1, #10
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f005 f81f 	bl	8006ae4 <arm_mean_q31>


  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	2180      	movs	r1, #128	@ 0x80
 8001aaa:	4882      	ldr	r0, [pc, #520]	@ (8001cb4 <main+0x270>)
 8001aac:	f002 fe3c 	bl	8004728 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ab6:	487f      	ldr	r0, [pc, #508]	@ (8001cb4 <main+0x270>)
 8001ab8:	f002 fe36 	bl	8004728 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 8001abc:	2201      	movs	r2, #1
 8001abe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ac2:	487c      	ldr	r0, [pc, #496]	@ (8001cb4 <main+0x270>)
 8001ac4:	f002 fe30 	bl	8004728 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8001ac8:	2201      	movs	r2, #1
 8001aca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ace:	487a      	ldr	r0, [pc, #488]	@ (8001cb8 <main+0x274>)
 8001ad0:	f002 fe2a 	bl	8004728 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ada:	4877      	ldr	r0, [pc, #476]	@ (8001cb8 <main+0x274>)
 8001adc:	f002 fe24 	bl	8004728 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001ae6:	4874      	ldr	r0, [pc, #464]	@ (8001cb8 <main+0x274>)
 8001ae8:	f002 fe1e 	bl	8004728 <HAL_GPIO_WritePin>

  HAL_TIM_PWM_Start(&htim11,TIM_CHANNEL_1);
 8001aec:	2100      	movs	r1, #0
 8001aee:	4873      	ldr	r0, [pc, #460]	@ (8001cbc <main+0x278>)
 8001af0:	f003 ff64 	bl	80059bc <HAL_TIM_PWM_Start>

  dac_value = 1;
 8001af4:	4b72      	ldr	r3, [pc, #456]	@ (8001cc0 <main+0x27c>)
 8001af6:	2201      	movs	r2, #1
 8001af8:	601a      	str	r2, [r3, #0]

  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);  // Wczenie DAC
 8001afa:	2100      	movs	r1, #0
 8001afc:	4871      	ldr	r0, [pc, #452]	@ (8001cc4 <main+0x280>)
 8001afe:	f002 f81a 	bl	8003b36 <HAL_DAC_Start>
  //HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 1241);  // Ustawienie 1V
  HAL_ADC_Start(&hadc1);
 8001b02:	4871      	ldr	r0, [pc, #452]	@ (8001cc8 <main+0x284>)
 8001b04:	f001 f968 	bl	8002dd8 <HAL_ADC_Start>
  HAL_ADC_Start_DMA(&hadc2, tab, 512);
 8001b08:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b0c:	496f      	ldr	r1, [pc, #444]	@ (8001ccc <main+0x288>)
 8001b0e:	4870      	ldr	r0, [pc, #448]	@ (8001cd0 <main+0x28c>)
 8001b10:	f001 faf2 	bl	80030f8 <HAL_ADC_Start_DMA>
  if (HAL_ADC_Start_DMA(&hadc1, AD_RES_BUFFER, 5) != HAL_OK) {
 8001b14:	2205      	movs	r2, #5
 8001b16:	496f      	ldr	r1, [pc, #444]	@ (8001cd4 <main+0x290>)
 8001b18:	486b      	ldr	r0, [pc, #428]	@ (8001cc8 <main+0x284>)
 8001b1a:	f001 faed 	bl	80030f8 <HAL_ADC_Start_DMA>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d002      	beq.n	8001b2a <main+0xe6>
      printf("Bd startu ADC z DMA!\n\r");
 8001b24:	486c      	ldr	r0, [pc, #432]	@ (8001cd8 <main+0x294>)
 8001b26:	f006 fdf1 	bl	800870c <iprintf>
  }
  HAL_ADC_Start_DMA(&hadc1, AD_RES_BUFFER, 5);
 8001b2a:	2205      	movs	r2, #5
 8001b2c:	4969      	ldr	r1, [pc, #420]	@ (8001cd4 <main+0x290>)
 8001b2e:	4866      	ldr	r0, [pc, #408]	@ (8001cc8 <main+0x284>)
 8001b30:	f001 fae2 	bl	80030f8 <HAL_ADC_Start_DMA>
  Read_CPU_Temperature_DMA();
 8001b34:	f7ff fe56 	bl	80017e4 <Read_CPU_Temperature_DMA>
  perform_fft();
 8001b38:	f7ff fc34 	bl	80013a4 <perform_fft>
  Servo_Init();
 8001b3c:	f7ff ff74 	bl	8001a28 <Servo_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  float cos_alpha[4];
	    dac_value++;
 8001b40:	4b5f      	ldr	r3, [pc, #380]	@ (8001cc0 <main+0x27c>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	3301      	adds	r3, #1
 8001b46:	4a5e      	ldr	r2, [pc, #376]	@ (8001cc0 <main+0x27c>)
 8001b48:	6013      	str	r3, [r2, #0]
	    if(dac_value>4094){
 8001b4a:	4b5d      	ldr	r3, [pc, #372]	@ (8001cc0 <main+0x27c>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d902      	bls.n	8001b5c <main+0x118>
	    	dac_value=1;
 8001b56:	4b5a      	ldr	r3, [pc, #360]	@ (8001cc0 <main+0x27c>)
 8001b58:	2201      	movs	r2, #1
 8001b5a:	601a      	str	r2, [r3, #0]
	    }
	    HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_value);
 8001b5c:	4b58      	ldr	r3, [pc, #352]	@ (8001cc0 <main+0x27c>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	2200      	movs	r2, #0
 8001b62:	2100      	movs	r1, #0
 8001b64:	4857      	ldr	r0, [pc, #348]	@ (8001cc4 <main+0x280>)
 8001b66:	f002 f83d 	bl	8003be4 <HAL_DAC_SetValue>
	    //HAL_Deley(1);

	  for (int i =1;i<4;i++){
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001b6e:	e078      	b.n	8001c62 <main+0x21e>
		  toggle_pins();
 8001b70:	f7ff fab2 	bl	80010d8 <toggle_pins>
		  HAL_ADC_Start_DMA(&hadc1, AD_RES_BUFFER, 5);
 8001b74:	2205      	movs	r2, #5
 8001b76:	4957      	ldr	r1, [pc, #348]	@ (8001cd4 <main+0x290>)
 8001b78:	4853      	ldr	r0, [pc, #332]	@ (8001cc8 <main+0x284>)
 8001b7a:	f001 fabd 	bl	80030f8 <HAL_ADC_Start_DMA>
		  Read_CPU_Temperature_DMA();
 8001b7e:	f7ff fe31 	bl	80017e4 <Read_CPU_Temperature_DMA>
		  printf("DAC:%f,",(dac_value * 3.3f) / 4095.0f);
 8001b82:	4b4f      	ldr	r3, [pc, #316]	@ (8001cc0 <main+0x27c>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	ee07 3a90 	vmov	s15, r3
 8001b8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b8e:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 8001cdc <main+0x298>
 8001b92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b96:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8001ce0 <main+0x29c>
 8001b9a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001b9e:	ee16 0a90 	vmov	r0, s13
 8001ba2:	f7fe fd51 	bl	8000648 <__aeabi_f2d>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	460b      	mov	r3, r1
 8001baa:	484e      	ldr	r0, [pc, #312]	@ (8001ce4 <main+0x2a0>)
 8001bac:	f006 fdae 	bl	800870c <iprintf>
		  	  	  	                           (AD_RES_BUFFER[0] * 3.3f) / 4095.0f,
		  	  	  	                           0.9416f*((AD_RES_BUFFER[1] * 3.3f) / 4095.0f),
		  	  	  	                           (AD_RES_BUFFER[2] * 3.3f) / 4095.0f,
		  	  	  	                           (AD_RES_BUFFER[4] * 3.3f) / 4095.0f);
*/
		  float detector_out = (AD_RES_BUFFER[2] * 3.3f) / 4095.0f;
 8001bb0:	4b48      	ldr	r3, [pc, #288]	@ (8001cd4 <main+0x290>)
 8001bb2:	689b      	ldr	r3, [r3, #8]
 8001bb4:	ee07 3a90 	vmov	s15, r3
 8001bb8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001bbc:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8001cdc <main+0x298>
 8001bc0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001bc4:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8001ce0 <main+0x29c>
 8001bc8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001bcc:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
		  float input = 2.0f * (1.0f - (detector_out / Uoh)) + delta_err;
 8001bd0:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001bd4:	eddf 6a44 	vldr	s13, [pc, #272]	@ 8001ce8 <main+0x2a4>
 8001bd8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001bdc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001be0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001be4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001be8:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8001cec <main+0x2a8>
 8001bec:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001bf0:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
		  float value = asinf(input);
 8001bf4:	ed97 0a13 	vldr	s0, [r7, #76]	@ 0x4c
 8001bf8:	f008 fd40 	bl	800a67c <asinf>
 8001bfc:	ed87 0a12 	vstr	s0, [r7, #72]	@ 0x48
		  cos_alpha[i]= value;
 8001c00:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	3360      	adds	r3, #96	@ 0x60
 8001c06:	443b      	add	r3, r7
 8001c08:	3b54      	subs	r3, #84	@ 0x54
 8001c0a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001c0c:	601a      	str	r2, [r3, #0]



		  for (int i = 0;i<512;i++){
 8001c0e:	2300      	movs	r3, #0
 8001c10:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001c12:	e018      	b.n	8001c46 <main+0x202>
		  	  		tab_ADC[i]=((tab[i] * 3.3f) / 4095.0f);
 8001c14:	4a2d      	ldr	r2, [pc, #180]	@ (8001ccc <main+0x288>)
 8001c16:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001c18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c1c:	ee07 3a90 	vmov	s15, r3
 8001c20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c24:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8001cdc <main+0x298>
 8001c28:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c2c:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 8001ce0 <main+0x29c>
 8001c30:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c34:	4a2e      	ldr	r2, [pc, #184]	@ (8001cf0 <main+0x2ac>)
 8001c36:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001c38:	009b      	lsls	r3, r3, #2
 8001c3a:	4413      	add	r3, r2
 8001c3c:	edc3 7a00 	vstr	s15, [r3]
		  for (int i = 0;i<512;i++){
 8001c40:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001c42:	3301      	adds	r3, #1
 8001c44:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001c46:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001c48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001c4c:	dbe2      	blt.n	8001c14 <main+0x1d0>
		  	  		//printf("%.2f  %.2f\n\r",tab_ADC[i], (tab[1] * 3.3f) / 4095.0f);
		  	  	}

		  perform_fft();
 8001c4e:	f7ff fba9 	bl	80013a4 <perform_fft>
		  analyze_fft_results();
 8001c52:	f7ff fc87 	bl	8001564 <analyze_fft_results>
		  printf("\n\r");
 8001c56:	4827      	ldr	r0, [pc, #156]	@ (8001cf4 <main+0x2b0>)
 8001c58:	f006 fd58 	bl	800870c <iprintf>
	  for (int i =1;i<4;i++){
 8001c5c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c5e:	3301      	adds	r3, #1
 8001c60:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001c62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c64:	2b03      	cmp	r3, #3
 8001c66:	dd83      	ble.n	8001b70 <main+0x12c>

	  }
	  AngleResults angle = calculate_angles(cos_alpha);
 8001c68:	f107 030c 	add.w	r3, r7, #12
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7ff fa5b 	bl	8001128 <calculate_angles>
 8001c72:	eeb0 7a40 	vmov.f32	s14, s0
 8001c76:	eef0 7a60 	vmov.f32	s15, s1
 8001c7a:	ed87 7a01 	vstr	s14, [r7, #4]
 8001c7e:	edc7 7a02 	vstr	s15, [r7, #8]

	  	for (int i = 0;i<512	;i++){
 8001c82:	2300      	movs	r3, #0
 8001c84:	657b      	str	r3, [r7, #84]	@ 0x54
 8001c86:	e002      	b.n	8001c8e <main+0x24a>
 8001c88:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c8a:	3301      	adds	r3, #1
 8001c8c:	657b      	str	r3, [r7, #84]	@ 0x54
 8001c8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001c94:	dbf8      	blt.n	8001c88 <main+0x244>
	  		//tab_ADC[i]=((tab[1] * 3.3f) / 4095.0f);
	  		//printf("%.2f  \n\r",tab_ADC[i]);
	  	}


	  	Control_Heater();
 8001c96:	f7ff fe7f 	bl	8001998 <Control_Heater>

	  	//DAC AD5641???
	  	uint8_t spi_data[2] = {0x13, 0x66}; // Example data
 8001c9a:	f246 6313 	movw	r3, #26131	@ 0x6613
 8001c9e:	803b      	strh	r3, [r7, #0]
	  	HAL_SPI_Transmit(&hspi2, spi_data, 2, 100);
 8001ca0:	4639      	mov	r1, r7
 8001ca2:	2364      	movs	r3, #100	@ 0x64
 8001ca4:	2202      	movs	r2, #2
 8001ca6:	4814      	ldr	r0, [pc, #80]	@ (8001cf8 <main+0x2b4>)
 8001ca8:	f003 fbc9 	bl	800543e <HAL_SPI_Transmit>
  {
 8001cac:	e748      	b.n	8001b40 <main+0xfc>
 8001cae:	bf00      	nop
 8001cb0:	0800b02c 	.word	0x0800b02c
 8001cb4:	40020800 	.word	0x40020800
 8001cb8:	40020000 	.word	0x40020000
 8001cbc:	2000214c 	.word	0x2000214c
 8001cc0:	20001efc 	.word	0x20001efc
 8001cc4:	20002098 	.word	0x20002098
 8001cc8:	20001f00 	.word	0x20001f00
 8001ccc:	200002f8 	.word	0x200002f8
 8001cd0:	20001f48 	.word	0x20001f48
 8001cd4:	200002e4 	.word	0x200002e4
 8001cd8:	0800b004 	.word	0x0800b004
 8001cdc:	40533333 	.word	0x40533333
 8001ce0:	457ff000 	.word	0x457ff000
 8001ce4:	0800b020 	.word	0x0800b020
 8001ce8:	4039999a 	.word	0x4039999a
 8001cec:	00000000 	.word	0x00000000
 8001cf0:	20000af8 	.word	0x20000af8
 8001cf4:	0800b028 	.word	0x0800b028
 8001cf8:	200020ac 	.word	0x200020ac

08001cfc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b094      	sub	sp, #80	@ 0x50
 8001d00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d02:	f107 031c 	add.w	r3, r7, #28
 8001d06:	2234      	movs	r2, #52	@ 0x34
 8001d08:	2100      	movs	r1, #0
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f006 fd53 	bl	80087b6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d10:	f107 0308 	add.w	r3, r7, #8
 8001d14:	2200      	movs	r2, #0
 8001d16:	601a      	str	r2, [r3, #0]
 8001d18:	605a      	str	r2, [r3, #4]
 8001d1a:	609a      	str	r2, [r3, #8]
 8001d1c:	60da      	str	r2, [r3, #12]
 8001d1e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d20:	2300      	movs	r3, #0
 8001d22:	607b      	str	r3, [r7, #4]
 8001d24:	4b2a      	ldr	r3, [pc, #168]	@ (8001dd0 <SystemClock_Config+0xd4>)
 8001d26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d28:	4a29      	ldr	r2, [pc, #164]	@ (8001dd0 <SystemClock_Config+0xd4>)
 8001d2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d2e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d30:	4b27      	ldr	r3, [pc, #156]	@ (8001dd0 <SystemClock_Config+0xd4>)
 8001d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d38:	607b      	str	r3, [r7, #4]
 8001d3a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	603b      	str	r3, [r7, #0]
 8001d40:	4b24      	ldr	r3, [pc, #144]	@ (8001dd4 <SystemClock_Config+0xd8>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001d48:	4a22      	ldr	r2, [pc, #136]	@ (8001dd4 <SystemClock_Config+0xd8>)
 8001d4a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d4e:	6013      	str	r3, [r2, #0]
 8001d50:	4b20      	ldr	r3, [pc, #128]	@ (8001dd4 <SystemClock_Config+0xd8>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001d58:	603b      	str	r3, [r7, #0]
 8001d5a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001d5c:	2302      	movs	r3, #2
 8001d5e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d60:	2301      	movs	r3, #1
 8001d62:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001d64:	2310      	movs	r3, #16
 8001d66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d68:	2302      	movs	r3, #2
 8001d6a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001d70:	2310      	movs	r3, #16
 8001d72:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001d74:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001d78:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001d7a:	2304      	movs	r3, #4
 8001d7c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001d7e:	2302      	movs	r3, #2
 8001d80:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001d82:	2302      	movs	r3, #2
 8001d84:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d86:	f107 031c 	add.w	r3, r7, #28
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f003 f830 	bl	8004df0 <HAL_RCC_OscConfig>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001d96:	f000 fb49 	bl	800242c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d9a:	230f      	movs	r3, #15
 8001d9c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d9e:	2302      	movs	r3, #2
 8001da0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001da2:	2300      	movs	r3, #0
 8001da4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001da6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001daa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 8001dac:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001db0:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001db2:	f107 0308 	add.w	r3, r7, #8
 8001db6:	2102      	movs	r1, #2
 8001db8:	4618      	mov	r0, r3
 8001dba:	f002 fccf 	bl	800475c <HAL_RCC_ClockConfig>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d001      	beq.n	8001dc8 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8001dc4:	f000 fb32 	bl	800242c <Error_Handler>
  }
}
 8001dc8:	bf00      	nop
 8001dca:	3750      	adds	r7, #80	@ 0x50
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	40023800 	.word	0x40023800
 8001dd4:	40007000 	.word	0x40007000

08001dd8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001dde:	463b      	mov	r3, r7
 8001de0:	2200      	movs	r2, #0
 8001de2:	601a      	str	r2, [r3, #0]
 8001de4:	605a      	str	r2, [r3, #4]
 8001de6:	609a      	str	r2, [r3, #8]
 8001de8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001dea:	4b40      	ldr	r3, [pc, #256]	@ (8001eec <MX_ADC1_Init+0x114>)
 8001dec:	4a40      	ldr	r2, [pc, #256]	@ (8001ef0 <MX_ADC1_Init+0x118>)
 8001dee:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001df0:	4b3e      	ldr	r3, [pc, #248]	@ (8001eec <MX_ADC1_Init+0x114>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001df6:	4b3d      	ldr	r3, [pc, #244]	@ (8001eec <MX_ADC1_Init+0x114>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001dfc:	4b3b      	ldr	r3, [pc, #236]	@ (8001eec <MX_ADC1_Init+0x114>)
 8001dfe:	2201      	movs	r2, #1
 8001e00:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001e02:	4b3a      	ldr	r3, [pc, #232]	@ (8001eec <MX_ADC1_Init+0x114>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8001e08:	4b38      	ldr	r3, [pc, #224]	@ (8001eec <MX_ADC1_Init+0x114>)
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 8001e10:	4b36      	ldr	r3, [pc, #216]	@ (8001eec <MX_ADC1_Init+0x114>)
 8001e12:	2201      	movs	r2, #1
 8001e14:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001e16:	4b35      	ldr	r3, [pc, #212]	@ (8001eec <MX_ADC1_Init+0x114>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001e1c:	4b33      	ldr	r3, [pc, #204]	@ (8001eec <MX_ADC1_Init+0x114>)
 8001e1e:	4a35      	ldr	r2, [pc, #212]	@ (8001ef4 <MX_ADC1_Init+0x11c>)
 8001e20:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e22:	4b32      	ldr	r3, [pc, #200]	@ (8001eec <MX_ADC1_Init+0x114>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8001e28:	4b30      	ldr	r3, [pc, #192]	@ (8001eec <MX_ADC1_Init+0x114>)
 8001e2a:	2205      	movs	r2, #5
 8001e2c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001e2e:	4b2f      	ldr	r3, [pc, #188]	@ (8001eec <MX_ADC1_Init+0x114>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001e36:	4b2d      	ldr	r3, [pc, #180]	@ (8001eec <MX_ADC1_Init+0x114>)
 8001e38:	2201      	movs	r2, #1
 8001e3a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001e3c:	482b      	ldr	r0, [pc, #172]	@ (8001eec <MX_ADC1_Init+0x114>)
 8001e3e:	f000 ff87 	bl	8002d50 <HAL_ADC_Init>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d001      	beq.n	8001e4c <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8001e48:	f000 faf0 	bl	800242c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001e4c:	230a      	movs	r3, #10
 8001e4e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001e50:	2301      	movs	r3, #1
 8001e52:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8001e54:	2306      	movs	r3, #6
 8001e56:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e58:	463b      	mov	r3, r7
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	4823      	ldr	r0, [pc, #140]	@ (8001eec <MX_ADC1_Init+0x114>)
 8001e5e:	f001 fa87 	bl	8003370 <HAL_ADC_ConfigChannel>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001e68:	f000 fae0 	bl	800242c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001e6c:	230b      	movs	r3, #11
 8001e6e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001e70:	2302      	movs	r3, #2
 8001e72:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e74:	463b      	mov	r3, r7
 8001e76:	4619      	mov	r1, r3
 8001e78:	481c      	ldr	r0, [pc, #112]	@ (8001eec <MX_ADC1_Init+0x114>)
 8001e7a:	f001 fa79 	bl	8003370 <HAL_ADC_ConfigChannel>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d001      	beq.n	8001e88 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8001e84:	f000 fad2 	bl	800242c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001e88:	230c      	movs	r3, #12
 8001e8a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001e90:	2300      	movs	r3, #0
 8001e92:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e94:	463b      	mov	r3, r7
 8001e96:	4619      	mov	r1, r3
 8001e98:	4814      	ldr	r0, [pc, #80]	@ (8001eec <MX_ADC1_Init+0x114>)
 8001e9a:	f001 fa69 	bl	8003370 <HAL_ADC_ConfigChannel>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 8001ea4:	f000 fac2 	bl	800242c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001ea8:	230d      	movs	r3, #13
 8001eaa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001eac:	2304      	movs	r3, #4
 8001eae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001eb0:	463b      	mov	r3, r7
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	480d      	ldr	r0, [pc, #52]	@ (8001eec <MX_ADC1_Init+0x114>)
 8001eb6:	f001 fa5b 	bl	8003370 <HAL_ADC_ConfigChannel>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d001      	beq.n	8001ec4 <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 8001ec0:	f000 fab4 	bl	800242c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef8 <MX_ADC1_Init+0x120>)
 8001ec6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8001ec8:	2305      	movs	r3, #5
 8001eca:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001ecc:	2307      	movs	r3, #7
 8001ece:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ed0:	463b      	mov	r3, r7
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	4805      	ldr	r0, [pc, #20]	@ (8001eec <MX_ADC1_Init+0x114>)
 8001ed6:	f001 fa4b 	bl	8003370 <HAL_ADC_ConfigChannel>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d001      	beq.n	8001ee4 <MX_ADC1_Init+0x10c>
  {
    Error_Handler();
 8001ee0:	f000 faa4 	bl	800242c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001ee4:	bf00      	nop
 8001ee6:	3710      	adds	r7, #16
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	20001f00 	.word	0x20001f00
 8001ef0:	40012000 	.word	0x40012000
 8001ef4:	0f000001 	.word	0x0f000001
 8001ef8:	10000012 	.word	0x10000012

08001efc <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b084      	sub	sp, #16
 8001f00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001f02:	463b      	mov	r3, r7
 8001f04:	2200      	movs	r2, #0
 8001f06:	601a      	str	r2, [r3, #0]
 8001f08:	605a      	str	r2, [r3, #4]
 8001f0a:	609a      	str	r2, [r3, #8]
 8001f0c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001f0e:	4b21      	ldr	r3, [pc, #132]	@ (8001f94 <MX_ADC2_Init+0x98>)
 8001f10:	4a21      	ldr	r2, [pc, #132]	@ (8001f98 <MX_ADC2_Init+0x9c>)
 8001f12:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001f14:	4b1f      	ldr	r3, [pc, #124]	@ (8001f94 <MX_ADC2_Init+0x98>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001f1a:	4b1e      	ldr	r3, [pc, #120]	@ (8001f94 <MX_ADC2_Init+0x98>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001f20:	4b1c      	ldr	r3, [pc, #112]	@ (8001f94 <MX_ADC2_Init+0x98>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8001f26:	4b1b      	ldr	r3, [pc, #108]	@ (8001f94 <MX_ADC2_Init+0x98>)
 8001f28:	2201      	movs	r2, #1
 8001f2a:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001f2c:	4b19      	ldr	r3, [pc, #100]	@ (8001f94 <MX_ADC2_Init+0x98>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001f34:	4b17      	ldr	r3, [pc, #92]	@ (8001f94 <MX_ADC2_Init+0x98>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f3a:	4b16      	ldr	r3, [pc, #88]	@ (8001f94 <MX_ADC2_Init+0x98>)
 8001f3c:	4a17      	ldr	r2, [pc, #92]	@ (8001f9c <MX_ADC2_Init+0xa0>)
 8001f3e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f40:	4b14      	ldr	r3, [pc, #80]	@ (8001f94 <MX_ADC2_Init+0x98>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001f46:	4b13      	ldr	r3, [pc, #76]	@ (8001f94 <MX_ADC2_Init+0x98>)
 8001f48:	2201      	movs	r2, #1
 8001f4a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8001f4c:	4b11      	ldr	r3, [pc, #68]	@ (8001f94 <MX_ADC2_Init+0x98>)
 8001f4e:	2201      	movs	r2, #1
 8001f50:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001f54:	4b0f      	ldr	r3, [pc, #60]	@ (8001f94 <MX_ADC2_Init+0x98>)
 8001f56:	2201      	movs	r2, #1
 8001f58:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001f5a:	480e      	ldr	r0, [pc, #56]	@ (8001f94 <MX_ADC2_Init+0x98>)
 8001f5c:	f000 fef8 	bl	8002d50 <HAL_ADC_Init>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d001      	beq.n	8001f6a <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 8001f66:	f000 fa61 	bl	800242c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8001f72:	2302      	movs	r3, #2
 8001f74:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001f76:	463b      	mov	r3, r7
 8001f78:	4619      	mov	r1, r3
 8001f7a:	4806      	ldr	r0, [pc, #24]	@ (8001f94 <MX_ADC2_Init+0x98>)
 8001f7c:	f001 f9f8 	bl	8003370 <HAL_ADC_ConfigChannel>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d001      	beq.n	8001f8a <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8001f86:	f000 fa51 	bl	800242c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001f8a:	bf00      	nop
 8001f8c:	3710      	adds	r7, #16
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	20001f48 	.word	0x20001f48
 8001f98:	40012100 	.word	0x40012100
 8001f9c:	0f000001 	.word	0x0f000001

08001fa0 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b084      	sub	sp, #16
 8001fa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001fa6:	463b      	mov	r3, r7
 8001fa8:	2200      	movs	r2, #0
 8001faa:	601a      	str	r2, [r3, #0]
 8001fac:	605a      	str	r2, [r3, #4]
 8001fae:	609a      	str	r2, [r3, #8]
 8001fb0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8001fb2:	4b21      	ldr	r3, [pc, #132]	@ (8002038 <MX_ADC3_Init+0x98>)
 8001fb4:	4a21      	ldr	r2, [pc, #132]	@ (800203c <MX_ADC3_Init+0x9c>)
 8001fb6:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001fb8:	4b1f      	ldr	r3, [pc, #124]	@ (8002038 <MX_ADC3_Init+0x98>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001fbe:	4b1e      	ldr	r3, [pc, #120]	@ (8002038 <MX_ADC3_Init+0x98>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 8001fc4:	4b1c      	ldr	r3, [pc, #112]	@ (8002038 <MX_ADC3_Init+0x98>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8001fca:	4b1b      	ldr	r3, [pc, #108]	@ (8002038 <MX_ADC3_Init+0x98>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001fd0:	4b19      	ldr	r3, [pc, #100]	@ (8002038 <MX_ADC3_Init+0x98>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001fd8:	4b17      	ldr	r3, [pc, #92]	@ (8002038 <MX_ADC3_Init+0x98>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001fde:	4b16      	ldr	r3, [pc, #88]	@ (8002038 <MX_ADC3_Init+0x98>)
 8001fe0:	4a17      	ldr	r2, [pc, #92]	@ (8002040 <MX_ADC3_Init+0xa0>)
 8001fe2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001fe4:	4b14      	ldr	r3, [pc, #80]	@ (8002038 <MX_ADC3_Init+0x98>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8001fea:	4b13      	ldr	r3, [pc, #76]	@ (8002038 <MX_ADC3_Init+0x98>)
 8001fec:	2201      	movs	r2, #1
 8001fee:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8001ff0:	4b11      	ldr	r3, [pc, #68]	@ (8002038 <MX_ADC3_Init+0x98>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001ff8:	4b0f      	ldr	r3, [pc, #60]	@ (8002038 <MX_ADC3_Init+0x98>)
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001ffe:	480e      	ldr	r0, [pc, #56]	@ (8002038 <MX_ADC3_Init+0x98>)
 8002000:	f000 fea6 	bl	8002d50 <HAL_ADC_Init>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d001      	beq.n	800200e <MX_ADC3_Init+0x6e>
  {
    Error_Handler();
 800200a:	f000 fa0f 	bl	800242c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800200e:	2301      	movs	r3, #1
 8002010:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002012:	2301      	movs	r3, #1
 8002014:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002016:	2300      	movs	r3, #0
 8002018:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800201a:	463b      	mov	r3, r7
 800201c:	4619      	mov	r1, r3
 800201e:	4806      	ldr	r0, [pc, #24]	@ (8002038 <MX_ADC3_Init+0x98>)
 8002020:	f001 f9a6 	bl	8003370 <HAL_ADC_ConfigChannel>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d001      	beq.n	800202e <MX_ADC3_Init+0x8e>
  {
    Error_Handler();
 800202a:	f000 f9ff 	bl	800242c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800202e:	bf00      	nop
 8002030:	3710      	adds	r7, #16
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	20001f90 	.word	0x20001f90
 800203c:	40012200 	.word	0x40012200
 8002040:	0f000001 	.word	0x0f000001

08002044 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800204a:	463b      	mov	r3, r7
 800204c:	2200      	movs	r2, #0
 800204e:	601a      	str	r2, [r3, #0]
 8002050:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8002052:	4b0f      	ldr	r3, [pc, #60]	@ (8002090 <MX_DAC_Init+0x4c>)
 8002054:	4a0f      	ldr	r2, [pc, #60]	@ (8002094 <MX_DAC_Init+0x50>)
 8002056:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8002058:	480d      	ldr	r0, [pc, #52]	@ (8002090 <MX_DAC_Init+0x4c>)
 800205a:	f001 fd4a 	bl	8003af2 <HAL_DAC_Init>
 800205e:	4603      	mov	r3, r0
 8002060:	2b00      	cmp	r3, #0
 8002062:	d001      	beq.n	8002068 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8002064:	f000 f9e2 	bl	800242c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002068:	2300      	movs	r3, #0
 800206a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800206c:	2300      	movs	r3, #0
 800206e:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002070:	463b      	mov	r3, r7
 8002072:	2200      	movs	r2, #0
 8002074:	4619      	mov	r1, r3
 8002076:	4806      	ldr	r0, [pc, #24]	@ (8002090 <MX_DAC_Init+0x4c>)
 8002078:	f001 fdf8 	bl	8003c6c <HAL_DAC_ConfigChannel>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8002082:	f000 f9d3 	bl	800242c <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8002086:	bf00      	nop
 8002088:	3708      	adds	r7, #8
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	20002098 	.word	0x20002098
 8002094:	40007400 	.word	0x40007400

08002098 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800209c:	4b17      	ldr	r3, [pc, #92]	@ (80020fc <MX_SPI2_Init+0x64>)
 800209e:	4a18      	ldr	r2, [pc, #96]	@ (8002100 <MX_SPI2_Init+0x68>)
 80020a0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80020a2:	4b16      	ldr	r3, [pc, #88]	@ (80020fc <MX_SPI2_Init+0x64>)
 80020a4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80020a8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80020aa:	4b14      	ldr	r3, [pc, #80]	@ (80020fc <MX_SPI2_Init+0x64>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80020b0:	4b12      	ldr	r3, [pc, #72]	@ (80020fc <MX_SPI2_Init+0x64>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80020b6:	4b11      	ldr	r3, [pc, #68]	@ (80020fc <MX_SPI2_Init+0x64>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80020bc:	4b0f      	ldr	r3, [pc, #60]	@ (80020fc <MX_SPI2_Init+0x64>)
 80020be:	2200      	movs	r2, #0
 80020c0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80020c2:	4b0e      	ldr	r3, [pc, #56]	@ (80020fc <MX_SPI2_Init+0x64>)
 80020c4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80020c8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80020ca:	4b0c      	ldr	r3, [pc, #48]	@ (80020fc <MX_SPI2_Init+0x64>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80020d0:	4b0a      	ldr	r3, [pc, #40]	@ (80020fc <MX_SPI2_Init+0x64>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80020d6:	4b09      	ldr	r3, [pc, #36]	@ (80020fc <MX_SPI2_Init+0x64>)
 80020d8:	2200      	movs	r2, #0
 80020da:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80020dc:	4b07      	ldr	r3, [pc, #28]	@ (80020fc <MX_SPI2_Init+0x64>)
 80020de:	2200      	movs	r2, #0
 80020e0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80020e2:	4b06      	ldr	r3, [pc, #24]	@ (80020fc <MX_SPI2_Init+0x64>)
 80020e4:	220a      	movs	r2, #10
 80020e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80020e8:	4804      	ldr	r0, [pc, #16]	@ (80020fc <MX_SPI2_Init+0x64>)
 80020ea:	f003 f91f 	bl	800532c <HAL_SPI_Init>
 80020ee:	4603      	mov	r3, r0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d001      	beq.n	80020f8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80020f4:	f000 f99a 	bl	800242c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80020f8:	bf00      	nop
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	200020ac 	.word	0x200020ac
 8002100:	40003800 	.word	0x40003800

08002104 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b08a      	sub	sp, #40	@ 0x28
 8002108:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800210a:	f107 0320 	add.w	r3, r7, #32
 800210e:	2200      	movs	r2, #0
 8002110:	601a      	str	r2, [r3, #0]
 8002112:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002114:	1d3b      	adds	r3, r7, #4
 8002116:	2200      	movs	r2, #0
 8002118:	601a      	str	r2, [r3, #0]
 800211a:	605a      	str	r2, [r3, #4]
 800211c:	609a      	str	r2, [r3, #8]
 800211e:	60da      	str	r2, [r3, #12]
 8002120:	611a      	str	r2, [r3, #16]
 8002122:	615a      	str	r2, [r3, #20]
 8002124:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002126:	4b2d      	ldr	r3, [pc, #180]	@ (80021dc <MX_TIM2_Init+0xd8>)
 8002128:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800212c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800212e:	4b2b      	ldr	r3, [pc, #172]	@ (80021dc <MX_TIM2_Init+0xd8>)
 8002130:	2200      	movs	r2, #0
 8002132:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002134:	4b29      	ldr	r3, [pc, #164]	@ (80021dc <MX_TIM2_Init+0xd8>)
 8002136:	2200      	movs	r2, #0
 8002138:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800213a:	4b28      	ldr	r3, [pc, #160]	@ (80021dc <MX_TIM2_Init+0xd8>)
 800213c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002140:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002142:	4b26      	ldr	r3, [pc, #152]	@ (80021dc <MX_TIM2_Init+0xd8>)
 8002144:	2200      	movs	r2, #0
 8002146:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002148:	4b24      	ldr	r3, [pc, #144]	@ (80021dc <MX_TIM2_Init+0xd8>)
 800214a:	2280      	movs	r2, #128	@ 0x80
 800214c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800214e:	4823      	ldr	r0, [pc, #140]	@ (80021dc <MX_TIM2_Init+0xd8>)
 8002150:	f003 fbe5 	bl	800591e <HAL_TIM_PWM_Init>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	d001      	beq.n	800215e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800215a:	f000 f967 	bl	800242c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800215e:	2300      	movs	r3, #0
 8002160:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002162:	2300      	movs	r3, #0
 8002164:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002166:	f107 0320 	add.w	r3, r7, #32
 800216a:	4619      	mov	r1, r3
 800216c:	481b      	ldr	r0, [pc, #108]	@ (80021dc <MX_TIM2_Init+0xd8>)
 800216e:	f004 f831 	bl	80061d4 <HAL_TIMEx_MasterConfigSynchronization>
 8002172:	4603      	mov	r3, r0
 8002174:	2b00      	cmp	r3, #0
 8002176:	d001      	beq.n	800217c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8002178:	f000 f958 	bl	800242c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800217c:	2360      	movs	r3, #96	@ 0x60
 800217e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002180:	2300      	movs	r3, #0
 8002182:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002184:	2300      	movs	r3, #0
 8002186:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002188:	2300      	movs	r3, #0
 800218a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800218c:	1d3b      	adds	r3, r7, #4
 800218e:	2200      	movs	r2, #0
 8002190:	4619      	mov	r1, r3
 8002192:	4812      	ldr	r0, [pc, #72]	@ (80021dc <MX_TIM2_Init+0xd8>)
 8002194:	f003 fcda 	bl	8005b4c <HAL_TIM_PWM_ConfigChannel>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d001      	beq.n	80021a2 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800219e:	f000 f945 	bl	800242c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80021a2:	1d3b      	adds	r3, r7, #4
 80021a4:	2208      	movs	r2, #8
 80021a6:	4619      	mov	r1, r3
 80021a8:	480c      	ldr	r0, [pc, #48]	@ (80021dc <MX_TIM2_Init+0xd8>)
 80021aa:	f003 fccf 	bl	8005b4c <HAL_TIM_PWM_ConfigChannel>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80021b4:	f000 f93a 	bl	800242c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80021b8:	1d3b      	adds	r3, r7, #4
 80021ba:	220c      	movs	r2, #12
 80021bc:	4619      	mov	r1, r3
 80021be:	4807      	ldr	r0, [pc, #28]	@ (80021dc <MX_TIM2_Init+0xd8>)
 80021c0:	f003 fcc4 	bl	8005b4c <HAL_TIM_PWM_ConfigChannel>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d001      	beq.n	80021ce <MX_TIM2_Init+0xca>
  {
    Error_Handler();
 80021ca:	f000 f92f 	bl	800242c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80021ce:	4803      	ldr	r0, [pc, #12]	@ (80021dc <MX_TIM2_Init+0xd8>)
 80021d0:	f000 fb36 	bl	8002840 <HAL_TIM_MspPostInit>

}
 80021d4:	bf00      	nop
 80021d6:	3728      	adds	r7, #40	@ 0x28
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	20002104 	.word	0x20002104

080021e0 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b088      	sub	sp, #32
 80021e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80021e6:	1d3b      	adds	r3, r7, #4
 80021e8:	2200      	movs	r2, #0
 80021ea:	601a      	str	r2, [r3, #0]
 80021ec:	605a      	str	r2, [r3, #4]
 80021ee:	609a      	str	r2, [r3, #8]
 80021f0:	60da      	str	r2, [r3, #12]
 80021f2:	611a      	str	r2, [r3, #16]
 80021f4:	615a      	str	r2, [r3, #20]
 80021f6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80021f8:	4b1e      	ldr	r3, [pc, #120]	@ (8002274 <MX_TIM11_Init+0x94>)
 80021fa:	4a1f      	ldr	r2, [pc, #124]	@ (8002278 <MX_TIM11_Init+0x98>)
 80021fc:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 71;
 80021fe:	4b1d      	ldr	r3, [pc, #116]	@ (8002274 <MX_TIM11_Init+0x94>)
 8002200:	2247      	movs	r2, #71	@ 0x47
 8002202:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002204:	4b1b      	ldr	r3, [pc, #108]	@ (8002274 <MX_TIM11_Init+0x94>)
 8002206:	2200      	movs	r2, #0
 8002208:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 2000;
 800220a:	4b1a      	ldr	r3, [pc, #104]	@ (8002274 <MX_TIM11_Init+0x94>)
 800220c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002210:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002212:	4b18      	ldr	r3, [pc, #96]	@ (8002274 <MX_TIM11_Init+0x94>)
 8002214:	2200      	movs	r2, #0
 8002216:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002218:	4b16      	ldr	r3, [pc, #88]	@ (8002274 <MX_TIM11_Init+0x94>)
 800221a:	2280      	movs	r2, #128	@ 0x80
 800221c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800221e:	4815      	ldr	r0, [pc, #84]	@ (8002274 <MX_TIM11_Init+0x94>)
 8002220:	f003 fb2e 	bl	8005880 <HAL_TIM_Base_Init>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	d001      	beq.n	800222e <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 800222a:	f000 f8ff 	bl	800242c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 800222e:	4811      	ldr	r0, [pc, #68]	@ (8002274 <MX_TIM11_Init+0x94>)
 8002230:	f003 fb75 	bl	800591e <HAL_TIM_PWM_Init>
 8002234:	4603      	mov	r3, r0
 8002236:	2b00      	cmp	r3, #0
 8002238:	d001      	beq.n	800223e <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 800223a:	f000 f8f7 	bl	800242c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800223e:	2360      	movs	r3, #96	@ 0x60
 8002240:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002242:	2300      	movs	r3, #0
 8002244:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002246:	2300      	movs	r3, #0
 8002248:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800224a:	2300      	movs	r3, #0
 800224c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800224e:	1d3b      	adds	r3, r7, #4
 8002250:	2200      	movs	r2, #0
 8002252:	4619      	mov	r1, r3
 8002254:	4807      	ldr	r0, [pc, #28]	@ (8002274 <MX_TIM11_Init+0x94>)
 8002256:	f003 fc79 	bl	8005b4c <HAL_TIM_PWM_ConfigChannel>
 800225a:	4603      	mov	r3, r0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d001      	beq.n	8002264 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8002260:	f000 f8e4 	bl	800242c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8002264:	4803      	ldr	r0, [pc, #12]	@ (8002274 <MX_TIM11_Init+0x94>)
 8002266:	f000 faeb 	bl	8002840 <HAL_TIM_MspPostInit>

}
 800226a:	bf00      	nop
 800226c:	3720      	adds	r7, #32
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	2000214c 	.word	0x2000214c
 8002278:	40014800 	.word	0x40014800

0800227c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002280:	4b11      	ldr	r3, [pc, #68]	@ (80022c8 <MX_USART2_UART_Init+0x4c>)
 8002282:	4a12      	ldr	r2, [pc, #72]	@ (80022cc <MX_USART2_UART_Init+0x50>)
 8002284:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002286:	4b10      	ldr	r3, [pc, #64]	@ (80022c8 <MX_USART2_UART_Init+0x4c>)
 8002288:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800228c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800228e:	4b0e      	ldr	r3, [pc, #56]	@ (80022c8 <MX_USART2_UART_Init+0x4c>)
 8002290:	2200      	movs	r2, #0
 8002292:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002294:	4b0c      	ldr	r3, [pc, #48]	@ (80022c8 <MX_USART2_UART_Init+0x4c>)
 8002296:	2200      	movs	r2, #0
 8002298:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800229a:	4b0b      	ldr	r3, [pc, #44]	@ (80022c8 <MX_USART2_UART_Init+0x4c>)
 800229c:	2200      	movs	r2, #0
 800229e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022a0:	4b09      	ldr	r3, [pc, #36]	@ (80022c8 <MX_USART2_UART_Init+0x4c>)
 80022a2:	220c      	movs	r2, #12
 80022a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022a6:	4b08      	ldr	r3, [pc, #32]	@ (80022c8 <MX_USART2_UART_Init+0x4c>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022ac:	4b06      	ldr	r3, [pc, #24]	@ (80022c8 <MX_USART2_UART_Init+0x4c>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022b2:	4805      	ldr	r0, [pc, #20]	@ (80022c8 <MX_USART2_UART_Init+0x4c>)
 80022b4:	f004 f80a 	bl	80062cc <HAL_UART_Init>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d001      	beq.n	80022c2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80022be:	f000 f8b5 	bl	800242c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80022c2:	bf00      	nop
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	20002194 	.word	0x20002194
 80022cc:	40004400 	.word	0x40004400

080022d0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80022d6:	2300      	movs	r3, #0
 80022d8:	607b      	str	r3, [r7, #4]
 80022da:	4b10      	ldr	r3, [pc, #64]	@ (800231c <MX_DMA_Init+0x4c>)
 80022dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022de:	4a0f      	ldr	r2, [pc, #60]	@ (800231c <MX_DMA_Init+0x4c>)
 80022e0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80022e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022e6:	4b0d      	ldr	r3, [pc, #52]	@ (800231c <MX_DMA_Init+0x4c>)
 80022e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022ee:	607b      	str	r3, [r7, #4]
 80022f0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80022f2:	2200      	movs	r2, #0
 80022f4:	2100      	movs	r1, #0
 80022f6:	2038      	movs	r0, #56	@ 0x38
 80022f8:	f001 fbc5 	bl	8003a86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80022fc:	2038      	movs	r0, #56	@ 0x38
 80022fe:	f001 fbde 	bl	8003abe <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8002302:	2200      	movs	r2, #0
 8002304:	2100      	movs	r1, #0
 8002306:	203a      	movs	r0, #58	@ 0x3a
 8002308:	f001 fbbd 	bl	8003a86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800230c:	203a      	movs	r0, #58	@ 0x3a
 800230e:	f001 fbd6 	bl	8003abe <HAL_NVIC_EnableIRQ>

}
 8002312:	bf00      	nop
 8002314:	3708      	adds	r7, #8
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	40023800 	.word	0x40023800

08002320 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b08a      	sub	sp, #40	@ 0x28
 8002324:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002326:	f107 0314 	add.w	r3, r7, #20
 800232a:	2200      	movs	r2, #0
 800232c:	601a      	str	r2, [r3, #0]
 800232e:	605a      	str	r2, [r3, #4]
 8002330:	609a      	str	r2, [r3, #8]
 8002332:	60da      	str	r2, [r3, #12]
 8002334:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002336:	2300      	movs	r3, #0
 8002338:	613b      	str	r3, [r7, #16]
 800233a:	4b39      	ldr	r3, [pc, #228]	@ (8002420 <MX_GPIO_Init+0x100>)
 800233c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800233e:	4a38      	ldr	r2, [pc, #224]	@ (8002420 <MX_GPIO_Init+0x100>)
 8002340:	f043 0304 	orr.w	r3, r3, #4
 8002344:	6313      	str	r3, [r2, #48]	@ 0x30
 8002346:	4b36      	ldr	r3, [pc, #216]	@ (8002420 <MX_GPIO_Init+0x100>)
 8002348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800234a:	f003 0304 	and.w	r3, r3, #4
 800234e:	613b      	str	r3, [r7, #16]
 8002350:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002352:	2300      	movs	r3, #0
 8002354:	60fb      	str	r3, [r7, #12]
 8002356:	4b32      	ldr	r3, [pc, #200]	@ (8002420 <MX_GPIO_Init+0x100>)
 8002358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800235a:	4a31      	ldr	r2, [pc, #196]	@ (8002420 <MX_GPIO_Init+0x100>)
 800235c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002360:	6313      	str	r3, [r2, #48]	@ 0x30
 8002362:	4b2f      	ldr	r3, [pc, #188]	@ (8002420 <MX_GPIO_Init+0x100>)
 8002364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002366:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800236a:	60fb      	str	r3, [r7, #12]
 800236c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800236e:	2300      	movs	r3, #0
 8002370:	60bb      	str	r3, [r7, #8]
 8002372:	4b2b      	ldr	r3, [pc, #172]	@ (8002420 <MX_GPIO_Init+0x100>)
 8002374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002376:	4a2a      	ldr	r2, [pc, #168]	@ (8002420 <MX_GPIO_Init+0x100>)
 8002378:	f043 0301 	orr.w	r3, r3, #1
 800237c:	6313      	str	r3, [r2, #48]	@ 0x30
 800237e:	4b28      	ldr	r3, [pc, #160]	@ (8002420 <MX_GPIO_Init+0x100>)
 8002380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002382:	f003 0301 	and.w	r3, r3, #1
 8002386:	60bb      	str	r3, [r7, #8]
 8002388:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800238a:	2300      	movs	r3, #0
 800238c:	607b      	str	r3, [r7, #4]
 800238e:	4b24      	ldr	r3, [pc, #144]	@ (8002420 <MX_GPIO_Init+0x100>)
 8002390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002392:	4a23      	ldr	r2, [pc, #140]	@ (8002420 <MX_GPIO_Init+0x100>)
 8002394:	f043 0302 	orr.w	r3, r3, #2
 8002398:	6313      	str	r3, [r2, #48]	@ 0x30
 800239a:	4b21      	ldr	r3, [pc, #132]	@ (8002420 <MX_GPIO_Init+0x100>)
 800239c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800239e:	f003 0302 	and.w	r3, r3, #2
 80023a2:	607b      	str	r3, [r7, #4]
 80023a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 80023a6:	2200      	movs	r2, #0
 80023a8:	f44f 61e4 	mov.w	r1, #1824	@ 0x720
 80023ac:	481d      	ldr	r0, [pc, #116]	@ (8002424 <MX_GPIO_Init+0x104>)
 80023ae:	f002 f9bb 	bl	8004728 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 80023b2:	2200      	movs	r2, #0
 80023b4:	f44f 7160 	mov.w	r1, #896	@ 0x380
 80023b8:	481b      	ldr	r0, [pc, #108]	@ (8002428 <MX_GPIO_Init+0x108>)
 80023ba:	f002 f9b5 	bl	8004728 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80023be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80023c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80023c4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80023c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ca:	2300      	movs	r3, #0
 80023cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80023ce:	f107 0314 	add.w	r3, r7, #20
 80023d2:	4619      	mov	r1, r3
 80023d4:	4814      	ldr	r0, [pc, #80]	@ (8002428 <MX_GPIO_Init+0x108>)
 80023d6:	f002 f813 	bl	8004400 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA8 PA9 PA10 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80023da:	f44f 63e4 	mov.w	r3, #1824	@ 0x720
 80023de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023e0:	2301      	movs	r3, #1
 80023e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e4:	2300      	movs	r3, #0
 80023e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023e8:	2300      	movs	r3, #0
 80023ea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023ec:	f107 0314 	add.w	r3, r7, #20
 80023f0:	4619      	mov	r1, r3
 80023f2:	480c      	ldr	r0, [pc, #48]	@ (8002424 <MX_GPIO_Init+0x104>)
 80023f4:	f002 f804 	bl	8004400 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC7 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80023f8:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80023fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023fe:	2301      	movs	r3, #1
 8002400:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002402:	2300      	movs	r3, #0
 8002404:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002406:	2300      	movs	r3, #0
 8002408:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800240a:	f107 0314 	add.w	r3, r7, #20
 800240e:	4619      	mov	r1, r3
 8002410:	4805      	ldr	r0, [pc, #20]	@ (8002428 <MX_GPIO_Init+0x108>)
 8002412:	f001 fff5 	bl	8004400 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002416:	bf00      	nop
 8002418:	3728      	adds	r7, #40	@ 0x28
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	40023800 	.word	0x40023800
 8002424:	40020000 	.word	0x40020000
 8002428:	40020800 	.word	0x40020800

0800242c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002430:	b672      	cpsid	i
}
 8002432:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002434:	bf00      	nop
 8002436:	e7fd      	b.n	8002434 <Error_Handler+0x8>

08002438 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800243e:	2300      	movs	r3, #0
 8002440:	607b      	str	r3, [r7, #4]
 8002442:	4b10      	ldr	r3, [pc, #64]	@ (8002484 <HAL_MspInit+0x4c>)
 8002444:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002446:	4a0f      	ldr	r2, [pc, #60]	@ (8002484 <HAL_MspInit+0x4c>)
 8002448:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800244c:	6453      	str	r3, [r2, #68]	@ 0x44
 800244e:	4b0d      	ldr	r3, [pc, #52]	@ (8002484 <HAL_MspInit+0x4c>)
 8002450:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002452:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002456:	607b      	str	r3, [r7, #4]
 8002458:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800245a:	2300      	movs	r3, #0
 800245c:	603b      	str	r3, [r7, #0]
 800245e:	4b09      	ldr	r3, [pc, #36]	@ (8002484 <HAL_MspInit+0x4c>)
 8002460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002462:	4a08      	ldr	r2, [pc, #32]	@ (8002484 <HAL_MspInit+0x4c>)
 8002464:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002468:	6413      	str	r3, [r2, #64]	@ 0x40
 800246a:	4b06      	ldr	r3, [pc, #24]	@ (8002484 <HAL_MspInit+0x4c>)
 800246c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800246e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002472:	603b      	str	r3, [r7, #0]
 8002474:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002476:	2007      	movs	r0, #7
 8002478:	f001 fafa 	bl	8003a70 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800247c:	bf00      	nop
 800247e:	3708      	adds	r7, #8
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}
 8002484:	40023800 	.word	0x40023800

08002488 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b08e      	sub	sp, #56	@ 0x38
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002490:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002494:	2200      	movs	r2, #0
 8002496:	601a      	str	r2, [r3, #0]
 8002498:	605a      	str	r2, [r3, #4]
 800249a:	609a      	str	r2, [r3, #8]
 800249c:	60da      	str	r2, [r3, #12]
 800249e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a75      	ldr	r2, [pc, #468]	@ (800267c <HAL_ADC_MspInit+0x1f4>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d158      	bne.n	800255c <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80024aa:	2300      	movs	r3, #0
 80024ac:	623b      	str	r3, [r7, #32]
 80024ae:	4b74      	ldr	r3, [pc, #464]	@ (8002680 <HAL_ADC_MspInit+0x1f8>)
 80024b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024b2:	4a73      	ldr	r2, [pc, #460]	@ (8002680 <HAL_ADC_MspInit+0x1f8>)
 80024b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80024ba:	4b71      	ldr	r3, [pc, #452]	@ (8002680 <HAL_ADC_MspInit+0x1f8>)
 80024bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024c2:	623b      	str	r3, [r7, #32]
 80024c4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80024c6:	2300      	movs	r3, #0
 80024c8:	61fb      	str	r3, [r7, #28]
 80024ca:	4b6d      	ldr	r3, [pc, #436]	@ (8002680 <HAL_ADC_MspInit+0x1f8>)
 80024cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ce:	4a6c      	ldr	r2, [pc, #432]	@ (8002680 <HAL_ADC_MspInit+0x1f8>)
 80024d0:	f043 0304 	orr.w	r3, r3, #4
 80024d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80024d6:	4b6a      	ldr	r3, [pc, #424]	@ (8002680 <HAL_ADC_MspInit+0x1f8>)
 80024d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024da:	f003 0304 	and.w	r3, r3, #4
 80024de:	61fb      	str	r3, [r7, #28]
 80024e0:	69fb      	ldr	r3, [r7, #28]
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80024e2:	230f      	movs	r3, #15
 80024e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024e6:	2303      	movs	r3, #3
 80024e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ea:	2300      	movs	r3, #0
 80024ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80024f2:	4619      	mov	r1, r3
 80024f4:	4863      	ldr	r0, [pc, #396]	@ (8002684 <HAL_ADC_MspInit+0x1fc>)
 80024f6:	f001 ff83 	bl	8004400 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80024fa:	4b63      	ldr	r3, [pc, #396]	@ (8002688 <HAL_ADC_MspInit+0x200>)
 80024fc:	4a63      	ldr	r2, [pc, #396]	@ (800268c <HAL_ADC_MspInit+0x204>)
 80024fe:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002500:	4b61      	ldr	r3, [pc, #388]	@ (8002688 <HAL_ADC_MspInit+0x200>)
 8002502:	2200      	movs	r2, #0
 8002504:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002506:	4b60      	ldr	r3, [pc, #384]	@ (8002688 <HAL_ADC_MspInit+0x200>)
 8002508:	2200      	movs	r2, #0
 800250a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800250c:	4b5e      	ldr	r3, [pc, #376]	@ (8002688 <HAL_ADC_MspInit+0x200>)
 800250e:	2200      	movs	r2, #0
 8002510:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002512:	4b5d      	ldr	r3, [pc, #372]	@ (8002688 <HAL_ADC_MspInit+0x200>)
 8002514:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002518:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800251a:	4b5b      	ldr	r3, [pc, #364]	@ (8002688 <HAL_ADC_MspInit+0x200>)
 800251c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002520:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002522:	4b59      	ldr	r3, [pc, #356]	@ (8002688 <HAL_ADC_MspInit+0x200>)
 8002524:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002528:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800252a:	4b57      	ldr	r3, [pc, #348]	@ (8002688 <HAL_ADC_MspInit+0x200>)
 800252c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002530:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002532:	4b55      	ldr	r3, [pc, #340]	@ (8002688 <HAL_ADC_MspInit+0x200>)
 8002534:	2200      	movs	r2, #0
 8002536:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002538:	4b53      	ldr	r3, [pc, #332]	@ (8002688 <HAL_ADC_MspInit+0x200>)
 800253a:	2200      	movs	r2, #0
 800253c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800253e:	4852      	ldr	r0, [pc, #328]	@ (8002688 <HAL_ADC_MspInit+0x200>)
 8002540:	f001 fbee 	bl	8003d20 <HAL_DMA_Init>
 8002544:	4603      	mov	r3, r0
 8002546:	2b00      	cmp	r3, #0
 8002548:	d001      	beq.n	800254e <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800254a:	f7ff ff6f 	bl	800242c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	4a4d      	ldr	r2, [pc, #308]	@ (8002688 <HAL_ADC_MspInit+0x200>)
 8002552:	639a      	str	r2, [r3, #56]	@ 0x38
 8002554:	4a4c      	ldr	r2, [pc, #304]	@ (8002688 <HAL_ADC_MspInit+0x200>)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 800255a:	e08b      	b.n	8002674 <HAL_ADC_MspInit+0x1ec>
  else if(hadc->Instance==ADC2)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a4b      	ldr	r2, [pc, #300]	@ (8002690 <HAL_ADC_MspInit+0x208>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d159      	bne.n	800261a <HAL_ADC_MspInit+0x192>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8002566:	2300      	movs	r3, #0
 8002568:	61bb      	str	r3, [r7, #24]
 800256a:	4b45      	ldr	r3, [pc, #276]	@ (8002680 <HAL_ADC_MspInit+0x1f8>)
 800256c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800256e:	4a44      	ldr	r2, [pc, #272]	@ (8002680 <HAL_ADC_MspInit+0x1f8>)
 8002570:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002574:	6453      	str	r3, [r2, #68]	@ 0x44
 8002576:	4b42      	ldr	r3, [pc, #264]	@ (8002680 <HAL_ADC_MspInit+0x1f8>)
 8002578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800257a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800257e:	61bb      	str	r3, [r7, #24]
 8002580:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002582:	2300      	movs	r3, #0
 8002584:	617b      	str	r3, [r7, #20]
 8002586:	4b3e      	ldr	r3, [pc, #248]	@ (8002680 <HAL_ADC_MspInit+0x1f8>)
 8002588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800258a:	4a3d      	ldr	r2, [pc, #244]	@ (8002680 <HAL_ADC_MspInit+0x1f8>)
 800258c:	f043 0301 	orr.w	r3, r3, #1
 8002590:	6313      	str	r3, [r2, #48]	@ 0x30
 8002592:	4b3b      	ldr	r3, [pc, #236]	@ (8002680 <HAL_ADC_MspInit+0x1f8>)
 8002594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002596:	f003 0301 	and.w	r3, r3, #1
 800259a:	617b      	str	r3, [r7, #20]
 800259c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800259e:	2301      	movs	r3, #1
 80025a0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80025a2:	2303      	movs	r3, #3
 80025a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a6:	2300      	movs	r3, #0
 80025a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025ae:	4619      	mov	r1, r3
 80025b0:	4838      	ldr	r0, [pc, #224]	@ (8002694 <HAL_ADC_MspInit+0x20c>)
 80025b2:	f001 ff25 	bl	8004400 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 80025b6:	4b38      	ldr	r3, [pc, #224]	@ (8002698 <HAL_ADC_MspInit+0x210>)
 80025b8:	4a38      	ldr	r2, [pc, #224]	@ (800269c <HAL_ADC_MspInit+0x214>)
 80025ba:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 80025bc:	4b36      	ldr	r3, [pc, #216]	@ (8002698 <HAL_ADC_MspInit+0x210>)
 80025be:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80025c2:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025c4:	4b34      	ldr	r3, [pc, #208]	@ (8002698 <HAL_ADC_MspInit+0x210>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80025ca:	4b33      	ldr	r3, [pc, #204]	@ (8002698 <HAL_ADC_MspInit+0x210>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80025d0:	4b31      	ldr	r3, [pc, #196]	@ (8002698 <HAL_ADC_MspInit+0x210>)
 80025d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80025d6:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80025d8:	4b2f      	ldr	r3, [pc, #188]	@ (8002698 <HAL_ADC_MspInit+0x210>)
 80025da:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80025de:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80025e0:	4b2d      	ldr	r3, [pc, #180]	@ (8002698 <HAL_ADC_MspInit+0x210>)
 80025e2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80025e6:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80025e8:	4b2b      	ldr	r3, [pc, #172]	@ (8002698 <HAL_ADC_MspInit+0x210>)
 80025ea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80025ee:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80025f0:	4b29      	ldr	r3, [pc, #164]	@ (8002698 <HAL_ADC_MspInit+0x210>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80025f6:	4b28      	ldr	r3, [pc, #160]	@ (8002698 <HAL_ADC_MspInit+0x210>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80025fc:	4826      	ldr	r0, [pc, #152]	@ (8002698 <HAL_ADC_MspInit+0x210>)
 80025fe:	f001 fb8f 	bl	8003d20 <HAL_DMA_Init>
 8002602:	4603      	mov	r3, r0
 8002604:	2b00      	cmp	r3, #0
 8002606:	d001      	beq.n	800260c <HAL_ADC_MspInit+0x184>
      Error_Handler();
 8002608:	f7ff ff10 	bl	800242c <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	4a22      	ldr	r2, [pc, #136]	@ (8002698 <HAL_ADC_MspInit+0x210>)
 8002610:	639a      	str	r2, [r3, #56]	@ 0x38
 8002612:	4a21      	ldr	r2, [pc, #132]	@ (8002698 <HAL_ADC_MspInit+0x210>)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002618:	e02c      	b.n	8002674 <HAL_ADC_MspInit+0x1ec>
  else if(hadc->Instance==ADC3)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a20      	ldr	r2, [pc, #128]	@ (80026a0 <HAL_ADC_MspInit+0x218>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d127      	bne.n	8002674 <HAL_ADC_MspInit+0x1ec>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8002624:	2300      	movs	r3, #0
 8002626:	613b      	str	r3, [r7, #16]
 8002628:	4b15      	ldr	r3, [pc, #84]	@ (8002680 <HAL_ADC_MspInit+0x1f8>)
 800262a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800262c:	4a14      	ldr	r2, [pc, #80]	@ (8002680 <HAL_ADC_MspInit+0x1f8>)
 800262e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002632:	6453      	str	r3, [r2, #68]	@ 0x44
 8002634:	4b12      	ldr	r3, [pc, #72]	@ (8002680 <HAL_ADC_MspInit+0x1f8>)
 8002636:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002638:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800263c:	613b      	str	r3, [r7, #16]
 800263e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002640:	2300      	movs	r3, #0
 8002642:	60fb      	str	r3, [r7, #12]
 8002644:	4b0e      	ldr	r3, [pc, #56]	@ (8002680 <HAL_ADC_MspInit+0x1f8>)
 8002646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002648:	4a0d      	ldr	r2, [pc, #52]	@ (8002680 <HAL_ADC_MspInit+0x1f8>)
 800264a:	f043 0301 	orr.w	r3, r3, #1
 800264e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002650:	4b0b      	ldr	r3, [pc, #44]	@ (8002680 <HAL_ADC_MspInit+0x1f8>)
 8002652:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002654:	f003 0301 	and.w	r3, r3, #1
 8002658:	60fb      	str	r3, [r7, #12]
 800265a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800265c:	2302      	movs	r3, #2
 800265e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002660:	2303      	movs	r3, #3
 8002662:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002664:	2300      	movs	r3, #0
 8002666:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002668:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800266c:	4619      	mov	r1, r3
 800266e:	4809      	ldr	r0, [pc, #36]	@ (8002694 <HAL_ADC_MspInit+0x20c>)
 8002670:	f001 fec6 	bl	8004400 <HAL_GPIO_Init>
}
 8002674:	bf00      	nop
 8002676:	3738      	adds	r7, #56	@ 0x38
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}
 800267c:	40012000 	.word	0x40012000
 8002680:	40023800 	.word	0x40023800
 8002684:	40020800 	.word	0x40020800
 8002688:	20001fd8 	.word	0x20001fd8
 800268c:	40026410 	.word	0x40026410
 8002690:	40012100 	.word	0x40012100
 8002694:	40020000 	.word	0x40020000
 8002698:	20002038 	.word	0x20002038
 800269c:	40026440 	.word	0x40026440
 80026a0:	40012200 	.word	0x40012200

080026a4 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b08a      	sub	sp, #40	@ 0x28
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026ac:	f107 0314 	add.w	r3, r7, #20
 80026b0:	2200      	movs	r2, #0
 80026b2:	601a      	str	r2, [r3, #0]
 80026b4:	605a      	str	r2, [r3, #4]
 80026b6:	609a      	str	r2, [r3, #8]
 80026b8:	60da      	str	r2, [r3, #12]
 80026ba:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a17      	ldr	r2, [pc, #92]	@ (8002720 <HAL_DAC_MspInit+0x7c>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d127      	bne.n	8002716 <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80026c6:	2300      	movs	r3, #0
 80026c8:	613b      	str	r3, [r7, #16]
 80026ca:	4b16      	ldr	r3, [pc, #88]	@ (8002724 <HAL_DAC_MspInit+0x80>)
 80026cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ce:	4a15      	ldr	r2, [pc, #84]	@ (8002724 <HAL_DAC_MspInit+0x80>)
 80026d0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80026d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80026d6:	4b13      	ldr	r3, [pc, #76]	@ (8002724 <HAL_DAC_MspInit+0x80>)
 80026d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026da:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80026de:	613b      	str	r3, [r7, #16]
 80026e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026e2:	2300      	movs	r3, #0
 80026e4:	60fb      	str	r3, [r7, #12]
 80026e6:	4b0f      	ldr	r3, [pc, #60]	@ (8002724 <HAL_DAC_MspInit+0x80>)
 80026e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ea:	4a0e      	ldr	r2, [pc, #56]	@ (8002724 <HAL_DAC_MspInit+0x80>)
 80026ec:	f043 0301 	orr.w	r3, r3, #1
 80026f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80026f2:	4b0c      	ldr	r3, [pc, #48]	@ (8002724 <HAL_DAC_MspInit+0x80>)
 80026f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026f6:	f003 0301 	and.w	r3, r3, #1
 80026fa:	60fb      	str	r3, [r7, #12]
 80026fc:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80026fe:	2310      	movs	r3, #16
 8002700:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002702:	2303      	movs	r3, #3
 8002704:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002706:	2300      	movs	r3, #0
 8002708:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800270a:	f107 0314 	add.w	r3, r7, #20
 800270e:	4619      	mov	r1, r3
 8002710:	4805      	ldr	r0, [pc, #20]	@ (8002728 <HAL_DAC_MspInit+0x84>)
 8002712:	f001 fe75 	bl	8004400 <HAL_GPIO_Init>

  /* USER CODE END DAC_MspInit 1 */

  }

}
 8002716:	bf00      	nop
 8002718:	3728      	adds	r7, #40	@ 0x28
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	40007400 	.word	0x40007400
 8002724:	40023800 	.word	0x40023800
 8002728:	40020000 	.word	0x40020000

0800272c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b08a      	sub	sp, #40	@ 0x28
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002734:	f107 0314 	add.w	r3, r7, #20
 8002738:	2200      	movs	r2, #0
 800273a:	601a      	str	r2, [r3, #0]
 800273c:	605a      	str	r2, [r3, #4]
 800273e:	609a      	str	r2, [r3, #8]
 8002740:	60da      	str	r2, [r3, #12]
 8002742:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a19      	ldr	r2, [pc, #100]	@ (80027b0 <HAL_SPI_MspInit+0x84>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d12c      	bne.n	80027a8 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800274e:	2300      	movs	r3, #0
 8002750:	613b      	str	r3, [r7, #16]
 8002752:	4b18      	ldr	r3, [pc, #96]	@ (80027b4 <HAL_SPI_MspInit+0x88>)
 8002754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002756:	4a17      	ldr	r2, [pc, #92]	@ (80027b4 <HAL_SPI_MspInit+0x88>)
 8002758:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800275c:	6413      	str	r3, [r2, #64]	@ 0x40
 800275e:	4b15      	ldr	r3, [pc, #84]	@ (80027b4 <HAL_SPI_MspInit+0x88>)
 8002760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002762:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002766:	613b      	str	r3, [r7, #16]
 8002768:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800276a:	2300      	movs	r3, #0
 800276c:	60fb      	str	r3, [r7, #12]
 800276e:	4b11      	ldr	r3, [pc, #68]	@ (80027b4 <HAL_SPI_MspInit+0x88>)
 8002770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002772:	4a10      	ldr	r2, [pc, #64]	@ (80027b4 <HAL_SPI_MspInit+0x88>)
 8002774:	f043 0302 	orr.w	r3, r3, #2
 8002778:	6313      	str	r3, [r2, #48]	@ 0x30
 800277a:	4b0e      	ldr	r3, [pc, #56]	@ (80027b4 <HAL_SPI_MspInit+0x88>)
 800277c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800277e:	f003 0302 	and.w	r3, r3, #2
 8002782:	60fb      	str	r3, [r7, #12]
 8002784:	68fb      	ldr	r3, [r7, #12]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002786:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800278a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800278c:	2302      	movs	r3, #2
 800278e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002790:	2300      	movs	r3, #0
 8002792:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002794:	2303      	movs	r3, #3
 8002796:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002798:	2305      	movs	r3, #5
 800279a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800279c:	f107 0314 	add.w	r3, r7, #20
 80027a0:	4619      	mov	r1, r3
 80027a2:	4805      	ldr	r0, [pc, #20]	@ (80027b8 <HAL_SPI_MspInit+0x8c>)
 80027a4:	f001 fe2c 	bl	8004400 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 80027a8:	bf00      	nop
 80027aa:	3728      	adds	r7, #40	@ 0x28
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	40003800 	.word	0x40003800
 80027b4:	40023800 	.word	0x40023800
 80027b8:	40020400 	.word	0x40020400

080027bc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80027bc:	b480      	push	{r7}
 80027be:	b085      	sub	sp, #20
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027cc:	d10d      	bne.n	80027ea <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80027ce:	2300      	movs	r3, #0
 80027d0:	60fb      	str	r3, [r7, #12]
 80027d2:	4b09      	ldr	r3, [pc, #36]	@ (80027f8 <HAL_TIM_PWM_MspInit+0x3c>)
 80027d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d6:	4a08      	ldr	r2, [pc, #32]	@ (80027f8 <HAL_TIM_PWM_MspInit+0x3c>)
 80027d8:	f043 0301 	orr.w	r3, r3, #1
 80027dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80027de:	4b06      	ldr	r3, [pc, #24]	@ (80027f8 <HAL_TIM_PWM_MspInit+0x3c>)
 80027e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027e2:	f003 0301 	and.w	r3, r3, #1
 80027e6:	60fb      	str	r3, [r7, #12]
 80027e8:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80027ea:	bf00      	nop
 80027ec:	3714      	adds	r7, #20
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr
 80027f6:	bf00      	nop
 80027f8:	40023800 	.word	0x40023800

080027fc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b085      	sub	sp, #20
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM11)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a0b      	ldr	r2, [pc, #44]	@ (8002838 <HAL_TIM_Base_MspInit+0x3c>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d10d      	bne.n	800282a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 800280e:	2300      	movs	r3, #0
 8002810:	60fb      	str	r3, [r7, #12]
 8002812:	4b0a      	ldr	r3, [pc, #40]	@ (800283c <HAL_TIM_Base_MspInit+0x40>)
 8002814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002816:	4a09      	ldr	r2, [pc, #36]	@ (800283c <HAL_TIM_Base_MspInit+0x40>)
 8002818:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800281c:	6453      	str	r3, [r2, #68]	@ 0x44
 800281e:	4b07      	ldr	r3, [pc, #28]	@ (800283c <HAL_TIM_Base_MspInit+0x40>)
 8002820:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002822:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002826:	60fb      	str	r3, [r7, #12]
 8002828:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM11_MspInit 1 */

  }

}
 800282a:	bf00      	nop
 800282c:	3714      	adds	r7, #20
 800282e:	46bd      	mov	sp, r7
 8002830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002834:	4770      	bx	lr
 8002836:	bf00      	nop
 8002838:	40014800 	.word	0x40014800
 800283c:	40023800 	.word	0x40023800

08002840 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b08a      	sub	sp, #40	@ 0x28
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002848:	f107 0314 	add.w	r3, r7, #20
 800284c:	2200      	movs	r2, #0
 800284e:	601a      	str	r2, [r3, #0]
 8002850:	605a      	str	r2, [r3, #4]
 8002852:	609a      	str	r2, [r3, #8]
 8002854:	60da      	str	r2, [r3, #12]
 8002856:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002860:	d13e      	bne.n	80028e0 <HAL_TIM_MspPostInit+0xa0>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002862:	2300      	movs	r3, #0
 8002864:	613b      	str	r3, [r7, #16]
 8002866:	4b32      	ldr	r3, [pc, #200]	@ (8002930 <HAL_TIM_MspPostInit+0xf0>)
 8002868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800286a:	4a31      	ldr	r2, [pc, #196]	@ (8002930 <HAL_TIM_MspPostInit+0xf0>)
 800286c:	f043 0302 	orr.w	r3, r3, #2
 8002870:	6313      	str	r3, [r2, #48]	@ 0x30
 8002872:	4b2f      	ldr	r3, [pc, #188]	@ (8002930 <HAL_TIM_MspPostInit+0xf0>)
 8002874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002876:	f003 0302 	and.w	r3, r3, #2
 800287a:	613b      	str	r3, [r7, #16]
 800287c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800287e:	2300      	movs	r3, #0
 8002880:	60fb      	str	r3, [r7, #12]
 8002882:	4b2b      	ldr	r3, [pc, #172]	@ (8002930 <HAL_TIM_MspPostInit+0xf0>)
 8002884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002886:	4a2a      	ldr	r2, [pc, #168]	@ (8002930 <HAL_TIM_MspPostInit+0xf0>)
 8002888:	f043 0301 	orr.w	r3, r3, #1
 800288c:	6313      	str	r3, [r2, #48]	@ 0x30
 800288e:	4b28      	ldr	r3, [pc, #160]	@ (8002930 <HAL_TIM_MspPostInit+0xf0>)
 8002890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002892:	f003 0301 	and.w	r3, r3, #1
 8002896:	60fb      	str	r3, [r7, #12]
 8002898:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PB2     ------> TIM2_CH4
    PB10     ------> TIM2_CH3
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10;
 800289a:	f240 4304 	movw	r3, #1028	@ 0x404
 800289e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028a0:	2302      	movs	r3, #2
 80028a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a4:	2300      	movs	r3, #0
 80028a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028a8:	2300      	movs	r3, #0
 80028aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80028ac:	2301      	movs	r3, #1
 80028ae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028b0:	f107 0314 	add.w	r3, r7, #20
 80028b4:	4619      	mov	r1, r3
 80028b6:	481f      	ldr	r0, [pc, #124]	@ (8002934 <HAL_TIM_MspPostInit+0xf4>)
 80028b8:	f001 fda2 	bl	8004400 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80028bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80028c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c2:	2302      	movs	r3, #2
 80028c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c6:	2300      	movs	r3, #0
 80028c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ca:	2300      	movs	r3, #0
 80028cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80028ce:	2301      	movs	r3, #1
 80028d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028d2:	f107 0314 	add.w	r3, r7, #20
 80028d6:	4619      	mov	r1, r3
 80028d8:	4817      	ldr	r0, [pc, #92]	@ (8002938 <HAL_TIM_MspPostInit+0xf8>)
 80028da:	f001 fd91 	bl	8004400 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 80028de:	e023      	b.n	8002928 <HAL_TIM_MspPostInit+0xe8>
  else if(htim->Instance==TIM11)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a15      	ldr	r2, [pc, #84]	@ (800293c <HAL_TIM_MspPostInit+0xfc>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d11e      	bne.n	8002928 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028ea:	2300      	movs	r3, #0
 80028ec:	60bb      	str	r3, [r7, #8]
 80028ee:	4b10      	ldr	r3, [pc, #64]	@ (8002930 <HAL_TIM_MspPostInit+0xf0>)
 80028f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f2:	4a0f      	ldr	r2, [pc, #60]	@ (8002930 <HAL_TIM_MspPostInit+0xf0>)
 80028f4:	f043 0302 	orr.w	r3, r3, #2
 80028f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028fa:	4b0d      	ldr	r3, [pc, #52]	@ (8002930 <HAL_TIM_MspPostInit+0xf0>)
 80028fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028fe:	f003 0302 	and.w	r3, r3, #2
 8002902:	60bb      	str	r3, [r7, #8]
 8002904:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002906:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800290a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800290c:	2302      	movs	r3, #2
 800290e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002910:	2300      	movs	r3, #0
 8002912:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002914:	2300      	movs	r3, #0
 8002916:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8002918:	2303      	movs	r3, #3
 800291a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800291c:	f107 0314 	add.w	r3, r7, #20
 8002920:	4619      	mov	r1, r3
 8002922:	4804      	ldr	r0, [pc, #16]	@ (8002934 <HAL_TIM_MspPostInit+0xf4>)
 8002924:	f001 fd6c 	bl	8004400 <HAL_GPIO_Init>
}
 8002928:	bf00      	nop
 800292a:	3728      	adds	r7, #40	@ 0x28
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}
 8002930:	40023800 	.word	0x40023800
 8002934:	40020400 	.word	0x40020400
 8002938:	40020000 	.word	0x40020000
 800293c:	40014800 	.word	0x40014800

08002940 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b08a      	sub	sp, #40	@ 0x28
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002948:	f107 0314 	add.w	r3, r7, #20
 800294c:	2200      	movs	r2, #0
 800294e:	601a      	str	r2, [r3, #0]
 8002950:	605a      	str	r2, [r3, #4]
 8002952:	609a      	str	r2, [r3, #8]
 8002954:	60da      	str	r2, [r3, #12]
 8002956:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a19      	ldr	r2, [pc, #100]	@ (80029c4 <HAL_UART_MspInit+0x84>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d12b      	bne.n	80029ba <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002962:	2300      	movs	r3, #0
 8002964:	613b      	str	r3, [r7, #16]
 8002966:	4b18      	ldr	r3, [pc, #96]	@ (80029c8 <HAL_UART_MspInit+0x88>)
 8002968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800296a:	4a17      	ldr	r2, [pc, #92]	@ (80029c8 <HAL_UART_MspInit+0x88>)
 800296c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002970:	6413      	str	r3, [r2, #64]	@ 0x40
 8002972:	4b15      	ldr	r3, [pc, #84]	@ (80029c8 <HAL_UART_MspInit+0x88>)
 8002974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002976:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800297a:	613b      	str	r3, [r7, #16]
 800297c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800297e:	2300      	movs	r3, #0
 8002980:	60fb      	str	r3, [r7, #12]
 8002982:	4b11      	ldr	r3, [pc, #68]	@ (80029c8 <HAL_UART_MspInit+0x88>)
 8002984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002986:	4a10      	ldr	r2, [pc, #64]	@ (80029c8 <HAL_UART_MspInit+0x88>)
 8002988:	f043 0301 	orr.w	r3, r3, #1
 800298c:	6313      	str	r3, [r2, #48]	@ 0x30
 800298e:	4b0e      	ldr	r3, [pc, #56]	@ (80029c8 <HAL_UART_MspInit+0x88>)
 8002990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002992:	f003 0301 	and.w	r3, r3, #1
 8002996:	60fb      	str	r3, [r7, #12]
 8002998:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800299a:	230c      	movs	r3, #12
 800299c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800299e:	2302      	movs	r3, #2
 80029a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a2:	2300      	movs	r3, #0
 80029a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029a6:	2303      	movs	r3, #3
 80029a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80029aa:	2307      	movs	r3, #7
 80029ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029ae:	f107 0314 	add.w	r3, r7, #20
 80029b2:	4619      	mov	r1, r3
 80029b4:	4805      	ldr	r0, [pc, #20]	@ (80029cc <HAL_UART_MspInit+0x8c>)
 80029b6:	f001 fd23 	bl	8004400 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80029ba:	bf00      	nop
 80029bc:	3728      	adds	r7, #40	@ 0x28
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	40004400 	.word	0x40004400
 80029c8:	40023800 	.word	0x40023800
 80029cc:	40020000 	.word	0x40020000

080029d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029d0:	b480      	push	{r7}
 80029d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80029d4:	bf00      	nop
 80029d6:	e7fd      	b.n	80029d4 <NMI_Handler+0x4>

080029d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029d8:	b480      	push	{r7}
 80029da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029dc:	bf00      	nop
 80029de:	e7fd      	b.n	80029dc <HardFault_Handler+0x4>

080029e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029e0:	b480      	push	{r7}
 80029e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029e4:	bf00      	nop
 80029e6:	e7fd      	b.n	80029e4 <MemManage_Handler+0x4>

080029e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029e8:	b480      	push	{r7}
 80029ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029ec:	bf00      	nop
 80029ee:	e7fd      	b.n	80029ec <BusFault_Handler+0x4>

080029f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029f0:	b480      	push	{r7}
 80029f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029f4:	bf00      	nop
 80029f6:	e7fd      	b.n	80029f4 <UsageFault_Handler+0x4>

080029f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029f8:	b480      	push	{r7}
 80029fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029fc:	bf00      	nop
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr

08002a06 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a06:	b480      	push	{r7}
 8002a08:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a0a:	bf00      	nop
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a12:	4770      	bx	lr

08002a14 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a14:	b480      	push	{r7}
 8002a16:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a18:	bf00      	nop
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr

08002a22 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a22:	b580      	push	{r7, lr}
 8002a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a26:	f000 f94f 	bl	8002cc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a2a:	bf00      	nop
 8002a2c:	bd80      	pop	{r7, pc}
	...

08002a30 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002a34:	4802      	ldr	r0, [pc, #8]	@ (8002a40 <DMA2_Stream0_IRQHandler+0x10>)
 8002a36:	f001 fa79 	bl	8003f2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002a3a:	bf00      	nop
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	20001fd8 	.word	0x20001fd8

08002a44 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8002a48:	4802      	ldr	r0, [pc, #8]	@ (8002a54 <DMA2_Stream2_IRQHandler+0x10>)
 8002a4a:	f001 fa6f 	bl	8003f2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002a4e:	bf00      	nop
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	20002038 	.word	0x20002038

08002a58 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	af00      	add	r7, sp, #0
  return 1;
 8002a5c:	2301      	movs	r3, #1
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr

08002a68 <_kill>:

int _kill(int pid, int sig)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
 8002a70:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002a72:	f005 fef3 	bl	800885c <__errno>
 8002a76:	4603      	mov	r3, r0
 8002a78:	2216      	movs	r2, #22
 8002a7a:	601a      	str	r2, [r3, #0]
  return -1;
 8002a7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3708      	adds	r7, #8
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}

08002a88 <_exit>:

void _exit (int status)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002a90:	f04f 31ff 	mov.w	r1, #4294967295
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f7ff ffe7 	bl	8002a68 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002a9a:	bf00      	nop
 8002a9c:	e7fd      	b.n	8002a9a <_exit+0x12>

08002a9e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a9e:	b580      	push	{r7, lr}
 8002aa0:	b086      	sub	sp, #24
 8002aa2:	af00      	add	r7, sp, #0
 8002aa4:	60f8      	str	r0, [r7, #12]
 8002aa6:	60b9      	str	r1, [r7, #8]
 8002aa8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aaa:	2300      	movs	r3, #0
 8002aac:	617b      	str	r3, [r7, #20]
 8002aae:	e00a      	b.n	8002ac6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002ab0:	f3af 8000 	nop.w
 8002ab4:	4601      	mov	r1, r0
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	1c5a      	adds	r2, r3, #1
 8002aba:	60ba      	str	r2, [r7, #8]
 8002abc:	b2ca      	uxtb	r2, r1
 8002abe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	3301      	adds	r3, #1
 8002ac4:	617b      	str	r3, [r7, #20]
 8002ac6:	697a      	ldr	r2, [r7, #20]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	429a      	cmp	r2, r3
 8002acc:	dbf0      	blt.n	8002ab0 <_read+0x12>
  }

  return len;
 8002ace:	687b      	ldr	r3, [r7, #4]
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3718      	adds	r7, #24
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}

08002ad8 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002ae0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	370c      	adds	r7, #12
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aee:	4770      	bx	lr

08002af0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
 8002af8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002b00:	605a      	str	r2, [r3, #4]
  return 0;
 8002b02:	2300      	movs	r3, #0
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	370c      	adds	r7, #12
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr

08002b10 <_isatty>:

int _isatty(int file)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b083      	sub	sp, #12
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002b18:	2301      	movs	r3, #1
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	370c      	adds	r7, #12
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b24:	4770      	bx	lr

08002b26 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b26:	b480      	push	{r7}
 8002b28:	b085      	sub	sp, #20
 8002b2a:	af00      	add	r7, sp, #0
 8002b2c:	60f8      	str	r0, [r7, #12]
 8002b2e:	60b9      	str	r1, [r7, #8]
 8002b30:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002b32:	2300      	movs	r3, #0
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	3714      	adds	r7, #20
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3e:	4770      	bx	lr

08002b40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b086      	sub	sp, #24
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b48:	4a14      	ldr	r2, [pc, #80]	@ (8002b9c <_sbrk+0x5c>)
 8002b4a:	4b15      	ldr	r3, [pc, #84]	@ (8002ba0 <_sbrk+0x60>)
 8002b4c:	1ad3      	subs	r3, r2, r3
 8002b4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b54:	4b13      	ldr	r3, [pc, #76]	@ (8002ba4 <_sbrk+0x64>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d102      	bne.n	8002b62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b5c:	4b11      	ldr	r3, [pc, #68]	@ (8002ba4 <_sbrk+0x64>)
 8002b5e:	4a12      	ldr	r2, [pc, #72]	@ (8002ba8 <_sbrk+0x68>)
 8002b60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b62:	4b10      	ldr	r3, [pc, #64]	@ (8002ba4 <_sbrk+0x64>)
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	4413      	add	r3, r2
 8002b6a:	693a      	ldr	r2, [r7, #16]
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	d207      	bcs.n	8002b80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b70:	f005 fe74 	bl	800885c <__errno>
 8002b74:	4603      	mov	r3, r0
 8002b76:	220c      	movs	r2, #12
 8002b78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b7a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b7e:	e009      	b.n	8002b94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b80:	4b08      	ldr	r3, [pc, #32]	@ (8002ba4 <_sbrk+0x64>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b86:	4b07      	ldr	r3, [pc, #28]	@ (8002ba4 <_sbrk+0x64>)
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	4413      	add	r3, r2
 8002b8e:	4a05      	ldr	r2, [pc, #20]	@ (8002ba4 <_sbrk+0x64>)
 8002b90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b92:	68fb      	ldr	r3, [r7, #12]
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3718      	adds	r7, #24
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	20020000 	.word	0x20020000
 8002ba0:	00000400 	.word	0x00000400
 8002ba4:	200021e0 	.word	0x200021e0
 8002ba8:	20002338 	.word	0x20002338

08002bac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002bac:	b480      	push	{r7}
 8002bae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002bb0:	4b06      	ldr	r3, [pc, #24]	@ (8002bcc <SystemInit+0x20>)
 8002bb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bb6:	4a05      	ldr	r2, [pc, #20]	@ (8002bcc <SystemInit+0x20>)
 8002bb8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002bbc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002bc0:	bf00      	nop
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr
 8002bca:	bf00      	nop
 8002bcc:	e000ed00 	.word	0xe000ed00

08002bd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002bd0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002c08 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002bd4:	f7ff ffea 	bl	8002bac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002bd8:	480c      	ldr	r0, [pc, #48]	@ (8002c0c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002bda:	490d      	ldr	r1, [pc, #52]	@ (8002c10 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002bdc:	4a0d      	ldr	r2, [pc, #52]	@ (8002c14 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002bde:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002be0:	e002      	b.n	8002be8 <LoopCopyDataInit>

08002be2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002be2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002be4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002be6:	3304      	adds	r3, #4

08002be8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002be8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bec:	d3f9      	bcc.n	8002be2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bee:	4a0a      	ldr	r2, [pc, #40]	@ (8002c18 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002bf0:	4c0a      	ldr	r4, [pc, #40]	@ (8002c1c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002bf2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bf4:	e001      	b.n	8002bfa <LoopFillZerobss>

08002bf6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bf6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002bf8:	3204      	adds	r2, #4

08002bfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002bfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002bfc:	d3fb      	bcc.n	8002bf6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002bfe:	f005 fe33 	bl	8008868 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c02:	f7fe ff1f 	bl	8001a44 <main>
  bx  lr    
 8002c06:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002c08:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002c0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c10:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002c14:	0801e888 	.word	0x0801e888
  ldr r2, =_sbss
 8002c18:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002c1c:	20002334 	.word	0x20002334

08002c20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c20:	e7fe      	b.n	8002c20 <ADC_IRQHandler>
	...

08002c24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c28:	4b0e      	ldr	r3, [pc, #56]	@ (8002c64 <HAL_Init+0x40>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a0d      	ldr	r2, [pc, #52]	@ (8002c64 <HAL_Init+0x40>)
 8002c2e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002c32:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c34:	4b0b      	ldr	r3, [pc, #44]	@ (8002c64 <HAL_Init+0x40>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a0a      	ldr	r2, [pc, #40]	@ (8002c64 <HAL_Init+0x40>)
 8002c3a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c3e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c40:	4b08      	ldr	r3, [pc, #32]	@ (8002c64 <HAL_Init+0x40>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a07      	ldr	r2, [pc, #28]	@ (8002c64 <HAL_Init+0x40>)
 8002c46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c4a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c4c:	2003      	movs	r0, #3
 8002c4e:	f000 ff0f 	bl	8003a70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c52:	2000      	movs	r0, #0
 8002c54:	f000 f808 	bl	8002c68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c58:	f7ff fbee 	bl	8002438 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c5c:	2300      	movs	r3, #0
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	40023c00 	.word	0x40023c00

08002c68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b082      	sub	sp, #8
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c70:	4b12      	ldr	r3, [pc, #72]	@ (8002cbc <HAL_InitTick+0x54>)
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	4b12      	ldr	r3, [pc, #72]	@ (8002cc0 <HAL_InitTick+0x58>)
 8002c76:	781b      	ldrb	r3, [r3, #0]
 8002c78:	4619      	mov	r1, r3
 8002c7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c82:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c86:	4618      	mov	r0, r3
 8002c88:	f000 ff27 	bl	8003ada <HAL_SYSTICK_Config>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d001      	beq.n	8002c96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c92:	2301      	movs	r3, #1
 8002c94:	e00e      	b.n	8002cb4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2b0f      	cmp	r3, #15
 8002c9a:	d80a      	bhi.n	8002cb2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	6879      	ldr	r1, [r7, #4]
 8002ca0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ca4:	f000 feef 	bl	8003a86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ca8:	4a06      	ldr	r2, [pc, #24]	@ (8002cc4 <HAL_InitTick+0x5c>)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	e000      	b.n	8002cb4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	3708      	adds	r7, #8
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}
 8002cbc:	20000000 	.word	0x20000000
 8002cc0:	20000008 	.word	0x20000008
 8002cc4:	20000004 	.word	0x20000004

08002cc8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ccc:	4b06      	ldr	r3, [pc, #24]	@ (8002ce8 <HAL_IncTick+0x20>)
 8002cce:	781b      	ldrb	r3, [r3, #0]
 8002cd0:	461a      	mov	r2, r3
 8002cd2:	4b06      	ldr	r3, [pc, #24]	@ (8002cec <HAL_IncTick+0x24>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4413      	add	r3, r2
 8002cd8:	4a04      	ldr	r2, [pc, #16]	@ (8002cec <HAL_IncTick+0x24>)
 8002cda:	6013      	str	r3, [r2, #0]
}
 8002cdc:	bf00      	nop
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce4:	4770      	bx	lr
 8002ce6:	bf00      	nop
 8002ce8:	20000008 	.word	0x20000008
 8002cec:	200021e4 	.word	0x200021e4

08002cf0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	af00      	add	r7, sp, #0
  return uwTick;
 8002cf4:	4b03      	ldr	r3, [pc, #12]	@ (8002d04 <HAL_GetTick+0x14>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d00:	4770      	bx	lr
 8002d02:	bf00      	nop
 8002d04:	200021e4 	.word	0x200021e4

08002d08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b084      	sub	sp, #16
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d10:	f7ff ffee 	bl	8002cf0 <HAL_GetTick>
 8002d14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d20:	d005      	beq.n	8002d2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d22:	4b0a      	ldr	r3, [pc, #40]	@ (8002d4c <HAL_Delay+0x44>)
 8002d24:	781b      	ldrb	r3, [r3, #0]
 8002d26:	461a      	mov	r2, r3
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	4413      	add	r3, r2
 8002d2c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002d2e:	bf00      	nop
 8002d30:	f7ff ffde 	bl	8002cf0 <HAL_GetTick>
 8002d34:	4602      	mov	r2, r0
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	1ad3      	subs	r3, r2, r3
 8002d3a:	68fa      	ldr	r2, [r7, #12]
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d8f7      	bhi.n	8002d30 <HAL_Delay+0x28>
  {
  }
}
 8002d40:	bf00      	nop
 8002d42:	bf00      	nop
 8002d44:	3710      	adds	r7, #16
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	20000008 	.word	0x20000008

08002d50 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b084      	sub	sp, #16
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d101      	bne.n	8002d66 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	e033      	b.n	8002dce <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d109      	bne.n	8002d82 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f7ff fb8a 	bl	8002488 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2200      	movs	r2, #0
 8002d78:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d86:	f003 0310 	and.w	r3, r3, #16
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d118      	bne.n	8002dc0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d92:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002d96:	f023 0302 	bic.w	r3, r3, #2
 8002d9a:	f043 0202 	orr.w	r2, r3, #2
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f000 fc16 	bl	80035d4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2200      	movs	r2, #0
 8002dac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002db2:	f023 0303 	bic.w	r3, r3, #3
 8002db6:	f043 0201 	orr.w	r2, r3, #1
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	641a      	str	r2, [r3, #64]	@ 0x40
 8002dbe:	e001      	b.n	8002dc4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002dcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	3710      	adds	r7, #16
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}
	...

08002dd8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b085      	sub	sp, #20
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002de0:	2300      	movs	r3, #0
 8002de2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d101      	bne.n	8002df2 <HAL_ADC_Start+0x1a>
 8002dee:	2302      	movs	r3, #2
 8002df0:	e0b2      	b.n	8002f58 <HAL_ADC_Start+0x180>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2201      	movs	r2, #1
 8002df6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	f003 0301 	and.w	r3, r3, #1
 8002e04:	2b01      	cmp	r3, #1
 8002e06:	d018      	beq.n	8002e3a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	689a      	ldr	r2, [r3, #8]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f042 0201 	orr.w	r2, r2, #1
 8002e16:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002e18:	4b52      	ldr	r3, [pc, #328]	@ (8002f64 <HAL_ADC_Start+0x18c>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a52      	ldr	r2, [pc, #328]	@ (8002f68 <HAL_ADC_Start+0x190>)
 8002e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e22:	0c9a      	lsrs	r2, r3, #18
 8002e24:	4613      	mov	r3, r2
 8002e26:	005b      	lsls	r3, r3, #1
 8002e28:	4413      	add	r3, r2
 8002e2a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002e2c:	e002      	b.n	8002e34 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	3b01      	subs	r3, #1
 8002e32:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d1f9      	bne.n	8002e2e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	f003 0301 	and.w	r3, r3, #1
 8002e44:	2b01      	cmp	r3, #1
 8002e46:	d17a      	bne.n	8002f3e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e4c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002e50:	f023 0301 	bic.w	r3, r3, #1
 8002e54:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d007      	beq.n	8002e7a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e6e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002e72:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e7e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e86:	d106      	bne.n	8002e96 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e8c:	f023 0206 	bic.w	r2, r3, #6
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	645a      	str	r2, [r3, #68]	@ 0x44
 8002e94:	e002      	b.n	8002e9c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ea4:	4b31      	ldr	r3, [pc, #196]	@ (8002f6c <HAL_ADC_Start+0x194>)
 8002ea6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002eb0:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	f003 031f 	and.w	r3, r3, #31
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d12a      	bne.n	8002f14 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a2b      	ldr	r2, [pc, #172]	@ (8002f70 <HAL_ADC_Start+0x198>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d015      	beq.n	8002ef4 <HAL_ADC_Start+0x11c>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a29      	ldr	r2, [pc, #164]	@ (8002f74 <HAL_ADC_Start+0x19c>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d105      	bne.n	8002ede <HAL_ADC_Start+0x106>
 8002ed2:	4b26      	ldr	r3, [pc, #152]	@ (8002f6c <HAL_ADC_Start+0x194>)
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	f003 031f 	and.w	r3, r3, #31
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d00a      	beq.n	8002ef4 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a25      	ldr	r2, [pc, #148]	@ (8002f78 <HAL_ADC_Start+0x1a0>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d136      	bne.n	8002f56 <HAL_ADC_Start+0x17e>
 8002ee8:	4b20      	ldr	r3, [pc, #128]	@ (8002f6c <HAL_ADC_Start+0x194>)
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f003 0310 	and.w	r3, r3, #16
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d130      	bne.n	8002f56 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d129      	bne.n	8002f56 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	689a      	ldr	r2, [r3, #8]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002f10:	609a      	str	r2, [r3, #8]
 8002f12:	e020      	b.n	8002f56 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a15      	ldr	r2, [pc, #84]	@ (8002f70 <HAL_ADC_Start+0x198>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d11b      	bne.n	8002f56 <HAL_ADC_Start+0x17e>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d114      	bne.n	8002f56 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	689a      	ldr	r2, [r3, #8]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002f3a:	609a      	str	r2, [r3, #8]
 8002f3c:	e00b      	b.n	8002f56 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f42:	f043 0210 	orr.w	r2, r3, #16
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f4e:	f043 0201 	orr.w	r2, r3, #1
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002f56:	2300      	movs	r3, #0
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	3714      	adds	r7, #20
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f62:	4770      	bx	lr
 8002f64:	20000000 	.word	0x20000000
 8002f68:	431bde83 	.word	0x431bde83
 8002f6c:	40012300 	.word	0x40012300
 8002f70:	40012000 	.word	0x40012000
 8002f74:	40012100 	.word	0x40012100
 8002f78:	40012200 	.word	0x40012200

08002f7c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b083      	sub	sp, #12
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	d101      	bne.n	8002f92 <HAL_ADC_Stop+0x16>
 8002f8e:	2302      	movs	r3, #2
 8002f90:	e021      	b.n	8002fd6 <HAL_ADC_Stop+0x5a>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2201      	movs	r2, #1
 8002f96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	689a      	ldr	r2, [r3, #8]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f022 0201 	bic.w	r2, r2, #1
 8002fa8:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	f003 0301 	and.w	r3, r3, #1
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d109      	bne.n	8002fcc <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fbc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002fc0:	f023 0301 	bic.w	r3, r3, #1
 8002fc4:	f043 0201 	orr.w	r2, r3, #1
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002fd4:	2300      	movs	r3, #0
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	370c      	adds	r7, #12
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe0:	4770      	bx	lr

08002fe2 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002fe2:	b580      	push	{r7, lr}
 8002fe4:	b084      	sub	sp, #16
 8002fe6:	af00      	add	r7, sp, #0
 8002fe8:	6078      	str	r0, [r7, #4]
 8002fea:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002fec:	2300      	movs	r3, #0
 8002fee:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ffa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ffe:	d113      	bne.n	8003028 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800300a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800300e:	d10b      	bne.n	8003028 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003014:	f043 0220 	orr.w	r2, r3, #32
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2200      	movs	r2, #0
 8003020:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003024:	2301      	movs	r3, #1
 8003026:	e063      	b.n	80030f0 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8003028:	f7ff fe62 	bl	8002cf0 <HAL_GetTick>
 800302c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800302e:	e021      	b.n	8003074 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003036:	d01d      	beq.n	8003074 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d007      	beq.n	800304e <HAL_ADC_PollForConversion+0x6c>
 800303e:	f7ff fe57 	bl	8002cf0 <HAL_GetTick>
 8003042:	4602      	mov	r2, r0
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	1ad3      	subs	r3, r2, r3
 8003048:	683a      	ldr	r2, [r7, #0]
 800304a:	429a      	cmp	r2, r3
 800304c:	d212      	bcs.n	8003074 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 0302 	and.w	r3, r3, #2
 8003058:	2b02      	cmp	r3, #2
 800305a:	d00b      	beq.n	8003074 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003060:	f043 0204 	orr.w	r2, r3, #4
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2200      	movs	r2, #0
 800306c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8003070:	2303      	movs	r3, #3
 8003072:	e03d      	b.n	80030f0 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0302 	and.w	r3, r3, #2
 800307e:	2b02      	cmp	r3, #2
 8003080:	d1d6      	bne.n	8003030 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f06f 0212 	mvn.w	r2, #18
 800308a:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003090:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d123      	bne.n	80030ee <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d11f      	bne.n	80030ee <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030b4:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d006      	beq.n	80030ca <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d111      	bne.n	80030ee <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ce:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d105      	bne.n	80030ee <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e6:	f043 0201 	orr.w	r2, r3, #1
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80030ee:	2300      	movs	r3, #0
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3710      	adds	r7, #16
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}

080030f8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b086      	sub	sp, #24
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	60f8      	str	r0, [r7, #12]
 8003100:	60b9      	str	r1, [r7, #8]
 8003102:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003104:	2300      	movs	r3, #0
 8003106:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800310e:	2b01      	cmp	r3, #1
 8003110:	d101      	bne.n	8003116 <HAL_ADC_Start_DMA+0x1e>
 8003112:	2302      	movs	r3, #2
 8003114:	e0e9      	b.n	80032ea <HAL_ADC_Start_DMA+0x1f2>
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2201      	movs	r2, #1
 800311a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	f003 0301 	and.w	r3, r3, #1
 8003128:	2b01      	cmp	r3, #1
 800312a:	d018      	beq.n	800315e <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	689a      	ldr	r2, [r3, #8]
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f042 0201 	orr.w	r2, r2, #1
 800313a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800313c:	4b6d      	ldr	r3, [pc, #436]	@ (80032f4 <HAL_ADC_Start_DMA+0x1fc>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a6d      	ldr	r2, [pc, #436]	@ (80032f8 <HAL_ADC_Start_DMA+0x200>)
 8003142:	fba2 2303 	umull	r2, r3, r2, r3
 8003146:	0c9a      	lsrs	r2, r3, #18
 8003148:	4613      	mov	r3, r2
 800314a:	005b      	lsls	r3, r3, #1
 800314c:	4413      	add	r3, r2
 800314e:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8003150:	e002      	b.n	8003158 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	3b01      	subs	r3, #1
 8003156:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d1f9      	bne.n	8003152 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003168:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800316c:	d107      	bne.n	800317e <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	689a      	ldr	r2, [r3, #8]
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800317c:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	f003 0301 	and.w	r3, r3, #1
 8003188:	2b01      	cmp	r3, #1
 800318a:	f040 80a1 	bne.w	80032d0 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003192:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003196:	f023 0301 	bic.w	r3, r3, #1
 800319a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d007      	beq.n	80031c0 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031b4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80031b8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80031c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031cc:	d106      	bne.n	80031dc <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031d2:	f023 0206 	bic.w	r2, r3, #6
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	645a      	str	r2, [r3, #68]	@ 0x44
 80031da:	e002      	b.n	80031e2 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2200      	movs	r2, #0
 80031e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	2200      	movs	r2, #0
 80031e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80031ea:	4b44      	ldr	r3, [pc, #272]	@ (80032fc <HAL_ADC_Start_DMA+0x204>)
 80031ec:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031f2:	4a43      	ldr	r2, [pc, #268]	@ (8003300 <HAL_ADC_Start_DMA+0x208>)
 80031f4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031fa:	4a42      	ldr	r2, [pc, #264]	@ (8003304 <HAL_ADC_Start_DMA+0x20c>)
 80031fc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003202:	4a41      	ldr	r2, [pc, #260]	@ (8003308 <HAL_ADC_Start_DMA+0x210>)
 8003204:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800320e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	685a      	ldr	r2, [r3, #4]
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800321e:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	689a      	ldr	r2, [r3, #8]
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800322e:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	334c      	adds	r3, #76	@ 0x4c
 800323a:	4619      	mov	r1, r3
 800323c:	68ba      	ldr	r2, [r7, #8]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	f000 fe1c 	bl	8003e7c <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	f003 031f 	and.w	r3, r3, #31
 800324c:	2b00      	cmp	r3, #0
 800324e:	d12a      	bne.n	80032a6 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a2d      	ldr	r2, [pc, #180]	@ (800330c <HAL_ADC_Start_DMA+0x214>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d015      	beq.n	8003286 <HAL_ADC_Start_DMA+0x18e>
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a2c      	ldr	r2, [pc, #176]	@ (8003310 <HAL_ADC_Start_DMA+0x218>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d105      	bne.n	8003270 <HAL_ADC_Start_DMA+0x178>
 8003264:	4b25      	ldr	r3, [pc, #148]	@ (80032fc <HAL_ADC_Start_DMA+0x204>)
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	f003 031f 	and.w	r3, r3, #31
 800326c:	2b00      	cmp	r3, #0
 800326e:	d00a      	beq.n	8003286 <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a27      	ldr	r2, [pc, #156]	@ (8003314 <HAL_ADC_Start_DMA+0x21c>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d136      	bne.n	80032e8 <HAL_ADC_Start_DMA+0x1f0>
 800327a:	4b20      	ldr	r3, [pc, #128]	@ (80032fc <HAL_ADC_Start_DMA+0x204>)
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	f003 0310 	and.w	r3, r3, #16
 8003282:	2b00      	cmp	r3, #0
 8003284:	d130      	bne.n	80032e8 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003290:	2b00      	cmp	r3, #0
 8003292:	d129      	bne.n	80032e8 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	689a      	ldr	r2, [r3, #8]
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80032a2:	609a      	str	r2, [r3, #8]
 80032a4:	e020      	b.n	80032e8 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a18      	ldr	r2, [pc, #96]	@ (800330c <HAL_ADC_Start_DMA+0x214>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d11b      	bne.n	80032e8 <HAL_ADC_Start_DMA+0x1f0>
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d114      	bne.n	80032e8 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	689a      	ldr	r2, [r3, #8]
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80032cc:	609a      	str	r2, [r3, #8]
 80032ce:	e00b      	b.n	80032e8 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032d4:	f043 0210 	orr.w	r2, r3, #16
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032e0:	f043 0201 	orr.w	r2, r3, #1
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80032e8:	2300      	movs	r3, #0
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3718      	adds	r7, #24
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	bf00      	nop
 80032f4:	20000000 	.word	0x20000000
 80032f8:	431bde83 	.word	0x431bde83
 80032fc:	40012300 	.word	0x40012300
 8003300:	080037cd 	.word	0x080037cd
 8003304:	08003887 	.word	0x08003887
 8003308:	080038a3 	.word	0x080038a3
 800330c:	40012000 	.word	0x40012000
 8003310:	40012100 	.word	0x40012100
 8003314:	40012200 	.word	0x40012200

08003318 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003318:	b480      	push	{r7}
 800331a:	b083      	sub	sp, #12
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8003326:	4618      	mov	r0, r3
 8003328:	370c      	adds	r7, #12
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr

08003332 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003332:	b480      	push	{r7}
 8003334:	b083      	sub	sp, #12
 8003336:	af00      	add	r7, sp, #0
 8003338:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800333a:	bf00      	nop
 800333c:	370c      	adds	r7, #12
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr

08003346 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003346:	b480      	push	{r7}
 8003348:	b083      	sub	sp, #12
 800334a:	af00      	add	r7, sp, #0
 800334c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800334e:	bf00      	nop
 8003350:	370c      	adds	r7, #12
 8003352:	46bd      	mov	sp, r7
 8003354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003358:	4770      	bx	lr

0800335a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800335a:	b480      	push	{r7}
 800335c:	b083      	sub	sp, #12
 800335e:	af00      	add	r7, sp, #0
 8003360:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003362:	bf00      	nop
 8003364:	370c      	adds	r7, #12
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr
	...

08003370 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003370:	b480      	push	{r7}
 8003372:	b085      	sub	sp, #20
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
 8003378:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800337a:	2300      	movs	r3, #0
 800337c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003384:	2b01      	cmp	r3, #1
 8003386:	d101      	bne.n	800338c <HAL_ADC_ConfigChannel+0x1c>
 8003388:	2302      	movs	r3, #2
 800338a:	e113      	b.n	80035b4 <HAL_ADC_ConfigChannel+0x244>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2201      	movs	r2, #1
 8003390:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	2b09      	cmp	r3, #9
 800339a:	d925      	bls.n	80033e8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	68d9      	ldr	r1, [r3, #12]
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	461a      	mov	r2, r3
 80033aa:	4613      	mov	r3, r2
 80033ac:	005b      	lsls	r3, r3, #1
 80033ae:	4413      	add	r3, r2
 80033b0:	3b1e      	subs	r3, #30
 80033b2:	2207      	movs	r2, #7
 80033b4:	fa02 f303 	lsl.w	r3, r2, r3
 80033b8:	43da      	mvns	r2, r3
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	400a      	ands	r2, r1
 80033c0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	68d9      	ldr	r1, [r3, #12]
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	689a      	ldr	r2, [r3, #8]
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	b29b      	uxth	r3, r3
 80033d2:	4618      	mov	r0, r3
 80033d4:	4603      	mov	r3, r0
 80033d6:	005b      	lsls	r3, r3, #1
 80033d8:	4403      	add	r3, r0
 80033da:	3b1e      	subs	r3, #30
 80033dc:	409a      	lsls	r2, r3
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	430a      	orrs	r2, r1
 80033e4:	60da      	str	r2, [r3, #12]
 80033e6:	e022      	b.n	800342e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	6919      	ldr	r1, [r3, #16]
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	b29b      	uxth	r3, r3
 80033f4:	461a      	mov	r2, r3
 80033f6:	4613      	mov	r3, r2
 80033f8:	005b      	lsls	r3, r3, #1
 80033fa:	4413      	add	r3, r2
 80033fc:	2207      	movs	r2, #7
 80033fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003402:	43da      	mvns	r2, r3
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	400a      	ands	r2, r1
 800340a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	6919      	ldr	r1, [r3, #16]
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	689a      	ldr	r2, [r3, #8]
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	b29b      	uxth	r3, r3
 800341c:	4618      	mov	r0, r3
 800341e:	4603      	mov	r3, r0
 8003420:	005b      	lsls	r3, r3, #1
 8003422:	4403      	add	r3, r0
 8003424:	409a      	lsls	r2, r3
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	430a      	orrs	r2, r1
 800342c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	2b06      	cmp	r3, #6
 8003434:	d824      	bhi.n	8003480 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	685a      	ldr	r2, [r3, #4]
 8003440:	4613      	mov	r3, r2
 8003442:	009b      	lsls	r3, r3, #2
 8003444:	4413      	add	r3, r2
 8003446:	3b05      	subs	r3, #5
 8003448:	221f      	movs	r2, #31
 800344a:	fa02 f303 	lsl.w	r3, r2, r3
 800344e:	43da      	mvns	r2, r3
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	400a      	ands	r2, r1
 8003456:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	b29b      	uxth	r3, r3
 8003464:	4618      	mov	r0, r3
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	685a      	ldr	r2, [r3, #4]
 800346a:	4613      	mov	r3, r2
 800346c:	009b      	lsls	r3, r3, #2
 800346e:	4413      	add	r3, r2
 8003470:	3b05      	subs	r3, #5
 8003472:	fa00 f203 	lsl.w	r2, r0, r3
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	430a      	orrs	r2, r1
 800347c:	635a      	str	r2, [r3, #52]	@ 0x34
 800347e:	e04c      	b.n	800351a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	2b0c      	cmp	r3, #12
 8003486:	d824      	bhi.n	80034d2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	685a      	ldr	r2, [r3, #4]
 8003492:	4613      	mov	r3, r2
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	4413      	add	r3, r2
 8003498:	3b23      	subs	r3, #35	@ 0x23
 800349a:	221f      	movs	r2, #31
 800349c:	fa02 f303 	lsl.w	r3, r2, r3
 80034a0:	43da      	mvns	r2, r3
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	400a      	ands	r2, r1
 80034a8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	b29b      	uxth	r3, r3
 80034b6:	4618      	mov	r0, r3
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	685a      	ldr	r2, [r3, #4]
 80034bc:	4613      	mov	r3, r2
 80034be:	009b      	lsls	r3, r3, #2
 80034c0:	4413      	add	r3, r2
 80034c2:	3b23      	subs	r3, #35	@ 0x23
 80034c4:	fa00 f203 	lsl.w	r2, r0, r3
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	430a      	orrs	r2, r1
 80034ce:	631a      	str	r2, [r3, #48]	@ 0x30
 80034d0:	e023      	b.n	800351a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	685a      	ldr	r2, [r3, #4]
 80034dc:	4613      	mov	r3, r2
 80034de:	009b      	lsls	r3, r3, #2
 80034e0:	4413      	add	r3, r2
 80034e2:	3b41      	subs	r3, #65	@ 0x41
 80034e4:	221f      	movs	r2, #31
 80034e6:	fa02 f303 	lsl.w	r3, r2, r3
 80034ea:	43da      	mvns	r2, r3
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	400a      	ands	r2, r1
 80034f2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	b29b      	uxth	r3, r3
 8003500:	4618      	mov	r0, r3
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	685a      	ldr	r2, [r3, #4]
 8003506:	4613      	mov	r3, r2
 8003508:	009b      	lsls	r3, r3, #2
 800350a:	4413      	add	r3, r2
 800350c:	3b41      	subs	r3, #65	@ 0x41
 800350e:	fa00 f203 	lsl.w	r2, r0, r3
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	430a      	orrs	r2, r1
 8003518:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800351a:	4b29      	ldr	r3, [pc, #164]	@ (80035c0 <HAL_ADC_ConfigChannel+0x250>)
 800351c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a28      	ldr	r2, [pc, #160]	@ (80035c4 <HAL_ADC_ConfigChannel+0x254>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d10f      	bne.n	8003548 <HAL_ADC_ConfigChannel+0x1d8>
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	2b12      	cmp	r3, #18
 800352e:	d10b      	bne.n	8003548 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a1d      	ldr	r2, [pc, #116]	@ (80035c4 <HAL_ADC_ConfigChannel+0x254>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d12b      	bne.n	80035aa <HAL_ADC_ConfigChannel+0x23a>
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a1c      	ldr	r2, [pc, #112]	@ (80035c8 <HAL_ADC_ConfigChannel+0x258>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d003      	beq.n	8003564 <HAL_ADC_ConfigChannel+0x1f4>
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	2b11      	cmp	r3, #17
 8003562:	d122      	bne.n	80035aa <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a11      	ldr	r2, [pc, #68]	@ (80035c8 <HAL_ADC_ConfigChannel+0x258>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d111      	bne.n	80035aa <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003586:	4b11      	ldr	r3, [pc, #68]	@ (80035cc <HAL_ADC_ConfigChannel+0x25c>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4a11      	ldr	r2, [pc, #68]	@ (80035d0 <HAL_ADC_ConfigChannel+0x260>)
 800358c:	fba2 2303 	umull	r2, r3, r2, r3
 8003590:	0c9a      	lsrs	r2, r3, #18
 8003592:	4613      	mov	r3, r2
 8003594:	009b      	lsls	r3, r3, #2
 8003596:	4413      	add	r3, r2
 8003598:	005b      	lsls	r3, r3, #1
 800359a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800359c:	e002      	b.n	80035a4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800359e:	68bb      	ldr	r3, [r7, #8]
 80035a0:	3b01      	subs	r3, #1
 80035a2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d1f9      	bne.n	800359e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2200      	movs	r2, #0
 80035ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80035b2:	2300      	movs	r3, #0
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3714      	adds	r7, #20
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr
 80035c0:	40012300 	.word	0x40012300
 80035c4:	40012000 	.word	0x40012000
 80035c8:	10000012 	.word	0x10000012
 80035cc:	20000000 	.word	0x20000000
 80035d0:	431bde83 	.word	0x431bde83

080035d4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b085      	sub	sp, #20
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80035dc:	4b79      	ldr	r3, [pc, #484]	@ (80037c4 <ADC_Init+0x1f0>)
 80035de:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	685a      	ldr	r2, [r3, #4]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	431a      	orrs	r2, r3
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	685a      	ldr	r2, [r3, #4]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003608:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	6859      	ldr	r1, [r3, #4]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	691b      	ldr	r3, [r3, #16]
 8003614:	021a      	lsls	r2, r3, #8
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	430a      	orrs	r2, r1
 800361c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	685a      	ldr	r2, [r3, #4]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800362c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	6859      	ldr	r1, [r3, #4]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	689a      	ldr	r2, [r3, #8]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	430a      	orrs	r2, r1
 800363e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	689a      	ldr	r2, [r3, #8]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800364e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	6899      	ldr	r1, [r3, #8]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	68da      	ldr	r2, [r3, #12]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	430a      	orrs	r2, r1
 8003660:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003666:	4a58      	ldr	r2, [pc, #352]	@ (80037c8 <ADC_Init+0x1f4>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d022      	beq.n	80036b2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	689a      	ldr	r2, [r3, #8]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800367a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	6899      	ldr	r1, [r3, #8]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	430a      	orrs	r2, r1
 800368c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	689a      	ldr	r2, [r3, #8]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800369c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	6899      	ldr	r1, [r3, #8]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	430a      	orrs	r2, r1
 80036ae:	609a      	str	r2, [r3, #8]
 80036b0:	e00f      	b.n	80036d2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	689a      	ldr	r2, [r3, #8]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80036c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	689a      	ldr	r2, [r3, #8]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80036d0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	689a      	ldr	r2, [r3, #8]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f022 0202 	bic.w	r2, r2, #2
 80036e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	6899      	ldr	r1, [r3, #8]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	7e1b      	ldrb	r3, [r3, #24]
 80036ec:	005a      	lsls	r2, r3, #1
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	430a      	orrs	r2, r1
 80036f4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d01b      	beq.n	8003738 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	685a      	ldr	r2, [r3, #4]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800370e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	685a      	ldr	r2, [r3, #4]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800371e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	6859      	ldr	r1, [r3, #4]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800372a:	3b01      	subs	r3, #1
 800372c:	035a      	lsls	r2, r3, #13
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	430a      	orrs	r2, r1
 8003734:	605a      	str	r2, [r3, #4]
 8003736:	e007      	b.n	8003748 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	685a      	ldr	r2, [r3, #4]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003746:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003756:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	69db      	ldr	r3, [r3, #28]
 8003762:	3b01      	subs	r3, #1
 8003764:	051a      	lsls	r2, r3, #20
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	430a      	orrs	r2, r1
 800376c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	689a      	ldr	r2, [r3, #8]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800377c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	6899      	ldr	r1, [r3, #8]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800378a:	025a      	lsls	r2, r3, #9
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	430a      	orrs	r2, r1
 8003792:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	689a      	ldr	r2, [r3, #8]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037a2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	6899      	ldr	r1, [r3, #8]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	695b      	ldr	r3, [r3, #20]
 80037ae:	029a      	lsls	r2, r3, #10
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	430a      	orrs	r2, r1
 80037b6:	609a      	str	r2, [r3, #8]
}
 80037b8:	bf00      	nop
 80037ba:	3714      	adds	r7, #20
 80037bc:	46bd      	mov	sp, r7
 80037be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c2:	4770      	bx	lr
 80037c4:	40012300 	.word	0x40012300
 80037c8:	0f000001 	.word	0x0f000001

080037cc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b084      	sub	sp, #16
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037d8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037de:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d13c      	bne.n	8003860 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ea:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d12b      	bne.n	8003858 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003804:	2b00      	cmp	r3, #0
 8003806:	d127      	bne.n	8003858 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800380e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003812:	2b00      	cmp	r3, #0
 8003814:	d006      	beq.n	8003824 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003820:	2b00      	cmp	r3, #0
 8003822:	d119      	bne.n	8003858 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	685a      	ldr	r2, [r3, #4]
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f022 0220 	bic.w	r2, r2, #32
 8003832:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003838:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003844:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003848:	2b00      	cmp	r3, #0
 800384a:	d105      	bne.n	8003858 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003850:	f043 0201 	orr.w	r2, r3, #1
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003858:	68f8      	ldr	r0, [r7, #12]
 800385a:	f7ff fd6a 	bl	8003332 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800385e:	e00e      	b.n	800387e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003864:	f003 0310 	and.w	r3, r3, #16
 8003868:	2b00      	cmp	r3, #0
 800386a:	d003      	beq.n	8003874 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800386c:	68f8      	ldr	r0, [r7, #12]
 800386e:	f7ff fd74 	bl	800335a <HAL_ADC_ErrorCallback>
}
 8003872:	e004      	b.n	800387e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003878:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	4798      	blx	r3
}
 800387e:	bf00      	nop
 8003880:	3710      	adds	r7, #16
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}

08003886 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003886:	b580      	push	{r7, lr}
 8003888:	b084      	sub	sp, #16
 800388a:	af00      	add	r7, sp, #0
 800388c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003892:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003894:	68f8      	ldr	r0, [r7, #12]
 8003896:	f7ff fd56 	bl	8003346 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800389a:	bf00      	nop
 800389c:	3710      	adds	r7, #16
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}

080038a2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80038a2:	b580      	push	{r7, lr}
 80038a4:	b084      	sub	sp, #16
 80038a6:	af00      	add	r7, sp, #0
 80038a8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038ae:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	2240      	movs	r2, #64	@ 0x40
 80038b4:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038ba:	f043 0204 	orr.w	r2, r3, #4
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80038c2:	68f8      	ldr	r0, [r7, #12]
 80038c4:	f7ff fd49 	bl	800335a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80038c8:	bf00      	nop
 80038ca:	3710      	adds	r7, #16
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd80      	pop	{r7, pc}

080038d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b085      	sub	sp, #20
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	f003 0307 	and.w	r3, r3, #7
 80038de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038e0:	4b0c      	ldr	r3, [pc, #48]	@ (8003914 <__NVIC_SetPriorityGrouping+0x44>)
 80038e2:	68db      	ldr	r3, [r3, #12]
 80038e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038e6:	68ba      	ldr	r2, [r7, #8]
 80038e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80038ec:	4013      	ands	r3, r2
 80038ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80038f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80038fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003900:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003902:	4a04      	ldr	r2, [pc, #16]	@ (8003914 <__NVIC_SetPriorityGrouping+0x44>)
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	60d3      	str	r3, [r2, #12]
}
 8003908:	bf00      	nop
 800390a:	3714      	adds	r7, #20
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr
 8003914:	e000ed00 	.word	0xe000ed00

08003918 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003918:	b480      	push	{r7}
 800391a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800391c:	4b04      	ldr	r3, [pc, #16]	@ (8003930 <__NVIC_GetPriorityGrouping+0x18>)
 800391e:	68db      	ldr	r3, [r3, #12]
 8003920:	0a1b      	lsrs	r3, r3, #8
 8003922:	f003 0307 	and.w	r3, r3, #7
}
 8003926:	4618      	mov	r0, r3
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr
 8003930:	e000ed00 	.word	0xe000ed00

08003934 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003934:	b480      	push	{r7}
 8003936:	b083      	sub	sp, #12
 8003938:	af00      	add	r7, sp, #0
 800393a:	4603      	mov	r3, r0
 800393c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800393e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003942:	2b00      	cmp	r3, #0
 8003944:	db0b      	blt.n	800395e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003946:	79fb      	ldrb	r3, [r7, #7]
 8003948:	f003 021f 	and.w	r2, r3, #31
 800394c:	4907      	ldr	r1, [pc, #28]	@ (800396c <__NVIC_EnableIRQ+0x38>)
 800394e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003952:	095b      	lsrs	r3, r3, #5
 8003954:	2001      	movs	r0, #1
 8003956:	fa00 f202 	lsl.w	r2, r0, r2
 800395a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800395e:	bf00      	nop
 8003960:	370c      	adds	r7, #12
 8003962:	46bd      	mov	sp, r7
 8003964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003968:	4770      	bx	lr
 800396a:	bf00      	nop
 800396c:	e000e100 	.word	0xe000e100

08003970 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003970:	b480      	push	{r7}
 8003972:	b083      	sub	sp, #12
 8003974:	af00      	add	r7, sp, #0
 8003976:	4603      	mov	r3, r0
 8003978:	6039      	str	r1, [r7, #0]
 800397a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800397c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003980:	2b00      	cmp	r3, #0
 8003982:	db0a      	blt.n	800399a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	b2da      	uxtb	r2, r3
 8003988:	490c      	ldr	r1, [pc, #48]	@ (80039bc <__NVIC_SetPriority+0x4c>)
 800398a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800398e:	0112      	lsls	r2, r2, #4
 8003990:	b2d2      	uxtb	r2, r2
 8003992:	440b      	add	r3, r1
 8003994:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003998:	e00a      	b.n	80039b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	b2da      	uxtb	r2, r3
 800399e:	4908      	ldr	r1, [pc, #32]	@ (80039c0 <__NVIC_SetPriority+0x50>)
 80039a0:	79fb      	ldrb	r3, [r7, #7]
 80039a2:	f003 030f 	and.w	r3, r3, #15
 80039a6:	3b04      	subs	r3, #4
 80039a8:	0112      	lsls	r2, r2, #4
 80039aa:	b2d2      	uxtb	r2, r2
 80039ac:	440b      	add	r3, r1
 80039ae:	761a      	strb	r2, [r3, #24]
}
 80039b0:	bf00      	nop
 80039b2:	370c      	adds	r7, #12
 80039b4:	46bd      	mov	sp, r7
 80039b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ba:	4770      	bx	lr
 80039bc:	e000e100 	.word	0xe000e100
 80039c0:	e000ed00 	.word	0xe000ed00

080039c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b089      	sub	sp, #36	@ 0x24
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	60f8      	str	r0, [r7, #12]
 80039cc:	60b9      	str	r1, [r7, #8]
 80039ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	f003 0307 	and.w	r3, r3, #7
 80039d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039d8:	69fb      	ldr	r3, [r7, #28]
 80039da:	f1c3 0307 	rsb	r3, r3, #7
 80039de:	2b04      	cmp	r3, #4
 80039e0:	bf28      	it	cs
 80039e2:	2304      	movcs	r3, #4
 80039e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039e6:	69fb      	ldr	r3, [r7, #28]
 80039e8:	3304      	adds	r3, #4
 80039ea:	2b06      	cmp	r3, #6
 80039ec:	d902      	bls.n	80039f4 <NVIC_EncodePriority+0x30>
 80039ee:	69fb      	ldr	r3, [r7, #28]
 80039f0:	3b03      	subs	r3, #3
 80039f2:	e000      	b.n	80039f6 <NVIC_EncodePriority+0x32>
 80039f4:	2300      	movs	r3, #0
 80039f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039f8:	f04f 32ff 	mov.w	r2, #4294967295
 80039fc:	69bb      	ldr	r3, [r7, #24]
 80039fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003a02:	43da      	mvns	r2, r3
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	401a      	ands	r2, r3
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a0c:	f04f 31ff 	mov.w	r1, #4294967295
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	fa01 f303 	lsl.w	r3, r1, r3
 8003a16:	43d9      	mvns	r1, r3
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a1c:	4313      	orrs	r3, r2
         );
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	3724      	adds	r7, #36	@ 0x24
 8003a22:	46bd      	mov	sp, r7
 8003a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a28:	4770      	bx	lr
	...

08003a2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b082      	sub	sp, #8
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	3b01      	subs	r3, #1
 8003a38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a3c:	d301      	bcc.n	8003a42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e00f      	b.n	8003a62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a42:	4a0a      	ldr	r2, [pc, #40]	@ (8003a6c <SysTick_Config+0x40>)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	3b01      	subs	r3, #1
 8003a48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a4a:	210f      	movs	r1, #15
 8003a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a50:	f7ff ff8e 	bl	8003970 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a54:	4b05      	ldr	r3, [pc, #20]	@ (8003a6c <SysTick_Config+0x40>)
 8003a56:	2200      	movs	r2, #0
 8003a58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a5a:	4b04      	ldr	r3, [pc, #16]	@ (8003a6c <SysTick_Config+0x40>)
 8003a5c:	2207      	movs	r2, #7
 8003a5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a60:	2300      	movs	r3, #0
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	3708      	adds	r7, #8
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	bf00      	nop
 8003a6c:	e000e010 	.word	0xe000e010

08003a70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b082      	sub	sp, #8
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a78:	6878      	ldr	r0, [r7, #4]
 8003a7a:	f7ff ff29 	bl	80038d0 <__NVIC_SetPriorityGrouping>
}
 8003a7e:	bf00      	nop
 8003a80:	3708      	adds	r7, #8
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}

08003a86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a86:	b580      	push	{r7, lr}
 8003a88:	b086      	sub	sp, #24
 8003a8a:	af00      	add	r7, sp, #0
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	60b9      	str	r1, [r7, #8]
 8003a90:	607a      	str	r2, [r7, #4]
 8003a92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003a94:	2300      	movs	r3, #0
 8003a96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a98:	f7ff ff3e 	bl	8003918 <__NVIC_GetPriorityGrouping>
 8003a9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a9e:	687a      	ldr	r2, [r7, #4]
 8003aa0:	68b9      	ldr	r1, [r7, #8]
 8003aa2:	6978      	ldr	r0, [r7, #20]
 8003aa4:	f7ff ff8e 	bl	80039c4 <NVIC_EncodePriority>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003aae:	4611      	mov	r1, r2
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f7ff ff5d 	bl	8003970 <__NVIC_SetPriority>
}
 8003ab6:	bf00      	nop
 8003ab8:	3718      	adds	r7, #24
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}

08003abe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003abe:	b580      	push	{r7, lr}
 8003ac0:	b082      	sub	sp, #8
 8003ac2:	af00      	add	r7, sp, #0
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ac8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003acc:	4618      	mov	r0, r3
 8003ace:	f7ff ff31 	bl	8003934 <__NVIC_EnableIRQ>
}
 8003ad2:	bf00      	nop
 8003ad4:	3708      	adds	r7, #8
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}

08003ada <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ada:	b580      	push	{r7, lr}
 8003adc:	b082      	sub	sp, #8
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f7ff ffa2 	bl	8003a2c <SysTick_Config>
 8003ae8:	4603      	mov	r3, r0
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3708      	adds	r7, #8
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}

08003af2 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003af2:	b580      	push	{r7, lr}
 8003af4:	b082      	sub	sp, #8
 8003af6:	af00      	add	r7, sp, #0
 8003af8:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d101      	bne.n	8003b04 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	e014      	b.n	8003b2e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	791b      	ldrb	r3, [r3, #4]
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d105      	bne.n	8003b1a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2200      	movs	r2, #0
 8003b12:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	f7fe fdc5 	bl	80026a4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2202      	movs	r2, #2
 8003b1e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2200      	movs	r2, #0
 8003b24:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2201      	movs	r2, #1
 8003b2a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003b2c:	2300      	movs	r3, #0
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3708      	adds	r7, #8
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}

08003b36 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003b36:	b480      	push	{r7}
 8003b38:	b083      	sub	sp, #12
 8003b3a:	af00      	add	r7, sp, #0
 8003b3c:	6078      	str	r0, [r7, #4]
 8003b3e:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d101      	bne.n	8003b4a <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e046      	b.n	8003bd8 <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	795b      	ldrb	r3, [r3, #5]
 8003b4e:	2b01      	cmp	r3, #1
 8003b50:	d101      	bne.n	8003b56 <HAL_DAC_Start+0x20>
 8003b52:	2302      	movs	r3, #2
 8003b54:	e040      	b.n	8003bd8 <HAL_DAC_Start+0xa2>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2201      	movs	r2, #1
 8003b5a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2202      	movs	r2, #2
 8003b60:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	6819      	ldr	r1, [r3, #0]
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	f003 0310 	and.w	r3, r3, #16
 8003b6e:	2201      	movs	r2, #1
 8003b70:	409a      	lsls	r2, r3
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	430a      	orrs	r2, r1
 8003b78:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d10f      	bne.n	8003ba0 <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8003b8a:	2b3c      	cmp	r3, #60	@ 0x3c
 8003b8c:	d11d      	bne.n	8003bca <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	685a      	ldr	r2, [r3, #4]
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f042 0201 	orr.w	r2, r2, #1
 8003b9c:	605a      	str	r2, [r3, #4]
 8003b9e:	e014      	b.n	8003bca <HAL_DAC_Start+0x94>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	f003 0310 	and.w	r3, r3, #16
 8003bb0:	213c      	movs	r1, #60	@ 0x3c
 8003bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8003bb6:	429a      	cmp	r2, r3
 8003bb8:	d107      	bne.n	8003bca <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	685a      	ldr	r2, [r3, #4]
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f042 0202 	orr.w	r2, r2, #2
 8003bc8:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2201      	movs	r2, #1
 8003bce:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003bd6:	2300      	movs	r3, #0
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	370c      	adds	r7, #12
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be2:	4770      	bx	lr

08003be4 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b087      	sub	sp, #28
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	60f8      	str	r0, [r7, #12]
 8003bec:	60b9      	str	r1, [r7, #8]
 8003bee:	607a      	str	r2, [r7, #4]
 8003bf0:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d101      	bne.n	8003c00 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e015      	b.n	8003c2c <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d105      	bne.n	8003c18 <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8003c0c:	697a      	ldr	r2, [r7, #20]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	4413      	add	r3, r2
 8003c12:	3308      	adds	r3, #8
 8003c14:	617b      	str	r3, [r7, #20]
 8003c16:	e004      	b.n	8003c22 <HAL_DAC_SetValue+0x3e>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8003c18:	697a      	ldr	r2, [r7, #20]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	4413      	add	r3, r2
 8003c1e:	3314      	adds	r3, #20
 8003c20:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	461a      	mov	r2, r3
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003c2a:	2300      	movs	r3, #0
}
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	371c      	adds	r7, #28
 8003c30:	46bd      	mov	sp, r7
 8003c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c36:	4770      	bx	lr

08003c38 <HAL_DAC_GetValue>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval The selected DAC channel data output value.
  */
uint32_t HAL_DAC_GetValue(const DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b085      	sub	sp, #20
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
 8003c40:	6039      	str	r1, [r7, #0]
  uint32_t result = 0;
 8003c42:	2300      	movs	r3, #0
 8003c44:	60fb      	str	r3, [r7, #12]
  assert_param(hdac != NULL);

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  if (Channel == DAC_CHANNEL_1)
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d104      	bne.n	8003c56 <HAL_DAC_GetValue+0x1e>
  {
    result = hdac->Instance->DOR1;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c52:	60fb      	str	r3, [r7, #12]
 8003c54:	e003      	b.n	8003c5e <HAL_DAC_GetValue+0x26>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    result = hdac->Instance->DOR2;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c5c:	60fb      	str	r3, [r7, #12]
  }
#endif /* DAC_CHANNEL2_SUPPORT */
  /* Returns the DAC channel data output register value */
  return result;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
}
 8003c60:	4618      	mov	r0, r3
 8003c62:	3714      	adds	r7, #20
 8003c64:	46bd      	mov	sp, r7
 8003c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6a:	4770      	bx	lr

08003c6c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b089      	sub	sp, #36	@ 0x24
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	60f8      	str	r0, [r7, #12]
 8003c74:	60b9      	str	r1, [r7, #8]
 8003c76:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c78:	2300      	movs	r3, #0
 8003c7a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d002      	beq.n	8003c88 <HAL_DAC_ConfigChannel+0x1c>
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d101      	bne.n	8003c8c <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	e042      	b.n	8003d12 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	795b      	ldrb	r3, [r3, #5]
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d101      	bne.n	8003c98 <HAL_DAC_ConfigChannel+0x2c>
 8003c94:	2302      	movs	r3, #2
 8003c96:	e03c      	b.n	8003d12 <HAL_DAC_ConfigChannel+0xa6>
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2202      	movs	r2, #2
 8003ca2:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	f003 0310 	and.w	r3, r3, #16
 8003cb2:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003cb6:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8003cba:	43db      	mvns	r3, r3
 8003cbc:	69ba      	ldr	r2, [r7, #24]
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	f003 0310 	and.w	r3, r3, #16
 8003cd4:	697a      	ldr	r2, [r7, #20]
 8003cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cda:	69ba      	ldr	r2, [r7, #24]
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	69ba      	ldr	r2, [r7, #24]
 8003ce6:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	6819      	ldr	r1, [r3, #0]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	f003 0310 	and.w	r3, r3, #16
 8003cf4:	22c0      	movs	r2, #192	@ 0xc0
 8003cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cfa:	43da      	mvns	r2, r3
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	400a      	ands	r2, r1
 8003d02:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2201      	movs	r2, #1
 8003d08:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8003d10:	7ffb      	ldrb	r3, [r7, #31]
}
 8003d12:	4618      	mov	r0, r3
 8003d14:	3724      	adds	r7, #36	@ 0x24
 8003d16:	46bd      	mov	sp, r7
 8003d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1c:	4770      	bx	lr
	...

08003d20 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b086      	sub	sp, #24
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003d2c:	f7fe ffe0 	bl	8002cf0 <HAL_GetTick>
 8003d30:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d101      	bne.n	8003d3c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	e099      	b.n	8003e70 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2202      	movs	r2, #2
 8003d40:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2200      	movs	r2, #0
 8003d48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f022 0201 	bic.w	r2, r2, #1
 8003d5a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d5c:	e00f      	b.n	8003d7e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003d5e:	f7fe ffc7 	bl	8002cf0 <HAL_GetTick>
 8003d62:	4602      	mov	r2, r0
 8003d64:	693b      	ldr	r3, [r7, #16]
 8003d66:	1ad3      	subs	r3, r2, r3
 8003d68:	2b05      	cmp	r3, #5
 8003d6a:	d908      	bls.n	8003d7e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2220      	movs	r2, #32
 8003d70:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2203      	movs	r2, #3
 8003d76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e078      	b.n	8003e70 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 0301 	and.w	r3, r3, #1
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d1e8      	bne.n	8003d5e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003d94:	697a      	ldr	r2, [r7, #20]
 8003d96:	4b38      	ldr	r3, [pc, #224]	@ (8003e78 <HAL_DMA_Init+0x158>)
 8003d98:	4013      	ands	r3, r2
 8003d9a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	685a      	ldr	r2, [r3, #4]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003daa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	691b      	ldr	r3, [r3, #16]
 8003db0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003db6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	699b      	ldr	r3, [r3, #24]
 8003dbc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003dc2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6a1b      	ldr	r3, [r3, #32]
 8003dc8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003dca:	697a      	ldr	r2, [r7, #20]
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd4:	2b04      	cmp	r3, #4
 8003dd6:	d107      	bne.n	8003de8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003de0:	4313      	orrs	r3, r2
 8003de2:	697a      	ldr	r2, [r7, #20]
 8003de4:	4313      	orrs	r3, r2
 8003de6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	697a      	ldr	r2, [r7, #20]
 8003dee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	695b      	ldr	r3, [r3, #20]
 8003df6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	f023 0307 	bic.w	r3, r3, #7
 8003dfe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e04:	697a      	ldr	r2, [r7, #20]
 8003e06:	4313      	orrs	r3, r2
 8003e08:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e0e:	2b04      	cmp	r3, #4
 8003e10:	d117      	bne.n	8003e42 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e16:	697a      	ldr	r2, [r7, #20]
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d00e      	beq.n	8003e42 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003e24:	6878      	ldr	r0, [r7, #4]
 8003e26:	f000 fa6f 	bl	8004308 <DMA_CheckFifoParam>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d008      	beq.n	8003e42 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2240      	movs	r2, #64	@ 0x40
 8003e34:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2201      	movs	r2, #1
 8003e3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e016      	b.n	8003e70 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	697a      	ldr	r2, [r7, #20]
 8003e48:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	f000 fa26 	bl	800429c <DMA_CalcBaseAndBitshift>
 8003e50:	4603      	mov	r3, r0
 8003e52:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e58:	223f      	movs	r2, #63	@ 0x3f
 8003e5a:	409a      	lsls	r2, r3
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2200      	movs	r2, #0
 8003e64:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2201      	movs	r2, #1
 8003e6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003e6e:	2300      	movs	r3, #0
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3718      	adds	r7, #24
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}
 8003e78:	f010803f 	.word	0xf010803f

08003e7c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b086      	sub	sp, #24
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	60f8      	str	r0, [r7, #12]
 8003e84:	60b9      	str	r1, [r7, #8]
 8003e86:	607a      	str	r2, [r7, #4]
 8003e88:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e92:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003e9a:	2b01      	cmp	r3, #1
 8003e9c:	d101      	bne.n	8003ea2 <HAL_DMA_Start_IT+0x26>
 8003e9e:	2302      	movs	r3, #2
 8003ea0:	e040      	b.n	8003f24 <HAL_DMA_Start_IT+0xa8>
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	2b01      	cmp	r3, #1
 8003eb4:	d12f      	bne.n	8003f16 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	2202      	movs	r2, #2
 8003eba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	687a      	ldr	r2, [r7, #4]
 8003ec8:	68b9      	ldr	r1, [r7, #8]
 8003eca:	68f8      	ldr	r0, [r7, #12]
 8003ecc:	f000 f9b8 	bl	8004240 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ed4:	223f      	movs	r2, #63	@ 0x3f
 8003ed6:	409a      	lsls	r2, r3
 8003ed8:	693b      	ldr	r3, [r7, #16]
 8003eda:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	681a      	ldr	r2, [r3, #0]
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f042 0216 	orr.w	r2, r2, #22
 8003eea:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d007      	beq.n	8003f04 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	681a      	ldr	r2, [r3, #0]
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f042 0208 	orr.w	r2, r2, #8
 8003f02:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681a      	ldr	r2, [r3, #0]
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f042 0201 	orr.w	r2, r2, #1
 8003f12:	601a      	str	r2, [r3, #0]
 8003f14:	e005      	b.n	8003f22 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003f1e:	2302      	movs	r3, #2
 8003f20:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003f22:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f24:	4618      	mov	r0, r3
 8003f26:	3718      	adds	r7, #24
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}

08003f2c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b086      	sub	sp, #24
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003f34:	2300      	movs	r3, #0
 8003f36:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003f38:	4b8e      	ldr	r3, [pc, #568]	@ (8004174 <HAL_DMA_IRQHandler+0x248>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a8e      	ldr	r2, [pc, #568]	@ (8004178 <HAL_DMA_IRQHandler+0x24c>)
 8003f3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003f42:	0a9b      	lsrs	r3, r3, #10
 8003f44:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f4a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f56:	2208      	movs	r2, #8
 8003f58:	409a      	lsls	r2, r3
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	4013      	ands	r3, r2
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d01a      	beq.n	8003f98 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f003 0304 	and.w	r3, r3, #4
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d013      	beq.n	8003f98 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f022 0204 	bic.w	r2, r2, #4
 8003f7e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f84:	2208      	movs	r2, #8
 8003f86:	409a      	lsls	r2, r3
 8003f88:	693b      	ldr	r3, [r7, #16]
 8003f8a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f90:	f043 0201 	orr.w	r2, r3, #1
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	409a      	lsls	r2, r3
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	4013      	ands	r3, r2
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d012      	beq.n	8003fce <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	695b      	ldr	r3, [r3, #20]
 8003fae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d00b      	beq.n	8003fce <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fba:	2201      	movs	r2, #1
 8003fbc:	409a      	lsls	r2, r3
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fc6:	f043 0202 	orr.w	r2, r3, #2
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fd2:	2204      	movs	r2, #4
 8003fd4:	409a      	lsls	r2, r3
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	4013      	ands	r3, r2
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d012      	beq.n	8004004 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f003 0302 	and.w	r3, r3, #2
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d00b      	beq.n	8004004 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ff0:	2204      	movs	r2, #4
 8003ff2:	409a      	lsls	r2, r3
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ffc:	f043 0204 	orr.w	r2, r3, #4
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004008:	2210      	movs	r2, #16
 800400a:	409a      	lsls	r2, r3
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	4013      	ands	r3, r2
 8004010:	2b00      	cmp	r3, #0
 8004012:	d043      	beq.n	800409c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f003 0308 	and.w	r3, r3, #8
 800401e:	2b00      	cmp	r3, #0
 8004020:	d03c      	beq.n	800409c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004026:	2210      	movs	r2, #16
 8004028:	409a      	lsls	r2, r3
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004038:	2b00      	cmp	r3, #0
 800403a:	d018      	beq.n	800406e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004046:	2b00      	cmp	r3, #0
 8004048:	d108      	bne.n	800405c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800404e:	2b00      	cmp	r3, #0
 8004050:	d024      	beq.n	800409c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	4798      	blx	r3
 800405a:	e01f      	b.n	800409c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004060:	2b00      	cmp	r3, #0
 8004062:	d01b      	beq.n	800409c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004068:	6878      	ldr	r0, [r7, #4]
 800406a:	4798      	blx	r3
 800406c:	e016      	b.n	800409c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004078:	2b00      	cmp	r3, #0
 800407a:	d107      	bne.n	800408c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681a      	ldr	r2, [r3, #0]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f022 0208 	bic.w	r2, r2, #8
 800408a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004090:	2b00      	cmp	r3, #0
 8004092:	d003      	beq.n	800409c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004098:	6878      	ldr	r0, [r7, #4]
 800409a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040a0:	2220      	movs	r2, #32
 80040a2:	409a      	lsls	r2, r3
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	4013      	ands	r3, r2
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	f000 808f 	beq.w	80041cc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f003 0310 	and.w	r3, r3, #16
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	f000 8087 	beq.w	80041cc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040c2:	2220      	movs	r2, #32
 80040c4:	409a      	lsls	r2, r3
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80040d0:	b2db      	uxtb	r3, r3
 80040d2:	2b05      	cmp	r3, #5
 80040d4:	d136      	bne.n	8004144 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f022 0216 	bic.w	r2, r2, #22
 80040e4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	695a      	ldr	r2, [r3, #20]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80040f4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d103      	bne.n	8004106 <HAL_DMA_IRQHandler+0x1da>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004102:	2b00      	cmp	r3, #0
 8004104:	d007      	beq.n	8004116 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f022 0208 	bic.w	r2, r2, #8
 8004114:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800411a:	223f      	movs	r2, #63	@ 0x3f
 800411c:	409a      	lsls	r2, r3
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2201      	movs	r2, #1
 8004126:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2200      	movs	r2, #0
 800412e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004136:	2b00      	cmp	r3, #0
 8004138:	d07e      	beq.n	8004238 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	4798      	blx	r3
        }
        return;
 8004142:	e079      	b.n	8004238 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800414e:	2b00      	cmp	r3, #0
 8004150:	d01d      	beq.n	800418e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800415c:	2b00      	cmp	r3, #0
 800415e:	d10d      	bne.n	800417c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004164:	2b00      	cmp	r3, #0
 8004166:	d031      	beq.n	80041cc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	4798      	blx	r3
 8004170:	e02c      	b.n	80041cc <HAL_DMA_IRQHandler+0x2a0>
 8004172:	bf00      	nop
 8004174:	20000000 	.word	0x20000000
 8004178:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004180:	2b00      	cmp	r3, #0
 8004182:	d023      	beq.n	80041cc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004188:	6878      	ldr	r0, [r7, #4]
 800418a:	4798      	blx	r3
 800418c:	e01e      	b.n	80041cc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004198:	2b00      	cmp	r3, #0
 800419a:	d10f      	bne.n	80041bc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	681a      	ldr	r2, [r3, #0]
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f022 0210 	bic.w	r2, r2, #16
 80041aa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2201      	movs	r2, #1
 80041b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2200      	movs	r2, #0
 80041b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d003      	beq.n	80041cc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041c8:	6878      	ldr	r0, [r7, #4]
 80041ca:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d032      	beq.n	800423a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041d8:	f003 0301 	and.w	r3, r3, #1
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d022      	beq.n	8004226 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2205      	movs	r2, #5
 80041e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f022 0201 	bic.w	r2, r2, #1
 80041f6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	3301      	adds	r3, #1
 80041fc:	60bb      	str	r3, [r7, #8]
 80041fe:	697a      	ldr	r2, [r7, #20]
 8004200:	429a      	cmp	r2, r3
 8004202:	d307      	bcc.n	8004214 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 0301 	and.w	r3, r3, #1
 800420e:	2b00      	cmp	r3, #0
 8004210:	d1f2      	bne.n	80041f8 <HAL_DMA_IRQHandler+0x2cc>
 8004212:	e000      	b.n	8004216 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004214:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2201      	movs	r2, #1
 800421a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2200      	movs	r2, #0
 8004222:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800422a:	2b00      	cmp	r3, #0
 800422c:	d005      	beq.n	800423a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	4798      	blx	r3
 8004236:	e000      	b.n	800423a <HAL_DMA_IRQHandler+0x30e>
        return;
 8004238:	bf00      	nop
    }
  }
}
 800423a:	3718      	adds	r7, #24
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}

08004240 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004240:	b480      	push	{r7}
 8004242:	b085      	sub	sp, #20
 8004244:	af00      	add	r7, sp, #0
 8004246:	60f8      	str	r0, [r7, #12]
 8004248:	60b9      	str	r1, [r7, #8]
 800424a:	607a      	str	r2, [r7, #4]
 800424c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	681a      	ldr	r2, [r3, #0]
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800425c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	683a      	ldr	r2, [r7, #0]
 8004264:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	2b40      	cmp	r3, #64	@ 0x40
 800426c:	d108      	bne.n	8004280 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	687a      	ldr	r2, [r7, #4]
 8004274:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	68ba      	ldr	r2, [r7, #8]
 800427c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800427e:	e007      	b.n	8004290 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	68ba      	ldr	r2, [r7, #8]
 8004286:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	687a      	ldr	r2, [r7, #4]
 800428e:	60da      	str	r2, [r3, #12]
}
 8004290:	bf00      	nop
 8004292:	3714      	adds	r7, #20
 8004294:	46bd      	mov	sp, r7
 8004296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429a:	4770      	bx	lr

0800429c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800429c:	b480      	push	{r7}
 800429e:	b085      	sub	sp, #20
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	b2db      	uxtb	r3, r3
 80042aa:	3b10      	subs	r3, #16
 80042ac:	4a14      	ldr	r2, [pc, #80]	@ (8004300 <DMA_CalcBaseAndBitshift+0x64>)
 80042ae:	fba2 2303 	umull	r2, r3, r2, r3
 80042b2:	091b      	lsrs	r3, r3, #4
 80042b4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80042b6:	4a13      	ldr	r2, [pc, #76]	@ (8004304 <DMA_CalcBaseAndBitshift+0x68>)
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	4413      	add	r3, r2
 80042bc:	781b      	ldrb	r3, [r3, #0]
 80042be:	461a      	mov	r2, r3
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2b03      	cmp	r3, #3
 80042c8:	d909      	bls.n	80042de <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80042d2:	f023 0303 	bic.w	r3, r3, #3
 80042d6:	1d1a      	adds	r2, r3, #4
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	659a      	str	r2, [r3, #88]	@ 0x58
 80042dc:	e007      	b.n	80042ee <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80042e6:	f023 0303 	bic.w	r3, r3, #3
 80042ea:	687a      	ldr	r2, [r7, #4]
 80042ec:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	3714      	adds	r7, #20
 80042f6:	46bd      	mov	sp, r7
 80042f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fc:	4770      	bx	lr
 80042fe:	bf00      	nop
 8004300:	aaaaaaab 	.word	0xaaaaaaab
 8004304:	0800b06c 	.word	0x0800b06c

08004308 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004308:	b480      	push	{r7}
 800430a:	b085      	sub	sp, #20
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004310:	2300      	movs	r3, #0
 8004312:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004318:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	699b      	ldr	r3, [r3, #24]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d11f      	bne.n	8004362 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	2b03      	cmp	r3, #3
 8004326:	d856      	bhi.n	80043d6 <DMA_CheckFifoParam+0xce>
 8004328:	a201      	add	r2, pc, #4	@ (adr r2, 8004330 <DMA_CheckFifoParam+0x28>)
 800432a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800432e:	bf00      	nop
 8004330:	08004341 	.word	0x08004341
 8004334:	08004353 	.word	0x08004353
 8004338:	08004341 	.word	0x08004341
 800433c:	080043d7 	.word	0x080043d7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004344:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004348:	2b00      	cmp	r3, #0
 800434a:	d046      	beq.n	80043da <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800434c:	2301      	movs	r3, #1
 800434e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004350:	e043      	b.n	80043da <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004356:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800435a:	d140      	bne.n	80043de <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800435c:	2301      	movs	r3, #1
 800435e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004360:	e03d      	b.n	80043de <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	699b      	ldr	r3, [r3, #24]
 8004366:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800436a:	d121      	bne.n	80043b0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	2b03      	cmp	r3, #3
 8004370:	d837      	bhi.n	80043e2 <DMA_CheckFifoParam+0xda>
 8004372:	a201      	add	r2, pc, #4	@ (adr r2, 8004378 <DMA_CheckFifoParam+0x70>)
 8004374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004378:	08004389 	.word	0x08004389
 800437c:	0800438f 	.word	0x0800438f
 8004380:	08004389 	.word	0x08004389
 8004384:	080043a1 	.word	0x080043a1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004388:	2301      	movs	r3, #1
 800438a:	73fb      	strb	r3, [r7, #15]
      break;
 800438c:	e030      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004392:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004396:	2b00      	cmp	r3, #0
 8004398:	d025      	beq.n	80043e6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800439e:	e022      	b.n	80043e6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043a4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80043a8:	d11f      	bne.n	80043ea <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80043ae:	e01c      	b.n	80043ea <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	2b02      	cmp	r3, #2
 80043b4:	d903      	bls.n	80043be <DMA_CheckFifoParam+0xb6>
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	2b03      	cmp	r3, #3
 80043ba:	d003      	beq.n	80043c4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80043bc:	e018      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	73fb      	strb	r3, [r7, #15]
      break;
 80043c2:	e015      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043c8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d00e      	beq.n	80043ee <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	73fb      	strb	r3, [r7, #15]
      break;
 80043d4:	e00b      	b.n	80043ee <DMA_CheckFifoParam+0xe6>
      break;
 80043d6:	bf00      	nop
 80043d8:	e00a      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
      break;
 80043da:	bf00      	nop
 80043dc:	e008      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
      break;
 80043de:	bf00      	nop
 80043e0:	e006      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
      break;
 80043e2:	bf00      	nop
 80043e4:	e004      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
      break;
 80043e6:	bf00      	nop
 80043e8:	e002      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
      break;   
 80043ea:	bf00      	nop
 80043ec:	e000      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
      break;
 80043ee:	bf00      	nop
    }
  } 
  
  return status; 
 80043f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3714      	adds	r7, #20
 80043f6:	46bd      	mov	sp, r7
 80043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fc:	4770      	bx	lr
 80043fe:	bf00      	nop

08004400 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004400:	b480      	push	{r7}
 8004402:	b089      	sub	sp, #36	@ 0x24
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
 8004408:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800440a:	2300      	movs	r3, #0
 800440c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800440e:	2300      	movs	r3, #0
 8004410:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004412:	2300      	movs	r3, #0
 8004414:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004416:	2300      	movs	r3, #0
 8004418:	61fb      	str	r3, [r7, #28]
 800441a:	e165      	b.n	80046e8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800441c:	2201      	movs	r2, #1
 800441e:	69fb      	ldr	r3, [r7, #28]
 8004420:	fa02 f303 	lsl.w	r3, r2, r3
 8004424:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	697a      	ldr	r2, [r7, #20]
 800442c:	4013      	ands	r3, r2
 800442e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004430:	693a      	ldr	r2, [r7, #16]
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	429a      	cmp	r2, r3
 8004436:	f040 8154 	bne.w	80046e2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	f003 0303 	and.w	r3, r3, #3
 8004442:	2b01      	cmp	r3, #1
 8004444:	d005      	beq.n	8004452 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800444e:	2b02      	cmp	r3, #2
 8004450:	d130      	bne.n	80044b4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004458:	69fb      	ldr	r3, [r7, #28]
 800445a:	005b      	lsls	r3, r3, #1
 800445c:	2203      	movs	r2, #3
 800445e:	fa02 f303 	lsl.w	r3, r2, r3
 8004462:	43db      	mvns	r3, r3
 8004464:	69ba      	ldr	r2, [r7, #24]
 8004466:	4013      	ands	r3, r2
 8004468:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	68da      	ldr	r2, [r3, #12]
 800446e:	69fb      	ldr	r3, [r7, #28]
 8004470:	005b      	lsls	r3, r3, #1
 8004472:	fa02 f303 	lsl.w	r3, r2, r3
 8004476:	69ba      	ldr	r2, [r7, #24]
 8004478:	4313      	orrs	r3, r2
 800447a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	69ba      	ldr	r2, [r7, #24]
 8004480:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004488:	2201      	movs	r2, #1
 800448a:	69fb      	ldr	r3, [r7, #28]
 800448c:	fa02 f303 	lsl.w	r3, r2, r3
 8004490:	43db      	mvns	r3, r3
 8004492:	69ba      	ldr	r2, [r7, #24]
 8004494:	4013      	ands	r3, r2
 8004496:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	091b      	lsrs	r3, r3, #4
 800449e:	f003 0201 	and.w	r2, r3, #1
 80044a2:	69fb      	ldr	r3, [r7, #28]
 80044a4:	fa02 f303 	lsl.w	r3, r2, r3
 80044a8:	69ba      	ldr	r2, [r7, #24]
 80044aa:	4313      	orrs	r3, r2
 80044ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	69ba      	ldr	r2, [r7, #24]
 80044b2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	f003 0303 	and.w	r3, r3, #3
 80044bc:	2b03      	cmp	r3, #3
 80044be:	d017      	beq.n	80044f0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	68db      	ldr	r3, [r3, #12]
 80044c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80044c6:	69fb      	ldr	r3, [r7, #28]
 80044c8:	005b      	lsls	r3, r3, #1
 80044ca:	2203      	movs	r2, #3
 80044cc:	fa02 f303 	lsl.w	r3, r2, r3
 80044d0:	43db      	mvns	r3, r3
 80044d2:	69ba      	ldr	r2, [r7, #24]
 80044d4:	4013      	ands	r3, r2
 80044d6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	689a      	ldr	r2, [r3, #8]
 80044dc:	69fb      	ldr	r3, [r7, #28]
 80044de:	005b      	lsls	r3, r3, #1
 80044e0:	fa02 f303 	lsl.w	r3, r2, r3
 80044e4:	69ba      	ldr	r2, [r7, #24]
 80044e6:	4313      	orrs	r3, r2
 80044e8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	69ba      	ldr	r2, [r7, #24]
 80044ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	f003 0303 	and.w	r3, r3, #3
 80044f8:	2b02      	cmp	r3, #2
 80044fa:	d123      	bne.n	8004544 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80044fc:	69fb      	ldr	r3, [r7, #28]
 80044fe:	08da      	lsrs	r2, r3, #3
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	3208      	adds	r2, #8
 8004504:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004508:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800450a:	69fb      	ldr	r3, [r7, #28]
 800450c:	f003 0307 	and.w	r3, r3, #7
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	220f      	movs	r2, #15
 8004514:	fa02 f303 	lsl.w	r3, r2, r3
 8004518:	43db      	mvns	r3, r3
 800451a:	69ba      	ldr	r2, [r7, #24]
 800451c:	4013      	ands	r3, r2
 800451e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	691a      	ldr	r2, [r3, #16]
 8004524:	69fb      	ldr	r3, [r7, #28]
 8004526:	f003 0307 	and.w	r3, r3, #7
 800452a:	009b      	lsls	r3, r3, #2
 800452c:	fa02 f303 	lsl.w	r3, r2, r3
 8004530:	69ba      	ldr	r2, [r7, #24]
 8004532:	4313      	orrs	r3, r2
 8004534:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004536:	69fb      	ldr	r3, [r7, #28]
 8004538:	08da      	lsrs	r2, r3, #3
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	3208      	adds	r2, #8
 800453e:	69b9      	ldr	r1, [r7, #24]
 8004540:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800454a:	69fb      	ldr	r3, [r7, #28]
 800454c:	005b      	lsls	r3, r3, #1
 800454e:	2203      	movs	r2, #3
 8004550:	fa02 f303 	lsl.w	r3, r2, r3
 8004554:	43db      	mvns	r3, r3
 8004556:	69ba      	ldr	r2, [r7, #24]
 8004558:	4013      	ands	r3, r2
 800455a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	f003 0203 	and.w	r2, r3, #3
 8004564:	69fb      	ldr	r3, [r7, #28]
 8004566:	005b      	lsls	r3, r3, #1
 8004568:	fa02 f303 	lsl.w	r3, r2, r3
 800456c:	69ba      	ldr	r2, [r7, #24]
 800456e:	4313      	orrs	r3, r2
 8004570:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	69ba      	ldr	r2, [r7, #24]
 8004576:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004580:	2b00      	cmp	r3, #0
 8004582:	f000 80ae 	beq.w	80046e2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004586:	2300      	movs	r3, #0
 8004588:	60fb      	str	r3, [r7, #12]
 800458a:	4b5d      	ldr	r3, [pc, #372]	@ (8004700 <HAL_GPIO_Init+0x300>)
 800458c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800458e:	4a5c      	ldr	r2, [pc, #368]	@ (8004700 <HAL_GPIO_Init+0x300>)
 8004590:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004594:	6453      	str	r3, [r2, #68]	@ 0x44
 8004596:	4b5a      	ldr	r3, [pc, #360]	@ (8004700 <HAL_GPIO_Init+0x300>)
 8004598:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800459a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800459e:	60fb      	str	r3, [r7, #12]
 80045a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80045a2:	4a58      	ldr	r2, [pc, #352]	@ (8004704 <HAL_GPIO_Init+0x304>)
 80045a4:	69fb      	ldr	r3, [r7, #28]
 80045a6:	089b      	lsrs	r3, r3, #2
 80045a8:	3302      	adds	r3, #2
 80045aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80045b0:	69fb      	ldr	r3, [r7, #28]
 80045b2:	f003 0303 	and.w	r3, r3, #3
 80045b6:	009b      	lsls	r3, r3, #2
 80045b8:	220f      	movs	r2, #15
 80045ba:	fa02 f303 	lsl.w	r3, r2, r3
 80045be:	43db      	mvns	r3, r3
 80045c0:	69ba      	ldr	r2, [r7, #24]
 80045c2:	4013      	ands	r3, r2
 80045c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	4a4f      	ldr	r2, [pc, #316]	@ (8004708 <HAL_GPIO_Init+0x308>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d025      	beq.n	800461a <HAL_GPIO_Init+0x21a>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	4a4e      	ldr	r2, [pc, #312]	@ (800470c <HAL_GPIO_Init+0x30c>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d01f      	beq.n	8004616 <HAL_GPIO_Init+0x216>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	4a4d      	ldr	r2, [pc, #308]	@ (8004710 <HAL_GPIO_Init+0x310>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d019      	beq.n	8004612 <HAL_GPIO_Init+0x212>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	4a4c      	ldr	r2, [pc, #304]	@ (8004714 <HAL_GPIO_Init+0x314>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d013      	beq.n	800460e <HAL_GPIO_Init+0x20e>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	4a4b      	ldr	r2, [pc, #300]	@ (8004718 <HAL_GPIO_Init+0x318>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d00d      	beq.n	800460a <HAL_GPIO_Init+0x20a>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	4a4a      	ldr	r2, [pc, #296]	@ (800471c <HAL_GPIO_Init+0x31c>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d007      	beq.n	8004606 <HAL_GPIO_Init+0x206>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	4a49      	ldr	r2, [pc, #292]	@ (8004720 <HAL_GPIO_Init+0x320>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d101      	bne.n	8004602 <HAL_GPIO_Init+0x202>
 80045fe:	2306      	movs	r3, #6
 8004600:	e00c      	b.n	800461c <HAL_GPIO_Init+0x21c>
 8004602:	2307      	movs	r3, #7
 8004604:	e00a      	b.n	800461c <HAL_GPIO_Init+0x21c>
 8004606:	2305      	movs	r3, #5
 8004608:	e008      	b.n	800461c <HAL_GPIO_Init+0x21c>
 800460a:	2304      	movs	r3, #4
 800460c:	e006      	b.n	800461c <HAL_GPIO_Init+0x21c>
 800460e:	2303      	movs	r3, #3
 8004610:	e004      	b.n	800461c <HAL_GPIO_Init+0x21c>
 8004612:	2302      	movs	r3, #2
 8004614:	e002      	b.n	800461c <HAL_GPIO_Init+0x21c>
 8004616:	2301      	movs	r3, #1
 8004618:	e000      	b.n	800461c <HAL_GPIO_Init+0x21c>
 800461a:	2300      	movs	r3, #0
 800461c:	69fa      	ldr	r2, [r7, #28]
 800461e:	f002 0203 	and.w	r2, r2, #3
 8004622:	0092      	lsls	r2, r2, #2
 8004624:	4093      	lsls	r3, r2
 8004626:	69ba      	ldr	r2, [r7, #24]
 8004628:	4313      	orrs	r3, r2
 800462a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800462c:	4935      	ldr	r1, [pc, #212]	@ (8004704 <HAL_GPIO_Init+0x304>)
 800462e:	69fb      	ldr	r3, [r7, #28]
 8004630:	089b      	lsrs	r3, r3, #2
 8004632:	3302      	adds	r3, #2
 8004634:	69ba      	ldr	r2, [r7, #24]
 8004636:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800463a:	4b3a      	ldr	r3, [pc, #232]	@ (8004724 <HAL_GPIO_Init+0x324>)
 800463c:	689b      	ldr	r3, [r3, #8]
 800463e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	43db      	mvns	r3, r3
 8004644:	69ba      	ldr	r2, [r7, #24]
 8004646:	4013      	ands	r3, r2
 8004648:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004652:	2b00      	cmp	r3, #0
 8004654:	d003      	beq.n	800465e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004656:	69ba      	ldr	r2, [r7, #24]
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	4313      	orrs	r3, r2
 800465c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800465e:	4a31      	ldr	r2, [pc, #196]	@ (8004724 <HAL_GPIO_Init+0x324>)
 8004660:	69bb      	ldr	r3, [r7, #24]
 8004662:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004664:	4b2f      	ldr	r3, [pc, #188]	@ (8004724 <HAL_GPIO_Init+0x324>)
 8004666:	68db      	ldr	r3, [r3, #12]
 8004668:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	43db      	mvns	r3, r3
 800466e:	69ba      	ldr	r2, [r7, #24]
 8004670:	4013      	ands	r3, r2
 8004672:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800467c:	2b00      	cmp	r3, #0
 800467e:	d003      	beq.n	8004688 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004680:	69ba      	ldr	r2, [r7, #24]
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	4313      	orrs	r3, r2
 8004686:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004688:	4a26      	ldr	r2, [pc, #152]	@ (8004724 <HAL_GPIO_Init+0x324>)
 800468a:	69bb      	ldr	r3, [r7, #24]
 800468c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800468e:	4b25      	ldr	r3, [pc, #148]	@ (8004724 <HAL_GPIO_Init+0x324>)
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	43db      	mvns	r3, r3
 8004698:	69ba      	ldr	r2, [r7, #24]
 800469a:	4013      	ands	r3, r2
 800469c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d003      	beq.n	80046b2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80046aa:	69ba      	ldr	r2, [r7, #24]
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	4313      	orrs	r3, r2
 80046b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80046b2:	4a1c      	ldr	r2, [pc, #112]	@ (8004724 <HAL_GPIO_Init+0x324>)
 80046b4:	69bb      	ldr	r3, [r7, #24]
 80046b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80046b8:	4b1a      	ldr	r3, [pc, #104]	@ (8004724 <HAL_GPIO_Init+0x324>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	43db      	mvns	r3, r3
 80046c2:	69ba      	ldr	r2, [r7, #24]
 80046c4:	4013      	ands	r3, r2
 80046c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d003      	beq.n	80046dc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80046d4:	69ba      	ldr	r2, [r7, #24]
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	4313      	orrs	r3, r2
 80046da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80046dc:	4a11      	ldr	r2, [pc, #68]	@ (8004724 <HAL_GPIO_Init+0x324>)
 80046de:	69bb      	ldr	r3, [r7, #24]
 80046e0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80046e2:	69fb      	ldr	r3, [r7, #28]
 80046e4:	3301      	adds	r3, #1
 80046e6:	61fb      	str	r3, [r7, #28]
 80046e8:	69fb      	ldr	r3, [r7, #28]
 80046ea:	2b0f      	cmp	r3, #15
 80046ec:	f67f ae96 	bls.w	800441c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80046f0:	bf00      	nop
 80046f2:	bf00      	nop
 80046f4:	3724      	adds	r7, #36	@ 0x24
 80046f6:	46bd      	mov	sp, r7
 80046f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fc:	4770      	bx	lr
 80046fe:	bf00      	nop
 8004700:	40023800 	.word	0x40023800
 8004704:	40013800 	.word	0x40013800
 8004708:	40020000 	.word	0x40020000
 800470c:	40020400 	.word	0x40020400
 8004710:	40020800 	.word	0x40020800
 8004714:	40020c00 	.word	0x40020c00
 8004718:	40021000 	.word	0x40021000
 800471c:	40021400 	.word	0x40021400
 8004720:	40021800 	.word	0x40021800
 8004724:	40013c00 	.word	0x40013c00

08004728 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004728:	b480      	push	{r7}
 800472a:	b083      	sub	sp, #12
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	460b      	mov	r3, r1
 8004732:	807b      	strh	r3, [r7, #2]
 8004734:	4613      	mov	r3, r2
 8004736:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004738:	787b      	ldrb	r3, [r7, #1]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d003      	beq.n	8004746 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800473e:	887a      	ldrh	r2, [r7, #2]
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004744:	e003      	b.n	800474e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004746:	887b      	ldrh	r3, [r7, #2]
 8004748:	041a      	lsls	r2, r3, #16
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	619a      	str	r2, [r3, #24]
}
 800474e:	bf00      	nop
 8004750:	370c      	adds	r7, #12
 8004752:	46bd      	mov	sp, r7
 8004754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004758:	4770      	bx	lr
	...

0800475c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
 8004764:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d101      	bne.n	8004770 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	e0cc      	b.n	800490a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004770:	4b68      	ldr	r3, [pc, #416]	@ (8004914 <HAL_RCC_ClockConfig+0x1b8>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f003 030f 	and.w	r3, r3, #15
 8004778:	683a      	ldr	r2, [r7, #0]
 800477a:	429a      	cmp	r2, r3
 800477c:	d90c      	bls.n	8004798 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800477e:	4b65      	ldr	r3, [pc, #404]	@ (8004914 <HAL_RCC_ClockConfig+0x1b8>)
 8004780:	683a      	ldr	r2, [r7, #0]
 8004782:	b2d2      	uxtb	r2, r2
 8004784:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004786:	4b63      	ldr	r3, [pc, #396]	@ (8004914 <HAL_RCC_ClockConfig+0x1b8>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f003 030f 	and.w	r3, r3, #15
 800478e:	683a      	ldr	r2, [r7, #0]
 8004790:	429a      	cmp	r2, r3
 8004792:	d001      	beq.n	8004798 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004794:	2301      	movs	r3, #1
 8004796:	e0b8      	b.n	800490a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f003 0302 	and.w	r3, r3, #2
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d020      	beq.n	80047e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f003 0304 	and.w	r3, r3, #4
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d005      	beq.n	80047bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047b0:	4b59      	ldr	r3, [pc, #356]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 80047b2:	689b      	ldr	r3, [r3, #8]
 80047b4:	4a58      	ldr	r2, [pc, #352]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 80047b6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80047ba:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 0308 	and.w	r3, r3, #8
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d005      	beq.n	80047d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80047c8:	4b53      	ldr	r3, [pc, #332]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	4a52      	ldr	r2, [pc, #328]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 80047ce:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80047d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047d4:	4b50      	ldr	r3, [pc, #320]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 80047d6:	689b      	ldr	r3, [r3, #8]
 80047d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	494d      	ldr	r1, [pc, #308]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 80047e2:	4313      	orrs	r3, r2
 80047e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f003 0301 	and.w	r3, r3, #1
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d044      	beq.n	800487c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	2b01      	cmp	r3, #1
 80047f8:	d107      	bne.n	800480a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047fa:	4b47      	ldr	r3, [pc, #284]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004802:	2b00      	cmp	r3, #0
 8004804:	d119      	bne.n	800483a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004806:	2301      	movs	r3, #1
 8004808:	e07f      	b.n	800490a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	2b02      	cmp	r3, #2
 8004810:	d003      	beq.n	800481a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004816:	2b03      	cmp	r3, #3
 8004818:	d107      	bne.n	800482a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800481a:	4b3f      	ldr	r3, [pc, #252]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004822:	2b00      	cmp	r3, #0
 8004824:	d109      	bne.n	800483a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004826:	2301      	movs	r3, #1
 8004828:	e06f      	b.n	800490a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800482a:	4b3b      	ldr	r3, [pc, #236]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f003 0302 	and.w	r3, r3, #2
 8004832:	2b00      	cmp	r3, #0
 8004834:	d101      	bne.n	800483a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004836:	2301      	movs	r3, #1
 8004838:	e067      	b.n	800490a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800483a:	4b37      	ldr	r3, [pc, #220]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 800483c:	689b      	ldr	r3, [r3, #8]
 800483e:	f023 0203 	bic.w	r2, r3, #3
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	4934      	ldr	r1, [pc, #208]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 8004848:	4313      	orrs	r3, r2
 800484a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800484c:	f7fe fa50 	bl	8002cf0 <HAL_GetTick>
 8004850:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004852:	e00a      	b.n	800486a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004854:	f7fe fa4c 	bl	8002cf0 <HAL_GetTick>
 8004858:	4602      	mov	r2, r0
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	1ad3      	subs	r3, r2, r3
 800485e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004862:	4293      	cmp	r3, r2
 8004864:	d901      	bls.n	800486a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004866:	2303      	movs	r3, #3
 8004868:	e04f      	b.n	800490a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800486a:	4b2b      	ldr	r3, [pc, #172]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 800486c:	689b      	ldr	r3, [r3, #8]
 800486e:	f003 020c 	and.w	r2, r3, #12
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	009b      	lsls	r3, r3, #2
 8004878:	429a      	cmp	r2, r3
 800487a:	d1eb      	bne.n	8004854 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800487c:	4b25      	ldr	r3, [pc, #148]	@ (8004914 <HAL_RCC_ClockConfig+0x1b8>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f003 030f 	and.w	r3, r3, #15
 8004884:	683a      	ldr	r2, [r7, #0]
 8004886:	429a      	cmp	r2, r3
 8004888:	d20c      	bcs.n	80048a4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800488a:	4b22      	ldr	r3, [pc, #136]	@ (8004914 <HAL_RCC_ClockConfig+0x1b8>)
 800488c:	683a      	ldr	r2, [r7, #0]
 800488e:	b2d2      	uxtb	r2, r2
 8004890:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004892:	4b20      	ldr	r3, [pc, #128]	@ (8004914 <HAL_RCC_ClockConfig+0x1b8>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f003 030f 	and.w	r3, r3, #15
 800489a:	683a      	ldr	r2, [r7, #0]
 800489c:	429a      	cmp	r2, r3
 800489e:	d001      	beq.n	80048a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80048a0:	2301      	movs	r3, #1
 80048a2:	e032      	b.n	800490a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f003 0304 	and.w	r3, r3, #4
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d008      	beq.n	80048c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048b0:	4b19      	ldr	r3, [pc, #100]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	68db      	ldr	r3, [r3, #12]
 80048bc:	4916      	ldr	r1, [pc, #88]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 80048be:	4313      	orrs	r3, r2
 80048c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f003 0308 	and.w	r3, r3, #8
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d009      	beq.n	80048e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80048ce:	4b12      	ldr	r3, [pc, #72]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	691b      	ldr	r3, [r3, #16]
 80048da:	00db      	lsls	r3, r3, #3
 80048dc:	490e      	ldr	r1, [pc, #56]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 80048de:	4313      	orrs	r3, r2
 80048e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80048e2:	f000 f855 	bl	8004990 <HAL_RCC_GetSysClockFreq>
 80048e6:	4602      	mov	r2, r0
 80048e8:	4b0b      	ldr	r3, [pc, #44]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 80048ea:	689b      	ldr	r3, [r3, #8]
 80048ec:	091b      	lsrs	r3, r3, #4
 80048ee:	f003 030f 	and.w	r3, r3, #15
 80048f2:	490a      	ldr	r1, [pc, #40]	@ (800491c <HAL_RCC_ClockConfig+0x1c0>)
 80048f4:	5ccb      	ldrb	r3, [r1, r3]
 80048f6:	fa22 f303 	lsr.w	r3, r2, r3
 80048fa:	4a09      	ldr	r2, [pc, #36]	@ (8004920 <HAL_RCC_ClockConfig+0x1c4>)
 80048fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80048fe:	4b09      	ldr	r3, [pc, #36]	@ (8004924 <HAL_RCC_ClockConfig+0x1c8>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4618      	mov	r0, r3
 8004904:	f7fe f9b0 	bl	8002c68 <HAL_InitTick>

  return HAL_OK;
 8004908:	2300      	movs	r3, #0
}
 800490a:	4618      	mov	r0, r3
 800490c:	3710      	adds	r7, #16
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}
 8004912:	bf00      	nop
 8004914:	40023c00 	.word	0x40023c00
 8004918:	40023800 	.word	0x40023800
 800491c:	0800b054 	.word	0x0800b054
 8004920:	20000000 	.word	0x20000000
 8004924:	20000004 	.word	0x20000004

08004928 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004928:	b480      	push	{r7}
 800492a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800492c:	4b03      	ldr	r3, [pc, #12]	@ (800493c <HAL_RCC_GetHCLKFreq+0x14>)
 800492e:	681b      	ldr	r3, [r3, #0]
}
 8004930:	4618      	mov	r0, r3
 8004932:	46bd      	mov	sp, r7
 8004934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004938:	4770      	bx	lr
 800493a:	bf00      	nop
 800493c:	20000000 	.word	0x20000000

08004940 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004944:	f7ff fff0 	bl	8004928 <HAL_RCC_GetHCLKFreq>
 8004948:	4602      	mov	r2, r0
 800494a:	4b05      	ldr	r3, [pc, #20]	@ (8004960 <HAL_RCC_GetPCLK1Freq+0x20>)
 800494c:	689b      	ldr	r3, [r3, #8]
 800494e:	0a9b      	lsrs	r3, r3, #10
 8004950:	f003 0307 	and.w	r3, r3, #7
 8004954:	4903      	ldr	r1, [pc, #12]	@ (8004964 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004956:	5ccb      	ldrb	r3, [r1, r3]
 8004958:	fa22 f303 	lsr.w	r3, r2, r3
}
 800495c:	4618      	mov	r0, r3
 800495e:	bd80      	pop	{r7, pc}
 8004960:	40023800 	.word	0x40023800
 8004964:	0800b064 	.word	0x0800b064

08004968 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800496c:	f7ff ffdc 	bl	8004928 <HAL_RCC_GetHCLKFreq>
 8004970:	4602      	mov	r2, r0
 8004972:	4b05      	ldr	r3, [pc, #20]	@ (8004988 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004974:	689b      	ldr	r3, [r3, #8]
 8004976:	0b5b      	lsrs	r3, r3, #13
 8004978:	f003 0307 	and.w	r3, r3, #7
 800497c:	4903      	ldr	r1, [pc, #12]	@ (800498c <HAL_RCC_GetPCLK2Freq+0x24>)
 800497e:	5ccb      	ldrb	r3, [r1, r3]
 8004980:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004984:	4618      	mov	r0, r3
 8004986:	bd80      	pop	{r7, pc}
 8004988:	40023800 	.word	0x40023800
 800498c:	0800b064 	.word	0x0800b064

08004990 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004990:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004994:	b0ae      	sub	sp, #184	@ 0xb8
 8004996:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004998:	2300      	movs	r3, #0
 800499a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800499e:	2300      	movs	r3, #0
 80049a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80049a4:	2300      	movs	r3, #0
 80049a6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80049aa:	2300      	movs	r3, #0
 80049ac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80049b0:	2300      	movs	r3, #0
 80049b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80049b6:	4bcb      	ldr	r3, [pc, #812]	@ (8004ce4 <HAL_RCC_GetSysClockFreq+0x354>)
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	f003 030c 	and.w	r3, r3, #12
 80049be:	2b0c      	cmp	r3, #12
 80049c0:	f200 8206 	bhi.w	8004dd0 <HAL_RCC_GetSysClockFreq+0x440>
 80049c4:	a201      	add	r2, pc, #4	@ (adr r2, 80049cc <HAL_RCC_GetSysClockFreq+0x3c>)
 80049c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049ca:	bf00      	nop
 80049cc:	08004a01 	.word	0x08004a01
 80049d0:	08004dd1 	.word	0x08004dd1
 80049d4:	08004dd1 	.word	0x08004dd1
 80049d8:	08004dd1 	.word	0x08004dd1
 80049dc:	08004a09 	.word	0x08004a09
 80049e0:	08004dd1 	.word	0x08004dd1
 80049e4:	08004dd1 	.word	0x08004dd1
 80049e8:	08004dd1 	.word	0x08004dd1
 80049ec:	08004a11 	.word	0x08004a11
 80049f0:	08004dd1 	.word	0x08004dd1
 80049f4:	08004dd1 	.word	0x08004dd1
 80049f8:	08004dd1 	.word	0x08004dd1
 80049fc:	08004c01 	.word	0x08004c01
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004a00:	4bb9      	ldr	r3, [pc, #740]	@ (8004ce8 <HAL_RCC_GetSysClockFreq+0x358>)
 8004a02:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004a06:	e1e7      	b.n	8004dd8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004a08:	4bb8      	ldr	r3, [pc, #736]	@ (8004cec <HAL_RCC_GetSysClockFreq+0x35c>)
 8004a0a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004a0e:	e1e3      	b.n	8004dd8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a10:	4bb4      	ldr	r3, [pc, #720]	@ (8004ce4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a18:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004a1c:	4bb1      	ldr	r3, [pc, #708]	@ (8004ce4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d071      	beq.n	8004b0c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a28:	4bae      	ldr	r3, [pc, #696]	@ (8004ce4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	099b      	lsrs	r3, r3, #6
 8004a2e:	2200      	movs	r2, #0
 8004a30:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004a34:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8004a38:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004a3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a40:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004a44:	2300      	movs	r3, #0
 8004a46:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004a4a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004a4e:	4622      	mov	r2, r4
 8004a50:	462b      	mov	r3, r5
 8004a52:	f04f 0000 	mov.w	r0, #0
 8004a56:	f04f 0100 	mov.w	r1, #0
 8004a5a:	0159      	lsls	r1, r3, #5
 8004a5c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a60:	0150      	lsls	r0, r2, #5
 8004a62:	4602      	mov	r2, r0
 8004a64:	460b      	mov	r3, r1
 8004a66:	4621      	mov	r1, r4
 8004a68:	1a51      	subs	r1, r2, r1
 8004a6a:	6439      	str	r1, [r7, #64]	@ 0x40
 8004a6c:	4629      	mov	r1, r5
 8004a6e:	eb63 0301 	sbc.w	r3, r3, r1
 8004a72:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a74:	f04f 0200 	mov.w	r2, #0
 8004a78:	f04f 0300 	mov.w	r3, #0
 8004a7c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8004a80:	4649      	mov	r1, r9
 8004a82:	018b      	lsls	r3, r1, #6
 8004a84:	4641      	mov	r1, r8
 8004a86:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004a8a:	4641      	mov	r1, r8
 8004a8c:	018a      	lsls	r2, r1, #6
 8004a8e:	4641      	mov	r1, r8
 8004a90:	1a51      	subs	r1, r2, r1
 8004a92:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004a94:	4649      	mov	r1, r9
 8004a96:	eb63 0301 	sbc.w	r3, r3, r1
 8004a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a9c:	f04f 0200 	mov.w	r2, #0
 8004aa0:	f04f 0300 	mov.w	r3, #0
 8004aa4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8004aa8:	4649      	mov	r1, r9
 8004aaa:	00cb      	lsls	r3, r1, #3
 8004aac:	4641      	mov	r1, r8
 8004aae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ab2:	4641      	mov	r1, r8
 8004ab4:	00ca      	lsls	r2, r1, #3
 8004ab6:	4610      	mov	r0, r2
 8004ab8:	4619      	mov	r1, r3
 8004aba:	4603      	mov	r3, r0
 8004abc:	4622      	mov	r2, r4
 8004abe:	189b      	adds	r3, r3, r2
 8004ac0:	633b      	str	r3, [r7, #48]	@ 0x30
 8004ac2:	462b      	mov	r3, r5
 8004ac4:	460a      	mov	r2, r1
 8004ac6:	eb42 0303 	adc.w	r3, r2, r3
 8004aca:	637b      	str	r3, [r7, #52]	@ 0x34
 8004acc:	f04f 0200 	mov.w	r2, #0
 8004ad0:	f04f 0300 	mov.w	r3, #0
 8004ad4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004ad8:	4629      	mov	r1, r5
 8004ada:	024b      	lsls	r3, r1, #9
 8004adc:	4621      	mov	r1, r4
 8004ade:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004ae2:	4621      	mov	r1, r4
 8004ae4:	024a      	lsls	r2, r1, #9
 8004ae6:	4610      	mov	r0, r2
 8004ae8:	4619      	mov	r1, r3
 8004aea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004aee:	2200      	movs	r2, #0
 8004af0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004af4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004af8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004afc:	f7fc f974 	bl	8000de8 <__aeabi_uldivmod>
 8004b00:	4602      	mov	r2, r0
 8004b02:	460b      	mov	r3, r1
 8004b04:	4613      	mov	r3, r2
 8004b06:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004b0a:	e067      	b.n	8004bdc <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b0c:	4b75      	ldr	r3, [pc, #468]	@ (8004ce4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	099b      	lsrs	r3, r3, #6
 8004b12:	2200      	movs	r2, #0
 8004b14:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004b18:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8004b1c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004b20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b24:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004b26:	2300      	movs	r3, #0
 8004b28:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004b2a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8004b2e:	4622      	mov	r2, r4
 8004b30:	462b      	mov	r3, r5
 8004b32:	f04f 0000 	mov.w	r0, #0
 8004b36:	f04f 0100 	mov.w	r1, #0
 8004b3a:	0159      	lsls	r1, r3, #5
 8004b3c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b40:	0150      	lsls	r0, r2, #5
 8004b42:	4602      	mov	r2, r0
 8004b44:	460b      	mov	r3, r1
 8004b46:	4621      	mov	r1, r4
 8004b48:	1a51      	subs	r1, r2, r1
 8004b4a:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004b4c:	4629      	mov	r1, r5
 8004b4e:	eb63 0301 	sbc.w	r3, r3, r1
 8004b52:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b54:	f04f 0200 	mov.w	r2, #0
 8004b58:	f04f 0300 	mov.w	r3, #0
 8004b5c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8004b60:	4649      	mov	r1, r9
 8004b62:	018b      	lsls	r3, r1, #6
 8004b64:	4641      	mov	r1, r8
 8004b66:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004b6a:	4641      	mov	r1, r8
 8004b6c:	018a      	lsls	r2, r1, #6
 8004b6e:	4641      	mov	r1, r8
 8004b70:	ebb2 0a01 	subs.w	sl, r2, r1
 8004b74:	4649      	mov	r1, r9
 8004b76:	eb63 0b01 	sbc.w	fp, r3, r1
 8004b7a:	f04f 0200 	mov.w	r2, #0
 8004b7e:	f04f 0300 	mov.w	r3, #0
 8004b82:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004b86:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004b8a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004b8e:	4692      	mov	sl, r2
 8004b90:	469b      	mov	fp, r3
 8004b92:	4623      	mov	r3, r4
 8004b94:	eb1a 0303 	adds.w	r3, sl, r3
 8004b98:	623b      	str	r3, [r7, #32]
 8004b9a:	462b      	mov	r3, r5
 8004b9c:	eb4b 0303 	adc.w	r3, fp, r3
 8004ba0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ba2:	f04f 0200 	mov.w	r2, #0
 8004ba6:	f04f 0300 	mov.w	r3, #0
 8004baa:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004bae:	4629      	mov	r1, r5
 8004bb0:	028b      	lsls	r3, r1, #10
 8004bb2:	4621      	mov	r1, r4
 8004bb4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004bb8:	4621      	mov	r1, r4
 8004bba:	028a      	lsls	r2, r1, #10
 8004bbc:	4610      	mov	r0, r2
 8004bbe:	4619      	mov	r1, r3
 8004bc0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	673b      	str	r3, [r7, #112]	@ 0x70
 8004bc8:	677a      	str	r2, [r7, #116]	@ 0x74
 8004bca:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8004bce:	f7fc f90b 	bl	8000de8 <__aeabi_uldivmod>
 8004bd2:	4602      	mov	r2, r0
 8004bd4:	460b      	mov	r3, r1
 8004bd6:	4613      	mov	r3, r2
 8004bd8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004bdc:	4b41      	ldr	r3, [pc, #260]	@ (8004ce4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	0c1b      	lsrs	r3, r3, #16
 8004be2:	f003 0303 	and.w	r3, r3, #3
 8004be6:	3301      	adds	r3, #1
 8004be8:	005b      	lsls	r3, r3, #1
 8004bea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8004bee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004bf2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004bf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bfa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004bfe:	e0eb      	b.n	8004dd8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c00:	4b38      	ldr	r3, [pc, #224]	@ (8004ce4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c08:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004c0c:	4b35      	ldr	r3, [pc, #212]	@ (8004ce4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d06b      	beq.n	8004cf0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c18:	4b32      	ldr	r3, [pc, #200]	@ (8004ce4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	099b      	lsrs	r3, r3, #6
 8004c1e:	2200      	movs	r2, #0
 8004c20:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004c22:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004c24:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004c26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c2a:	663b      	str	r3, [r7, #96]	@ 0x60
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	667b      	str	r3, [r7, #100]	@ 0x64
 8004c30:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004c34:	4622      	mov	r2, r4
 8004c36:	462b      	mov	r3, r5
 8004c38:	f04f 0000 	mov.w	r0, #0
 8004c3c:	f04f 0100 	mov.w	r1, #0
 8004c40:	0159      	lsls	r1, r3, #5
 8004c42:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c46:	0150      	lsls	r0, r2, #5
 8004c48:	4602      	mov	r2, r0
 8004c4a:	460b      	mov	r3, r1
 8004c4c:	4621      	mov	r1, r4
 8004c4e:	1a51      	subs	r1, r2, r1
 8004c50:	61b9      	str	r1, [r7, #24]
 8004c52:	4629      	mov	r1, r5
 8004c54:	eb63 0301 	sbc.w	r3, r3, r1
 8004c58:	61fb      	str	r3, [r7, #28]
 8004c5a:	f04f 0200 	mov.w	r2, #0
 8004c5e:	f04f 0300 	mov.w	r3, #0
 8004c62:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004c66:	4659      	mov	r1, fp
 8004c68:	018b      	lsls	r3, r1, #6
 8004c6a:	4651      	mov	r1, sl
 8004c6c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004c70:	4651      	mov	r1, sl
 8004c72:	018a      	lsls	r2, r1, #6
 8004c74:	4651      	mov	r1, sl
 8004c76:	ebb2 0801 	subs.w	r8, r2, r1
 8004c7a:	4659      	mov	r1, fp
 8004c7c:	eb63 0901 	sbc.w	r9, r3, r1
 8004c80:	f04f 0200 	mov.w	r2, #0
 8004c84:	f04f 0300 	mov.w	r3, #0
 8004c88:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c8c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c90:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c94:	4690      	mov	r8, r2
 8004c96:	4699      	mov	r9, r3
 8004c98:	4623      	mov	r3, r4
 8004c9a:	eb18 0303 	adds.w	r3, r8, r3
 8004c9e:	613b      	str	r3, [r7, #16]
 8004ca0:	462b      	mov	r3, r5
 8004ca2:	eb49 0303 	adc.w	r3, r9, r3
 8004ca6:	617b      	str	r3, [r7, #20]
 8004ca8:	f04f 0200 	mov.w	r2, #0
 8004cac:	f04f 0300 	mov.w	r3, #0
 8004cb0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004cb4:	4629      	mov	r1, r5
 8004cb6:	024b      	lsls	r3, r1, #9
 8004cb8:	4621      	mov	r1, r4
 8004cba:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004cbe:	4621      	mov	r1, r4
 8004cc0:	024a      	lsls	r2, r1, #9
 8004cc2:	4610      	mov	r0, r2
 8004cc4:	4619      	mov	r1, r3
 8004cc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004cca:	2200      	movs	r2, #0
 8004ccc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004cce:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004cd0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004cd4:	f7fc f888 	bl	8000de8 <__aeabi_uldivmod>
 8004cd8:	4602      	mov	r2, r0
 8004cda:	460b      	mov	r3, r1
 8004cdc:	4613      	mov	r3, r2
 8004cde:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004ce2:	e065      	b.n	8004db0 <HAL_RCC_GetSysClockFreq+0x420>
 8004ce4:	40023800 	.word	0x40023800
 8004ce8:	00f42400 	.word	0x00f42400
 8004cec:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cf0:	4b3d      	ldr	r3, [pc, #244]	@ (8004de8 <HAL_RCC_GetSysClockFreq+0x458>)
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	099b      	lsrs	r3, r3, #6
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	4611      	mov	r1, r2
 8004cfc:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004d00:	653b      	str	r3, [r7, #80]	@ 0x50
 8004d02:	2300      	movs	r3, #0
 8004d04:	657b      	str	r3, [r7, #84]	@ 0x54
 8004d06:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8004d0a:	4642      	mov	r2, r8
 8004d0c:	464b      	mov	r3, r9
 8004d0e:	f04f 0000 	mov.w	r0, #0
 8004d12:	f04f 0100 	mov.w	r1, #0
 8004d16:	0159      	lsls	r1, r3, #5
 8004d18:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d1c:	0150      	lsls	r0, r2, #5
 8004d1e:	4602      	mov	r2, r0
 8004d20:	460b      	mov	r3, r1
 8004d22:	4641      	mov	r1, r8
 8004d24:	1a51      	subs	r1, r2, r1
 8004d26:	60b9      	str	r1, [r7, #8]
 8004d28:	4649      	mov	r1, r9
 8004d2a:	eb63 0301 	sbc.w	r3, r3, r1
 8004d2e:	60fb      	str	r3, [r7, #12]
 8004d30:	f04f 0200 	mov.w	r2, #0
 8004d34:	f04f 0300 	mov.w	r3, #0
 8004d38:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004d3c:	4659      	mov	r1, fp
 8004d3e:	018b      	lsls	r3, r1, #6
 8004d40:	4651      	mov	r1, sl
 8004d42:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004d46:	4651      	mov	r1, sl
 8004d48:	018a      	lsls	r2, r1, #6
 8004d4a:	4651      	mov	r1, sl
 8004d4c:	1a54      	subs	r4, r2, r1
 8004d4e:	4659      	mov	r1, fp
 8004d50:	eb63 0501 	sbc.w	r5, r3, r1
 8004d54:	f04f 0200 	mov.w	r2, #0
 8004d58:	f04f 0300 	mov.w	r3, #0
 8004d5c:	00eb      	lsls	r3, r5, #3
 8004d5e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004d62:	00e2      	lsls	r2, r4, #3
 8004d64:	4614      	mov	r4, r2
 8004d66:	461d      	mov	r5, r3
 8004d68:	4643      	mov	r3, r8
 8004d6a:	18e3      	adds	r3, r4, r3
 8004d6c:	603b      	str	r3, [r7, #0]
 8004d6e:	464b      	mov	r3, r9
 8004d70:	eb45 0303 	adc.w	r3, r5, r3
 8004d74:	607b      	str	r3, [r7, #4]
 8004d76:	f04f 0200 	mov.w	r2, #0
 8004d7a:	f04f 0300 	mov.w	r3, #0
 8004d7e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004d82:	4629      	mov	r1, r5
 8004d84:	028b      	lsls	r3, r1, #10
 8004d86:	4621      	mov	r1, r4
 8004d88:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004d8c:	4621      	mov	r1, r4
 8004d8e:	028a      	lsls	r2, r1, #10
 8004d90:	4610      	mov	r0, r2
 8004d92:	4619      	mov	r1, r3
 8004d94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d98:	2200      	movs	r2, #0
 8004d9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004d9c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004d9e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004da2:	f7fc f821 	bl	8000de8 <__aeabi_uldivmod>
 8004da6:	4602      	mov	r2, r0
 8004da8:	460b      	mov	r3, r1
 8004daa:	4613      	mov	r3, r2
 8004dac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004db0:	4b0d      	ldr	r3, [pc, #52]	@ (8004de8 <HAL_RCC_GetSysClockFreq+0x458>)
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	0f1b      	lsrs	r3, r3, #28
 8004db6:	f003 0307 	and.w	r3, r3, #7
 8004dba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8004dbe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004dc2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004dc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004dce:	e003      	b.n	8004dd8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004dd0:	4b06      	ldr	r3, [pc, #24]	@ (8004dec <HAL_RCC_GetSysClockFreq+0x45c>)
 8004dd2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004dd6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004dd8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	37b8      	adds	r7, #184	@ 0xb8
 8004de0:	46bd      	mov	sp, r7
 8004de2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004de6:	bf00      	nop
 8004de8:	40023800 	.word	0x40023800
 8004dec:	00f42400 	.word	0x00f42400

08004df0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b086      	sub	sp, #24
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d101      	bne.n	8004e02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	e28d      	b.n	800531e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f003 0301 	and.w	r3, r3, #1
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	f000 8083 	beq.w	8004f16 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004e10:	4b94      	ldr	r3, [pc, #592]	@ (8005064 <HAL_RCC_OscConfig+0x274>)
 8004e12:	689b      	ldr	r3, [r3, #8]
 8004e14:	f003 030c 	and.w	r3, r3, #12
 8004e18:	2b04      	cmp	r3, #4
 8004e1a:	d019      	beq.n	8004e50 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004e1c:	4b91      	ldr	r3, [pc, #580]	@ (8005064 <HAL_RCC_OscConfig+0x274>)
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	f003 030c 	and.w	r3, r3, #12
        || \
 8004e24:	2b08      	cmp	r3, #8
 8004e26:	d106      	bne.n	8004e36 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004e28:	4b8e      	ldr	r3, [pc, #568]	@ (8005064 <HAL_RCC_OscConfig+0x274>)
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e30:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e34:	d00c      	beq.n	8004e50 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e36:	4b8b      	ldr	r3, [pc, #556]	@ (8005064 <HAL_RCC_OscConfig+0x274>)
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004e3e:	2b0c      	cmp	r3, #12
 8004e40:	d112      	bne.n	8004e68 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e42:	4b88      	ldr	r3, [pc, #544]	@ (8005064 <HAL_RCC_OscConfig+0x274>)
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e4a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e4e:	d10b      	bne.n	8004e68 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e50:	4b84      	ldr	r3, [pc, #528]	@ (8005064 <HAL_RCC_OscConfig+0x274>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d05b      	beq.n	8004f14 <HAL_RCC_OscConfig+0x124>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d157      	bne.n	8004f14 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004e64:	2301      	movs	r3, #1
 8004e66:	e25a      	b.n	800531e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e70:	d106      	bne.n	8004e80 <HAL_RCC_OscConfig+0x90>
 8004e72:	4b7c      	ldr	r3, [pc, #496]	@ (8005064 <HAL_RCC_OscConfig+0x274>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a7b      	ldr	r2, [pc, #492]	@ (8005064 <HAL_RCC_OscConfig+0x274>)
 8004e78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e7c:	6013      	str	r3, [r2, #0]
 8004e7e:	e01d      	b.n	8004ebc <HAL_RCC_OscConfig+0xcc>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004e88:	d10c      	bne.n	8004ea4 <HAL_RCC_OscConfig+0xb4>
 8004e8a:	4b76      	ldr	r3, [pc, #472]	@ (8005064 <HAL_RCC_OscConfig+0x274>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a75      	ldr	r2, [pc, #468]	@ (8005064 <HAL_RCC_OscConfig+0x274>)
 8004e90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e94:	6013      	str	r3, [r2, #0]
 8004e96:	4b73      	ldr	r3, [pc, #460]	@ (8005064 <HAL_RCC_OscConfig+0x274>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4a72      	ldr	r2, [pc, #456]	@ (8005064 <HAL_RCC_OscConfig+0x274>)
 8004e9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ea0:	6013      	str	r3, [r2, #0]
 8004ea2:	e00b      	b.n	8004ebc <HAL_RCC_OscConfig+0xcc>
 8004ea4:	4b6f      	ldr	r3, [pc, #444]	@ (8005064 <HAL_RCC_OscConfig+0x274>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a6e      	ldr	r2, [pc, #440]	@ (8005064 <HAL_RCC_OscConfig+0x274>)
 8004eaa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004eae:	6013      	str	r3, [r2, #0]
 8004eb0:	4b6c      	ldr	r3, [pc, #432]	@ (8005064 <HAL_RCC_OscConfig+0x274>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a6b      	ldr	r2, [pc, #428]	@ (8005064 <HAL_RCC_OscConfig+0x274>)
 8004eb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004eba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d013      	beq.n	8004eec <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ec4:	f7fd ff14 	bl	8002cf0 <HAL_GetTick>
 8004ec8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004eca:	e008      	b.n	8004ede <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ecc:	f7fd ff10 	bl	8002cf0 <HAL_GetTick>
 8004ed0:	4602      	mov	r2, r0
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	1ad3      	subs	r3, r2, r3
 8004ed6:	2b64      	cmp	r3, #100	@ 0x64
 8004ed8:	d901      	bls.n	8004ede <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004eda:	2303      	movs	r3, #3
 8004edc:	e21f      	b.n	800531e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ede:	4b61      	ldr	r3, [pc, #388]	@ (8005064 <HAL_RCC_OscConfig+0x274>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d0f0      	beq.n	8004ecc <HAL_RCC_OscConfig+0xdc>
 8004eea:	e014      	b.n	8004f16 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eec:	f7fd ff00 	bl	8002cf0 <HAL_GetTick>
 8004ef0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ef2:	e008      	b.n	8004f06 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ef4:	f7fd fefc 	bl	8002cf0 <HAL_GetTick>
 8004ef8:	4602      	mov	r2, r0
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	1ad3      	subs	r3, r2, r3
 8004efe:	2b64      	cmp	r3, #100	@ 0x64
 8004f00:	d901      	bls.n	8004f06 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004f02:	2303      	movs	r3, #3
 8004f04:	e20b      	b.n	800531e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f06:	4b57      	ldr	r3, [pc, #348]	@ (8005064 <HAL_RCC_OscConfig+0x274>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d1f0      	bne.n	8004ef4 <HAL_RCC_OscConfig+0x104>
 8004f12:	e000      	b.n	8004f16 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f003 0302 	and.w	r3, r3, #2
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d06f      	beq.n	8005002 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004f22:	4b50      	ldr	r3, [pc, #320]	@ (8005064 <HAL_RCC_OscConfig+0x274>)
 8004f24:	689b      	ldr	r3, [r3, #8]
 8004f26:	f003 030c 	and.w	r3, r3, #12
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d017      	beq.n	8004f5e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004f2e:	4b4d      	ldr	r3, [pc, #308]	@ (8005064 <HAL_RCC_OscConfig+0x274>)
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	f003 030c 	and.w	r3, r3, #12
        || \
 8004f36:	2b08      	cmp	r3, #8
 8004f38:	d105      	bne.n	8004f46 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004f3a:	4b4a      	ldr	r3, [pc, #296]	@ (8005064 <HAL_RCC_OscConfig+0x274>)
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d00b      	beq.n	8004f5e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f46:	4b47      	ldr	r3, [pc, #284]	@ (8005064 <HAL_RCC_OscConfig+0x274>)
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004f4e:	2b0c      	cmp	r3, #12
 8004f50:	d11c      	bne.n	8004f8c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f52:	4b44      	ldr	r3, [pc, #272]	@ (8005064 <HAL_RCC_OscConfig+0x274>)
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d116      	bne.n	8004f8c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f5e:	4b41      	ldr	r3, [pc, #260]	@ (8005064 <HAL_RCC_OscConfig+0x274>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f003 0302 	and.w	r3, r3, #2
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d005      	beq.n	8004f76 <HAL_RCC_OscConfig+0x186>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	68db      	ldr	r3, [r3, #12]
 8004f6e:	2b01      	cmp	r3, #1
 8004f70:	d001      	beq.n	8004f76 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	e1d3      	b.n	800531e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f76:	4b3b      	ldr	r3, [pc, #236]	@ (8005064 <HAL_RCC_OscConfig+0x274>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	691b      	ldr	r3, [r3, #16]
 8004f82:	00db      	lsls	r3, r3, #3
 8004f84:	4937      	ldr	r1, [pc, #220]	@ (8005064 <HAL_RCC_OscConfig+0x274>)
 8004f86:	4313      	orrs	r3, r2
 8004f88:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f8a:	e03a      	b.n	8005002 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d020      	beq.n	8004fd6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f94:	4b34      	ldr	r3, [pc, #208]	@ (8005068 <HAL_RCC_OscConfig+0x278>)
 8004f96:	2201      	movs	r2, #1
 8004f98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f9a:	f7fd fea9 	bl	8002cf0 <HAL_GetTick>
 8004f9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fa0:	e008      	b.n	8004fb4 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004fa2:	f7fd fea5 	bl	8002cf0 <HAL_GetTick>
 8004fa6:	4602      	mov	r2, r0
 8004fa8:	693b      	ldr	r3, [r7, #16]
 8004faa:	1ad3      	subs	r3, r2, r3
 8004fac:	2b02      	cmp	r3, #2
 8004fae:	d901      	bls.n	8004fb4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004fb0:	2303      	movs	r3, #3
 8004fb2:	e1b4      	b.n	800531e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fb4:	4b2b      	ldr	r3, [pc, #172]	@ (8005064 <HAL_RCC_OscConfig+0x274>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 0302 	and.w	r3, r3, #2
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d0f0      	beq.n	8004fa2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fc0:	4b28      	ldr	r3, [pc, #160]	@ (8005064 <HAL_RCC_OscConfig+0x274>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	691b      	ldr	r3, [r3, #16]
 8004fcc:	00db      	lsls	r3, r3, #3
 8004fce:	4925      	ldr	r1, [pc, #148]	@ (8005064 <HAL_RCC_OscConfig+0x274>)
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	600b      	str	r3, [r1, #0]
 8004fd4:	e015      	b.n	8005002 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004fd6:	4b24      	ldr	r3, [pc, #144]	@ (8005068 <HAL_RCC_OscConfig+0x278>)
 8004fd8:	2200      	movs	r2, #0
 8004fda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fdc:	f7fd fe88 	bl	8002cf0 <HAL_GetTick>
 8004fe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004fe2:	e008      	b.n	8004ff6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004fe4:	f7fd fe84 	bl	8002cf0 <HAL_GetTick>
 8004fe8:	4602      	mov	r2, r0
 8004fea:	693b      	ldr	r3, [r7, #16]
 8004fec:	1ad3      	subs	r3, r2, r3
 8004fee:	2b02      	cmp	r3, #2
 8004ff0:	d901      	bls.n	8004ff6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004ff2:	2303      	movs	r3, #3
 8004ff4:	e193      	b.n	800531e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ff6:	4b1b      	ldr	r3, [pc, #108]	@ (8005064 <HAL_RCC_OscConfig+0x274>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f003 0302 	and.w	r3, r3, #2
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d1f0      	bne.n	8004fe4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 0308 	and.w	r3, r3, #8
 800500a:	2b00      	cmp	r3, #0
 800500c:	d036      	beq.n	800507c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	695b      	ldr	r3, [r3, #20]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d016      	beq.n	8005044 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005016:	4b15      	ldr	r3, [pc, #84]	@ (800506c <HAL_RCC_OscConfig+0x27c>)
 8005018:	2201      	movs	r2, #1
 800501a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800501c:	f7fd fe68 	bl	8002cf0 <HAL_GetTick>
 8005020:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005022:	e008      	b.n	8005036 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005024:	f7fd fe64 	bl	8002cf0 <HAL_GetTick>
 8005028:	4602      	mov	r2, r0
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	1ad3      	subs	r3, r2, r3
 800502e:	2b02      	cmp	r3, #2
 8005030:	d901      	bls.n	8005036 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8005032:	2303      	movs	r3, #3
 8005034:	e173      	b.n	800531e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005036:	4b0b      	ldr	r3, [pc, #44]	@ (8005064 <HAL_RCC_OscConfig+0x274>)
 8005038:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800503a:	f003 0302 	and.w	r3, r3, #2
 800503e:	2b00      	cmp	r3, #0
 8005040:	d0f0      	beq.n	8005024 <HAL_RCC_OscConfig+0x234>
 8005042:	e01b      	b.n	800507c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005044:	4b09      	ldr	r3, [pc, #36]	@ (800506c <HAL_RCC_OscConfig+0x27c>)
 8005046:	2200      	movs	r2, #0
 8005048:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800504a:	f7fd fe51 	bl	8002cf0 <HAL_GetTick>
 800504e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005050:	e00e      	b.n	8005070 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005052:	f7fd fe4d 	bl	8002cf0 <HAL_GetTick>
 8005056:	4602      	mov	r2, r0
 8005058:	693b      	ldr	r3, [r7, #16]
 800505a:	1ad3      	subs	r3, r2, r3
 800505c:	2b02      	cmp	r3, #2
 800505e:	d907      	bls.n	8005070 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8005060:	2303      	movs	r3, #3
 8005062:	e15c      	b.n	800531e <HAL_RCC_OscConfig+0x52e>
 8005064:	40023800 	.word	0x40023800
 8005068:	42470000 	.word	0x42470000
 800506c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005070:	4b8a      	ldr	r3, [pc, #552]	@ (800529c <HAL_RCC_OscConfig+0x4ac>)
 8005072:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005074:	f003 0302 	and.w	r3, r3, #2
 8005078:	2b00      	cmp	r3, #0
 800507a:	d1ea      	bne.n	8005052 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f003 0304 	and.w	r3, r3, #4
 8005084:	2b00      	cmp	r3, #0
 8005086:	f000 8097 	beq.w	80051b8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800508a:	2300      	movs	r3, #0
 800508c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800508e:	4b83      	ldr	r3, [pc, #524]	@ (800529c <HAL_RCC_OscConfig+0x4ac>)
 8005090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005092:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005096:	2b00      	cmp	r3, #0
 8005098:	d10f      	bne.n	80050ba <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800509a:	2300      	movs	r3, #0
 800509c:	60bb      	str	r3, [r7, #8]
 800509e:	4b7f      	ldr	r3, [pc, #508]	@ (800529c <HAL_RCC_OscConfig+0x4ac>)
 80050a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050a2:	4a7e      	ldr	r2, [pc, #504]	@ (800529c <HAL_RCC_OscConfig+0x4ac>)
 80050a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80050a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80050aa:	4b7c      	ldr	r3, [pc, #496]	@ (800529c <HAL_RCC_OscConfig+0x4ac>)
 80050ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050b2:	60bb      	str	r3, [r7, #8]
 80050b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80050b6:	2301      	movs	r3, #1
 80050b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050ba:	4b79      	ldr	r3, [pc, #484]	@ (80052a0 <HAL_RCC_OscConfig+0x4b0>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d118      	bne.n	80050f8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80050c6:	4b76      	ldr	r3, [pc, #472]	@ (80052a0 <HAL_RCC_OscConfig+0x4b0>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a75      	ldr	r2, [pc, #468]	@ (80052a0 <HAL_RCC_OscConfig+0x4b0>)
 80050cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80050d2:	f7fd fe0d 	bl	8002cf0 <HAL_GetTick>
 80050d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050d8:	e008      	b.n	80050ec <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050da:	f7fd fe09 	bl	8002cf0 <HAL_GetTick>
 80050de:	4602      	mov	r2, r0
 80050e0:	693b      	ldr	r3, [r7, #16]
 80050e2:	1ad3      	subs	r3, r2, r3
 80050e4:	2b02      	cmp	r3, #2
 80050e6:	d901      	bls.n	80050ec <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80050e8:	2303      	movs	r3, #3
 80050ea:	e118      	b.n	800531e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050ec:	4b6c      	ldr	r3, [pc, #432]	@ (80052a0 <HAL_RCC_OscConfig+0x4b0>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d0f0      	beq.n	80050da <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d106      	bne.n	800510e <HAL_RCC_OscConfig+0x31e>
 8005100:	4b66      	ldr	r3, [pc, #408]	@ (800529c <HAL_RCC_OscConfig+0x4ac>)
 8005102:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005104:	4a65      	ldr	r2, [pc, #404]	@ (800529c <HAL_RCC_OscConfig+0x4ac>)
 8005106:	f043 0301 	orr.w	r3, r3, #1
 800510a:	6713      	str	r3, [r2, #112]	@ 0x70
 800510c:	e01c      	b.n	8005148 <HAL_RCC_OscConfig+0x358>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	689b      	ldr	r3, [r3, #8]
 8005112:	2b05      	cmp	r3, #5
 8005114:	d10c      	bne.n	8005130 <HAL_RCC_OscConfig+0x340>
 8005116:	4b61      	ldr	r3, [pc, #388]	@ (800529c <HAL_RCC_OscConfig+0x4ac>)
 8005118:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800511a:	4a60      	ldr	r2, [pc, #384]	@ (800529c <HAL_RCC_OscConfig+0x4ac>)
 800511c:	f043 0304 	orr.w	r3, r3, #4
 8005120:	6713      	str	r3, [r2, #112]	@ 0x70
 8005122:	4b5e      	ldr	r3, [pc, #376]	@ (800529c <HAL_RCC_OscConfig+0x4ac>)
 8005124:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005126:	4a5d      	ldr	r2, [pc, #372]	@ (800529c <HAL_RCC_OscConfig+0x4ac>)
 8005128:	f043 0301 	orr.w	r3, r3, #1
 800512c:	6713      	str	r3, [r2, #112]	@ 0x70
 800512e:	e00b      	b.n	8005148 <HAL_RCC_OscConfig+0x358>
 8005130:	4b5a      	ldr	r3, [pc, #360]	@ (800529c <HAL_RCC_OscConfig+0x4ac>)
 8005132:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005134:	4a59      	ldr	r2, [pc, #356]	@ (800529c <HAL_RCC_OscConfig+0x4ac>)
 8005136:	f023 0301 	bic.w	r3, r3, #1
 800513a:	6713      	str	r3, [r2, #112]	@ 0x70
 800513c:	4b57      	ldr	r3, [pc, #348]	@ (800529c <HAL_RCC_OscConfig+0x4ac>)
 800513e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005140:	4a56      	ldr	r2, [pc, #344]	@ (800529c <HAL_RCC_OscConfig+0x4ac>)
 8005142:	f023 0304 	bic.w	r3, r3, #4
 8005146:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	689b      	ldr	r3, [r3, #8]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d015      	beq.n	800517c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005150:	f7fd fdce 	bl	8002cf0 <HAL_GetTick>
 8005154:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005156:	e00a      	b.n	800516e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005158:	f7fd fdca 	bl	8002cf0 <HAL_GetTick>
 800515c:	4602      	mov	r2, r0
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	1ad3      	subs	r3, r2, r3
 8005162:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005166:	4293      	cmp	r3, r2
 8005168:	d901      	bls.n	800516e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800516a:	2303      	movs	r3, #3
 800516c:	e0d7      	b.n	800531e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800516e:	4b4b      	ldr	r3, [pc, #300]	@ (800529c <HAL_RCC_OscConfig+0x4ac>)
 8005170:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005172:	f003 0302 	and.w	r3, r3, #2
 8005176:	2b00      	cmp	r3, #0
 8005178:	d0ee      	beq.n	8005158 <HAL_RCC_OscConfig+0x368>
 800517a:	e014      	b.n	80051a6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800517c:	f7fd fdb8 	bl	8002cf0 <HAL_GetTick>
 8005180:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005182:	e00a      	b.n	800519a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005184:	f7fd fdb4 	bl	8002cf0 <HAL_GetTick>
 8005188:	4602      	mov	r2, r0
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005192:	4293      	cmp	r3, r2
 8005194:	d901      	bls.n	800519a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005196:	2303      	movs	r3, #3
 8005198:	e0c1      	b.n	800531e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800519a:	4b40      	ldr	r3, [pc, #256]	@ (800529c <HAL_RCC_OscConfig+0x4ac>)
 800519c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800519e:	f003 0302 	and.w	r3, r3, #2
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d1ee      	bne.n	8005184 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80051a6:	7dfb      	ldrb	r3, [r7, #23]
 80051a8:	2b01      	cmp	r3, #1
 80051aa:	d105      	bne.n	80051b8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051ac:	4b3b      	ldr	r3, [pc, #236]	@ (800529c <HAL_RCC_OscConfig+0x4ac>)
 80051ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051b0:	4a3a      	ldr	r2, [pc, #232]	@ (800529c <HAL_RCC_OscConfig+0x4ac>)
 80051b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80051b6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	699b      	ldr	r3, [r3, #24]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	f000 80ad 	beq.w	800531c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80051c2:	4b36      	ldr	r3, [pc, #216]	@ (800529c <HAL_RCC_OscConfig+0x4ac>)
 80051c4:	689b      	ldr	r3, [r3, #8]
 80051c6:	f003 030c 	and.w	r3, r3, #12
 80051ca:	2b08      	cmp	r3, #8
 80051cc:	d060      	beq.n	8005290 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	699b      	ldr	r3, [r3, #24]
 80051d2:	2b02      	cmp	r3, #2
 80051d4:	d145      	bne.n	8005262 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051d6:	4b33      	ldr	r3, [pc, #204]	@ (80052a4 <HAL_RCC_OscConfig+0x4b4>)
 80051d8:	2200      	movs	r2, #0
 80051da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051dc:	f7fd fd88 	bl	8002cf0 <HAL_GetTick>
 80051e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051e2:	e008      	b.n	80051f6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051e4:	f7fd fd84 	bl	8002cf0 <HAL_GetTick>
 80051e8:	4602      	mov	r2, r0
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	1ad3      	subs	r3, r2, r3
 80051ee:	2b02      	cmp	r3, #2
 80051f0:	d901      	bls.n	80051f6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80051f2:	2303      	movs	r3, #3
 80051f4:	e093      	b.n	800531e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051f6:	4b29      	ldr	r3, [pc, #164]	@ (800529c <HAL_RCC_OscConfig+0x4ac>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d1f0      	bne.n	80051e4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	69da      	ldr	r2, [r3, #28]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6a1b      	ldr	r3, [r3, #32]
 800520a:	431a      	orrs	r2, r3
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005210:	019b      	lsls	r3, r3, #6
 8005212:	431a      	orrs	r2, r3
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005218:	085b      	lsrs	r3, r3, #1
 800521a:	3b01      	subs	r3, #1
 800521c:	041b      	lsls	r3, r3, #16
 800521e:	431a      	orrs	r2, r3
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005224:	061b      	lsls	r3, r3, #24
 8005226:	431a      	orrs	r2, r3
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800522c:	071b      	lsls	r3, r3, #28
 800522e:	491b      	ldr	r1, [pc, #108]	@ (800529c <HAL_RCC_OscConfig+0x4ac>)
 8005230:	4313      	orrs	r3, r2
 8005232:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005234:	4b1b      	ldr	r3, [pc, #108]	@ (80052a4 <HAL_RCC_OscConfig+0x4b4>)
 8005236:	2201      	movs	r2, #1
 8005238:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800523a:	f7fd fd59 	bl	8002cf0 <HAL_GetTick>
 800523e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005240:	e008      	b.n	8005254 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005242:	f7fd fd55 	bl	8002cf0 <HAL_GetTick>
 8005246:	4602      	mov	r2, r0
 8005248:	693b      	ldr	r3, [r7, #16]
 800524a:	1ad3      	subs	r3, r2, r3
 800524c:	2b02      	cmp	r3, #2
 800524e:	d901      	bls.n	8005254 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005250:	2303      	movs	r3, #3
 8005252:	e064      	b.n	800531e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005254:	4b11      	ldr	r3, [pc, #68]	@ (800529c <HAL_RCC_OscConfig+0x4ac>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800525c:	2b00      	cmp	r3, #0
 800525e:	d0f0      	beq.n	8005242 <HAL_RCC_OscConfig+0x452>
 8005260:	e05c      	b.n	800531c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005262:	4b10      	ldr	r3, [pc, #64]	@ (80052a4 <HAL_RCC_OscConfig+0x4b4>)
 8005264:	2200      	movs	r2, #0
 8005266:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005268:	f7fd fd42 	bl	8002cf0 <HAL_GetTick>
 800526c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800526e:	e008      	b.n	8005282 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005270:	f7fd fd3e 	bl	8002cf0 <HAL_GetTick>
 8005274:	4602      	mov	r2, r0
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	1ad3      	subs	r3, r2, r3
 800527a:	2b02      	cmp	r3, #2
 800527c:	d901      	bls.n	8005282 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800527e:	2303      	movs	r3, #3
 8005280:	e04d      	b.n	800531e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005282:	4b06      	ldr	r3, [pc, #24]	@ (800529c <HAL_RCC_OscConfig+0x4ac>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800528a:	2b00      	cmp	r3, #0
 800528c:	d1f0      	bne.n	8005270 <HAL_RCC_OscConfig+0x480>
 800528e:	e045      	b.n	800531c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	699b      	ldr	r3, [r3, #24]
 8005294:	2b01      	cmp	r3, #1
 8005296:	d107      	bne.n	80052a8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005298:	2301      	movs	r3, #1
 800529a:	e040      	b.n	800531e <HAL_RCC_OscConfig+0x52e>
 800529c:	40023800 	.word	0x40023800
 80052a0:	40007000 	.word	0x40007000
 80052a4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80052a8:	4b1f      	ldr	r3, [pc, #124]	@ (8005328 <HAL_RCC_OscConfig+0x538>)
 80052aa:	685b      	ldr	r3, [r3, #4]
 80052ac:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	699b      	ldr	r3, [r3, #24]
 80052b2:	2b01      	cmp	r3, #1
 80052b4:	d030      	beq.n	8005318 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d129      	bne.n	8005318 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052ce:	429a      	cmp	r2, r3
 80052d0:	d122      	bne.n	8005318 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80052d2:	68fa      	ldr	r2, [r7, #12]
 80052d4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80052d8:	4013      	ands	r3, r2
 80052da:	687a      	ldr	r2, [r7, #4]
 80052dc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80052de:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d119      	bne.n	8005318 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052ee:	085b      	lsrs	r3, r3, #1
 80052f0:	3b01      	subs	r3, #1
 80052f2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80052f4:	429a      	cmp	r2, r3
 80052f6:	d10f      	bne.n	8005318 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005302:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005304:	429a      	cmp	r2, r3
 8005306:	d107      	bne.n	8005318 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005312:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005314:	429a      	cmp	r2, r3
 8005316:	d001      	beq.n	800531c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	e000      	b.n	800531e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800531c:	2300      	movs	r3, #0
}
 800531e:	4618      	mov	r0, r3
 8005320:	3718      	adds	r7, #24
 8005322:	46bd      	mov	sp, r7
 8005324:	bd80      	pop	{r7, pc}
 8005326:	bf00      	nop
 8005328:	40023800 	.word	0x40023800

0800532c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b082      	sub	sp, #8
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d101      	bne.n	800533e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800533a:	2301      	movs	r3, #1
 800533c:	e07b      	b.n	8005436 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005342:	2b00      	cmp	r3, #0
 8005344:	d108      	bne.n	8005358 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800534e:	d009      	beq.n	8005364 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2200      	movs	r2, #0
 8005354:	61da      	str	r2, [r3, #28]
 8005356:	e005      	b.n	8005364 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2200      	movs	r2, #0
 800535c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2200      	movs	r2, #0
 8005362:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2200      	movs	r2, #0
 8005368:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005370:	b2db      	uxtb	r3, r3
 8005372:	2b00      	cmp	r3, #0
 8005374:	d106      	bne.n	8005384 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2200      	movs	r2, #0
 800537a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f7fd f9d4 	bl	800272c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2202      	movs	r2, #2
 8005388:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	681a      	ldr	r2, [r3, #0]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800539a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	689b      	ldr	r3, [r3, #8]
 80053a8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80053ac:	431a      	orrs	r2, r3
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	68db      	ldr	r3, [r3, #12]
 80053b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80053b6:	431a      	orrs	r2, r3
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	691b      	ldr	r3, [r3, #16]
 80053bc:	f003 0302 	and.w	r3, r3, #2
 80053c0:	431a      	orrs	r2, r3
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	695b      	ldr	r3, [r3, #20]
 80053c6:	f003 0301 	and.w	r3, r3, #1
 80053ca:	431a      	orrs	r2, r3
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	699b      	ldr	r3, [r3, #24]
 80053d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80053d4:	431a      	orrs	r2, r3
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	69db      	ldr	r3, [r3, #28]
 80053da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80053de:	431a      	orrs	r2, r3
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6a1b      	ldr	r3, [r3, #32]
 80053e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053e8:	ea42 0103 	orr.w	r1, r2, r3
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053f0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	430a      	orrs	r2, r1
 80053fa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	699b      	ldr	r3, [r3, #24]
 8005400:	0c1b      	lsrs	r3, r3, #16
 8005402:	f003 0104 	and.w	r1, r3, #4
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800540a:	f003 0210 	and.w	r2, r3, #16
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	430a      	orrs	r2, r1
 8005414:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	69da      	ldr	r2, [r3, #28]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005424:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2200      	movs	r2, #0
 800542a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2201      	movs	r2, #1
 8005430:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005434:	2300      	movs	r3, #0
}
 8005436:	4618      	mov	r0, r3
 8005438:	3708      	adds	r7, #8
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}

0800543e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800543e:	b580      	push	{r7, lr}
 8005440:	b088      	sub	sp, #32
 8005442:	af00      	add	r7, sp, #0
 8005444:	60f8      	str	r0, [r7, #12]
 8005446:	60b9      	str	r1, [r7, #8]
 8005448:	603b      	str	r3, [r7, #0]
 800544a:	4613      	mov	r3, r2
 800544c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800544e:	f7fd fc4f 	bl	8002cf0 <HAL_GetTick>
 8005452:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005454:	88fb      	ldrh	r3, [r7, #6]
 8005456:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800545e:	b2db      	uxtb	r3, r3
 8005460:	2b01      	cmp	r3, #1
 8005462:	d001      	beq.n	8005468 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005464:	2302      	movs	r3, #2
 8005466:	e12a      	b.n	80056be <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d002      	beq.n	8005474 <HAL_SPI_Transmit+0x36>
 800546e:	88fb      	ldrh	r3, [r7, #6]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d101      	bne.n	8005478 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005474:	2301      	movs	r3, #1
 8005476:	e122      	b.n	80056be <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800547e:	2b01      	cmp	r3, #1
 8005480:	d101      	bne.n	8005486 <HAL_SPI_Transmit+0x48>
 8005482:	2302      	movs	r3, #2
 8005484:	e11b      	b.n	80056be <HAL_SPI_Transmit+0x280>
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	2201      	movs	r2, #1
 800548a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2203      	movs	r2, #3
 8005492:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	2200      	movs	r2, #0
 800549a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	68ba      	ldr	r2, [r7, #8]
 80054a0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	88fa      	ldrh	r2, [r7, #6]
 80054a6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	88fa      	ldrh	r2, [r7, #6]
 80054ac:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	2200      	movs	r2, #0
 80054b2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2200      	movs	r2, #0
 80054b8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	2200      	movs	r2, #0
 80054be:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	2200      	movs	r2, #0
 80054c4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	2200      	movs	r2, #0
 80054ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054d4:	d10f      	bne.n	80054f6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80054e4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	681a      	ldr	r2, [r3, #0]
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80054f4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005500:	2b40      	cmp	r3, #64	@ 0x40
 8005502:	d007      	beq.n	8005514 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	681a      	ldr	r2, [r3, #0]
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005512:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	68db      	ldr	r3, [r3, #12]
 8005518:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800551c:	d152      	bne.n	80055c4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	685b      	ldr	r3, [r3, #4]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d002      	beq.n	800552c <HAL_SPI_Transmit+0xee>
 8005526:	8b7b      	ldrh	r3, [r7, #26]
 8005528:	2b01      	cmp	r3, #1
 800552a:	d145      	bne.n	80055b8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005530:	881a      	ldrh	r2, [r3, #0]
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800553c:	1c9a      	adds	r2, r3, #2
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005546:	b29b      	uxth	r3, r3
 8005548:	3b01      	subs	r3, #1
 800554a:	b29a      	uxth	r2, r3
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005550:	e032      	b.n	80055b8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	689b      	ldr	r3, [r3, #8]
 8005558:	f003 0302 	and.w	r3, r3, #2
 800555c:	2b02      	cmp	r3, #2
 800555e:	d112      	bne.n	8005586 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005564:	881a      	ldrh	r2, [r3, #0]
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005570:	1c9a      	adds	r2, r3, #2
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800557a:	b29b      	uxth	r3, r3
 800557c:	3b01      	subs	r3, #1
 800557e:	b29a      	uxth	r2, r3
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005584:	e018      	b.n	80055b8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005586:	f7fd fbb3 	bl	8002cf0 <HAL_GetTick>
 800558a:	4602      	mov	r2, r0
 800558c:	69fb      	ldr	r3, [r7, #28]
 800558e:	1ad3      	subs	r3, r2, r3
 8005590:	683a      	ldr	r2, [r7, #0]
 8005592:	429a      	cmp	r2, r3
 8005594:	d803      	bhi.n	800559e <HAL_SPI_Transmit+0x160>
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800559c:	d102      	bne.n	80055a4 <HAL_SPI_Transmit+0x166>
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d109      	bne.n	80055b8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	2201      	movs	r2, #1
 80055a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2200      	movs	r2, #0
 80055b0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80055b4:	2303      	movs	r3, #3
 80055b6:	e082      	b.n	80056be <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80055bc:	b29b      	uxth	r3, r3
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d1c7      	bne.n	8005552 <HAL_SPI_Transmit+0x114>
 80055c2:	e053      	b.n	800566c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	685b      	ldr	r3, [r3, #4]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d002      	beq.n	80055d2 <HAL_SPI_Transmit+0x194>
 80055cc:	8b7b      	ldrh	r3, [r7, #26]
 80055ce:	2b01      	cmp	r3, #1
 80055d0:	d147      	bne.n	8005662 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	330c      	adds	r3, #12
 80055dc:	7812      	ldrb	r2, [r2, #0]
 80055de:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055e4:	1c5a      	adds	r2, r3, #1
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80055ee:	b29b      	uxth	r3, r3
 80055f0:	3b01      	subs	r3, #1
 80055f2:	b29a      	uxth	r2, r3
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80055f8:	e033      	b.n	8005662 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	689b      	ldr	r3, [r3, #8]
 8005600:	f003 0302 	and.w	r3, r3, #2
 8005604:	2b02      	cmp	r3, #2
 8005606:	d113      	bne.n	8005630 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	330c      	adds	r3, #12
 8005612:	7812      	ldrb	r2, [r2, #0]
 8005614:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800561a:	1c5a      	adds	r2, r3, #1
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005624:	b29b      	uxth	r3, r3
 8005626:	3b01      	subs	r3, #1
 8005628:	b29a      	uxth	r2, r3
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800562e:	e018      	b.n	8005662 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005630:	f7fd fb5e 	bl	8002cf0 <HAL_GetTick>
 8005634:	4602      	mov	r2, r0
 8005636:	69fb      	ldr	r3, [r7, #28]
 8005638:	1ad3      	subs	r3, r2, r3
 800563a:	683a      	ldr	r2, [r7, #0]
 800563c:	429a      	cmp	r2, r3
 800563e:	d803      	bhi.n	8005648 <HAL_SPI_Transmit+0x20a>
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005646:	d102      	bne.n	800564e <HAL_SPI_Transmit+0x210>
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d109      	bne.n	8005662 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	2201      	movs	r2, #1
 8005652:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	2200      	movs	r2, #0
 800565a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800565e:	2303      	movs	r3, #3
 8005660:	e02d      	b.n	80056be <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005666:	b29b      	uxth	r3, r3
 8005668:	2b00      	cmp	r3, #0
 800566a:	d1c6      	bne.n	80055fa <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800566c:	69fa      	ldr	r2, [r7, #28]
 800566e:	6839      	ldr	r1, [r7, #0]
 8005670:	68f8      	ldr	r0, [r7, #12]
 8005672:	f000 f8b1 	bl	80057d8 <SPI_EndRxTxTransaction>
 8005676:	4603      	mov	r3, r0
 8005678:	2b00      	cmp	r3, #0
 800567a:	d002      	beq.n	8005682 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	2220      	movs	r2, #32
 8005680:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	689b      	ldr	r3, [r3, #8]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d10a      	bne.n	80056a0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800568a:	2300      	movs	r3, #0
 800568c:	617b      	str	r3, [r7, #20]
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	68db      	ldr	r3, [r3, #12]
 8005694:	617b      	str	r3, [r7, #20]
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	617b      	str	r3, [r7, #20]
 800569e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	2201      	movs	r2, #1
 80056a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	2200      	movs	r2, #0
 80056ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d001      	beq.n	80056bc <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80056b8:	2301      	movs	r3, #1
 80056ba:	e000      	b.n	80056be <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80056bc:	2300      	movs	r3, #0
  }
}
 80056be:	4618      	mov	r0, r3
 80056c0:	3720      	adds	r7, #32
 80056c2:	46bd      	mov	sp, r7
 80056c4:	bd80      	pop	{r7, pc}
	...

080056c8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b088      	sub	sp, #32
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	60f8      	str	r0, [r7, #12]
 80056d0:	60b9      	str	r1, [r7, #8]
 80056d2:	603b      	str	r3, [r7, #0]
 80056d4:	4613      	mov	r3, r2
 80056d6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80056d8:	f7fd fb0a 	bl	8002cf0 <HAL_GetTick>
 80056dc:	4602      	mov	r2, r0
 80056de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056e0:	1a9b      	subs	r3, r3, r2
 80056e2:	683a      	ldr	r2, [r7, #0]
 80056e4:	4413      	add	r3, r2
 80056e6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80056e8:	f7fd fb02 	bl	8002cf0 <HAL_GetTick>
 80056ec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80056ee:	4b39      	ldr	r3, [pc, #228]	@ (80057d4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	015b      	lsls	r3, r3, #5
 80056f4:	0d1b      	lsrs	r3, r3, #20
 80056f6:	69fa      	ldr	r2, [r7, #28]
 80056f8:	fb02 f303 	mul.w	r3, r2, r3
 80056fc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80056fe:	e054      	b.n	80057aa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005706:	d050      	beq.n	80057aa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005708:	f7fd faf2 	bl	8002cf0 <HAL_GetTick>
 800570c:	4602      	mov	r2, r0
 800570e:	69bb      	ldr	r3, [r7, #24]
 8005710:	1ad3      	subs	r3, r2, r3
 8005712:	69fa      	ldr	r2, [r7, #28]
 8005714:	429a      	cmp	r2, r3
 8005716:	d902      	bls.n	800571e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005718:	69fb      	ldr	r3, [r7, #28]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d13d      	bne.n	800579a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	685a      	ldr	r2, [r3, #4]
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800572c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	685b      	ldr	r3, [r3, #4]
 8005732:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005736:	d111      	bne.n	800575c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005740:	d004      	beq.n	800574c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	689b      	ldr	r3, [r3, #8]
 8005746:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800574a:	d107      	bne.n	800575c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	681a      	ldr	r2, [r3, #0]
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800575a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005760:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005764:	d10f      	bne.n	8005786 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	681a      	ldr	r2, [r3, #0]
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005774:	601a      	str	r2, [r3, #0]
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	681a      	ldr	r2, [r3, #0]
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005784:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	2201      	movs	r2, #1
 800578a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	2200      	movs	r2, #0
 8005792:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005796:	2303      	movs	r3, #3
 8005798:	e017      	b.n	80057ca <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800579a:	697b      	ldr	r3, [r7, #20]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d101      	bne.n	80057a4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80057a0:	2300      	movs	r3, #0
 80057a2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80057a4:	697b      	ldr	r3, [r7, #20]
 80057a6:	3b01      	subs	r3, #1
 80057a8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	689a      	ldr	r2, [r3, #8]
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	4013      	ands	r3, r2
 80057b4:	68ba      	ldr	r2, [r7, #8]
 80057b6:	429a      	cmp	r2, r3
 80057b8:	bf0c      	ite	eq
 80057ba:	2301      	moveq	r3, #1
 80057bc:	2300      	movne	r3, #0
 80057be:	b2db      	uxtb	r3, r3
 80057c0:	461a      	mov	r2, r3
 80057c2:	79fb      	ldrb	r3, [r7, #7]
 80057c4:	429a      	cmp	r2, r3
 80057c6:	d19b      	bne.n	8005700 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80057c8:	2300      	movs	r3, #0
}
 80057ca:	4618      	mov	r0, r3
 80057cc:	3720      	adds	r7, #32
 80057ce:	46bd      	mov	sp, r7
 80057d0:	bd80      	pop	{r7, pc}
 80057d2:	bf00      	nop
 80057d4:	20000000 	.word	0x20000000

080057d8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b088      	sub	sp, #32
 80057dc:	af02      	add	r7, sp, #8
 80057de:	60f8      	str	r0, [r7, #12]
 80057e0:	60b9      	str	r1, [r7, #8]
 80057e2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	9300      	str	r3, [sp, #0]
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	2201      	movs	r2, #1
 80057ec:	2102      	movs	r1, #2
 80057ee:	68f8      	ldr	r0, [r7, #12]
 80057f0:	f7ff ff6a 	bl	80056c8 <SPI_WaitFlagStateUntilTimeout>
 80057f4:	4603      	mov	r3, r0
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d007      	beq.n	800580a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057fe:	f043 0220 	orr.w	r2, r3, #32
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005806:	2303      	movs	r3, #3
 8005808:	e032      	b.n	8005870 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800580a:	4b1b      	ldr	r3, [pc, #108]	@ (8005878 <SPI_EndRxTxTransaction+0xa0>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4a1b      	ldr	r2, [pc, #108]	@ (800587c <SPI_EndRxTxTransaction+0xa4>)
 8005810:	fba2 2303 	umull	r2, r3, r2, r3
 8005814:	0d5b      	lsrs	r3, r3, #21
 8005816:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800581a:	fb02 f303 	mul.w	r3, r2, r3
 800581e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	685b      	ldr	r3, [r3, #4]
 8005824:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005828:	d112      	bne.n	8005850 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	9300      	str	r3, [sp, #0]
 800582e:	68bb      	ldr	r3, [r7, #8]
 8005830:	2200      	movs	r2, #0
 8005832:	2180      	movs	r1, #128	@ 0x80
 8005834:	68f8      	ldr	r0, [r7, #12]
 8005836:	f7ff ff47 	bl	80056c8 <SPI_WaitFlagStateUntilTimeout>
 800583a:	4603      	mov	r3, r0
 800583c:	2b00      	cmp	r3, #0
 800583e:	d016      	beq.n	800586e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005844:	f043 0220 	orr.w	r2, r3, #32
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800584c:	2303      	movs	r3, #3
 800584e:	e00f      	b.n	8005870 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005850:	697b      	ldr	r3, [r7, #20]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d00a      	beq.n	800586c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	3b01      	subs	r3, #1
 800585a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	689b      	ldr	r3, [r3, #8]
 8005862:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005866:	2b80      	cmp	r3, #128	@ 0x80
 8005868:	d0f2      	beq.n	8005850 <SPI_EndRxTxTransaction+0x78>
 800586a:	e000      	b.n	800586e <SPI_EndRxTxTransaction+0x96>
        break;
 800586c:	bf00      	nop
  }

  return HAL_OK;
 800586e:	2300      	movs	r3, #0
}
 8005870:	4618      	mov	r0, r3
 8005872:	3718      	adds	r7, #24
 8005874:	46bd      	mov	sp, r7
 8005876:	bd80      	pop	{r7, pc}
 8005878:	20000000 	.word	0x20000000
 800587c:	165e9f81 	.word	0x165e9f81

08005880 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b082      	sub	sp, #8
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d101      	bne.n	8005892 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	e041      	b.n	8005916 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005898:	b2db      	uxtb	r3, r3
 800589a:	2b00      	cmp	r3, #0
 800589c:	d106      	bne.n	80058ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2200      	movs	r2, #0
 80058a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80058a6:	6878      	ldr	r0, [r7, #4]
 80058a8:	f7fc ffa8 	bl	80027fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2202      	movs	r2, #2
 80058b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681a      	ldr	r2, [r3, #0]
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	3304      	adds	r3, #4
 80058bc:	4619      	mov	r1, r3
 80058be:	4610      	mov	r0, r2
 80058c0:	f000 fa06 	bl	8005cd0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2201      	movs	r2, #1
 80058c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2201      	movs	r2, #1
 80058d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2201      	movs	r2, #1
 80058d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2201      	movs	r2, #1
 80058e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2201      	movs	r2, #1
 80058e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2201      	movs	r2, #1
 80058f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2201      	movs	r2, #1
 80058f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2201      	movs	r2, #1
 8005900:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2201      	movs	r2, #1
 8005908:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2201      	movs	r2, #1
 8005910:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005914:	2300      	movs	r3, #0
}
 8005916:	4618      	mov	r0, r3
 8005918:	3708      	adds	r7, #8
 800591a:	46bd      	mov	sp, r7
 800591c:	bd80      	pop	{r7, pc}

0800591e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800591e:	b580      	push	{r7, lr}
 8005920:	b082      	sub	sp, #8
 8005922:	af00      	add	r7, sp, #0
 8005924:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d101      	bne.n	8005930 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800592c:	2301      	movs	r3, #1
 800592e:	e041      	b.n	80059b4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005936:	b2db      	uxtb	r3, r3
 8005938:	2b00      	cmp	r3, #0
 800593a:	d106      	bne.n	800594a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2200      	movs	r2, #0
 8005940:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005944:	6878      	ldr	r0, [r7, #4]
 8005946:	f7fc ff39 	bl	80027bc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2202      	movs	r2, #2
 800594e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681a      	ldr	r2, [r3, #0]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	3304      	adds	r3, #4
 800595a:	4619      	mov	r1, r3
 800595c:	4610      	mov	r0, r2
 800595e:	f000 f9b7 	bl	8005cd0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2201      	movs	r2, #1
 8005966:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2201      	movs	r2, #1
 800596e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2201      	movs	r2, #1
 8005976:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2201      	movs	r2, #1
 800597e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2201      	movs	r2, #1
 8005986:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2201      	movs	r2, #1
 800598e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2201      	movs	r2, #1
 8005996:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2201      	movs	r2, #1
 800599e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2201      	movs	r2, #1
 80059a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2201      	movs	r2, #1
 80059ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80059b2:	2300      	movs	r3, #0
}
 80059b4:	4618      	mov	r0, r3
 80059b6:	3708      	adds	r7, #8
 80059b8:	46bd      	mov	sp, r7
 80059ba:	bd80      	pop	{r7, pc}

080059bc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b084      	sub	sp, #16
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
 80059c4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d109      	bne.n	80059e0 <HAL_TIM_PWM_Start+0x24>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80059d2:	b2db      	uxtb	r3, r3
 80059d4:	2b01      	cmp	r3, #1
 80059d6:	bf14      	ite	ne
 80059d8:	2301      	movne	r3, #1
 80059da:	2300      	moveq	r3, #0
 80059dc:	b2db      	uxtb	r3, r3
 80059de:	e022      	b.n	8005a26 <HAL_TIM_PWM_Start+0x6a>
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	2b04      	cmp	r3, #4
 80059e4:	d109      	bne.n	80059fa <HAL_TIM_PWM_Start+0x3e>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	2b01      	cmp	r3, #1
 80059f0:	bf14      	ite	ne
 80059f2:	2301      	movne	r3, #1
 80059f4:	2300      	moveq	r3, #0
 80059f6:	b2db      	uxtb	r3, r3
 80059f8:	e015      	b.n	8005a26 <HAL_TIM_PWM_Start+0x6a>
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	2b08      	cmp	r3, #8
 80059fe:	d109      	bne.n	8005a14 <HAL_TIM_PWM_Start+0x58>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005a06:	b2db      	uxtb	r3, r3
 8005a08:	2b01      	cmp	r3, #1
 8005a0a:	bf14      	ite	ne
 8005a0c:	2301      	movne	r3, #1
 8005a0e:	2300      	moveq	r3, #0
 8005a10:	b2db      	uxtb	r3, r3
 8005a12:	e008      	b.n	8005a26 <HAL_TIM_PWM_Start+0x6a>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a1a:	b2db      	uxtb	r3, r3
 8005a1c:	2b01      	cmp	r3, #1
 8005a1e:	bf14      	ite	ne
 8005a20:	2301      	movne	r3, #1
 8005a22:	2300      	moveq	r3, #0
 8005a24:	b2db      	uxtb	r3, r3
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d001      	beq.n	8005a2e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	e07c      	b.n	8005b28 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d104      	bne.n	8005a3e <HAL_TIM_PWM_Start+0x82>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2202      	movs	r2, #2
 8005a38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a3c:	e013      	b.n	8005a66 <HAL_TIM_PWM_Start+0xaa>
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	2b04      	cmp	r3, #4
 8005a42:	d104      	bne.n	8005a4e <HAL_TIM_PWM_Start+0x92>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2202      	movs	r2, #2
 8005a48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a4c:	e00b      	b.n	8005a66 <HAL_TIM_PWM_Start+0xaa>
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	2b08      	cmp	r3, #8
 8005a52:	d104      	bne.n	8005a5e <HAL_TIM_PWM_Start+0xa2>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2202      	movs	r2, #2
 8005a58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a5c:	e003      	b.n	8005a66 <HAL_TIM_PWM_Start+0xaa>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2202      	movs	r2, #2
 8005a62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	6839      	ldr	r1, [r7, #0]
 8005a6e:	4618      	mov	r0, r3
 8005a70:	f000 fb8a 	bl	8006188 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4a2d      	ldr	r2, [pc, #180]	@ (8005b30 <HAL_TIM_PWM_Start+0x174>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d004      	beq.n	8005a88 <HAL_TIM_PWM_Start+0xcc>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4a2c      	ldr	r2, [pc, #176]	@ (8005b34 <HAL_TIM_PWM_Start+0x178>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d101      	bne.n	8005a8c <HAL_TIM_PWM_Start+0xd0>
 8005a88:	2301      	movs	r3, #1
 8005a8a:	e000      	b.n	8005a8e <HAL_TIM_PWM_Start+0xd2>
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d007      	beq.n	8005aa2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005aa0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	4a22      	ldr	r2, [pc, #136]	@ (8005b30 <HAL_TIM_PWM_Start+0x174>)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d022      	beq.n	8005af2 <HAL_TIM_PWM_Start+0x136>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ab4:	d01d      	beq.n	8005af2 <HAL_TIM_PWM_Start+0x136>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4a1f      	ldr	r2, [pc, #124]	@ (8005b38 <HAL_TIM_PWM_Start+0x17c>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d018      	beq.n	8005af2 <HAL_TIM_PWM_Start+0x136>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4a1d      	ldr	r2, [pc, #116]	@ (8005b3c <HAL_TIM_PWM_Start+0x180>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d013      	beq.n	8005af2 <HAL_TIM_PWM_Start+0x136>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4a1c      	ldr	r2, [pc, #112]	@ (8005b40 <HAL_TIM_PWM_Start+0x184>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d00e      	beq.n	8005af2 <HAL_TIM_PWM_Start+0x136>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4a16      	ldr	r2, [pc, #88]	@ (8005b34 <HAL_TIM_PWM_Start+0x178>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d009      	beq.n	8005af2 <HAL_TIM_PWM_Start+0x136>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4a18      	ldr	r2, [pc, #96]	@ (8005b44 <HAL_TIM_PWM_Start+0x188>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d004      	beq.n	8005af2 <HAL_TIM_PWM_Start+0x136>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a16      	ldr	r2, [pc, #88]	@ (8005b48 <HAL_TIM_PWM_Start+0x18c>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d111      	bne.n	8005b16 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	689b      	ldr	r3, [r3, #8]
 8005af8:	f003 0307 	and.w	r3, r3, #7
 8005afc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2b06      	cmp	r3, #6
 8005b02:	d010      	beq.n	8005b26 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	681a      	ldr	r2, [r3, #0]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f042 0201 	orr.w	r2, r2, #1
 8005b12:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b14:	e007      	b.n	8005b26 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	681a      	ldr	r2, [r3, #0]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f042 0201 	orr.w	r2, r2, #1
 8005b24:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005b26:	2300      	movs	r3, #0
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3710      	adds	r7, #16
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}
 8005b30:	40010000 	.word	0x40010000
 8005b34:	40010400 	.word	0x40010400
 8005b38:	40000400 	.word	0x40000400
 8005b3c:	40000800 	.word	0x40000800
 8005b40:	40000c00 	.word	0x40000c00
 8005b44:	40014000 	.word	0x40014000
 8005b48:	40001800 	.word	0x40001800

08005b4c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b086      	sub	sp, #24
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	60f8      	str	r0, [r7, #12]
 8005b54:	60b9      	str	r1, [r7, #8]
 8005b56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b58:	2300      	movs	r3, #0
 8005b5a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b62:	2b01      	cmp	r3, #1
 8005b64:	d101      	bne.n	8005b6a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005b66:	2302      	movs	r3, #2
 8005b68:	e0ae      	b.n	8005cc8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	2201      	movs	r2, #1
 8005b6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2b0c      	cmp	r3, #12
 8005b76:	f200 809f 	bhi.w	8005cb8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005b7a:	a201      	add	r2, pc, #4	@ (adr r2, 8005b80 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b80:	08005bb5 	.word	0x08005bb5
 8005b84:	08005cb9 	.word	0x08005cb9
 8005b88:	08005cb9 	.word	0x08005cb9
 8005b8c:	08005cb9 	.word	0x08005cb9
 8005b90:	08005bf5 	.word	0x08005bf5
 8005b94:	08005cb9 	.word	0x08005cb9
 8005b98:	08005cb9 	.word	0x08005cb9
 8005b9c:	08005cb9 	.word	0x08005cb9
 8005ba0:	08005c37 	.word	0x08005c37
 8005ba4:	08005cb9 	.word	0x08005cb9
 8005ba8:	08005cb9 	.word	0x08005cb9
 8005bac:	08005cb9 	.word	0x08005cb9
 8005bb0:	08005c77 	.word	0x08005c77
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	68b9      	ldr	r1, [r7, #8]
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f000 f934 	bl	8005e28 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	699a      	ldr	r2, [r3, #24]
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f042 0208 	orr.w	r2, r2, #8
 8005bce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	699a      	ldr	r2, [r3, #24]
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f022 0204 	bic.w	r2, r2, #4
 8005bde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	6999      	ldr	r1, [r3, #24]
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	691a      	ldr	r2, [r3, #16]
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	430a      	orrs	r2, r1
 8005bf0:	619a      	str	r2, [r3, #24]
      break;
 8005bf2:	e064      	b.n	8005cbe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	68b9      	ldr	r1, [r7, #8]
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	f000 f984 	bl	8005f08 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	699a      	ldr	r2, [r3, #24]
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	699a      	ldr	r2, [r3, #24]
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	6999      	ldr	r1, [r3, #24]
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	691b      	ldr	r3, [r3, #16]
 8005c2a:	021a      	lsls	r2, r3, #8
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	430a      	orrs	r2, r1
 8005c32:	619a      	str	r2, [r3, #24]
      break;
 8005c34:	e043      	b.n	8005cbe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	68b9      	ldr	r1, [r7, #8]
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	f000 f9d9 	bl	8005ff4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	69da      	ldr	r2, [r3, #28]
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f042 0208 	orr.w	r2, r2, #8
 8005c50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	69da      	ldr	r2, [r3, #28]
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f022 0204 	bic.w	r2, r2, #4
 8005c60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	69d9      	ldr	r1, [r3, #28]
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	691a      	ldr	r2, [r3, #16]
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	430a      	orrs	r2, r1
 8005c72:	61da      	str	r2, [r3, #28]
      break;
 8005c74:	e023      	b.n	8005cbe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	68b9      	ldr	r1, [r7, #8]
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	f000 fa2d 	bl	80060dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	69da      	ldr	r2, [r3, #28]
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	69da      	ldr	r2, [r3, #28]
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ca0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	69d9      	ldr	r1, [r3, #28]
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	691b      	ldr	r3, [r3, #16]
 8005cac:	021a      	lsls	r2, r3, #8
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	430a      	orrs	r2, r1
 8005cb4:	61da      	str	r2, [r3, #28]
      break;
 8005cb6:	e002      	b.n	8005cbe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	75fb      	strb	r3, [r7, #23]
      break;
 8005cbc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005cc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cc8:	4618      	mov	r0, r3
 8005cca:	3718      	adds	r7, #24
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bd80      	pop	{r7, pc}

08005cd0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b085      	sub	sp, #20
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
 8005cd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	4a46      	ldr	r2, [pc, #280]	@ (8005dfc <TIM_Base_SetConfig+0x12c>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d013      	beq.n	8005d10 <TIM_Base_SetConfig+0x40>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cee:	d00f      	beq.n	8005d10 <TIM_Base_SetConfig+0x40>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	4a43      	ldr	r2, [pc, #268]	@ (8005e00 <TIM_Base_SetConfig+0x130>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d00b      	beq.n	8005d10 <TIM_Base_SetConfig+0x40>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	4a42      	ldr	r2, [pc, #264]	@ (8005e04 <TIM_Base_SetConfig+0x134>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d007      	beq.n	8005d10 <TIM_Base_SetConfig+0x40>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	4a41      	ldr	r2, [pc, #260]	@ (8005e08 <TIM_Base_SetConfig+0x138>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d003      	beq.n	8005d10 <TIM_Base_SetConfig+0x40>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	4a40      	ldr	r2, [pc, #256]	@ (8005e0c <TIM_Base_SetConfig+0x13c>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d108      	bne.n	8005d22 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	68fa      	ldr	r2, [r7, #12]
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	4a35      	ldr	r2, [pc, #212]	@ (8005dfc <TIM_Base_SetConfig+0x12c>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d02b      	beq.n	8005d82 <TIM_Base_SetConfig+0xb2>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d30:	d027      	beq.n	8005d82 <TIM_Base_SetConfig+0xb2>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	4a32      	ldr	r2, [pc, #200]	@ (8005e00 <TIM_Base_SetConfig+0x130>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d023      	beq.n	8005d82 <TIM_Base_SetConfig+0xb2>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	4a31      	ldr	r2, [pc, #196]	@ (8005e04 <TIM_Base_SetConfig+0x134>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d01f      	beq.n	8005d82 <TIM_Base_SetConfig+0xb2>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	4a30      	ldr	r2, [pc, #192]	@ (8005e08 <TIM_Base_SetConfig+0x138>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d01b      	beq.n	8005d82 <TIM_Base_SetConfig+0xb2>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	4a2f      	ldr	r2, [pc, #188]	@ (8005e0c <TIM_Base_SetConfig+0x13c>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d017      	beq.n	8005d82 <TIM_Base_SetConfig+0xb2>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	4a2e      	ldr	r2, [pc, #184]	@ (8005e10 <TIM_Base_SetConfig+0x140>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d013      	beq.n	8005d82 <TIM_Base_SetConfig+0xb2>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	4a2d      	ldr	r2, [pc, #180]	@ (8005e14 <TIM_Base_SetConfig+0x144>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d00f      	beq.n	8005d82 <TIM_Base_SetConfig+0xb2>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	4a2c      	ldr	r2, [pc, #176]	@ (8005e18 <TIM_Base_SetConfig+0x148>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d00b      	beq.n	8005d82 <TIM_Base_SetConfig+0xb2>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	4a2b      	ldr	r2, [pc, #172]	@ (8005e1c <TIM_Base_SetConfig+0x14c>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d007      	beq.n	8005d82 <TIM_Base_SetConfig+0xb2>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	4a2a      	ldr	r2, [pc, #168]	@ (8005e20 <TIM_Base_SetConfig+0x150>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d003      	beq.n	8005d82 <TIM_Base_SetConfig+0xb2>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	4a29      	ldr	r2, [pc, #164]	@ (8005e24 <TIM_Base_SetConfig+0x154>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d108      	bne.n	8005d94 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	68db      	ldr	r3, [r3, #12]
 8005d8e:	68fa      	ldr	r2, [r7, #12]
 8005d90:	4313      	orrs	r3, r2
 8005d92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	695b      	ldr	r3, [r3, #20]
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	68fa      	ldr	r2, [r7, #12]
 8005da6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	689a      	ldr	r2, [r3, #8]
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	681a      	ldr	r2, [r3, #0]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	4a10      	ldr	r2, [pc, #64]	@ (8005dfc <TIM_Base_SetConfig+0x12c>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d003      	beq.n	8005dc8 <TIM_Base_SetConfig+0xf8>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	4a12      	ldr	r2, [pc, #72]	@ (8005e0c <TIM_Base_SetConfig+0x13c>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d103      	bne.n	8005dd0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	691a      	ldr	r2, [r3, #16]
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	691b      	ldr	r3, [r3, #16]
 8005dda:	f003 0301 	and.w	r3, r3, #1
 8005dde:	2b01      	cmp	r3, #1
 8005de0:	d105      	bne.n	8005dee <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	691b      	ldr	r3, [r3, #16]
 8005de6:	f023 0201 	bic.w	r2, r3, #1
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	611a      	str	r2, [r3, #16]
  }
}
 8005dee:	bf00      	nop
 8005df0:	3714      	adds	r7, #20
 8005df2:	46bd      	mov	sp, r7
 8005df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df8:	4770      	bx	lr
 8005dfa:	bf00      	nop
 8005dfc:	40010000 	.word	0x40010000
 8005e00:	40000400 	.word	0x40000400
 8005e04:	40000800 	.word	0x40000800
 8005e08:	40000c00 	.word	0x40000c00
 8005e0c:	40010400 	.word	0x40010400
 8005e10:	40014000 	.word	0x40014000
 8005e14:	40014400 	.word	0x40014400
 8005e18:	40014800 	.word	0x40014800
 8005e1c:	40001800 	.word	0x40001800
 8005e20:	40001c00 	.word	0x40001c00
 8005e24:	40002000 	.word	0x40002000

08005e28 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b087      	sub	sp, #28
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
 8005e30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6a1b      	ldr	r3, [r3, #32]
 8005e36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6a1b      	ldr	r3, [r3, #32]
 8005e3c:	f023 0201 	bic.w	r2, r3, #1
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	685b      	ldr	r3, [r3, #4]
 8005e48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	699b      	ldr	r3, [r3, #24]
 8005e4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	f023 0303 	bic.w	r3, r3, #3
 8005e5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	68fa      	ldr	r2, [r7, #12]
 8005e66:	4313      	orrs	r3, r2
 8005e68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005e6a:	697b      	ldr	r3, [r7, #20]
 8005e6c:	f023 0302 	bic.w	r3, r3, #2
 8005e70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	689b      	ldr	r3, [r3, #8]
 8005e76:	697a      	ldr	r2, [r7, #20]
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	4a20      	ldr	r2, [pc, #128]	@ (8005f00 <TIM_OC1_SetConfig+0xd8>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d003      	beq.n	8005e8c <TIM_OC1_SetConfig+0x64>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	4a1f      	ldr	r2, [pc, #124]	@ (8005f04 <TIM_OC1_SetConfig+0xdc>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d10c      	bne.n	8005ea6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	f023 0308 	bic.w	r3, r3, #8
 8005e92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	68db      	ldr	r3, [r3, #12]
 8005e98:	697a      	ldr	r2, [r7, #20]
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	f023 0304 	bic.w	r3, r3, #4
 8005ea4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	4a15      	ldr	r2, [pc, #84]	@ (8005f00 <TIM_OC1_SetConfig+0xd8>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d003      	beq.n	8005eb6 <TIM_OC1_SetConfig+0x8e>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	4a14      	ldr	r2, [pc, #80]	@ (8005f04 <TIM_OC1_SetConfig+0xdc>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d111      	bne.n	8005eda <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005eb6:	693b      	ldr	r3, [r7, #16]
 8005eb8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ebc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005ebe:	693b      	ldr	r3, [r7, #16]
 8005ec0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005ec4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	695b      	ldr	r3, [r3, #20]
 8005eca:	693a      	ldr	r2, [r7, #16]
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	699b      	ldr	r3, [r3, #24]
 8005ed4:	693a      	ldr	r2, [r7, #16]
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	693a      	ldr	r2, [r7, #16]
 8005ede:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	68fa      	ldr	r2, [r7, #12]
 8005ee4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	685a      	ldr	r2, [r3, #4]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	697a      	ldr	r2, [r7, #20]
 8005ef2:	621a      	str	r2, [r3, #32]
}
 8005ef4:	bf00      	nop
 8005ef6:	371c      	adds	r7, #28
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efe:	4770      	bx	lr
 8005f00:	40010000 	.word	0x40010000
 8005f04:	40010400 	.word	0x40010400

08005f08 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b087      	sub	sp, #28
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
 8005f10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6a1b      	ldr	r3, [r3, #32]
 8005f16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6a1b      	ldr	r3, [r3, #32]
 8005f1c:	f023 0210 	bic.w	r2, r3, #16
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	685b      	ldr	r3, [r3, #4]
 8005f28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	699b      	ldr	r3, [r3, #24]
 8005f2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005f36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	021b      	lsls	r3, r3, #8
 8005f46:	68fa      	ldr	r2, [r7, #12]
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005f4c:	697b      	ldr	r3, [r7, #20]
 8005f4e:	f023 0320 	bic.w	r3, r3, #32
 8005f52:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	689b      	ldr	r3, [r3, #8]
 8005f58:	011b      	lsls	r3, r3, #4
 8005f5a:	697a      	ldr	r2, [r7, #20]
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	4a22      	ldr	r2, [pc, #136]	@ (8005fec <TIM_OC2_SetConfig+0xe4>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d003      	beq.n	8005f70 <TIM_OC2_SetConfig+0x68>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	4a21      	ldr	r2, [pc, #132]	@ (8005ff0 <TIM_OC2_SetConfig+0xe8>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d10d      	bne.n	8005f8c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005f70:	697b      	ldr	r3, [r7, #20]
 8005f72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	68db      	ldr	r3, [r3, #12]
 8005f7c:	011b      	lsls	r3, r3, #4
 8005f7e:	697a      	ldr	r2, [r7, #20]
 8005f80:	4313      	orrs	r3, r2
 8005f82:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005f84:	697b      	ldr	r3, [r7, #20]
 8005f86:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f8a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	4a17      	ldr	r2, [pc, #92]	@ (8005fec <TIM_OC2_SetConfig+0xe4>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d003      	beq.n	8005f9c <TIM_OC2_SetConfig+0x94>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	4a16      	ldr	r2, [pc, #88]	@ (8005ff0 <TIM_OC2_SetConfig+0xe8>)
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d113      	bne.n	8005fc4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005fa2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005faa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	695b      	ldr	r3, [r3, #20]
 8005fb0:	009b      	lsls	r3, r3, #2
 8005fb2:	693a      	ldr	r2, [r7, #16]
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	699b      	ldr	r3, [r3, #24]
 8005fbc:	009b      	lsls	r3, r3, #2
 8005fbe:	693a      	ldr	r2, [r7, #16]
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	693a      	ldr	r2, [r7, #16]
 8005fc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	68fa      	ldr	r2, [r7, #12]
 8005fce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	685a      	ldr	r2, [r3, #4]
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	697a      	ldr	r2, [r7, #20]
 8005fdc:	621a      	str	r2, [r3, #32]
}
 8005fde:	bf00      	nop
 8005fe0:	371c      	adds	r7, #28
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe8:	4770      	bx	lr
 8005fea:	bf00      	nop
 8005fec:	40010000 	.word	0x40010000
 8005ff0:	40010400 	.word	0x40010400

08005ff4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b087      	sub	sp, #28
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
 8005ffc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6a1b      	ldr	r3, [r3, #32]
 8006002:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6a1b      	ldr	r3, [r3, #32]
 8006008:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	69db      	ldr	r3, [r3, #28]
 800601a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006022:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	f023 0303 	bic.w	r3, r3, #3
 800602a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	68fa      	ldr	r2, [r7, #12]
 8006032:	4313      	orrs	r3, r2
 8006034:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006036:	697b      	ldr	r3, [r7, #20]
 8006038:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800603c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	689b      	ldr	r3, [r3, #8]
 8006042:	021b      	lsls	r3, r3, #8
 8006044:	697a      	ldr	r2, [r7, #20]
 8006046:	4313      	orrs	r3, r2
 8006048:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	4a21      	ldr	r2, [pc, #132]	@ (80060d4 <TIM_OC3_SetConfig+0xe0>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d003      	beq.n	800605a <TIM_OC3_SetConfig+0x66>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	4a20      	ldr	r2, [pc, #128]	@ (80060d8 <TIM_OC3_SetConfig+0xe4>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d10d      	bne.n	8006076 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800605a:	697b      	ldr	r3, [r7, #20]
 800605c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006060:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	68db      	ldr	r3, [r3, #12]
 8006066:	021b      	lsls	r3, r3, #8
 8006068:	697a      	ldr	r2, [r7, #20]
 800606a:	4313      	orrs	r3, r2
 800606c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006074:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	4a16      	ldr	r2, [pc, #88]	@ (80060d4 <TIM_OC3_SetConfig+0xe0>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d003      	beq.n	8006086 <TIM_OC3_SetConfig+0x92>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	4a15      	ldr	r2, [pc, #84]	@ (80060d8 <TIM_OC3_SetConfig+0xe4>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d113      	bne.n	80060ae <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006086:	693b      	ldr	r3, [r7, #16]
 8006088:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800608c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800608e:	693b      	ldr	r3, [r7, #16]
 8006090:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006094:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	695b      	ldr	r3, [r3, #20]
 800609a:	011b      	lsls	r3, r3, #4
 800609c:	693a      	ldr	r2, [r7, #16]
 800609e:	4313      	orrs	r3, r2
 80060a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	699b      	ldr	r3, [r3, #24]
 80060a6:	011b      	lsls	r3, r3, #4
 80060a8:	693a      	ldr	r2, [r7, #16]
 80060aa:	4313      	orrs	r3, r2
 80060ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	693a      	ldr	r2, [r7, #16]
 80060b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	68fa      	ldr	r2, [r7, #12]
 80060b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	685a      	ldr	r2, [r3, #4]
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	697a      	ldr	r2, [r7, #20]
 80060c6:	621a      	str	r2, [r3, #32]
}
 80060c8:	bf00      	nop
 80060ca:	371c      	adds	r7, #28
 80060cc:	46bd      	mov	sp, r7
 80060ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d2:	4770      	bx	lr
 80060d4:	40010000 	.word	0x40010000
 80060d8:	40010400 	.word	0x40010400

080060dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060dc:	b480      	push	{r7}
 80060de:	b087      	sub	sp, #28
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
 80060e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6a1b      	ldr	r3, [r3, #32]
 80060ea:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6a1b      	ldr	r3, [r3, #32]
 80060f0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	69db      	ldr	r3, [r3, #28]
 8006102:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800610a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006112:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	021b      	lsls	r3, r3, #8
 800611a:	68fa      	ldr	r2, [r7, #12]
 800611c:	4313      	orrs	r3, r2
 800611e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006120:	693b      	ldr	r3, [r7, #16]
 8006122:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006126:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	689b      	ldr	r3, [r3, #8]
 800612c:	031b      	lsls	r3, r3, #12
 800612e:	693a      	ldr	r2, [r7, #16]
 8006130:	4313      	orrs	r3, r2
 8006132:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	4a12      	ldr	r2, [pc, #72]	@ (8006180 <TIM_OC4_SetConfig+0xa4>)
 8006138:	4293      	cmp	r3, r2
 800613a:	d003      	beq.n	8006144 <TIM_OC4_SetConfig+0x68>
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	4a11      	ldr	r2, [pc, #68]	@ (8006184 <TIM_OC4_SetConfig+0xa8>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d109      	bne.n	8006158 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800614a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	695b      	ldr	r3, [r3, #20]
 8006150:	019b      	lsls	r3, r3, #6
 8006152:	697a      	ldr	r2, [r7, #20]
 8006154:	4313      	orrs	r3, r2
 8006156:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	697a      	ldr	r2, [r7, #20]
 800615c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	68fa      	ldr	r2, [r7, #12]
 8006162:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	685a      	ldr	r2, [r3, #4]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	693a      	ldr	r2, [r7, #16]
 8006170:	621a      	str	r2, [r3, #32]
}
 8006172:	bf00      	nop
 8006174:	371c      	adds	r7, #28
 8006176:	46bd      	mov	sp, r7
 8006178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617c:	4770      	bx	lr
 800617e:	bf00      	nop
 8006180:	40010000 	.word	0x40010000
 8006184:	40010400 	.word	0x40010400

08006188 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006188:	b480      	push	{r7}
 800618a:	b087      	sub	sp, #28
 800618c:	af00      	add	r7, sp, #0
 800618e:	60f8      	str	r0, [r7, #12]
 8006190:	60b9      	str	r1, [r7, #8]
 8006192:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	f003 031f 	and.w	r3, r3, #31
 800619a:	2201      	movs	r2, #1
 800619c:	fa02 f303 	lsl.w	r3, r2, r3
 80061a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	6a1a      	ldr	r2, [r3, #32]
 80061a6:	697b      	ldr	r3, [r7, #20]
 80061a8:	43db      	mvns	r3, r3
 80061aa:	401a      	ands	r2, r3
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	6a1a      	ldr	r2, [r3, #32]
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	f003 031f 	and.w	r3, r3, #31
 80061ba:	6879      	ldr	r1, [r7, #4]
 80061bc:	fa01 f303 	lsl.w	r3, r1, r3
 80061c0:	431a      	orrs	r2, r3
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	621a      	str	r2, [r3, #32]
}
 80061c6:	bf00      	nop
 80061c8:	371c      	adds	r7, #28
 80061ca:	46bd      	mov	sp, r7
 80061cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d0:	4770      	bx	lr
	...

080061d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b085      	sub	sp, #20
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
 80061dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80061e4:	2b01      	cmp	r3, #1
 80061e6:	d101      	bne.n	80061ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80061e8:	2302      	movs	r3, #2
 80061ea:	e05a      	b.n	80062a2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2201      	movs	r2, #1
 80061f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2202      	movs	r2, #2
 80061f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	689b      	ldr	r3, [r3, #8]
 800620a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006212:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	68fa      	ldr	r2, [r7, #12]
 800621a:	4313      	orrs	r3, r2
 800621c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	68fa      	ldr	r2, [r7, #12]
 8006224:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	4a21      	ldr	r2, [pc, #132]	@ (80062b0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d022      	beq.n	8006276 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006238:	d01d      	beq.n	8006276 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	4a1d      	ldr	r2, [pc, #116]	@ (80062b4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006240:	4293      	cmp	r3, r2
 8006242:	d018      	beq.n	8006276 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4a1b      	ldr	r2, [pc, #108]	@ (80062b8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d013      	beq.n	8006276 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	4a1a      	ldr	r2, [pc, #104]	@ (80062bc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d00e      	beq.n	8006276 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	4a18      	ldr	r2, [pc, #96]	@ (80062c0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d009      	beq.n	8006276 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4a17      	ldr	r2, [pc, #92]	@ (80062c4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006268:	4293      	cmp	r3, r2
 800626a:	d004      	beq.n	8006276 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	4a15      	ldr	r2, [pc, #84]	@ (80062c8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d10c      	bne.n	8006290 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006276:	68bb      	ldr	r3, [r7, #8]
 8006278:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800627c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	68ba      	ldr	r2, [r7, #8]
 8006284:	4313      	orrs	r3, r2
 8006286:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	68ba      	ldr	r2, [r7, #8]
 800628e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2201      	movs	r2, #1
 8006294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2200      	movs	r2, #0
 800629c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80062a0:	2300      	movs	r3, #0
}
 80062a2:	4618      	mov	r0, r3
 80062a4:	3714      	adds	r7, #20
 80062a6:	46bd      	mov	sp, r7
 80062a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ac:	4770      	bx	lr
 80062ae:	bf00      	nop
 80062b0:	40010000 	.word	0x40010000
 80062b4:	40000400 	.word	0x40000400
 80062b8:	40000800 	.word	0x40000800
 80062bc:	40000c00 	.word	0x40000c00
 80062c0:	40010400 	.word	0x40010400
 80062c4:	40014000 	.word	0x40014000
 80062c8:	40001800 	.word	0x40001800

080062cc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b082      	sub	sp, #8
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d101      	bne.n	80062de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80062da:	2301      	movs	r3, #1
 80062dc:	e042      	b.n	8006364 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062e4:	b2db      	uxtb	r3, r3
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d106      	bne.n	80062f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2200      	movs	r2, #0
 80062ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80062f2:	6878      	ldr	r0, [r7, #4]
 80062f4:	f7fc fb24 	bl	8002940 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2224      	movs	r2, #36	@ 0x24
 80062fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	68da      	ldr	r2, [r3, #12]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800630e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006310:	6878      	ldr	r0, [r7, #4]
 8006312:	f000 f973 	bl	80065fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	691a      	ldr	r2, [r3, #16]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006324:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	695a      	ldr	r2, [r3, #20]
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006334:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	68da      	ldr	r2, [r3, #12]
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006344:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2200      	movs	r2, #0
 800634a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2220      	movs	r2, #32
 8006350:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2220      	movs	r2, #32
 8006358:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2200      	movs	r2, #0
 8006360:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006362:	2300      	movs	r3, #0
}
 8006364:	4618      	mov	r0, r3
 8006366:	3708      	adds	r7, #8
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}

0800636c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b08a      	sub	sp, #40	@ 0x28
 8006370:	af02      	add	r7, sp, #8
 8006372:	60f8      	str	r0, [r7, #12]
 8006374:	60b9      	str	r1, [r7, #8]
 8006376:	603b      	str	r3, [r7, #0]
 8006378:	4613      	mov	r3, r2
 800637a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800637c:	2300      	movs	r3, #0
 800637e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006386:	b2db      	uxtb	r3, r3
 8006388:	2b20      	cmp	r3, #32
 800638a:	d175      	bne.n	8006478 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d002      	beq.n	8006398 <HAL_UART_Transmit+0x2c>
 8006392:	88fb      	ldrh	r3, [r7, #6]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d101      	bne.n	800639c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006398:	2301      	movs	r3, #1
 800639a:	e06e      	b.n	800647a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	2200      	movs	r2, #0
 80063a0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	2221      	movs	r2, #33	@ 0x21
 80063a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80063aa:	f7fc fca1 	bl	8002cf0 <HAL_GetTick>
 80063ae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	88fa      	ldrh	r2, [r7, #6]
 80063b4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	88fa      	ldrh	r2, [r7, #6]
 80063ba:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	689b      	ldr	r3, [r3, #8]
 80063c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063c4:	d108      	bne.n	80063d8 <HAL_UART_Transmit+0x6c>
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	691b      	ldr	r3, [r3, #16]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d104      	bne.n	80063d8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80063ce:	2300      	movs	r3, #0
 80063d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	61bb      	str	r3, [r7, #24]
 80063d6:	e003      	b.n	80063e0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80063dc:	2300      	movs	r3, #0
 80063de:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80063e0:	e02e      	b.n	8006440 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	9300      	str	r3, [sp, #0]
 80063e6:	697b      	ldr	r3, [r7, #20]
 80063e8:	2200      	movs	r2, #0
 80063ea:	2180      	movs	r1, #128	@ 0x80
 80063ec:	68f8      	ldr	r0, [r7, #12]
 80063ee:	f000 f848 	bl	8006482 <UART_WaitOnFlagUntilTimeout>
 80063f2:	4603      	mov	r3, r0
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d005      	beq.n	8006404 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	2220      	movs	r2, #32
 80063fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006400:	2303      	movs	r3, #3
 8006402:	e03a      	b.n	800647a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006404:	69fb      	ldr	r3, [r7, #28]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d10b      	bne.n	8006422 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800640a:	69bb      	ldr	r3, [r7, #24]
 800640c:	881b      	ldrh	r3, [r3, #0]
 800640e:	461a      	mov	r2, r3
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006418:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800641a:	69bb      	ldr	r3, [r7, #24]
 800641c:	3302      	adds	r3, #2
 800641e:	61bb      	str	r3, [r7, #24]
 8006420:	e007      	b.n	8006432 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006422:	69fb      	ldr	r3, [r7, #28]
 8006424:	781a      	ldrb	r2, [r3, #0]
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800642c:	69fb      	ldr	r3, [r7, #28]
 800642e:	3301      	adds	r3, #1
 8006430:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006436:	b29b      	uxth	r3, r3
 8006438:	3b01      	subs	r3, #1
 800643a:	b29a      	uxth	r2, r3
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006444:	b29b      	uxth	r3, r3
 8006446:	2b00      	cmp	r3, #0
 8006448:	d1cb      	bne.n	80063e2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	9300      	str	r3, [sp, #0]
 800644e:	697b      	ldr	r3, [r7, #20]
 8006450:	2200      	movs	r2, #0
 8006452:	2140      	movs	r1, #64	@ 0x40
 8006454:	68f8      	ldr	r0, [r7, #12]
 8006456:	f000 f814 	bl	8006482 <UART_WaitOnFlagUntilTimeout>
 800645a:	4603      	mov	r3, r0
 800645c:	2b00      	cmp	r3, #0
 800645e:	d005      	beq.n	800646c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	2220      	movs	r2, #32
 8006464:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006468:	2303      	movs	r3, #3
 800646a:	e006      	b.n	800647a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2220      	movs	r2, #32
 8006470:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006474:	2300      	movs	r3, #0
 8006476:	e000      	b.n	800647a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006478:	2302      	movs	r3, #2
  }
}
 800647a:	4618      	mov	r0, r3
 800647c:	3720      	adds	r7, #32
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}

08006482 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006482:	b580      	push	{r7, lr}
 8006484:	b086      	sub	sp, #24
 8006486:	af00      	add	r7, sp, #0
 8006488:	60f8      	str	r0, [r7, #12]
 800648a:	60b9      	str	r1, [r7, #8]
 800648c:	603b      	str	r3, [r7, #0]
 800648e:	4613      	mov	r3, r2
 8006490:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006492:	e03b      	b.n	800650c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006494:	6a3b      	ldr	r3, [r7, #32]
 8006496:	f1b3 3fff 	cmp.w	r3, #4294967295
 800649a:	d037      	beq.n	800650c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800649c:	f7fc fc28 	bl	8002cf0 <HAL_GetTick>
 80064a0:	4602      	mov	r2, r0
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	1ad3      	subs	r3, r2, r3
 80064a6:	6a3a      	ldr	r2, [r7, #32]
 80064a8:	429a      	cmp	r2, r3
 80064aa:	d302      	bcc.n	80064b2 <UART_WaitOnFlagUntilTimeout+0x30>
 80064ac:	6a3b      	ldr	r3, [r7, #32]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d101      	bne.n	80064b6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80064b2:	2303      	movs	r3, #3
 80064b4:	e03a      	b.n	800652c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	68db      	ldr	r3, [r3, #12]
 80064bc:	f003 0304 	and.w	r3, r3, #4
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d023      	beq.n	800650c <UART_WaitOnFlagUntilTimeout+0x8a>
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	2b80      	cmp	r3, #128	@ 0x80
 80064c8:	d020      	beq.n	800650c <UART_WaitOnFlagUntilTimeout+0x8a>
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	2b40      	cmp	r3, #64	@ 0x40
 80064ce:	d01d      	beq.n	800650c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f003 0308 	and.w	r3, r3, #8
 80064da:	2b08      	cmp	r3, #8
 80064dc:	d116      	bne.n	800650c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80064de:	2300      	movs	r3, #0
 80064e0:	617b      	str	r3, [r7, #20]
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	617b      	str	r3, [r7, #20]
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	685b      	ldr	r3, [r3, #4]
 80064f0:	617b      	str	r3, [r7, #20]
 80064f2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80064f4:	68f8      	ldr	r0, [r7, #12]
 80064f6:	f000 f81d 	bl	8006534 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2208      	movs	r2, #8
 80064fe:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	2200      	movs	r2, #0
 8006504:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006508:	2301      	movs	r3, #1
 800650a:	e00f      	b.n	800652c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	681a      	ldr	r2, [r3, #0]
 8006512:	68bb      	ldr	r3, [r7, #8]
 8006514:	4013      	ands	r3, r2
 8006516:	68ba      	ldr	r2, [r7, #8]
 8006518:	429a      	cmp	r2, r3
 800651a:	bf0c      	ite	eq
 800651c:	2301      	moveq	r3, #1
 800651e:	2300      	movne	r3, #0
 8006520:	b2db      	uxtb	r3, r3
 8006522:	461a      	mov	r2, r3
 8006524:	79fb      	ldrb	r3, [r7, #7]
 8006526:	429a      	cmp	r2, r3
 8006528:	d0b4      	beq.n	8006494 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800652a:	2300      	movs	r3, #0
}
 800652c:	4618      	mov	r0, r3
 800652e:	3718      	adds	r7, #24
 8006530:	46bd      	mov	sp, r7
 8006532:	bd80      	pop	{r7, pc}

08006534 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006534:	b480      	push	{r7}
 8006536:	b095      	sub	sp, #84	@ 0x54
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	330c      	adds	r3, #12
 8006542:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006544:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006546:	e853 3f00 	ldrex	r3, [r3]
 800654a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800654c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800654e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006552:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	330c      	adds	r3, #12
 800655a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800655c:	643a      	str	r2, [r7, #64]	@ 0x40
 800655e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006560:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006562:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006564:	e841 2300 	strex	r3, r2, [r1]
 8006568:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800656a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800656c:	2b00      	cmp	r3, #0
 800656e:	d1e5      	bne.n	800653c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	3314      	adds	r3, #20
 8006576:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006578:	6a3b      	ldr	r3, [r7, #32]
 800657a:	e853 3f00 	ldrex	r3, [r3]
 800657e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006580:	69fb      	ldr	r3, [r7, #28]
 8006582:	f023 0301 	bic.w	r3, r3, #1
 8006586:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	3314      	adds	r3, #20
 800658e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006590:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006592:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006594:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006596:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006598:	e841 2300 	strex	r3, r2, [r1]
 800659c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800659e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d1e5      	bne.n	8006570 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065a8:	2b01      	cmp	r3, #1
 80065aa:	d119      	bne.n	80065e0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	330c      	adds	r3, #12
 80065b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	e853 3f00 	ldrex	r3, [r3]
 80065ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	f023 0310 	bic.w	r3, r3, #16
 80065c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	330c      	adds	r3, #12
 80065ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80065cc:	61ba      	str	r2, [r7, #24]
 80065ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065d0:	6979      	ldr	r1, [r7, #20]
 80065d2:	69ba      	ldr	r2, [r7, #24]
 80065d4:	e841 2300 	strex	r3, r2, [r1]
 80065d8:	613b      	str	r3, [r7, #16]
   return(result);
 80065da:	693b      	ldr	r3, [r7, #16]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d1e5      	bne.n	80065ac <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2220      	movs	r2, #32
 80065e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2200      	movs	r2, #0
 80065ec:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80065ee:	bf00      	nop
 80065f0:	3754      	adds	r7, #84	@ 0x54
 80065f2:	46bd      	mov	sp, r7
 80065f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f8:	4770      	bx	lr
	...

080065fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80065fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006600:	b0c0      	sub	sp, #256	@ 0x100
 8006602:	af00      	add	r7, sp, #0
 8006604:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	691b      	ldr	r3, [r3, #16]
 8006610:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006618:	68d9      	ldr	r1, [r3, #12]
 800661a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800661e:	681a      	ldr	r2, [r3, #0]
 8006620:	ea40 0301 	orr.w	r3, r0, r1
 8006624:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006626:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800662a:	689a      	ldr	r2, [r3, #8]
 800662c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006630:	691b      	ldr	r3, [r3, #16]
 8006632:	431a      	orrs	r2, r3
 8006634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006638:	695b      	ldr	r3, [r3, #20]
 800663a:	431a      	orrs	r2, r3
 800663c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006640:	69db      	ldr	r3, [r3, #28]
 8006642:	4313      	orrs	r3, r2
 8006644:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006648:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	68db      	ldr	r3, [r3, #12]
 8006650:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006654:	f021 010c 	bic.w	r1, r1, #12
 8006658:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800665c:	681a      	ldr	r2, [r3, #0]
 800665e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006662:	430b      	orrs	r3, r1
 8006664:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006666:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	695b      	ldr	r3, [r3, #20]
 800666e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006672:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006676:	6999      	ldr	r1, [r3, #24]
 8006678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800667c:	681a      	ldr	r2, [r3, #0]
 800667e:	ea40 0301 	orr.w	r3, r0, r1
 8006682:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006684:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006688:	681a      	ldr	r2, [r3, #0]
 800668a:	4b8f      	ldr	r3, [pc, #572]	@ (80068c8 <UART_SetConfig+0x2cc>)
 800668c:	429a      	cmp	r2, r3
 800668e:	d005      	beq.n	800669c <UART_SetConfig+0xa0>
 8006690:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006694:	681a      	ldr	r2, [r3, #0]
 8006696:	4b8d      	ldr	r3, [pc, #564]	@ (80068cc <UART_SetConfig+0x2d0>)
 8006698:	429a      	cmp	r2, r3
 800669a:	d104      	bne.n	80066a6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800669c:	f7fe f964 	bl	8004968 <HAL_RCC_GetPCLK2Freq>
 80066a0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80066a4:	e003      	b.n	80066ae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80066a6:	f7fe f94b 	bl	8004940 <HAL_RCC_GetPCLK1Freq>
 80066aa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80066ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066b2:	69db      	ldr	r3, [r3, #28]
 80066b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80066b8:	f040 810c 	bne.w	80068d4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80066bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80066c0:	2200      	movs	r2, #0
 80066c2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80066c6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80066ca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80066ce:	4622      	mov	r2, r4
 80066d0:	462b      	mov	r3, r5
 80066d2:	1891      	adds	r1, r2, r2
 80066d4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80066d6:	415b      	adcs	r3, r3
 80066d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80066da:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80066de:	4621      	mov	r1, r4
 80066e0:	eb12 0801 	adds.w	r8, r2, r1
 80066e4:	4629      	mov	r1, r5
 80066e6:	eb43 0901 	adc.w	r9, r3, r1
 80066ea:	f04f 0200 	mov.w	r2, #0
 80066ee:	f04f 0300 	mov.w	r3, #0
 80066f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80066f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80066fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80066fe:	4690      	mov	r8, r2
 8006700:	4699      	mov	r9, r3
 8006702:	4623      	mov	r3, r4
 8006704:	eb18 0303 	adds.w	r3, r8, r3
 8006708:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800670c:	462b      	mov	r3, r5
 800670e:	eb49 0303 	adc.w	r3, r9, r3
 8006712:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006716:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	2200      	movs	r2, #0
 800671e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006722:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006726:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800672a:	460b      	mov	r3, r1
 800672c:	18db      	adds	r3, r3, r3
 800672e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006730:	4613      	mov	r3, r2
 8006732:	eb42 0303 	adc.w	r3, r2, r3
 8006736:	657b      	str	r3, [r7, #84]	@ 0x54
 8006738:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800673c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006740:	f7fa fb52 	bl	8000de8 <__aeabi_uldivmod>
 8006744:	4602      	mov	r2, r0
 8006746:	460b      	mov	r3, r1
 8006748:	4b61      	ldr	r3, [pc, #388]	@ (80068d0 <UART_SetConfig+0x2d4>)
 800674a:	fba3 2302 	umull	r2, r3, r3, r2
 800674e:	095b      	lsrs	r3, r3, #5
 8006750:	011c      	lsls	r4, r3, #4
 8006752:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006756:	2200      	movs	r2, #0
 8006758:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800675c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006760:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006764:	4642      	mov	r2, r8
 8006766:	464b      	mov	r3, r9
 8006768:	1891      	adds	r1, r2, r2
 800676a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800676c:	415b      	adcs	r3, r3
 800676e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006770:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006774:	4641      	mov	r1, r8
 8006776:	eb12 0a01 	adds.w	sl, r2, r1
 800677a:	4649      	mov	r1, r9
 800677c:	eb43 0b01 	adc.w	fp, r3, r1
 8006780:	f04f 0200 	mov.w	r2, #0
 8006784:	f04f 0300 	mov.w	r3, #0
 8006788:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800678c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006790:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006794:	4692      	mov	sl, r2
 8006796:	469b      	mov	fp, r3
 8006798:	4643      	mov	r3, r8
 800679a:	eb1a 0303 	adds.w	r3, sl, r3
 800679e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80067a2:	464b      	mov	r3, r9
 80067a4:	eb4b 0303 	adc.w	r3, fp, r3
 80067a8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80067ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067b0:	685b      	ldr	r3, [r3, #4]
 80067b2:	2200      	movs	r2, #0
 80067b4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80067b8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80067bc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80067c0:	460b      	mov	r3, r1
 80067c2:	18db      	adds	r3, r3, r3
 80067c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80067c6:	4613      	mov	r3, r2
 80067c8:	eb42 0303 	adc.w	r3, r2, r3
 80067cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80067ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80067d2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80067d6:	f7fa fb07 	bl	8000de8 <__aeabi_uldivmod>
 80067da:	4602      	mov	r2, r0
 80067dc:	460b      	mov	r3, r1
 80067de:	4611      	mov	r1, r2
 80067e0:	4b3b      	ldr	r3, [pc, #236]	@ (80068d0 <UART_SetConfig+0x2d4>)
 80067e2:	fba3 2301 	umull	r2, r3, r3, r1
 80067e6:	095b      	lsrs	r3, r3, #5
 80067e8:	2264      	movs	r2, #100	@ 0x64
 80067ea:	fb02 f303 	mul.w	r3, r2, r3
 80067ee:	1acb      	subs	r3, r1, r3
 80067f0:	00db      	lsls	r3, r3, #3
 80067f2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80067f6:	4b36      	ldr	r3, [pc, #216]	@ (80068d0 <UART_SetConfig+0x2d4>)
 80067f8:	fba3 2302 	umull	r2, r3, r3, r2
 80067fc:	095b      	lsrs	r3, r3, #5
 80067fe:	005b      	lsls	r3, r3, #1
 8006800:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006804:	441c      	add	r4, r3
 8006806:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800680a:	2200      	movs	r2, #0
 800680c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006810:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006814:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006818:	4642      	mov	r2, r8
 800681a:	464b      	mov	r3, r9
 800681c:	1891      	adds	r1, r2, r2
 800681e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006820:	415b      	adcs	r3, r3
 8006822:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006824:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006828:	4641      	mov	r1, r8
 800682a:	1851      	adds	r1, r2, r1
 800682c:	6339      	str	r1, [r7, #48]	@ 0x30
 800682e:	4649      	mov	r1, r9
 8006830:	414b      	adcs	r3, r1
 8006832:	637b      	str	r3, [r7, #52]	@ 0x34
 8006834:	f04f 0200 	mov.w	r2, #0
 8006838:	f04f 0300 	mov.w	r3, #0
 800683c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006840:	4659      	mov	r1, fp
 8006842:	00cb      	lsls	r3, r1, #3
 8006844:	4651      	mov	r1, sl
 8006846:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800684a:	4651      	mov	r1, sl
 800684c:	00ca      	lsls	r2, r1, #3
 800684e:	4610      	mov	r0, r2
 8006850:	4619      	mov	r1, r3
 8006852:	4603      	mov	r3, r0
 8006854:	4642      	mov	r2, r8
 8006856:	189b      	adds	r3, r3, r2
 8006858:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800685c:	464b      	mov	r3, r9
 800685e:	460a      	mov	r2, r1
 8006860:	eb42 0303 	adc.w	r3, r2, r3
 8006864:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	2200      	movs	r2, #0
 8006870:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006874:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006878:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800687c:	460b      	mov	r3, r1
 800687e:	18db      	adds	r3, r3, r3
 8006880:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006882:	4613      	mov	r3, r2
 8006884:	eb42 0303 	adc.w	r3, r2, r3
 8006888:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800688a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800688e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006892:	f7fa faa9 	bl	8000de8 <__aeabi_uldivmod>
 8006896:	4602      	mov	r2, r0
 8006898:	460b      	mov	r3, r1
 800689a:	4b0d      	ldr	r3, [pc, #52]	@ (80068d0 <UART_SetConfig+0x2d4>)
 800689c:	fba3 1302 	umull	r1, r3, r3, r2
 80068a0:	095b      	lsrs	r3, r3, #5
 80068a2:	2164      	movs	r1, #100	@ 0x64
 80068a4:	fb01 f303 	mul.w	r3, r1, r3
 80068a8:	1ad3      	subs	r3, r2, r3
 80068aa:	00db      	lsls	r3, r3, #3
 80068ac:	3332      	adds	r3, #50	@ 0x32
 80068ae:	4a08      	ldr	r2, [pc, #32]	@ (80068d0 <UART_SetConfig+0x2d4>)
 80068b0:	fba2 2303 	umull	r2, r3, r2, r3
 80068b4:	095b      	lsrs	r3, r3, #5
 80068b6:	f003 0207 	and.w	r2, r3, #7
 80068ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	4422      	add	r2, r4
 80068c2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80068c4:	e106      	b.n	8006ad4 <UART_SetConfig+0x4d8>
 80068c6:	bf00      	nop
 80068c8:	40011000 	.word	0x40011000
 80068cc:	40011400 	.word	0x40011400
 80068d0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80068d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80068d8:	2200      	movs	r2, #0
 80068da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80068de:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80068e2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80068e6:	4642      	mov	r2, r8
 80068e8:	464b      	mov	r3, r9
 80068ea:	1891      	adds	r1, r2, r2
 80068ec:	6239      	str	r1, [r7, #32]
 80068ee:	415b      	adcs	r3, r3
 80068f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80068f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80068f6:	4641      	mov	r1, r8
 80068f8:	1854      	adds	r4, r2, r1
 80068fa:	4649      	mov	r1, r9
 80068fc:	eb43 0501 	adc.w	r5, r3, r1
 8006900:	f04f 0200 	mov.w	r2, #0
 8006904:	f04f 0300 	mov.w	r3, #0
 8006908:	00eb      	lsls	r3, r5, #3
 800690a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800690e:	00e2      	lsls	r2, r4, #3
 8006910:	4614      	mov	r4, r2
 8006912:	461d      	mov	r5, r3
 8006914:	4643      	mov	r3, r8
 8006916:	18e3      	adds	r3, r4, r3
 8006918:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800691c:	464b      	mov	r3, r9
 800691e:	eb45 0303 	adc.w	r3, r5, r3
 8006922:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006926:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800692a:	685b      	ldr	r3, [r3, #4]
 800692c:	2200      	movs	r2, #0
 800692e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006932:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006936:	f04f 0200 	mov.w	r2, #0
 800693a:	f04f 0300 	mov.w	r3, #0
 800693e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006942:	4629      	mov	r1, r5
 8006944:	008b      	lsls	r3, r1, #2
 8006946:	4621      	mov	r1, r4
 8006948:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800694c:	4621      	mov	r1, r4
 800694e:	008a      	lsls	r2, r1, #2
 8006950:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006954:	f7fa fa48 	bl	8000de8 <__aeabi_uldivmod>
 8006958:	4602      	mov	r2, r0
 800695a:	460b      	mov	r3, r1
 800695c:	4b60      	ldr	r3, [pc, #384]	@ (8006ae0 <UART_SetConfig+0x4e4>)
 800695e:	fba3 2302 	umull	r2, r3, r3, r2
 8006962:	095b      	lsrs	r3, r3, #5
 8006964:	011c      	lsls	r4, r3, #4
 8006966:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800696a:	2200      	movs	r2, #0
 800696c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006970:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006974:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006978:	4642      	mov	r2, r8
 800697a:	464b      	mov	r3, r9
 800697c:	1891      	adds	r1, r2, r2
 800697e:	61b9      	str	r1, [r7, #24]
 8006980:	415b      	adcs	r3, r3
 8006982:	61fb      	str	r3, [r7, #28]
 8006984:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006988:	4641      	mov	r1, r8
 800698a:	1851      	adds	r1, r2, r1
 800698c:	6139      	str	r1, [r7, #16]
 800698e:	4649      	mov	r1, r9
 8006990:	414b      	adcs	r3, r1
 8006992:	617b      	str	r3, [r7, #20]
 8006994:	f04f 0200 	mov.w	r2, #0
 8006998:	f04f 0300 	mov.w	r3, #0
 800699c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80069a0:	4659      	mov	r1, fp
 80069a2:	00cb      	lsls	r3, r1, #3
 80069a4:	4651      	mov	r1, sl
 80069a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80069aa:	4651      	mov	r1, sl
 80069ac:	00ca      	lsls	r2, r1, #3
 80069ae:	4610      	mov	r0, r2
 80069b0:	4619      	mov	r1, r3
 80069b2:	4603      	mov	r3, r0
 80069b4:	4642      	mov	r2, r8
 80069b6:	189b      	adds	r3, r3, r2
 80069b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80069bc:	464b      	mov	r3, r9
 80069be:	460a      	mov	r2, r1
 80069c0:	eb42 0303 	adc.w	r3, r2, r3
 80069c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80069c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069cc:	685b      	ldr	r3, [r3, #4]
 80069ce:	2200      	movs	r2, #0
 80069d0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80069d2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80069d4:	f04f 0200 	mov.w	r2, #0
 80069d8:	f04f 0300 	mov.w	r3, #0
 80069dc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80069e0:	4649      	mov	r1, r9
 80069e2:	008b      	lsls	r3, r1, #2
 80069e4:	4641      	mov	r1, r8
 80069e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80069ea:	4641      	mov	r1, r8
 80069ec:	008a      	lsls	r2, r1, #2
 80069ee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80069f2:	f7fa f9f9 	bl	8000de8 <__aeabi_uldivmod>
 80069f6:	4602      	mov	r2, r0
 80069f8:	460b      	mov	r3, r1
 80069fa:	4611      	mov	r1, r2
 80069fc:	4b38      	ldr	r3, [pc, #224]	@ (8006ae0 <UART_SetConfig+0x4e4>)
 80069fe:	fba3 2301 	umull	r2, r3, r3, r1
 8006a02:	095b      	lsrs	r3, r3, #5
 8006a04:	2264      	movs	r2, #100	@ 0x64
 8006a06:	fb02 f303 	mul.w	r3, r2, r3
 8006a0a:	1acb      	subs	r3, r1, r3
 8006a0c:	011b      	lsls	r3, r3, #4
 8006a0e:	3332      	adds	r3, #50	@ 0x32
 8006a10:	4a33      	ldr	r2, [pc, #204]	@ (8006ae0 <UART_SetConfig+0x4e4>)
 8006a12:	fba2 2303 	umull	r2, r3, r2, r3
 8006a16:	095b      	lsrs	r3, r3, #5
 8006a18:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006a1c:	441c      	add	r4, r3
 8006a1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a22:	2200      	movs	r2, #0
 8006a24:	673b      	str	r3, [r7, #112]	@ 0x70
 8006a26:	677a      	str	r2, [r7, #116]	@ 0x74
 8006a28:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006a2c:	4642      	mov	r2, r8
 8006a2e:	464b      	mov	r3, r9
 8006a30:	1891      	adds	r1, r2, r2
 8006a32:	60b9      	str	r1, [r7, #8]
 8006a34:	415b      	adcs	r3, r3
 8006a36:	60fb      	str	r3, [r7, #12]
 8006a38:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006a3c:	4641      	mov	r1, r8
 8006a3e:	1851      	adds	r1, r2, r1
 8006a40:	6039      	str	r1, [r7, #0]
 8006a42:	4649      	mov	r1, r9
 8006a44:	414b      	adcs	r3, r1
 8006a46:	607b      	str	r3, [r7, #4]
 8006a48:	f04f 0200 	mov.w	r2, #0
 8006a4c:	f04f 0300 	mov.w	r3, #0
 8006a50:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006a54:	4659      	mov	r1, fp
 8006a56:	00cb      	lsls	r3, r1, #3
 8006a58:	4651      	mov	r1, sl
 8006a5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006a5e:	4651      	mov	r1, sl
 8006a60:	00ca      	lsls	r2, r1, #3
 8006a62:	4610      	mov	r0, r2
 8006a64:	4619      	mov	r1, r3
 8006a66:	4603      	mov	r3, r0
 8006a68:	4642      	mov	r2, r8
 8006a6a:	189b      	adds	r3, r3, r2
 8006a6c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006a6e:	464b      	mov	r3, r9
 8006a70:	460a      	mov	r2, r1
 8006a72:	eb42 0303 	adc.w	r3, r2, r3
 8006a76:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006a78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a7c:	685b      	ldr	r3, [r3, #4]
 8006a7e:	2200      	movs	r2, #0
 8006a80:	663b      	str	r3, [r7, #96]	@ 0x60
 8006a82:	667a      	str	r2, [r7, #100]	@ 0x64
 8006a84:	f04f 0200 	mov.w	r2, #0
 8006a88:	f04f 0300 	mov.w	r3, #0
 8006a8c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006a90:	4649      	mov	r1, r9
 8006a92:	008b      	lsls	r3, r1, #2
 8006a94:	4641      	mov	r1, r8
 8006a96:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a9a:	4641      	mov	r1, r8
 8006a9c:	008a      	lsls	r2, r1, #2
 8006a9e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006aa2:	f7fa f9a1 	bl	8000de8 <__aeabi_uldivmod>
 8006aa6:	4602      	mov	r2, r0
 8006aa8:	460b      	mov	r3, r1
 8006aaa:	4b0d      	ldr	r3, [pc, #52]	@ (8006ae0 <UART_SetConfig+0x4e4>)
 8006aac:	fba3 1302 	umull	r1, r3, r3, r2
 8006ab0:	095b      	lsrs	r3, r3, #5
 8006ab2:	2164      	movs	r1, #100	@ 0x64
 8006ab4:	fb01 f303 	mul.w	r3, r1, r3
 8006ab8:	1ad3      	subs	r3, r2, r3
 8006aba:	011b      	lsls	r3, r3, #4
 8006abc:	3332      	adds	r3, #50	@ 0x32
 8006abe:	4a08      	ldr	r2, [pc, #32]	@ (8006ae0 <UART_SetConfig+0x4e4>)
 8006ac0:	fba2 2303 	umull	r2, r3, r2, r3
 8006ac4:	095b      	lsrs	r3, r3, #5
 8006ac6:	f003 020f 	and.w	r2, r3, #15
 8006aca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4422      	add	r2, r4
 8006ad2:	609a      	str	r2, [r3, #8]
}
 8006ad4:	bf00      	nop
 8006ad6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006ada:	46bd      	mov	sp, r7
 8006adc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006ae0:	51eb851f 	.word	0x51eb851f

08006ae4 <arm_mean_q31>:
 8006ae4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ae8:	ea5f 0891 	movs.w	r8, r1, lsr #2
 8006aec:	468e      	mov	lr, r1
 8006aee:	4691      	mov	r9, r2
 8006af0:	d033      	beq.n	8006b5a <arm_mean_q31+0x76>
 8006af2:	f100 0110 	add.w	r1, r0, #16
 8006af6:	46c4      	mov	ip, r8
 8006af8:	2200      	movs	r2, #0
 8006afa:	2300      	movs	r3, #0
 8006afc:	f851 7c10 	ldr.w	r7, [r1, #-16]
 8006b00:	f851 6c0c 	ldr.w	r6, [r1, #-12]
 8006b04:	f851 5c08 	ldr.w	r5, [r1, #-8]
 8006b08:	f851 4c04 	ldr.w	r4, [r1, #-4]
 8006b0c:	19d2      	adds	r2, r2, r7
 8006b0e:	eb43 73e7 	adc.w	r3, r3, r7, asr #31
 8006b12:	1992      	adds	r2, r2, r6
 8006b14:	eb43 73e6 	adc.w	r3, r3, r6, asr #31
 8006b18:	1952      	adds	r2, r2, r5
 8006b1a:	eb43 73e5 	adc.w	r3, r3, r5, asr #31
 8006b1e:	1912      	adds	r2, r2, r4
 8006b20:	eb43 73e4 	adc.w	r3, r3, r4, asr #31
 8006b24:	f1bc 0c01 	subs.w	ip, ip, #1
 8006b28:	f101 0110 	add.w	r1, r1, #16
 8006b2c:	d1e6      	bne.n	8006afc <arm_mean_q31+0x18>
 8006b2e:	eb00 1008 	add.w	r0, r0, r8, lsl #4
 8006b32:	f01e 0103 	ands.w	r1, lr, #3
 8006b36:	d006      	beq.n	8006b46 <arm_mean_q31+0x62>
 8006b38:	f850 4b04 	ldr.w	r4, [r0], #4
 8006b3c:	1912      	adds	r2, r2, r4
 8006b3e:	eb43 73e4 	adc.w	r3, r3, r4, asr #31
 8006b42:	3901      	subs	r1, #1
 8006b44:	d1f8      	bne.n	8006b38 <arm_mean_q31+0x54>
 8006b46:	4610      	mov	r0, r2
 8006b48:	4672      	mov	r2, lr
 8006b4a:	4619      	mov	r1, r3
 8006b4c:	17d3      	asrs	r3, r2, #31
 8006b4e:	f7fa f8fb 	bl	8000d48 <__aeabi_ldivmod>
 8006b52:	f8c9 0000 	str.w	r0, [r9]
 8006b56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	e7e8      	b.n	8006b32 <arm_mean_q31+0x4e>

08006b60 <arm_rfft_fast_init_f32>:
 8006b60:	084b      	lsrs	r3, r1, #1
 8006b62:	2b80      	cmp	r3, #128	@ 0x80
 8006b64:	b410      	push	{r4}
 8006b66:	8201      	strh	r1, [r0, #16]
 8006b68:	8003      	strh	r3, [r0, #0]
 8006b6a:	d047      	beq.n	8006bfc <arm_rfft_fast_init_f32+0x9c>
 8006b6c:	d917      	bls.n	8006b9e <arm_rfft_fast_init_f32+0x3e>
 8006b6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b72:	d03d      	beq.n	8006bf0 <arm_rfft_fast_init_f32+0x90>
 8006b74:	d929      	bls.n	8006bca <arm_rfft_fast_init_f32+0x6a>
 8006b76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b7a:	d020      	beq.n	8006bbe <arm_rfft_fast_init_f32+0x5e>
 8006b7c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006b80:	d113      	bne.n	8006baa <arm_rfft_fast_init_f32+0x4a>
 8006b82:	4921      	ldr	r1, [pc, #132]	@ (8006c08 <arm_rfft_fast_init_f32+0xa8>)
 8006b84:	4a21      	ldr	r2, [pc, #132]	@ (8006c0c <arm_rfft_fast_init_f32+0xac>)
 8006b86:	4b22      	ldr	r3, [pc, #136]	@ (8006c10 <arm_rfft_fast_init_f32+0xb0>)
 8006b88:	f44f 646e 	mov.w	r4, #3808	@ 0xee0
 8006b8c:	8184      	strh	r4, [r0, #12]
 8006b8e:	6081      	str	r1, [r0, #8]
 8006b90:	6042      	str	r2, [r0, #4]
 8006b92:	6143      	str	r3, [r0, #20]
 8006b94:	2000      	movs	r0, #0
 8006b96:	b240      	sxtb	r0, r0
 8006b98:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b9c:	4770      	bx	lr
 8006b9e:	2b20      	cmp	r3, #32
 8006ba0:	d01c      	beq.n	8006bdc <arm_rfft_fast_init_f32+0x7c>
 8006ba2:	2b40      	cmp	r3, #64	@ 0x40
 8006ba4:	d006      	beq.n	8006bb4 <arm_rfft_fast_init_f32+0x54>
 8006ba6:	2b10      	cmp	r3, #16
 8006ba8:	d01d      	beq.n	8006be6 <arm_rfft_fast_init_f32+0x86>
 8006baa:	20ff      	movs	r0, #255	@ 0xff
 8006bac:	b240      	sxtb	r0, r0
 8006bae:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006bb2:	4770      	bx	lr
 8006bb4:	2438      	movs	r4, #56	@ 0x38
 8006bb6:	4917      	ldr	r1, [pc, #92]	@ (8006c14 <arm_rfft_fast_init_f32+0xb4>)
 8006bb8:	4a17      	ldr	r2, [pc, #92]	@ (8006c18 <arm_rfft_fast_init_f32+0xb8>)
 8006bba:	4b18      	ldr	r3, [pc, #96]	@ (8006c1c <arm_rfft_fast_init_f32+0xbc>)
 8006bbc:	e7e6      	b.n	8006b8c <arm_rfft_fast_init_f32+0x2c>
 8006bbe:	f44f 64e1 	mov.w	r4, #1800	@ 0x708
 8006bc2:	4917      	ldr	r1, [pc, #92]	@ (8006c20 <arm_rfft_fast_init_f32+0xc0>)
 8006bc4:	4a17      	ldr	r2, [pc, #92]	@ (8006c24 <arm_rfft_fast_init_f32+0xc4>)
 8006bc6:	4b18      	ldr	r3, [pc, #96]	@ (8006c28 <arm_rfft_fast_init_f32+0xc8>)
 8006bc8:	e7e0      	b.n	8006b8c <arm_rfft_fast_init_f32+0x2c>
 8006bca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006bce:	d1ec      	bne.n	8006baa <arm_rfft_fast_init_f32+0x4a>
 8006bd0:	f44f 74dc 	mov.w	r4, #440	@ 0x1b8
 8006bd4:	4915      	ldr	r1, [pc, #84]	@ (8006c2c <arm_rfft_fast_init_f32+0xcc>)
 8006bd6:	4a16      	ldr	r2, [pc, #88]	@ (8006c30 <arm_rfft_fast_init_f32+0xd0>)
 8006bd8:	4b16      	ldr	r3, [pc, #88]	@ (8006c34 <arm_rfft_fast_init_f32+0xd4>)
 8006bda:	e7d7      	b.n	8006b8c <arm_rfft_fast_init_f32+0x2c>
 8006bdc:	2430      	movs	r4, #48	@ 0x30
 8006bde:	4916      	ldr	r1, [pc, #88]	@ (8006c38 <arm_rfft_fast_init_f32+0xd8>)
 8006be0:	4a16      	ldr	r2, [pc, #88]	@ (8006c3c <arm_rfft_fast_init_f32+0xdc>)
 8006be2:	4b17      	ldr	r3, [pc, #92]	@ (8006c40 <arm_rfft_fast_init_f32+0xe0>)
 8006be4:	e7d2      	b.n	8006b8c <arm_rfft_fast_init_f32+0x2c>
 8006be6:	2414      	movs	r4, #20
 8006be8:	4916      	ldr	r1, [pc, #88]	@ (8006c44 <arm_rfft_fast_init_f32+0xe4>)
 8006bea:	4a17      	ldr	r2, [pc, #92]	@ (8006c48 <arm_rfft_fast_init_f32+0xe8>)
 8006bec:	4b17      	ldr	r3, [pc, #92]	@ (8006c4c <arm_rfft_fast_init_f32+0xec>)
 8006bee:	e7cd      	b.n	8006b8c <arm_rfft_fast_init_f32+0x2c>
 8006bf0:	f44f 74e0 	mov.w	r4, #448	@ 0x1c0
 8006bf4:	4916      	ldr	r1, [pc, #88]	@ (8006c50 <arm_rfft_fast_init_f32+0xf0>)
 8006bf6:	4a17      	ldr	r2, [pc, #92]	@ (8006c54 <arm_rfft_fast_init_f32+0xf4>)
 8006bf8:	4b17      	ldr	r3, [pc, #92]	@ (8006c58 <arm_rfft_fast_init_f32+0xf8>)
 8006bfa:	e7c7      	b.n	8006b8c <arm_rfft_fast_init_f32+0x2c>
 8006bfc:	24d0      	movs	r4, #208	@ 0xd0
 8006bfe:	4917      	ldr	r1, [pc, #92]	@ (8006c5c <arm_rfft_fast_init_f32+0xfc>)
 8006c00:	4a17      	ldr	r2, [pc, #92]	@ (8006c60 <arm_rfft_fast_init_f32+0x100>)
 8006c02:	4b18      	ldr	r3, [pc, #96]	@ (8006c64 <arm_rfft_fast_init_f32+0x104>)
 8006c04:	e7c2      	b.n	8006b8c <arm_rfft_fast_init_f32+0x2c>
 8006c06:	bf00      	nop
 8006c08:	08019e7c 	.word	0x08019e7c
 8006c0c:	0800b074 	.word	0x0800b074
 8006c10:	080111e4 	.word	0x080111e4
 8006c14:	0800f174 	.word	0x0800f174
 8006c18:	0801bc3c 	.word	0x0801bc3c
 8006c1c:	0801e12c 	.word	0x0801e12c
 8006c20:	08017b64 	.word	0x08017b64
 8006c24:	08015a64 	.word	0x08015a64
 8006c28:	0800f1e4 	.word	0x0800f1e4
 8006c2c:	0801ddbc 	.word	0x0801ddbc
 8006c30:	080151e4 	.word	0x080151e4
 8006c34:	0801be3c 	.word	0x0801be3c
 8006c38:	08018a1c 	.word	0x08018a1c
 8006c3c:	08017a64 	.word	0x08017a64
 8006c40:	0800f074 	.word	0x0800f074
 8006c44:	08018974 	.word	0x08018974
 8006c48:	080159e4 	.word	0x080159e4
 8006c4c:	0801899c 	.word	0x0801899c
 8006c50:	0801c63c 	.word	0x0801c63c
 8006c54:	08018e7c 	.word	0x08018e7c
 8006c58:	0801c9bc 	.word	0x0801c9bc
 8006c5c:	0801e32c 	.word	0x0801e32c
 8006c60:	08018a7c 	.word	0x08018a7c
 8006c64:	0801d9bc 	.word	0x0801d9bc

08006c68 <arm_rfft_fast_f32>:
 8006c68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c6c:	8a06      	ldrh	r6, [r0, #16]
 8006c6e:	0876      	lsrs	r6, r6, #1
 8006c70:	4607      	mov	r7, r0
 8006c72:	4615      	mov	r5, r2
 8006c74:	8006      	strh	r6, [r0, #0]
 8006c76:	460c      	mov	r4, r1
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d15c      	bne.n	8006d36 <arm_rfft_fast_f32+0xce>
 8006c7c:	461a      	mov	r2, r3
 8006c7e:	2301      	movs	r3, #1
 8006c80:	f000 fbe6 	bl	8007450 <arm_cfft_f32>
 8006c84:	edd4 7a00 	vldr	s15, [r4]
 8006c88:	ed94 7a01 	vldr	s14, [r4, #4]
 8006c8c:	883e      	ldrh	r6, [r7, #0]
 8006c8e:	6978      	ldr	r0, [r7, #20]
 8006c90:	ee37 7a07 	vadd.f32	s14, s14, s14
 8006c94:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8006c98:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 8006c9c:	ee77 6a87 	vadd.f32	s13, s15, s14
 8006ca0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006ca4:	3e01      	subs	r6, #1
 8006ca6:	ee26 7aa3 	vmul.f32	s14, s13, s7
 8006caa:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8006cae:	eb04 03c6 	add.w	r3, r4, r6, lsl #3
 8006cb2:	ed85 7a00 	vstr	s14, [r5]
 8006cb6:	edc5 7a01 	vstr	s15, [r5, #4]
 8006cba:	3010      	adds	r0, #16
 8006cbc:	f105 0210 	add.w	r2, r5, #16
 8006cc0:	3b08      	subs	r3, #8
 8006cc2:	f104 0110 	add.w	r1, r4, #16
 8006cc6:	ed51 4a02 	vldr	s9, [r1, #-8]
 8006cca:	ed93 5a02 	vldr	s10, [r3, #8]
 8006cce:	ed11 7a01 	vldr	s14, [r1, #-4]
 8006cd2:	ed10 6a02 	vldr	s12, [r0, #-8]
 8006cd6:	edd3 5a03 	vldr	s11, [r3, #12]
 8006cda:	ed50 6a01 	vldr	s13, [r0, #-4]
 8006cde:	ee75 7a64 	vsub.f32	s15, s10, s9
 8006ce2:	ee35 4a87 	vadd.f32	s8, s11, s14
 8006ce6:	ee35 5a24 	vadd.f32	s10, s10, s9
 8006cea:	ee77 5a65 	vsub.f32	s11, s14, s11
 8006cee:	ee66 4a27 	vmul.f32	s9, s12, s15
 8006cf2:	ee26 7aa7 	vmul.f32	s14, s13, s15
 8006cf6:	ee34 5a85 	vadd.f32	s10, s9, s10
 8006cfa:	ee26 6a04 	vmul.f32	s12, s12, s8
 8006cfe:	ee66 6a84 	vmul.f32	s13, s13, s8
 8006d02:	ee77 7a25 	vadd.f32	s15, s14, s11
 8006d06:	ee76 6a85 	vadd.f32	s13, s13, s10
 8006d0a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8006d0e:	ee66 6aa3 	vmul.f32	s13, s13, s7
 8006d12:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8006d16:	3e01      	subs	r6, #1
 8006d18:	ed42 6a02 	vstr	s13, [r2, #-8]
 8006d1c:	ed42 7a01 	vstr	s15, [r2, #-4]
 8006d20:	f1a3 0308 	sub.w	r3, r3, #8
 8006d24:	f101 0108 	add.w	r1, r1, #8
 8006d28:	f100 0008 	add.w	r0, r0, #8
 8006d2c:	f102 0208 	add.w	r2, r2, #8
 8006d30:	d1c9      	bne.n	8006cc6 <arm_rfft_fast_f32+0x5e>
 8006d32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d36:	edd1 7a00 	vldr	s15, [r1]
 8006d3a:	edd1 6a01 	vldr	s13, [r1, #4]
 8006d3e:	6941      	ldr	r1, [r0, #20]
 8006d40:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8006d44:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006d48:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 8006d4c:	ee27 7a23 	vmul.f32	s14, s14, s7
 8006d50:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8006d54:	3e01      	subs	r6, #1
 8006d56:	ed82 7a00 	vstr	s14, [r2]
 8006d5a:	edc2 7a01 	vstr	s15, [r2, #4]
 8006d5e:	00f0      	lsls	r0, r6, #3
 8006d60:	b3ee      	cbz	r6, 8006dde <arm_rfft_fast_f32+0x176>
 8006d62:	3808      	subs	r0, #8
 8006d64:	f101 0e10 	add.w	lr, r1, #16
 8006d68:	4420      	add	r0, r4
 8006d6a:	f104 0110 	add.w	r1, r4, #16
 8006d6e:	f102 0c10 	add.w	ip, r2, #16
 8006d72:	ed90 7a02 	vldr	s14, [r0, #8]
 8006d76:	ed51 6a02 	vldr	s13, [r1, #-8]
 8006d7a:	ed1e 6a02 	vldr	s12, [lr, #-8]
 8006d7e:	ed90 4a03 	vldr	s8, [r0, #12]
 8006d82:	ed11 5a01 	vldr	s10, [r1, #-4]
 8006d86:	ed5e 5a01 	vldr	s11, [lr, #-4]
 8006d8a:	ee76 7ac7 	vsub.f32	s15, s13, s14
 8006d8e:	ee74 4a05 	vadd.f32	s9, s8, s10
 8006d92:	ee26 3a27 	vmul.f32	s6, s12, s15
 8006d96:	ee77 6a26 	vadd.f32	s13, s14, s13
 8006d9a:	ee35 5a44 	vsub.f32	s10, s10, s8
 8006d9e:	ee25 7aa7 	vmul.f32	s14, s11, s15
 8006da2:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8006da6:	ee77 7a05 	vadd.f32	s15, s14, s10
 8006daa:	ee26 6a24 	vmul.f32	s12, s12, s9
 8006dae:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8006db2:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8006db6:	ee36 7ae5 	vsub.f32	s14, s13, s11
 8006dba:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8006dbe:	ee27 7a23 	vmul.f32	s14, s14, s7
 8006dc2:	3e01      	subs	r6, #1
 8006dc4:	ed0c 7a02 	vstr	s14, [ip, #-8]
 8006dc8:	ed4c 7a01 	vstr	s15, [ip, #-4]
 8006dcc:	f1a0 0008 	sub.w	r0, r0, #8
 8006dd0:	f101 0108 	add.w	r1, r1, #8
 8006dd4:	f10e 0e08 	add.w	lr, lr, #8
 8006dd8:	f10c 0c08 	add.w	ip, ip, #8
 8006ddc:	d1c9      	bne.n	8006d72 <arm_rfft_fast_f32+0x10a>
 8006dde:	4638      	mov	r0, r7
 8006de0:	4629      	mov	r1, r5
 8006de2:	461a      	mov	r2, r3
 8006de4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006de8:	2301      	movs	r3, #1
 8006dea:	f000 bb31 	b.w	8007450 <arm_cfft_f32>
 8006dee:	bf00      	nop

08006df0 <arm_cfft_radix8by2_f32>:
 8006df0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006df4:	ed2d 8b08 	vpush	{d8-d11}
 8006df8:	f8b0 e000 	ldrh.w	lr, [r0]
 8006dfc:	6842      	ldr	r2, [r0, #4]
 8006dfe:	ea4f 0c5e 	mov.w	ip, lr, lsr #1
 8006e02:	eb01 088e 	add.w	r8, r1, lr, lsl #2
 8006e06:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 8006e0a:	4607      	mov	r7, r0
 8006e0c:	ea4f 038c 	mov.w	r3, ip, lsl #2
 8006e10:	f000 80af 	beq.w	8006f72 <arm_cfft_radix8by2_f32+0x182>
 8006e14:	3310      	adds	r3, #16
 8006e16:	18ce      	adds	r6, r1, r3
 8006e18:	3210      	adds	r2, #16
 8006e1a:	4443      	add	r3, r8
 8006e1c:	f101 0510 	add.w	r5, r1, #16
 8006e20:	f108 0410 	add.w	r4, r8, #16
 8006e24:	ed54 1a04 	vldr	s3, [r4, #-16]
 8006e28:	ed13 4a04 	vldr	s8, [r3, #-16]
 8006e2c:	ed53 3a03 	vldr	s7, [r3, #-12]
 8006e30:	ed53 5a02 	vldr	s11, [r3, #-8]
 8006e34:	ed13 5a01 	vldr	s10, [r3, #-4]
 8006e38:	ed54 6a03 	vldr	s13, [r4, #-12]
 8006e3c:	ed14 0a02 	vldr	s0, [r4, #-8]
 8006e40:	ed16 2a04 	vldr	s4, [r6, #-16]
 8006e44:	ed56 2a03 	vldr	s5, [r6, #-12]
 8006e48:	ed15 6a03 	vldr	s12, [r5, #-12]
 8006e4c:	ed15 7a01 	vldr	s14, [r5, #-4]
 8006e50:	ed15 3a04 	vldr	s6, [r5, #-16]
 8006e54:	ed54 7a01 	vldr	s15, [r4, #-4]
 8006e58:	ed56 0a02 	vldr	s1, [r6, #-8]
 8006e5c:	ed16 1a01 	vldr	s2, [r6, #-4]
 8006e60:	ed55 4a02 	vldr	s9, [r5, #-8]
 8006e64:	ee73 ba21 	vadd.f32	s23, s6, s3
 8006e68:	ee36 ba26 	vadd.f32	s22, s12, s13
 8006e6c:	ee37 aa27 	vadd.f32	s20, s14, s15
 8006e70:	ee72 9a04 	vadd.f32	s19, s4, s8
 8006e74:	ee32 9aa3 	vadd.f32	s18, s5, s7
 8006e78:	ee31 8a05 	vadd.f32	s16, s2, s10
 8006e7c:	ee74 aa80 	vadd.f32	s21, s9, s0
 8006e80:	ee70 8aa5 	vadd.f32	s17, s1, s11
 8006e84:	ed45 ba04 	vstr	s23, [r5, #-16]
 8006e88:	ed05 ba03 	vstr	s22, [r5, #-12]
 8006e8c:	ed45 aa02 	vstr	s21, [r5, #-8]
 8006e90:	ed05 aa01 	vstr	s20, [r5, #-4]
 8006e94:	ed06 8a01 	vstr	s16, [r6, #-4]
 8006e98:	ed46 9a04 	vstr	s19, [r6, #-16]
 8006e9c:	ed06 9a03 	vstr	s18, [r6, #-12]
 8006ea0:	ed46 8a02 	vstr	s17, [r6, #-8]
 8006ea4:	ee76 6a66 	vsub.f32	s13, s12, s13
 8006ea8:	ee73 3ae2 	vsub.f32	s7, s7, s5
 8006eac:	ed12 6a03 	vldr	s12, [r2, #-12]
 8006eb0:	ed52 2a04 	vldr	s5, [r2, #-16]
 8006eb4:	ee33 3a61 	vsub.f32	s6, s6, s3
 8006eb8:	ee34 4a42 	vsub.f32	s8, s8, s4
 8006ebc:	ee26 8a86 	vmul.f32	s16, s13, s12
 8006ec0:	ee24 2a06 	vmul.f32	s4, s8, s12
 8006ec4:	ee63 1a22 	vmul.f32	s3, s6, s5
 8006ec8:	ee24 4a22 	vmul.f32	s8, s8, s5
 8006ecc:	ee23 3a06 	vmul.f32	s6, s6, s12
 8006ed0:	ee66 6aa2 	vmul.f32	s13, s13, s5
 8006ed4:	ee23 6a86 	vmul.f32	s12, s7, s12
 8006ed8:	ee63 3aa2 	vmul.f32	s7, s7, s5
 8006edc:	ee36 6a04 	vadd.f32	s12, s12, s8
 8006ee0:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8006ee4:	ee72 3a63 	vsub.f32	s7, s4, s7
 8006ee8:	ee71 2a88 	vadd.f32	s5, s3, s16
 8006eec:	ed44 6a03 	vstr	s13, [r4, #-12]
 8006ef0:	ed44 2a04 	vstr	s5, [r4, #-16]
 8006ef4:	ed43 3a04 	vstr	s7, [r3, #-16]
 8006ef8:	ed03 6a03 	vstr	s12, [r3, #-12]
 8006efc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006f00:	ee75 6ae0 	vsub.f32	s13, s11, s1
 8006f04:	ed12 7a01 	vldr	s14, [r2, #-4]
 8006f08:	ed52 5a02 	vldr	s11, [r2, #-8]
 8006f0c:	ee35 6a41 	vsub.f32	s12, s10, s2
 8006f10:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8006f14:	ee67 3a87 	vmul.f32	s7, s15, s14
 8006f18:	ee26 5a87 	vmul.f32	s10, s13, s14
 8006f1c:	ee24 4aa5 	vmul.f32	s8, s9, s11
 8006f20:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8006f24:	ee64 4a87 	vmul.f32	s9, s9, s14
 8006f28:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8006f2c:	ee26 7a07 	vmul.f32	s14, s12, s14
 8006f30:	ee26 6a25 	vmul.f32	s12, s12, s11
 8006f34:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8006f38:	ee74 5a23 	vadd.f32	s11, s8, s7
 8006f3c:	ee35 6a46 	vsub.f32	s12, s10, s12
 8006f40:	ee37 7a26 	vadd.f32	s14, s14, s13
 8006f44:	f1be 0e01 	subs.w	lr, lr, #1
 8006f48:	ed44 5a02 	vstr	s11, [r4, #-8]
 8006f4c:	f105 0510 	add.w	r5, r5, #16
 8006f50:	ed44 7a01 	vstr	s15, [r4, #-4]
 8006f54:	f106 0610 	add.w	r6, r6, #16
 8006f58:	ed03 6a02 	vstr	s12, [r3, #-8]
 8006f5c:	ed03 7a01 	vstr	s14, [r3, #-4]
 8006f60:	f102 0210 	add.w	r2, r2, #16
 8006f64:	f104 0410 	add.w	r4, r4, #16
 8006f68:	f103 0310 	add.w	r3, r3, #16
 8006f6c:	f47f af5a 	bne.w	8006e24 <arm_cfft_radix8by2_f32+0x34>
 8006f70:	687a      	ldr	r2, [r7, #4]
 8006f72:	fa1f f48c 	uxth.w	r4, ip
 8006f76:	4608      	mov	r0, r1
 8006f78:	2302      	movs	r3, #2
 8006f7a:	4621      	mov	r1, r4
 8006f7c:	f000 fbca 	bl	8007714 <arm_radix8_butterfly_f32>
 8006f80:	ecbd 8b08 	vpop	{d8-d11}
 8006f84:	4640      	mov	r0, r8
 8006f86:	4621      	mov	r1, r4
 8006f88:	687a      	ldr	r2, [r7, #4]
 8006f8a:	2302      	movs	r3, #2
 8006f8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f90:	f000 bbc0 	b.w	8007714 <arm_radix8_butterfly_f32>

08006f94 <arm_cfft_radix8by4_f32>:
 8006f94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f98:	ed2d 8b0a 	vpush	{d8-d12}
 8006f9c:	8802      	ldrh	r2, [r0, #0]
 8006f9e:	ed91 6a00 	vldr	s12, [r1]
 8006fa2:	b08f      	sub	sp, #60	@ 0x3c
 8006fa4:	460f      	mov	r7, r1
 8006fa6:	0852      	lsrs	r2, r2, #1
 8006fa8:	0093      	lsls	r3, r2, #2
 8006faa:	900c      	str	r0, [sp, #48]	@ 0x30
 8006fac:	9103      	str	r1, [sp, #12]
 8006fae:	6841      	ldr	r1, [r0, #4]
 8006fb0:	ed97 7a01 	vldr	s14, [r7, #4]
 8006fb4:	4638      	mov	r0, r7
 8006fb6:	4418      	add	r0, r3
 8006fb8:	4606      	mov	r6, r0
 8006fba:	9009      	str	r0, [sp, #36]	@ 0x24
 8006fbc:	4418      	add	r0, r3
 8006fbe:	edd0 6a00 	vldr	s13, [r0]
 8006fc2:	edd6 3a00 	vldr	s7, [r6]
 8006fc6:	edd6 2a01 	vldr	s5, [r6, #4]
 8006fca:	edd0 7a01 	vldr	s15, [r0, #4]
 8006fce:	900a      	str	r0, [sp, #40]	@ 0x28
 8006fd0:	ee76 5a26 	vadd.f32	s11, s12, s13
 8006fd4:	4604      	mov	r4, r0
 8006fd6:	4625      	mov	r5, r4
 8006fd8:	441c      	add	r4, r3
 8006fda:	ed94 4a00 	vldr	s8, [r4]
 8006fde:	ed94 5a01 	vldr	s10, [r4, #4]
 8006fe2:	9401      	str	r4, [sp, #4]
 8006fe4:	ee75 4aa3 	vadd.f32	s9, s11, s7
 8006fe8:	4630      	mov	r0, r6
 8006fea:	ee74 4a24 	vadd.f32	s9, s8, s9
 8006fee:	463e      	mov	r6, r7
 8006ff0:	ee14 ea90 	vmov	lr, s9
 8006ff4:	ee76 6a66 	vsub.f32	s13, s12, s13
 8006ff8:	f846 eb08 	str.w	lr, [r6], #8
 8006ffc:	ee37 6a27 	vadd.f32	s12, s14, s15
 8007000:	edd0 4a01 	vldr	s9, [r0, #4]
 8007004:	9604      	str	r6, [sp, #16]
 8007006:	ee77 7a67 	vsub.f32	s15, s14, s15
 800700a:	9e01      	ldr	r6, [sp, #4]
 800700c:	ee32 3aa6 	vadd.f32	s6, s5, s13
 8007010:	ed96 2a01 	vldr	s4, [r6, #4]
 8007014:	ee36 7a24 	vadd.f32	s14, s12, s9
 8007018:	ee75 5ae3 	vsub.f32	s11, s11, s7
 800701c:	ee77 4ae3 	vsub.f32	s9, s15, s7
 8007020:	ee36 6a62 	vsub.f32	s12, s12, s5
 8007024:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8007028:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800702c:	ee73 3a45 	vsub.f32	s7, s6, s10
 8007030:	4604      	mov	r4, r0
 8007032:	ee36 6a45 	vsub.f32	s12, s12, s10
 8007036:	ee75 6a26 	vadd.f32	s13, s10, s13
 800703a:	46a3      	mov	fp, r4
 800703c:	ee37 7a02 	vadd.f32	s14, s14, s4
 8007040:	ee34 5a84 	vadd.f32	s10, s9, s8
 8007044:	ee13 8a90 	vmov	r8, s7
 8007048:	46a4      	mov	ip, r4
 800704a:	ee75 5ac4 	vsub.f32	s11, s11, s8
 800704e:	ed87 7a01 	vstr	s14, [r7, #4]
 8007052:	f84b 8b08 	str.w	r8, [fp], #8
 8007056:	f1ac 0704 	sub.w	r7, ip, #4
 800705a:	ed8c 5a01 	vstr	s10, [ip, #4]
 800705e:	f101 0c08 	add.w	ip, r1, #8
 8007062:	462c      	mov	r4, r5
 8007064:	f8cd c014 	str.w	ip, [sp, #20]
 8007068:	ee15 ca90 	vmov	ip, s11
 800706c:	f844 cb08 	str.w	ip, [r4], #8
 8007070:	9407      	str	r4, [sp, #28]
 8007072:	f101 0410 	add.w	r4, r1, #16
 8007076:	ed85 6a01 	vstr	s12, [r5, #4]
 800707a:	0852      	lsrs	r2, r2, #1
 800707c:	9402      	str	r4, [sp, #8]
 800707e:	462c      	mov	r4, r5
 8007080:	f101 0518 	add.w	r5, r1, #24
 8007084:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007086:	46b2      	mov	sl, r6
 8007088:	9506      	str	r5, [sp, #24]
 800708a:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800708e:	3a02      	subs	r2, #2
 8007090:	ee16 5a90 	vmov	r5, s13
 8007094:	46b6      	mov	lr, r6
 8007096:	4630      	mov	r0, r6
 8007098:	0852      	lsrs	r2, r2, #1
 800709a:	f84a 5b08 	str.w	r5, [sl], #8
 800709e:	f1a0 0604 	sub.w	r6, r0, #4
 80070a2:	edce 7a01 	vstr	s15, [lr, #4]
 80070a6:	9208      	str	r2, [sp, #32]
 80070a8:	f000 8130 	beq.w	800730c <arm_cfft_radix8by4_f32+0x378>
 80070ac:	4691      	mov	r9, r2
 80070ae:	9a03      	ldr	r2, [sp, #12]
 80070b0:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80070b4:	f8cd a034 	str.w	sl, [sp, #52]	@ 0x34
 80070b8:	3b08      	subs	r3, #8
 80070ba:	f102 0510 	add.w	r5, r2, #16
 80070be:	f101 0c20 	add.w	ip, r1, #32
 80070c2:	f1a4 020c 	sub.w	r2, r4, #12
 80070c6:	f101 0e30 	add.w	lr, r1, #48	@ 0x30
 80070ca:	4433      	add	r3, r6
 80070cc:	3410      	adds	r4, #16
 80070ce:	4650      	mov	r0, sl
 80070d0:	4659      	mov	r1, fp
 80070d2:	ed55 3a02 	vldr	s7, [r5, #-8]
 80070d6:	ed14 5a02 	vldr	s10, [r4, #-8]
 80070da:	ed91 7a00 	vldr	s14, [r1]
 80070de:	edd0 7a00 	vldr	s15, [r0]
 80070e2:	ed15 4a01 	vldr	s8, [r5, #-4]
 80070e6:	ed54 5a01 	vldr	s11, [r4, #-4]
 80070ea:	edd0 6a01 	vldr	s13, [r0, #4]
 80070ee:	ed91 6a01 	vldr	s12, [r1, #4]
 80070f2:	ee33 8a85 	vadd.f32	s16, s7, s10
 80070f6:	ee34 0a25 	vadd.f32	s0, s8, s11
 80070fa:	ee78 4a07 	vadd.f32	s9, s16, s14
 80070fe:	ee74 5a65 	vsub.f32	s11, s8, s11
 8007102:	ee77 4aa4 	vadd.f32	s9, s15, s9
 8007106:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800710a:	ed45 4a02 	vstr	s9, [r5, #-8]
 800710e:	edd1 4a01 	vldr	s9, [r1, #4]
 8007112:	ed90 4a01 	vldr	s8, [r0, #4]
 8007116:	ee70 4a24 	vadd.f32	s9, s0, s9
 800711a:	ee76 aa05 	vadd.f32	s21, s12, s10
 800711e:	ee74 4a84 	vadd.f32	s9, s9, s8
 8007122:	ee35 aac7 	vsub.f32	s20, s11, s14
 8007126:	ed45 4a01 	vstr	s9, [r5, #-4]
 800712a:	edd6 1a00 	vldr	s3, [r6]
 800712e:	edd7 0a00 	vldr	s1, [r7]
 8007132:	ed92 4a02 	vldr	s8, [r2, #8]
 8007136:	edd3 3a02 	vldr	s7, [r3, #8]
 800713a:	ed93 2a01 	vldr	s4, [r3, #4]
 800713e:	ed16 1a01 	vldr	s2, [r6, #-4]
 8007142:	edd2 2a01 	vldr	s5, [r2, #4]
 8007146:	ed57 9a01 	vldr	s19, [r7, #-4]
 800714a:	ee70 4aa1 	vadd.f32	s9, s1, s3
 800714e:	ee39 3a81 	vadd.f32	s6, s19, s2
 8007152:	ee74 8a84 	vadd.f32	s17, s9, s8
 8007156:	ee70 1ae1 	vsub.f32	s3, s1, s3
 800715a:	ee73 8aa8 	vadd.f32	s17, s7, s17
 800715e:	ee7a aae6 	vsub.f32	s21, s21, s13
 8007162:	ee18 aa90 	vmov	sl, s17
 8007166:	f847 a908 	str.w	sl, [r7], #-8
 800716a:	edd2 8a01 	vldr	s17, [r2, #4]
 800716e:	ed93 9a01 	vldr	s18, [r3, #4]
 8007172:	ee73 8a28 	vadd.f32	s17, s6, s17
 8007176:	ee3a aa27 	vadd.f32	s20, s20, s15
 800717a:	ee78 8a89 	vadd.f32	s17, s17, s18
 800717e:	ee74 0a63 	vsub.f32	s1, s8, s7
 8007182:	edc7 8a01 	vstr	s17, [r7, #4]
 8007186:	ed18 ba02 	vldr	s22, [r8, #-8]
 800718a:	ed58 8a01 	vldr	s17, [r8, #-4]
 800718e:	ee39 1ac1 	vsub.f32	s2, s19, s2
 8007192:	ee6a ba28 	vmul.f32	s23, s20, s17
 8007196:	ee2a ca8b 	vmul.f32	s24, s21, s22
 800719a:	ee71 9ae2 	vsub.f32	s19, s3, s5
 800719e:	ee30 9a81 	vadd.f32	s18, s1, s2
 80071a2:	ee79 9a82 	vadd.f32	s19, s19, s4
 80071a6:	ee3c ca2b 	vadd.f32	s24, s24, s23
 80071aa:	ee6a aaa8 	vmul.f32	s21, s21, s17
 80071ae:	ee69 baa8 	vmul.f32	s23, s19, s17
 80071b2:	ee2a aa0b 	vmul.f32	s20, s20, s22
 80071b6:	ee69 9a8b 	vmul.f32	s19, s19, s22
 80071ba:	ee69 8a28 	vmul.f32	s17, s18, s17
 80071be:	ee29 ba0b 	vmul.f32	s22, s18, s22
 80071c2:	ee1c aa10 	vmov	sl, s24
 80071c6:	ee78 8aa9 	vadd.f32	s17, s17, s19
 80071ca:	f841 ab08 	str.w	sl, [r1], #8
 80071ce:	ee3a aa6a 	vsub.f32	s20, s20, s21
 80071d2:	ee3b bacb 	vsub.f32	s22, s23, s22
 80071d6:	ee34 4ac4 	vsub.f32	s8, s9, s8
 80071da:	ee33 3a62 	vsub.f32	s6, s6, s5
 80071de:	ed01 aa01 	vstr	s20, [r1, #-4]
 80071e2:	edc2 8a01 	vstr	s17, [r2, #4]
 80071e6:	ed82 ba02 	vstr	s22, [r2, #8]
 80071ea:	ed5c 4a04 	vldr	s9, [ip, #-16]
 80071ee:	ee74 3a63 	vsub.f32	s7, s8, s7
 80071f2:	ee38 8a47 	vsub.f32	s16, s16, s14
 80071f6:	ed1c 4a03 	vldr	s8, [ip, #-12]
 80071fa:	ee30 0a46 	vsub.f32	s0, s0, s12
 80071fe:	ee33 3a42 	vsub.f32	s6, s6, s4
 8007202:	ee38 8a67 	vsub.f32	s16, s16, s15
 8007206:	ee30 0a66 	vsub.f32	s0, s0, s13
 800720a:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 800720e:	ee63 8a04 	vmul.f32	s17, s6, s8
 8007212:	ee28 aa24 	vmul.f32	s20, s16, s9
 8007216:	ee60 9a04 	vmul.f32	s19, s0, s8
 800721a:	ee28 8a04 	vmul.f32	s16, s16, s8
 800721e:	ee20 0a24 	vmul.f32	s0, s0, s9
 8007222:	ee63 3a84 	vmul.f32	s7, s7, s8
 8007226:	ee39 4a68 	vsub.f32	s8, s18, s17
 800722a:	ee7a 9a29 	vadd.f32	s19, s20, s19
 800722e:	ee14 aa10 	vmov	sl, s8
 8007232:	ee30 0a48 	vsub.f32	s0, s0, s16
 8007236:	ee63 4a24 	vmul.f32	s9, s6, s9
 800723a:	ed44 9a02 	vstr	s19, [r4, #-8]
 800723e:	ee73 3ae4 	vsub.f32	s7, s7, s9
 8007242:	ed04 0a01 	vstr	s0, [r4, #-4]
 8007246:	f846 a908 	str.w	sl, [r6], #-8
 800724a:	ee35 6a46 	vsub.f32	s12, s10, s12
 800724e:	ee35 7a87 	vadd.f32	s14, s11, s14
 8007252:	edc6 3a01 	vstr	s7, [r6, #4]
 8007256:	ee76 6a86 	vadd.f32	s13, s13, s12
 800725a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800725e:	ed1e 6a05 	vldr	s12, [lr, #-20]	@ 0xffffffec
 8007262:	ed1e 7a06 	vldr	s14, [lr, #-24]	@ 0xffffffe8
 8007266:	ee67 5a86 	vmul.f32	s11, s15, s12
 800726a:	ee26 5a87 	vmul.f32	s10, s13, s14
 800726e:	ee72 2a62 	vsub.f32	s5, s4, s5
 8007272:	ee30 1ac1 	vsub.f32	s2, s1, s2
 8007276:	ee72 2ae1 	vsub.f32	s5, s5, s3
 800727a:	ee75 5a25 	vadd.f32	s11, s10, s11
 800727e:	ee62 0a86 	vmul.f32	s1, s5, s12
 8007282:	ee66 6a86 	vmul.f32	s13, s13, s12
 8007286:	ee67 7a87 	vmul.f32	s15, s15, s14
 800728a:	ee21 6a06 	vmul.f32	s12, s2, s12
 800728e:	ee62 2a87 	vmul.f32	s5, s5, s14
 8007292:	ee21 1a07 	vmul.f32	s2, s2, s14
 8007296:	ee15 aa90 	vmov	sl, s11
 800729a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800729e:	f840 ab08 	str.w	sl, [r0], #8
 80072a2:	ee30 1ac1 	vsub.f32	s2, s1, s2
 80072a6:	ee76 2a22 	vadd.f32	s5, s12, s5
 80072aa:	f1b9 0901 	subs.w	r9, r9, #1
 80072ae:	ed40 7a01 	vstr	s15, [r0, #-4]
 80072b2:	f105 0508 	add.w	r5, r5, #8
 80072b6:	ed83 1a02 	vstr	s2, [r3, #8]
 80072ba:	edc3 2a01 	vstr	s5, [r3, #4]
 80072be:	f108 0808 	add.w	r8, r8, #8
 80072c2:	f1a2 0208 	sub.w	r2, r2, #8
 80072c6:	f10c 0c10 	add.w	ip, ip, #16
 80072ca:	f104 0408 	add.w	r4, r4, #8
 80072ce:	f10e 0e18 	add.w	lr, lr, #24
 80072d2:	f1a3 0308 	sub.w	r3, r3, #8
 80072d6:	f47f aefc 	bne.w	80070d2 <arm_cfft_radix8by4_f32+0x13e>
 80072da:	9908      	ldr	r1, [sp, #32]
 80072dc:	9802      	ldr	r0, [sp, #8]
 80072de:	f8dd a034 	ldr.w	sl, [sp, #52]	@ 0x34
 80072e2:	00cb      	lsls	r3, r1, #3
 80072e4:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 80072e8:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 80072ec:	9102      	str	r1, [sp, #8]
 80072ee:	9904      	ldr	r1, [sp, #16]
 80072f0:	4419      	add	r1, r3
 80072f2:	9104      	str	r1, [sp, #16]
 80072f4:	9905      	ldr	r1, [sp, #20]
 80072f6:	4419      	add	r1, r3
 80072f8:	9105      	str	r1, [sp, #20]
 80072fa:	9907      	ldr	r1, [sp, #28]
 80072fc:	449b      	add	fp, r3
 80072fe:	4419      	add	r1, r3
 8007300:	449a      	add	sl, r3
 8007302:	9b06      	ldr	r3, [sp, #24]
 8007304:	9107      	str	r1, [sp, #28]
 8007306:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800730a:	9306      	str	r3, [sp, #24]
 800730c:	9a04      	ldr	r2, [sp, #16]
 800730e:	9807      	ldr	r0, [sp, #28]
 8007310:	edd2 3a00 	vldr	s7, [r2]
 8007314:	ed90 4a00 	vldr	s8, [r0]
 8007318:	eddb 7a00 	vldr	s15, [fp]
 800731c:	ed9a 3a00 	vldr	s6, [sl]
 8007320:	edd2 4a01 	vldr	s9, [r2, #4]
 8007324:	ed90 7a01 	vldr	s14, [r0, #4]
 8007328:	ed9b 2a01 	vldr	s4, [fp, #4]
 800732c:	edda 5a01 	vldr	s11, [sl, #4]
 8007330:	f8bd 402c 	ldrh.w	r4, [sp, #44]	@ 0x2c
 8007334:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007336:	ee73 6a84 	vadd.f32	s13, s7, s8
 800733a:	ee34 6a87 	vadd.f32	s12, s9, s14
 800733e:	ee36 5aa7 	vadd.f32	s10, s13, s15
 8007342:	ee34 7ac7 	vsub.f32	s14, s9, s14
 8007346:	ee33 5a05 	vadd.f32	s10, s6, s10
 800734a:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800734e:	ed82 5a00 	vstr	s10, [r2]
 8007352:	ed9b 5a01 	vldr	s10, [fp, #4]
 8007356:	edda 4a01 	vldr	s9, [sl, #4]
 800735a:	ee36 5a05 	vadd.f32	s10, s12, s10
 800735e:	ee72 3a04 	vadd.f32	s7, s4, s8
 8007362:	ee35 5a24 	vadd.f32	s10, s10, s9
 8007366:	ee77 4a67 	vsub.f32	s9, s14, s15
 800736a:	ed82 5a01 	vstr	s10, [r2, #4]
 800736e:	9a05      	ldr	r2, [sp, #20]
 8007370:	ee34 5a83 	vadd.f32	s10, s9, s6
 8007374:	edd2 1a00 	vldr	s3, [r2]
 8007378:	edd2 2a01 	vldr	s5, [r2, #4]
 800737c:	9a02      	ldr	r2, [sp, #8]
 800737e:	ee73 3ae5 	vsub.f32	s7, s7, s11
 8007382:	ee36 6a42 	vsub.f32	s12, s12, s4
 8007386:	ee63 4aa1 	vmul.f32	s9, s7, s3
 800738a:	ee63 3aa2 	vmul.f32	s7, s7, s5
 800738e:	ee65 2a22 	vmul.f32	s5, s10, s5
 8007392:	ee25 5a21 	vmul.f32	s10, s10, s3
 8007396:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800739a:	ee35 5a63 	vsub.f32	s10, s10, s7
 800739e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80073a2:	edcb 2a00 	vstr	s5, [fp]
 80073a6:	ed8b 5a01 	vstr	s10, [fp, #4]
 80073aa:	edd2 3a01 	vldr	s7, [r2, #4]
 80073ae:	ed92 5a00 	vldr	s10, [r2]
 80073b2:	9a06      	ldr	r2, [sp, #24]
 80073b4:	ee76 6ac3 	vsub.f32	s13, s13, s6
 80073b8:	ee36 6a65 	vsub.f32	s12, s12, s11
 80073bc:	ee66 4a85 	vmul.f32	s9, s13, s10
 80073c0:	ee26 5a05 	vmul.f32	s10, s12, s10
 80073c4:	ee66 6aa3 	vmul.f32	s13, s13, s7
 80073c8:	ee26 6a23 	vmul.f32	s12, s12, s7
 80073cc:	ee75 6a66 	vsub.f32	s13, s10, s13
 80073d0:	ee34 6a86 	vadd.f32	s12, s9, s12
 80073d4:	ee34 4a42 	vsub.f32	s8, s8, s4
 80073d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80073dc:	edc0 6a01 	vstr	s13, [r0, #4]
 80073e0:	ed80 6a00 	vstr	s12, [r0]
 80073e4:	ed92 6a01 	vldr	s12, [r2, #4]
 80073e8:	9803      	ldr	r0, [sp, #12]
 80073ea:	ee77 7a43 	vsub.f32	s15, s14, s6
 80073ee:	ee75 5a84 	vadd.f32	s11, s11, s8
 80073f2:	ed92 7a00 	vldr	s14, [r2]
 80073f6:	ee65 6a87 	vmul.f32	s13, s11, s14
 80073fa:	ee27 7a87 	vmul.f32	s14, s15, s14
 80073fe:	ee65 5a86 	vmul.f32	s11, s11, s12
 8007402:	ee67 7a86 	vmul.f32	s15, s15, s12
 8007406:	ee77 5a65 	vsub.f32	s11, s14, s11
 800740a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800740e:	edca 5a01 	vstr	s11, [sl, #4]
 8007412:	edca 7a00 	vstr	s15, [sl]
 8007416:	6872      	ldr	r2, [r6, #4]
 8007418:	4621      	mov	r1, r4
 800741a:	2304      	movs	r3, #4
 800741c:	f000 f97a 	bl	8007714 <arm_radix8_butterfly_f32>
 8007420:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007422:	6872      	ldr	r2, [r6, #4]
 8007424:	4621      	mov	r1, r4
 8007426:	2304      	movs	r3, #4
 8007428:	f000 f974 	bl	8007714 <arm_radix8_butterfly_f32>
 800742c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800742e:	6872      	ldr	r2, [r6, #4]
 8007430:	4621      	mov	r1, r4
 8007432:	2304      	movs	r3, #4
 8007434:	f000 f96e 	bl	8007714 <arm_radix8_butterfly_f32>
 8007438:	9801      	ldr	r0, [sp, #4]
 800743a:	6872      	ldr	r2, [r6, #4]
 800743c:	4621      	mov	r1, r4
 800743e:	2304      	movs	r3, #4
 8007440:	b00f      	add	sp, #60	@ 0x3c
 8007442:	ecbd 8b0a 	vpop	{d8-d12}
 8007446:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800744a:	f000 b963 	b.w	8007714 <arm_radix8_butterfly_f32>
 800744e:	bf00      	nop

08007450 <arm_cfft_f32>:
 8007450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007454:	2a01      	cmp	r2, #1
 8007456:	4606      	mov	r6, r0
 8007458:	4617      	mov	r7, r2
 800745a:	460c      	mov	r4, r1
 800745c:	4698      	mov	r8, r3
 800745e:	8805      	ldrh	r5, [r0, #0]
 8007460:	d054      	beq.n	800750c <arm_cfft_f32+0xbc>
 8007462:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8007466:	d04c      	beq.n	8007502 <arm_cfft_f32+0xb2>
 8007468:	d916      	bls.n	8007498 <arm_cfft_f32+0x48>
 800746a:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 800746e:	d01a      	beq.n	80074a6 <arm_cfft_f32+0x56>
 8007470:	d95c      	bls.n	800752c <arm_cfft_f32+0xdc>
 8007472:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8007476:	d044      	beq.n	8007502 <arm_cfft_f32+0xb2>
 8007478:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 800747c:	d105      	bne.n	800748a <arm_cfft_f32+0x3a>
 800747e:	4620      	mov	r0, r4
 8007480:	4629      	mov	r1, r5
 8007482:	6872      	ldr	r2, [r6, #4]
 8007484:	2301      	movs	r3, #1
 8007486:	f000 f945 	bl	8007714 <arm_radix8_butterfly_f32>
 800748a:	f1b8 0f00 	cmp.w	r8, #0
 800748e:	d111      	bne.n	80074b4 <arm_cfft_f32+0x64>
 8007490:	2f01      	cmp	r7, #1
 8007492:	d016      	beq.n	80074c2 <arm_cfft_f32+0x72>
 8007494:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007498:	2d20      	cmp	r5, #32
 800749a:	d032      	beq.n	8007502 <arm_cfft_f32+0xb2>
 800749c:	d94a      	bls.n	8007534 <arm_cfft_f32+0xe4>
 800749e:	2d40      	cmp	r5, #64	@ 0x40
 80074a0:	d0ed      	beq.n	800747e <arm_cfft_f32+0x2e>
 80074a2:	2d80      	cmp	r5, #128	@ 0x80
 80074a4:	d1f1      	bne.n	800748a <arm_cfft_f32+0x3a>
 80074a6:	4630      	mov	r0, r6
 80074a8:	4621      	mov	r1, r4
 80074aa:	f7ff fca1 	bl	8006df0 <arm_cfft_radix8by2_f32>
 80074ae:	f1b8 0f00 	cmp.w	r8, #0
 80074b2:	d0ed      	beq.n	8007490 <arm_cfft_f32+0x40>
 80074b4:	4620      	mov	r0, r4
 80074b6:	89b1      	ldrh	r1, [r6, #12]
 80074b8:	68b2      	ldr	r2, [r6, #8]
 80074ba:	f7f8 fea9 	bl	8000210 <arm_bitreversal_32>
 80074be:	2f01      	cmp	r7, #1
 80074c0:	d1e8      	bne.n	8007494 <arm_cfft_f32+0x44>
 80074c2:	ee07 5a90 	vmov	s15, r5
 80074c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80074ca:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80074ce:	eec7 6aa6 	vdiv.f32	s13, s15, s13
 80074d2:	2d00      	cmp	r5, #0
 80074d4:	d0de      	beq.n	8007494 <arm_cfft_f32+0x44>
 80074d6:	f104 0108 	add.w	r1, r4, #8
 80074da:	2300      	movs	r3, #0
 80074dc:	3301      	adds	r3, #1
 80074de:	429d      	cmp	r5, r3
 80074e0:	f101 0108 	add.w	r1, r1, #8
 80074e4:	ed11 7a04 	vldr	s14, [r1, #-16]
 80074e8:	ed51 7a03 	vldr	s15, [r1, #-12]
 80074ec:	ee27 7a26 	vmul.f32	s14, s14, s13
 80074f0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80074f4:	ed01 7a04 	vstr	s14, [r1, #-16]
 80074f8:	ed41 7a03 	vstr	s15, [r1, #-12]
 80074fc:	d1ee      	bne.n	80074dc <arm_cfft_f32+0x8c>
 80074fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007502:	4630      	mov	r0, r6
 8007504:	4621      	mov	r1, r4
 8007506:	f7ff fd45 	bl	8006f94 <arm_cfft_radix8by4_f32>
 800750a:	e7be      	b.n	800748a <arm_cfft_f32+0x3a>
 800750c:	b1ad      	cbz	r5, 800753a <arm_cfft_f32+0xea>
 800750e:	f101 030c 	add.w	r3, r1, #12
 8007512:	2200      	movs	r2, #0
 8007514:	ed53 7a02 	vldr	s15, [r3, #-8]
 8007518:	3201      	adds	r2, #1
 800751a:	eef1 7a67 	vneg.f32	s15, s15
 800751e:	4295      	cmp	r5, r2
 8007520:	ed43 7a02 	vstr	s15, [r3, #-8]
 8007524:	f103 0308 	add.w	r3, r3, #8
 8007528:	d1f4      	bne.n	8007514 <arm_cfft_f32+0xc4>
 800752a:	e79a      	b.n	8007462 <arm_cfft_f32+0x12>
 800752c:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 8007530:	d0a5      	beq.n	800747e <arm_cfft_f32+0x2e>
 8007532:	e7aa      	b.n	800748a <arm_cfft_f32+0x3a>
 8007534:	2d10      	cmp	r5, #16
 8007536:	d0b6      	beq.n	80074a6 <arm_cfft_f32+0x56>
 8007538:	e7a7      	b.n	800748a <arm_cfft_f32+0x3a>
 800753a:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800753e:	d894      	bhi.n	800746a <arm_cfft_f32+0x1a>
 8007540:	e7aa      	b.n	8007498 <arm_cfft_f32+0x48>
 8007542:	bf00      	nop

08007544 <arm_cmplx_mag_f32>:
 8007544:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007548:	ea5f 0892 	movs.w	r8, r2, lsr #2
 800754c:	b084      	sub	sp, #16
 800754e:	d07f      	beq.n	8007650 <arm_cmplx_mag_f32+0x10c>
 8007550:	2700      	movs	r7, #0
 8007552:	f100 0420 	add.w	r4, r0, #32
 8007556:	f101 0510 	add.w	r5, r1, #16
 800755a:	4646      	mov	r6, r8
 800755c:	e05a      	b.n	8007614 <arm_cmplx_mag_f32+0xd0>
 800755e:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8007562:	eeb4 0a40 	vcmp.f32	s0, s0
 8007566:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800756a:	f040 80a4 	bne.w	80076b6 <arm_cmplx_mag_f32+0x172>
 800756e:	ed05 0a04 	vstr	s0, [r5, #-16]
 8007572:	ed54 7a06 	vldr	s15, [r4, #-24]	@ 0xffffffe8
 8007576:	ed14 0a05 	vldr	s0, [r4, #-20]	@ 0xffffffec
 800757a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800757e:	ee20 0a00 	vmul.f32	s0, s0, s0
 8007582:	ee77 7a80 	vadd.f32	s15, s15, s0
 8007586:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800758a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800758e:	f2c0 808f 	blt.w	80076b0 <arm_cmplx_mag_f32+0x16c>
 8007592:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8007596:	eeb4 0a40 	vcmp.f32	s0, s0
 800759a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800759e:	f040 80af 	bne.w	8007700 <arm_cmplx_mag_f32+0x1bc>
 80075a2:	ed05 0a03 	vstr	s0, [r5, #-12]
 80075a6:	ed54 7a04 	vldr	s15, [r4, #-16]
 80075aa:	ed14 0a03 	vldr	s0, [r4, #-12]
 80075ae:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80075b2:	ee20 0a00 	vmul.f32	s0, s0, s0
 80075b6:	ee77 7a80 	vadd.f32	s15, s15, s0
 80075ba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80075be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075c2:	db72      	blt.n	80076aa <arm_cmplx_mag_f32+0x166>
 80075c4:	eeb1 0ae7 	vsqrt.f32	s0, s15
 80075c8:	eeb4 0a40 	vcmp.f32	s0, s0
 80075cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075d0:	f040 808c 	bne.w	80076ec <arm_cmplx_mag_f32+0x1a8>
 80075d4:	ed05 0a02 	vstr	s0, [r5, #-8]
 80075d8:	ed54 7a02 	vldr	s15, [r4, #-8]
 80075dc:	ed14 0a01 	vldr	s0, [r4, #-4]
 80075e0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80075e4:	ee20 0a00 	vmul.f32	s0, s0, s0
 80075e8:	ee77 7a80 	vadd.f32	s15, s15, s0
 80075ec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80075f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075f4:	db20      	blt.n	8007638 <arm_cmplx_mag_f32+0xf4>
 80075f6:	eeb1 0ae7 	vsqrt.f32	s0, s15
 80075fa:	eeb4 0a40 	vcmp.f32	s0, s0
 80075fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007602:	d169      	bne.n	80076d8 <arm_cmplx_mag_f32+0x194>
 8007604:	3e01      	subs	r6, #1
 8007606:	ed05 0a01 	vstr	s0, [r5, #-4]
 800760a:	f104 0420 	add.w	r4, r4, #32
 800760e:	f105 0510 	add.w	r5, r5, #16
 8007612:	d019      	beq.n	8007648 <arm_cmplx_mag_f32+0x104>
 8007614:	ed54 7a08 	vldr	s15, [r4, #-32]	@ 0xffffffe0
 8007618:	ed14 0a07 	vldr	s0, [r4, #-28]	@ 0xffffffe4
 800761c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8007620:	ee20 0a00 	vmul.f32	s0, s0, s0
 8007624:	ee77 7a80 	vadd.f32	s15, s15, s0
 8007628:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800762c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007630:	da95      	bge.n	800755e <arm_cmplx_mag_f32+0x1a>
 8007632:	f845 7c10 	str.w	r7, [r5, #-16]
 8007636:	e79c      	b.n	8007572 <arm_cmplx_mag_f32+0x2e>
 8007638:	3e01      	subs	r6, #1
 800763a:	f845 7c04 	str.w	r7, [r5, #-4]
 800763e:	f104 0420 	add.w	r4, r4, #32
 8007642:	f105 0510 	add.w	r5, r5, #16
 8007646:	d1e5      	bne.n	8007614 <arm_cmplx_mag_f32+0xd0>
 8007648:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 800764c:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 8007650:	f012 0503 	ands.w	r5, r2, #3
 8007654:	d026      	beq.n	80076a4 <arm_cmplx_mag_f32+0x160>
 8007656:	2600      	movs	r6, #0
 8007658:	f100 0408 	add.w	r4, r0, #8
 800765c:	e00c      	b.n	8007678 <arm_cmplx_mag_f32+0x134>
 800765e:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8007662:	eeb4 0a40 	vcmp.f32	s0, s0
 8007666:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800766a:	d12e      	bne.n	80076ca <arm_cmplx_mag_f32+0x186>
 800766c:	3d01      	subs	r5, #1
 800766e:	ed01 0a01 	vstr	s0, [r1, #-4]
 8007672:	f104 0408 	add.w	r4, r4, #8
 8007676:	d015      	beq.n	80076a4 <arm_cmplx_mag_f32+0x160>
 8007678:	ed54 7a02 	vldr	s15, [r4, #-8]
 800767c:	ed14 0a01 	vldr	s0, [r4, #-4]
 8007680:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8007684:	ee20 0a00 	vmul.f32	s0, s0, s0
 8007688:	3104      	adds	r1, #4
 800768a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800768e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007692:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007696:	dae2      	bge.n	800765e <arm_cmplx_mag_f32+0x11a>
 8007698:	3d01      	subs	r5, #1
 800769a:	f841 6c04 	str.w	r6, [r1, #-4]
 800769e:	f104 0408 	add.w	r4, r4, #8
 80076a2:	d1e9      	bne.n	8007678 <arm_cmplx_mag_f32+0x134>
 80076a4:	b004      	add	sp, #16
 80076a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076aa:	f845 7c08 	str.w	r7, [r5, #-8]
 80076ae:	e793      	b.n	80075d8 <arm_cmplx_mag_f32+0x94>
 80076b0:	f845 7c0c 	str.w	r7, [r5, #-12]
 80076b4:	e777      	b.n	80075a6 <arm_cmplx_mag_f32+0x62>
 80076b6:	eeb0 0a67 	vmov.f32	s0, s15
 80076ba:	9203      	str	r2, [sp, #12]
 80076bc:	9102      	str	r1, [sp, #8]
 80076be:	9001      	str	r0, [sp, #4]
 80076c0:	f003 f80a 	bl	800a6d8 <sqrtf>
 80076c4:	a801      	add	r0, sp, #4
 80076c6:	c807      	ldmia	r0, {r0, r1, r2}
 80076c8:	e751      	b.n	800756e <arm_cmplx_mag_f32+0x2a>
 80076ca:	eeb0 0a67 	vmov.f32	s0, s15
 80076ce:	9101      	str	r1, [sp, #4]
 80076d0:	f003 f802 	bl	800a6d8 <sqrtf>
 80076d4:	9901      	ldr	r1, [sp, #4]
 80076d6:	e7c9      	b.n	800766c <arm_cmplx_mag_f32+0x128>
 80076d8:	eeb0 0a67 	vmov.f32	s0, s15
 80076dc:	9203      	str	r2, [sp, #12]
 80076de:	9102      	str	r1, [sp, #8]
 80076e0:	9001      	str	r0, [sp, #4]
 80076e2:	f002 fff9 	bl	800a6d8 <sqrtf>
 80076e6:	a801      	add	r0, sp, #4
 80076e8:	c807      	ldmia	r0, {r0, r1, r2}
 80076ea:	e78b      	b.n	8007604 <arm_cmplx_mag_f32+0xc0>
 80076ec:	eeb0 0a67 	vmov.f32	s0, s15
 80076f0:	9203      	str	r2, [sp, #12]
 80076f2:	9102      	str	r1, [sp, #8]
 80076f4:	9001      	str	r0, [sp, #4]
 80076f6:	f002 ffef 	bl	800a6d8 <sqrtf>
 80076fa:	a801      	add	r0, sp, #4
 80076fc:	c807      	ldmia	r0, {r0, r1, r2}
 80076fe:	e769      	b.n	80075d4 <arm_cmplx_mag_f32+0x90>
 8007700:	eeb0 0a67 	vmov.f32	s0, s15
 8007704:	9203      	str	r2, [sp, #12]
 8007706:	9102      	str	r1, [sp, #8]
 8007708:	9001      	str	r0, [sp, #4]
 800770a:	f002 ffe5 	bl	800a6d8 <sqrtf>
 800770e:	a801      	add	r0, sp, #4
 8007710:	c807      	ldmia	r0, {r0, r1, r2}
 8007712:	e746      	b.n	80075a2 <arm_cmplx_mag_f32+0x5e>

08007714 <arm_radix8_butterfly_f32>:
 8007714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007718:	ed2d 8b10 	vpush	{d8-d15}
 800771c:	b09d      	sub	sp, #116	@ 0x74
 800771e:	461c      	mov	r4, r3
 8007720:	ed9f bac8 	vldr	s22, [pc, #800]	@ 8007a44 <arm_radix8_butterfly_f32+0x330>
 8007724:	921a      	str	r2, [sp, #104]	@ 0x68
 8007726:	1d03      	adds	r3, r0, #4
 8007728:	4682      	mov	sl, r0
 800772a:	4689      	mov	r9, r1
 800772c:	468b      	mov	fp, r1
 800772e:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007730:	9400      	str	r4, [sp, #0]
 8007732:	469e      	mov	lr, r3
 8007734:	ea4f 03db 	mov.w	r3, fp, lsr #3
 8007738:	005a      	lsls	r2, r3, #1
 800773a:	18d6      	adds	r6, r2, r3
 800773c:	18f5      	adds	r5, r6, r3
 800773e:	9203      	str	r2, [sp, #12]
 8007740:	195a      	adds	r2, r3, r5
 8007742:	18d0      	adds	r0, r2, r3
 8007744:	00df      	lsls	r7, r3, #3
 8007746:	1819      	adds	r1, r3, r0
 8007748:	463c      	mov	r4, r7
 800774a:	9701      	str	r7, [sp, #4]
 800774c:	4457      	add	r7, sl
 800774e:	930c      	str	r3, [sp, #48]	@ 0x30
 8007750:	eb0a 02c2 	add.w	r2, sl, r2, lsl #3
 8007754:	011b      	lsls	r3, r3, #4
 8007756:	eb0a 01c1 	add.w	r1, sl, r1, lsl #3
 800775a:	eb07 0c04 	add.w	ip, r7, r4
 800775e:	9c00      	ldr	r4, [sp, #0]
 8007760:	9302      	str	r3, [sp, #8]
 8007762:	eb0a 06c6 	add.w	r6, sl, r6, lsl #3
 8007766:	eb0a 05c5 	add.w	r5, sl, r5, lsl #3
 800776a:	3204      	adds	r2, #4
 800776c:	3104      	adds	r1, #4
 800776e:	eb0a 00c0 	add.w	r0, sl, r0, lsl #3
 8007772:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007776:	f04f 0800 	mov.w	r8, #0
 800777a:	eddc 7a00 	vldr	s15, [ip]
 800777e:	edd7 6a00 	vldr	s13, [r7]
 8007782:	edd6 3a00 	vldr	s7, [r6]
 8007786:	ed5e aa01 	vldr	s21, [lr, #-4]
 800778a:	edd5 4a00 	vldr	s9, [r5]
 800778e:	ed90 2a00 	vldr	s4, [r0]
 8007792:	ed12 7a01 	vldr	s14, [r2, #-4]
 8007796:	ed51 0a01 	vldr	s1, [r1, #-4]
 800779a:	ee77 8a82 	vadd.f32	s17, s15, s4
 800779e:	ee33 4aa0 	vadd.f32	s8, s7, s1
 80077a2:	ee76 1a87 	vadd.f32	s3, s13, s14
 80077a6:	ee3a 3aa4 	vadd.f32	s6, s21, s9
 80077aa:	ee31 6a84 	vadd.f32	s12, s3, s8
 80077ae:	ee33 5a28 	vadd.f32	s10, s6, s17
 80077b2:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80077b6:	ee75 6a06 	vadd.f32	s13, s10, s12
 80077ba:	ee35 5a46 	vsub.f32	s10, s10, s12
 80077be:	ed4e 6a01 	vstr	s13, [lr, #-4]
 80077c2:	ed85 5a00 	vstr	s10, [r5]
 80077c6:	ed96 1a01 	vldr	s2, [r6, #4]
 80077ca:	edd7 5a01 	vldr	s11, [r7, #4]
 80077ce:	ed92 aa00 	vldr	s20, [r2]
 80077d2:	ed91 6a00 	vldr	s12, [r1]
 80077d6:	ed9e 9a00 	vldr	s18, [lr]
 80077da:	ed95 5a01 	vldr	s10, [r5, #4]
 80077de:	eddc 6a01 	vldr	s13, [ip, #4]
 80077e2:	edd0 9a01 	vldr	s19, [r0, #4]
 80077e6:	ee73 0ae0 	vsub.f32	s1, s7, s1
 80077ea:	ee71 2a46 	vsub.f32	s5, s2, s12
 80077ee:	ee75 3aca 	vsub.f32	s7, s11, s20
 80077f2:	ee37 0a60 	vsub.f32	s0, s14, s1
 80077f6:	ee33 8aa2 	vadd.f32	s16, s7, s5
 80077fa:	ee37 7a20 	vadd.f32	s14, s14, s1
 80077fe:	ee73 2ae2 	vsub.f32	s5, s7, s5
 8007802:	ee37 2ac2 	vsub.f32	s4, s15, s4
 8007806:	ee79 3a05 	vadd.f32	s7, s18, s10
 800780a:	ee60 0a0b 	vmul.f32	s1, s0, s22
 800780e:	ee39 5a45 	vsub.f32	s10, s18, s10
 8007812:	ee7a 4ae4 	vsub.f32	s9, s21, s9
 8007816:	ee36 9aa9 	vadd.f32	s18, s13, s19
 800781a:	ee75 5a8a 	vadd.f32	s11, s11, s20
 800781e:	ee31 6a06 	vadd.f32	s12, s2, s12
 8007822:	ee76 6ae9 	vsub.f32	s13, s13, s19
 8007826:	ee28 8a0b 	vmul.f32	s16, s16, s22
 800782a:	ee62 2a8b 	vmul.f32	s5, s5, s22
 800782e:	ee67 7a0b 	vmul.f32	s15, s14, s22
 8007832:	ee33 3a68 	vsub.f32	s6, s6, s17
 8007836:	ee36 0a88 	vadd.f32	s0, s13, s16
 800783a:	ee75 8a86 	vadd.f32	s17, s11, s12
 800783e:	ee36 7ac8 	vsub.f32	s14, s13, s16
 8007842:	ee71 1ac4 	vsub.f32	s3, s3, s8
 8007846:	ee75 6a62 	vsub.f32	s13, s10, s5
 800784a:	ee33 4ac9 	vsub.f32	s8, s7, s18
 800784e:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8007852:	ee33 1a89 	vadd.f32	s2, s7, s18
 8007856:	ee74 5ae0 	vsub.f32	s11, s9, s1
 800785a:	ee74 3aa0 	vadd.f32	s7, s9, s1
 800785e:	ee75 4a22 	vadd.f32	s9, s10, s5
 8007862:	ee32 5a27 	vadd.f32	s10, s4, s15
 8007866:	ee72 7a67 	vsub.f32	s15, s4, s15
 800786a:	ee33 8a06 	vadd.f32	s16, s6, s12
 800786e:	ee75 2a87 	vadd.f32	s5, s11, s14
 8007872:	ee31 9a28 	vadd.f32	s18, s2, s17
 8007876:	ee33 6a46 	vsub.f32	s12, s6, s12
 800787a:	ee74 0a61 	vsub.f32	s1, s8, s3
 800787e:	ee33 2a80 	vadd.f32	s4, s7, s0
 8007882:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8007886:	ee34 3ac5 	vsub.f32	s6, s9, s10
 800788a:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800788e:	ee31 1a68 	vsub.f32	s2, s2, s17
 8007892:	ee34 4a21 	vadd.f32	s8, s8, s3
 8007896:	ee73 3ac0 	vsub.f32	s7, s7, s0
 800789a:	ee74 4a85 	vadd.f32	s9, s9, s10
 800789e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80078a2:	44d8      	add	r8, fp
 80078a4:	45c1      	cmp	r9, r8
 80078a6:	ed8e 9a00 	vstr	s18, [lr]
 80078aa:	ed85 1a01 	vstr	s2, [r5, #4]
 80078ae:	449e      	add	lr, r3
 80078b0:	ed8c 8a00 	vstr	s16, [ip]
 80078b4:	441d      	add	r5, r3
 80078b6:	ed80 6a00 	vstr	s12, [r0]
 80078ba:	edcc 0a01 	vstr	s1, [ip, #4]
 80078be:	ed80 4a01 	vstr	s8, [r0, #4]
 80078c2:	449c      	add	ip, r3
 80078c4:	ed87 2a00 	vstr	s4, [r7]
 80078c8:	4418      	add	r0, r3
 80078ca:	ed41 3a01 	vstr	s7, [r1, #-4]
 80078ce:	ed42 2a01 	vstr	s5, [r2, #-4]
 80078d2:	ed86 7a00 	vstr	s14, [r6]
 80078d6:	ed87 3a01 	vstr	s6, [r7, #4]
 80078da:	edc1 4a00 	vstr	s9, [r1]
 80078de:	441f      	add	r7, r3
 80078e0:	edc2 5a00 	vstr	s11, [r2]
 80078e4:	4419      	add	r1, r3
 80078e6:	edc6 6a01 	vstr	s13, [r6, #4]
 80078ea:	441a      	add	r2, r3
 80078ec:	441e      	add	r6, r3
 80078ee:	f63f af44 	bhi.w	800777a <arm_radix8_butterfly_f32+0x66>
 80078f2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80078f4:	2907      	cmp	r1, #7
 80078f6:	4620      	mov	r0, r4
 80078f8:	f240 81e9 	bls.w	8007cce <arm_radix8_butterfly_f32+0x5ba>
 80078fc:	eb04 0744 	add.w	r7, r4, r4, lsl #1
 8007900:	193e      	adds	r6, r7, r4
 8007902:	1935      	adds	r5, r6, r4
 8007904:	9c03      	ldr	r4, [sp, #12]
 8007906:	9000      	str	r0, [sp, #0]
 8007908:	4622      	mov	r2, r4
 800790a:	3201      	adds	r2, #1
 800790c:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8007910:	9900      	ldr	r1, [sp, #0]
 8007912:	1828      	adds	r0, r5, r0
 8007914:	eb00 0e01 	add.w	lr, r0, r1
 8007918:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800791a:	440a      	add	r2, r1
 800791c:	eb04 0c01 	add.w	ip, r4, r1
 8007920:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 8007924:	eb0a 0ec2 	add.w	lr, sl, r2, lsl #3
 8007928:	9a00      	ldr	r2, [sp, #0]
 800792a:	940f      	str	r4, [sp, #60]	@ 0x3c
 800792c:	00ed      	lsls	r5, r5, #3
 800792e:	9511      	str	r5, [sp, #68]	@ 0x44
 8007930:	00d5      	lsls	r5, r2, #3
 8007932:	950d      	str	r5, [sp, #52]	@ 0x34
 8007934:	9d01      	ldr	r5, [sp, #4]
 8007936:	3508      	adds	r5, #8
 8007938:	9516      	str	r5, [sp, #88]	@ 0x58
 800793a:	9d02      	ldr	r5, [sp, #8]
 800793c:	3508      	adds	r5, #8
 800793e:	0114      	lsls	r4, r2, #4
 8007940:	9517      	str	r5, [sp, #92]	@ 0x5c
 8007942:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007944:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 8007946:	940e      	str	r4, [sp, #56]	@ 0x38
 8007948:	00c0      	lsls	r0, r0, #3
 800794a:	9010      	str	r0, [sp, #64]	@ 0x40
 800794c:	18aa      	adds	r2, r5, r2
 800794e:	9207      	str	r2, [sp, #28]
 8007950:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8007952:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8007954:	18aa      	adds	r2, r5, r2
 8007956:	9208      	str	r2, [sp, #32]
 8007958:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800795a:	18aa      	adds	r2, r5, r2
 800795c:	9209      	str	r2, [sp, #36]	@ 0x24
 800795e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8007962:	f10e 0204 	add.w	r2, lr, #4
 8007966:	920a      	str	r2, [sp, #40]	@ 0x28
 8007968:	00c9      	lsls	r1, r1, #3
 800796a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800796c:	310c      	adds	r1, #12
 800796e:	00f6      	lsls	r6, r6, #3
 8007970:	ea4f 00cc 	mov.w	r0, ip, lsl #3
 8007974:	9114      	str	r1, [sp, #80]	@ 0x50
 8007976:	18a9      	adds	r1, r5, r2
 8007978:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800797a:	9612      	str	r6, [sp, #72]	@ 0x48
 800797c:	00ff      	lsls	r7, r7, #3
 800797e:	19ae      	adds	r6, r5, r6
 8007980:	3008      	adds	r0, #8
 8007982:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 8007986:	9606      	str	r6, [sp, #24]
 8007988:	9019      	str	r0, [sp, #100]	@ 0x64
 800798a:	18aa      	adds	r2, r5, r2
 800798c:	0164      	lsls	r4, r4, #5
 800798e:	19ee      	adds	r6, r5, r7
 8007990:	f10c 000c 	add.w	r0, ip, #12
 8007994:	9713      	str	r7, [sp, #76]	@ 0x4c
 8007996:	9604      	str	r6, [sp, #16]
 8007998:	9015      	str	r0, [sp, #84]	@ 0x54
 800799a:	9103      	str	r1, [sp, #12]
 800799c:	9205      	str	r2, [sp, #20]
 800799e:	f104 0208 	add.w	r2, r4, #8
 80079a2:	9218      	str	r2, [sp, #96]	@ 0x60
 80079a4:	f04f 0801 	mov.w	r8, #1
 80079a8:	2200      	movs	r2, #0
 80079aa:	f102 0108 	add.w	r1, r2, #8
 80079ae:	460f      	mov	r7, r1
 80079b0:	910b      	str	r1, [sp, #44]	@ 0x2c
 80079b2:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80079b4:	188e      	adds	r6, r1, r2
 80079b6:	9916      	ldr	r1, [sp, #88]	@ 0x58
 80079b8:	188d      	adds	r5, r1, r2
 80079ba:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 80079bc:	188c      	adds	r4, r1, r2
 80079be:	9919      	ldr	r1, [sp, #100]	@ 0x64
 80079c0:	1888      	adds	r0, r1, r2
 80079c2:	9914      	ldr	r1, [sp, #80]	@ 0x50
 80079c4:	eb01 0c02 	add.w	ip, r1, r2
 80079c8:	9915      	ldr	r1, [sp, #84]	@ 0x54
 80079ca:	440a      	add	r2, r1
 80079cc:	9903      	ldr	r1, [sp, #12]
 80079ce:	edd1 fa00 	vldr	s31, [r1]
 80079d2:	9905      	ldr	r1, [sp, #20]
 80079d4:	ed91 fa00 	vldr	s30, [r1]
 80079d8:	9904      	ldr	r1, [sp, #16]
 80079da:	edd1 ea00 	vldr	s29, [r1]
 80079de:	9906      	ldr	r1, [sp, #24]
 80079e0:	ed91 ea00 	vldr	s28, [r1]
 80079e4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80079e6:	edd1 da00 	vldr	s27, [r1]
 80079ea:	9908      	ldr	r1, [sp, #32]
 80079ec:	ed91 da00 	vldr	s26, [r1]
 80079f0:	9907      	ldr	r1, [sp, #28]
 80079f2:	edd1 ca00 	vldr	s25, [r1]
 80079f6:	9903      	ldr	r1, [sp, #12]
 80079f8:	ed91 ca01 	vldr	s24, [r1, #4]
 80079fc:	9905      	ldr	r1, [sp, #20]
 80079fe:	edd1 ba01 	vldr	s23, [r1, #4]
 8007a02:	9904      	ldr	r1, [sp, #16]
 8007a04:	edd1 aa01 	vldr	s21, [r1, #4]
 8007a08:	9906      	ldr	r1, [sp, #24]
 8007a0a:	ed91 aa01 	vldr	s20, [r1, #4]
 8007a0e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007a10:	edd1 7a01 	vldr	s15, [r1, #4]
 8007a14:	9908      	ldr	r1, [sp, #32]
 8007a16:	edcd 7a00 	vstr	s15, [sp]
 8007a1a:	edd1 7a01 	vldr	s15, [r1, #4]
 8007a1e:	9907      	ldr	r1, [sp, #28]
 8007a20:	edcd 7a01 	vstr	s15, [sp, #4]
 8007a24:	edd1 7a01 	vldr	s15, [r1, #4]
 8007a28:	eb0a 0e07 	add.w	lr, sl, r7
 8007a2c:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 8007a2e:	edcd 7a02 	vstr	s15, [sp, #8]
 8007a32:	eb0c 010a 	add.w	r1, ip, sl
 8007a36:	4456      	add	r6, sl
 8007a38:	4455      	add	r5, sl
 8007a3a:	4454      	add	r4, sl
 8007a3c:	4450      	add	r0, sl
 8007a3e:	4452      	add	r2, sl
 8007a40:	46c4      	mov	ip, r8
 8007a42:	e001      	b.n	8007a48 <arm_radix8_butterfly_f32+0x334>
 8007a44:	3f3504f3 	.word	0x3f3504f3
 8007a48:	ed96 5a00 	vldr	s10, [r6]
 8007a4c:	ed52 9a01 	vldr	s19, [r2, #-4]
 8007a50:	ed11 6a01 	vldr	s12, [r1, #-4]
 8007a54:	edd0 7a00 	vldr	s15, [r0]
 8007a58:	ed17 7a01 	vldr	s14, [r7, #-4]
 8007a5c:	edde 3a00 	vldr	s7, [lr]
 8007a60:	ed94 3a00 	vldr	s6, [r4]
 8007a64:	ed95 2a00 	vldr	s4, [r5]
 8007a68:	ed9e 0a01 	vldr	s0, [lr, #4]
 8007a6c:	ee33 8a85 	vadd.f32	s16, s7, s10
 8007a70:	ee32 1a06 	vadd.f32	s2, s4, s12
 8007a74:	ee33 4a29 	vadd.f32	s8, s6, s19
 8007a78:	ee77 4a87 	vadd.f32	s9, s15, s14
 8007a7c:	ee78 1a04 	vadd.f32	s3, s16, s8
 8007a80:	ee71 6a24 	vadd.f32	s13, s2, s9
 8007a84:	ee32 2a46 	vsub.f32	s4, s4, s12
 8007a88:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8007a8c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007a90:	ed8e 6a00 	vstr	s12, [lr]
 8007a94:	edd0 8a01 	vldr	s17, [r0, #4]
 8007a98:	ed95 9a01 	vldr	s18, [r5, #4]
 8007a9c:	edd1 2a00 	vldr	s5, [r1]
 8007aa0:	ed97 7a00 	vldr	s14, [r7]
 8007aa4:	edd4 0a01 	vldr	s1, [r4, #4]
 8007aa8:	ed96 6a01 	vldr	s12, [r6, #4]
 8007aac:	edd2 5a00 	vldr	s11, [r2]
 8007ab0:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8007ab4:	ee33 3a69 	vsub.f32	s6, s6, s19
 8007ab8:	ee39 5a62 	vsub.f32	s10, s18, s5
 8007abc:	ee78 9ac7 	vsub.f32	s19, s17, s14
 8007ac0:	ee38 4a44 	vsub.f32	s8, s16, s8
 8007ac4:	ee38 7a87 	vadd.f32	s14, s17, s14
 8007ac8:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8007acc:	ee79 2a22 	vadd.f32	s5, s18, s5
 8007ad0:	ee75 8a69 	vsub.f32	s17, s10, s19
 8007ad4:	ee32 9a27 	vadd.f32	s18, s4, s15
 8007ad8:	ee35 5a29 	vadd.f32	s10, s10, s19
 8007adc:	ee72 7a67 	vsub.f32	s15, s4, s15
 8007ae0:	ee30 2a06 	vadd.f32	s4, s0, s12
 8007ae4:	ee69 9a0b 	vmul.f32	s19, s18, s22
 8007ae8:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8007aec:	ee32 9a08 	vadd.f32	s18, s4, s16
 8007af0:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8007af4:	ee32 2a48 	vsub.f32	s4, s4, s16
 8007af8:	ee71 4a64 	vsub.f32	s9, s2, s9
 8007afc:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8007b00:	ee32 1a87 	vadd.f32	s2, s5, s14
 8007b04:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8007b08:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8007b0c:	ee30 6a46 	vsub.f32	s12, s0, s12
 8007b10:	ee73 0a29 	vadd.f32	s1, s6, s19
 8007b14:	ee36 0a28 	vadd.f32	s0, s12, s17
 8007b18:	ee33 3a69 	vsub.f32	s6, s6, s19
 8007b1c:	ee32 7a64 	vsub.f32	s14, s4, s9
 8007b20:	ee73 9aa7 	vadd.f32	s19, s7, s15
 8007b24:	ee36 6a68 	vsub.f32	s12, s12, s17
 8007b28:	ee73 7ae7 	vsub.f32	s15, s7, s15
 8007b2c:	ee75 8a85 	vadd.f32	s17, s11, s10
 8007b30:	ee74 3a22 	vadd.f32	s7, s8, s5
 8007b34:	ee35 5ac5 	vsub.f32	s10, s11, s10
 8007b38:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8007b3c:	ee79 1a41 	vsub.f32	s3, s18, s2
 8007b40:	ee39 8aa8 	vadd.f32	s16, s19, s17
 8007b44:	ee76 5a43 	vsub.f32	s11, s12, s6
 8007b48:	ee74 2a62 	vsub.f32	s5, s8, s5
 8007b4c:	ee72 4a24 	vadd.f32	s9, s4, s9
 8007b50:	ee30 4a60 	vsub.f32	s8, s0, s1
 8007b54:	ee79 8ae8 	vsub.f32	s17, s19, s17
 8007b58:	ee30 0a20 	vadd.f32	s0, s0, s1
 8007b5c:	ee77 9a85 	vadd.f32	s19, s15, s10
 8007b60:	ee36 6a03 	vadd.f32	s12, s12, s6
 8007b64:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8007b68:	ee2e 2a21 	vmul.f32	s4, s28, s3
 8007b6c:	ee2e 5a26 	vmul.f32	s10, s28, s13
 8007b70:	ee6f 0a23 	vmul.f32	s1, s30, s7
 8007b74:	ee2a 3a21 	vmul.f32	s6, s20, s3
 8007b78:	ee39 1a01 	vadd.f32	s2, s18, s2
 8007b7c:	ee6a 6a26 	vmul.f32	s13, s20, s13
 8007b80:	ee2b 9a87 	vmul.f32	s18, s23, s14
 8007b84:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 8007b88:	ee2f 7a07 	vmul.f32	s14, s30, s14
 8007b8c:	ee6f 1a84 	vmul.f32	s3, s31, s8
 8007b90:	ee35 3a03 	vadd.f32	s6, s10, s6
 8007b94:	ee72 6a66 	vsub.f32	s13, s4, s13
 8007b98:	ee2c 5a04 	vmul.f32	s10, s24, s8
 8007b9c:	ee2f 2a88 	vmul.f32	s4, s31, s16
 8007ba0:	ed9d 4a02 	vldr	s8, [sp, #8]
 8007ba4:	ed8e 1a01 	vstr	s2, [lr, #4]
 8007ba8:	ee77 3a63 	vsub.f32	s7, s14, s7
 8007bac:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8007bb0:	ed9d 7a01 	vldr	s14, [sp, #4]
 8007bb4:	ed86 3a00 	vstr	s6, [r6]
 8007bb8:	ee30 9a89 	vadd.f32	s18, s1, s18
 8007bbc:	ee32 2a05 	vadd.f32	s4, s4, s10
 8007bc0:	ee6d 0a22 	vmul.f32	s1, s26, s5
 8007bc4:	ee31 8ac8 	vsub.f32	s16, s3, s16
 8007bc8:	ee67 2a22 	vmul.f32	s5, s14, s5
 8007bcc:	ee64 1a00 	vmul.f32	s3, s8, s0
 8007bd0:	ee27 7a24 	vmul.f32	s14, s14, s9
 8007bd4:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 8007bd8:	ee6d 4a24 	vmul.f32	s9, s26, s9
 8007bdc:	ee64 8a28 	vmul.f32	s17, s8, s17
 8007be0:	ed9d 4a00 	vldr	s8, [sp]
 8007be4:	edc6 6a01 	vstr	s13, [r6, #4]
 8007be8:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8007bec:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 8007bf0:	ee64 9a29 	vmul.f32	s19, s8, s19
 8007bf4:	ee24 4a25 	vmul.f32	s8, s8, s11
 8007bf8:	ee30 7a87 	vadd.f32	s14, s1, s14
 8007bfc:	ee74 4a84 	vadd.f32	s9, s9, s8
 8007c00:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 8007c04:	ee2a 4a86 	vmul.f32	s8, s21, s12
 8007c08:	ee2c 0a80 	vmul.f32	s0, s25, s0
 8007c0c:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 8007c10:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 8007c14:	ee2e 6a86 	vmul.f32	s12, s29, s12
 8007c18:	ee75 1a21 	vadd.f32	s3, s10, s3
 8007c1c:	ee30 0a68 	vsub.f32	s0, s0, s17
 8007c20:	ee75 9ae9 	vsub.f32	s19, s11, s19
 8007c24:	ee70 0a84 	vadd.f32	s1, s1, s8
 8007c28:	ee36 6a67 	vsub.f32	s12, s12, s15
 8007c2c:	44dc      	add	ip, fp
 8007c2e:	45e1      	cmp	r9, ip
 8007c30:	ed84 9a00 	vstr	s18, [r4]
 8007c34:	edc4 3a01 	vstr	s7, [r4, #4]
 8007c38:	449e      	add	lr, r3
 8007c3a:	ed02 7a01 	vstr	s14, [r2, #-4]
 8007c3e:	edc2 2a00 	vstr	s5, [r2]
 8007c42:	441e      	add	r6, r3
 8007c44:	ed85 2a00 	vstr	s4, [r5]
 8007c48:	ed85 8a01 	vstr	s16, [r5, #4]
 8007c4c:	441c      	add	r4, r3
 8007c4e:	ed47 1a01 	vstr	s3, [r7, #-4]
 8007c52:	ed87 0a00 	vstr	s0, [r7]
 8007c56:	441a      	add	r2, r3
 8007c58:	ed41 4a01 	vstr	s9, [r1, #-4]
 8007c5c:	edc1 9a00 	vstr	s19, [r1]
 8007c60:	441d      	add	r5, r3
 8007c62:	edc0 0a00 	vstr	s1, [r0]
 8007c66:	441f      	add	r7, r3
 8007c68:	ed80 6a01 	vstr	s12, [r0, #4]
 8007c6c:	4419      	add	r1, r3
 8007c6e:	4418      	add	r0, r3
 8007c70:	f63f aeea 	bhi.w	8007a48 <arm_radix8_butterfly_f32+0x334>
 8007c74:	9a03      	ldr	r2, [sp, #12]
 8007c76:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8007c78:	440a      	add	r2, r1
 8007c7a:	9203      	str	r2, [sp, #12]
 8007c7c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007c7e:	9a05      	ldr	r2, [sp, #20]
 8007c80:	440a      	add	r2, r1
 8007c82:	9205      	str	r2, [sp, #20]
 8007c84:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007c86:	9a04      	ldr	r2, [sp, #16]
 8007c88:	440a      	add	r2, r1
 8007c8a:	9204      	str	r2, [sp, #16]
 8007c8c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8007c8e:	9a06      	ldr	r2, [sp, #24]
 8007c90:	440a      	add	r2, r1
 8007c92:	9206      	str	r2, [sp, #24]
 8007c94:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8007c96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007c98:	440a      	add	r2, r1
 8007c9a:	9209      	str	r2, [sp, #36]	@ 0x24
 8007c9c:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8007c9e:	9a08      	ldr	r2, [sp, #32]
 8007ca0:	440a      	add	r2, r1
 8007ca2:	9208      	str	r2, [sp, #32]
 8007ca4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007ca6:	9a07      	ldr	r2, [sp, #28]
 8007ca8:	440a      	add	r2, r1
 8007caa:	9207      	str	r2, [sp, #28]
 8007cac:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007cae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007cb0:	f108 0801 	add.w	r8, r8, #1
 8007cb4:	3208      	adds	r2, #8
 8007cb6:	4588      	cmp	r8, r1
 8007cb8:	920a      	str	r2, [sp, #40]	@ 0x28
 8007cba:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007cbc:	f47f ae75 	bne.w	80079aa <arm_radix8_butterfly_f32+0x296>
 8007cc0:	f8bd 3034 	ldrh.w	r3, [sp, #52]	@ 0x34
 8007cc4:	9300      	str	r3, [sp, #0]
 8007cc6:	46c3      	mov	fp, r8
 8007cc8:	f8dd e06c 	ldr.w	lr, [sp, #108]	@ 0x6c
 8007ccc:	e532      	b.n	8007734 <arm_radix8_butterfly_f32+0x20>
 8007cce:	b01d      	add	sp, #116	@ 0x74
 8007cd0:	ecbd 8b10 	vpop	{d8-d15}
 8007cd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007cd8 <__cvt>:
 8007cd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007cdc:	ec57 6b10 	vmov	r6, r7, d0
 8007ce0:	2f00      	cmp	r7, #0
 8007ce2:	460c      	mov	r4, r1
 8007ce4:	4619      	mov	r1, r3
 8007ce6:	463b      	mov	r3, r7
 8007ce8:	bfbb      	ittet	lt
 8007cea:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007cee:	461f      	movlt	r7, r3
 8007cf0:	2300      	movge	r3, #0
 8007cf2:	232d      	movlt	r3, #45	@ 0x2d
 8007cf4:	700b      	strb	r3, [r1, #0]
 8007cf6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007cf8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007cfc:	4691      	mov	r9, r2
 8007cfe:	f023 0820 	bic.w	r8, r3, #32
 8007d02:	bfbc      	itt	lt
 8007d04:	4632      	movlt	r2, r6
 8007d06:	4616      	movlt	r6, r2
 8007d08:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007d0c:	d005      	beq.n	8007d1a <__cvt+0x42>
 8007d0e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007d12:	d100      	bne.n	8007d16 <__cvt+0x3e>
 8007d14:	3401      	adds	r4, #1
 8007d16:	2102      	movs	r1, #2
 8007d18:	e000      	b.n	8007d1c <__cvt+0x44>
 8007d1a:	2103      	movs	r1, #3
 8007d1c:	ab03      	add	r3, sp, #12
 8007d1e:	9301      	str	r3, [sp, #4]
 8007d20:	ab02      	add	r3, sp, #8
 8007d22:	9300      	str	r3, [sp, #0]
 8007d24:	ec47 6b10 	vmov	d0, r6, r7
 8007d28:	4653      	mov	r3, sl
 8007d2a:	4622      	mov	r2, r4
 8007d2c:	f000 fe4c 	bl	80089c8 <_dtoa_r>
 8007d30:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007d34:	4605      	mov	r5, r0
 8007d36:	d119      	bne.n	8007d6c <__cvt+0x94>
 8007d38:	f019 0f01 	tst.w	r9, #1
 8007d3c:	d00e      	beq.n	8007d5c <__cvt+0x84>
 8007d3e:	eb00 0904 	add.w	r9, r0, r4
 8007d42:	2200      	movs	r2, #0
 8007d44:	2300      	movs	r3, #0
 8007d46:	4630      	mov	r0, r6
 8007d48:	4639      	mov	r1, r7
 8007d4a:	f7f8 ff3d 	bl	8000bc8 <__aeabi_dcmpeq>
 8007d4e:	b108      	cbz	r0, 8007d54 <__cvt+0x7c>
 8007d50:	f8cd 900c 	str.w	r9, [sp, #12]
 8007d54:	2230      	movs	r2, #48	@ 0x30
 8007d56:	9b03      	ldr	r3, [sp, #12]
 8007d58:	454b      	cmp	r3, r9
 8007d5a:	d31e      	bcc.n	8007d9a <__cvt+0xc2>
 8007d5c:	9b03      	ldr	r3, [sp, #12]
 8007d5e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007d60:	1b5b      	subs	r3, r3, r5
 8007d62:	4628      	mov	r0, r5
 8007d64:	6013      	str	r3, [r2, #0]
 8007d66:	b004      	add	sp, #16
 8007d68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d6c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007d70:	eb00 0904 	add.w	r9, r0, r4
 8007d74:	d1e5      	bne.n	8007d42 <__cvt+0x6a>
 8007d76:	7803      	ldrb	r3, [r0, #0]
 8007d78:	2b30      	cmp	r3, #48	@ 0x30
 8007d7a:	d10a      	bne.n	8007d92 <__cvt+0xba>
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	2300      	movs	r3, #0
 8007d80:	4630      	mov	r0, r6
 8007d82:	4639      	mov	r1, r7
 8007d84:	f7f8 ff20 	bl	8000bc8 <__aeabi_dcmpeq>
 8007d88:	b918      	cbnz	r0, 8007d92 <__cvt+0xba>
 8007d8a:	f1c4 0401 	rsb	r4, r4, #1
 8007d8e:	f8ca 4000 	str.w	r4, [sl]
 8007d92:	f8da 3000 	ldr.w	r3, [sl]
 8007d96:	4499      	add	r9, r3
 8007d98:	e7d3      	b.n	8007d42 <__cvt+0x6a>
 8007d9a:	1c59      	adds	r1, r3, #1
 8007d9c:	9103      	str	r1, [sp, #12]
 8007d9e:	701a      	strb	r2, [r3, #0]
 8007da0:	e7d9      	b.n	8007d56 <__cvt+0x7e>

08007da2 <__exponent>:
 8007da2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007da4:	2900      	cmp	r1, #0
 8007da6:	bfba      	itte	lt
 8007da8:	4249      	neglt	r1, r1
 8007daa:	232d      	movlt	r3, #45	@ 0x2d
 8007dac:	232b      	movge	r3, #43	@ 0x2b
 8007dae:	2909      	cmp	r1, #9
 8007db0:	7002      	strb	r2, [r0, #0]
 8007db2:	7043      	strb	r3, [r0, #1]
 8007db4:	dd29      	ble.n	8007e0a <__exponent+0x68>
 8007db6:	f10d 0307 	add.w	r3, sp, #7
 8007dba:	461d      	mov	r5, r3
 8007dbc:	270a      	movs	r7, #10
 8007dbe:	461a      	mov	r2, r3
 8007dc0:	fbb1 f6f7 	udiv	r6, r1, r7
 8007dc4:	fb07 1416 	mls	r4, r7, r6, r1
 8007dc8:	3430      	adds	r4, #48	@ 0x30
 8007dca:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007dce:	460c      	mov	r4, r1
 8007dd0:	2c63      	cmp	r4, #99	@ 0x63
 8007dd2:	f103 33ff 	add.w	r3, r3, #4294967295
 8007dd6:	4631      	mov	r1, r6
 8007dd8:	dcf1      	bgt.n	8007dbe <__exponent+0x1c>
 8007dda:	3130      	adds	r1, #48	@ 0x30
 8007ddc:	1e94      	subs	r4, r2, #2
 8007dde:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007de2:	1c41      	adds	r1, r0, #1
 8007de4:	4623      	mov	r3, r4
 8007de6:	42ab      	cmp	r3, r5
 8007de8:	d30a      	bcc.n	8007e00 <__exponent+0x5e>
 8007dea:	f10d 0309 	add.w	r3, sp, #9
 8007dee:	1a9b      	subs	r3, r3, r2
 8007df0:	42ac      	cmp	r4, r5
 8007df2:	bf88      	it	hi
 8007df4:	2300      	movhi	r3, #0
 8007df6:	3302      	adds	r3, #2
 8007df8:	4403      	add	r3, r0
 8007dfa:	1a18      	subs	r0, r3, r0
 8007dfc:	b003      	add	sp, #12
 8007dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e00:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007e04:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007e08:	e7ed      	b.n	8007de6 <__exponent+0x44>
 8007e0a:	2330      	movs	r3, #48	@ 0x30
 8007e0c:	3130      	adds	r1, #48	@ 0x30
 8007e0e:	7083      	strb	r3, [r0, #2]
 8007e10:	70c1      	strb	r1, [r0, #3]
 8007e12:	1d03      	adds	r3, r0, #4
 8007e14:	e7f1      	b.n	8007dfa <__exponent+0x58>
	...

08007e18 <_printf_float>:
 8007e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e1c:	b08d      	sub	sp, #52	@ 0x34
 8007e1e:	460c      	mov	r4, r1
 8007e20:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007e24:	4616      	mov	r6, r2
 8007e26:	461f      	mov	r7, r3
 8007e28:	4605      	mov	r5, r0
 8007e2a:	f000 fccd 	bl	80087c8 <_localeconv_r>
 8007e2e:	6803      	ldr	r3, [r0, #0]
 8007e30:	9304      	str	r3, [sp, #16]
 8007e32:	4618      	mov	r0, r3
 8007e34:	f7f8 fa9c 	bl	8000370 <strlen>
 8007e38:	2300      	movs	r3, #0
 8007e3a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e3c:	f8d8 3000 	ldr.w	r3, [r8]
 8007e40:	9005      	str	r0, [sp, #20]
 8007e42:	3307      	adds	r3, #7
 8007e44:	f023 0307 	bic.w	r3, r3, #7
 8007e48:	f103 0208 	add.w	r2, r3, #8
 8007e4c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007e50:	f8d4 b000 	ldr.w	fp, [r4]
 8007e54:	f8c8 2000 	str.w	r2, [r8]
 8007e58:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007e5c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007e60:	9307      	str	r3, [sp, #28]
 8007e62:	f8cd 8018 	str.w	r8, [sp, #24]
 8007e66:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007e6a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007e6e:	4b9c      	ldr	r3, [pc, #624]	@ (80080e0 <_printf_float+0x2c8>)
 8007e70:	f04f 32ff 	mov.w	r2, #4294967295
 8007e74:	f7f8 feda 	bl	8000c2c <__aeabi_dcmpun>
 8007e78:	bb70      	cbnz	r0, 8007ed8 <_printf_float+0xc0>
 8007e7a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007e7e:	4b98      	ldr	r3, [pc, #608]	@ (80080e0 <_printf_float+0x2c8>)
 8007e80:	f04f 32ff 	mov.w	r2, #4294967295
 8007e84:	f7f8 feb4 	bl	8000bf0 <__aeabi_dcmple>
 8007e88:	bb30      	cbnz	r0, 8007ed8 <_printf_float+0xc0>
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	4640      	mov	r0, r8
 8007e90:	4649      	mov	r1, r9
 8007e92:	f7f8 fea3 	bl	8000bdc <__aeabi_dcmplt>
 8007e96:	b110      	cbz	r0, 8007e9e <_printf_float+0x86>
 8007e98:	232d      	movs	r3, #45	@ 0x2d
 8007e9a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e9e:	4a91      	ldr	r2, [pc, #580]	@ (80080e4 <_printf_float+0x2cc>)
 8007ea0:	4b91      	ldr	r3, [pc, #580]	@ (80080e8 <_printf_float+0x2d0>)
 8007ea2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007ea6:	bf94      	ite	ls
 8007ea8:	4690      	movls	r8, r2
 8007eaa:	4698      	movhi	r8, r3
 8007eac:	2303      	movs	r3, #3
 8007eae:	6123      	str	r3, [r4, #16]
 8007eb0:	f02b 0304 	bic.w	r3, fp, #4
 8007eb4:	6023      	str	r3, [r4, #0]
 8007eb6:	f04f 0900 	mov.w	r9, #0
 8007eba:	9700      	str	r7, [sp, #0]
 8007ebc:	4633      	mov	r3, r6
 8007ebe:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007ec0:	4621      	mov	r1, r4
 8007ec2:	4628      	mov	r0, r5
 8007ec4:	f000 f9d2 	bl	800826c <_printf_common>
 8007ec8:	3001      	adds	r0, #1
 8007eca:	f040 808d 	bne.w	8007fe8 <_printf_float+0x1d0>
 8007ece:	f04f 30ff 	mov.w	r0, #4294967295
 8007ed2:	b00d      	add	sp, #52	@ 0x34
 8007ed4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ed8:	4642      	mov	r2, r8
 8007eda:	464b      	mov	r3, r9
 8007edc:	4640      	mov	r0, r8
 8007ede:	4649      	mov	r1, r9
 8007ee0:	f7f8 fea4 	bl	8000c2c <__aeabi_dcmpun>
 8007ee4:	b140      	cbz	r0, 8007ef8 <_printf_float+0xe0>
 8007ee6:	464b      	mov	r3, r9
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	bfbc      	itt	lt
 8007eec:	232d      	movlt	r3, #45	@ 0x2d
 8007eee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007ef2:	4a7e      	ldr	r2, [pc, #504]	@ (80080ec <_printf_float+0x2d4>)
 8007ef4:	4b7e      	ldr	r3, [pc, #504]	@ (80080f0 <_printf_float+0x2d8>)
 8007ef6:	e7d4      	b.n	8007ea2 <_printf_float+0x8a>
 8007ef8:	6863      	ldr	r3, [r4, #4]
 8007efa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007efe:	9206      	str	r2, [sp, #24]
 8007f00:	1c5a      	adds	r2, r3, #1
 8007f02:	d13b      	bne.n	8007f7c <_printf_float+0x164>
 8007f04:	2306      	movs	r3, #6
 8007f06:	6063      	str	r3, [r4, #4]
 8007f08:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	6022      	str	r2, [r4, #0]
 8007f10:	9303      	str	r3, [sp, #12]
 8007f12:	ab0a      	add	r3, sp, #40	@ 0x28
 8007f14:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007f18:	ab09      	add	r3, sp, #36	@ 0x24
 8007f1a:	9300      	str	r3, [sp, #0]
 8007f1c:	6861      	ldr	r1, [r4, #4]
 8007f1e:	ec49 8b10 	vmov	d0, r8, r9
 8007f22:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007f26:	4628      	mov	r0, r5
 8007f28:	f7ff fed6 	bl	8007cd8 <__cvt>
 8007f2c:	9b06      	ldr	r3, [sp, #24]
 8007f2e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007f30:	2b47      	cmp	r3, #71	@ 0x47
 8007f32:	4680      	mov	r8, r0
 8007f34:	d129      	bne.n	8007f8a <_printf_float+0x172>
 8007f36:	1cc8      	adds	r0, r1, #3
 8007f38:	db02      	blt.n	8007f40 <_printf_float+0x128>
 8007f3a:	6863      	ldr	r3, [r4, #4]
 8007f3c:	4299      	cmp	r1, r3
 8007f3e:	dd41      	ble.n	8007fc4 <_printf_float+0x1ac>
 8007f40:	f1aa 0a02 	sub.w	sl, sl, #2
 8007f44:	fa5f fa8a 	uxtb.w	sl, sl
 8007f48:	3901      	subs	r1, #1
 8007f4a:	4652      	mov	r2, sl
 8007f4c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007f50:	9109      	str	r1, [sp, #36]	@ 0x24
 8007f52:	f7ff ff26 	bl	8007da2 <__exponent>
 8007f56:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007f58:	1813      	adds	r3, r2, r0
 8007f5a:	2a01      	cmp	r2, #1
 8007f5c:	4681      	mov	r9, r0
 8007f5e:	6123      	str	r3, [r4, #16]
 8007f60:	dc02      	bgt.n	8007f68 <_printf_float+0x150>
 8007f62:	6822      	ldr	r2, [r4, #0]
 8007f64:	07d2      	lsls	r2, r2, #31
 8007f66:	d501      	bpl.n	8007f6c <_printf_float+0x154>
 8007f68:	3301      	adds	r3, #1
 8007f6a:	6123      	str	r3, [r4, #16]
 8007f6c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d0a2      	beq.n	8007eba <_printf_float+0xa2>
 8007f74:	232d      	movs	r3, #45	@ 0x2d
 8007f76:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f7a:	e79e      	b.n	8007eba <_printf_float+0xa2>
 8007f7c:	9a06      	ldr	r2, [sp, #24]
 8007f7e:	2a47      	cmp	r2, #71	@ 0x47
 8007f80:	d1c2      	bne.n	8007f08 <_printf_float+0xf0>
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d1c0      	bne.n	8007f08 <_printf_float+0xf0>
 8007f86:	2301      	movs	r3, #1
 8007f88:	e7bd      	b.n	8007f06 <_printf_float+0xee>
 8007f8a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007f8e:	d9db      	bls.n	8007f48 <_printf_float+0x130>
 8007f90:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007f94:	d118      	bne.n	8007fc8 <_printf_float+0x1b0>
 8007f96:	2900      	cmp	r1, #0
 8007f98:	6863      	ldr	r3, [r4, #4]
 8007f9a:	dd0b      	ble.n	8007fb4 <_printf_float+0x19c>
 8007f9c:	6121      	str	r1, [r4, #16]
 8007f9e:	b913      	cbnz	r3, 8007fa6 <_printf_float+0x18e>
 8007fa0:	6822      	ldr	r2, [r4, #0]
 8007fa2:	07d0      	lsls	r0, r2, #31
 8007fa4:	d502      	bpl.n	8007fac <_printf_float+0x194>
 8007fa6:	3301      	adds	r3, #1
 8007fa8:	440b      	add	r3, r1
 8007faa:	6123      	str	r3, [r4, #16]
 8007fac:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007fae:	f04f 0900 	mov.w	r9, #0
 8007fb2:	e7db      	b.n	8007f6c <_printf_float+0x154>
 8007fb4:	b913      	cbnz	r3, 8007fbc <_printf_float+0x1a4>
 8007fb6:	6822      	ldr	r2, [r4, #0]
 8007fb8:	07d2      	lsls	r2, r2, #31
 8007fba:	d501      	bpl.n	8007fc0 <_printf_float+0x1a8>
 8007fbc:	3302      	adds	r3, #2
 8007fbe:	e7f4      	b.n	8007faa <_printf_float+0x192>
 8007fc0:	2301      	movs	r3, #1
 8007fc2:	e7f2      	b.n	8007faa <_printf_float+0x192>
 8007fc4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007fc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007fca:	4299      	cmp	r1, r3
 8007fcc:	db05      	blt.n	8007fda <_printf_float+0x1c2>
 8007fce:	6823      	ldr	r3, [r4, #0]
 8007fd0:	6121      	str	r1, [r4, #16]
 8007fd2:	07d8      	lsls	r0, r3, #31
 8007fd4:	d5ea      	bpl.n	8007fac <_printf_float+0x194>
 8007fd6:	1c4b      	adds	r3, r1, #1
 8007fd8:	e7e7      	b.n	8007faa <_printf_float+0x192>
 8007fda:	2900      	cmp	r1, #0
 8007fdc:	bfd4      	ite	le
 8007fde:	f1c1 0202 	rsble	r2, r1, #2
 8007fe2:	2201      	movgt	r2, #1
 8007fe4:	4413      	add	r3, r2
 8007fe6:	e7e0      	b.n	8007faa <_printf_float+0x192>
 8007fe8:	6823      	ldr	r3, [r4, #0]
 8007fea:	055a      	lsls	r2, r3, #21
 8007fec:	d407      	bmi.n	8007ffe <_printf_float+0x1e6>
 8007fee:	6923      	ldr	r3, [r4, #16]
 8007ff0:	4642      	mov	r2, r8
 8007ff2:	4631      	mov	r1, r6
 8007ff4:	4628      	mov	r0, r5
 8007ff6:	47b8      	blx	r7
 8007ff8:	3001      	adds	r0, #1
 8007ffa:	d12b      	bne.n	8008054 <_printf_float+0x23c>
 8007ffc:	e767      	b.n	8007ece <_printf_float+0xb6>
 8007ffe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008002:	f240 80dd 	bls.w	80081c0 <_printf_float+0x3a8>
 8008006:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800800a:	2200      	movs	r2, #0
 800800c:	2300      	movs	r3, #0
 800800e:	f7f8 fddb 	bl	8000bc8 <__aeabi_dcmpeq>
 8008012:	2800      	cmp	r0, #0
 8008014:	d033      	beq.n	800807e <_printf_float+0x266>
 8008016:	4a37      	ldr	r2, [pc, #220]	@ (80080f4 <_printf_float+0x2dc>)
 8008018:	2301      	movs	r3, #1
 800801a:	4631      	mov	r1, r6
 800801c:	4628      	mov	r0, r5
 800801e:	47b8      	blx	r7
 8008020:	3001      	adds	r0, #1
 8008022:	f43f af54 	beq.w	8007ece <_printf_float+0xb6>
 8008026:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800802a:	4543      	cmp	r3, r8
 800802c:	db02      	blt.n	8008034 <_printf_float+0x21c>
 800802e:	6823      	ldr	r3, [r4, #0]
 8008030:	07d8      	lsls	r0, r3, #31
 8008032:	d50f      	bpl.n	8008054 <_printf_float+0x23c>
 8008034:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008038:	4631      	mov	r1, r6
 800803a:	4628      	mov	r0, r5
 800803c:	47b8      	blx	r7
 800803e:	3001      	adds	r0, #1
 8008040:	f43f af45 	beq.w	8007ece <_printf_float+0xb6>
 8008044:	f04f 0900 	mov.w	r9, #0
 8008048:	f108 38ff 	add.w	r8, r8, #4294967295
 800804c:	f104 0a1a 	add.w	sl, r4, #26
 8008050:	45c8      	cmp	r8, r9
 8008052:	dc09      	bgt.n	8008068 <_printf_float+0x250>
 8008054:	6823      	ldr	r3, [r4, #0]
 8008056:	079b      	lsls	r3, r3, #30
 8008058:	f100 8103 	bmi.w	8008262 <_printf_float+0x44a>
 800805c:	68e0      	ldr	r0, [r4, #12]
 800805e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008060:	4298      	cmp	r0, r3
 8008062:	bfb8      	it	lt
 8008064:	4618      	movlt	r0, r3
 8008066:	e734      	b.n	8007ed2 <_printf_float+0xba>
 8008068:	2301      	movs	r3, #1
 800806a:	4652      	mov	r2, sl
 800806c:	4631      	mov	r1, r6
 800806e:	4628      	mov	r0, r5
 8008070:	47b8      	blx	r7
 8008072:	3001      	adds	r0, #1
 8008074:	f43f af2b 	beq.w	8007ece <_printf_float+0xb6>
 8008078:	f109 0901 	add.w	r9, r9, #1
 800807c:	e7e8      	b.n	8008050 <_printf_float+0x238>
 800807e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008080:	2b00      	cmp	r3, #0
 8008082:	dc39      	bgt.n	80080f8 <_printf_float+0x2e0>
 8008084:	4a1b      	ldr	r2, [pc, #108]	@ (80080f4 <_printf_float+0x2dc>)
 8008086:	2301      	movs	r3, #1
 8008088:	4631      	mov	r1, r6
 800808a:	4628      	mov	r0, r5
 800808c:	47b8      	blx	r7
 800808e:	3001      	adds	r0, #1
 8008090:	f43f af1d 	beq.w	8007ece <_printf_float+0xb6>
 8008094:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008098:	ea59 0303 	orrs.w	r3, r9, r3
 800809c:	d102      	bne.n	80080a4 <_printf_float+0x28c>
 800809e:	6823      	ldr	r3, [r4, #0]
 80080a0:	07d9      	lsls	r1, r3, #31
 80080a2:	d5d7      	bpl.n	8008054 <_printf_float+0x23c>
 80080a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80080a8:	4631      	mov	r1, r6
 80080aa:	4628      	mov	r0, r5
 80080ac:	47b8      	blx	r7
 80080ae:	3001      	adds	r0, #1
 80080b0:	f43f af0d 	beq.w	8007ece <_printf_float+0xb6>
 80080b4:	f04f 0a00 	mov.w	sl, #0
 80080b8:	f104 0b1a 	add.w	fp, r4, #26
 80080bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080be:	425b      	negs	r3, r3
 80080c0:	4553      	cmp	r3, sl
 80080c2:	dc01      	bgt.n	80080c8 <_printf_float+0x2b0>
 80080c4:	464b      	mov	r3, r9
 80080c6:	e793      	b.n	8007ff0 <_printf_float+0x1d8>
 80080c8:	2301      	movs	r3, #1
 80080ca:	465a      	mov	r2, fp
 80080cc:	4631      	mov	r1, r6
 80080ce:	4628      	mov	r0, r5
 80080d0:	47b8      	blx	r7
 80080d2:	3001      	adds	r0, #1
 80080d4:	f43f aefb 	beq.w	8007ece <_printf_float+0xb6>
 80080d8:	f10a 0a01 	add.w	sl, sl, #1
 80080dc:	e7ee      	b.n	80080bc <_printf_float+0x2a4>
 80080de:	bf00      	nop
 80080e0:	7fefffff 	.word	0x7fefffff
 80080e4:	0801e4cc 	.word	0x0801e4cc
 80080e8:	0801e4d0 	.word	0x0801e4d0
 80080ec:	0801e4d4 	.word	0x0801e4d4
 80080f0:	0801e4d8 	.word	0x0801e4d8
 80080f4:	0801e4dc 	.word	0x0801e4dc
 80080f8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80080fa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80080fe:	4553      	cmp	r3, sl
 8008100:	bfa8      	it	ge
 8008102:	4653      	movge	r3, sl
 8008104:	2b00      	cmp	r3, #0
 8008106:	4699      	mov	r9, r3
 8008108:	dc36      	bgt.n	8008178 <_printf_float+0x360>
 800810a:	f04f 0b00 	mov.w	fp, #0
 800810e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008112:	f104 021a 	add.w	r2, r4, #26
 8008116:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008118:	9306      	str	r3, [sp, #24]
 800811a:	eba3 0309 	sub.w	r3, r3, r9
 800811e:	455b      	cmp	r3, fp
 8008120:	dc31      	bgt.n	8008186 <_printf_float+0x36e>
 8008122:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008124:	459a      	cmp	sl, r3
 8008126:	dc3a      	bgt.n	800819e <_printf_float+0x386>
 8008128:	6823      	ldr	r3, [r4, #0]
 800812a:	07da      	lsls	r2, r3, #31
 800812c:	d437      	bmi.n	800819e <_printf_float+0x386>
 800812e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008130:	ebaa 0903 	sub.w	r9, sl, r3
 8008134:	9b06      	ldr	r3, [sp, #24]
 8008136:	ebaa 0303 	sub.w	r3, sl, r3
 800813a:	4599      	cmp	r9, r3
 800813c:	bfa8      	it	ge
 800813e:	4699      	movge	r9, r3
 8008140:	f1b9 0f00 	cmp.w	r9, #0
 8008144:	dc33      	bgt.n	80081ae <_printf_float+0x396>
 8008146:	f04f 0800 	mov.w	r8, #0
 800814a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800814e:	f104 0b1a 	add.w	fp, r4, #26
 8008152:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008154:	ebaa 0303 	sub.w	r3, sl, r3
 8008158:	eba3 0309 	sub.w	r3, r3, r9
 800815c:	4543      	cmp	r3, r8
 800815e:	f77f af79 	ble.w	8008054 <_printf_float+0x23c>
 8008162:	2301      	movs	r3, #1
 8008164:	465a      	mov	r2, fp
 8008166:	4631      	mov	r1, r6
 8008168:	4628      	mov	r0, r5
 800816a:	47b8      	blx	r7
 800816c:	3001      	adds	r0, #1
 800816e:	f43f aeae 	beq.w	8007ece <_printf_float+0xb6>
 8008172:	f108 0801 	add.w	r8, r8, #1
 8008176:	e7ec      	b.n	8008152 <_printf_float+0x33a>
 8008178:	4642      	mov	r2, r8
 800817a:	4631      	mov	r1, r6
 800817c:	4628      	mov	r0, r5
 800817e:	47b8      	blx	r7
 8008180:	3001      	adds	r0, #1
 8008182:	d1c2      	bne.n	800810a <_printf_float+0x2f2>
 8008184:	e6a3      	b.n	8007ece <_printf_float+0xb6>
 8008186:	2301      	movs	r3, #1
 8008188:	4631      	mov	r1, r6
 800818a:	4628      	mov	r0, r5
 800818c:	9206      	str	r2, [sp, #24]
 800818e:	47b8      	blx	r7
 8008190:	3001      	adds	r0, #1
 8008192:	f43f ae9c 	beq.w	8007ece <_printf_float+0xb6>
 8008196:	9a06      	ldr	r2, [sp, #24]
 8008198:	f10b 0b01 	add.w	fp, fp, #1
 800819c:	e7bb      	b.n	8008116 <_printf_float+0x2fe>
 800819e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80081a2:	4631      	mov	r1, r6
 80081a4:	4628      	mov	r0, r5
 80081a6:	47b8      	blx	r7
 80081a8:	3001      	adds	r0, #1
 80081aa:	d1c0      	bne.n	800812e <_printf_float+0x316>
 80081ac:	e68f      	b.n	8007ece <_printf_float+0xb6>
 80081ae:	9a06      	ldr	r2, [sp, #24]
 80081b0:	464b      	mov	r3, r9
 80081b2:	4442      	add	r2, r8
 80081b4:	4631      	mov	r1, r6
 80081b6:	4628      	mov	r0, r5
 80081b8:	47b8      	blx	r7
 80081ba:	3001      	adds	r0, #1
 80081bc:	d1c3      	bne.n	8008146 <_printf_float+0x32e>
 80081be:	e686      	b.n	8007ece <_printf_float+0xb6>
 80081c0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80081c4:	f1ba 0f01 	cmp.w	sl, #1
 80081c8:	dc01      	bgt.n	80081ce <_printf_float+0x3b6>
 80081ca:	07db      	lsls	r3, r3, #31
 80081cc:	d536      	bpl.n	800823c <_printf_float+0x424>
 80081ce:	2301      	movs	r3, #1
 80081d0:	4642      	mov	r2, r8
 80081d2:	4631      	mov	r1, r6
 80081d4:	4628      	mov	r0, r5
 80081d6:	47b8      	blx	r7
 80081d8:	3001      	adds	r0, #1
 80081da:	f43f ae78 	beq.w	8007ece <_printf_float+0xb6>
 80081de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80081e2:	4631      	mov	r1, r6
 80081e4:	4628      	mov	r0, r5
 80081e6:	47b8      	blx	r7
 80081e8:	3001      	adds	r0, #1
 80081ea:	f43f ae70 	beq.w	8007ece <_printf_float+0xb6>
 80081ee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80081f2:	2200      	movs	r2, #0
 80081f4:	2300      	movs	r3, #0
 80081f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80081fa:	f7f8 fce5 	bl	8000bc8 <__aeabi_dcmpeq>
 80081fe:	b9c0      	cbnz	r0, 8008232 <_printf_float+0x41a>
 8008200:	4653      	mov	r3, sl
 8008202:	f108 0201 	add.w	r2, r8, #1
 8008206:	4631      	mov	r1, r6
 8008208:	4628      	mov	r0, r5
 800820a:	47b8      	blx	r7
 800820c:	3001      	adds	r0, #1
 800820e:	d10c      	bne.n	800822a <_printf_float+0x412>
 8008210:	e65d      	b.n	8007ece <_printf_float+0xb6>
 8008212:	2301      	movs	r3, #1
 8008214:	465a      	mov	r2, fp
 8008216:	4631      	mov	r1, r6
 8008218:	4628      	mov	r0, r5
 800821a:	47b8      	blx	r7
 800821c:	3001      	adds	r0, #1
 800821e:	f43f ae56 	beq.w	8007ece <_printf_float+0xb6>
 8008222:	f108 0801 	add.w	r8, r8, #1
 8008226:	45d0      	cmp	r8, sl
 8008228:	dbf3      	blt.n	8008212 <_printf_float+0x3fa>
 800822a:	464b      	mov	r3, r9
 800822c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008230:	e6df      	b.n	8007ff2 <_printf_float+0x1da>
 8008232:	f04f 0800 	mov.w	r8, #0
 8008236:	f104 0b1a 	add.w	fp, r4, #26
 800823a:	e7f4      	b.n	8008226 <_printf_float+0x40e>
 800823c:	2301      	movs	r3, #1
 800823e:	4642      	mov	r2, r8
 8008240:	e7e1      	b.n	8008206 <_printf_float+0x3ee>
 8008242:	2301      	movs	r3, #1
 8008244:	464a      	mov	r2, r9
 8008246:	4631      	mov	r1, r6
 8008248:	4628      	mov	r0, r5
 800824a:	47b8      	blx	r7
 800824c:	3001      	adds	r0, #1
 800824e:	f43f ae3e 	beq.w	8007ece <_printf_float+0xb6>
 8008252:	f108 0801 	add.w	r8, r8, #1
 8008256:	68e3      	ldr	r3, [r4, #12]
 8008258:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800825a:	1a5b      	subs	r3, r3, r1
 800825c:	4543      	cmp	r3, r8
 800825e:	dcf0      	bgt.n	8008242 <_printf_float+0x42a>
 8008260:	e6fc      	b.n	800805c <_printf_float+0x244>
 8008262:	f04f 0800 	mov.w	r8, #0
 8008266:	f104 0919 	add.w	r9, r4, #25
 800826a:	e7f4      	b.n	8008256 <_printf_float+0x43e>

0800826c <_printf_common>:
 800826c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008270:	4616      	mov	r6, r2
 8008272:	4698      	mov	r8, r3
 8008274:	688a      	ldr	r2, [r1, #8]
 8008276:	690b      	ldr	r3, [r1, #16]
 8008278:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800827c:	4293      	cmp	r3, r2
 800827e:	bfb8      	it	lt
 8008280:	4613      	movlt	r3, r2
 8008282:	6033      	str	r3, [r6, #0]
 8008284:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008288:	4607      	mov	r7, r0
 800828a:	460c      	mov	r4, r1
 800828c:	b10a      	cbz	r2, 8008292 <_printf_common+0x26>
 800828e:	3301      	adds	r3, #1
 8008290:	6033      	str	r3, [r6, #0]
 8008292:	6823      	ldr	r3, [r4, #0]
 8008294:	0699      	lsls	r1, r3, #26
 8008296:	bf42      	ittt	mi
 8008298:	6833      	ldrmi	r3, [r6, #0]
 800829a:	3302      	addmi	r3, #2
 800829c:	6033      	strmi	r3, [r6, #0]
 800829e:	6825      	ldr	r5, [r4, #0]
 80082a0:	f015 0506 	ands.w	r5, r5, #6
 80082a4:	d106      	bne.n	80082b4 <_printf_common+0x48>
 80082a6:	f104 0a19 	add.w	sl, r4, #25
 80082aa:	68e3      	ldr	r3, [r4, #12]
 80082ac:	6832      	ldr	r2, [r6, #0]
 80082ae:	1a9b      	subs	r3, r3, r2
 80082b0:	42ab      	cmp	r3, r5
 80082b2:	dc26      	bgt.n	8008302 <_printf_common+0x96>
 80082b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80082b8:	6822      	ldr	r2, [r4, #0]
 80082ba:	3b00      	subs	r3, #0
 80082bc:	bf18      	it	ne
 80082be:	2301      	movne	r3, #1
 80082c0:	0692      	lsls	r2, r2, #26
 80082c2:	d42b      	bmi.n	800831c <_printf_common+0xb0>
 80082c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80082c8:	4641      	mov	r1, r8
 80082ca:	4638      	mov	r0, r7
 80082cc:	47c8      	blx	r9
 80082ce:	3001      	adds	r0, #1
 80082d0:	d01e      	beq.n	8008310 <_printf_common+0xa4>
 80082d2:	6823      	ldr	r3, [r4, #0]
 80082d4:	6922      	ldr	r2, [r4, #16]
 80082d6:	f003 0306 	and.w	r3, r3, #6
 80082da:	2b04      	cmp	r3, #4
 80082dc:	bf02      	ittt	eq
 80082de:	68e5      	ldreq	r5, [r4, #12]
 80082e0:	6833      	ldreq	r3, [r6, #0]
 80082e2:	1aed      	subeq	r5, r5, r3
 80082e4:	68a3      	ldr	r3, [r4, #8]
 80082e6:	bf0c      	ite	eq
 80082e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80082ec:	2500      	movne	r5, #0
 80082ee:	4293      	cmp	r3, r2
 80082f0:	bfc4      	itt	gt
 80082f2:	1a9b      	subgt	r3, r3, r2
 80082f4:	18ed      	addgt	r5, r5, r3
 80082f6:	2600      	movs	r6, #0
 80082f8:	341a      	adds	r4, #26
 80082fa:	42b5      	cmp	r5, r6
 80082fc:	d11a      	bne.n	8008334 <_printf_common+0xc8>
 80082fe:	2000      	movs	r0, #0
 8008300:	e008      	b.n	8008314 <_printf_common+0xa8>
 8008302:	2301      	movs	r3, #1
 8008304:	4652      	mov	r2, sl
 8008306:	4641      	mov	r1, r8
 8008308:	4638      	mov	r0, r7
 800830a:	47c8      	blx	r9
 800830c:	3001      	adds	r0, #1
 800830e:	d103      	bne.n	8008318 <_printf_common+0xac>
 8008310:	f04f 30ff 	mov.w	r0, #4294967295
 8008314:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008318:	3501      	adds	r5, #1
 800831a:	e7c6      	b.n	80082aa <_printf_common+0x3e>
 800831c:	18e1      	adds	r1, r4, r3
 800831e:	1c5a      	adds	r2, r3, #1
 8008320:	2030      	movs	r0, #48	@ 0x30
 8008322:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008326:	4422      	add	r2, r4
 8008328:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800832c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008330:	3302      	adds	r3, #2
 8008332:	e7c7      	b.n	80082c4 <_printf_common+0x58>
 8008334:	2301      	movs	r3, #1
 8008336:	4622      	mov	r2, r4
 8008338:	4641      	mov	r1, r8
 800833a:	4638      	mov	r0, r7
 800833c:	47c8      	blx	r9
 800833e:	3001      	adds	r0, #1
 8008340:	d0e6      	beq.n	8008310 <_printf_common+0xa4>
 8008342:	3601      	adds	r6, #1
 8008344:	e7d9      	b.n	80082fa <_printf_common+0x8e>
	...

08008348 <_printf_i>:
 8008348:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800834c:	7e0f      	ldrb	r7, [r1, #24]
 800834e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008350:	2f78      	cmp	r7, #120	@ 0x78
 8008352:	4691      	mov	r9, r2
 8008354:	4680      	mov	r8, r0
 8008356:	460c      	mov	r4, r1
 8008358:	469a      	mov	sl, r3
 800835a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800835e:	d807      	bhi.n	8008370 <_printf_i+0x28>
 8008360:	2f62      	cmp	r7, #98	@ 0x62
 8008362:	d80a      	bhi.n	800837a <_printf_i+0x32>
 8008364:	2f00      	cmp	r7, #0
 8008366:	f000 80d2 	beq.w	800850e <_printf_i+0x1c6>
 800836a:	2f58      	cmp	r7, #88	@ 0x58
 800836c:	f000 80b9 	beq.w	80084e2 <_printf_i+0x19a>
 8008370:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008374:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008378:	e03a      	b.n	80083f0 <_printf_i+0xa8>
 800837a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800837e:	2b15      	cmp	r3, #21
 8008380:	d8f6      	bhi.n	8008370 <_printf_i+0x28>
 8008382:	a101      	add	r1, pc, #4	@ (adr r1, 8008388 <_printf_i+0x40>)
 8008384:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008388:	080083e1 	.word	0x080083e1
 800838c:	080083f5 	.word	0x080083f5
 8008390:	08008371 	.word	0x08008371
 8008394:	08008371 	.word	0x08008371
 8008398:	08008371 	.word	0x08008371
 800839c:	08008371 	.word	0x08008371
 80083a0:	080083f5 	.word	0x080083f5
 80083a4:	08008371 	.word	0x08008371
 80083a8:	08008371 	.word	0x08008371
 80083ac:	08008371 	.word	0x08008371
 80083b0:	08008371 	.word	0x08008371
 80083b4:	080084f5 	.word	0x080084f5
 80083b8:	0800841f 	.word	0x0800841f
 80083bc:	080084af 	.word	0x080084af
 80083c0:	08008371 	.word	0x08008371
 80083c4:	08008371 	.word	0x08008371
 80083c8:	08008517 	.word	0x08008517
 80083cc:	08008371 	.word	0x08008371
 80083d0:	0800841f 	.word	0x0800841f
 80083d4:	08008371 	.word	0x08008371
 80083d8:	08008371 	.word	0x08008371
 80083dc:	080084b7 	.word	0x080084b7
 80083e0:	6833      	ldr	r3, [r6, #0]
 80083e2:	1d1a      	adds	r2, r3, #4
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	6032      	str	r2, [r6, #0]
 80083e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80083ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80083f0:	2301      	movs	r3, #1
 80083f2:	e09d      	b.n	8008530 <_printf_i+0x1e8>
 80083f4:	6833      	ldr	r3, [r6, #0]
 80083f6:	6820      	ldr	r0, [r4, #0]
 80083f8:	1d19      	adds	r1, r3, #4
 80083fa:	6031      	str	r1, [r6, #0]
 80083fc:	0606      	lsls	r6, r0, #24
 80083fe:	d501      	bpl.n	8008404 <_printf_i+0xbc>
 8008400:	681d      	ldr	r5, [r3, #0]
 8008402:	e003      	b.n	800840c <_printf_i+0xc4>
 8008404:	0645      	lsls	r5, r0, #25
 8008406:	d5fb      	bpl.n	8008400 <_printf_i+0xb8>
 8008408:	f9b3 5000 	ldrsh.w	r5, [r3]
 800840c:	2d00      	cmp	r5, #0
 800840e:	da03      	bge.n	8008418 <_printf_i+0xd0>
 8008410:	232d      	movs	r3, #45	@ 0x2d
 8008412:	426d      	negs	r5, r5
 8008414:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008418:	4859      	ldr	r0, [pc, #356]	@ (8008580 <_printf_i+0x238>)
 800841a:	230a      	movs	r3, #10
 800841c:	e011      	b.n	8008442 <_printf_i+0xfa>
 800841e:	6821      	ldr	r1, [r4, #0]
 8008420:	6833      	ldr	r3, [r6, #0]
 8008422:	0608      	lsls	r0, r1, #24
 8008424:	f853 5b04 	ldr.w	r5, [r3], #4
 8008428:	d402      	bmi.n	8008430 <_printf_i+0xe8>
 800842a:	0649      	lsls	r1, r1, #25
 800842c:	bf48      	it	mi
 800842e:	b2ad      	uxthmi	r5, r5
 8008430:	2f6f      	cmp	r7, #111	@ 0x6f
 8008432:	4853      	ldr	r0, [pc, #332]	@ (8008580 <_printf_i+0x238>)
 8008434:	6033      	str	r3, [r6, #0]
 8008436:	bf14      	ite	ne
 8008438:	230a      	movne	r3, #10
 800843a:	2308      	moveq	r3, #8
 800843c:	2100      	movs	r1, #0
 800843e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008442:	6866      	ldr	r6, [r4, #4]
 8008444:	60a6      	str	r6, [r4, #8]
 8008446:	2e00      	cmp	r6, #0
 8008448:	bfa2      	ittt	ge
 800844a:	6821      	ldrge	r1, [r4, #0]
 800844c:	f021 0104 	bicge.w	r1, r1, #4
 8008450:	6021      	strge	r1, [r4, #0]
 8008452:	b90d      	cbnz	r5, 8008458 <_printf_i+0x110>
 8008454:	2e00      	cmp	r6, #0
 8008456:	d04b      	beq.n	80084f0 <_printf_i+0x1a8>
 8008458:	4616      	mov	r6, r2
 800845a:	fbb5 f1f3 	udiv	r1, r5, r3
 800845e:	fb03 5711 	mls	r7, r3, r1, r5
 8008462:	5dc7      	ldrb	r7, [r0, r7]
 8008464:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008468:	462f      	mov	r7, r5
 800846a:	42bb      	cmp	r3, r7
 800846c:	460d      	mov	r5, r1
 800846e:	d9f4      	bls.n	800845a <_printf_i+0x112>
 8008470:	2b08      	cmp	r3, #8
 8008472:	d10b      	bne.n	800848c <_printf_i+0x144>
 8008474:	6823      	ldr	r3, [r4, #0]
 8008476:	07df      	lsls	r7, r3, #31
 8008478:	d508      	bpl.n	800848c <_printf_i+0x144>
 800847a:	6923      	ldr	r3, [r4, #16]
 800847c:	6861      	ldr	r1, [r4, #4]
 800847e:	4299      	cmp	r1, r3
 8008480:	bfde      	ittt	le
 8008482:	2330      	movle	r3, #48	@ 0x30
 8008484:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008488:	f106 36ff 	addle.w	r6, r6, #4294967295
 800848c:	1b92      	subs	r2, r2, r6
 800848e:	6122      	str	r2, [r4, #16]
 8008490:	f8cd a000 	str.w	sl, [sp]
 8008494:	464b      	mov	r3, r9
 8008496:	aa03      	add	r2, sp, #12
 8008498:	4621      	mov	r1, r4
 800849a:	4640      	mov	r0, r8
 800849c:	f7ff fee6 	bl	800826c <_printf_common>
 80084a0:	3001      	adds	r0, #1
 80084a2:	d14a      	bne.n	800853a <_printf_i+0x1f2>
 80084a4:	f04f 30ff 	mov.w	r0, #4294967295
 80084a8:	b004      	add	sp, #16
 80084aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084ae:	6823      	ldr	r3, [r4, #0]
 80084b0:	f043 0320 	orr.w	r3, r3, #32
 80084b4:	6023      	str	r3, [r4, #0]
 80084b6:	4833      	ldr	r0, [pc, #204]	@ (8008584 <_printf_i+0x23c>)
 80084b8:	2778      	movs	r7, #120	@ 0x78
 80084ba:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80084be:	6823      	ldr	r3, [r4, #0]
 80084c0:	6831      	ldr	r1, [r6, #0]
 80084c2:	061f      	lsls	r7, r3, #24
 80084c4:	f851 5b04 	ldr.w	r5, [r1], #4
 80084c8:	d402      	bmi.n	80084d0 <_printf_i+0x188>
 80084ca:	065f      	lsls	r7, r3, #25
 80084cc:	bf48      	it	mi
 80084ce:	b2ad      	uxthmi	r5, r5
 80084d0:	6031      	str	r1, [r6, #0]
 80084d2:	07d9      	lsls	r1, r3, #31
 80084d4:	bf44      	itt	mi
 80084d6:	f043 0320 	orrmi.w	r3, r3, #32
 80084da:	6023      	strmi	r3, [r4, #0]
 80084dc:	b11d      	cbz	r5, 80084e6 <_printf_i+0x19e>
 80084de:	2310      	movs	r3, #16
 80084e0:	e7ac      	b.n	800843c <_printf_i+0xf4>
 80084e2:	4827      	ldr	r0, [pc, #156]	@ (8008580 <_printf_i+0x238>)
 80084e4:	e7e9      	b.n	80084ba <_printf_i+0x172>
 80084e6:	6823      	ldr	r3, [r4, #0]
 80084e8:	f023 0320 	bic.w	r3, r3, #32
 80084ec:	6023      	str	r3, [r4, #0]
 80084ee:	e7f6      	b.n	80084de <_printf_i+0x196>
 80084f0:	4616      	mov	r6, r2
 80084f2:	e7bd      	b.n	8008470 <_printf_i+0x128>
 80084f4:	6833      	ldr	r3, [r6, #0]
 80084f6:	6825      	ldr	r5, [r4, #0]
 80084f8:	6961      	ldr	r1, [r4, #20]
 80084fa:	1d18      	adds	r0, r3, #4
 80084fc:	6030      	str	r0, [r6, #0]
 80084fe:	062e      	lsls	r6, r5, #24
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	d501      	bpl.n	8008508 <_printf_i+0x1c0>
 8008504:	6019      	str	r1, [r3, #0]
 8008506:	e002      	b.n	800850e <_printf_i+0x1c6>
 8008508:	0668      	lsls	r0, r5, #25
 800850a:	d5fb      	bpl.n	8008504 <_printf_i+0x1bc>
 800850c:	8019      	strh	r1, [r3, #0]
 800850e:	2300      	movs	r3, #0
 8008510:	6123      	str	r3, [r4, #16]
 8008512:	4616      	mov	r6, r2
 8008514:	e7bc      	b.n	8008490 <_printf_i+0x148>
 8008516:	6833      	ldr	r3, [r6, #0]
 8008518:	1d1a      	adds	r2, r3, #4
 800851a:	6032      	str	r2, [r6, #0]
 800851c:	681e      	ldr	r6, [r3, #0]
 800851e:	6862      	ldr	r2, [r4, #4]
 8008520:	2100      	movs	r1, #0
 8008522:	4630      	mov	r0, r6
 8008524:	f7f7 fed4 	bl	80002d0 <memchr>
 8008528:	b108      	cbz	r0, 800852e <_printf_i+0x1e6>
 800852a:	1b80      	subs	r0, r0, r6
 800852c:	6060      	str	r0, [r4, #4]
 800852e:	6863      	ldr	r3, [r4, #4]
 8008530:	6123      	str	r3, [r4, #16]
 8008532:	2300      	movs	r3, #0
 8008534:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008538:	e7aa      	b.n	8008490 <_printf_i+0x148>
 800853a:	6923      	ldr	r3, [r4, #16]
 800853c:	4632      	mov	r2, r6
 800853e:	4649      	mov	r1, r9
 8008540:	4640      	mov	r0, r8
 8008542:	47d0      	blx	sl
 8008544:	3001      	adds	r0, #1
 8008546:	d0ad      	beq.n	80084a4 <_printf_i+0x15c>
 8008548:	6823      	ldr	r3, [r4, #0]
 800854a:	079b      	lsls	r3, r3, #30
 800854c:	d413      	bmi.n	8008576 <_printf_i+0x22e>
 800854e:	68e0      	ldr	r0, [r4, #12]
 8008550:	9b03      	ldr	r3, [sp, #12]
 8008552:	4298      	cmp	r0, r3
 8008554:	bfb8      	it	lt
 8008556:	4618      	movlt	r0, r3
 8008558:	e7a6      	b.n	80084a8 <_printf_i+0x160>
 800855a:	2301      	movs	r3, #1
 800855c:	4632      	mov	r2, r6
 800855e:	4649      	mov	r1, r9
 8008560:	4640      	mov	r0, r8
 8008562:	47d0      	blx	sl
 8008564:	3001      	adds	r0, #1
 8008566:	d09d      	beq.n	80084a4 <_printf_i+0x15c>
 8008568:	3501      	adds	r5, #1
 800856a:	68e3      	ldr	r3, [r4, #12]
 800856c:	9903      	ldr	r1, [sp, #12]
 800856e:	1a5b      	subs	r3, r3, r1
 8008570:	42ab      	cmp	r3, r5
 8008572:	dcf2      	bgt.n	800855a <_printf_i+0x212>
 8008574:	e7eb      	b.n	800854e <_printf_i+0x206>
 8008576:	2500      	movs	r5, #0
 8008578:	f104 0619 	add.w	r6, r4, #25
 800857c:	e7f5      	b.n	800856a <_printf_i+0x222>
 800857e:	bf00      	nop
 8008580:	0801e4de 	.word	0x0801e4de
 8008584:	0801e4ef 	.word	0x0801e4ef

08008588 <std>:
 8008588:	2300      	movs	r3, #0
 800858a:	b510      	push	{r4, lr}
 800858c:	4604      	mov	r4, r0
 800858e:	e9c0 3300 	strd	r3, r3, [r0]
 8008592:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008596:	6083      	str	r3, [r0, #8]
 8008598:	8181      	strh	r1, [r0, #12]
 800859a:	6643      	str	r3, [r0, #100]	@ 0x64
 800859c:	81c2      	strh	r2, [r0, #14]
 800859e:	6183      	str	r3, [r0, #24]
 80085a0:	4619      	mov	r1, r3
 80085a2:	2208      	movs	r2, #8
 80085a4:	305c      	adds	r0, #92	@ 0x5c
 80085a6:	f000 f906 	bl	80087b6 <memset>
 80085aa:	4b0d      	ldr	r3, [pc, #52]	@ (80085e0 <std+0x58>)
 80085ac:	6263      	str	r3, [r4, #36]	@ 0x24
 80085ae:	4b0d      	ldr	r3, [pc, #52]	@ (80085e4 <std+0x5c>)
 80085b0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80085b2:	4b0d      	ldr	r3, [pc, #52]	@ (80085e8 <std+0x60>)
 80085b4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80085b6:	4b0d      	ldr	r3, [pc, #52]	@ (80085ec <std+0x64>)
 80085b8:	6323      	str	r3, [r4, #48]	@ 0x30
 80085ba:	4b0d      	ldr	r3, [pc, #52]	@ (80085f0 <std+0x68>)
 80085bc:	6224      	str	r4, [r4, #32]
 80085be:	429c      	cmp	r4, r3
 80085c0:	d006      	beq.n	80085d0 <std+0x48>
 80085c2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80085c6:	4294      	cmp	r4, r2
 80085c8:	d002      	beq.n	80085d0 <std+0x48>
 80085ca:	33d0      	adds	r3, #208	@ 0xd0
 80085cc:	429c      	cmp	r4, r3
 80085ce:	d105      	bne.n	80085dc <std+0x54>
 80085d0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80085d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80085d8:	f000 b96a 	b.w	80088b0 <__retarget_lock_init_recursive>
 80085dc:	bd10      	pop	{r4, pc}
 80085de:	bf00      	nop
 80085e0:	08008731 	.word	0x08008731
 80085e4:	08008753 	.word	0x08008753
 80085e8:	0800878b 	.word	0x0800878b
 80085ec:	080087af 	.word	0x080087af
 80085f0:	200021e8 	.word	0x200021e8

080085f4 <stdio_exit_handler>:
 80085f4:	4a02      	ldr	r2, [pc, #8]	@ (8008600 <stdio_exit_handler+0xc>)
 80085f6:	4903      	ldr	r1, [pc, #12]	@ (8008604 <stdio_exit_handler+0x10>)
 80085f8:	4803      	ldr	r0, [pc, #12]	@ (8008608 <stdio_exit_handler+0x14>)
 80085fa:	f000 b869 	b.w	80086d0 <_fwalk_sglue>
 80085fe:	bf00      	nop
 8008600:	2000000c 	.word	0x2000000c
 8008604:	0800a1e1 	.word	0x0800a1e1
 8008608:	2000001c 	.word	0x2000001c

0800860c <cleanup_stdio>:
 800860c:	6841      	ldr	r1, [r0, #4]
 800860e:	4b0c      	ldr	r3, [pc, #48]	@ (8008640 <cleanup_stdio+0x34>)
 8008610:	4299      	cmp	r1, r3
 8008612:	b510      	push	{r4, lr}
 8008614:	4604      	mov	r4, r0
 8008616:	d001      	beq.n	800861c <cleanup_stdio+0x10>
 8008618:	f001 fde2 	bl	800a1e0 <_fflush_r>
 800861c:	68a1      	ldr	r1, [r4, #8]
 800861e:	4b09      	ldr	r3, [pc, #36]	@ (8008644 <cleanup_stdio+0x38>)
 8008620:	4299      	cmp	r1, r3
 8008622:	d002      	beq.n	800862a <cleanup_stdio+0x1e>
 8008624:	4620      	mov	r0, r4
 8008626:	f001 fddb 	bl	800a1e0 <_fflush_r>
 800862a:	68e1      	ldr	r1, [r4, #12]
 800862c:	4b06      	ldr	r3, [pc, #24]	@ (8008648 <cleanup_stdio+0x3c>)
 800862e:	4299      	cmp	r1, r3
 8008630:	d004      	beq.n	800863c <cleanup_stdio+0x30>
 8008632:	4620      	mov	r0, r4
 8008634:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008638:	f001 bdd2 	b.w	800a1e0 <_fflush_r>
 800863c:	bd10      	pop	{r4, pc}
 800863e:	bf00      	nop
 8008640:	200021e8 	.word	0x200021e8
 8008644:	20002250 	.word	0x20002250
 8008648:	200022b8 	.word	0x200022b8

0800864c <global_stdio_init.part.0>:
 800864c:	b510      	push	{r4, lr}
 800864e:	4b0b      	ldr	r3, [pc, #44]	@ (800867c <global_stdio_init.part.0+0x30>)
 8008650:	4c0b      	ldr	r4, [pc, #44]	@ (8008680 <global_stdio_init.part.0+0x34>)
 8008652:	4a0c      	ldr	r2, [pc, #48]	@ (8008684 <global_stdio_init.part.0+0x38>)
 8008654:	601a      	str	r2, [r3, #0]
 8008656:	4620      	mov	r0, r4
 8008658:	2200      	movs	r2, #0
 800865a:	2104      	movs	r1, #4
 800865c:	f7ff ff94 	bl	8008588 <std>
 8008660:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008664:	2201      	movs	r2, #1
 8008666:	2109      	movs	r1, #9
 8008668:	f7ff ff8e 	bl	8008588 <std>
 800866c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008670:	2202      	movs	r2, #2
 8008672:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008676:	2112      	movs	r1, #18
 8008678:	f7ff bf86 	b.w	8008588 <std>
 800867c:	20002320 	.word	0x20002320
 8008680:	200021e8 	.word	0x200021e8
 8008684:	080085f5 	.word	0x080085f5

08008688 <__sfp_lock_acquire>:
 8008688:	4801      	ldr	r0, [pc, #4]	@ (8008690 <__sfp_lock_acquire+0x8>)
 800868a:	f000 b912 	b.w	80088b2 <__retarget_lock_acquire_recursive>
 800868e:	bf00      	nop
 8008690:	20002329 	.word	0x20002329

08008694 <__sfp_lock_release>:
 8008694:	4801      	ldr	r0, [pc, #4]	@ (800869c <__sfp_lock_release+0x8>)
 8008696:	f000 b90d 	b.w	80088b4 <__retarget_lock_release_recursive>
 800869a:	bf00      	nop
 800869c:	20002329 	.word	0x20002329

080086a0 <__sinit>:
 80086a0:	b510      	push	{r4, lr}
 80086a2:	4604      	mov	r4, r0
 80086a4:	f7ff fff0 	bl	8008688 <__sfp_lock_acquire>
 80086a8:	6a23      	ldr	r3, [r4, #32]
 80086aa:	b11b      	cbz	r3, 80086b4 <__sinit+0x14>
 80086ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80086b0:	f7ff bff0 	b.w	8008694 <__sfp_lock_release>
 80086b4:	4b04      	ldr	r3, [pc, #16]	@ (80086c8 <__sinit+0x28>)
 80086b6:	6223      	str	r3, [r4, #32]
 80086b8:	4b04      	ldr	r3, [pc, #16]	@ (80086cc <__sinit+0x2c>)
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d1f5      	bne.n	80086ac <__sinit+0xc>
 80086c0:	f7ff ffc4 	bl	800864c <global_stdio_init.part.0>
 80086c4:	e7f2      	b.n	80086ac <__sinit+0xc>
 80086c6:	bf00      	nop
 80086c8:	0800860d 	.word	0x0800860d
 80086cc:	20002320 	.word	0x20002320

080086d0 <_fwalk_sglue>:
 80086d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086d4:	4607      	mov	r7, r0
 80086d6:	4688      	mov	r8, r1
 80086d8:	4614      	mov	r4, r2
 80086da:	2600      	movs	r6, #0
 80086dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80086e0:	f1b9 0901 	subs.w	r9, r9, #1
 80086e4:	d505      	bpl.n	80086f2 <_fwalk_sglue+0x22>
 80086e6:	6824      	ldr	r4, [r4, #0]
 80086e8:	2c00      	cmp	r4, #0
 80086ea:	d1f7      	bne.n	80086dc <_fwalk_sglue+0xc>
 80086ec:	4630      	mov	r0, r6
 80086ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086f2:	89ab      	ldrh	r3, [r5, #12]
 80086f4:	2b01      	cmp	r3, #1
 80086f6:	d907      	bls.n	8008708 <_fwalk_sglue+0x38>
 80086f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80086fc:	3301      	adds	r3, #1
 80086fe:	d003      	beq.n	8008708 <_fwalk_sglue+0x38>
 8008700:	4629      	mov	r1, r5
 8008702:	4638      	mov	r0, r7
 8008704:	47c0      	blx	r8
 8008706:	4306      	orrs	r6, r0
 8008708:	3568      	adds	r5, #104	@ 0x68
 800870a:	e7e9      	b.n	80086e0 <_fwalk_sglue+0x10>

0800870c <iprintf>:
 800870c:	b40f      	push	{r0, r1, r2, r3}
 800870e:	b507      	push	{r0, r1, r2, lr}
 8008710:	4906      	ldr	r1, [pc, #24]	@ (800872c <iprintf+0x20>)
 8008712:	ab04      	add	r3, sp, #16
 8008714:	6808      	ldr	r0, [r1, #0]
 8008716:	f853 2b04 	ldr.w	r2, [r3], #4
 800871a:	6881      	ldr	r1, [r0, #8]
 800871c:	9301      	str	r3, [sp, #4]
 800871e:	f001 fbc3 	bl	8009ea8 <_vfiprintf_r>
 8008722:	b003      	add	sp, #12
 8008724:	f85d eb04 	ldr.w	lr, [sp], #4
 8008728:	b004      	add	sp, #16
 800872a:	4770      	bx	lr
 800872c:	20000018 	.word	0x20000018

08008730 <__sread>:
 8008730:	b510      	push	{r4, lr}
 8008732:	460c      	mov	r4, r1
 8008734:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008738:	f000 f86c 	bl	8008814 <_read_r>
 800873c:	2800      	cmp	r0, #0
 800873e:	bfab      	itete	ge
 8008740:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008742:	89a3      	ldrhlt	r3, [r4, #12]
 8008744:	181b      	addge	r3, r3, r0
 8008746:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800874a:	bfac      	ite	ge
 800874c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800874e:	81a3      	strhlt	r3, [r4, #12]
 8008750:	bd10      	pop	{r4, pc}

08008752 <__swrite>:
 8008752:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008756:	461f      	mov	r7, r3
 8008758:	898b      	ldrh	r3, [r1, #12]
 800875a:	05db      	lsls	r3, r3, #23
 800875c:	4605      	mov	r5, r0
 800875e:	460c      	mov	r4, r1
 8008760:	4616      	mov	r6, r2
 8008762:	d505      	bpl.n	8008770 <__swrite+0x1e>
 8008764:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008768:	2302      	movs	r3, #2
 800876a:	2200      	movs	r2, #0
 800876c:	f000 f840 	bl	80087f0 <_lseek_r>
 8008770:	89a3      	ldrh	r3, [r4, #12]
 8008772:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008776:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800877a:	81a3      	strh	r3, [r4, #12]
 800877c:	4632      	mov	r2, r6
 800877e:	463b      	mov	r3, r7
 8008780:	4628      	mov	r0, r5
 8008782:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008786:	f000 b857 	b.w	8008838 <_write_r>

0800878a <__sseek>:
 800878a:	b510      	push	{r4, lr}
 800878c:	460c      	mov	r4, r1
 800878e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008792:	f000 f82d 	bl	80087f0 <_lseek_r>
 8008796:	1c43      	adds	r3, r0, #1
 8008798:	89a3      	ldrh	r3, [r4, #12]
 800879a:	bf15      	itete	ne
 800879c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800879e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80087a2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80087a6:	81a3      	strheq	r3, [r4, #12]
 80087a8:	bf18      	it	ne
 80087aa:	81a3      	strhne	r3, [r4, #12]
 80087ac:	bd10      	pop	{r4, pc}

080087ae <__sclose>:
 80087ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087b2:	f000 b80d 	b.w	80087d0 <_close_r>

080087b6 <memset>:
 80087b6:	4402      	add	r2, r0
 80087b8:	4603      	mov	r3, r0
 80087ba:	4293      	cmp	r3, r2
 80087bc:	d100      	bne.n	80087c0 <memset+0xa>
 80087be:	4770      	bx	lr
 80087c0:	f803 1b01 	strb.w	r1, [r3], #1
 80087c4:	e7f9      	b.n	80087ba <memset+0x4>
	...

080087c8 <_localeconv_r>:
 80087c8:	4800      	ldr	r0, [pc, #0]	@ (80087cc <_localeconv_r+0x4>)
 80087ca:	4770      	bx	lr
 80087cc:	20000158 	.word	0x20000158

080087d0 <_close_r>:
 80087d0:	b538      	push	{r3, r4, r5, lr}
 80087d2:	4d06      	ldr	r5, [pc, #24]	@ (80087ec <_close_r+0x1c>)
 80087d4:	2300      	movs	r3, #0
 80087d6:	4604      	mov	r4, r0
 80087d8:	4608      	mov	r0, r1
 80087da:	602b      	str	r3, [r5, #0]
 80087dc:	f7fa f97c 	bl	8002ad8 <_close>
 80087e0:	1c43      	adds	r3, r0, #1
 80087e2:	d102      	bne.n	80087ea <_close_r+0x1a>
 80087e4:	682b      	ldr	r3, [r5, #0]
 80087e6:	b103      	cbz	r3, 80087ea <_close_r+0x1a>
 80087e8:	6023      	str	r3, [r4, #0]
 80087ea:	bd38      	pop	{r3, r4, r5, pc}
 80087ec:	20002324 	.word	0x20002324

080087f0 <_lseek_r>:
 80087f0:	b538      	push	{r3, r4, r5, lr}
 80087f2:	4d07      	ldr	r5, [pc, #28]	@ (8008810 <_lseek_r+0x20>)
 80087f4:	4604      	mov	r4, r0
 80087f6:	4608      	mov	r0, r1
 80087f8:	4611      	mov	r1, r2
 80087fa:	2200      	movs	r2, #0
 80087fc:	602a      	str	r2, [r5, #0]
 80087fe:	461a      	mov	r2, r3
 8008800:	f7fa f991 	bl	8002b26 <_lseek>
 8008804:	1c43      	adds	r3, r0, #1
 8008806:	d102      	bne.n	800880e <_lseek_r+0x1e>
 8008808:	682b      	ldr	r3, [r5, #0]
 800880a:	b103      	cbz	r3, 800880e <_lseek_r+0x1e>
 800880c:	6023      	str	r3, [r4, #0]
 800880e:	bd38      	pop	{r3, r4, r5, pc}
 8008810:	20002324 	.word	0x20002324

08008814 <_read_r>:
 8008814:	b538      	push	{r3, r4, r5, lr}
 8008816:	4d07      	ldr	r5, [pc, #28]	@ (8008834 <_read_r+0x20>)
 8008818:	4604      	mov	r4, r0
 800881a:	4608      	mov	r0, r1
 800881c:	4611      	mov	r1, r2
 800881e:	2200      	movs	r2, #0
 8008820:	602a      	str	r2, [r5, #0]
 8008822:	461a      	mov	r2, r3
 8008824:	f7fa f93b 	bl	8002a9e <_read>
 8008828:	1c43      	adds	r3, r0, #1
 800882a:	d102      	bne.n	8008832 <_read_r+0x1e>
 800882c:	682b      	ldr	r3, [r5, #0]
 800882e:	b103      	cbz	r3, 8008832 <_read_r+0x1e>
 8008830:	6023      	str	r3, [r4, #0]
 8008832:	bd38      	pop	{r3, r4, r5, pc}
 8008834:	20002324 	.word	0x20002324

08008838 <_write_r>:
 8008838:	b538      	push	{r3, r4, r5, lr}
 800883a:	4d07      	ldr	r5, [pc, #28]	@ (8008858 <_write_r+0x20>)
 800883c:	4604      	mov	r4, r0
 800883e:	4608      	mov	r0, r1
 8008840:	4611      	mov	r1, r2
 8008842:	2200      	movs	r2, #0
 8008844:	602a      	str	r2, [r5, #0]
 8008846:	461a      	mov	r2, r3
 8008848:	f7f8 fd36 	bl	80012b8 <_write>
 800884c:	1c43      	adds	r3, r0, #1
 800884e:	d102      	bne.n	8008856 <_write_r+0x1e>
 8008850:	682b      	ldr	r3, [r5, #0]
 8008852:	b103      	cbz	r3, 8008856 <_write_r+0x1e>
 8008854:	6023      	str	r3, [r4, #0]
 8008856:	bd38      	pop	{r3, r4, r5, pc}
 8008858:	20002324 	.word	0x20002324

0800885c <__errno>:
 800885c:	4b01      	ldr	r3, [pc, #4]	@ (8008864 <__errno+0x8>)
 800885e:	6818      	ldr	r0, [r3, #0]
 8008860:	4770      	bx	lr
 8008862:	bf00      	nop
 8008864:	20000018 	.word	0x20000018

08008868 <__libc_init_array>:
 8008868:	b570      	push	{r4, r5, r6, lr}
 800886a:	4d0d      	ldr	r5, [pc, #52]	@ (80088a0 <__libc_init_array+0x38>)
 800886c:	4c0d      	ldr	r4, [pc, #52]	@ (80088a4 <__libc_init_array+0x3c>)
 800886e:	1b64      	subs	r4, r4, r5
 8008870:	10a4      	asrs	r4, r4, #2
 8008872:	2600      	movs	r6, #0
 8008874:	42a6      	cmp	r6, r4
 8008876:	d109      	bne.n	800888c <__libc_init_array+0x24>
 8008878:	4d0b      	ldr	r5, [pc, #44]	@ (80088a8 <__libc_init_array+0x40>)
 800887a:	4c0c      	ldr	r4, [pc, #48]	@ (80088ac <__libc_init_array+0x44>)
 800887c:	f002 fb78 	bl	800af70 <_init>
 8008880:	1b64      	subs	r4, r4, r5
 8008882:	10a4      	asrs	r4, r4, #2
 8008884:	2600      	movs	r6, #0
 8008886:	42a6      	cmp	r6, r4
 8008888:	d105      	bne.n	8008896 <__libc_init_array+0x2e>
 800888a:	bd70      	pop	{r4, r5, r6, pc}
 800888c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008890:	4798      	blx	r3
 8008892:	3601      	adds	r6, #1
 8008894:	e7ee      	b.n	8008874 <__libc_init_array+0xc>
 8008896:	f855 3b04 	ldr.w	r3, [r5], #4
 800889a:	4798      	blx	r3
 800889c:	3601      	adds	r6, #1
 800889e:	e7f2      	b.n	8008886 <__libc_init_array+0x1e>
 80088a0:	0801e880 	.word	0x0801e880
 80088a4:	0801e880 	.word	0x0801e880
 80088a8:	0801e880 	.word	0x0801e880
 80088ac:	0801e884 	.word	0x0801e884

080088b0 <__retarget_lock_init_recursive>:
 80088b0:	4770      	bx	lr

080088b2 <__retarget_lock_acquire_recursive>:
 80088b2:	4770      	bx	lr

080088b4 <__retarget_lock_release_recursive>:
 80088b4:	4770      	bx	lr

080088b6 <quorem>:
 80088b6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088ba:	6903      	ldr	r3, [r0, #16]
 80088bc:	690c      	ldr	r4, [r1, #16]
 80088be:	42a3      	cmp	r3, r4
 80088c0:	4607      	mov	r7, r0
 80088c2:	db7e      	blt.n	80089c2 <quorem+0x10c>
 80088c4:	3c01      	subs	r4, #1
 80088c6:	f101 0814 	add.w	r8, r1, #20
 80088ca:	00a3      	lsls	r3, r4, #2
 80088cc:	f100 0514 	add.w	r5, r0, #20
 80088d0:	9300      	str	r3, [sp, #0]
 80088d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80088d6:	9301      	str	r3, [sp, #4]
 80088d8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80088dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80088e0:	3301      	adds	r3, #1
 80088e2:	429a      	cmp	r2, r3
 80088e4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80088e8:	fbb2 f6f3 	udiv	r6, r2, r3
 80088ec:	d32e      	bcc.n	800894c <quorem+0x96>
 80088ee:	f04f 0a00 	mov.w	sl, #0
 80088f2:	46c4      	mov	ip, r8
 80088f4:	46ae      	mov	lr, r5
 80088f6:	46d3      	mov	fp, sl
 80088f8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80088fc:	b298      	uxth	r0, r3
 80088fe:	fb06 a000 	mla	r0, r6, r0, sl
 8008902:	0c02      	lsrs	r2, r0, #16
 8008904:	0c1b      	lsrs	r3, r3, #16
 8008906:	fb06 2303 	mla	r3, r6, r3, r2
 800890a:	f8de 2000 	ldr.w	r2, [lr]
 800890e:	b280      	uxth	r0, r0
 8008910:	b292      	uxth	r2, r2
 8008912:	1a12      	subs	r2, r2, r0
 8008914:	445a      	add	r2, fp
 8008916:	f8de 0000 	ldr.w	r0, [lr]
 800891a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800891e:	b29b      	uxth	r3, r3
 8008920:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008924:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008928:	b292      	uxth	r2, r2
 800892a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800892e:	45e1      	cmp	r9, ip
 8008930:	f84e 2b04 	str.w	r2, [lr], #4
 8008934:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008938:	d2de      	bcs.n	80088f8 <quorem+0x42>
 800893a:	9b00      	ldr	r3, [sp, #0]
 800893c:	58eb      	ldr	r3, [r5, r3]
 800893e:	b92b      	cbnz	r3, 800894c <quorem+0x96>
 8008940:	9b01      	ldr	r3, [sp, #4]
 8008942:	3b04      	subs	r3, #4
 8008944:	429d      	cmp	r5, r3
 8008946:	461a      	mov	r2, r3
 8008948:	d32f      	bcc.n	80089aa <quorem+0xf4>
 800894a:	613c      	str	r4, [r7, #16]
 800894c:	4638      	mov	r0, r7
 800894e:	f001 f979 	bl	8009c44 <__mcmp>
 8008952:	2800      	cmp	r0, #0
 8008954:	db25      	blt.n	80089a2 <quorem+0xec>
 8008956:	4629      	mov	r1, r5
 8008958:	2000      	movs	r0, #0
 800895a:	f858 2b04 	ldr.w	r2, [r8], #4
 800895e:	f8d1 c000 	ldr.w	ip, [r1]
 8008962:	fa1f fe82 	uxth.w	lr, r2
 8008966:	fa1f f38c 	uxth.w	r3, ip
 800896a:	eba3 030e 	sub.w	r3, r3, lr
 800896e:	4403      	add	r3, r0
 8008970:	0c12      	lsrs	r2, r2, #16
 8008972:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008976:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800897a:	b29b      	uxth	r3, r3
 800897c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008980:	45c1      	cmp	r9, r8
 8008982:	f841 3b04 	str.w	r3, [r1], #4
 8008986:	ea4f 4022 	mov.w	r0, r2, asr #16
 800898a:	d2e6      	bcs.n	800895a <quorem+0xa4>
 800898c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008990:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008994:	b922      	cbnz	r2, 80089a0 <quorem+0xea>
 8008996:	3b04      	subs	r3, #4
 8008998:	429d      	cmp	r5, r3
 800899a:	461a      	mov	r2, r3
 800899c:	d30b      	bcc.n	80089b6 <quorem+0x100>
 800899e:	613c      	str	r4, [r7, #16]
 80089a0:	3601      	adds	r6, #1
 80089a2:	4630      	mov	r0, r6
 80089a4:	b003      	add	sp, #12
 80089a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089aa:	6812      	ldr	r2, [r2, #0]
 80089ac:	3b04      	subs	r3, #4
 80089ae:	2a00      	cmp	r2, #0
 80089b0:	d1cb      	bne.n	800894a <quorem+0x94>
 80089b2:	3c01      	subs	r4, #1
 80089b4:	e7c6      	b.n	8008944 <quorem+0x8e>
 80089b6:	6812      	ldr	r2, [r2, #0]
 80089b8:	3b04      	subs	r3, #4
 80089ba:	2a00      	cmp	r2, #0
 80089bc:	d1ef      	bne.n	800899e <quorem+0xe8>
 80089be:	3c01      	subs	r4, #1
 80089c0:	e7ea      	b.n	8008998 <quorem+0xe2>
 80089c2:	2000      	movs	r0, #0
 80089c4:	e7ee      	b.n	80089a4 <quorem+0xee>
	...

080089c8 <_dtoa_r>:
 80089c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089cc:	69c7      	ldr	r7, [r0, #28]
 80089ce:	b099      	sub	sp, #100	@ 0x64
 80089d0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80089d4:	ec55 4b10 	vmov	r4, r5, d0
 80089d8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80089da:	9109      	str	r1, [sp, #36]	@ 0x24
 80089dc:	4683      	mov	fp, r0
 80089de:	920e      	str	r2, [sp, #56]	@ 0x38
 80089e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80089e2:	b97f      	cbnz	r7, 8008a04 <_dtoa_r+0x3c>
 80089e4:	2010      	movs	r0, #16
 80089e6:	f000 fdfd 	bl	80095e4 <malloc>
 80089ea:	4602      	mov	r2, r0
 80089ec:	f8cb 001c 	str.w	r0, [fp, #28]
 80089f0:	b920      	cbnz	r0, 80089fc <_dtoa_r+0x34>
 80089f2:	4ba7      	ldr	r3, [pc, #668]	@ (8008c90 <_dtoa_r+0x2c8>)
 80089f4:	21ef      	movs	r1, #239	@ 0xef
 80089f6:	48a7      	ldr	r0, [pc, #668]	@ (8008c94 <_dtoa_r+0x2cc>)
 80089f8:	f001 fccc 	bl	800a394 <__assert_func>
 80089fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008a00:	6007      	str	r7, [r0, #0]
 8008a02:	60c7      	str	r7, [r0, #12]
 8008a04:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008a08:	6819      	ldr	r1, [r3, #0]
 8008a0a:	b159      	cbz	r1, 8008a24 <_dtoa_r+0x5c>
 8008a0c:	685a      	ldr	r2, [r3, #4]
 8008a0e:	604a      	str	r2, [r1, #4]
 8008a10:	2301      	movs	r3, #1
 8008a12:	4093      	lsls	r3, r2
 8008a14:	608b      	str	r3, [r1, #8]
 8008a16:	4658      	mov	r0, fp
 8008a18:	f000 feda 	bl	80097d0 <_Bfree>
 8008a1c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008a20:	2200      	movs	r2, #0
 8008a22:	601a      	str	r2, [r3, #0]
 8008a24:	1e2b      	subs	r3, r5, #0
 8008a26:	bfb9      	ittee	lt
 8008a28:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008a2c:	9303      	strlt	r3, [sp, #12]
 8008a2e:	2300      	movge	r3, #0
 8008a30:	6033      	strge	r3, [r6, #0]
 8008a32:	9f03      	ldr	r7, [sp, #12]
 8008a34:	4b98      	ldr	r3, [pc, #608]	@ (8008c98 <_dtoa_r+0x2d0>)
 8008a36:	bfbc      	itt	lt
 8008a38:	2201      	movlt	r2, #1
 8008a3a:	6032      	strlt	r2, [r6, #0]
 8008a3c:	43bb      	bics	r3, r7
 8008a3e:	d112      	bne.n	8008a66 <_dtoa_r+0x9e>
 8008a40:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008a42:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008a46:	6013      	str	r3, [r2, #0]
 8008a48:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008a4c:	4323      	orrs	r3, r4
 8008a4e:	f000 854d 	beq.w	80094ec <_dtoa_r+0xb24>
 8008a52:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008a54:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8008cac <_dtoa_r+0x2e4>
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	f000 854f 	beq.w	80094fc <_dtoa_r+0xb34>
 8008a5e:	f10a 0303 	add.w	r3, sl, #3
 8008a62:	f000 bd49 	b.w	80094f8 <_dtoa_r+0xb30>
 8008a66:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	ec51 0b17 	vmov	r0, r1, d7
 8008a70:	2300      	movs	r3, #0
 8008a72:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008a76:	f7f8 f8a7 	bl	8000bc8 <__aeabi_dcmpeq>
 8008a7a:	4680      	mov	r8, r0
 8008a7c:	b158      	cbz	r0, 8008a96 <_dtoa_r+0xce>
 8008a7e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008a80:	2301      	movs	r3, #1
 8008a82:	6013      	str	r3, [r2, #0]
 8008a84:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008a86:	b113      	cbz	r3, 8008a8e <_dtoa_r+0xc6>
 8008a88:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008a8a:	4b84      	ldr	r3, [pc, #528]	@ (8008c9c <_dtoa_r+0x2d4>)
 8008a8c:	6013      	str	r3, [r2, #0]
 8008a8e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008cb0 <_dtoa_r+0x2e8>
 8008a92:	f000 bd33 	b.w	80094fc <_dtoa_r+0xb34>
 8008a96:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008a9a:	aa16      	add	r2, sp, #88	@ 0x58
 8008a9c:	a917      	add	r1, sp, #92	@ 0x5c
 8008a9e:	4658      	mov	r0, fp
 8008aa0:	f001 f980 	bl	8009da4 <__d2b>
 8008aa4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008aa8:	4681      	mov	r9, r0
 8008aaa:	2e00      	cmp	r6, #0
 8008aac:	d077      	beq.n	8008b9e <_dtoa_r+0x1d6>
 8008aae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008ab0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8008ab4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008ab8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008abc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008ac0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008ac4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008ac8:	4619      	mov	r1, r3
 8008aca:	2200      	movs	r2, #0
 8008acc:	4b74      	ldr	r3, [pc, #464]	@ (8008ca0 <_dtoa_r+0x2d8>)
 8008ace:	f7f7 fc5b 	bl	8000388 <__aeabi_dsub>
 8008ad2:	a369      	add	r3, pc, #420	@ (adr r3, 8008c78 <_dtoa_r+0x2b0>)
 8008ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ad8:	f7f7 fe0e 	bl	80006f8 <__aeabi_dmul>
 8008adc:	a368      	add	r3, pc, #416	@ (adr r3, 8008c80 <_dtoa_r+0x2b8>)
 8008ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ae2:	f7f7 fc53 	bl	800038c <__adddf3>
 8008ae6:	4604      	mov	r4, r0
 8008ae8:	4630      	mov	r0, r6
 8008aea:	460d      	mov	r5, r1
 8008aec:	f7f7 fd9a 	bl	8000624 <__aeabi_i2d>
 8008af0:	a365      	add	r3, pc, #404	@ (adr r3, 8008c88 <_dtoa_r+0x2c0>)
 8008af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008af6:	f7f7 fdff 	bl	80006f8 <__aeabi_dmul>
 8008afa:	4602      	mov	r2, r0
 8008afc:	460b      	mov	r3, r1
 8008afe:	4620      	mov	r0, r4
 8008b00:	4629      	mov	r1, r5
 8008b02:	f7f7 fc43 	bl	800038c <__adddf3>
 8008b06:	4604      	mov	r4, r0
 8008b08:	460d      	mov	r5, r1
 8008b0a:	f7f8 f8a5 	bl	8000c58 <__aeabi_d2iz>
 8008b0e:	2200      	movs	r2, #0
 8008b10:	4607      	mov	r7, r0
 8008b12:	2300      	movs	r3, #0
 8008b14:	4620      	mov	r0, r4
 8008b16:	4629      	mov	r1, r5
 8008b18:	f7f8 f860 	bl	8000bdc <__aeabi_dcmplt>
 8008b1c:	b140      	cbz	r0, 8008b30 <_dtoa_r+0x168>
 8008b1e:	4638      	mov	r0, r7
 8008b20:	f7f7 fd80 	bl	8000624 <__aeabi_i2d>
 8008b24:	4622      	mov	r2, r4
 8008b26:	462b      	mov	r3, r5
 8008b28:	f7f8 f84e 	bl	8000bc8 <__aeabi_dcmpeq>
 8008b2c:	b900      	cbnz	r0, 8008b30 <_dtoa_r+0x168>
 8008b2e:	3f01      	subs	r7, #1
 8008b30:	2f16      	cmp	r7, #22
 8008b32:	d851      	bhi.n	8008bd8 <_dtoa_r+0x210>
 8008b34:	4b5b      	ldr	r3, [pc, #364]	@ (8008ca4 <_dtoa_r+0x2dc>)
 8008b36:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008b42:	f7f8 f84b 	bl	8000bdc <__aeabi_dcmplt>
 8008b46:	2800      	cmp	r0, #0
 8008b48:	d048      	beq.n	8008bdc <_dtoa_r+0x214>
 8008b4a:	3f01      	subs	r7, #1
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	9312      	str	r3, [sp, #72]	@ 0x48
 8008b50:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008b52:	1b9b      	subs	r3, r3, r6
 8008b54:	1e5a      	subs	r2, r3, #1
 8008b56:	bf44      	itt	mi
 8008b58:	f1c3 0801 	rsbmi	r8, r3, #1
 8008b5c:	2300      	movmi	r3, #0
 8008b5e:	9208      	str	r2, [sp, #32]
 8008b60:	bf54      	ite	pl
 8008b62:	f04f 0800 	movpl.w	r8, #0
 8008b66:	9308      	strmi	r3, [sp, #32]
 8008b68:	2f00      	cmp	r7, #0
 8008b6a:	db39      	blt.n	8008be0 <_dtoa_r+0x218>
 8008b6c:	9b08      	ldr	r3, [sp, #32]
 8008b6e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008b70:	443b      	add	r3, r7
 8008b72:	9308      	str	r3, [sp, #32]
 8008b74:	2300      	movs	r3, #0
 8008b76:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b7a:	2b09      	cmp	r3, #9
 8008b7c:	d864      	bhi.n	8008c48 <_dtoa_r+0x280>
 8008b7e:	2b05      	cmp	r3, #5
 8008b80:	bfc4      	itt	gt
 8008b82:	3b04      	subgt	r3, #4
 8008b84:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8008b86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b88:	f1a3 0302 	sub.w	r3, r3, #2
 8008b8c:	bfcc      	ite	gt
 8008b8e:	2400      	movgt	r4, #0
 8008b90:	2401      	movle	r4, #1
 8008b92:	2b03      	cmp	r3, #3
 8008b94:	d863      	bhi.n	8008c5e <_dtoa_r+0x296>
 8008b96:	e8df f003 	tbb	[pc, r3]
 8008b9a:	372a      	.short	0x372a
 8008b9c:	5535      	.short	0x5535
 8008b9e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8008ba2:	441e      	add	r6, r3
 8008ba4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008ba8:	2b20      	cmp	r3, #32
 8008baa:	bfc1      	itttt	gt
 8008bac:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008bb0:	409f      	lslgt	r7, r3
 8008bb2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008bb6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008bba:	bfd6      	itet	le
 8008bbc:	f1c3 0320 	rsble	r3, r3, #32
 8008bc0:	ea47 0003 	orrgt.w	r0, r7, r3
 8008bc4:	fa04 f003 	lslle.w	r0, r4, r3
 8008bc8:	f7f7 fd1c 	bl	8000604 <__aeabi_ui2d>
 8008bcc:	2201      	movs	r2, #1
 8008bce:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008bd2:	3e01      	subs	r6, #1
 8008bd4:	9214      	str	r2, [sp, #80]	@ 0x50
 8008bd6:	e777      	b.n	8008ac8 <_dtoa_r+0x100>
 8008bd8:	2301      	movs	r3, #1
 8008bda:	e7b8      	b.n	8008b4e <_dtoa_r+0x186>
 8008bdc:	9012      	str	r0, [sp, #72]	@ 0x48
 8008bde:	e7b7      	b.n	8008b50 <_dtoa_r+0x188>
 8008be0:	427b      	negs	r3, r7
 8008be2:	930a      	str	r3, [sp, #40]	@ 0x28
 8008be4:	2300      	movs	r3, #0
 8008be6:	eba8 0807 	sub.w	r8, r8, r7
 8008bea:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008bec:	e7c4      	b.n	8008b78 <_dtoa_r+0x1b0>
 8008bee:	2300      	movs	r3, #0
 8008bf0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008bf2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	dc35      	bgt.n	8008c64 <_dtoa_r+0x29c>
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	9300      	str	r3, [sp, #0]
 8008bfc:	9307      	str	r3, [sp, #28]
 8008bfe:	461a      	mov	r2, r3
 8008c00:	920e      	str	r2, [sp, #56]	@ 0x38
 8008c02:	e00b      	b.n	8008c1c <_dtoa_r+0x254>
 8008c04:	2301      	movs	r3, #1
 8008c06:	e7f3      	b.n	8008bf0 <_dtoa_r+0x228>
 8008c08:	2300      	movs	r3, #0
 8008c0a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008c0c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c0e:	18fb      	adds	r3, r7, r3
 8008c10:	9300      	str	r3, [sp, #0]
 8008c12:	3301      	adds	r3, #1
 8008c14:	2b01      	cmp	r3, #1
 8008c16:	9307      	str	r3, [sp, #28]
 8008c18:	bfb8      	it	lt
 8008c1a:	2301      	movlt	r3, #1
 8008c1c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008c20:	2100      	movs	r1, #0
 8008c22:	2204      	movs	r2, #4
 8008c24:	f102 0514 	add.w	r5, r2, #20
 8008c28:	429d      	cmp	r5, r3
 8008c2a:	d91f      	bls.n	8008c6c <_dtoa_r+0x2a4>
 8008c2c:	6041      	str	r1, [r0, #4]
 8008c2e:	4658      	mov	r0, fp
 8008c30:	f000 fd8e 	bl	8009750 <_Balloc>
 8008c34:	4682      	mov	sl, r0
 8008c36:	2800      	cmp	r0, #0
 8008c38:	d13c      	bne.n	8008cb4 <_dtoa_r+0x2ec>
 8008c3a:	4b1b      	ldr	r3, [pc, #108]	@ (8008ca8 <_dtoa_r+0x2e0>)
 8008c3c:	4602      	mov	r2, r0
 8008c3e:	f240 11af 	movw	r1, #431	@ 0x1af
 8008c42:	e6d8      	b.n	80089f6 <_dtoa_r+0x2e>
 8008c44:	2301      	movs	r3, #1
 8008c46:	e7e0      	b.n	8008c0a <_dtoa_r+0x242>
 8008c48:	2401      	movs	r4, #1
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c4e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008c50:	f04f 33ff 	mov.w	r3, #4294967295
 8008c54:	9300      	str	r3, [sp, #0]
 8008c56:	9307      	str	r3, [sp, #28]
 8008c58:	2200      	movs	r2, #0
 8008c5a:	2312      	movs	r3, #18
 8008c5c:	e7d0      	b.n	8008c00 <_dtoa_r+0x238>
 8008c5e:	2301      	movs	r3, #1
 8008c60:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008c62:	e7f5      	b.n	8008c50 <_dtoa_r+0x288>
 8008c64:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c66:	9300      	str	r3, [sp, #0]
 8008c68:	9307      	str	r3, [sp, #28]
 8008c6a:	e7d7      	b.n	8008c1c <_dtoa_r+0x254>
 8008c6c:	3101      	adds	r1, #1
 8008c6e:	0052      	lsls	r2, r2, #1
 8008c70:	e7d8      	b.n	8008c24 <_dtoa_r+0x25c>
 8008c72:	bf00      	nop
 8008c74:	f3af 8000 	nop.w
 8008c78:	636f4361 	.word	0x636f4361
 8008c7c:	3fd287a7 	.word	0x3fd287a7
 8008c80:	8b60c8b3 	.word	0x8b60c8b3
 8008c84:	3fc68a28 	.word	0x3fc68a28
 8008c88:	509f79fb 	.word	0x509f79fb
 8008c8c:	3fd34413 	.word	0x3fd34413
 8008c90:	0801e50d 	.word	0x0801e50d
 8008c94:	0801e524 	.word	0x0801e524
 8008c98:	7ff00000 	.word	0x7ff00000
 8008c9c:	0801e4dd 	.word	0x0801e4dd
 8008ca0:	3ff80000 	.word	0x3ff80000
 8008ca4:	0801e620 	.word	0x0801e620
 8008ca8:	0801e57c 	.word	0x0801e57c
 8008cac:	0801e509 	.word	0x0801e509
 8008cb0:	0801e4dc 	.word	0x0801e4dc
 8008cb4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008cb8:	6018      	str	r0, [r3, #0]
 8008cba:	9b07      	ldr	r3, [sp, #28]
 8008cbc:	2b0e      	cmp	r3, #14
 8008cbe:	f200 80a4 	bhi.w	8008e0a <_dtoa_r+0x442>
 8008cc2:	2c00      	cmp	r4, #0
 8008cc4:	f000 80a1 	beq.w	8008e0a <_dtoa_r+0x442>
 8008cc8:	2f00      	cmp	r7, #0
 8008cca:	dd33      	ble.n	8008d34 <_dtoa_r+0x36c>
 8008ccc:	4bad      	ldr	r3, [pc, #692]	@ (8008f84 <_dtoa_r+0x5bc>)
 8008cce:	f007 020f 	and.w	r2, r7, #15
 8008cd2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008cd6:	ed93 7b00 	vldr	d7, [r3]
 8008cda:	05f8      	lsls	r0, r7, #23
 8008cdc:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008ce0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008ce4:	d516      	bpl.n	8008d14 <_dtoa_r+0x34c>
 8008ce6:	4ba8      	ldr	r3, [pc, #672]	@ (8008f88 <_dtoa_r+0x5c0>)
 8008ce8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008cec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008cf0:	f7f7 fe2c 	bl	800094c <__aeabi_ddiv>
 8008cf4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008cf8:	f004 040f 	and.w	r4, r4, #15
 8008cfc:	2603      	movs	r6, #3
 8008cfe:	4da2      	ldr	r5, [pc, #648]	@ (8008f88 <_dtoa_r+0x5c0>)
 8008d00:	b954      	cbnz	r4, 8008d18 <_dtoa_r+0x350>
 8008d02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008d0a:	f7f7 fe1f 	bl	800094c <__aeabi_ddiv>
 8008d0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d12:	e028      	b.n	8008d66 <_dtoa_r+0x39e>
 8008d14:	2602      	movs	r6, #2
 8008d16:	e7f2      	b.n	8008cfe <_dtoa_r+0x336>
 8008d18:	07e1      	lsls	r1, r4, #31
 8008d1a:	d508      	bpl.n	8008d2e <_dtoa_r+0x366>
 8008d1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008d20:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008d24:	f7f7 fce8 	bl	80006f8 <__aeabi_dmul>
 8008d28:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008d2c:	3601      	adds	r6, #1
 8008d2e:	1064      	asrs	r4, r4, #1
 8008d30:	3508      	adds	r5, #8
 8008d32:	e7e5      	b.n	8008d00 <_dtoa_r+0x338>
 8008d34:	f000 80d2 	beq.w	8008edc <_dtoa_r+0x514>
 8008d38:	427c      	negs	r4, r7
 8008d3a:	4b92      	ldr	r3, [pc, #584]	@ (8008f84 <_dtoa_r+0x5bc>)
 8008d3c:	4d92      	ldr	r5, [pc, #584]	@ (8008f88 <_dtoa_r+0x5c0>)
 8008d3e:	f004 020f 	and.w	r2, r4, #15
 8008d42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d4a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008d4e:	f7f7 fcd3 	bl	80006f8 <__aeabi_dmul>
 8008d52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d56:	1124      	asrs	r4, r4, #4
 8008d58:	2300      	movs	r3, #0
 8008d5a:	2602      	movs	r6, #2
 8008d5c:	2c00      	cmp	r4, #0
 8008d5e:	f040 80b2 	bne.w	8008ec6 <_dtoa_r+0x4fe>
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d1d3      	bne.n	8008d0e <_dtoa_r+0x346>
 8008d66:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008d68:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	f000 80b7 	beq.w	8008ee0 <_dtoa_r+0x518>
 8008d72:	4b86      	ldr	r3, [pc, #536]	@ (8008f8c <_dtoa_r+0x5c4>)
 8008d74:	2200      	movs	r2, #0
 8008d76:	4620      	mov	r0, r4
 8008d78:	4629      	mov	r1, r5
 8008d7a:	f7f7 ff2f 	bl	8000bdc <__aeabi_dcmplt>
 8008d7e:	2800      	cmp	r0, #0
 8008d80:	f000 80ae 	beq.w	8008ee0 <_dtoa_r+0x518>
 8008d84:	9b07      	ldr	r3, [sp, #28]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	f000 80aa 	beq.w	8008ee0 <_dtoa_r+0x518>
 8008d8c:	9b00      	ldr	r3, [sp, #0]
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	dd37      	ble.n	8008e02 <_dtoa_r+0x43a>
 8008d92:	1e7b      	subs	r3, r7, #1
 8008d94:	9304      	str	r3, [sp, #16]
 8008d96:	4620      	mov	r0, r4
 8008d98:	4b7d      	ldr	r3, [pc, #500]	@ (8008f90 <_dtoa_r+0x5c8>)
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	4629      	mov	r1, r5
 8008d9e:	f7f7 fcab 	bl	80006f8 <__aeabi_dmul>
 8008da2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008da6:	9c00      	ldr	r4, [sp, #0]
 8008da8:	3601      	adds	r6, #1
 8008daa:	4630      	mov	r0, r6
 8008dac:	f7f7 fc3a 	bl	8000624 <__aeabi_i2d>
 8008db0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008db4:	f7f7 fca0 	bl	80006f8 <__aeabi_dmul>
 8008db8:	4b76      	ldr	r3, [pc, #472]	@ (8008f94 <_dtoa_r+0x5cc>)
 8008dba:	2200      	movs	r2, #0
 8008dbc:	f7f7 fae6 	bl	800038c <__adddf3>
 8008dc0:	4605      	mov	r5, r0
 8008dc2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008dc6:	2c00      	cmp	r4, #0
 8008dc8:	f040 808d 	bne.w	8008ee6 <_dtoa_r+0x51e>
 8008dcc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008dd0:	4b71      	ldr	r3, [pc, #452]	@ (8008f98 <_dtoa_r+0x5d0>)
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	f7f7 fad8 	bl	8000388 <__aeabi_dsub>
 8008dd8:	4602      	mov	r2, r0
 8008dda:	460b      	mov	r3, r1
 8008ddc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008de0:	462a      	mov	r2, r5
 8008de2:	4633      	mov	r3, r6
 8008de4:	f7f7 ff18 	bl	8000c18 <__aeabi_dcmpgt>
 8008de8:	2800      	cmp	r0, #0
 8008dea:	f040 828b 	bne.w	8009304 <_dtoa_r+0x93c>
 8008dee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008df2:	462a      	mov	r2, r5
 8008df4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008df8:	f7f7 fef0 	bl	8000bdc <__aeabi_dcmplt>
 8008dfc:	2800      	cmp	r0, #0
 8008dfe:	f040 8128 	bne.w	8009052 <_dtoa_r+0x68a>
 8008e02:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008e06:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8008e0a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	f2c0 815a 	blt.w	80090c6 <_dtoa_r+0x6fe>
 8008e12:	2f0e      	cmp	r7, #14
 8008e14:	f300 8157 	bgt.w	80090c6 <_dtoa_r+0x6fe>
 8008e18:	4b5a      	ldr	r3, [pc, #360]	@ (8008f84 <_dtoa_r+0x5bc>)
 8008e1a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008e1e:	ed93 7b00 	vldr	d7, [r3]
 8008e22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	ed8d 7b00 	vstr	d7, [sp]
 8008e2a:	da03      	bge.n	8008e34 <_dtoa_r+0x46c>
 8008e2c:	9b07      	ldr	r3, [sp, #28]
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	f340 8101 	ble.w	8009036 <_dtoa_r+0x66e>
 8008e34:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008e38:	4656      	mov	r6, sl
 8008e3a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008e3e:	4620      	mov	r0, r4
 8008e40:	4629      	mov	r1, r5
 8008e42:	f7f7 fd83 	bl	800094c <__aeabi_ddiv>
 8008e46:	f7f7 ff07 	bl	8000c58 <__aeabi_d2iz>
 8008e4a:	4680      	mov	r8, r0
 8008e4c:	f7f7 fbea 	bl	8000624 <__aeabi_i2d>
 8008e50:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008e54:	f7f7 fc50 	bl	80006f8 <__aeabi_dmul>
 8008e58:	4602      	mov	r2, r0
 8008e5a:	460b      	mov	r3, r1
 8008e5c:	4620      	mov	r0, r4
 8008e5e:	4629      	mov	r1, r5
 8008e60:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008e64:	f7f7 fa90 	bl	8000388 <__aeabi_dsub>
 8008e68:	f806 4b01 	strb.w	r4, [r6], #1
 8008e6c:	9d07      	ldr	r5, [sp, #28]
 8008e6e:	eba6 040a 	sub.w	r4, r6, sl
 8008e72:	42a5      	cmp	r5, r4
 8008e74:	4602      	mov	r2, r0
 8008e76:	460b      	mov	r3, r1
 8008e78:	f040 8117 	bne.w	80090aa <_dtoa_r+0x6e2>
 8008e7c:	f7f7 fa86 	bl	800038c <__adddf3>
 8008e80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008e84:	4604      	mov	r4, r0
 8008e86:	460d      	mov	r5, r1
 8008e88:	f7f7 fec6 	bl	8000c18 <__aeabi_dcmpgt>
 8008e8c:	2800      	cmp	r0, #0
 8008e8e:	f040 80f9 	bne.w	8009084 <_dtoa_r+0x6bc>
 8008e92:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008e96:	4620      	mov	r0, r4
 8008e98:	4629      	mov	r1, r5
 8008e9a:	f7f7 fe95 	bl	8000bc8 <__aeabi_dcmpeq>
 8008e9e:	b118      	cbz	r0, 8008ea8 <_dtoa_r+0x4e0>
 8008ea0:	f018 0f01 	tst.w	r8, #1
 8008ea4:	f040 80ee 	bne.w	8009084 <_dtoa_r+0x6bc>
 8008ea8:	4649      	mov	r1, r9
 8008eaa:	4658      	mov	r0, fp
 8008eac:	f000 fc90 	bl	80097d0 <_Bfree>
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	7033      	strb	r3, [r6, #0]
 8008eb4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008eb6:	3701      	adds	r7, #1
 8008eb8:	601f      	str	r7, [r3, #0]
 8008eba:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	f000 831d 	beq.w	80094fc <_dtoa_r+0xb34>
 8008ec2:	601e      	str	r6, [r3, #0]
 8008ec4:	e31a      	b.n	80094fc <_dtoa_r+0xb34>
 8008ec6:	07e2      	lsls	r2, r4, #31
 8008ec8:	d505      	bpl.n	8008ed6 <_dtoa_r+0x50e>
 8008eca:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008ece:	f7f7 fc13 	bl	80006f8 <__aeabi_dmul>
 8008ed2:	3601      	adds	r6, #1
 8008ed4:	2301      	movs	r3, #1
 8008ed6:	1064      	asrs	r4, r4, #1
 8008ed8:	3508      	adds	r5, #8
 8008eda:	e73f      	b.n	8008d5c <_dtoa_r+0x394>
 8008edc:	2602      	movs	r6, #2
 8008ede:	e742      	b.n	8008d66 <_dtoa_r+0x39e>
 8008ee0:	9c07      	ldr	r4, [sp, #28]
 8008ee2:	9704      	str	r7, [sp, #16]
 8008ee4:	e761      	b.n	8008daa <_dtoa_r+0x3e2>
 8008ee6:	4b27      	ldr	r3, [pc, #156]	@ (8008f84 <_dtoa_r+0x5bc>)
 8008ee8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008eea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008eee:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008ef2:	4454      	add	r4, sl
 8008ef4:	2900      	cmp	r1, #0
 8008ef6:	d053      	beq.n	8008fa0 <_dtoa_r+0x5d8>
 8008ef8:	4928      	ldr	r1, [pc, #160]	@ (8008f9c <_dtoa_r+0x5d4>)
 8008efa:	2000      	movs	r0, #0
 8008efc:	f7f7 fd26 	bl	800094c <__aeabi_ddiv>
 8008f00:	4633      	mov	r3, r6
 8008f02:	462a      	mov	r2, r5
 8008f04:	f7f7 fa40 	bl	8000388 <__aeabi_dsub>
 8008f08:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008f0c:	4656      	mov	r6, sl
 8008f0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f12:	f7f7 fea1 	bl	8000c58 <__aeabi_d2iz>
 8008f16:	4605      	mov	r5, r0
 8008f18:	f7f7 fb84 	bl	8000624 <__aeabi_i2d>
 8008f1c:	4602      	mov	r2, r0
 8008f1e:	460b      	mov	r3, r1
 8008f20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f24:	f7f7 fa30 	bl	8000388 <__aeabi_dsub>
 8008f28:	3530      	adds	r5, #48	@ 0x30
 8008f2a:	4602      	mov	r2, r0
 8008f2c:	460b      	mov	r3, r1
 8008f2e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008f32:	f806 5b01 	strb.w	r5, [r6], #1
 8008f36:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008f3a:	f7f7 fe4f 	bl	8000bdc <__aeabi_dcmplt>
 8008f3e:	2800      	cmp	r0, #0
 8008f40:	d171      	bne.n	8009026 <_dtoa_r+0x65e>
 8008f42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008f46:	4911      	ldr	r1, [pc, #68]	@ (8008f8c <_dtoa_r+0x5c4>)
 8008f48:	2000      	movs	r0, #0
 8008f4a:	f7f7 fa1d 	bl	8000388 <__aeabi_dsub>
 8008f4e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008f52:	f7f7 fe43 	bl	8000bdc <__aeabi_dcmplt>
 8008f56:	2800      	cmp	r0, #0
 8008f58:	f040 8095 	bne.w	8009086 <_dtoa_r+0x6be>
 8008f5c:	42a6      	cmp	r6, r4
 8008f5e:	f43f af50 	beq.w	8008e02 <_dtoa_r+0x43a>
 8008f62:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008f66:	4b0a      	ldr	r3, [pc, #40]	@ (8008f90 <_dtoa_r+0x5c8>)
 8008f68:	2200      	movs	r2, #0
 8008f6a:	f7f7 fbc5 	bl	80006f8 <__aeabi_dmul>
 8008f6e:	4b08      	ldr	r3, [pc, #32]	@ (8008f90 <_dtoa_r+0x5c8>)
 8008f70:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008f74:	2200      	movs	r2, #0
 8008f76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f7a:	f7f7 fbbd 	bl	80006f8 <__aeabi_dmul>
 8008f7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008f82:	e7c4      	b.n	8008f0e <_dtoa_r+0x546>
 8008f84:	0801e620 	.word	0x0801e620
 8008f88:	0801e5f8 	.word	0x0801e5f8
 8008f8c:	3ff00000 	.word	0x3ff00000
 8008f90:	40240000 	.word	0x40240000
 8008f94:	401c0000 	.word	0x401c0000
 8008f98:	40140000 	.word	0x40140000
 8008f9c:	3fe00000 	.word	0x3fe00000
 8008fa0:	4631      	mov	r1, r6
 8008fa2:	4628      	mov	r0, r5
 8008fa4:	f7f7 fba8 	bl	80006f8 <__aeabi_dmul>
 8008fa8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008fac:	9415      	str	r4, [sp, #84]	@ 0x54
 8008fae:	4656      	mov	r6, sl
 8008fb0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008fb4:	f7f7 fe50 	bl	8000c58 <__aeabi_d2iz>
 8008fb8:	4605      	mov	r5, r0
 8008fba:	f7f7 fb33 	bl	8000624 <__aeabi_i2d>
 8008fbe:	4602      	mov	r2, r0
 8008fc0:	460b      	mov	r3, r1
 8008fc2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008fc6:	f7f7 f9df 	bl	8000388 <__aeabi_dsub>
 8008fca:	3530      	adds	r5, #48	@ 0x30
 8008fcc:	f806 5b01 	strb.w	r5, [r6], #1
 8008fd0:	4602      	mov	r2, r0
 8008fd2:	460b      	mov	r3, r1
 8008fd4:	42a6      	cmp	r6, r4
 8008fd6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008fda:	f04f 0200 	mov.w	r2, #0
 8008fde:	d124      	bne.n	800902a <_dtoa_r+0x662>
 8008fe0:	4bac      	ldr	r3, [pc, #688]	@ (8009294 <_dtoa_r+0x8cc>)
 8008fe2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008fe6:	f7f7 f9d1 	bl	800038c <__adddf3>
 8008fea:	4602      	mov	r2, r0
 8008fec:	460b      	mov	r3, r1
 8008fee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ff2:	f7f7 fe11 	bl	8000c18 <__aeabi_dcmpgt>
 8008ff6:	2800      	cmp	r0, #0
 8008ff8:	d145      	bne.n	8009086 <_dtoa_r+0x6be>
 8008ffa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008ffe:	49a5      	ldr	r1, [pc, #660]	@ (8009294 <_dtoa_r+0x8cc>)
 8009000:	2000      	movs	r0, #0
 8009002:	f7f7 f9c1 	bl	8000388 <__aeabi_dsub>
 8009006:	4602      	mov	r2, r0
 8009008:	460b      	mov	r3, r1
 800900a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800900e:	f7f7 fde5 	bl	8000bdc <__aeabi_dcmplt>
 8009012:	2800      	cmp	r0, #0
 8009014:	f43f aef5 	beq.w	8008e02 <_dtoa_r+0x43a>
 8009018:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800901a:	1e73      	subs	r3, r6, #1
 800901c:	9315      	str	r3, [sp, #84]	@ 0x54
 800901e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009022:	2b30      	cmp	r3, #48	@ 0x30
 8009024:	d0f8      	beq.n	8009018 <_dtoa_r+0x650>
 8009026:	9f04      	ldr	r7, [sp, #16]
 8009028:	e73e      	b.n	8008ea8 <_dtoa_r+0x4e0>
 800902a:	4b9b      	ldr	r3, [pc, #620]	@ (8009298 <_dtoa_r+0x8d0>)
 800902c:	f7f7 fb64 	bl	80006f8 <__aeabi_dmul>
 8009030:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009034:	e7bc      	b.n	8008fb0 <_dtoa_r+0x5e8>
 8009036:	d10c      	bne.n	8009052 <_dtoa_r+0x68a>
 8009038:	4b98      	ldr	r3, [pc, #608]	@ (800929c <_dtoa_r+0x8d4>)
 800903a:	2200      	movs	r2, #0
 800903c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009040:	f7f7 fb5a 	bl	80006f8 <__aeabi_dmul>
 8009044:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009048:	f7f7 fddc 	bl	8000c04 <__aeabi_dcmpge>
 800904c:	2800      	cmp	r0, #0
 800904e:	f000 8157 	beq.w	8009300 <_dtoa_r+0x938>
 8009052:	2400      	movs	r4, #0
 8009054:	4625      	mov	r5, r4
 8009056:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009058:	43db      	mvns	r3, r3
 800905a:	9304      	str	r3, [sp, #16]
 800905c:	4656      	mov	r6, sl
 800905e:	2700      	movs	r7, #0
 8009060:	4621      	mov	r1, r4
 8009062:	4658      	mov	r0, fp
 8009064:	f000 fbb4 	bl	80097d0 <_Bfree>
 8009068:	2d00      	cmp	r5, #0
 800906a:	d0dc      	beq.n	8009026 <_dtoa_r+0x65e>
 800906c:	b12f      	cbz	r7, 800907a <_dtoa_r+0x6b2>
 800906e:	42af      	cmp	r7, r5
 8009070:	d003      	beq.n	800907a <_dtoa_r+0x6b2>
 8009072:	4639      	mov	r1, r7
 8009074:	4658      	mov	r0, fp
 8009076:	f000 fbab 	bl	80097d0 <_Bfree>
 800907a:	4629      	mov	r1, r5
 800907c:	4658      	mov	r0, fp
 800907e:	f000 fba7 	bl	80097d0 <_Bfree>
 8009082:	e7d0      	b.n	8009026 <_dtoa_r+0x65e>
 8009084:	9704      	str	r7, [sp, #16]
 8009086:	4633      	mov	r3, r6
 8009088:	461e      	mov	r6, r3
 800908a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800908e:	2a39      	cmp	r2, #57	@ 0x39
 8009090:	d107      	bne.n	80090a2 <_dtoa_r+0x6da>
 8009092:	459a      	cmp	sl, r3
 8009094:	d1f8      	bne.n	8009088 <_dtoa_r+0x6c0>
 8009096:	9a04      	ldr	r2, [sp, #16]
 8009098:	3201      	adds	r2, #1
 800909a:	9204      	str	r2, [sp, #16]
 800909c:	2230      	movs	r2, #48	@ 0x30
 800909e:	f88a 2000 	strb.w	r2, [sl]
 80090a2:	781a      	ldrb	r2, [r3, #0]
 80090a4:	3201      	adds	r2, #1
 80090a6:	701a      	strb	r2, [r3, #0]
 80090a8:	e7bd      	b.n	8009026 <_dtoa_r+0x65e>
 80090aa:	4b7b      	ldr	r3, [pc, #492]	@ (8009298 <_dtoa_r+0x8d0>)
 80090ac:	2200      	movs	r2, #0
 80090ae:	f7f7 fb23 	bl	80006f8 <__aeabi_dmul>
 80090b2:	2200      	movs	r2, #0
 80090b4:	2300      	movs	r3, #0
 80090b6:	4604      	mov	r4, r0
 80090b8:	460d      	mov	r5, r1
 80090ba:	f7f7 fd85 	bl	8000bc8 <__aeabi_dcmpeq>
 80090be:	2800      	cmp	r0, #0
 80090c0:	f43f aebb 	beq.w	8008e3a <_dtoa_r+0x472>
 80090c4:	e6f0      	b.n	8008ea8 <_dtoa_r+0x4e0>
 80090c6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80090c8:	2a00      	cmp	r2, #0
 80090ca:	f000 80db 	beq.w	8009284 <_dtoa_r+0x8bc>
 80090ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80090d0:	2a01      	cmp	r2, #1
 80090d2:	f300 80bf 	bgt.w	8009254 <_dtoa_r+0x88c>
 80090d6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80090d8:	2a00      	cmp	r2, #0
 80090da:	f000 80b7 	beq.w	800924c <_dtoa_r+0x884>
 80090de:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80090e2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80090e4:	4646      	mov	r6, r8
 80090e6:	9a08      	ldr	r2, [sp, #32]
 80090e8:	2101      	movs	r1, #1
 80090ea:	441a      	add	r2, r3
 80090ec:	4658      	mov	r0, fp
 80090ee:	4498      	add	r8, r3
 80090f0:	9208      	str	r2, [sp, #32]
 80090f2:	f000 fc21 	bl	8009938 <__i2b>
 80090f6:	4605      	mov	r5, r0
 80090f8:	b15e      	cbz	r6, 8009112 <_dtoa_r+0x74a>
 80090fa:	9b08      	ldr	r3, [sp, #32]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	dd08      	ble.n	8009112 <_dtoa_r+0x74a>
 8009100:	42b3      	cmp	r3, r6
 8009102:	9a08      	ldr	r2, [sp, #32]
 8009104:	bfa8      	it	ge
 8009106:	4633      	movge	r3, r6
 8009108:	eba8 0803 	sub.w	r8, r8, r3
 800910c:	1af6      	subs	r6, r6, r3
 800910e:	1ad3      	subs	r3, r2, r3
 8009110:	9308      	str	r3, [sp, #32]
 8009112:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009114:	b1f3      	cbz	r3, 8009154 <_dtoa_r+0x78c>
 8009116:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009118:	2b00      	cmp	r3, #0
 800911a:	f000 80b7 	beq.w	800928c <_dtoa_r+0x8c4>
 800911e:	b18c      	cbz	r4, 8009144 <_dtoa_r+0x77c>
 8009120:	4629      	mov	r1, r5
 8009122:	4622      	mov	r2, r4
 8009124:	4658      	mov	r0, fp
 8009126:	f000 fcc7 	bl	8009ab8 <__pow5mult>
 800912a:	464a      	mov	r2, r9
 800912c:	4601      	mov	r1, r0
 800912e:	4605      	mov	r5, r0
 8009130:	4658      	mov	r0, fp
 8009132:	f000 fc17 	bl	8009964 <__multiply>
 8009136:	4649      	mov	r1, r9
 8009138:	9004      	str	r0, [sp, #16]
 800913a:	4658      	mov	r0, fp
 800913c:	f000 fb48 	bl	80097d0 <_Bfree>
 8009140:	9b04      	ldr	r3, [sp, #16]
 8009142:	4699      	mov	r9, r3
 8009144:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009146:	1b1a      	subs	r2, r3, r4
 8009148:	d004      	beq.n	8009154 <_dtoa_r+0x78c>
 800914a:	4649      	mov	r1, r9
 800914c:	4658      	mov	r0, fp
 800914e:	f000 fcb3 	bl	8009ab8 <__pow5mult>
 8009152:	4681      	mov	r9, r0
 8009154:	2101      	movs	r1, #1
 8009156:	4658      	mov	r0, fp
 8009158:	f000 fbee 	bl	8009938 <__i2b>
 800915c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800915e:	4604      	mov	r4, r0
 8009160:	2b00      	cmp	r3, #0
 8009162:	f000 81cf 	beq.w	8009504 <_dtoa_r+0xb3c>
 8009166:	461a      	mov	r2, r3
 8009168:	4601      	mov	r1, r0
 800916a:	4658      	mov	r0, fp
 800916c:	f000 fca4 	bl	8009ab8 <__pow5mult>
 8009170:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009172:	2b01      	cmp	r3, #1
 8009174:	4604      	mov	r4, r0
 8009176:	f300 8095 	bgt.w	80092a4 <_dtoa_r+0x8dc>
 800917a:	9b02      	ldr	r3, [sp, #8]
 800917c:	2b00      	cmp	r3, #0
 800917e:	f040 8087 	bne.w	8009290 <_dtoa_r+0x8c8>
 8009182:	9b03      	ldr	r3, [sp, #12]
 8009184:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009188:	2b00      	cmp	r3, #0
 800918a:	f040 8089 	bne.w	80092a0 <_dtoa_r+0x8d8>
 800918e:	9b03      	ldr	r3, [sp, #12]
 8009190:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009194:	0d1b      	lsrs	r3, r3, #20
 8009196:	051b      	lsls	r3, r3, #20
 8009198:	b12b      	cbz	r3, 80091a6 <_dtoa_r+0x7de>
 800919a:	9b08      	ldr	r3, [sp, #32]
 800919c:	3301      	adds	r3, #1
 800919e:	9308      	str	r3, [sp, #32]
 80091a0:	f108 0801 	add.w	r8, r8, #1
 80091a4:	2301      	movs	r3, #1
 80091a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80091a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	f000 81b0 	beq.w	8009510 <_dtoa_r+0xb48>
 80091b0:	6923      	ldr	r3, [r4, #16]
 80091b2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80091b6:	6918      	ldr	r0, [r3, #16]
 80091b8:	f000 fb72 	bl	80098a0 <__hi0bits>
 80091bc:	f1c0 0020 	rsb	r0, r0, #32
 80091c0:	9b08      	ldr	r3, [sp, #32]
 80091c2:	4418      	add	r0, r3
 80091c4:	f010 001f 	ands.w	r0, r0, #31
 80091c8:	d077      	beq.n	80092ba <_dtoa_r+0x8f2>
 80091ca:	f1c0 0320 	rsb	r3, r0, #32
 80091ce:	2b04      	cmp	r3, #4
 80091d0:	dd6b      	ble.n	80092aa <_dtoa_r+0x8e2>
 80091d2:	9b08      	ldr	r3, [sp, #32]
 80091d4:	f1c0 001c 	rsb	r0, r0, #28
 80091d8:	4403      	add	r3, r0
 80091da:	4480      	add	r8, r0
 80091dc:	4406      	add	r6, r0
 80091de:	9308      	str	r3, [sp, #32]
 80091e0:	f1b8 0f00 	cmp.w	r8, #0
 80091e4:	dd05      	ble.n	80091f2 <_dtoa_r+0x82a>
 80091e6:	4649      	mov	r1, r9
 80091e8:	4642      	mov	r2, r8
 80091ea:	4658      	mov	r0, fp
 80091ec:	f000 fcbe 	bl	8009b6c <__lshift>
 80091f0:	4681      	mov	r9, r0
 80091f2:	9b08      	ldr	r3, [sp, #32]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	dd05      	ble.n	8009204 <_dtoa_r+0x83c>
 80091f8:	4621      	mov	r1, r4
 80091fa:	461a      	mov	r2, r3
 80091fc:	4658      	mov	r0, fp
 80091fe:	f000 fcb5 	bl	8009b6c <__lshift>
 8009202:	4604      	mov	r4, r0
 8009204:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009206:	2b00      	cmp	r3, #0
 8009208:	d059      	beq.n	80092be <_dtoa_r+0x8f6>
 800920a:	4621      	mov	r1, r4
 800920c:	4648      	mov	r0, r9
 800920e:	f000 fd19 	bl	8009c44 <__mcmp>
 8009212:	2800      	cmp	r0, #0
 8009214:	da53      	bge.n	80092be <_dtoa_r+0x8f6>
 8009216:	1e7b      	subs	r3, r7, #1
 8009218:	9304      	str	r3, [sp, #16]
 800921a:	4649      	mov	r1, r9
 800921c:	2300      	movs	r3, #0
 800921e:	220a      	movs	r2, #10
 8009220:	4658      	mov	r0, fp
 8009222:	f000 faf7 	bl	8009814 <__multadd>
 8009226:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009228:	4681      	mov	r9, r0
 800922a:	2b00      	cmp	r3, #0
 800922c:	f000 8172 	beq.w	8009514 <_dtoa_r+0xb4c>
 8009230:	2300      	movs	r3, #0
 8009232:	4629      	mov	r1, r5
 8009234:	220a      	movs	r2, #10
 8009236:	4658      	mov	r0, fp
 8009238:	f000 faec 	bl	8009814 <__multadd>
 800923c:	9b00      	ldr	r3, [sp, #0]
 800923e:	2b00      	cmp	r3, #0
 8009240:	4605      	mov	r5, r0
 8009242:	dc67      	bgt.n	8009314 <_dtoa_r+0x94c>
 8009244:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009246:	2b02      	cmp	r3, #2
 8009248:	dc41      	bgt.n	80092ce <_dtoa_r+0x906>
 800924a:	e063      	b.n	8009314 <_dtoa_r+0x94c>
 800924c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800924e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009252:	e746      	b.n	80090e2 <_dtoa_r+0x71a>
 8009254:	9b07      	ldr	r3, [sp, #28]
 8009256:	1e5c      	subs	r4, r3, #1
 8009258:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800925a:	42a3      	cmp	r3, r4
 800925c:	bfbf      	itttt	lt
 800925e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009260:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8009262:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8009264:	1ae3      	sublt	r3, r4, r3
 8009266:	bfb4      	ite	lt
 8009268:	18d2      	addlt	r2, r2, r3
 800926a:	1b1c      	subge	r4, r3, r4
 800926c:	9b07      	ldr	r3, [sp, #28]
 800926e:	bfbc      	itt	lt
 8009270:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8009272:	2400      	movlt	r4, #0
 8009274:	2b00      	cmp	r3, #0
 8009276:	bfb5      	itete	lt
 8009278:	eba8 0603 	sublt.w	r6, r8, r3
 800927c:	9b07      	ldrge	r3, [sp, #28]
 800927e:	2300      	movlt	r3, #0
 8009280:	4646      	movge	r6, r8
 8009282:	e730      	b.n	80090e6 <_dtoa_r+0x71e>
 8009284:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009286:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009288:	4646      	mov	r6, r8
 800928a:	e735      	b.n	80090f8 <_dtoa_r+0x730>
 800928c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800928e:	e75c      	b.n	800914a <_dtoa_r+0x782>
 8009290:	2300      	movs	r3, #0
 8009292:	e788      	b.n	80091a6 <_dtoa_r+0x7de>
 8009294:	3fe00000 	.word	0x3fe00000
 8009298:	40240000 	.word	0x40240000
 800929c:	40140000 	.word	0x40140000
 80092a0:	9b02      	ldr	r3, [sp, #8]
 80092a2:	e780      	b.n	80091a6 <_dtoa_r+0x7de>
 80092a4:	2300      	movs	r3, #0
 80092a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80092a8:	e782      	b.n	80091b0 <_dtoa_r+0x7e8>
 80092aa:	d099      	beq.n	80091e0 <_dtoa_r+0x818>
 80092ac:	9a08      	ldr	r2, [sp, #32]
 80092ae:	331c      	adds	r3, #28
 80092b0:	441a      	add	r2, r3
 80092b2:	4498      	add	r8, r3
 80092b4:	441e      	add	r6, r3
 80092b6:	9208      	str	r2, [sp, #32]
 80092b8:	e792      	b.n	80091e0 <_dtoa_r+0x818>
 80092ba:	4603      	mov	r3, r0
 80092bc:	e7f6      	b.n	80092ac <_dtoa_r+0x8e4>
 80092be:	9b07      	ldr	r3, [sp, #28]
 80092c0:	9704      	str	r7, [sp, #16]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	dc20      	bgt.n	8009308 <_dtoa_r+0x940>
 80092c6:	9300      	str	r3, [sp, #0]
 80092c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092ca:	2b02      	cmp	r3, #2
 80092cc:	dd1e      	ble.n	800930c <_dtoa_r+0x944>
 80092ce:	9b00      	ldr	r3, [sp, #0]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	f47f aec0 	bne.w	8009056 <_dtoa_r+0x68e>
 80092d6:	4621      	mov	r1, r4
 80092d8:	2205      	movs	r2, #5
 80092da:	4658      	mov	r0, fp
 80092dc:	f000 fa9a 	bl	8009814 <__multadd>
 80092e0:	4601      	mov	r1, r0
 80092e2:	4604      	mov	r4, r0
 80092e4:	4648      	mov	r0, r9
 80092e6:	f000 fcad 	bl	8009c44 <__mcmp>
 80092ea:	2800      	cmp	r0, #0
 80092ec:	f77f aeb3 	ble.w	8009056 <_dtoa_r+0x68e>
 80092f0:	4656      	mov	r6, sl
 80092f2:	2331      	movs	r3, #49	@ 0x31
 80092f4:	f806 3b01 	strb.w	r3, [r6], #1
 80092f8:	9b04      	ldr	r3, [sp, #16]
 80092fa:	3301      	adds	r3, #1
 80092fc:	9304      	str	r3, [sp, #16]
 80092fe:	e6ae      	b.n	800905e <_dtoa_r+0x696>
 8009300:	9c07      	ldr	r4, [sp, #28]
 8009302:	9704      	str	r7, [sp, #16]
 8009304:	4625      	mov	r5, r4
 8009306:	e7f3      	b.n	80092f0 <_dtoa_r+0x928>
 8009308:	9b07      	ldr	r3, [sp, #28]
 800930a:	9300      	str	r3, [sp, #0]
 800930c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800930e:	2b00      	cmp	r3, #0
 8009310:	f000 8104 	beq.w	800951c <_dtoa_r+0xb54>
 8009314:	2e00      	cmp	r6, #0
 8009316:	dd05      	ble.n	8009324 <_dtoa_r+0x95c>
 8009318:	4629      	mov	r1, r5
 800931a:	4632      	mov	r2, r6
 800931c:	4658      	mov	r0, fp
 800931e:	f000 fc25 	bl	8009b6c <__lshift>
 8009322:	4605      	mov	r5, r0
 8009324:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009326:	2b00      	cmp	r3, #0
 8009328:	d05a      	beq.n	80093e0 <_dtoa_r+0xa18>
 800932a:	6869      	ldr	r1, [r5, #4]
 800932c:	4658      	mov	r0, fp
 800932e:	f000 fa0f 	bl	8009750 <_Balloc>
 8009332:	4606      	mov	r6, r0
 8009334:	b928      	cbnz	r0, 8009342 <_dtoa_r+0x97a>
 8009336:	4b84      	ldr	r3, [pc, #528]	@ (8009548 <_dtoa_r+0xb80>)
 8009338:	4602      	mov	r2, r0
 800933a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800933e:	f7ff bb5a 	b.w	80089f6 <_dtoa_r+0x2e>
 8009342:	692a      	ldr	r2, [r5, #16]
 8009344:	3202      	adds	r2, #2
 8009346:	0092      	lsls	r2, r2, #2
 8009348:	f105 010c 	add.w	r1, r5, #12
 800934c:	300c      	adds	r0, #12
 800934e:	f001 f813 	bl	800a378 <memcpy>
 8009352:	2201      	movs	r2, #1
 8009354:	4631      	mov	r1, r6
 8009356:	4658      	mov	r0, fp
 8009358:	f000 fc08 	bl	8009b6c <__lshift>
 800935c:	f10a 0301 	add.w	r3, sl, #1
 8009360:	9307      	str	r3, [sp, #28]
 8009362:	9b00      	ldr	r3, [sp, #0]
 8009364:	4453      	add	r3, sl
 8009366:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009368:	9b02      	ldr	r3, [sp, #8]
 800936a:	f003 0301 	and.w	r3, r3, #1
 800936e:	462f      	mov	r7, r5
 8009370:	930a      	str	r3, [sp, #40]	@ 0x28
 8009372:	4605      	mov	r5, r0
 8009374:	9b07      	ldr	r3, [sp, #28]
 8009376:	4621      	mov	r1, r4
 8009378:	3b01      	subs	r3, #1
 800937a:	4648      	mov	r0, r9
 800937c:	9300      	str	r3, [sp, #0]
 800937e:	f7ff fa9a 	bl	80088b6 <quorem>
 8009382:	4639      	mov	r1, r7
 8009384:	9002      	str	r0, [sp, #8]
 8009386:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800938a:	4648      	mov	r0, r9
 800938c:	f000 fc5a 	bl	8009c44 <__mcmp>
 8009390:	462a      	mov	r2, r5
 8009392:	9008      	str	r0, [sp, #32]
 8009394:	4621      	mov	r1, r4
 8009396:	4658      	mov	r0, fp
 8009398:	f000 fc70 	bl	8009c7c <__mdiff>
 800939c:	68c2      	ldr	r2, [r0, #12]
 800939e:	4606      	mov	r6, r0
 80093a0:	bb02      	cbnz	r2, 80093e4 <_dtoa_r+0xa1c>
 80093a2:	4601      	mov	r1, r0
 80093a4:	4648      	mov	r0, r9
 80093a6:	f000 fc4d 	bl	8009c44 <__mcmp>
 80093aa:	4602      	mov	r2, r0
 80093ac:	4631      	mov	r1, r6
 80093ae:	4658      	mov	r0, fp
 80093b0:	920e      	str	r2, [sp, #56]	@ 0x38
 80093b2:	f000 fa0d 	bl	80097d0 <_Bfree>
 80093b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093b8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80093ba:	9e07      	ldr	r6, [sp, #28]
 80093bc:	ea43 0102 	orr.w	r1, r3, r2
 80093c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80093c2:	4319      	orrs	r1, r3
 80093c4:	d110      	bne.n	80093e8 <_dtoa_r+0xa20>
 80093c6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80093ca:	d029      	beq.n	8009420 <_dtoa_r+0xa58>
 80093cc:	9b08      	ldr	r3, [sp, #32]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	dd02      	ble.n	80093d8 <_dtoa_r+0xa10>
 80093d2:	9b02      	ldr	r3, [sp, #8]
 80093d4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80093d8:	9b00      	ldr	r3, [sp, #0]
 80093da:	f883 8000 	strb.w	r8, [r3]
 80093de:	e63f      	b.n	8009060 <_dtoa_r+0x698>
 80093e0:	4628      	mov	r0, r5
 80093e2:	e7bb      	b.n	800935c <_dtoa_r+0x994>
 80093e4:	2201      	movs	r2, #1
 80093e6:	e7e1      	b.n	80093ac <_dtoa_r+0x9e4>
 80093e8:	9b08      	ldr	r3, [sp, #32]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	db04      	blt.n	80093f8 <_dtoa_r+0xa30>
 80093ee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80093f0:	430b      	orrs	r3, r1
 80093f2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80093f4:	430b      	orrs	r3, r1
 80093f6:	d120      	bne.n	800943a <_dtoa_r+0xa72>
 80093f8:	2a00      	cmp	r2, #0
 80093fa:	dded      	ble.n	80093d8 <_dtoa_r+0xa10>
 80093fc:	4649      	mov	r1, r9
 80093fe:	2201      	movs	r2, #1
 8009400:	4658      	mov	r0, fp
 8009402:	f000 fbb3 	bl	8009b6c <__lshift>
 8009406:	4621      	mov	r1, r4
 8009408:	4681      	mov	r9, r0
 800940a:	f000 fc1b 	bl	8009c44 <__mcmp>
 800940e:	2800      	cmp	r0, #0
 8009410:	dc03      	bgt.n	800941a <_dtoa_r+0xa52>
 8009412:	d1e1      	bne.n	80093d8 <_dtoa_r+0xa10>
 8009414:	f018 0f01 	tst.w	r8, #1
 8009418:	d0de      	beq.n	80093d8 <_dtoa_r+0xa10>
 800941a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800941e:	d1d8      	bne.n	80093d2 <_dtoa_r+0xa0a>
 8009420:	9a00      	ldr	r2, [sp, #0]
 8009422:	2339      	movs	r3, #57	@ 0x39
 8009424:	7013      	strb	r3, [r2, #0]
 8009426:	4633      	mov	r3, r6
 8009428:	461e      	mov	r6, r3
 800942a:	3b01      	subs	r3, #1
 800942c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009430:	2a39      	cmp	r2, #57	@ 0x39
 8009432:	d052      	beq.n	80094da <_dtoa_r+0xb12>
 8009434:	3201      	adds	r2, #1
 8009436:	701a      	strb	r2, [r3, #0]
 8009438:	e612      	b.n	8009060 <_dtoa_r+0x698>
 800943a:	2a00      	cmp	r2, #0
 800943c:	dd07      	ble.n	800944e <_dtoa_r+0xa86>
 800943e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009442:	d0ed      	beq.n	8009420 <_dtoa_r+0xa58>
 8009444:	9a00      	ldr	r2, [sp, #0]
 8009446:	f108 0301 	add.w	r3, r8, #1
 800944a:	7013      	strb	r3, [r2, #0]
 800944c:	e608      	b.n	8009060 <_dtoa_r+0x698>
 800944e:	9b07      	ldr	r3, [sp, #28]
 8009450:	9a07      	ldr	r2, [sp, #28]
 8009452:	f803 8c01 	strb.w	r8, [r3, #-1]
 8009456:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009458:	4293      	cmp	r3, r2
 800945a:	d028      	beq.n	80094ae <_dtoa_r+0xae6>
 800945c:	4649      	mov	r1, r9
 800945e:	2300      	movs	r3, #0
 8009460:	220a      	movs	r2, #10
 8009462:	4658      	mov	r0, fp
 8009464:	f000 f9d6 	bl	8009814 <__multadd>
 8009468:	42af      	cmp	r7, r5
 800946a:	4681      	mov	r9, r0
 800946c:	f04f 0300 	mov.w	r3, #0
 8009470:	f04f 020a 	mov.w	r2, #10
 8009474:	4639      	mov	r1, r7
 8009476:	4658      	mov	r0, fp
 8009478:	d107      	bne.n	800948a <_dtoa_r+0xac2>
 800947a:	f000 f9cb 	bl	8009814 <__multadd>
 800947e:	4607      	mov	r7, r0
 8009480:	4605      	mov	r5, r0
 8009482:	9b07      	ldr	r3, [sp, #28]
 8009484:	3301      	adds	r3, #1
 8009486:	9307      	str	r3, [sp, #28]
 8009488:	e774      	b.n	8009374 <_dtoa_r+0x9ac>
 800948a:	f000 f9c3 	bl	8009814 <__multadd>
 800948e:	4629      	mov	r1, r5
 8009490:	4607      	mov	r7, r0
 8009492:	2300      	movs	r3, #0
 8009494:	220a      	movs	r2, #10
 8009496:	4658      	mov	r0, fp
 8009498:	f000 f9bc 	bl	8009814 <__multadd>
 800949c:	4605      	mov	r5, r0
 800949e:	e7f0      	b.n	8009482 <_dtoa_r+0xaba>
 80094a0:	9b00      	ldr	r3, [sp, #0]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	bfcc      	ite	gt
 80094a6:	461e      	movgt	r6, r3
 80094a8:	2601      	movle	r6, #1
 80094aa:	4456      	add	r6, sl
 80094ac:	2700      	movs	r7, #0
 80094ae:	4649      	mov	r1, r9
 80094b0:	2201      	movs	r2, #1
 80094b2:	4658      	mov	r0, fp
 80094b4:	f000 fb5a 	bl	8009b6c <__lshift>
 80094b8:	4621      	mov	r1, r4
 80094ba:	4681      	mov	r9, r0
 80094bc:	f000 fbc2 	bl	8009c44 <__mcmp>
 80094c0:	2800      	cmp	r0, #0
 80094c2:	dcb0      	bgt.n	8009426 <_dtoa_r+0xa5e>
 80094c4:	d102      	bne.n	80094cc <_dtoa_r+0xb04>
 80094c6:	f018 0f01 	tst.w	r8, #1
 80094ca:	d1ac      	bne.n	8009426 <_dtoa_r+0xa5e>
 80094cc:	4633      	mov	r3, r6
 80094ce:	461e      	mov	r6, r3
 80094d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80094d4:	2a30      	cmp	r2, #48	@ 0x30
 80094d6:	d0fa      	beq.n	80094ce <_dtoa_r+0xb06>
 80094d8:	e5c2      	b.n	8009060 <_dtoa_r+0x698>
 80094da:	459a      	cmp	sl, r3
 80094dc:	d1a4      	bne.n	8009428 <_dtoa_r+0xa60>
 80094de:	9b04      	ldr	r3, [sp, #16]
 80094e0:	3301      	adds	r3, #1
 80094e2:	9304      	str	r3, [sp, #16]
 80094e4:	2331      	movs	r3, #49	@ 0x31
 80094e6:	f88a 3000 	strb.w	r3, [sl]
 80094ea:	e5b9      	b.n	8009060 <_dtoa_r+0x698>
 80094ec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80094ee:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800954c <_dtoa_r+0xb84>
 80094f2:	b11b      	cbz	r3, 80094fc <_dtoa_r+0xb34>
 80094f4:	f10a 0308 	add.w	r3, sl, #8
 80094f8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80094fa:	6013      	str	r3, [r2, #0]
 80094fc:	4650      	mov	r0, sl
 80094fe:	b019      	add	sp, #100	@ 0x64
 8009500:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009504:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009506:	2b01      	cmp	r3, #1
 8009508:	f77f ae37 	ble.w	800917a <_dtoa_r+0x7b2>
 800950c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800950e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009510:	2001      	movs	r0, #1
 8009512:	e655      	b.n	80091c0 <_dtoa_r+0x7f8>
 8009514:	9b00      	ldr	r3, [sp, #0]
 8009516:	2b00      	cmp	r3, #0
 8009518:	f77f aed6 	ble.w	80092c8 <_dtoa_r+0x900>
 800951c:	4656      	mov	r6, sl
 800951e:	4621      	mov	r1, r4
 8009520:	4648      	mov	r0, r9
 8009522:	f7ff f9c8 	bl	80088b6 <quorem>
 8009526:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800952a:	f806 8b01 	strb.w	r8, [r6], #1
 800952e:	9b00      	ldr	r3, [sp, #0]
 8009530:	eba6 020a 	sub.w	r2, r6, sl
 8009534:	4293      	cmp	r3, r2
 8009536:	ddb3      	ble.n	80094a0 <_dtoa_r+0xad8>
 8009538:	4649      	mov	r1, r9
 800953a:	2300      	movs	r3, #0
 800953c:	220a      	movs	r2, #10
 800953e:	4658      	mov	r0, fp
 8009540:	f000 f968 	bl	8009814 <__multadd>
 8009544:	4681      	mov	r9, r0
 8009546:	e7ea      	b.n	800951e <_dtoa_r+0xb56>
 8009548:	0801e57c 	.word	0x0801e57c
 800954c:	0801e500 	.word	0x0801e500

08009550 <_free_r>:
 8009550:	b538      	push	{r3, r4, r5, lr}
 8009552:	4605      	mov	r5, r0
 8009554:	2900      	cmp	r1, #0
 8009556:	d041      	beq.n	80095dc <_free_r+0x8c>
 8009558:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800955c:	1f0c      	subs	r4, r1, #4
 800955e:	2b00      	cmp	r3, #0
 8009560:	bfb8      	it	lt
 8009562:	18e4      	addlt	r4, r4, r3
 8009564:	f000 f8e8 	bl	8009738 <__malloc_lock>
 8009568:	4a1d      	ldr	r2, [pc, #116]	@ (80095e0 <_free_r+0x90>)
 800956a:	6813      	ldr	r3, [r2, #0]
 800956c:	b933      	cbnz	r3, 800957c <_free_r+0x2c>
 800956e:	6063      	str	r3, [r4, #4]
 8009570:	6014      	str	r4, [r2, #0]
 8009572:	4628      	mov	r0, r5
 8009574:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009578:	f000 b8e4 	b.w	8009744 <__malloc_unlock>
 800957c:	42a3      	cmp	r3, r4
 800957e:	d908      	bls.n	8009592 <_free_r+0x42>
 8009580:	6820      	ldr	r0, [r4, #0]
 8009582:	1821      	adds	r1, r4, r0
 8009584:	428b      	cmp	r3, r1
 8009586:	bf01      	itttt	eq
 8009588:	6819      	ldreq	r1, [r3, #0]
 800958a:	685b      	ldreq	r3, [r3, #4]
 800958c:	1809      	addeq	r1, r1, r0
 800958e:	6021      	streq	r1, [r4, #0]
 8009590:	e7ed      	b.n	800956e <_free_r+0x1e>
 8009592:	461a      	mov	r2, r3
 8009594:	685b      	ldr	r3, [r3, #4]
 8009596:	b10b      	cbz	r3, 800959c <_free_r+0x4c>
 8009598:	42a3      	cmp	r3, r4
 800959a:	d9fa      	bls.n	8009592 <_free_r+0x42>
 800959c:	6811      	ldr	r1, [r2, #0]
 800959e:	1850      	adds	r0, r2, r1
 80095a0:	42a0      	cmp	r0, r4
 80095a2:	d10b      	bne.n	80095bc <_free_r+0x6c>
 80095a4:	6820      	ldr	r0, [r4, #0]
 80095a6:	4401      	add	r1, r0
 80095a8:	1850      	adds	r0, r2, r1
 80095aa:	4283      	cmp	r3, r0
 80095ac:	6011      	str	r1, [r2, #0]
 80095ae:	d1e0      	bne.n	8009572 <_free_r+0x22>
 80095b0:	6818      	ldr	r0, [r3, #0]
 80095b2:	685b      	ldr	r3, [r3, #4]
 80095b4:	6053      	str	r3, [r2, #4]
 80095b6:	4408      	add	r0, r1
 80095b8:	6010      	str	r0, [r2, #0]
 80095ba:	e7da      	b.n	8009572 <_free_r+0x22>
 80095bc:	d902      	bls.n	80095c4 <_free_r+0x74>
 80095be:	230c      	movs	r3, #12
 80095c0:	602b      	str	r3, [r5, #0]
 80095c2:	e7d6      	b.n	8009572 <_free_r+0x22>
 80095c4:	6820      	ldr	r0, [r4, #0]
 80095c6:	1821      	adds	r1, r4, r0
 80095c8:	428b      	cmp	r3, r1
 80095ca:	bf04      	itt	eq
 80095cc:	6819      	ldreq	r1, [r3, #0]
 80095ce:	685b      	ldreq	r3, [r3, #4]
 80095d0:	6063      	str	r3, [r4, #4]
 80095d2:	bf04      	itt	eq
 80095d4:	1809      	addeq	r1, r1, r0
 80095d6:	6021      	streq	r1, [r4, #0]
 80095d8:	6054      	str	r4, [r2, #4]
 80095da:	e7ca      	b.n	8009572 <_free_r+0x22>
 80095dc:	bd38      	pop	{r3, r4, r5, pc}
 80095de:	bf00      	nop
 80095e0:	20002330 	.word	0x20002330

080095e4 <malloc>:
 80095e4:	4b02      	ldr	r3, [pc, #8]	@ (80095f0 <malloc+0xc>)
 80095e6:	4601      	mov	r1, r0
 80095e8:	6818      	ldr	r0, [r3, #0]
 80095ea:	f000 b825 	b.w	8009638 <_malloc_r>
 80095ee:	bf00      	nop
 80095f0:	20000018 	.word	0x20000018

080095f4 <sbrk_aligned>:
 80095f4:	b570      	push	{r4, r5, r6, lr}
 80095f6:	4e0f      	ldr	r6, [pc, #60]	@ (8009634 <sbrk_aligned+0x40>)
 80095f8:	460c      	mov	r4, r1
 80095fa:	6831      	ldr	r1, [r6, #0]
 80095fc:	4605      	mov	r5, r0
 80095fe:	b911      	cbnz	r1, 8009606 <sbrk_aligned+0x12>
 8009600:	f000 feaa 	bl	800a358 <_sbrk_r>
 8009604:	6030      	str	r0, [r6, #0]
 8009606:	4621      	mov	r1, r4
 8009608:	4628      	mov	r0, r5
 800960a:	f000 fea5 	bl	800a358 <_sbrk_r>
 800960e:	1c43      	adds	r3, r0, #1
 8009610:	d103      	bne.n	800961a <sbrk_aligned+0x26>
 8009612:	f04f 34ff 	mov.w	r4, #4294967295
 8009616:	4620      	mov	r0, r4
 8009618:	bd70      	pop	{r4, r5, r6, pc}
 800961a:	1cc4      	adds	r4, r0, #3
 800961c:	f024 0403 	bic.w	r4, r4, #3
 8009620:	42a0      	cmp	r0, r4
 8009622:	d0f8      	beq.n	8009616 <sbrk_aligned+0x22>
 8009624:	1a21      	subs	r1, r4, r0
 8009626:	4628      	mov	r0, r5
 8009628:	f000 fe96 	bl	800a358 <_sbrk_r>
 800962c:	3001      	adds	r0, #1
 800962e:	d1f2      	bne.n	8009616 <sbrk_aligned+0x22>
 8009630:	e7ef      	b.n	8009612 <sbrk_aligned+0x1e>
 8009632:	bf00      	nop
 8009634:	2000232c 	.word	0x2000232c

08009638 <_malloc_r>:
 8009638:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800963c:	1ccd      	adds	r5, r1, #3
 800963e:	f025 0503 	bic.w	r5, r5, #3
 8009642:	3508      	adds	r5, #8
 8009644:	2d0c      	cmp	r5, #12
 8009646:	bf38      	it	cc
 8009648:	250c      	movcc	r5, #12
 800964a:	2d00      	cmp	r5, #0
 800964c:	4606      	mov	r6, r0
 800964e:	db01      	blt.n	8009654 <_malloc_r+0x1c>
 8009650:	42a9      	cmp	r1, r5
 8009652:	d904      	bls.n	800965e <_malloc_r+0x26>
 8009654:	230c      	movs	r3, #12
 8009656:	6033      	str	r3, [r6, #0]
 8009658:	2000      	movs	r0, #0
 800965a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800965e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009734 <_malloc_r+0xfc>
 8009662:	f000 f869 	bl	8009738 <__malloc_lock>
 8009666:	f8d8 3000 	ldr.w	r3, [r8]
 800966a:	461c      	mov	r4, r3
 800966c:	bb44      	cbnz	r4, 80096c0 <_malloc_r+0x88>
 800966e:	4629      	mov	r1, r5
 8009670:	4630      	mov	r0, r6
 8009672:	f7ff ffbf 	bl	80095f4 <sbrk_aligned>
 8009676:	1c43      	adds	r3, r0, #1
 8009678:	4604      	mov	r4, r0
 800967a:	d158      	bne.n	800972e <_malloc_r+0xf6>
 800967c:	f8d8 4000 	ldr.w	r4, [r8]
 8009680:	4627      	mov	r7, r4
 8009682:	2f00      	cmp	r7, #0
 8009684:	d143      	bne.n	800970e <_malloc_r+0xd6>
 8009686:	2c00      	cmp	r4, #0
 8009688:	d04b      	beq.n	8009722 <_malloc_r+0xea>
 800968a:	6823      	ldr	r3, [r4, #0]
 800968c:	4639      	mov	r1, r7
 800968e:	4630      	mov	r0, r6
 8009690:	eb04 0903 	add.w	r9, r4, r3
 8009694:	f000 fe60 	bl	800a358 <_sbrk_r>
 8009698:	4581      	cmp	r9, r0
 800969a:	d142      	bne.n	8009722 <_malloc_r+0xea>
 800969c:	6821      	ldr	r1, [r4, #0]
 800969e:	1a6d      	subs	r5, r5, r1
 80096a0:	4629      	mov	r1, r5
 80096a2:	4630      	mov	r0, r6
 80096a4:	f7ff ffa6 	bl	80095f4 <sbrk_aligned>
 80096a8:	3001      	adds	r0, #1
 80096aa:	d03a      	beq.n	8009722 <_malloc_r+0xea>
 80096ac:	6823      	ldr	r3, [r4, #0]
 80096ae:	442b      	add	r3, r5
 80096b0:	6023      	str	r3, [r4, #0]
 80096b2:	f8d8 3000 	ldr.w	r3, [r8]
 80096b6:	685a      	ldr	r2, [r3, #4]
 80096b8:	bb62      	cbnz	r2, 8009714 <_malloc_r+0xdc>
 80096ba:	f8c8 7000 	str.w	r7, [r8]
 80096be:	e00f      	b.n	80096e0 <_malloc_r+0xa8>
 80096c0:	6822      	ldr	r2, [r4, #0]
 80096c2:	1b52      	subs	r2, r2, r5
 80096c4:	d420      	bmi.n	8009708 <_malloc_r+0xd0>
 80096c6:	2a0b      	cmp	r2, #11
 80096c8:	d917      	bls.n	80096fa <_malloc_r+0xc2>
 80096ca:	1961      	adds	r1, r4, r5
 80096cc:	42a3      	cmp	r3, r4
 80096ce:	6025      	str	r5, [r4, #0]
 80096d0:	bf18      	it	ne
 80096d2:	6059      	strne	r1, [r3, #4]
 80096d4:	6863      	ldr	r3, [r4, #4]
 80096d6:	bf08      	it	eq
 80096d8:	f8c8 1000 	streq.w	r1, [r8]
 80096dc:	5162      	str	r2, [r4, r5]
 80096de:	604b      	str	r3, [r1, #4]
 80096e0:	4630      	mov	r0, r6
 80096e2:	f000 f82f 	bl	8009744 <__malloc_unlock>
 80096e6:	f104 000b 	add.w	r0, r4, #11
 80096ea:	1d23      	adds	r3, r4, #4
 80096ec:	f020 0007 	bic.w	r0, r0, #7
 80096f0:	1ac2      	subs	r2, r0, r3
 80096f2:	bf1c      	itt	ne
 80096f4:	1a1b      	subne	r3, r3, r0
 80096f6:	50a3      	strne	r3, [r4, r2]
 80096f8:	e7af      	b.n	800965a <_malloc_r+0x22>
 80096fa:	6862      	ldr	r2, [r4, #4]
 80096fc:	42a3      	cmp	r3, r4
 80096fe:	bf0c      	ite	eq
 8009700:	f8c8 2000 	streq.w	r2, [r8]
 8009704:	605a      	strne	r2, [r3, #4]
 8009706:	e7eb      	b.n	80096e0 <_malloc_r+0xa8>
 8009708:	4623      	mov	r3, r4
 800970a:	6864      	ldr	r4, [r4, #4]
 800970c:	e7ae      	b.n	800966c <_malloc_r+0x34>
 800970e:	463c      	mov	r4, r7
 8009710:	687f      	ldr	r7, [r7, #4]
 8009712:	e7b6      	b.n	8009682 <_malloc_r+0x4a>
 8009714:	461a      	mov	r2, r3
 8009716:	685b      	ldr	r3, [r3, #4]
 8009718:	42a3      	cmp	r3, r4
 800971a:	d1fb      	bne.n	8009714 <_malloc_r+0xdc>
 800971c:	2300      	movs	r3, #0
 800971e:	6053      	str	r3, [r2, #4]
 8009720:	e7de      	b.n	80096e0 <_malloc_r+0xa8>
 8009722:	230c      	movs	r3, #12
 8009724:	6033      	str	r3, [r6, #0]
 8009726:	4630      	mov	r0, r6
 8009728:	f000 f80c 	bl	8009744 <__malloc_unlock>
 800972c:	e794      	b.n	8009658 <_malloc_r+0x20>
 800972e:	6005      	str	r5, [r0, #0]
 8009730:	e7d6      	b.n	80096e0 <_malloc_r+0xa8>
 8009732:	bf00      	nop
 8009734:	20002330 	.word	0x20002330

08009738 <__malloc_lock>:
 8009738:	4801      	ldr	r0, [pc, #4]	@ (8009740 <__malloc_lock+0x8>)
 800973a:	f7ff b8ba 	b.w	80088b2 <__retarget_lock_acquire_recursive>
 800973e:	bf00      	nop
 8009740:	20002328 	.word	0x20002328

08009744 <__malloc_unlock>:
 8009744:	4801      	ldr	r0, [pc, #4]	@ (800974c <__malloc_unlock+0x8>)
 8009746:	f7ff b8b5 	b.w	80088b4 <__retarget_lock_release_recursive>
 800974a:	bf00      	nop
 800974c:	20002328 	.word	0x20002328

08009750 <_Balloc>:
 8009750:	b570      	push	{r4, r5, r6, lr}
 8009752:	69c6      	ldr	r6, [r0, #28]
 8009754:	4604      	mov	r4, r0
 8009756:	460d      	mov	r5, r1
 8009758:	b976      	cbnz	r6, 8009778 <_Balloc+0x28>
 800975a:	2010      	movs	r0, #16
 800975c:	f7ff ff42 	bl	80095e4 <malloc>
 8009760:	4602      	mov	r2, r0
 8009762:	61e0      	str	r0, [r4, #28]
 8009764:	b920      	cbnz	r0, 8009770 <_Balloc+0x20>
 8009766:	4b18      	ldr	r3, [pc, #96]	@ (80097c8 <_Balloc+0x78>)
 8009768:	4818      	ldr	r0, [pc, #96]	@ (80097cc <_Balloc+0x7c>)
 800976a:	216b      	movs	r1, #107	@ 0x6b
 800976c:	f000 fe12 	bl	800a394 <__assert_func>
 8009770:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009774:	6006      	str	r6, [r0, #0]
 8009776:	60c6      	str	r6, [r0, #12]
 8009778:	69e6      	ldr	r6, [r4, #28]
 800977a:	68f3      	ldr	r3, [r6, #12]
 800977c:	b183      	cbz	r3, 80097a0 <_Balloc+0x50>
 800977e:	69e3      	ldr	r3, [r4, #28]
 8009780:	68db      	ldr	r3, [r3, #12]
 8009782:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009786:	b9b8      	cbnz	r0, 80097b8 <_Balloc+0x68>
 8009788:	2101      	movs	r1, #1
 800978a:	fa01 f605 	lsl.w	r6, r1, r5
 800978e:	1d72      	adds	r2, r6, #5
 8009790:	0092      	lsls	r2, r2, #2
 8009792:	4620      	mov	r0, r4
 8009794:	f000 fe1c 	bl	800a3d0 <_calloc_r>
 8009798:	b160      	cbz	r0, 80097b4 <_Balloc+0x64>
 800979a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800979e:	e00e      	b.n	80097be <_Balloc+0x6e>
 80097a0:	2221      	movs	r2, #33	@ 0x21
 80097a2:	2104      	movs	r1, #4
 80097a4:	4620      	mov	r0, r4
 80097a6:	f000 fe13 	bl	800a3d0 <_calloc_r>
 80097aa:	69e3      	ldr	r3, [r4, #28]
 80097ac:	60f0      	str	r0, [r6, #12]
 80097ae:	68db      	ldr	r3, [r3, #12]
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d1e4      	bne.n	800977e <_Balloc+0x2e>
 80097b4:	2000      	movs	r0, #0
 80097b6:	bd70      	pop	{r4, r5, r6, pc}
 80097b8:	6802      	ldr	r2, [r0, #0]
 80097ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80097be:	2300      	movs	r3, #0
 80097c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80097c4:	e7f7      	b.n	80097b6 <_Balloc+0x66>
 80097c6:	bf00      	nop
 80097c8:	0801e50d 	.word	0x0801e50d
 80097cc:	0801e58d 	.word	0x0801e58d

080097d0 <_Bfree>:
 80097d0:	b570      	push	{r4, r5, r6, lr}
 80097d2:	69c6      	ldr	r6, [r0, #28]
 80097d4:	4605      	mov	r5, r0
 80097d6:	460c      	mov	r4, r1
 80097d8:	b976      	cbnz	r6, 80097f8 <_Bfree+0x28>
 80097da:	2010      	movs	r0, #16
 80097dc:	f7ff ff02 	bl	80095e4 <malloc>
 80097e0:	4602      	mov	r2, r0
 80097e2:	61e8      	str	r0, [r5, #28]
 80097e4:	b920      	cbnz	r0, 80097f0 <_Bfree+0x20>
 80097e6:	4b09      	ldr	r3, [pc, #36]	@ (800980c <_Bfree+0x3c>)
 80097e8:	4809      	ldr	r0, [pc, #36]	@ (8009810 <_Bfree+0x40>)
 80097ea:	218f      	movs	r1, #143	@ 0x8f
 80097ec:	f000 fdd2 	bl	800a394 <__assert_func>
 80097f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80097f4:	6006      	str	r6, [r0, #0]
 80097f6:	60c6      	str	r6, [r0, #12]
 80097f8:	b13c      	cbz	r4, 800980a <_Bfree+0x3a>
 80097fa:	69eb      	ldr	r3, [r5, #28]
 80097fc:	6862      	ldr	r2, [r4, #4]
 80097fe:	68db      	ldr	r3, [r3, #12]
 8009800:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009804:	6021      	str	r1, [r4, #0]
 8009806:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800980a:	bd70      	pop	{r4, r5, r6, pc}
 800980c:	0801e50d 	.word	0x0801e50d
 8009810:	0801e58d 	.word	0x0801e58d

08009814 <__multadd>:
 8009814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009818:	690d      	ldr	r5, [r1, #16]
 800981a:	4607      	mov	r7, r0
 800981c:	460c      	mov	r4, r1
 800981e:	461e      	mov	r6, r3
 8009820:	f101 0c14 	add.w	ip, r1, #20
 8009824:	2000      	movs	r0, #0
 8009826:	f8dc 3000 	ldr.w	r3, [ip]
 800982a:	b299      	uxth	r1, r3
 800982c:	fb02 6101 	mla	r1, r2, r1, r6
 8009830:	0c1e      	lsrs	r6, r3, #16
 8009832:	0c0b      	lsrs	r3, r1, #16
 8009834:	fb02 3306 	mla	r3, r2, r6, r3
 8009838:	b289      	uxth	r1, r1
 800983a:	3001      	adds	r0, #1
 800983c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009840:	4285      	cmp	r5, r0
 8009842:	f84c 1b04 	str.w	r1, [ip], #4
 8009846:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800984a:	dcec      	bgt.n	8009826 <__multadd+0x12>
 800984c:	b30e      	cbz	r6, 8009892 <__multadd+0x7e>
 800984e:	68a3      	ldr	r3, [r4, #8]
 8009850:	42ab      	cmp	r3, r5
 8009852:	dc19      	bgt.n	8009888 <__multadd+0x74>
 8009854:	6861      	ldr	r1, [r4, #4]
 8009856:	4638      	mov	r0, r7
 8009858:	3101      	adds	r1, #1
 800985a:	f7ff ff79 	bl	8009750 <_Balloc>
 800985e:	4680      	mov	r8, r0
 8009860:	b928      	cbnz	r0, 800986e <__multadd+0x5a>
 8009862:	4602      	mov	r2, r0
 8009864:	4b0c      	ldr	r3, [pc, #48]	@ (8009898 <__multadd+0x84>)
 8009866:	480d      	ldr	r0, [pc, #52]	@ (800989c <__multadd+0x88>)
 8009868:	21ba      	movs	r1, #186	@ 0xba
 800986a:	f000 fd93 	bl	800a394 <__assert_func>
 800986e:	6922      	ldr	r2, [r4, #16]
 8009870:	3202      	adds	r2, #2
 8009872:	f104 010c 	add.w	r1, r4, #12
 8009876:	0092      	lsls	r2, r2, #2
 8009878:	300c      	adds	r0, #12
 800987a:	f000 fd7d 	bl	800a378 <memcpy>
 800987e:	4621      	mov	r1, r4
 8009880:	4638      	mov	r0, r7
 8009882:	f7ff ffa5 	bl	80097d0 <_Bfree>
 8009886:	4644      	mov	r4, r8
 8009888:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800988c:	3501      	adds	r5, #1
 800988e:	615e      	str	r6, [r3, #20]
 8009890:	6125      	str	r5, [r4, #16]
 8009892:	4620      	mov	r0, r4
 8009894:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009898:	0801e57c 	.word	0x0801e57c
 800989c:	0801e58d 	.word	0x0801e58d

080098a0 <__hi0bits>:
 80098a0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80098a4:	4603      	mov	r3, r0
 80098a6:	bf36      	itet	cc
 80098a8:	0403      	lslcc	r3, r0, #16
 80098aa:	2000      	movcs	r0, #0
 80098ac:	2010      	movcc	r0, #16
 80098ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80098b2:	bf3c      	itt	cc
 80098b4:	021b      	lslcc	r3, r3, #8
 80098b6:	3008      	addcc	r0, #8
 80098b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80098bc:	bf3c      	itt	cc
 80098be:	011b      	lslcc	r3, r3, #4
 80098c0:	3004      	addcc	r0, #4
 80098c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80098c6:	bf3c      	itt	cc
 80098c8:	009b      	lslcc	r3, r3, #2
 80098ca:	3002      	addcc	r0, #2
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	db05      	blt.n	80098dc <__hi0bits+0x3c>
 80098d0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80098d4:	f100 0001 	add.w	r0, r0, #1
 80098d8:	bf08      	it	eq
 80098da:	2020      	moveq	r0, #32
 80098dc:	4770      	bx	lr

080098de <__lo0bits>:
 80098de:	6803      	ldr	r3, [r0, #0]
 80098e0:	4602      	mov	r2, r0
 80098e2:	f013 0007 	ands.w	r0, r3, #7
 80098e6:	d00b      	beq.n	8009900 <__lo0bits+0x22>
 80098e8:	07d9      	lsls	r1, r3, #31
 80098ea:	d421      	bmi.n	8009930 <__lo0bits+0x52>
 80098ec:	0798      	lsls	r0, r3, #30
 80098ee:	bf49      	itett	mi
 80098f0:	085b      	lsrmi	r3, r3, #1
 80098f2:	089b      	lsrpl	r3, r3, #2
 80098f4:	2001      	movmi	r0, #1
 80098f6:	6013      	strmi	r3, [r2, #0]
 80098f8:	bf5c      	itt	pl
 80098fa:	6013      	strpl	r3, [r2, #0]
 80098fc:	2002      	movpl	r0, #2
 80098fe:	4770      	bx	lr
 8009900:	b299      	uxth	r1, r3
 8009902:	b909      	cbnz	r1, 8009908 <__lo0bits+0x2a>
 8009904:	0c1b      	lsrs	r3, r3, #16
 8009906:	2010      	movs	r0, #16
 8009908:	b2d9      	uxtb	r1, r3
 800990a:	b909      	cbnz	r1, 8009910 <__lo0bits+0x32>
 800990c:	3008      	adds	r0, #8
 800990e:	0a1b      	lsrs	r3, r3, #8
 8009910:	0719      	lsls	r1, r3, #28
 8009912:	bf04      	itt	eq
 8009914:	091b      	lsreq	r3, r3, #4
 8009916:	3004      	addeq	r0, #4
 8009918:	0799      	lsls	r1, r3, #30
 800991a:	bf04      	itt	eq
 800991c:	089b      	lsreq	r3, r3, #2
 800991e:	3002      	addeq	r0, #2
 8009920:	07d9      	lsls	r1, r3, #31
 8009922:	d403      	bmi.n	800992c <__lo0bits+0x4e>
 8009924:	085b      	lsrs	r3, r3, #1
 8009926:	f100 0001 	add.w	r0, r0, #1
 800992a:	d003      	beq.n	8009934 <__lo0bits+0x56>
 800992c:	6013      	str	r3, [r2, #0]
 800992e:	4770      	bx	lr
 8009930:	2000      	movs	r0, #0
 8009932:	4770      	bx	lr
 8009934:	2020      	movs	r0, #32
 8009936:	4770      	bx	lr

08009938 <__i2b>:
 8009938:	b510      	push	{r4, lr}
 800993a:	460c      	mov	r4, r1
 800993c:	2101      	movs	r1, #1
 800993e:	f7ff ff07 	bl	8009750 <_Balloc>
 8009942:	4602      	mov	r2, r0
 8009944:	b928      	cbnz	r0, 8009952 <__i2b+0x1a>
 8009946:	4b05      	ldr	r3, [pc, #20]	@ (800995c <__i2b+0x24>)
 8009948:	4805      	ldr	r0, [pc, #20]	@ (8009960 <__i2b+0x28>)
 800994a:	f240 1145 	movw	r1, #325	@ 0x145
 800994e:	f000 fd21 	bl	800a394 <__assert_func>
 8009952:	2301      	movs	r3, #1
 8009954:	6144      	str	r4, [r0, #20]
 8009956:	6103      	str	r3, [r0, #16]
 8009958:	bd10      	pop	{r4, pc}
 800995a:	bf00      	nop
 800995c:	0801e57c 	.word	0x0801e57c
 8009960:	0801e58d 	.word	0x0801e58d

08009964 <__multiply>:
 8009964:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009968:	4614      	mov	r4, r2
 800996a:	690a      	ldr	r2, [r1, #16]
 800996c:	6923      	ldr	r3, [r4, #16]
 800996e:	429a      	cmp	r2, r3
 8009970:	bfa8      	it	ge
 8009972:	4623      	movge	r3, r4
 8009974:	460f      	mov	r7, r1
 8009976:	bfa4      	itt	ge
 8009978:	460c      	movge	r4, r1
 800997a:	461f      	movge	r7, r3
 800997c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009980:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009984:	68a3      	ldr	r3, [r4, #8]
 8009986:	6861      	ldr	r1, [r4, #4]
 8009988:	eb0a 0609 	add.w	r6, sl, r9
 800998c:	42b3      	cmp	r3, r6
 800998e:	b085      	sub	sp, #20
 8009990:	bfb8      	it	lt
 8009992:	3101      	addlt	r1, #1
 8009994:	f7ff fedc 	bl	8009750 <_Balloc>
 8009998:	b930      	cbnz	r0, 80099a8 <__multiply+0x44>
 800999a:	4602      	mov	r2, r0
 800999c:	4b44      	ldr	r3, [pc, #272]	@ (8009ab0 <__multiply+0x14c>)
 800999e:	4845      	ldr	r0, [pc, #276]	@ (8009ab4 <__multiply+0x150>)
 80099a0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80099a4:	f000 fcf6 	bl	800a394 <__assert_func>
 80099a8:	f100 0514 	add.w	r5, r0, #20
 80099ac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80099b0:	462b      	mov	r3, r5
 80099b2:	2200      	movs	r2, #0
 80099b4:	4543      	cmp	r3, r8
 80099b6:	d321      	bcc.n	80099fc <__multiply+0x98>
 80099b8:	f107 0114 	add.w	r1, r7, #20
 80099bc:	f104 0214 	add.w	r2, r4, #20
 80099c0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80099c4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80099c8:	9302      	str	r3, [sp, #8]
 80099ca:	1b13      	subs	r3, r2, r4
 80099cc:	3b15      	subs	r3, #21
 80099ce:	f023 0303 	bic.w	r3, r3, #3
 80099d2:	3304      	adds	r3, #4
 80099d4:	f104 0715 	add.w	r7, r4, #21
 80099d8:	42ba      	cmp	r2, r7
 80099da:	bf38      	it	cc
 80099dc:	2304      	movcc	r3, #4
 80099de:	9301      	str	r3, [sp, #4]
 80099e0:	9b02      	ldr	r3, [sp, #8]
 80099e2:	9103      	str	r1, [sp, #12]
 80099e4:	428b      	cmp	r3, r1
 80099e6:	d80c      	bhi.n	8009a02 <__multiply+0x9e>
 80099e8:	2e00      	cmp	r6, #0
 80099ea:	dd03      	ble.n	80099f4 <__multiply+0x90>
 80099ec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d05b      	beq.n	8009aac <__multiply+0x148>
 80099f4:	6106      	str	r6, [r0, #16]
 80099f6:	b005      	add	sp, #20
 80099f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099fc:	f843 2b04 	str.w	r2, [r3], #4
 8009a00:	e7d8      	b.n	80099b4 <__multiply+0x50>
 8009a02:	f8b1 a000 	ldrh.w	sl, [r1]
 8009a06:	f1ba 0f00 	cmp.w	sl, #0
 8009a0a:	d024      	beq.n	8009a56 <__multiply+0xf2>
 8009a0c:	f104 0e14 	add.w	lr, r4, #20
 8009a10:	46a9      	mov	r9, r5
 8009a12:	f04f 0c00 	mov.w	ip, #0
 8009a16:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009a1a:	f8d9 3000 	ldr.w	r3, [r9]
 8009a1e:	fa1f fb87 	uxth.w	fp, r7
 8009a22:	b29b      	uxth	r3, r3
 8009a24:	fb0a 330b 	mla	r3, sl, fp, r3
 8009a28:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8009a2c:	f8d9 7000 	ldr.w	r7, [r9]
 8009a30:	4463      	add	r3, ip
 8009a32:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009a36:	fb0a c70b 	mla	r7, sl, fp, ip
 8009a3a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8009a3e:	b29b      	uxth	r3, r3
 8009a40:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009a44:	4572      	cmp	r2, lr
 8009a46:	f849 3b04 	str.w	r3, [r9], #4
 8009a4a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009a4e:	d8e2      	bhi.n	8009a16 <__multiply+0xb2>
 8009a50:	9b01      	ldr	r3, [sp, #4]
 8009a52:	f845 c003 	str.w	ip, [r5, r3]
 8009a56:	9b03      	ldr	r3, [sp, #12]
 8009a58:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009a5c:	3104      	adds	r1, #4
 8009a5e:	f1b9 0f00 	cmp.w	r9, #0
 8009a62:	d021      	beq.n	8009aa8 <__multiply+0x144>
 8009a64:	682b      	ldr	r3, [r5, #0]
 8009a66:	f104 0c14 	add.w	ip, r4, #20
 8009a6a:	46ae      	mov	lr, r5
 8009a6c:	f04f 0a00 	mov.w	sl, #0
 8009a70:	f8bc b000 	ldrh.w	fp, [ip]
 8009a74:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009a78:	fb09 770b 	mla	r7, r9, fp, r7
 8009a7c:	4457      	add	r7, sl
 8009a7e:	b29b      	uxth	r3, r3
 8009a80:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009a84:	f84e 3b04 	str.w	r3, [lr], #4
 8009a88:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009a8c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009a90:	f8be 3000 	ldrh.w	r3, [lr]
 8009a94:	fb09 330a 	mla	r3, r9, sl, r3
 8009a98:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009a9c:	4562      	cmp	r2, ip
 8009a9e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009aa2:	d8e5      	bhi.n	8009a70 <__multiply+0x10c>
 8009aa4:	9f01      	ldr	r7, [sp, #4]
 8009aa6:	51eb      	str	r3, [r5, r7]
 8009aa8:	3504      	adds	r5, #4
 8009aaa:	e799      	b.n	80099e0 <__multiply+0x7c>
 8009aac:	3e01      	subs	r6, #1
 8009aae:	e79b      	b.n	80099e8 <__multiply+0x84>
 8009ab0:	0801e57c 	.word	0x0801e57c
 8009ab4:	0801e58d 	.word	0x0801e58d

08009ab8 <__pow5mult>:
 8009ab8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009abc:	4615      	mov	r5, r2
 8009abe:	f012 0203 	ands.w	r2, r2, #3
 8009ac2:	4607      	mov	r7, r0
 8009ac4:	460e      	mov	r6, r1
 8009ac6:	d007      	beq.n	8009ad8 <__pow5mult+0x20>
 8009ac8:	4c25      	ldr	r4, [pc, #148]	@ (8009b60 <__pow5mult+0xa8>)
 8009aca:	3a01      	subs	r2, #1
 8009acc:	2300      	movs	r3, #0
 8009ace:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009ad2:	f7ff fe9f 	bl	8009814 <__multadd>
 8009ad6:	4606      	mov	r6, r0
 8009ad8:	10ad      	asrs	r5, r5, #2
 8009ada:	d03d      	beq.n	8009b58 <__pow5mult+0xa0>
 8009adc:	69fc      	ldr	r4, [r7, #28]
 8009ade:	b97c      	cbnz	r4, 8009b00 <__pow5mult+0x48>
 8009ae0:	2010      	movs	r0, #16
 8009ae2:	f7ff fd7f 	bl	80095e4 <malloc>
 8009ae6:	4602      	mov	r2, r0
 8009ae8:	61f8      	str	r0, [r7, #28]
 8009aea:	b928      	cbnz	r0, 8009af8 <__pow5mult+0x40>
 8009aec:	4b1d      	ldr	r3, [pc, #116]	@ (8009b64 <__pow5mult+0xac>)
 8009aee:	481e      	ldr	r0, [pc, #120]	@ (8009b68 <__pow5mult+0xb0>)
 8009af0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009af4:	f000 fc4e 	bl	800a394 <__assert_func>
 8009af8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009afc:	6004      	str	r4, [r0, #0]
 8009afe:	60c4      	str	r4, [r0, #12]
 8009b00:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009b04:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009b08:	b94c      	cbnz	r4, 8009b1e <__pow5mult+0x66>
 8009b0a:	f240 2171 	movw	r1, #625	@ 0x271
 8009b0e:	4638      	mov	r0, r7
 8009b10:	f7ff ff12 	bl	8009938 <__i2b>
 8009b14:	2300      	movs	r3, #0
 8009b16:	f8c8 0008 	str.w	r0, [r8, #8]
 8009b1a:	4604      	mov	r4, r0
 8009b1c:	6003      	str	r3, [r0, #0]
 8009b1e:	f04f 0900 	mov.w	r9, #0
 8009b22:	07eb      	lsls	r3, r5, #31
 8009b24:	d50a      	bpl.n	8009b3c <__pow5mult+0x84>
 8009b26:	4631      	mov	r1, r6
 8009b28:	4622      	mov	r2, r4
 8009b2a:	4638      	mov	r0, r7
 8009b2c:	f7ff ff1a 	bl	8009964 <__multiply>
 8009b30:	4631      	mov	r1, r6
 8009b32:	4680      	mov	r8, r0
 8009b34:	4638      	mov	r0, r7
 8009b36:	f7ff fe4b 	bl	80097d0 <_Bfree>
 8009b3a:	4646      	mov	r6, r8
 8009b3c:	106d      	asrs	r5, r5, #1
 8009b3e:	d00b      	beq.n	8009b58 <__pow5mult+0xa0>
 8009b40:	6820      	ldr	r0, [r4, #0]
 8009b42:	b938      	cbnz	r0, 8009b54 <__pow5mult+0x9c>
 8009b44:	4622      	mov	r2, r4
 8009b46:	4621      	mov	r1, r4
 8009b48:	4638      	mov	r0, r7
 8009b4a:	f7ff ff0b 	bl	8009964 <__multiply>
 8009b4e:	6020      	str	r0, [r4, #0]
 8009b50:	f8c0 9000 	str.w	r9, [r0]
 8009b54:	4604      	mov	r4, r0
 8009b56:	e7e4      	b.n	8009b22 <__pow5mult+0x6a>
 8009b58:	4630      	mov	r0, r6
 8009b5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b5e:	bf00      	nop
 8009b60:	0801e5e8 	.word	0x0801e5e8
 8009b64:	0801e50d 	.word	0x0801e50d
 8009b68:	0801e58d 	.word	0x0801e58d

08009b6c <__lshift>:
 8009b6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b70:	460c      	mov	r4, r1
 8009b72:	6849      	ldr	r1, [r1, #4]
 8009b74:	6923      	ldr	r3, [r4, #16]
 8009b76:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009b7a:	68a3      	ldr	r3, [r4, #8]
 8009b7c:	4607      	mov	r7, r0
 8009b7e:	4691      	mov	r9, r2
 8009b80:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009b84:	f108 0601 	add.w	r6, r8, #1
 8009b88:	42b3      	cmp	r3, r6
 8009b8a:	db0b      	blt.n	8009ba4 <__lshift+0x38>
 8009b8c:	4638      	mov	r0, r7
 8009b8e:	f7ff fddf 	bl	8009750 <_Balloc>
 8009b92:	4605      	mov	r5, r0
 8009b94:	b948      	cbnz	r0, 8009baa <__lshift+0x3e>
 8009b96:	4602      	mov	r2, r0
 8009b98:	4b28      	ldr	r3, [pc, #160]	@ (8009c3c <__lshift+0xd0>)
 8009b9a:	4829      	ldr	r0, [pc, #164]	@ (8009c40 <__lshift+0xd4>)
 8009b9c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009ba0:	f000 fbf8 	bl	800a394 <__assert_func>
 8009ba4:	3101      	adds	r1, #1
 8009ba6:	005b      	lsls	r3, r3, #1
 8009ba8:	e7ee      	b.n	8009b88 <__lshift+0x1c>
 8009baa:	2300      	movs	r3, #0
 8009bac:	f100 0114 	add.w	r1, r0, #20
 8009bb0:	f100 0210 	add.w	r2, r0, #16
 8009bb4:	4618      	mov	r0, r3
 8009bb6:	4553      	cmp	r3, sl
 8009bb8:	db33      	blt.n	8009c22 <__lshift+0xb6>
 8009bba:	6920      	ldr	r0, [r4, #16]
 8009bbc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009bc0:	f104 0314 	add.w	r3, r4, #20
 8009bc4:	f019 091f 	ands.w	r9, r9, #31
 8009bc8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009bcc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009bd0:	d02b      	beq.n	8009c2a <__lshift+0xbe>
 8009bd2:	f1c9 0e20 	rsb	lr, r9, #32
 8009bd6:	468a      	mov	sl, r1
 8009bd8:	2200      	movs	r2, #0
 8009bda:	6818      	ldr	r0, [r3, #0]
 8009bdc:	fa00 f009 	lsl.w	r0, r0, r9
 8009be0:	4310      	orrs	r0, r2
 8009be2:	f84a 0b04 	str.w	r0, [sl], #4
 8009be6:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bea:	459c      	cmp	ip, r3
 8009bec:	fa22 f20e 	lsr.w	r2, r2, lr
 8009bf0:	d8f3      	bhi.n	8009bda <__lshift+0x6e>
 8009bf2:	ebac 0304 	sub.w	r3, ip, r4
 8009bf6:	3b15      	subs	r3, #21
 8009bf8:	f023 0303 	bic.w	r3, r3, #3
 8009bfc:	3304      	adds	r3, #4
 8009bfe:	f104 0015 	add.w	r0, r4, #21
 8009c02:	4584      	cmp	ip, r0
 8009c04:	bf38      	it	cc
 8009c06:	2304      	movcc	r3, #4
 8009c08:	50ca      	str	r2, [r1, r3]
 8009c0a:	b10a      	cbz	r2, 8009c10 <__lshift+0xa4>
 8009c0c:	f108 0602 	add.w	r6, r8, #2
 8009c10:	3e01      	subs	r6, #1
 8009c12:	4638      	mov	r0, r7
 8009c14:	612e      	str	r6, [r5, #16]
 8009c16:	4621      	mov	r1, r4
 8009c18:	f7ff fdda 	bl	80097d0 <_Bfree>
 8009c1c:	4628      	mov	r0, r5
 8009c1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c22:	f842 0f04 	str.w	r0, [r2, #4]!
 8009c26:	3301      	adds	r3, #1
 8009c28:	e7c5      	b.n	8009bb6 <__lshift+0x4a>
 8009c2a:	3904      	subs	r1, #4
 8009c2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c30:	f841 2f04 	str.w	r2, [r1, #4]!
 8009c34:	459c      	cmp	ip, r3
 8009c36:	d8f9      	bhi.n	8009c2c <__lshift+0xc0>
 8009c38:	e7ea      	b.n	8009c10 <__lshift+0xa4>
 8009c3a:	bf00      	nop
 8009c3c:	0801e57c 	.word	0x0801e57c
 8009c40:	0801e58d 	.word	0x0801e58d

08009c44 <__mcmp>:
 8009c44:	690a      	ldr	r2, [r1, #16]
 8009c46:	4603      	mov	r3, r0
 8009c48:	6900      	ldr	r0, [r0, #16]
 8009c4a:	1a80      	subs	r0, r0, r2
 8009c4c:	b530      	push	{r4, r5, lr}
 8009c4e:	d10e      	bne.n	8009c6e <__mcmp+0x2a>
 8009c50:	3314      	adds	r3, #20
 8009c52:	3114      	adds	r1, #20
 8009c54:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009c58:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009c5c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009c60:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009c64:	4295      	cmp	r5, r2
 8009c66:	d003      	beq.n	8009c70 <__mcmp+0x2c>
 8009c68:	d205      	bcs.n	8009c76 <__mcmp+0x32>
 8009c6a:	f04f 30ff 	mov.w	r0, #4294967295
 8009c6e:	bd30      	pop	{r4, r5, pc}
 8009c70:	42a3      	cmp	r3, r4
 8009c72:	d3f3      	bcc.n	8009c5c <__mcmp+0x18>
 8009c74:	e7fb      	b.n	8009c6e <__mcmp+0x2a>
 8009c76:	2001      	movs	r0, #1
 8009c78:	e7f9      	b.n	8009c6e <__mcmp+0x2a>
	...

08009c7c <__mdiff>:
 8009c7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c80:	4689      	mov	r9, r1
 8009c82:	4606      	mov	r6, r0
 8009c84:	4611      	mov	r1, r2
 8009c86:	4648      	mov	r0, r9
 8009c88:	4614      	mov	r4, r2
 8009c8a:	f7ff ffdb 	bl	8009c44 <__mcmp>
 8009c8e:	1e05      	subs	r5, r0, #0
 8009c90:	d112      	bne.n	8009cb8 <__mdiff+0x3c>
 8009c92:	4629      	mov	r1, r5
 8009c94:	4630      	mov	r0, r6
 8009c96:	f7ff fd5b 	bl	8009750 <_Balloc>
 8009c9a:	4602      	mov	r2, r0
 8009c9c:	b928      	cbnz	r0, 8009caa <__mdiff+0x2e>
 8009c9e:	4b3f      	ldr	r3, [pc, #252]	@ (8009d9c <__mdiff+0x120>)
 8009ca0:	f240 2137 	movw	r1, #567	@ 0x237
 8009ca4:	483e      	ldr	r0, [pc, #248]	@ (8009da0 <__mdiff+0x124>)
 8009ca6:	f000 fb75 	bl	800a394 <__assert_func>
 8009caa:	2301      	movs	r3, #1
 8009cac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009cb0:	4610      	mov	r0, r2
 8009cb2:	b003      	add	sp, #12
 8009cb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cb8:	bfbc      	itt	lt
 8009cba:	464b      	movlt	r3, r9
 8009cbc:	46a1      	movlt	r9, r4
 8009cbe:	4630      	mov	r0, r6
 8009cc0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009cc4:	bfba      	itte	lt
 8009cc6:	461c      	movlt	r4, r3
 8009cc8:	2501      	movlt	r5, #1
 8009cca:	2500      	movge	r5, #0
 8009ccc:	f7ff fd40 	bl	8009750 <_Balloc>
 8009cd0:	4602      	mov	r2, r0
 8009cd2:	b918      	cbnz	r0, 8009cdc <__mdiff+0x60>
 8009cd4:	4b31      	ldr	r3, [pc, #196]	@ (8009d9c <__mdiff+0x120>)
 8009cd6:	f240 2145 	movw	r1, #581	@ 0x245
 8009cda:	e7e3      	b.n	8009ca4 <__mdiff+0x28>
 8009cdc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009ce0:	6926      	ldr	r6, [r4, #16]
 8009ce2:	60c5      	str	r5, [r0, #12]
 8009ce4:	f109 0310 	add.w	r3, r9, #16
 8009ce8:	f109 0514 	add.w	r5, r9, #20
 8009cec:	f104 0e14 	add.w	lr, r4, #20
 8009cf0:	f100 0b14 	add.w	fp, r0, #20
 8009cf4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009cf8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009cfc:	9301      	str	r3, [sp, #4]
 8009cfe:	46d9      	mov	r9, fp
 8009d00:	f04f 0c00 	mov.w	ip, #0
 8009d04:	9b01      	ldr	r3, [sp, #4]
 8009d06:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009d0a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009d0e:	9301      	str	r3, [sp, #4]
 8009d10:	fa1f f38a 	uxth.w	r3, sl
 8009d14:	4619      	mov	r1, r3
 8009d16:	b283      	uxth	r3, r0
 8009d18:	1acb      	subs	r3, r1, r3
 8009d1a:	0c00      	lsrs	r0, r0, #16
 8009d1c:	4463      	add	r3, ip
 8009d1e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009d22:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009d26:	b29b      	uxth	r3, r3
 8009d28:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009d2c:	4576      	cmp	r6, lr
 8009d2e:	f849 3b04 	str.w	r3, [r9], #4
 8009d32:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009d36:	d8e5      	bhi.n	8009d04 <__mdiff+0x88>
 8009d38:	1b33      	subs	r3, r6, r4
 8009d3a:	3b15      	subs	r3, #21
 8009d3c:	f023 0303 	bic.w	r3, r3, #3
 8009d40:	3415      	adds	r4, #21
 8009d42:	3304      	adds	r3, #4
 8009d44:	42a6      	cmp	r6, r4
 8009d46:	bf38      	it	cc
 8009d48:	2304      	movcc	r3, #4
 8009d4a:	441d      	add	r5, r3
 8009d4c:	445b      	add	r3, fp
 8009d4e:	461e      	mov	r6, r3
 8009d50:	462c      	mov	r4, r5
 8009d52:	4544      	cmp	r4, r8
 8009d54:	d30e      	bcc.n	8009d74 <__mdiff+0xf8>
 8009d56:	f108 0103 	add.w	r1, r8, #3
 8009d5a:	1b49      	subs	r1, r1, r5
 8009d5c:	f021 0103 	bic.w	r1, r1, #3
 8009d60:	3d03      	subs	r5, #3
 8009d62:	45a8      	cmp	r8, r5
 8009d64:	bf38      	it	cc
 8009d66:	2100      	movcc	r1, #0
 8009d68:	440b      	add	r3, r1
 8009d6a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009d6e:	b191      	cbz	r1, 8009d96 <__mdiff+0x11a>
 8009d70:	6117      	str	r7, [r2, #16]
 8009d72:	e79d      	b.n	8009cb0 <__mdiff+0x34>
 8009d74:	f854 1b04 	ldr.w	r1, [r4], #4
 8009d78:	46e6      	mov	lr, ip
 8009d7a:	0c08      	lsrs	r0, r1, #16
 8009d7c:	fa1c fc81 	uxtah	ip, ip, r1
 8009d80:	4471      	add	r1, lr
 8009d82:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009d86:	b289      	uxth	r1, r1
 8009d88:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009d8c:	f846 1b04 	str.w	r1, [r6], #4
 8009d90:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009d94:	e7dd      	b.n	8009d52 <__mdiff+0xd6>
 8009d96:	3f01      	subs	r7, #1
 8009d98:	e7e7      	b.n	8009d6a <__mdiff+0xee>
 8009d9a:	bf00      	nop
 8009d9c:	0801e57c 	.word	0x0801e57c
 8009da0:	0801e58d 	.word	0x0801e58d

08009da4 <__d2b>:
 8009da4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009da8:	460f      	mov	r7, r1
 8009daa:	2101      	movs	r1, #1
 8009dac:	ec59 8b10 	vmov	r8, r9, d0
 8009db0:	4616      	mov	r6, r2
 8009db2:	f7ff fccd 	bl	8009750 <_Balloc>
 8009db6:	4604      	mov	r4, r0
 8009db8:	b930      	cbnz	r0, 8009dc8 <__d2b+0x24>
 8009dba:	4602      	mov	r2, r0
 8009dbc:	4b23      	ldr	r3, [pc, #140]	@ (8009e4c <__d2b+0xa8>)
 8009dbe:	4824      	ldr	r0, [pc, #144]	@ (8009e50 <__d2b+0xac>)
 8009dc0:	f240 310f 	movw	r1, #783	@ 0x30f
 8009dc4:	f000 fae6 	bl	800a394 <__assert_func>
 8009dc8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009dcc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009dd0:	b10d      	cbz	r5, 8009dd6 <__d2b+0x32>
 8009dd2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009dd6:	9301      	str	r3, [sp, #4]
 8009dd8:	f1b8 0300 	subs.w	r3, r8, #0
 8009ddc:	d023      	beq.n	8009e26 <__d2b+0x82>
 8009dde:	4668      	mov	r0, sp
 8009de0:	9300      	str	r3, [sp, #0]
 8009de2:	f7ff fd7c 	bl	80098de <__lo0bits>
 8009de6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009dea:	b1d0      	cbz	r0, 8009e22 <__d2b+0x7e>
 8009dec:	f1c0 0320 	rsb	r3, r0, #32
 8009df0:	fa02 f303 	lsl.w	r3, r2, r3
 8009df4:	430b      	orrs	r3, r1
 8009df6:	40c2      	lsrs	r2, r0
 8009df8:	6163      	str	r3, [r4, #20]
 8009dfa:	9201      	str	r2, [sp, #4]
 8009dfc:	9b01      	ldr	r3, [sp, #4]
 8009dfe:	61a3      	str	r3, [r4, #24]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	bf0c      	ite	eq
 8009e04:	2201      	moveq	r2, #1
 8009e06:	2202      	movne	r2, #2
 8009e08:	6122      	str	r2, [r4, #16]
 8009e0a:	b1a5      	cbz	r5, 8009e36 <__d2b+0x92>
 8009e0c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009e10:	4405      	add	r5, r0
 8009e12:	603d      	str	r5, [r7, #0]
 8009e14:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009e18:	6030      	str	r0, [r6, #0]
 8009e1a:	4620      	mov	r0, r4
 8009e1c:	b003      	add	sp, #12
 8009e1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009e22:	6161      	str	r1, [r4, #20]
 8009e24:	e7ea      	b.n	8009dfc <__d2b+0x58>
 8009e26:	a801      	add	r0, sp, #4
 8009e28:	f7ff fd59 	bl	80098de <__lo0bits>
 8009e2c:	9b01      	ldr	r3, [sp, #4]
 8009e2e:	6163      	str	r3, [r4, #20]
 8009e30:	3020      	adds	r0, #32
 8009e32:	2201      	movs	r2, #1
 8009e34:	e7e8      	b.n	8009e08 <__d2b+0x64>
 8009e36:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009e3a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009e3e:	6038      	str	r0, [r7, #0]
 8009e40:	6918      	ldr	r0, [r3, #16]
 8009e42:	f7ff fd2d 	bl	80098a0 <__hi0bits>
 8009e46:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009e4a:	e7e5      	b.n	8009e18 <__d2b+0x74>
 8009e4c:	0801e57c 	.word	0x0801e57c
 8009e50:	0801e58d 	.word	0x0801e58d

08009e54 <__sfputc_r>:
 8009e54:	6893      	ldr	r3, [r2, #8]
 8009e56:	3b01      	subs	r3, #1
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	b410      	push	{r4}
 8009e5c:	6093      	str	r3, [r2, #8]
 8009e5e:	da08      	bge.n	8009e72 <__sfputc_r+0x1e>
 8009e60:	6994      	ldr	r4, [r2, #24]
 8009e62:	42a3      	cmp	r3, r4
 8009e64:	db01      	blt.n	8009e6a <__sfputc_r+0x16>
 8009e66:	290a      	cmp	r1, #10
 8009e68:	d103      	bne.n	8009e72 <__sfputc_r+0x1e>
 8009e6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009e6e:	f000 b9df 	b.w	800a230 <__swbuf_r>
 8009e72:	6813      	ldr	r3, [r2, #0]
 8009e74:	1c58      	adds	r0, r3, #1
 8009e76:	6010      	str	r0, [r2, #0]
 8009e78:	7019      	strb	r1, [r3, #0]
 8009e7a:	4608      	mov	r0, r1
 8009e7c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009e80:	4770      	bx	lr

08009e82 <__sfputs_r>:
 8009e82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e84:	4606      	mov	r6, r0
 8009e86:	460f      	mov	r7, r1
 8009e88:	4614      	mov	r4, r2
 8009e8a:	18d5      	adds	r5, r2, r3
 8009e8c:	42ac      	cmp	r4, r5
 8009e8e:	d101      	bne.n	8009e94 <__sfputs_r+0x12>
 8009e90:	2000      	movs	r0, #0
 8009e92:	e007      	b.n	8009ea4 <__sfputs_r+0x22>
 8009e94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e98:	463a      	mov	r2, r7
 8009e9a:	4630      	mov	r0, r6
 8009e9c:	f7ff ffda 	bl	8009e54 <__sfputc_r>
 8009ea0:	1c43      	adds	r3, r0, #1
 8009ea2:	d1f3      	bne.n	8009e8c <__sfputs_r+0xa>
 8009ea4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009ea8 <_vfiprintf_r>:
 8009ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009eac:	460d      	mov	r5, r1
 8009eae:	b09d      	sub	sp, #116	@ 0x74
 8009eb0:	4614      	mov	r4, r2
 8009eb2:	4698      	mov	r8, r3
 8009eb4:	4606      	mov	r6, r0
 8009eb6:	b118      	cbz	r0, 8009ec0 <_vfiprintf_r+0x18>
 8009eb8:	6a03      	ldr	r3, [r0, #32]
 8009eba:	b90b      	cbnz	r3, 8009ec0 <_vfiprintf_r+0x18>
 8009ebc:	f7fe fbf0 	bl	80086a0 <__sinit>
 8009ec0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009ec2:	07d9      	lsls	r1, r3, #31
 8009ec4:	d405      	bmi.n	8009ed2 <_vfiprintf_r+0x2a>
 8009ec6:	89ab      	ldrh	r3, [r5, #12]
 8009ec8:	059a      	lsls	r2, r3, #22
 8009eca:	d402      	bmi.n	8009ed2 <_vfiprintf_r+0x2a>
 8009ecc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009ece:	f7fe fcf0 	bl	80088b2 <__retarget_lock_acquire_recursive>
 8009ed2:	89ab      	ldrh	r3, [r5, #12]
 8009ed4:	071b      	lsls	r3, r3, #28
 8009ed6:	d501      	bpl.n	8009edc <_vfiprintf_r+0x34>
 8009ed8:	692b      	ldr	r3, [r5, #16]
 8009eda:	b99b      	cbnz	r3, 8009f04 <_vfiprintf_r+0x5c>
 8009edc:	4629      	mov	r1, r5
 8009ede:	4630      	mov	r0, r6
 8009ee0:	f000 f9e4 	bl	800a2ac <__swsetup_r>
 8009ee4:	b170      	cbz	r0, 8009f04 <_vfiprintf_r+0x5c>
 8009ee6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009ee8:	07dc      	lsls	r4, r3, #31
 8009eea:	d504      	bpl.n	8009ef6 <_vfiprintf_r+0x4e>
 8009eec:	f04f 30ff 	mov.w	r0, #4294967295
 8009ef0:	b01d      	add	sp, #116	@ 0x74
 8009ef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ef6:	89ab      	ldrh	r3, [r5, #12]
 8009ef8:	0598      	lsls	r0, r3, #22
 8009efa:	d4f7      	bmi.n	8009eec <_vfiprintf_r+0x44>
 8009efc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009efe:	f7fe fcd9 	bl	80088b4 <__retarget_lock_release_recursive>
 8009f02:	e7f3      	b.n	8009eec <_vfiprintf_r+0x44>
 8009f04:	2300      	movs	r3, #0
 8009f06:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f08:	2320      	movs	r3, #32
 8009f0a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009f0e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009f12:	2330      	movs	r3, #48	@ 0x30
 8009f14:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a0c4 <_vfiprintf_r+0x21c>
 8009f18:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009f1c:	f04f 0901 	mov.w	r9, #1
 8009f20:	4623      	mov	r3, r4
 8009f22:	469a      	mov	sl, r3
 8009f24:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f28:	b10a      	cbz	r2, 8009f2e <_vfiprintf_r+0x86>
 8009f2a:	2a25      	cmp	r2, #37	@ 0x25
 8009f2c:	d1f9      	bne.n	8009f22 <_vfiprintf_r+0x7a>
 8009f2e:	ebba 0b04 	subs.w	fp, sl, r4
 8009f32:	d00b      	beq.n	8009f4c <_vfiprintf_r+0xa4>
 8009f34:	465b      	mov	r3, fp
 8009f36:	4622      	mov	r2, r4
 8009f38:	4629      	mov	r1, r5
 8009f3a:	4630      	mov	r0, r6
 8009f3c:	f7ff ffa1 	bl	8009e82 <__sfputs_r>
 8009f40:	3001      	adds	r0, #1
 8009f42:	f000 80a7 	beq.w	800a094 <_vfiprintf_r+0x1ec>
 8009f46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f48:	445a      	add	r2, fp
 8009f4a:	9209      	str	r2, [sp, #36]	@ 0x24
 8009f4c:	f89a 3000 	ldrb.w	r3, [sl]
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	f000 809f 	beq.w	800a094 <_vfiprintf_r+0x1ec>
 8009f56:	2300      	movs	r3, #0
 8009f58:	f04f 32ff 	mov.w	r2, #4294967295
 8009f5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f60:	f10a 0a01 	add.w	sl, sl, #1
 8009f64:	9304      	str	r3, [sp, #16]
 8009f66:	9307      	str	r3, [sp, #28]
 8009f68:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009f6c:	931a      	str	r3, [sp, #104]	@ 0x68
 8009f6e:	4654      	mov	r4, sl
 8009f70:	2205      	movs	r2, #5
 8009f72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f76:	4853      	ldr	r0, [pc, #332]	@ (800a0c4 <_vfiprintf_r+0x21c>)
 8009f78:	f7f6 f9aa 	bl	80002d0 <memchr>
 8009f7c:	9a04      	ldr	r2, [sp, #16]
 8009f7e:	b9d8      	cbnz	r0, 8009fb8 <_vfiprintf_r+0x110>
 8009f80:	06d1      	lsls	r1, r2, #27
 8009f82:	bf44      	itt	mi
 8009f84:	2320      	movmi	r3, #32
 8009f86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009f8a:	0713      	lsls	r3, r2, #28
 8009f8c:	bf44      	itt	mi
 8009f8e:	232b      	movmi	r3, #43	@ 0x2b
 8009f90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009f94:	f89a 3000 	ldrb.w	r3, [sl]
 8009f98:	2b2a      	cmp	r3, #42	@ 0x2a
 8009f9a:	d015      	beq.n	8009fc8 <_vfiprintf_r+0x120>
 8009f9c:	9a07      	ldr	r2, [sp, #28]
 8009f9e:	4654      	mov	r4, sl
 8009fa0:	2000      	movs	r0, #0
 8009fa2:	f04f 0c0a 	mov.w	ip, #10
 8009fa6:	4621      	mov	r1, r4
 8009fa8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009fac:	3b30      	subs	r3, #48	@ 0x30
 8009fae:	2b09      	cmp	r3, #9
 8009fb0:	d94b      	bls.n	800a04a <_vfiprintf_r+0x1a2>
 8009fb2:	b1b0      	cbz	r0, 8009fe2 <_vfiprintf_r+0x13a>
 8009fb4:	9207      	str	r2, [sp, #28]
 8009fb6:	e014      	b.n	8009fe2 <_vfiprintf_r+0x13a>
 8009fb8:	eba0 0308 	sub.w	r3, r0, r8
 8009fbc:	fa09 f303 	lsl.w	r3, r9, r3
 8009fc0:	4313      	orrs	r3, r2
 8009fc2:	9304      	str	r3, [sp, #16]
 8009fc4:	46a2      	mov	sl, r4
 8009fc6:	e7d2      	b.n	8009f6e <_vfiprintf_r+0xc6>
 8009fc8:	9b03      	ldr	r3, [sp, #12]
 8009fca:	1d19      	adds	r1, r3, #4
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	9103      	str	r1, [sp, #12]
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	bfbb      	ittet	lt
 8009fd4:	425b      	neglt	r3, r3
 8009fd6:	f042 0202 	orrlt.w	r2, r2, #2
 8009fda:	9307      	strge	r3, [sp, #28]
 8009fdc:	9307      	strlt	r3, [sp, #28]
 8009fde:	bfb8      	it	lt
 8009fe0:	9204      	strlt	r2, [sp, #16]
 8009fe2:	7823      	ldrb	r3, [r4, #0]
 8009fe4:	2b2e      	cmp	r3, #46	@ 0x2e
 8009fe6:	d10a      	bne.n	8009ffe <_vfiprintf_r+0x156>
 8009fe8:	7863      	ldrb	r3, [r4, #1]
 8009fea:	2b2a      	cmp	r3, #42	@ 0x2a
 8009fec:	d132      	bne.n	800a054 <_vfiprintf_r+0x1ac>
 8009fee:	9b03      	ldr	r3, [sp, #12]
 8009ff0:	1d1a      	adds	r2, r3, #4
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	9203      	str	r2, [sp, #12]
 8009ff6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009ffa:	3402      	adds	r4, #2
 8009ffc:	9305      	str	r3, [sp, #20]
 8009ffe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a0d4 <_vfiprintf_r+0x22c>
 800a002:	7821      	ldrb	r1, [r4, #0]
 800a004:	2203      	movs	r2, #3
 800a006:	4650      	mov	r0, sl
 800a008:	f7f6 f962 	bl	80002d0 <memchr>
 800a00c:	b138      	cbz	r0, 800a01e <_vfiprintf_r+0x176>
 800a00e:	9b04      	ldr	r3, [sp, #16]
 800a010:	eba0 000a 	sub.w	r0, r0, sl
 800a014:	2240      	movs	r2, #64	@ 0x40
 800a016:	4082      	lsls	r2, r0
 800a018:	4313      	orrs	r3, r2
 800a01a:	3401      	adds	r4, #1
 800a01c:	9304      	str	r3, [sp, #16]
 800a01e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a022:	4829      	ldr	r0, [pc, #164]	@ (800a0c8 <_vfiprintf_r+0x220>)
 800a024:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a028:	2206      	movs	r2, #6
 800a02a:	f7f6 f951 	bl	80002d0 <memchr>
 800a02e:	2800      	cmp	r0, #0
 800a030:	d03f      	beq.n	800a0b2 <_vfiprintf_r+0x20a>
 800a032:	4b26      	ldr	r3, [pc, #152]	@ (800a0cc <_vfiprintf_r+0x224>)
 800a034:	bb1b      	cbnz	r3, 800a07e <_vfiprintf_r+0x1d6>
 800a036:	9b03      	ldr	r3, [sp, #12]
 800a038:	3307      	adds	r3, #7
 800a03a:	f023 0307 	bic.w	r3, r3, #7
 800a03e:	3308      	adds	r3, #8
 800a040:	9303      	str	r3, [sp, #12]
 800a042:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a044:	443b      	add	r3, r7
 800a046:	9309      	str	r3, [sp, #36]	@ 0x24
 800a048:	e76a      	b.n	8009f20 <_vfiprintf_r+0x78>
 800a04a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a04e:	460c      	mov	r4, r1
 800a050:	2001      	movs	r0, #1
 800a052:	e7a8      	b.n	8009fa6 <_vfiprintf_r+0xfe>
 800a054:	2300      	movs	r3, #0
 800a056:	3401      	adds	r4, #1
 800a058:	9305      	str	r3, [sp, #20]
 800a05a:	4619      	mov	r1, r3
 800a05c:	f04f 0c0a 	mov.w	ip, #10
 800a060:	4620      	mov	r0, r4
 800a062:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a066:	3a30      	subs	r2, #48	@ 0x30
 800a068:	2a09      	cmp	r2, #9
 800a06a:	d903      	bls.n	800a074 <_vfiprintf_r+0x1cc>
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d0c6      	beq.n	8009ffe <_vfiprintf_r+0x156>
 800a070:	9105      	str	r1, [sp, #20]
 800a072:	e7c4      	b.n	8009ffe <_vfiprintf_r+0x156>
 800a074:	fb0c 2101 	mla	r1, ip, r1, r2
 800a078:	4604      	mov	r4, r0
 800a07a:	2301      	movs	r3, #1
 800a07c:	e7f0      	b.n	800a060 <_vfiprintf_r+0x1b8>
 800a07e:	ab03      	add	r3, sp, #12
 800a080:	9300      	str	r3, [sp, #0]
 800a082:	462a      	mov	r2, r5
 800a084:	4b12      	ldr	r3, [pc, #72]	@ (800a0d0 <_vfiprintf_r+0x228>)
 800a086:	a904      	add	r1, sp, #16
 800a088:	4630      	mov	r0, r6
 800a08a:	f7fd fec5 	bl	8007e18 <_printf_float>
 800a08e:	4607      	mov	r7, r0
 800a090:	1c78      	adds	r0, r7, #1
 800a092:	d1d6      	bne.n	800a042 <_vfiprintf_r+0x19a>
 800a094:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a096:	07d9      	lsls	r1, r3, #31
 800a098:	d405      	bmi.n	800a0a6 <_vfiprintf_r+0x1fe>
 800a09a:	89ab      	ldrh	r3, [r5, #12]
 800a09c:	059a      	lsls	r2, r3, #22
 800a09e:	d402      	bmi.n	800a0a6 <_vfiprintf_r+0x1fe>
 800a0a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a0a2:	f7fe fc07 	bl	80088b4 <__retarget_lock_release_recursive>
 800a0a6:	89ab      	ldrh	r3, [r5, #12]
 800a0a8:	065b      	lsls	r3, r3, #25
 800a0aa:	f53f af1f 	bmi.w	8009eec <_vfiprintf_r+0x44>
 800a0ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a0b0:	e71e      	b.n	8009ef0 <_vfiprintf_r+0x48>
 800a0b2:	ab03      	add	r3, sp, #12
 800a0b4:	9300      	str	r3, [sp, #0]
 800a0b6:	462a      	mov	r2, r5
 800a0b8:	4b05      	ldr	r3, [pc, #20]	@ (800a0d0 <_vfiprintf_r+0x228>)
 800a0ba:	a904      	add	r1, sp, #16
 800a0bc:	4630      	mov	r0, r6
 800a0be:	f7fe f943 	bl	8008348 <_printf_i>
 800a0c2:	e7e4      	b.n	800a08e <_vfiprintf_r+0x1e6>
 800a0c4:	0801e6e8 	.word	0x0801e6e8
 800a0c8:	0801e6f2 	.word	0x0801e6f2
 800a0cc:	08007e19 	.word	0x08007e19
 800a0d0:	08009e83 	.word	0x08009e83
 800a0d4:	0801e6ee 	.word	0x0801e6ee

0800a0d8 <__sflush_r>:
 800a0d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a0dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0e0:	0716      	lsls	r6, r2, #28
 800a0e2:	4605      	mov	r5, r0
 800a0e4:	460c      	mov	r4, r1
 800a0e6:	d454      	bmi.n	800a192 <__sflush_r+0xba>
 800a0e8:	684b      	ldr	r3, [r1, #4]
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	dc02      	bgt.n	800a0f4 <__sflush_r+0x1c>
 800a0ee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	dd48      	ble.n	800a186 <__sflush_r+0xae>
 800a0f4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a0f6:	2e00      	cmp	r6, #0
 800a0f8:	d045      	beq.n	800a186 <__sflush_r+0xae>
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a100:	682f      	ldr	r7, [r5, #0]
 800a102:	6a21      	ldr	r1, [r4, #32]
 800a104:	602b      	str	r3, [r5, #0]
 800a106:	d030      	beq.n	800a16a <__sflush_r+0x92>
 800a108:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a10a:	89a3      	ldrh	r3, [r4, #12]
 800a10c:	0759      	lsls	r1, r3, #29
 800a10e:	d505      	bpl.n	800a11c <__sflush_r+0x44>
 800a110:	6863      	ldr	r3, [r4, #4]
 800a112:	1ad2      	subs	r2, r2, r3
 800a114:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a116:	b10b      	cbz	r3, 800a11c <__sflush_r+0x44>
 800a118:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a11a:	1ad2      	subs	r2, r2, r3
 800a11c:	2300      	movs	r3, #0
 800a11e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a120:	6a21      	ldr	r1, [r4, #32]
 800a122:	4628      	mov	r0, r5
 800a124:	47b0      	blx	r6
 800a126:	1c43      	adds	r3, r0, #1
 800a128:	89a3      	ldrh	r3, [r4, #12]
 800a12a:	d106      	bne.n	800a13a <__sflush_r+0x62>
 800a12c:	6829      	ldr	r1, [r5, #0]
 800a12e:	291d      	cmp	r1, #29
 800a130:	d82b      	bhi.n	800a18a <__sflush_r+0xb2>
 800a132:	4a2a      	ldr	r2, [pc, #168]	@ (800a1dc <__sflush_r+0x104>)
 800a134:	410a      	asrs	r2, r1
 800a136:	07d6      	lsls	r6, r2, #31
 800a138:	d427      	bmi.n	800a18a <__sflush_r+0xb2>
 800a13a:	2200      	movs	r2, #0
 800a13c:	6062      	str	r2, [r4, #4]
 800a13e:	04d9      	lsls	r1, r3, #19
 800a140:	6922      	ldr	r2, [r4, #16]
 800a142:	6022      	str	r2, [r4, #0]
 800a144:	d504      	bpl.n	800a150 <__sflush_r+0x78>
 800a146:	1c42      	adds	r2, r0, #1
 800a148:	d101      	bne.n	800a14e <__sflush_r+0x76>
 800a14a:	682b      	ldr	r3, [r5, #0]
 800a14c:	b903      	cbnz	r3, 800a150 <__sflush_r+0x78>
 800a14e:	6560      	str	r0, [r4, #84]	@ 0x54
 800a150:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a152:	602f      	str	r7, [r5, #0]
 800a154:	b1b9      	cbz	r1, 800a186 <__sflush_r+0xae>
 800a156:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a15a:	4299      	cmp	r1, r3
 800a15c:	d002      	beq.n	800a164 <__sflush_r+0x8c>
 800a15e:	4628      	mov	r0, r5
 800a160:	f7ff f9f6 	bl	8009550 <_free_r>
 800a164:	2300      	movs	r3, #0
 800a166:	6363      	str	r3, [r4, #52]	@ 0x34
 800a168:	e00d      	b.n	800a186 <__sflush_r+0xae>
 800a16a:	2301      	movs	r3, #1
 800a16c:	4628      	mov	r0, r5
 800a16e:	47b0      	blx	r6
 800a170:	4602      	mov	r2, r0
 800a172:	1c50      	adds	r0, r2, #1
 800a174:	d1c9      	bne.n	800a10a <__sflush_r+0x32>
 800a176:	682b      	ldr	r3, [r5, #0]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d0c6      	beq.n	800a10a <__sflush_r+0x32>
 800a17c:	2b1d      	cmp	r3, #29
 800a17e:	d001      	beq.n	800a184 <__sflush_r+0xac>
 800a180:	2b16      	cmp	r3, #22
 800a182:	d11e      	bne.n	800a1c2 <__sflush_r+0xea>
 800a184:	602f      	str	r7, [r5, #0]
 800a186:	2000      	movs	r0, #0
 800a188:	e022      	b.n	800a1d0 <__sflush_r+0xf8>
 800a18a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a18e:	b21b      	sxth	r3, r3
 800a190:	e01b      	b.n	800a1ca <__sflush_r+0xf2>
 800a192:	690f      	ldr	r7, [r1, #16]
 800a194:	2f00      	cmp	r7, #0
 800a196:	d0f6      	beq.n	800a186 <__sflush_r+0xae>
 800a198:	0793      	lsls	r3, r2, #30
 800a19a:	680e      	ldr	r6, [r1, #0]
 800a19c:	bf08      	it	eq
 800a19e:	694b      	ldreq	r3, [r1, #20]
 800a1a0:	600f      	str	r7, [r1, #0]
 800a1a2:	bf18      	it	ne
 800a1a4:	2300      	movne	r3, #0
 800a1a6:	eba6 0807 	sub.w	r8, r6, r7
 800a1aa:	608b      	str	r3, [r1, #8]
 800a1ac:	f1b8 0f00 	cmp.w	r8, #0
 800a1b0:	dde9      	ble.n	800a186 <__sflush_r+0xae>
 800a1b2:	6a21      	ldr	r1, [r4, #32]
 800a1b4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a1b6:	4643      	mov	r3, r8
 800a1b8:	463a      	mov	r2, r7
 800a1ba:	4628      	mov	r0, r5
 800a1bc:	47b0      	blx	r6
 800a1be:	2800      	cmp	r0, #0
 800a1c0:	dc08      	bgt.n	800a1d4 <__sflush_r+0xfc>
 800a1c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a1ca:	81a3      	strh	r3, [r4, #12]
 800a1cc:	f04f 30ff 	mov.w	r0, #4294967295
 800a1d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1d4:	4407      	add	r7, r0
 800a1d6:	eba8 0800 	sub.w	r8, r8, r0
 800a1da:	e7e7      	b.n	800a1ac <__sflush_r+0xd4>
 800a1dc:	dfbffffe 	.word	0xdfbffffe

0800a1e0 <_fflush_r>:
 800a1e0:	b538      	push	{r3, r4, r5, lr}
 800a1e2:	690b      	ldr	r3, [r1, #16]
 800a1e4:	4605      	mov	r5, r0
 800a1e6:	460c      	mov	r4, r1
 800a1e8:	b913      	cbnz	r3, 800a1f0 <_fflush_r+0x10>
 800a1ea:	2500      	movs	r5, #0
 800a1ec:	4628      	mov	r0, r5
 800a1ee:	bd38      	pop	{r3, r4, r5, pc}
 800a1f0:	b118      	cbz	r0, 800a1fa <_fflush_r+0x1a>
 800a1f2:	6a03      	ldr	r3, [r0, #32]
 800a1f4:	b90b      	cbnz	r3, 800a1fa <_fflush_r+0x1a>
 800a1f6:	f7fe fa53 	bl	80086a0 <__sinit>
 800a1fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d0f3      	beq.n	800a1ea <_fflush_r+0xa>
 800a202:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a204:	07d0      	lsls	r0, r2, #31
 800a206:	d404      	bmi.n	800a212 <_fflush_r+0x32>
 800a208:	0599      	lsls	r1, r3, #22
 800a20a:	d402      	bmi.n	800a212 <_fflush_r+0x32>
 800a20c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a20e:	f7fe fb50 	bl	80088b2 <__retarget_lock_acquire_recursive>
 800a212:	4628      	mov	r0, r5
 800a214:	4621      	mov	r1, r4
 800a216:	f7ff ff5f 	bl	800a0d8 <__sflush_r>
 800a21a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a21c:	07da      	lsls	r2, r3, #31
 800a21e:	4605      	mov	r5, r0
 800a220:	d4e4      	bmi.n	800a1ec <_fflush_r+0xc>
 800a222:	89a3      	ldrh	r3, [r4, #12]
 800a224:	059b      	lsls	r3, r3, #22
 800a226:	d4e1      	bmi.n	800a1ec <_fflush_r+0xc>
 800a228:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a22a:	f7fe fb43 	bl	80088b4 <__retarget_lock_release_recursive>
 800a22e:	e7dd      	b.n	800a1ec <_fflush_r+0xc>

0800a230 <__swbuf_r>:
 800a230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a232:	460e      	mov	r6, r1
 800a234:	4614      	mov	r4, r2
 800a236:	4605      	mov	r5, r0
 800a238:	b118      	cbz	r0, 800a242 <__swbuf_r+0x12>
 800a23a:	6a03      	ldr	r3, [r0, #32]
 800a23c:	b90b      	cbnz	r3, 800a242 <__swbuf_r+0x12>
 800a23e:	f7fe fa2f 	bl	80086a0 <__sinit>
 800a242:	69a3      	ldr	r3, [r4, #24]
 800a244:	60a3      	str	r3, [r4, #8]
 800a246:	89a3      	ldrh	r3, [r4, #12]
 800a248:	071a      	lsls	r2, r3, #28
 800a24a:	d501      	bpl.n	800a250 <__swbuf_r+0x20>
 800a24c:	6923      	ldr	r3, [r4, #16]
 800a24e:	b943      	cbnz	r3, 800a262 <__swbuf_r+0x32>
 800a250:	4621      	mov	r1, r4
 800a252:	4628      	mov	r0, r5
 800a254:	f000 f82a 	bl	800a2ac <__swsetup_r>
 800a258:	b118      	cbz	r0, 800a262 <__swbuf_r+0x32>
 800a25a:	f04f 37ff 	mov.w	r7, #4294967295
 800a25e:	4638      	mov	r0, r7
 800a260:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a262:	6823      	ldr	r3, [r4, #0]
 800a264:	6922      	ldr	r2, [r4, #16]
 800a266:	1a98      	subs	r0, r3, r2
 800a268:	6963      	ldr	r3, [r4, #20]
 800a26a:	b2f6      	uxtb	r6, r6
 800a26c:	4283      	cmp	r3, r0
 800a26e:	4637      	mov	r7, r6
 800a270:	dc05      	bgt.n	800a27e <__swbuf_r+0x4e>
 800a272:	4621      	mov	r1, r4
 800a274:	4628      	mov	r0, r5
 800a276:	f7ff ffb3 	bl	800a1e0 <_fflush_r>
 800a27a:	2800      	cmp	r0, #0
 800a27c:	d1ed      	bne.n	800a25a <__swbuf_r+0x2a>
 800a27e:	68a3      	ldr	r3, [r4, #8]
 800a280:	3b01      	subs	r3, #1
 800a282:	60a3      	str	r3, [r4, #8]
 800a284:	6823      	ldr	r3, [r4, #0]
 800a286:	1c5a      	adds	r2, r3, #1
 800a288:	6022      	str	r2, [r4, #0]
 800a28a:	701e      	strb	r6, [r3, #0]
 800a28c:	6962      	ldr	r2, [r4, #20]
 800a28e:	1c43      	adds	r3, r0, #1
 800a290:	429a      	cmp	r2, r3
 800a292:	d004      	beq.n	800a29e <__swbuf_r+0x6e>
 800a294:	89a3      	ldrh	r3, [r4, #12]
 800a296:	07db      	lsls	r3, r3, #31
 800a298:	d5e1      	bpl.n	800a25e <__swbuf_r+0x2e>
 800a29a:	2e0a      	cmp	r6, #10
 800a29c:	d1df      	bne.n	800a25e <__swbuf_r+0x2e>
 800a29e:	4621      	mov	r1, r4
 800a2a0:	4628      	mov	r0, r5
 800a2a2:	f7ff ff9d 	bl	800a1e0 <_fflush_r>
 800a2a6:	2800      	cmp	r0, #0
 800a2a8:	d0d9      	beq.n	800a25e <__swbuf_r+0x2e>
 800a2aa:	e7d6      	b.n	800a25a <__swbuf_r+0x2a>

0800a2ac <__swsetup_r>:
 800a2ac:	b538      	push	{r3, r4, r5, lr}
 800a2ae:	4b29      	ldr	r3, [pc, #164]	@ (800a354 <__swsetup_r+0xa8>)
 800a2b0:	4605      	mov	r5, r0
 800a2b2:	6818      	ldr	r0, [r3, #0]
 800a2b4:	460c      	mov	r4, r1
 800a2b6:	b118      	cbz	r0, 800a2c0 <__swsetup_r+0x14>
 800a2b8:	6a03      	ldr	r3, [r0, #32]
 800a2ba:	b90b      	cbnz	r3, 800a2c0 <__swsetup_r+0x14>
 800a2bc:	f7fe f9f0 	bl	80086a0 <__sinit>
 800a2c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2c4:	0719      	lsls	r1, r3, #28
 800a2c6:	d422      	bmi.n	800a30e <__swsetup_r+0x62>
 800a2c8:	06da      	lsls	r2, r3, #27
 800a2ca:	d407      	bmi.n	800a2dc <__swsetup_r+0x30>
 800a2cc:	2209      	movs	r2, #9
 800a2ce:	602a      	str	r2, [r5, #0]
 800a2d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a2d4:	81a3      	strh	r3, [r4, #12]
 800a2d6:	f04f 30ff 	mov.w	r0, #4294967295
 800a2da:	e033      	b.n	800a344 <__swsetup_r+0x98>
 800a2dc:	0758      	lsls	r0, r3, #29
 800a2de:	d512      	bpl.n	800a306 <__swsetup_r+0x5a>
 800a2e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a2e2:	b141      	cbz	r1, 800a2f6 <__swsetup_r+0x4a>
 800a2e4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a2e8:	4299      	cmp	r1, r3
 800a2ea:	d002      	beq.n	800a2f2 <__swsetup_r+0x46>
 800a2ec:	4628      	mov	r0, r5
 800a2ee:	f7ff f92f 	bl	8009550 <_free_r>
 800a2f2:	2300      	movs	r3, #0
 800a2f4:	6363      	str	r3, [r4, #52]	@ 0x34
 800a2f6:	89a3      	ldrh	r3, [r4, #12]
 800a2f8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a2fc:	81a3      	strh	r3, [r4, #12]
 800a2fe:	2300      	movs	r3, #0
 800a300:	6063      	str	r3, [r4, #4]
 800a302:	6923      	ldr	r3, [r4, #16]
 800a304:	6023      	str	r3, [r4, #0]
 800a306:	89a3      	ldrh	r3, [r4, #12]
 800a308:	f043 0308 	orr.w	r3, r3, #8
 800a30c:	81a3      	strh	r3, [r4, #12]
 800a30e:	6923      	ldr	r3, [r4, #16]
 800a310:	b94b      	cbnz	r3, 800a326 <__swsetup_r+0x7a>
 800a312:	89a3      	ldrh	r3, [r4, #12]
 800a314:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a318:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a31c:	d003      	beq.n	800a326 <__swsetup_r+0x7a>
 800a31e:	4621      	mov	r1, r4
 800a320:	4628      	mov	r0, r5
 800a322:	f000 f8c1 	bl	800a4a8 <__smakebuf_r>
 800a326:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a32a:	f013 0201 	ands.w	r2, r3, #1
 800a32e:	d00a      	beq.n	800a346 <__swsetup_r+0x9a>
 800a330:	2200      	movs	r2, #0
 800a332:	60a2      	str	r2, [r4, #8]
 800a334:	6962      	ldr	r2, [r4, #20]
 800a336:	4252      	negs	r2, r2
 800a338:	61a2      	str	r2, [r4, #24]
 800a33a:	6922      	ldr	r2, [r4, #16]
 800a33c:	b942      	cbnz	r2, 800a350 <__swsetup_r+0xa4>
 800a33e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a342:	d1c5      	bne.n	800a2d0 <__swsetup_r+0x24>
 800a344:	bd38      	pop	{r3, r4, r5, pc}
 800a346:	0799      	lsls	r1, r3, #30
 800a348:	bf58      	it	pl
 800a34a:	6962      	ldrpl	r2, [r4, #20]
 800a34c:	60a2      	str	r2, [r4, #8]
 800a34e:	e7f4      	b.n	800a33a <__swsetup_r+0x8e>
 800a350:	2000      	movs	r0, #0
 800a352:	e7f7      	b.n	800a344 <__swsetup_r+0x98>
 800a354:	20000018 	.word	0x20000018

0800a358 <_sbrk_r>:
 800a358:	b538      	push	{r3, r4, r5, lr}
 800a35a:	4d06      	ldr	r5, [pc, #24]	@ (800a374 <_sbrk_r+0x1c>)
 800a35c:	2300      	movs	r3, #0
 800a35e:	4604      	mov	r4, r0
 800a360:	4608      	mov	r0, r1
 800a362:	602b      	str	r3, [r5, #0]
 800a364:	f7f8 fbec 	bl	8002b40 <_sbrk>
 800a368:	1c43      	adds	r3, r0, #1
 800a36a:	d102      	bne.n	800a372 <_sbrk_r+0x1a>
 800a36c:	682b      	ldr	r3, [r5, #0]
 800a36e:	b103      	cbz	r3, 800a372 <_sbrk_r+0x1a>
 800a370:	6023      	str	r3, [r4, #0]
 800a372:	bd38      	pop	{r3, r4, r5, pc}
 800a374:	20002324 	.word	0x20002324

0800a378 <memcpy>:
 800a378:	440a      	add	r2, r1
 800a37a:	4291      	cmp	r1, r2
 800a37c:	f100 33ff 	add.w	r3, r0, #4294967295
 800a380:	d100      	bne.n	800a384 <memcpy+0xc>
 800a382:	4770      	bx	lr
 800a384:	b510      	push	{r4, lr}
 800a386:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a38a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a38e:	4291      	cmp	r1, r2
 800a390:	d1f9      	bne.n	800a386 <memcpy+0xe>
 800a392:	bd10      	pop	{r4, pc}

0800a394 <__assert_func>:
 800a394:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a396:	4614      	mov	r4, r2
 800a398:	461a      	mov	r2, r3
 800a39a:	4b09      	ldr	r3, [pc, #36]	@ (800a3c0 <__assert_func+0x2c>)
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	4605      	mov	r5, r0
 800a3a0:	68d8      	ldr	r0, [r3, #12]
 800a3a2:	b954      	cbnz	r4, 800a3ba <__assert_func+0x26>
 800a3a4:	4b07      	ldr	r3, [pc, #28]	@ (800a3c4 <__assert_func+0x30>)
 800a3a6:	461c      	mov	r4, r3
 800a3a8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a3ac:	9100      	str	r1, [sp, #0]
 800a3ae:	462b      	mov	r3, r5
 800a3b0:	4905      	ldr	r1, [pc, #20]	@ (800a3c8 <__assert_func+0x34>)
 800a3b2:	f000 f841 	bl	800a438 <fiprintf>
 800a3b6:	f000 f8d5 	bl	800a564 <abort>
 800a3ba:	4b04      	ldr	r3, [pc, #16]	@ (800a3cc <__assert_func+0x38>)
 800a3bc:	e7f4      	b.n	800a3a8 <__assert_func+0x14>
 800a3be:	bf00      	nop
 800a3c0:	20000018 	.word	0x20000018
 800a3c4:	0801e73e 	.word	0x0801e73e
 800a3c8:	0801e710 	.word	0x0801e710
 800a3cc:	0801e703 	.word	0x0801e703

0800a3d0 <_calloc_r>:
 800a3d0:	b570      	push	{r4, r5, r6, lr}
 800a3d2:	fba1 5402 	umull	r5, r4, r1, r2
 800a3d6:	b93c      	cbnz	r4, 800a3e8 <_calloc_r+0x18>
 800a3d8:	4629      	mov	r1, r5
 800a3da:	f7ff f92d 	bl	8009638 <_malloc_r>
 800a3de:	4606      	mov	r6, r0
 800a3e0:	b928      	cbnz	r0, 800a3ee <_calloc_r+0x1e>
 800a3e2:	2600      	movs	r6, #0
 800a3e4:	4630      	mov	r0, r6
 800a3e6:	bd70      	pop	{r4, r5, r6, pc}
 800a3e8:	220c      	movs	r2, #12
 800a3ea:	6002      	str	r2, [r0, #0]
 800a3ec:	e7f9      	b.n	800a3e2 <_calloc_r+0x12>
 800a3ee:	462a      	mov	r2, r5
 800a3f0:	4621      	mov	r1, r4
 800a3f2:	f7fe f9e0 	bl	80087b6 <memset>
 800a3f6:	e7f5      	b.n	800a3e4 <_calloc_r+0x14>

0800a3f8 <__ascii_mbtowc>:
 800a3f8:	b082      	sub	sp, #8
 800a3fa:	b901      	cbnz	r1, 800a3fe <__ascii_mbtowc+0x6>
 800a3fc:	a901      	add	r1, sp, #4
 800a3fe:	b142      	cbz	r2, 800a412 <__ascii_mbtowc+0x1a>
 800a400:	b14b      	cbz	r3, 800a416 <__ascii_mbtowc+0x1e>
 800a402:	7813      	ldrb	r3, [r2, #0]
 800a404:	600b      	str	r3, [r1, #0]
 800a406:	7812      	ldrb	r2, [r2, #0]
 800a408:	1e10      	subs	r0, r2, #0
 800a40a:	bf18      	it	ne
 800a40c:	2001      	movne	r0, #1
 800a40e:	b002      	add	sp, #8
 800a410:	4770      	bx	lr
 800a412:	4610      	mov	r0, r2
 800a414:	e7fb      	b.n	800a40e <__ascii_mbtowc+0x16>
 800a416:	f06f 0001 	mvn.w	r0, #1
 800a41a:	e7f8      	b.n	800a40e <__ascii_mbtowc+0x16>

0800a41c <__ascii_wctomb>:
 800a41c:	4603      	mov	r3, r0
 800a41e:	4608      	mov	r0, r1
 800a420:	b141      	cbz	r1, 800a434 <__ascii_wctomb+0x18>
 800a422:	2aff      	cmp	r2, #255	@ 0xff
 800a424:	d904      	bls.n	800a430 <__ascii_wctomb+0x14>
 800a426:	228a      	movs	r2, #138	@ 0x8a
 800a428:	601a      	str	r2, [r3, #0]
 800a42a:	f04f 30ff 	mov.w	r0, #4294967295
 800a42e:	4770      	bx	lr
 800a430:	700a      	strb	r2, [r1, #0]
 800a432:	2001      	movs	r0, #1
 800a434:	4770      	bx	lr
	...

0800a438 <fiprintf>:
 800a438:	b40e      	push	{r1, r2, r3}
 800a43a:	b503      	push	{r0, r1, lr}
 800a43c:	4601      	mov	r1, r0
 800a43e:	ab03      	add	r3, sp, #12
 800a440:	4805      	ldr	r0, [pc, #20]	@ (800a458 <fiprintf+0x20>)
 800a442:	f853 2b04 	ldr.w	r2, [r3], #4
 800a446:	6800      	ldr	r0, [r0, #0]
 800a448:	9301      	str	r3, [sp, #4]
 800a44a:	f7ff fd2d 	bl	8009ea8 <_vfiprintf_r>
 800a44e:	b002      	add	sp, #8
 800a450:	f85d eb04 	ldr.w	lr, [sp], #4
 800a454:	b003      	add	sp, #12
 800a456:	4770      	bx	lr
 800a458:	20000018 	.word	0x20000018

0800a45c <__swhatbuf_r>:
 800a45c:	b570      	push	{r4, r5, r6, lr}
 800a45e:	460c      	mov	r4, r1
 800a460:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a464:	2900      	cmp	r1, #0
 800a466:	b096      	sub	sp, #88	@ 0x58
 800a468:	4615      	mov	r5, r2
 800a46a:	461e      	mov	r6, r3
 800a46c:	da0d      	bge.n	800a48a <__swhatbuf_r+0x2e>
 800a46e:	89a3      	ldrh	r3, [r4, #12]
 800a470:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a474:	f04f 0100 	mov.w	r1, #0
 800a478:	bf14      	ite	ne
 800a47a:	2340      	movne	r3, #64	@ 0x40
 800a47c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a480:	2000      	movs	r0, #0
 800a482:	6031      	str	r1, [r6, #0]
 800a484:	602b      	str	r3, [r5, #0]
 800a486:	b016      	add	sp, #88	@ 0x58
 800a488:	bd70      	pop	{r4, r5, r6, pc}
 800a48a:	466a      	mov	r2, sp
 800a48c:	f000 f848 	bl	800a520 <_fstat_r>
 800a490:	2800      	cmp	r0, #0
 800a492:	dbec      	blt.n	800a46e <__swhatbuf_r+0x12>
 800a494:	9901      	ldr	r1, [sp, #4]
 800a496:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a49a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a49e:	4259      	negs	r1, r3
 800a4a0:	4159      	adcs	r1, r3
 800a4a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a4a6:	e7eb      	b.n	800a480 <__swhatbuf_r+0x24>

0800a4a8 <__smakebuf_r>:
 800a4a8:	898b      	ldrh	r3, [r1, #12]
 800a4aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a4ac:	079d      	lsls	r5, r3, #30
 800a4ae:	4606      	mov	r6, r0
 800a4b0:	460c      	mov	r4, r1
 800a4b2:	d507      	bpl.n	800a4c4 <__smakebuf_r+0x1c>
 800a4b4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a4b8:	6023      	str	r3, [r4, #0]
 800a4ba:	6123      	str	r3, [r4, #16]
 800a4bc:	2301      	movs	r3, #1
 800a4be:	6163      	str	r3, [r4, #20]
 800a4c0:	b003      	add	sp, #12
 800a4c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4c4:	ab01      	add	r3, sp, #4
 800a4c6:	466a      	mov	r2, sp
 800a4c8:	f7ff ffc8 	bl	800a45c <__swhatbuf_r>
 800a4cc:	9f00      	ldr	r7, [sp, #0]
 800a4ce:	4605      	mov	r5, r0
 800a4d0:	4639      	mov	r1, r7
 800a4d2:	4630      	mov	r0, r6
 800a4d4:	f7ff f8b0 	bl	8009638 <_malloc_r>
 800a4d8:	b948      	cbnz	r0, 800a4ee <__smakebuf_r+0x46>
 800a4da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4de:	059a      	lsls	r2, r3, #22
 800a4e0:	d4ee      	bmi.n	800a4c0 <__smakebuf_r+0x18>
 800a4e2:	f023 0303 	bic.w	r3, r3, #3
 800a4e6:	f043 0302 	orr.w	r3, r3, #2
 800a4ea:	81a3      	strh	r3, [r4, #12]
 800a4ec:	e7e2      	b.n	800a4b4 <__smakebuf_r+0xc>
 800a4ee:	89a3      	ldrh	r3, [r4, #12]
 800a4f0:	6020      	str	r0, [r4, #0]
 800a4f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a4f6:	81a3      	strh	r3, [r4, #12]
 800a4f8:	9b01      	ldr	r3, [sp, #4]
 800a4fa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a4fe:	b15b      	cbz	r3, 800a518 <__smakebuf_r+0x70>
 800a500:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a504:	4630      	mov	r0, r6
 800a506:	f000 f81d 	bl	800a544 <_isatty_r>
 800a50a:	b128      	cbz	r0, 800a518 <__smakebuf_r+0x70>
 800a50c:	89a3      	ldrh	r3, [r4, #12]
 800a50e:	f023 0303 	bic.w	r3, r3, #3
 800a512:	f043 0301 	orr.w	r3, r3, #1
 800a516:	81a3      	strh	r3, [r4, #12]
 800a518:	89a3      	ldrh	r3, [r4, #12]
 800a51a:	431d      	orrs	r5, r3
 800a51c:	81a5      	strh	r5, [r4, #12]
 800a51e:	e7cf      	b.n	800a4c0 <__smakebuf_r+0x18>

0800a520 <_fstat_r>:
 800a520:	b538      	push	{r3, r4, r5, lr}
 800a522:	4d07      	ldr	r5, [pc, #28]	@ (800a540 <_fstat_r+0x20>)
 800a524:	2300      	movs	r3, #0
 800a526:	4604      	mov	r4, r0
 800a528:	4608      	mov	r0, r1
 800a52a:	4611      	mov	r1, r2
 800a52c:	602b      	str	r3, [r5, #0]
 800a52e:	f7f8 fadf 	bl	8002af0 <_fstat>
 800a532:	1c43      	adds	r3, r0, #1
 800a534:	d102      	bne.n	800a53c <_fstat_r+0x1c>
 800a536:	682b      	ldr	r3, [r5, #0]
 800a538:	b103      	cbz	r3, 800a53c <_fstat_r+0x1c>
 800a53a:	6023      	str	r3, [r4, #0]
 800a53c:	bd38      	pop	{r3, r4, r5, pc}
 800a53e:	bf00      	nop
 800a540:	20002324 	.word	0x20002324

0800a544 <_isatty_r>:
 800a544:	b538      	push	{r3, r4, r5, lr}
 800a546:	4d06      	ldr	r5, [pc, #24]	@ (800a560 <_isatty_r+0x1c>)
 800a548:	2300      	movs	r3, #0
 800a54a:	4604      	mov	r4, r0
 800a54c:	4608      	mov	r0, r1
 800a54e:	602b      	str	r3, [r5, #0]
 800a550:	f7f8 fade 	bl	8002b10 <_isatty>
 800a554:	1c43      	adds	r3, r0, #1
 800a556:	d102      	bne.n	800a55e <_isatty_r+0x1a>
 800a558:	682b      	ldr	r3, [r5, #0]
 800a55a:	b103      	cbz	r3, 800a55e <_isatty_r+0x1a>
 800a55c:	6023      	str	r3, [r4, #0]
 800a55e:	bd38      	pop	{r3, r4, r5, pc}
 800a560:	20002324 	.word	0x20002324

0800a564 <abort>:
 800a564:	b508      	push	{r3, lr}
 800a566:	2006      	movs	r0, #6
 800a568:	f000 f82c 	bl	800a5c4 <raise>
 800a56c:	2001      	movs	r0, #1
 800a56e:	f7f8 fa8b 	bl	8002a88 <_exit>

0800a572 <_raise_r>:
 800a572:	291f      	cmp	r1, #31
 800a574:	b538      	push	{r3, r4, r5, lr}
 800a576:	4605      	mov	r5, r0
 800a578:	460c      	mov	r4, r1
 800a57a:	d904      	bls.n	800a586 <_raise_r+0x14>
 800a57c:	2316      	movs	r3, #22
 800a57e:	6003      	str	r3, [r0, #0]
 800a580:	f04f 30ff 	mov.w	r0, #4294967295
 800a584:	bd38      	pop	{r3, r4, r5, pc}
 800a586:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a588:	b112      	cbz	r2, 800a590 <_raise_r+0x1e>
 800a58a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a58e:	b94b      	cbnz	r3, 800a5a4 <_raise_r+0x32>
 800a590:	4628      	mov	r0, r5
 800a592:	f000 f831 	bl	800a5f8 <_getpid_r>
 800a596:	4622      	mov	r2, r4
 800a598:	4601      	mov	r1, r0
 800a59a:	4628      	mov	r0, r5
 800a59c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a5a0:	f000 b818 	b.w	800a5d4 <_kill_r>
 800a5a4:	2b01      	cmp	r3, #1
 800a5a6:	d00a      	beq.n	800a5be <_raise_r+0x4c>
 800a5a8:	1c59      	adds	r1, r3, #1
 800a5aa:	d103      	bne.n	800a5b4 <_raise_r+0x42>
 800a5ac:	2316      	movs	r3, #22
 800a5ae:	6003      	str	r3, [r0, #0]
 800a5b0:	2001      	movs	r0, #1
 800a5b2:	e7e7      	b.n	800a584 <_raise_r+0x12>
 800a5b4:	2100      	movs	r1, #0
 800a5b6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a5ba:	4620      	mov	r0, r4
 800a5bc:	4798      	blx	r3
 800a5be:	2000      	movs	r0, #0
 800a5c0:	e7e0      	b.n	800a584 <_raise_r+0x12>
	...

0800a5c4 <raise>:
 800a5c4:	4b02      	ldr	r3, [pc, #8]	@ (800a5d0 <raise+0xc>)
 800a5c6:	4601      	mov	r1, r0
 800a5c8:	6818      	ldr	r0, [r3, #0]
 800a5ca:	f7ff bfd2 	b.w	800a572 <_raise_r>
 800a5ce:	bf00      	nop
 800a5d0:	20000018 	.word	0x20000018

0800a5d4 <_kill_r>:
 800a5d4:	b538      	push	{r3, r4, r5, lr}
 800a5d6:	4d07      	ldr	r5, [pc, #28]	@ (800a5f4 <_kill_r+0x20>)
 800a5d8:	2300      	movs	r3, #0
 800a5da:	4604      	mov	r4, r0
 800a5dc:	4608      	mov	r0, r1
 800a5de:	4611      	mov	r1, r2
 800a5e0:	602b      	str	r3, [r5, #0]
 800a5e2:	f7f8 fa41 	bl	8002a68 <_kill>
 800a5e6:	1c43      	adds	r3, r0, #1
 800a5e8:	d102      	bne.n	800a5f0 <_kill_r+0x1c>
 800a5ea:	682b      	ldr	r3, [r5, #0]
 800a5ec:	b103      	cbz	r3, 800a5f0 <_kill_r+0x1c>
 800a5ee:	6023      	str	r3, [r4, #0]
 800a5f0:	bd38      	pop	{r3, r4, r5, pc}
 800a5f2:	bf00      	nop
 800a5f4:	20002324 	.word	0x20002324

0800a5f8 <_getpid_r>:
 800a5f8:	f7f8 ba2e 	b.w	8002a58 <_getpid>
 800a5fc:	0000      	movs	r0, r0
	...

0800a600 <log>:
 800a600:	b538      	push	{r3, r4, r5, lr}
 800a602:	ed2d 8b02 	vpush	{d8}
 800a606:	ec55 4b10 	vmov	r4, r5, d0
 800a60a:	f000 f8a1 	bl	800a750 <__ieee754_log>
 800a60e:	4622      	mov	r2, r4
 800a610:	462b      	mov	r3, r5
 800a612:	4620      	mov	r0, r4
 800a614:	4629      	mov	r1, r5
 800a616:	eeb0 8a40 	vmov.f32	s16, s0
 800a61a:	eef0 8a60 	vmov.f32	s17, s1
 800a61e:	f7f6 fb05 	bl	8000c2c <__aeabi_dcmpun>
 800a622:	b998      	cbnz	r0, 800a64c <log+0x4c>
 800a624:	2200      	movs	r2, #0
 800a626:	2300      	movs	r3, #0
 800a628:	4620      	mov	r0, r4
 800a62a:	4629      	mov	r1, r5
 800a62c:	f7f6 faf4 	bl	8000c18 <__aeabi_dcmpgt>
 800a630:	b960      	cbnz	r0, 800a64c <log+0x4c>
 800a632:	2200      	movs	r2, #0
 800a634:	2300      	movs	r3, #0
 800a636:	4620      	mov	r0, r4
 800a638:	4629      	mov	r1, r5
 800a63a:	f7f6 fac5 	bl	8000bc8 <__aeabi_dcmpeq>
 800a63e:	b160      	cbz	r0, 800a65a <log+0x5a>
 800a640:	f7fe f90c 	bl	800885c <__errno>
 800a644:	ed9f 8b0a 	vldr	d8, [pc, #40]	@ 800a670 <log+0x70>
 800a648:	2322      	movs	r3, #34	@ 0x22
 800a64a:	6003      	str	r3, [r0, #0]
 800a64c:	eeb0 0a48 	vmov.f32	s0, s16
 800a650:	eef0 0a68 	vmov.f32	s1, s17
 800a654:	ecbd 8b02 	vpop	{d8}
 800a658:	bd38      	pop	{r3, r4, r5, pc}
 800a65a:	f7fe f8ff 	bl	800885c <__errno>
 800a65e:	ecbd 8b02 	vpop	{d8}
 800a662:	2321      	movs	r3, #33	@ 0x21
 800a664:	6003      	str	r3, [r0, #0]
 800a666:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a66a:	4803      	ldr	r0, [pc, #12]	@ (800a678 <log+0x78>)
 800a66c:	f000 b85c 	b.w	800a728 <nan>
 800a670:	00000000 	.word	0x00000000
 800a674:	fff00000 	.word	0xfff00000
 800a678:	0801e73e 	.word	0x0801e73e

0800a67c <asinf>:
 800a67c:	b508      	push	{r3, lr}
 800a67e:	ed2d 8b02 	vpush	{d8}
 800a682:	eeb0 8a40 	vmov.f32	s16, s0
 800a686:	f000 fa19 	bl	800aabc <__ieee754_asinf>
 800a68a:	eeb4 8a48 	vcmp.f32	s16, s16
 800a68e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a692:	eef0 8a40 	vmov.f32	s17, s0
 800a696:	d615      	bvs.n	800a6c4 <asinf+0x48>
 800a698:	eeb0 0a48 	vmov.f32	s0, s16
 800a69c:	f000 f83a 	bl	800a714 <fabsf>
 800a6a0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800a6a4:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800a6a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6ac:	dd0a      	ble.n	800a6c4 <asinf+0x48>
 800a6ae:	f7fe f8d5 	bl	800885c <__errno>
 800a6b2:	ecbd 8b02 	vpop	{d8}
 800a6b6:	2321      	movs	r3, #33	@ 0x21
 800a6b8:	6003      	str	r3, [r0, #0]
 800a6ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800a6be:	4804      	ldr	r0, [pc, #16]	@ (800a6d0 <asinf+0x54>)
 800a6c0:	f000 b83a 	b.w	800a738 <nanf>
 800a6c4:	eeb0 0a68 	vmov.f32	s0, s17
 800a6c8:	ecbd 8b02 	vpop	{d8}
 800a6cc:	bd08      	pop	{r3, pc}
 800a6ce:	bf00      	nop
 800a6d0:	0801e73e 	.word	0x0801e73e

0800a6d4 <atan2f>:
 800a6d4:	f000 bad8 	b.w	800ac88 <__ieee754_atan2f>

0800a6d8 <sqrtf>:
 800a6d8:	b508      	push	{r3, lr}
 800a6da:	ed2d 8b02 	vpush	{d8}
 800a6de:	eeb0 8a40 	vmov.f32	s16, s0
 800a6e2:	f000 f82f 	bl	800a744 <__ieee754_sqrtf>
 800a6e6:	eeb4 8a48 	vcmp.f32	s16, s16
 800a6ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6ee:	d60c      	bvs.n	800a70a <sqrtf+0x32>
 800a6f0:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800a710 <sqrtf+0x38>
 800a6f4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800a6f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6fc:	d505      	bpl.n	800a70a <sqrtf+0x32>
 800a6fe:	f7fe f8ad 	bl	800885c <__errno>
 800a702:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800a706:	2321      	movs	r3, #33	@ 0x21
 800a708:	6003      	str	r3, [r0, #0]
 800a70a:	ecbd 8b02 	vpop	{d8}
 800a70e:	bd08      	pop	{r3, pc}
 800a710:	00000000 	.word	0x00000000

0800a714 <fabsf>:
 800a714:	ee10 3a10 	vmov	r3, s0
 800a718:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a71c:	ee00 3a10 	vmov	s0, r3
 800a720:	4770      	bx	lr
 800a722:	0000      	movs	r0, r0
 800a724:	0000      	movs	r0, r0
	...

0800a728 <nan>:
 800a728:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a730 <nan+0x8>
 800a72c:	4770      	bx	lr
 800a72e:	bf00      	nop
 800a730:	00000000 	.word	0x00000000
 800a734:	7ff80000 	.word	0x7ff80000

0800a738 <nanf>:
 800a738:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800a740 <nanf+0x8>
 800a73c:	4770      	bx	lr
 800a73e:	bf00      	nop
 800a740:	7fc00000 	.word	0x7fc00000

0800a744 <__ieee754_sqrtf>:
 800a744:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800a748:	4770      	bx	lr
 800a74a:	0000      	movs	r0, r0
 800a74c:	0000      	movs	r0, r0
	...

0800a750 <__ieee754_log>:
 800a750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a754:	ec51 0b10 	vmov	r0, r1, d0
 800a758:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800a75c:	b087      	sub	sp, #28
 800a75e:	460d      	mov	r5, r1
 800a760:	da26      	bge.n	800a7b0 <__ieee754_log+0x60>
 800a762:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a766:	4303      	orrs	r3, r0
 800a768:	4602      	mov	r2, r0
 800a76a:	d10a      	bne.n	800a782 <__ieee754_log+0x32>
 800a76c:	49ce      	ldr	r1, [pc, #824]	@ (800aaa8 <__ieee754_log+0x358>)
 800a76e:	2200      	movs	r2, #0
 800a770:	2300      	movs	r3, #0
 800a772:	2000      	movs	r0, #0
 800a774:	f7f6 f8ea 	bl	800094c <__aeabi_ddiv>
 800a778:	ec41 0b10 	vmov	d0, r0, r1
 800a77c:	b007      	add	sp, #28
 800a77e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a782:	2900      	cmp	r1, #0
 800a784:	da05      	bge.n	800a792 <__ieee754_log+0x42>
 800a786:	460b      	mov	r3, r1
 800a788:	f7f5 fdfe 	bl	8000388 <__aeabi_dsub>
 800a78c:	2200      	movs	r2, #0
 800a78e:	2300      	movs	r3, #0
 800a790:	e7f0      	b.n	800a774 <__ieee754_log+0x24>
 800a792:	4bc6      	ldr	r3, [pc, #792]	@ (800aaac <__ieee754_log+0x35c>)
 800a794:	2200      	movs	r2, #0
 800a796:	f7f5 ffaf 	bl	80006f8 <__aeabi_dmul>
 800a79a:	f06f 0335 	mvn.w	r3, #53	@ 0x35
 800a79e:	460d      	mov	r5, r1
 800a7a0:	4ac3      	ldr	r2, [pc, #780]	@ (800aab0 <__ieee754_log+0x360>)
 800a7a2:	4295      	cmp	r5, r2
 800a7a4:	dd06      	ble.n	800a7b4 <__ieee754_log+0x64>
 800a7a6:	4602      	mov	r2, r0
 800a7a8:	460b      	mov	r3, r1
 800a7aa:	f7f5 fdef 	bl	800038c <__adddf3>
 800a7ae:	e7e3      	b.n	800a778 <__ieee754_log+0x28>
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	e7f5      	b.n	800a7a0 <__ieee754_log+0x50>
 800a7b4:	152c      	asrs	r4, r5, #20
 800a7b6:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 800a7ba:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800a7be:	441c      	add	r4, r3
 800a7c0:	f505 2315 	add.w	r3, r5, #610304	@ 0x95000
 800a7c4:	f603 7364 	addw	r3, r3, #3940	@ 0xf64
 800a7c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a7cc:	f083 527f 	eor.w	r2, r3, #1069547520	@ 0x3fc00000
 800a7d0:	f482 1240 	eor.w	r2, r2, #3145728	@ 0x300000
 800a7d4:	ea42 0105 	orr.w	r1, r2, r5
 800a7d8:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800a7dc:	2200      	movs	r2, #0
 800a7de:	4bb5      	ldr	r3, [pc, #724]	@ (800aab4 <__ieee754_log+0x364>)
 800a7e0:	f7f5 fdd2 	bl	8000388 <__aeabi_dsub>
 800a7e4:	1cab      	adds	r3, r5, #2
 800a7e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a7ea:	2b02      	cmp	r3, #2
 800a7ec:	4682      	mov	sl, r0
 800a7ee:	468b      	mov	fp, r1
 800a7f0:	f04f 0200 	mov.w	r2, #0
 800a7f4:	dc53      	bgt.n	800a89e <__ieee754_log+0x14e>
 800a7f6:	2300      	movs	r3, #0
 800a7f8:	f7f6 f9e6 	bl	8000bc8 <__aeabi_dcmpeq>
 800a7fc:	b1d0      	cbz	r0, 800a834 <__ieee754_log+0xe4>
 800a7fe:	2c00      	cmp	r4, #0
 800a800:	f000 8120 	beq.w	800aa44 <__ieee754_log+0x2f4>
 800a804:	4620      	mov	r0, r4
 800a806:	f7f5 ff0d 	bl	8000624 <__aeabi_i2d>
 800a80a:	a391      	add	r3, pc, #580	@ (adr r3, 800aa50 <__ieee754_log+0x300>)
 800a80c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a810:	4606      	mov	r6, r0
 800a812:	460f      	mov	r7, r1
 800a814:	f7f5 ff70 	bl	80006f8 <__aeabi_dmul>
 800a818:	a38f      	add	r3, pc, #572	@ (adr r3, 800aa58 <__ieee754_log+0x308>)
 800a81a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a81e:	4604      	mov	r4, r0
 800a820:	460d      	mov	r5, r1
 800a822:	4630      	mov	r0, r6
 800a824:	4639      	mov	r1, r7
 800a826:	f7f5 ff67 	bl	80006f8 <__aeabi_dmul>
 800a82a:	4602      	mov	r2, r0
 800a82c:	460b      	mov	r3, r1
 800a82e:	4620      	mov	r0, r4
 800a830:	4629      	mov	r1, r5
 800a832:	e7ba      	b.n	800a7aa <__ieee754_log+0x5a>
 800a834:	a38a      	add	r3, pc, #552	@ (adr r3, 800aa60 <__ieee754_log+0x310>)
 800a836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a83a:	4650      	mov	r0, sl
 800a83c:	4659      	mov	r1, fp
 800a83e:	f7f5 ff5b 	bl	80006f8 <__aeabi_dmul>
 800a842:	4602      	mov	r2, r0
 800a844:	460b      	mov	r3, r1
 800a846:	2000      	movs	r0, #0
 800a848:	499b      	ldr	r1, [pc, #620]	@ (800aab8 <__ieee754_log+0x368>)
 800a84a:	f7f5 fd9d 	bl	8000388 <__aeabi_dsub>
 800a84e:	4652      	mov	r2, sl
 800a850:	4606      	mov	r6, r0
 800a852:	460f      	mov	r7, r1
 800a854:	465b      	mov	r3, fp
 800a856:	4650      	mov	r0, sl
 800a858:	4659      	mov	r1, fp
 800a85a:	f7f5 ff4d 	bl	80006f8 <__aeabi_dmul>
 800a85e:	4602      	mov	r2, r0
 800a860:	460b      	mov	r3, r1
 800a862:	4630      	mov	r0, r6
 800a864:	4639      	mov	r1, r7
 800a866:	f7f5 ff47 	bl	80006f8 <__aeabi_dmul>
 800a86a:	4606      	mov	r6, r0
 800a86c:	460f      	mov	r7, r1
 800a86e:	b914      	cbnz	r4, 800a876 <__ieee754_log+0x126>
 800a870:	4632      	mov	r2, r6
 800a872:	463b      	mov	r3, r7
 800a874:	e0a0      	b.n	800a9b8 <__ieee754_log+0x268>
 800a876:	4620      	mov	r0, r4
 800a878:	f7f5 fed4 	bl	8000624 <__aeabi_i2d>
 800a87c:	a374      	add	r3, pc, #464	@ (adr r3, 800aa50 <__ieee754_log+0x300>)
 800a87e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a882:	4680      	mov	r8, r0
 800a884:	4689      	mov	r9, r1
 800a886:	f7f5 ff37 	bl	80006f8 <__aeabi_dmul>
 800a88a:	a373      	add	r3, pc, #460	@ (adr r3, 800aa58 <__ieee754_log+0x308>)
 800a88c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a890:	4604      	mov	r4, r0
 800a892:	460d      	mov	r5, r1
 800a894:	4640      	mov	r0, r8
 800a896:	4649      	mov	r1, r9
 800a898:	f7f5 ff2e 	bl	80006f8 <__aeabi_dmul>
 800a89c:	e0a5      	b.n	800a9ea <__ieee754_log+0x29a>
 800a89e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a8a2:	f7f5 fd73 	bl	800038c <__adddf3>
 800a8a6:	4602      	mov	r2, r0
 800a8a8:	460b      	mov	r3, r1
 800a8aa:	4650      	mov	r0, sl
 800a8ac:	4659      	mov	r1, fp
 800a8ae:	f7f6 f84d 	bl	800094c <__aeabi_ddiv>
 800a8b2:	e9cd 0100 	strd	r0, r1, [sp]
 800a8b6:	4620      	mov	r0, r4
 800a8b8:	f7f5 feb4 	bl	8000624 <__aeabi_i2d>
 800a8bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a8c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a8c4:	4610      	mov	r0, r2
 800a8c6:	4619      	mov	r1, r3
 800a8c8:	f7f5 ff16 	bl	80006f8 <__aeabi_dmul>
 800a8cc:	4602      	mov	r2, r0
 800a8ce:	460b      	mov	r3, r1
 800a8d0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a8d4:	f7f5 ff10 	bl	80006f8 <__aeabi_dmul>
 800a8d8:	a363      	add	r3, pc, #396	@ (adr r3, 800aa68 <__ieee754_log+0x318>)
 800a8da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8de:	4680      	mov	r8, r0
 800a8e0:	4689      	mov	r9, r1
 800a8e2:	f7f5 ff09 	bl	80006f8 <__aeabi_dmul>
 800a8e6:	a362      	add	r3, pc, #392	@ (adr r3, 800aa70 <__ieee754_log+0x320>)
 800a8e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8ec:	f7f5 fd4e 	bl	800038c <__adddf3>
 800a8f0:	4642      	mov	r2, r8
 800a8f2:	464b      	mov	r3, r9
 800a8f4:	f7f5 ff00 	bl	80006f8 <__aeabi_dmul>
 800a8f8:	a35f      	add	r3, pc, #380	@ (adr r3, 800aa78 <__ieee754_log+0x328>)
 800a8fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8fe:	f7f5 fd45 	bl	800038c <__adddf3>
 800a902:	4642      	mov	r2, r8
 800a904:	464b      	mov	r3, r9
 800a906:	f7f5 fef7 	bl	80006f8 <__aeabi_dmul>
 800a90a:	a35d      	add	r3, pc, #372	@ (adr r3, 800aa80 <__ieee754_log+0x330>)
 800a90c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a910:	f7f5 fd3c 	bl	800038c <__adddf3>
 800a914:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a918:	f7f5 feee 	bl	80006f8 <__aeabi_dmul>
 800a91c:	a35a      	add	r3, pc, #360	@ (adr r3, 800aa88 <__ieee754_log+0x338>)
 800a91e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a922:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a926:	4640      	mov	r0, r8
 800a928:	4649      	mov	r1, r9
 800a92a:	f7f5 fee5 	bl	80006f8 <__aeabi_dmul>
 800a92e:	a358      	add	r3, pc, #352	@ (adr r3, 800aa90 <__ieee754_log+0x340>)
 800a930:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a934:	f7f5 fd2a 	bl	800038c <__adddf3>
 800a938:	4642      	mov	r2, r8
 800a93a:	464b      	mov	r3, r9
 800a93c:	f7f5 fedc 	bl	80006f8 <__aeabi_dmul>
 800a940:	a355      	add	r3, pc, #340	@ (adr r3, 800aa98 <__ieee754_log+0x348>)
 800a942:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a946:	f7f5 fd21 	bl	800038c <__adddf3>
 800a94a:	4642      	mov	r2, r8
 800a94c:	464b      	mov	r3, r9
 800a94e:	f7f5 fed3 	bl	80006f8 <__aeabi_dmul>
 800a952:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 800a956:	4602      	mov	r2, r0
 800a958:	460b      	mov	r3, r1
 800a95a:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 800a95e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a962:	f7f5 fd13 	bl	800038c <__adddf3>
 800a966:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 800a96a:	3551      	adds	r5, #81	@ 0x51
 800a96c:	4335      	orrs	r5, r6
 800a96e:	2d00      	cmp	r5, #0
 800a970:	4680      	mov	r8, r0
 800a972:	4689      	mov	r9, r1
 800a974:	dd48      	ble.n	800aa08 <__ieee754_log+0x2b8>
 800a976:	4b50      	ldr	r3, [pc, #320]	@ (800aab8 <__ieee754_log+0x368>)
 800a978:	2200      	movs	r2, #0
 800a97a:	4650      	mov	r0, sl
 800a97c:	4659      	mov	r1, fp
 800a97e:	f7f5 febb 	bl	80006f8 <__aeabi_dmul>
 800a982:	4652      	mov	r2, sl
 800a984:	465b      	mov	r3, fp
 800a986:	f7f5 feb7 	bl	80006f8 <__aeabi_dmul>
 800a98a:	4602      	mov	r2, r0
 800a98c:	460b      	mov	r3, r1
 800a98e:	4606      	mov	r6, r0
 800a990:	460f      	mov	r7, r1
 800a992:	4640      	mov	r0, r8
 800a994:	4649      	mov	r1, r9
 800a996:	f7f5 fcf9 	bl	800038c <__adddf3>
 800a99a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a99e:	f7f5 feab 	bl	80006f8 <__aeabi_dmul>
 800a9a2:	4680      	mov	r8, r0
 800a9a4:	4689      	mov	r9, r1
 800a9a6:	b964      	cbnz	r4, 800a9c2 <__ieee754_log+0x272>
 800a9a8:	4602      	mov	r2, r0
 800a9aa:	460b      	mov	r3, r1
 800a9ac:	4630      	mov	r0, r6
 800a9ae:	4639      	mov	r1, r7
 800a9b0:	f7f5 fcea 	bl	8000388 <__aeabi_dsub>
 800a9b4:	4602      	mov	r2, r0
 800a9b6:	460b      	mov	r3, r1
 800a9b8:	4650      	mov	r0, sl
 800a9ba:	4659      	mov	r1, fp
 800a9bc:	f7f5 fce4 	bl	8000388 <__aeabi_dsub>
 800a9c0:	e6da      	b.n	800a778 <__ieee754_log+0x28>
 800a9c2:	a323      	add	r3, pc, #140	@ (adr r3, 800aa50 <__ieee754_log+0x300>)
 800a9c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a9cc:	f7f5 fe94 	bl	80006f8 <__aeabi_dmul>
 800a9d0:	a321      	add	r3, pc, #132	@ (adr r3, 800aa58 <__ieee754_log+0x308>)
 800a9d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9d6:	4604      	mov	r4, r0
 800a9d8:	460d      	mov	r5, r1
 800a9da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a9de:	f7f5 fe8b 	bl	80006f8 <__aeabi_dmul>
 800a9e2:	4642      	mov	r2, r8
 800a9e4:	464b      	mov	r3, r9
 800a9e6:	f7f5 fcd1 	bl	800038c <__adddf3>
 800a9ea:	4602      	mov	r2, r0
 800a9ec:	460b      	mov	r3, r1
 800a9ee:	4630      	mov	r0, r6
 800a9f0:	4639      	mov	r1, r7
 800a9f2:	f7f5 fcc9 	bl	8000388 <__aeabi_dsub>
 800a9f6:	4652      	mov	r2, sl
 800a9f8:	465b      	mov	r3, fp
 800a9fa:	f7f5 fcc5 	bl	8000388 <__aeabi_dsub>
 800a9fe:	4602      	mov	r2, r0
 800aa00:	460b      	mov	r3, r1
 800aa02:	4620      	mov	r0, r4
 800aa04:	4629      	mov	r1, r5
 800aa06:	e7d9      	b.n	800a9bc <__ieee754_log+0x26c>
 800aa08:	4602      	mov	r2, r0
 800aa0a:	460b      	mov	r3, r1
 800aa0c:	4650      	mov	r0, sl
 800aa0e:	4659      	mov	r1, fp
 800aa10:	f7f5 fcba 	bl	8000388 <__aeabi_dsub>
 800aa14:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aa18:	f7f5 fe6e 	bl	80006f8 <__aeabi_dmul>
 800aa1c:	4606      	mov	r6, r0
 800aa1e:	460f      	mov	r7, r1
 800aa20:	2c00      	cmp	r4, #0
 800aa22:	f43f af25 	beq.w	800a870 <__ieee754_log+0x120>
 800aa26:	a30a      	add	r3, pc, #40	@ (adr r3, 800aa50 <__ieee754_log+0x300>)
 800aa28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aa30:	f7f5 fe62 	bl	80006f8 <__aeabi_dmul>
 800aa34:	a308      	add	r3, pc, #32	@ (adr r3, 800aa58 <__ieee754_log+0x308>)
 800aa36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa3a:	4604      	mov	r4, r0
 800aa3c:	460d      	mov	r5, r1
 800aa3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aa42:	e729      	b.n	800a898 <__ieee754_log+0x148>
 800aa44:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 800aaa0 <__ieee754_log+0x350>
 800aa48:	e698      	b.n	800a77c <__ieee754_log+0x2c>
 800aa4a:	bf00      	nop
 800aa4c:	f3af 8000 	nop.w
 800aa50:	fee00000 	.word	0xfee00000
 800aa54:	3fe62e42 	.word	0x3fe62e42
 800aa58:	35793c76 	.word	0x35793c76
 800aa5c:	3dea39ef 	.word	0x3dea39ef
 800aa60:	55555555 	.word	0x55555555
 800aa64:	3fd55555 	.word	0x3fd55555
 800aa68:	df3e5244 	.word	0xdf3e5244
 800aa6c:	3fc2f112 	.word	0x3fc2f112
 800aa70:	96cb03de 	.word	0x96cb03de
 800aa74:	3fc74664 	.word	0x3fc74664
 800aa78:	94229359 	.word	0x94229359
 800aa7c:	3fd24924 	.word	0x3fd24924
 800aa80:	55555593 	.word	0x55555593
 800aa84:	3fe55555 	.word	0x3fe55555
 800aa88:	d078c69f 	.word	0xd078c69f
 800aa8c:	3fc39a09 	.word	0x3fc39a09
 800aa90:	1d8e78af 	.word	0x1d8e78af
 800aa94:	3fcc71c5 	.word	0x3fcc71c5
 800aa98:	9997fa04 	.word	0x9997fa04
 800aa9c:	3fd99999 	.word	0x3fd99999
	...
 800aaa8:	c3500000 	.word	0xc3500000
 800aaac:	43500000 	.word	0x43500000
 800aab0:	7fefffff 	.word	0x7fefffff
 800aab4:	3ff00000 	.word	0x3ff00000
 800aab8:	3fe00000 	.word	0x3fe00000

0800aabc <__ieee754_asinf>:
 800aabc:	b538      	push	{r3, r4, r5, lr}
 800aabe:	ee10 5a10 	vmov	r5, s0
 800aac2:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800aac6:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 800aaca:	ed2d 8b04 	vpush	{d8-d9}
 800aace:	d10c      	bne.n	800aaea <__ieee754_asinf+0x2e>
 800aad0:	eddf 7a5d 	vldr	s15, [pc, #372]	@ 800ac48 <__ieee754_asinf+0x18c>
 800aad4:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 800ac4c <__ieee754_asinf+0x190>
 800aad8:	ee60 7a27 	vmul.f32	s15, s0, s15
 800aadc:	eee0 7a07 	vfma.f32	s15, s0, s14
 800aae0:	eeb0 0a67 	vmov.f32	s0, s15
 800aae4:	ecbd 8b04 	vpop	{d8-d9}
 800aae8:	bd38      	pop	{r3, r4, r5, pc}
 800aaea:	d904      	bls.n	800aaf6 <__ieee754_asinf+0x3a>
 800aaec:	ee70 7a40 	vsub.f32	s15, s0, s0
 800aaf0:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800aaf4:	e7f6      	b.n	800aae4 <__ieee754_asinf+0x28>
 800aaf6:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800aafa:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800aafe:	d20b      	bcs.n	800ab18 <__ieee754_asinf+0x5c>
 800ab00:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 800ab04:	d252      	bcs.n	800abac <__ieee754_asinf+0xf0>
 800ab06:	eddf 7a52 	vldr	s15, [pc, #328]	@ 800ac50 <__ieee754_asinf+0x194>
 800ab0a:	ee70 7a27 	vadd.f32	s15, s0, s15
 800ab0e:	eef4 7ae8 	vcmpe.f32	s15, s17
 800ab12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab16:	dce5      	bgt.n	800aae4 <__ieee754_asinf+0x28>
 800ab18:	f7ff fdfc 	bl	800a714 <fabsf>
 800ab1c:	ee38 8ac0 	vsub.f32	s16, s17, s0
 800ab20:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800ab24:	ee28 8a27 	vmul.f32	s16, s16, s15
 800ab28:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 800ac54 <__ieee754_asinf+0x198>
 800ab2c:	eddf 7a4a 	vldr	s15, [pc, #296]	@ 800ac58 <__ieee754_asinf+0x19c>
 800ab30:	ed9f 9a4a 	vldr	s18, [pc, #296]	@ 800ac5c <__ieee754_asinf+0x1a0>
 800ab34:	eea8 7a27 	vfma.f32	s14, s16, s15
 800ab38:	eddf 7a49 	vldr	s15, [pc, #292]	@ 800ac60 <__ieee754_asinf+0x1a4>
 800ab3c:	eee7 7a08 	vfma.f32	s15, s14, s16
 800ab40:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800ac64 <__ieee754_asinf+0x1a8>
 800ab44:	eea7 7a88 	vfma.f32	s14, s15, s16
 800ab48:	eddf 7a47 	vldr	s15, [pc, #284]	@ 800ac68 <__ieee754_asinf+0x1ac>
 800ab4c:	eee7 7a08 	vfma.f32	s15, s14, s16
 800ab50:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 800ac6c <__ieee754_asinf+0x1b0>
 800ab54:	eea7 9a88 	vfma.f32	s18, s15, s16
 800ab58:	eddf 7a45 	vldr	s15, [pc, #276]	@ 800ac70 <__ieee754_asinf+0x1b4>
 800ab5c:	eee8 7a07 	vfma.f32	s15, s16, s14
 800ab60:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 800ac74 <__ieee754_asinf+0x1b8>
 800ab64:	eea7 7a88 	vfma.f32	s14, s15, s16
 800ab68:	eddf 7a43 	vldr	s15, [pc, #268]	@ 800ac78 <__ieee754_asinf+0x1bc>
 800ab6c:	eee7 7a08 	vfma.f32	s15, s14, s16
 800ab70:	eeb0 0a48 	vmov.f32	s0, s16
 800ab74:	eee7 8a88 	vfma.f32	s17, s15, s16
 800ab78:	f7ff fde4 	bl	800a744 <__ieee754_sqrtf>
 800ab7c:	4b3f      	ldr	r3, [pc, #252]	@ (800ac7c <__ieee754_asinf+0x1c0>)
 800ab7e:	ee29 9a08 	vmul.f32	s18, s18, s16
 800ab82:	429c      	cmp	r4, r3
 800ab84:	ee89 6a28 	vdiv.f32	s12, s18, s17
 800ab88:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800ab8c:	d93d      	bls.n	800ac0a <__ieee754_asinf+0x14e>
 800ab8e:	eea0 0a06 	vfma.f32	s0, s0, s12
 800ab92:	eddf 7a3b 	vldr	s15, [pc, #236]	@ 800ac80 <__ieee754_asinf+0x1c4>
 800ab96:	eee0 7a26 	vfma.f32	s15, s0, s13
 800ab9a:	ed9f 0a2c 	vldr	s0, [pc, #176]	@ 800ac4c <__ieee754_asinf+0x190>
 800ab9e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800aba2:	2d00      	cmp	r5, #0
 800aba4:	bfd8      	it	le
 800aba6:	eeb1 0a40 	vnegle.f32	s0, s0
 800abaa:	e79b      	b.n	800aae4 <__ieee754_asinf+0x28>
 800abac:	ee60 7a00 	vmul.f32	s15, s0, s0
 800abb0:	eddf 6a29 	vldr	s13, [pc, #164]	@ 800ac58 <__ieee754_asinf+0x19c>
 800abb4:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 800ac54 <__ieee754_asinf+0x198>
 800abb8:	ed9f 6a2c 	vldr	s12, [pc, #176]	@ 800ac6c <__ieee754_asinf+0x1b0>
 800abbc:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800abc0:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800ac60 <__ieee754_asinf+0x1a4>
 800abc4:	eee7 6a27 	vfma.f32	s13, s14, s15
 800abc8:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 800ac64 <__ieee754_asinf+0x1a8>
 800abcc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800abd0:	eddf 6a25 	vldr	s13, [pc, #148]	@ 800ac68 <__ieee754_asinf+0x1ac>
 800abd4:	eee7 6a27 	vfma.f32	s13, s14, s15
 800abd8:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 800ac5c <__ieee754_asinf+0x1a0>
 800abdc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800abe0:	eddf 6a23 	vldr	s13, [pc, #140]	@ 800ac70 <__ieee754_asinf+0x1b4>
 800abe4:	eee7 6a86 	vfma.f32	s13, s15, s12
 800abe8:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 800ac74 <__ieee754_asinf+0x1b8>
 800abec:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800abf0:	eddf 6a21 	vldr	s13, [pc, #132]	@ 800ac78 <__ieee754_asinf+0x1bc>
 800abf4:	eee6 6a27 	vfma.f32	s13, s12, s15
 800abf8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800abfc:	eee6 8aa7 	vfma.f32	s17, s13, s15
 800ac00:	eec7 7a28 	vdiv.f32	s15, s14, s17
 800ac04:	eea0 0a27 	vfma.f32	s0, s0, s15
 800ac08:	e76c      	b.n	800aae4 <__ieee754_asinf+0x28>
 800ac0a:	ee10 3a10 	vmov	r3, s0
 800ac0e:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800ac12:	f023 030f 	bic.w	r3, r3, #15
 800ac16:	ee07 3a10 	vmov	s14, r3
 800ac1a:	eea7 8a47 	vfms.f32	s16, s14, s14
 800ac1e:	ee70 5a00 	vadd.f32	s11, s0, s0
 800ac22:	ee30 0a07 	vadd.f32	s0, s0, s14
 800ac26:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800ac48 <__ieee754_asinf+0x18c>
 800ac2a:	ee88 5a00 	vdiv.f32	s10, s16, s0
 800ac2e:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 800ac84 <__ieee754_asinf+0x1c8>
 800ac32:	eee5 7a66 	vfms.f32	s15, s10, s13
 800ac36:	eed5 7a86 	vfnms.f32	s15, s11, s12
 800ac3a:	eeb0 6a40 	vmov.f32	s12, s0
 800ac3e:	eea7 6a66 	vfms.f32	s12, s14, s13
 800ac42:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800ac46:	e7aa      	b.n	800ab9e <__ieee754_asinf+0xe2>
 800ac48:	b33bbd2e 	.word	0xb33bbd2e
 800ac4c:	3fc90fdb 	.word	0x3fc90fdb
 800ac50:	7149f2ca 	.word	0x7149f2ca
 800ac54:	3a4f7f04 	.word	0x3a4f7f04
 800ac58:	3811ef08 	.word	0x3811ef08
 800ac5c:	3e2aaaab 	.word	0x3e2aaaab
 800ac60:	bd241146 	.word	0xbd241146
 800ac64:	3e4e0aa8 	.word	0x3e4e0aa8
 800ac68:	bea6b090 	.word	0xbea6b090
 800ac6c:	3d9dc62e 	.word	0x3d9dc62e
 800ac70:	bf303361 	.word	0xbf303361
 800ac74:	4001572d 	.word	0x4001572d
 800ac78:	c019d139 	.word	0xc019d139
 800ac7c:	3f799999 	.word	0x3f799999
 800ac80:	333bbd2e 	.word	0x333bbd2e
 800ac84:	3f490fdb 	.word	0x3f490fdb

0800ac88 <__ieee754_atan2f>:
 800ac88:	ee10 2a90 	vmov	r2, s1
 800ac8c:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800ac90:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800ac94:	b510      	push	{r4, lr}
 800ac96:	eef0 7a40 	vmov.f32	s15, s0
 800ac9a:	d806      	bhi.n	800acaa <__ieee754_atan2f+0x22>
 800ac9c:	ee10 0a10 	vmov	r0, s0
 800aca0:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800aca4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800aca8:	d904      	bls.n	800acb4 <__ieee754_atan2f+0x2c>
 800acaa:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800acae:	eeb0 0a67 	vmov.f32	s0, s15
 800acb2:	bd10      	pop	{r4, pc}
 800acb4:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800acb8:	d103      	bne.n	800acc2 <__ieee754_atan2f+0x3a>
 800acba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800acbe:	f000 b883 	b.w	800adc8 <atanf>
 800acc2:	1794      	asrs	r4, r2, #30
 800acc4:	f004 0402 	and.w	r4, r4, #2
 800acc8:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800accc:	b943      	cbnz	r3, 800ace0 <__ieee754_atan2f+0x58>
 800acce:	2c02      	cmp	r4, #2
 800acd0:	d05e      	beq.n	800ad90 <__ieee754_atan2f+0x108>
 800acd2:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800ada4 <__ieee754_atan2f+0x11c>
 800acd6:	2c03      	cmp	r4, #3
 800acd8:	bf08      	it	eq
 800acda:	eef0 7a47 	vmoveq.f32	s15, s14
 800acde:	e7e6      	b.n	800acae <__ieee754_atan2f+0x26>
 800ace0:	b941      	cbnz	r1, 800acf4 <__ieee754_atan2f+0x6c>
 800ace2:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800ada8 <__ieee754_atan2f+0x120>
 800ace6:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800adac <__ieee754_atan2f+0x124>
 800acea:	2800      	cmp	r0, #0
 800acec:	bfb8      	it	lt
 800acee:	eef0 7a47 	vmovlt.f32	s15, s14
 800acf2:	e7dc      	b.n	800acae <__ieee754_atan2f+0x26>
 800acf4:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800acf8:	d110      	bne.n	800ad1c <__ieee754_atan2f+0x94>
 800acfa:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800acfe:	f104 34ff 	add.w	r4, r4, #4294967295
 800ad02:	d107      	bne.n	800ad14 <__ieee754_atan2f+0x8c>
 800ad04:	2c02      	cmp	r4, #2
 800ad06:	d846      	bhi.n	800ad96 <__ieee754_atan2f+0x10e>
 800ad08:	4b29      	ldr	r3, [pc, #164]	@ (800adb0 <__ieee754_atan2f+0x128>)
 800ad0a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800ad0e:	edd3 7a00 	vldr	s15, [r3]
 800ad12:	e7cc      	b.n	800acae <__ieee754_atan2f+0x26>
 800ad14:	2c02      	cmp	r4, #2
 800ad16:	d841      	bhi.n	800ad9c <__ieee754_atan2f+0x114>
 800ad18:	4b26      	ldr	r3, [pc, #152]	@ (800adb4 <__ieee754_atan2f+0x12c>)
 800ad1a:	e7f6      	b.n	800ad0a <__ieee754_atan2f+0x82>
 800ad1c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800ad20:	d0df      	beq.n	800ace2 <__ieee754_atan2f+0x5a>
 800ad22:	1a5b      	subs	r3, r3, r1
 800ad24:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800ad28:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800ad2c:	da1a      	bge.n	800ad64 <__ieee754_atan2f+0xdc>
 800ad2e:	2a00      	cmp	r2, #0
 800ad30:	da01      	bge.n	800ad36 <__ieee754_atan2f+0xae>
 800ad32:	313c      	adds	r1, #60	@ 0x3c
 800ad34:	db19      	blt.n	800ad6a <__ieee754_atan2f+0xe2>
 800ad36:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800ad3a:	f7ff fceb 	bl	800a714 <fabsf>
 800ad3e:	f000 f843 	bl	800adc8 <atanf>
 800ad42:	eef0 7a40 	vmov.f32	s15, s0
 800ad46:	2c01      	cmp	r4, #1
 800ad48:	d012      	beq.n	800ad70 <__ieee754_atan2f+0xe8>
 800ad4a:	2c02      	cmp	r4, #2
 800ad4c:	d017      	beq.n	800ad7e <__ieee754_atan2f+0xf6>
 800ad4e:	2c00      	cmp	r4, #0
 800ad50:	d0ad      	beq.n	800acae <__ieee754_atan2f+0x26>
 800ad52:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800adb8 <__ieee754_atan2f+0x130>
 800ad56:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ad5a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800adbc <__ieee754_atan2f+0x134>
 800ad5e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ad62:	e7a4      	b.n	800acae <__ieee754_atan2f+0x26>
 800ad64:	eddf 7a10 	vldr	s15, [pc, #64]	@ 800ada8 <__ieee754_atan2f+0x120>
 800ad68:	e7ed      	b.n	800ad46 <__ieee754_atan2f+0xbe>
 800ad6a:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800adc0 <__ieee754_atan2f+0x138>
 800ad6e:	e7ea      	b.n	800ad46 <__ieee754_atan2f+0xbe>
 800ad70:	ee17 3a90 	vmov	r3, s15
 800ad74:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800ad78:	ee07 3a90 	vmov	s15, r3
 800ad7c:	e797      	b.n	800acae <__ieee754_atan2f+0x26>
 800ad7e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800adb8 <__ieee754_atan2f+0x130>
 800ad82:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ad86:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800adbc <__ieee754_atan2f+0x134>
 800ad8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ad8e:	e78e      	b.n	800acae <__ieee754_atan2f+0x26>
 800ad90:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800adbc <__ieee754_atan2f+0x134>
 800ad94:	e78b      	b.n	800acae <__ieee754_atan2f+0x26>
 800ad96:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800adc4 <__ieee754_atan2f+0x13c>
 800ad9a:	e788      	b.n	800acae <__ieee754_atan2f+0x26>
 800ad9c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800adc0 <__ieee754_atan2f+0x138>
 800ada0:	e785      	b.n	800acae <__ieee754_atan2f+0x26>
 800ada2:	bf00      	nop
 800ada4:	c0490fdb 	.word	0xc0490fdb
 800ada8:	3fc90fdb 	.word	0x3fc90fdb
 800adac:	bfc90fdb 	.word	0xbfc90fdb
 800adb0:	0801e84c 	.word	0x0801e84c
 800adb4:	0801e840 	.word	0x0801e840
 800adb8:	33bbbd2e 	.word	0x33bbbd2e
 800adbc:	40490fdb 	.word	0x40490fdb
 800adc0:	00000000 	.word	0x00000000
 800adc4:	3f490fdb 	.word	0x3f490fdb

0800adc8 <atanf>:
 800adc8:	b538      	push	{r3, r4, r5, lr}
 800adca:	ee10 5a10 	vmov	r5, s0
 800adce:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800add2:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800add6:	eef0 7a40 	vmov.f32	s15, s0
 800adda:	d310      	bcc.n	800adfe <atanf+0x36>
 800addc:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800ade0:	d904      	bls.n	800adec <atanf+0x24>
 800ade2:	ee70 7a00 	vadd.f32	s15, s0, s0
 800ade6:	eeb0 0a67 	vmov.f32	s0, s15
 800adea:	bd38      	pop	{r3, r4, r5, pc}
 800adec:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800af24 <atanf+0x15c>
 800adf0:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800af28 <atanf+0x160>
 800adf4:	2d00      	cmp	r5, #0
 800adf6:	bfc8      	it	gt
 800adf8:	eef0 7a47 	vmovgt.f32	s15, s14
 800adfc:	e7f3      	b.n	800ade6 <atanf+0x1e>
 800adfe:	4b4b      	ldr	r3, [pc, #300]	@ (800af2c <atanf+0x164>)
 800ae00:	429c      	cmp	r4, r3
 800ae02:	d810      	bhi.n	800ae26 <atanf+0x5e>
 800ae04:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800ae08:	d20a      	bcs.n	800ae20 <atanf+0x58>
 800ae0a:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800af30 <atanf+0x168>
 800ae0e:	ee30 7a07 	vadd.f32	s14, s0, s14
 800ae12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ae16:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800ae1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae1e:	dce2      	bgt.n	800ade6 <atanf+0x1e>
 800ae20:	f04f 33ff 	mov.w	r3, #4294967295
 800ae24:	e013      	b.n	800ae4e <atanf+0x86>
 800ae26:	f7ff fc75 	bl	800a714 <fabsf>
 800ae2a:	4b42      	ldr	r3, [pc, #264]	@ (800af34 <atanf+0x16c>)
 800ae2c:	429c      	cmp	r4, r3
 800ae2e:	d84f      	bhi.n	800aed0 <atanf+0x108>
 800ae30:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800ae34:	429c      	cmp	r4, r3
 800ae36:	d841      	bhi.n	800aebc <atanf+0xf4>
 800ae38:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800ae3c:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800ae40:	eea0 7a27 	vfma.f32	s14, s0, s15
 800ae44:	2300      	movs	r3, #0
 800ae46:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ae4a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ae4e:	1c5a      	adds	r2, r3, #1
 800ae50:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800ae54:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800af38 <atanf+0x170>
 800ae58:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800af3c <atanf+0x174>
 800ae5c:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800af40 <atanf+0x178>
 800ae60:	ee66 6a06 	vmul.f32	s13, s12, s12
 800ae64:	eee6 5a87 	vfma.f32	s11, s13, s14
 800ae68:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800af44 <atanf+0x17c>
 800ae6c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ae70:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800af48 <atanf+0x180>
 800ae74:	eee7 5a26 	vfma.f32	s11, s14, s13
 800ae78:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800af4c <atanf+0x184>
 800ae7c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ae80:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800af50 <atanf+0x188>
 800ae84:	eee7 5a26 	vfma.f32	s11, s14, s13
 800ae88:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800af54 <atanf+0x18c>
 800ae8c:	eea6 5a87 	vfma.f32	s10, s13, s14
 800ae90:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800af58 <atanf+0x190>
 800ae94:	eea5 7a26 	vfma.f32	s14, s10, s13
 800ae98:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800af5c <atanf+0x194>
 800ae9c:	eea7 5a26 	vfma.f32	s10, s14, s13
 800aea0:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800af60 <atanf+0x198>
 800aea4:	eea5 7a26 	vfma.f32	s14, s10, s13
 800aea8:	ee27 7a26 	vmul.f32	s14, s14, s13
 800aeac:	eea5 7a86 	vfma.f32	s14, s11, s12
 800aeb0:	ee27 7a87 	vmul.f32	s14, s15, s14
 800aeb4:	d121      	bne.n	800aefa <atanf+0x132>
 800aeb6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800aeba:	e794      	b.n	800ade6 <atanf+0x1e>
 800aebc:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800aec0:	ee30 7a67 	vsub.f32	s14, s0, s15
 800aec4:	ee30 0a27 	vadd.f32	s0, s0, s15
 800aec8:	2301      	movs	r3, #1
 800aeca:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800aece:	e7be      	b.n	800ae4e <atanf+0x86>
 800aed0:	4b24      	ldr	r3, [pc, #144]	@ (800af64 <atanf+0x19c>)
 800aed2:	429c      	cmp	r4, r3
 800aed4:	d80b      	bhi.n	800aeee <atanf+0x126>
 800aed6:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800aeda:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800aede:	eea0 7a27 	vfma.f32	s14, s0, s15
 800aee2:	2302      	movs	r3, #2
 800aee4:	ee70 6a67 	vsub.f32	s13, s0, s15
 800aee8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800aeec:	e7af      	b.n	800ae4e <atanf+0x86>
 800aeee:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800aef2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800aef6:	2303      	movs	r3, #3
 800aef8:	e7a9      	b.n	800ae4e <atanf+0x86>
 800aefa:	4a1b      	ldr	r2, [pc, #108]	@ (800af68 <atanf+0x1a0>)
 800aefc:	491b      	ldr	r1, [pc, #108]	@ (800af6c <atanf+0x1a4>)
 800aefe:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800af02:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800af06:	edd3 6a00 	vldr	s13, [r3]
 800af0a:	ee37 7a66 	vsub.f32	s14, s14, s13
 800af0e:	2d00      	cmp	r5, #0
 800af10:	ee37 7a67 	vsub.f32	s14, s14, s15
 800af14:	edd2 7a00 	vldr	s15, [r2]
 800af18:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800af1c:	bfb8      	it	lt
 800af1e:	eef1 7a67 	vneglt.f32	s15, s15
 800af22:	e760      	b.n	800ade6 <atanf+0x1e>
 800af24:	bfc90fdb 	.word	0xbfc90fdb
 800af28:	3fc90fdb 	.word	0x3fc90fdb
 800af2c:	3edfffff 	.word	0x3edfffff
 800af30:	7149f2ca 	.word	0x7149f2ca
 800af34:	3f97ffff 	.word	0x3f97ffff
 800af38:	3c8569d7 	.word	0x3c8569d7
 800af3c:	3d4bda59 	.word	0x3d4bda59
 800af40:	bd6ef16b 	.word	0xbd6ef16b
 800af44:	3d886b35 	.word	0x3d886b35
 800af48:	3dba2e6e 	.word	0x3dba2e6e
 800af4c:	3e124925 	.word	0x3e124925
 800af50:	3eaaaaab 	.word	0x3eaaaaab
 800af54:	bd15a221 	.word	0xbd15a221
 800af58:	bd9d8795 	.word	0xbd9d8795
 800af5c:	bde38e38 	.word	0xbde38e38
 800af60:	be4ccccd 	.word	0xbe4ccccd
 800af64:	401bffff 	.word	0x401bffff
 800af68:	0801e868 	.word	0x0801e868
 800af6c:	0801e858 	.word	0x0801e858

0800af70 <_init>:
 800af70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af72:	bf00      	nop
 800af74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af76:	bc08      	pop	{r3}
 800af78:	469e      	mov	lr, r3
 800af7a:	4770      	bx	lr

0800af7c <_fini>:
 800af7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af7e:	bf00      	nop
 800af80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af82:	bc08      	pop	{r3}
 800af84:	469e      	mov	lr, r3
 800af86:	4770      	bx	lr
