5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd param12.vcd -o param12.cdd -v param12.v
3 0 $root $root NA 0 0 1
3 0 main main param12.v 1 14 1
3 0 foo main.a param12.v 16 30 1
2 1 0 0 1 4e 21002 0 0 1 2 2
1 A 0 80000 1 0 31 0 32 1 5 0 0 0 0 0 0 0
1 B 0 80000 1 0 31 0 32 1 10 1 0 0 0 0 0 0
1 C 0 80000 1 0 31 0 32 1 10 0 0 0 0 0 0 0
1 a 22 3000f 1 0 2 0 3 1 2a
1 b 23 3000f 1 0 19 0 20 1 aa aa aa aa aa
1 c 24 3000f 1 0 3 0 4 1 aa
4 1 0 0
