<html><body><samp><pre>
<!@TC:1588646740>
#Build: Synplify Pro (R) P-2019.03M-SP1-1, Build 266R, Dec  6 2019
#install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
#OS: Windows 8 6.2
#Hostname: PHOENIX136DESKY

# Mon May  4 22:45:40 2020

#Implementation: synthesis


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2019q2p1, Build 265R, Built Dec  6 2019 09:07:42</a>

@N: : <!@TM:1588646746> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp2019q2p1, Build 273R, Built Dec 16 2019 13:19:32</a>

@N: : <!@TM:1588646746> | Running in 64-bit mode 
@N: : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\FIFO_CDC_test\FIFO_CDC_test.vhd:17:7:17:20:@N::@XP_MSG">FIFO_CDC_test.vhd(17)</a><!@TM:1588646746> | Top entity is set to FIFO_CDC_test.
File C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\generic\smartfusion2.vhd changed - recompiling
File E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\LED_inverter_dimmer.vhd changed - recompiling
File E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd changed - recompiling
File E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd changed - recompiling
File E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_write_test.vhd changed - recompiling
File E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\FCCC_C0\FCCC_C0.vhd changed - recompiling
File E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\Gray_Code_Counter.vhd changed - recompiling
File C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\vhd\math_real.vhd changed - recompiling
File E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd changed - recompiling
File E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd changed - recompiling
File E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0.vhd changed - recompiling
File E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\FIFO_CDC_test\FIFO_CDC_test.vhd changed - recompiling
VHDL syntax check successful!
File E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd changed - recompiling
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\vhd2008\std1164.vhd:888:16:888:18:@N:CD231:@XP_MSG">std1164.vhd(888)</a><!@TM:1588646746> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\FIFO_CDC_test\FIFO_CDC_test.vhd:17:7:17:20:@N:CD630:@XP_MSG">FIFO_CDC_test.vhd(17)</a><!@TM:1588646746> | Synthesizing work.fifo_cdc_test.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0.vhd:17:7:17:13:@N:CD630:@XP_MSG">OSC_C0.vhd(17)</a><!@TM:1588646746> | Synthesizing work.osc_c0.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:8:7:8:26:@N:CD630:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(8)</a><!@TM:1588646746> | Synthesizing work.osc_c0_osc_c0_0_osc.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd:19:7:19:21:@N:CD630:@XP_MSG">osc_comps.vhd(19)</a><!@TM:1588646746> | Synthesizing work.rcosc_25_50mhz.def_arch.
Post processing for work.rcosc_25_50mhz.def_arch
Post processing for work.osc_c0_osc_c0_0_osc.def_arch
Running optimization stage 1 on OSC_C0_OSC_C0_0_OSC .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:16:10:16:20:@W:CL240:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(16)</a><!@TM:1588646746> | Signal XTLOSC_O2F is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:15:10:15:20:@W:CL240:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(15)</a><!@TM:1588646746> | Signal XTLOSC_CCC is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:14:10:14:24:@W:CL240:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(14)</a><!@TM:1588646746> | Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:13:10:13:24:@W:CL240:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(13)</a><!@TM:1588646746> | Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:12:10:12:28:@W:CL240:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(12)</a><!@TM:1588646746> | Signal RCOSC_25_50MHZ_O2F is floating; a simulation mismatch is possible.</font>
Post processing for work.osc_c0.rtl
Running optimization stage 1 on OSC_C0 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\LED_inverter_dimmer.vhd:24:7:24:26:@N:CD630:@XP_MSG">LED_inverter_dimmer.vhd(24)</a><!@TM:1588646746> | Synthesizing work.led_inverter_dimmer.architecture_led_inverter_dimmer.
Post processing for work.led_inverter_dimmer.architecture_led_inverter_dimmer
Running optimization stage 1 on LED_inverter_dimmer .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_write_test.vhd:24:7:24:22:@N:CD630:@XP_MSG">fifo_write_test.vhd(24)</a><!@TM:1588646746> | Synthesizing work.fifo_write_test.architecture_fifo_write_test.
Post processing for work.fifo_write_test.architecture_fifo_write_test
Running optimization stage 1 on fifo_write_test .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd:24:7:24:21:@N:CD630:@XP_MSG">fifo_read_test.vhd(24)</a><!@TM:1588646746> | Synthesizing work.fifo_read_test.architecture_fifo_read_test.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd:67:12:67:26:@N:CD604:@XP_MSG">fifo_read_test.vhd(67)</a><!@TM:1588646746> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd:50:4:50:11:@W:CG296:@XP_MSG">fifo_read_test.vhd(50)</a><!@TM:1588646746> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd:54:13:54:18:@W:CG290:@XP_MSG">fifo_read_test.vhd(54)</a><!@TM:1588646746> | Referenced variable bytes is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd:56:66:56:73:@W:CG290:@XP_MSG">fifo_read_test.vhd(56)</a><!@TM:1588646746> | Referenced variable counter is not in sensitivity list.</font>
Post processing for work.fifo_read_test.architecture_fifo_read_test
Running optimization stage 1 on fifo_read_test .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd:106:8:106:10:@A:CL282:@XP_MSG">fifo_read_test.vhd(106)</a><!@TM:1588646746> | Feedback mux created for signal next_byte[1:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd:106:8:106:10:@A:CL282:@XP_MSG">fifo_read_test.vhd(106)</a><!@TM:1588646746> | Feedback mux created for signal buttons_last[1:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd:26:7:26:15:@N:CD630:@XP_MSG">FIFO_CDC.vhd(26)</a><!@TM:1588646746> | Synthesizing work.fifo_cdc.architecture_fifo_cdc.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd:418:12:418:26:@N:CD604:@XP_MSG">FIFO_CDC.vhd(418)</a><!@TM:1588646746> | OTHERS clause is not synthesized.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd:548:12:548:26:@N:CD604:@XP_MSG">FIFO_CDC.vhd(548)</a><!@TM:1588646746> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd:66:11:66:17:@W:CD638:@XP_MSG">FIFO_CDC.vhd(66)</a><!@TM:1588646746> | Signal int_on is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd:67:11:67:17:@W:CD638:@XP_MSG">FIFO_CDC.vhd(67)</a><!@TM:1588646746> | Signal mst_on is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\Gray_Code_Counter.vhd:27:7:27:24:@N:CD630:@XP_MSG">Gray_Code_Counter.vhd(27)</a><!@TM:1588646746> | Synthesizing work.gray_code_counter.architecture_gray_code_counter.
Post processing for work.gray_code_counter.architecture_gray_code_counter
Running optimization stage 1 on Gray_Code_Counter .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC_LSRAM.vhd:33:7:33:21:@N:CD630:@XP_MSG">FIFO_CDC_LSRAM.vhd(33)</a><!@TM:1588646746> | Synthesizing work.fifo_cdc_lsram.architecture_fifo_cdc_lsram.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\generic\smartfusion2.vhd:588:10:588:17:@N:CD630:@XP_MSG">smartfusion2.vhd(588)</a><!@TM:1588646746> | Synthesizing smartfusion2.ram1k18.syn_black_box.
Post processing for smartfusion2.ram1k18.syn_black_box
Post processing for work.fifo_cdc_lsram.architecture_fifo_cdc_lsram
Running optimization stage 1 on FIFO_CDC_LSRAM .......
Post processing for work.fifo_cdc.architecture_fifo_cdc
Running optimization stage 1 on FIFO_CDC .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd:321:8:321:10:@W:CL169:@XP_MSG">FIFO_CDC.vhd(321)</a><!@TM:1588646746> | Pruning unused register p_W_sync.W_raddr_next_0_2(10 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd:321:8:321:10:@W:CL169:@XP_MSG">FIFO_CDC.vhd(321)</a><!@TM:1588646746> | Pruning unused register p_W_sync.W_raddr_next_1_2(10 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd:282:8:282:10:@W:CL169:@XP_MSG">FIFO_CDC.vhd(282)</a><!@TM:1588646746> | Pruning unused register BYTES_sig_3(1 downto 0). Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\FCCC_C0\FCCC_C0.vhd:17:7:17:14:@N:CD630:@XP_MSG">FCCC_C0.vhd(17)</a><!@TM:1588646746> | Synthesizing work.fccc_c0.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.vhd:8:7:8:29:@N:CD630:@XP_MSG">FCCC_C0_FCCC_C0_0_FCCC.vhd(8)</a><!@TM:1588646746> | Synthesizing work.fccc_c0_fccc_c0_0_fccc.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\generic\smartfusion2.vhd:798:10:798:13:@N:CD630:@XP_MSG">smartfusion2.vhd(798)</a><!@TM:1588646746> | Synthesizing smartfusion2.ccc.syn_black_box.
Post processing for smartfusion2.ccc.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\generic\smartfusion2.vhd:562:10:562:16:@N:CD630:@XP_MSG">smartfusion2.vhd(562)</a><!@TM:1588646746> | Synthesizing smartfusion2.clkint.syn_black_box.
Post processing for smartfusion2.clkint.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\generic\smartfusion2.vhd:576:10:576:13:@N:CD630:@XP_MSG">smartfusion2.vhd(576)</a><!@TM:1588646746> | Synthesizing smartfusion2.gnd.syn_black_box.
Post processing for smartfusion2.gnd.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\generic\smartfusion2.vhd:582:10:582:13:@N:CD630:@XP_MSG">smartfusion2.vhd(582)</a><!@TM:1588646746> | Synthesizing smartfusion2.vcc.syn_black_box.
Post processing for smartfusion2.vcc.syn_black_box
Post processing for work.fccc_c0_fccc_c0_0_fccc.def_arch
Running optimization stage 1 on FCCC_C0_FCCC_C0_0_FCCC .......
Post processing for work.fccc_c0.rtl
Running optimization stage 1 on FCCC_C0 .......
Post processing for work.fifo_cdc_test.rtl
Running optimization stage 1 on FIFO_CDC_test .......
Running optimization stage 2 on FCCC_C0_FCCC_C0_0_FCCC .......
Running optimization stage 2 on FCCC_C0 .......
Running optimization stage 2 on FIFO_CDC_LSRAM .......
Running optimization stage 2 on Gray_Code_Counter .......
Running optimization stage 2 on FIFO_CDC .......
Running optimization stage 2 on fifo_read_test .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd:106:8:106:10:@N:CL201:@XP_MSG">fifo_read_test.vhd(106)</a><!@TM:1588646746> | Trying to extract state machine for register states.
Extracted state machine for register states
State machine has 4 reachable states with original encodings of:
   0000000000000000000000000000000
   0000000000000000000000000000001
   0000000000000000000000000000010
   0000000000000000000000000000011
Running optimization stage 2 on fifo_write_test .......
Running optimization stage 2 on LED_inverter_dimmer .......
Running optimization stage 2 on OSC_C0_OSC_C0_0_OSC .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:10:10:10:13:@N:CL159:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(10)</a><!@TM:1588646746> | Input XTL is unused.
Running optimization stage 2 on OSC_C0 .......
Running optimization stage 2 on FIFO_CDC_test .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_vhdl Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 95MB peak: 98MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime

Process completed successfully.
# Mon May  4 22:45:45 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2019q2p1, Build 265R, Built Dec  6 2019 09:07:42</a>

@N: : <!@TM:1588646746> | Running in 64-bit mode 
File E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 86MB peak: 87MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May  4 22:45:46 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\synwork\FIFO_CDC_test_comp.rt.csv:@XP_FILE">FIFO_CDC_test_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 18MB peak: 19MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime

Process completed successfully.
# Mon May  4 22:45:46 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1588646740>
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2019q2p1, Build 265R, Built Dec  6 2019 09:07:42</a>

@N: : <!@TM:1588646747> | Running in 64-bit mode 
File E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\synwork\FIFO_CDC_test_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 87MB peak: 87MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May  4 22:45:47 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1588646740>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1588646740>
# Mon May  4 22:45:47 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version mapact, Build 2737R, Built Jan 20 2020 09:12:46</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 116MB)

Reading constraint file: E:\Github_Repos\FIFO_CDC\FIFO_CDC\designer\FIFO_CDC_test\synthesis.fdc
Linked File:  <a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test_scck.rpt:@XP_FILE">FIFO_CDC_test_scck.rpt</a>
Printing clock  summary report in "E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1588646749> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1588646749> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1588646749> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 127MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 127MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 127MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 129MB)

@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1588646749> | Applying syn_allowed_resources blockrams=21 on top level netlist FIFO_CDC_test  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 161MB peak: 161MB)

<font color=#A52A2A>@W:<a href="@W:MT686:@XP_HELP">MT686</a> : <a href="e:\github_repos\fifo_cdc\fifo_cdc\designer\fifo_cdc_test\synthesis.fdc:8:0:8:1:@W:MT686:@XP_MSG">synthesis.fdc(8)</a><!@TM:1588646749> | No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL0 </font>
<font color=#A52A2A>@W:<a href="@W:MT686:@XP_HELP">MT686</a> : <a href="e:\github_repos\fifo_cdc\fifo_cdc\designer\fifo_cdc_test\synthesis.fdc:9:0:9:1:@W:MT686:@XP_MSG">synthesis.fdc(9)</a><!@TM:1588646749> | No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL1 </font>


<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                         Requested     Requested     Clock                                                          Clock                Clock
Level     Clock                                         Frequency     Period        Type                                                           Group                Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      20.000        declared                                                       default_clkgroup     0    
1 .         FCCC_C0_0/FCCC_C0_0/GL0                     125.0 MHz     8.000         generated (from OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup     175  
1 .         FCCC_C0_0/FCCC_C0_0/GL1                     100.0 MHz     10.000        generated (from OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup     143  
                                                                                                                                                                             
0 -       System                                        100.0 MHz     10.000        system                                                         system_clkgroup      0    
=============================================================================================================================================================================



Clock Load Summary
***********************

                                              Clock     Source                                                        Clock Pin                    Non-clock Pin     Non-clock Pin                       
Clock                                         Load      Pin                                                           Seq Example                  Seq Example       Comb Example                        
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT     0         OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     -                            -                 -                                   
FCCC_C0_0/FCCC_C0_0/GL0                       175       FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0(CCC)                         fifo_write_test_0.W_EN.C     -                 FCCC_C0_0.FCCC_C0_0.GL0_INST.I(BUFG)
FCCC_C0_0/FCCC_C0_0/GL1                       143       FCCC_C0_0.FCCC_C0_0.CCC_INST.GL1(CCC)                         fifo_read_test_0.R_EN.C      -                 FCCC_C0_0.FCCC_C0_0.GL1_INST.I(BUFG)
                                                                                                                                                                                                         
System                                        0         -                                                             -                            -                 -                                   
=========================================================================================================================================================================================================

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1588646749> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1588646749> | Writing default property annotation file E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 162MB peak: 162MB)

Encoding state machine states[0:3] (in view: work.fifo_read_test(architecture_fifo_read_test))
original code -> new code
   0000000000000000000000000000000 -> 00
   0000000000000000000000000000001 -> 01
   0000000000000000000000000000010 -> 10
   0000000000000000000000000000011 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_read_test.vhd:106:8:106:10:@N:MO225:@XP_MSG">fifo_read_test.vhd(106)</a><!@TM:1588646749> | There are no possible illegal states for state machine states[0:3] (in view: work.fifo_read_test(architecture_fifo_read_test)); safe FSM implementation is not required.

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 162MB peak: 162MB)

<font color=#A52A2A>@W:<a href="@W:MF511:@XP_HELP">MF511</a> : <!@TM:1588646749> | Found issues with constraints. Please check constraint checker report "E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test_cck.rpt" .</font> 

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 163MB peak: 163MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 81MB peak: 164MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May  4 22:45:49 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1588646740>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1588646740>
# Mon May  4 22:45:49 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
<a name=mapperReport7></a>Synopsys Generic Technology Mapper, Version mapact, Build 2737R, Built Jan 20 2020 09:12:46</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 116MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1588646767> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1588646767> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1588646767> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 127MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 127MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 127MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 127MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 158MB peak: 158MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 161MB peak: 161MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd:40:2:40:4:@N:MO231:@XP_MSG">fifo_write_test.vhd(40)</a><!@TM:1588646767> | Found counter in view:work.FIFO_CDC_test(rtl) instance fifo_write_test_0.counter[31:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd:422:11:422:37:@N:MF179:@XP_MSG">fifo_cdc.vhd(422)</a><!@TM:1588646767> | Found 11 by 11 bit equality operator ('==') p_W_logic_c\.un22_w_adr_gray (in view: work.FIFO_CDC(architecture_fifo_cdc))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd:422:41:422:67:@N:MF179:@XP_MSG">fifo_cdc.vhd(422)</a><!@TM:1588646767> | Found 11 by 11 bit equality operator ('==') p_W_logic_c\.un24_w_adr_gray (in view: work.FIFO_CDC(architecture_fifo_cdc))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd:509:23:509:49:@N:MF179:@XP_MSG">fifo_cdc.vhd(509)</a><!@TM:1588646767> | Found 11 by 11 bit equality operator ('==') p_R_logic_s\.un8_r_adr_gray (in view: work.FIFO_CDC(architecture_fifo_cdc))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd:509:53:509:84:@N:MF179:@XP_MSG">fifo_cdc.vhd(509)</a><!@TM:1588646767> | Found 11 by 11 bit equality operator ('==') p_R_logic_s\.un10_r_adr_gray (in view: work.FIFO_CDC(architecture_fifo_cdc))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd:530:44:530:76:@N:MF179:@XP_MSG">fifo_cdc.vhd(530)</a><!@TM:1588646767> | Found 11 by 11 bit equality operator ('==') p_R_logic_c\.un1_R_adr_gray_1 (in view: work.FIFO_CDC(architecture_fifo_cdc))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd:530:12:530:39:@N:MF179:@XP_MSG">fifo_cdc.vhd(530)</a><!@TM:1588646767> | Found 11 by 11 bit equality operator ('==') p_R_logic_c\.un1_R_adr_gray_1_1 (in view: work.FIFO_CDC(architecture_fifo_cdc))
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\github_repos\fifo_cdc\fifo_cdc\hdl\gray_code_counter.vhd:50:8:50:10:@N:MO231:@XP_MSG">gray_code_counter.vhd(50)</a><!@TM:1588646767> | Found counter in view:work.Gray_Code_Counter_0(architecture_gray_code_counter) instance bin_cntr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\github_repos\fifo_cdc\fifo_cdc\hdl\gray_code_counter.vhd:50:8:50:10:@N:MO231:@XP_MSG">gray_code_counter.vhd(50)</a><!@TM:1588646767> | Found counter in view:work.Gray_Code_Counter_1(architecture_gray_code_counter) instance bin_cntr[10:0] 
Encoding state machine states[0:3] (in view: work.fifo_read_test(architecture_fifo_read_test))
original code -> new code
   0000000000000000000000000000000 -> 00
   0000000000000000000000000000001 -> 01
   0000000000000000000000000000010 -> 10
   0000000000000000000000000000011 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_read_test.vhd:106:8:106:10:@N:MO225:@XP_MSG">fifo_read_test.vhd(106)</a><!@TM:1588646767> | There are no possible illegal states for state machine states[0:3] (in view: work.fifo_read_test(architecture_fifo_read_test)); safe FSM implementation is not required.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_read_test.vhd:71:2:71:4:@N:MO231:@XP_MSG">fifo_read_test.vhd(71)</a><!@TM:1588646767> | Found counter in view:work.fifo_read_test(architecture_fifo_read_test) instance counter[31:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_read_test.vhd:89:19:89:40:@N:MF179:@XP_MSG">fifo_read_test.vhd(89)</a><!@TM:1588646767> | Found 32 by 32 bit equality operator ('==') un3_fifo_ready_sig2 (in view: work.fifo_read_test(architecture_fifo_read_test))

Starting factoring (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 163MB peak: 163MB)


Finished factoring (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 166MB peak: 166MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 166MB peak: 166MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 166MB peak: 166MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 167MB peak: 167MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:12s; Memory used current: 167MB peak: 167MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 167MB peak: 168MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 167MB peak: 168MB)


Finished preparing to map (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 168MB peak: 168MB)


Finished technology mapping (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 169MB peak: 169MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:13s		    -3.66ns		 336 /       314
   2		0h:00m:13s		    -3.66ns		 293 /       314
   3		0h:00m:13s		    -3.42ns		 293 /       314

   4		0h:00m:13s		    -3.42ns		 293 /       314


   5		0h:00m:13s		    -3.42ns		 293 /       314
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1588646767> | Promoting Net LOCK_arst on CLKINT  I_74  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:13s; Memory used current: 169MB peak: 170MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 169MB peak: 170MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 316 clock pin(s) of sequential element(s)
0 instances converted, 316 sequential instances remain driven by gated/generated clocks

=========================================================================== Gated/Generated Clocks ===========================================================================
Clock Tree ID     Driving Element                  Drive Element Type     Fanout     Sample Instance                   Explanation                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:FCCC_C0_0.FCCC_C0_0.CCC_INST@|E:fifo_write_test_0.counter[31]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       FCCC_C0_0.FCCC_C0_0.CCC_INST     CCC                    175        fifo_write_test_0.counter[31]     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:FCCC_C0_0.FCCC_C0_0.CCC_INST@|E:fifo_read_test_0.counter[31]@|F:@syn_sample_clock_path1==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       FCCC_C0_0.FCCC_C0_0.CCC_INST     CCC                    141        fifo_read_test_0.counter[31]      No gated clock conversion method for cell cell:ACG4.SLE
==============================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 141MB peak: 170MB)

Writing Analyst data base E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\synwork\FIFO_CDC_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 169MB peak: 170MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1588646767> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1588646767> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:14s; Memory used current: 170MB peak: 170MB)


Start final timing analysis (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 169MB peak: 170MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="e:\github_repos\fifo_cdc\fifo_cdc\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.vhd:110:4:110:12:@W:MT246:@XP_MSG">fccc_c0_fccc_c0_0_fccc.vhd(110)</a><!@TM:1588646767> | Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1588646767> | Found clock OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1588646767> | Found clock FCCC_C0_0/FCCC_C0_0/GL0 with period 8.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1588646767> | Found clock FCCC_C0_0/FCCC_C0_0/GL1 with period 10.00ns  


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Mon May  4 22:46:06 2020
#


Top view:               FIFO_CDC_test
Requested Frequency:    50.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    E:\Github_Repos\FIFO_CDC\FIFO_CDC\designer\FIFO_CDC_test\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1588646767> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1588646767> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -2.532

                                              Requested     Estimated     Requested     Estimated                Clock                                                          Clock           
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type                                                           Group           
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C0_0/FCCC_C0_0/GL0                       125.0 MHz     55.2 MHz      8.000         18.128        -2.532     generated (from OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup
FCCC_C0_0/FCCC_C0_0/GL1                       100.0 MHz     44.1 MHz      10.000        22.660        0.130      generated (from OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup
OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      NA            20.000        NA            NA         declared                                                       default_clkgroup
System                                        100.0 MHz     474.3 MHz     10.000        2.109         7.891      system                                                         system_clkgroup 
================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------
Starting                 Ending                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------
System                   FCCC_C0_0/FCCC_C0_0/GL1  |  10.000      7.892   |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_0/FCCC_C0_0/GL0  FCCC_C0_0/FCCC_C0_0/GL0  |  8.000       2.444   |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_0/FCCC_C0_0/GL0  FCCC_C0_0/FCCC_C0_0/GL1  |  2.000       -2.532  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_0/FCCC_C0_0/GL1  FCCC_C0_0/FCCC_C0_0/GL0  |  2.000       0.130   |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_0/FCCC_C0_0/GL1  FCCC_C0_0/FCCC_C0_0/GL1  |  10.000      5.019   |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: FCCC_C0_0/FCCC_C0_0/GL0</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                                         Arrival           
Instance                                 Reference                   Type        Pin            Net                       Time        Slack 
                                         Clock                                                                                              
--------------------------------------------------------------------------------------------------------------------------------------------
FIFO_CDC_0.FIFO_CDC_LSRAM_0.DPSRAM_0     FCCC_C0_0/FCCC_C0_0/GL0     RAM1K18     B_DOUT[11]     FIFO_CDC_0_R_DATA[10]     2.289       -2.532
FIFO_CDC_0.FIFO_CDC_LSRAM_0.DPSRAM_0     FCCC_C0_0/FCCC_C0_0/GL0     RAM1K18     B_DOUT[9]      FIFO_CDC_0_R_DATA[8]      2.289       -2.487
FIFO_CDC_0.FIFO_CDC_LSRAM_0.DPSRAM_0     FCCC_C0_0/FCCC_C0_0/GL0     RAM1K18     B_DOUT[14]     FIFO_CDC_0_R_DATA[13]     2.289       -2.070
FIFO_CDC_0.FIFO_CDC_LSRAM_0.DPSRAM_0     FCCC_C0_0/FCCC_C0_0/GL0     RAM1K18     B_DOUT[16]     FIFO_CDC_0_R_DATA[15]     2.289       -2.054
FIFO_CDC_0.FIFO_CDC_LSRAM_0.DPSRAM_0     FCCC_C0_0/FCCC_C0_0/GL0     RAM1K18     B_DOUT[1]      FIFO_CDC_0_R_DATA[1]      2.289       -1.896
FIFO_CDC_0.FIFO_CDC_LSRAM_0.DPSRAM_0     FCCC_C0_0/FCCC_C0_0/GL0     RAM1K18     B_DOUT[3]      FIFO_CDC_0_R_DATA[3]      2.289       -1.880
FIFO_CDC_0.FIFO_CDC_LSRAM_0.DPSRAM_0     FCCC_C0_0/FCCC_C0_0/GL0     RAM1K18     B_DOUT[5]      FIFO_CDC_0_R_DATA[5]      2.289       -1.863
FIFO_CDC_0.FIFO_CDC_LSRAM_0.DPSRAM_0     FCCC_C0_0/FCCC_C0_0/GL0     RAM1K18     B_DOUT[7]      FIFO_CDC_0_R_DATA[7]      2.289       -1.847
FIFO_CDC_0.FIFO_CDC_LSRAM_0.DPSRAM_0     FCCC_C0_0/FCCC_C0_0/GL0     RAM1K18     B_DOUT[0]      FIFO_CDC_0_R_DATA[0]      2.289       -1.835
FIFO_CDC_0.FIFO_CDC_LSRAM_0.DPSRAM_0     FCCC_C0_0/FCCC_C0_0/GL0     RAM1K18     B_DOUT[2]      FIFO_CDC_0_R_DATA[2]      2.289       -1.818
============================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                           Starting                                                                                      Required           
Instance                                   Reference                   Type        Pin          Net                                      Time         Slack 
                                           Clock                                                                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
fifo_read_test_0.LEDs[7]                   FCCC_C0_0/FCCC_C0_0/GL0     SLE         D            un3_fifo_ready_sig2_0_data_tmp_i[15]     1.745        -2.532
FIFO_CDC_0.FIFO_CDC_LSRAM_0.DPSRAM_0       FCCC_C0_0/FCCC_C0_0/GL0     RAM1K18     A_WEN[0]     W_WEN                                    1.529        0.247 
FIFO_CDC_0.FIFO_CDC_LSRAM_0.DPSRAM_0       FCCC_C0_0/FCCC_C0_0/GL0     RAM1K18     A_WEN[1]     W_WEN                                    1.529        0.247 
FIFO_CDC_0.p_R_sync\.R_waddr_next_1[0]     FCCC_C0_0/FCCC_C0_0/GL0     SLE         D            W_adr_gray_1[0]                          1.745        0.912 
FIFO_CDC_0.p_R_sync\.R_waddr_next_1[1]     FCCC_C0_0/FCCC_C0_0/GL0     SLE         D            W_adr_gray_1[1]                          1.745        0.912 
FIFO_CDC_0.p_R_sync\.R_waddr_next_1[2]     FCCC_C0_0/FCCC_C0_0/GL0     SLE         D            W_adr_gray_1[2]                          1.745        0.912 
FIFO_CDC_0.p_R_sync\.R_waddr_next_1[3]     FCCC_C0_0/FCCC_C0_0/GL0     SLE         D            W_adr_gray_1[3]                          1.745        0.912 
FIFO_CDC_0.p_R_sync\.R_waddr_next_1[4]     FCCC_C0_0/FCCC_C0_0/GL0     SLE         D            W_adr_gray_1[4]                          1.745        0.912 
FIFO_CDC_0.p_R_sync\.R_waddr_next_1[5]     FCCC_C0_0/FCCC_C0_0/GL0     SLE         D            W_adr_gray_1[5]                          1.745        0.912 
FIFO_CDC_0.p_R_sync\.R_waddr_next_1[6]     FCCC_C0_0/FCCC_C0_0/GL0     SLE         D            W_adr_gray_1[6]                          1.745        0.912 
============================================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test.srr:srsfE:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test.srs:fp:42369:47451:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      2.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.745

    - Propagation time:                      4.277
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.532

    Number of logic level(s):                13
    Starting point:                          FIFO_CDC_0.FIFO_CDC_LSRAM_0.DPSRAM_0 / B_DOUT[11]
    Ending point:                            fifo_read_test_0.LEDs[7] / D
    The start point is clocked by            FCCC_C0_0/FCCC_C0_0/GL0 [rising] on pin B_CLK
    The end   point is clocked by            FCCC_C0_0/FCCC_C0_0/GL1 [rising] on pin CLK

Instance / Net                                                  Pin            Pin               Arrival     No. of    
Name                                                Type        Name           Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
FIFO_CDC_0.FIFO_CDC_LSRAM_0.DPSRAM_0                RAM1K18     B_DOUT[11]     Out     2.289     2.289       -         
FIFO_CDC_0_R_DATA[10]                               Net         -              -       0.248     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_33_RNO     CFG3        C              In      -         2.537       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_33_RNO     CFG3        Y              Out     0.226     2.763       -         
N_137_mux_i_1                                       Net         -              -       0.248     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_33         ARI1        D              In      -         3.011       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_33         ARI1        FCO            Out     0.505     3.517       -         
un3_fifo_ready_sig2_0_data_tmp[5]                   Net         -              -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_39         ARI1        FCI            In      -         3.517       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_39         ARI1        FCO            Out     0.016     3.533       -         
un3_fifo_ready_sig2_0_data_tmp[6]                   Net         -              -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_27         ARI1        FCI            In      -         3.533       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_27         ARI1        FCO            Out     0.016     3.549       -         
un3_fifo_ready_sig2_0_data_tmp[7]                   Net         -              -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_93         ARI1        FCI            In      -         3.549       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_93         ARI1        FCO            Out     0.016     3.566       -         
un3_fifo_ready_sig2_0_data_tmp[8]                   Net         -              -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_57         ARI1        FCI            In      -         3.566       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_57         ARI1        FCO            Out     0.016     3.582       -         
un3_fifo_ready_sig2_0_data_tmp[9]                   Net         -              -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_63         ARI1        FCI            In      -         3.582       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_63         ARI1        FCO            Out     0.016     3.598       -         
un3_fifo_ready_sig2_0_data_tmp[10]                  Net         -              -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_21         ARI1        FCI            In      -         3.598       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_21         ARI1        FCO            Out     0.016     3.614       -         
un3_fifo_ready_sig2_0_data_tmp[11]                  Net         -              -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_69         ARI1        FCI            In      -         3.614       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_69         ARI1        FCO            Out     0.016     3.631       -         
un3_fifo_ready_sig2_0_data_tmp[12]                  Net         -              -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_81         ARI1        FCI            In      -         3.631       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_81         ARI1        FCO            Out     0.016     3.647       -         
un3_fifo_ready_sig2_0_data_tmp[13]                  Net         -              -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_87         ARI1        FCI            In      -         3.647       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_87         ARI1        FCO            Out     0.016     3.663       -         
un3_fifo_ready_sig2_0_data_tmp[14]                  Net         -              -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_45         ARI1        FCI            In      -         3.663       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_45         ARI1        FCO            Out     0.016     3.680       -         
un3_fifo_ready_sig2_0_data_tmp[15]                  Net         -              -       0.248     -           1         
fifo_read_test_0.LEDs_RNO[7]                        CFG1        A              In      -         3.928       -         
fifo_read_test_0.LEDs_RNO[7]                        CFG1        Y              Out     0.100     4.028       -         
un3_fifo_ready_sig2_0_data_tmp_i[15]                Net         -              -       0.248     -           1         
fifo_read_test_0.LEDs[7]                            SLE         D              In      -         4.277       -         
=======================================================================================================================
Total path delay (propagation time + setup) of 4.532 is 3.538(78.1%) logic and 0.994(21.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.745

    - Propagation time:                      4.232
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.487

    Number of logic level(s):                14
    Starting point:                          FIFO_CDC_0.FIFO_CDC_LSRAM_0.DPSRAM_0 / B_DOUT[9]
    Ending point:                            fifo_read_test_0.LEDs[7] / D
    The start point is clocked by            FCCC_C0_0/FCCC_C0_0/GL0 [rising] on pin B_CLK
    The end   point is clocked by            FCCC_C0_0/FCCC_C0_0/GL1 [rising] on pin CLK

Instance / Net                                                  Pin           Pin               Arrival     No. of    
Name                                                Type        Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
FIFO_CDC_0.FIFO_CDC_LSRAM_0.DPSRAM_0                RAM1K18     B_DOUT[9]     Out     2.289     2.289       -         
FIFO_CDC_0_R_DATA[8]                                Net         -             -       0.248     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_75_RNO     CFG4        B             In      -         2.537       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_75_RNO     CFG4        Y             Out     0.165     2.702       -         
N_134_mux_i_1                                       Net         -             -       0.248     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_75         ARI1        D             In      -         2.950       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_75         ARI1        FCO           Out     0.505     3.455       -         
un3_fifo_ready_sig2_0_data_tmp[4]                   Net         -             -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_33         ARI1        FCI           In      -         3.455       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_33         ARI1        FCO           Out     0.016     3.472       -         
un3_fifo_ready_sig2_0_data_tmp[5]                   Net         -             -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_39         ARI1        FCI           In      -         3.472       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_39         ARI1        FCO           Out     0.016     3.488       -         
un3_fifo_ready_sig2_0_data_tmp[6]                   Net         -             -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_27         ARI1        FCI           In      -         3.488       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_27         ARI1        FCO           Out     0.016     3.504       -         
un3_fifo_ready_sig2_0_data_tmp[7]                   Net         -             -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_93         ARI1        FCI           In      -         3.504       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_93         ARI1        FCO           Out     0.016     3.521       -         
un3_fifo_ready_sig2_0_data_tmp[8]                   Net         -             -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_57         ARI1        FCI           In      -         3.521       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_57         ARI1        FCO           Out     0.016     3.537       -         
un3_fifo_ready_sig2_0_data_tmp[9]                   Net         -             -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_63         ARI1        FCI           In      -         3.537       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_63         ARI1        FCO           Out     0.016     3.553       -         
un3_fifo_ready_sig2_0_data_tmp[10]                  Net         -             -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_21         ARI1        FCI           In      -         3.553       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_21         ARI1        FCO           Out     0.016     3.570       -         
un3_fifo_ready_sig2_0_data_tmp[11]                  Net         -             -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_69         ARI1        FCI           In      -         3.570       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_69         ARI1        FCO           Out     0.016     3.586       -         
un3_fifo_ready_sig2_0_data_tmp[12]                  Net         -             -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_81         ARI1        FCI           In      -         3.586       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_81         ARI1        FCO           Out     0.016     3.602       -         
un3_fifo_ready_sig2_0_data_tmp[13]                  Net         -             -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_87         ARI1        FCI           In      -         3.602       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_87         ARI1        FCO           Out     0.016     3.618       -         
un3_fifo_ready_sig2_0_data_tmp[14]                  Net         -             -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_45         ARI1        FCI           In      -         3.618       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_45         ARI1        FCO           Out     0.016     3.635       -         
un3_fifo_ready_sig2_0_data_tmp[15]                  Net         -             -       0.248     -           1         
fifo_read_test_0.LEDs_RNO[7]                        CFG1        A             In      -         3.883       -         
fifo_read_test_0.LEDs_RNO[7]                        CFG1        Y             Out     0.100     3.983       -         
un3_fifo_ready_sig2_0_data_tmp_i[15]                Net         -             -       0.248     -           1         
fifo_read_test_0.LEDs[7]                            SLE         D             In      -         4.232       -         
======================================================================================================================
Total path delay (propagation time + setup) of 4.487 is 3.493(77.8%) logic and 0.994(22.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.745

    - Propagation time:                      3.815
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.070

    Number of logic level(s):                12
    Starting point:                          FIFO_CDC_0.FIFO_CDC_LSRAM_0.DPSRAM_0 / B_DOUT[14]
    Ending point:                            fifo_read_test_0.LEDs[7] / D
    The start point is clocked by            FCCC_C0_0/FCCC_C0_0/GL0 [rising] on pin B_CLK
    The end   point is clocked by            FCCC_C0_0/FCCC_C0_0/GL1 [rising] on pin CLK

Instance / Net                                              Pin            Pin               Arrival     No. of    
Name                                            Type        Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
FIFO_CDC_0.FIFO_CDC_LSRAM_0.DPSRAM_0            RAM1K18     B_DOUT[14]     Out     2.289     2.289       -         
FIFO_CDC_0_R_DATA[13]                           Net         -              -       0.248     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_40     CFG4        B              In      -         2.537       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_40     CFG4        Y              Out     0.165     2.702       -         
un3_fifo_ready_sig2_0_N_48                      Net         -              -       0.248     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_39     ARI1        A              In      -         2.950       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_39     ARI1        FCO            Out     0.121     3.071       -         
un3_fifo_ready_sig2_0_data_tmp[6]               Net         -              -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_27     ARI1        FCI            In      -         3.071       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_27     ARI1        FCO            Out     0.016     3.087       -         
un3_fifo_ready_sig2_0_data_tmp[7]               Net         -              -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_93     ARI1        FCI            In      -         3.087       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_93     ARI1        FCO            Out     0.016     3.104       -         
un3_fifo_ready_sig2_0_data_tmp[8]               Net         -              -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_57     ARI1        FCI            In      -         3.104       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_57     ARI1        FCO            Out     0.016     3.120       -         
un3_fifo_ready_sig2_0_data_tmp[9]               Net         -              -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_63     ARI1        FCI            In      -         3.120       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_63     ARI1        FCO            Out     0.016     3.136       -         
un3_fifo_ready_sig2_0_data_tmp[10]              Net         -              -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_21     ARI1        FCI            In      -         3.136       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_21     ARI1        FCO            Out     0.016     3.152       -         
un3_fifo_ready_sig2_0_data_tmp[11]              Net         -              -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_69     ARI1        FCI            In      -         3.152       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_69     ARI1        FCO            Out     0.016     3.169       -         
un3_fifo_ready_sig2_0_data_tmp[12]              Net         -              -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_81     ARI1        FCI            In      -         3.169       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_81     ARI1        FCO            Out     0.016     3.185       -         
un3_fifo_ready_sig2_0_data_tmp[13]              Net         -              -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_87     ARI1        FCI            In      -         3.185       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_87     ARI1        FCO            Out     0.016     3.201       -         
un3_fifo_ready_sig2_0_data_tmp[14]              Net         -              -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_45     ARI1        FCI            In      -         3.201       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_45     ARI1        FCO            Out     0.016     3.218       -         
un3_fifo_ready_sig2_0_data_tmp[15]              Net         -              -       0.248     -           1         
fifo_read_test_0.LEDs_RNO[7]                    CFG1        A              In      -         3.466       -         
fifo_read_test_0.LEDs_RNO[7]                    CFG1        Y              Out     0.100     3.566       -         
un3_fifo_ready_sig2_0_data_tmp_i[15]            Net         -              -       0.248     -           1         
fifo_read_test_0.LEDs[7]                        SLE         D              In      -         3.815       -         
===================================================================================================================
Total path delay (propagation time + setup) of 4.070 is 3.076(75.6%) logic and 0.994(24.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.745

    - Propagation time:                      3.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.054

    Number of logic level(s):                11
    Starting point:                          FIFO_CDC_0.FIFO_CDC_LSRAM_0.DPSRAM_0 / B_DOUT[16]
    Ending point:                            fifo_read_test_0.LEDs[7] / D
    The start point is clocked by            FCCC_C0_0/FCCC_C0_0/GL0 [rising] on pin B_CLK
    The end   point is clocked by            FCCC_C0_0/FCCC_C0_0/GL1 [rising] on pin CLK

Instance / Net                                              Pin            Pin               Arrival     No. of    
Name                                            Type        Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
FIFO_CDC_0.FIFO_CDC_LSRAM_0.DPSRAM_0            RAM1K18     B_DOUT[16]     Out     2.289     2.289       -         
FIFO_CDC_0_R_DATA[15]                           Net         -              -       0.248     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_28     CFG4        B              In      -         2.537       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_28     CFG4        Y              Out     0.165     2.702       -         
un3_fifo_ready_sig2_0_N_58                      Net         -              -       0.248     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_27     ARI1        A              In      -         2.950       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_27     ARI1        FCO            Out     0.121     3.071       -         
un3_fifo_ready_sig2_0_data_tmp[7]               Net         -              -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_93     ARI1        FCI            In      -         3.071       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_93     ARI1        FCO            Out     0.016     3.087       -         
un3_fifo_ready_sig2_0_data_tmp[8]               Net         -              -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_57     ARI1        FCI            In      -         3.087       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_57     ARI1        FCO            Out     0.016     3.104       -         
un3_fifo_ready_sig2_0_data_tmp[9]               Net         -              -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_63     ARI1        FCI            In      -         3.104       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_63     ARI1        FCO            Out     0.016     3.120       -         
un3_fifo_ready_sig2_0_data_tmp[10]              Net         -              -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_21     ARI1        FCI            In      -         3.120       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_21     ARI1        FCO            Out     0.016     3.136       -         
un3_fifo_ready_sig2_0_data_tmp[11]              Net         -              -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_69     ARI1        FCI            In      -         3.136       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_69     ARI1        FCO            Out     0.016     3.152       -         
un3_fifo_ready_sig2_0_data_tmp[12]              Net         -              -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_81     ARI1        FCI            In      -         3.152       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_81     ARI1        FCO            Out     0.016     3.169       -         
un3_fifo_ready_sig2_0_data_tmp[13]              Net         -              -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_87     ARI1        FCI            In      -         3.169       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_87     ARI1        FCO            Out     0.016     3.185       -         
un3_fifo_ready_sig2_0_data_tmp[14]              Net         -              -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_45     ARI1        FCI            In      -         3.185       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_45     ARI1        FCO            Out     0.016     3.201       -         
un3_fifo_ready_sig2_0_data_tmp[15]              Net         -              -       0.248     -           1         
fifo_read_test_0.LEDs_RNO[7]                    CFG1        A              In      -         3.450       -         
fifo_read_test_0.LEDs_RNO[7]                    CFG1        Y              Out     0.100     3.550       -         
un3_fifo_ready_sig2_0_data_tmp_i[15]            Net         -              -       0.248     -           1         
fifo_read_test_0.LEDs[7]                        SLE         D              In      -         3.798       -         
===================================================================================================================
Total path delay (propagation time + setup) of 4.054 is 3.060(75.5%) logic and 0.994(24.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.745

    - Propagation time:                      3.641
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.896

    Number of logic level(s):                17
    Starting point:                          FIFO_CDC_0.FIFO_CDC_LSRAM_0.DPSRAM_0 / B_DOUT[1]
    Ending point:                            fifo_read_test_0.LEDs[7] / D
    The start point is clocked by            FCCC_C0_0/FCCC_C0_0/GL0 [rising] on pin B_CLK
    The end   point is clocked by            FCCC_C0_0/FCCC_C0_0/GL1 [rising] on pin CLK

Instance / Net                                              Pin           Pin               Arrival     No. of    
Name                                            Type        Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
FIFO_CDC_0.FIFO_CDC_LSRAM_0.DPSRAM_0            RAM1K18     B_DOUT[1]     Out     2.289     2.289       -         
FIFO_CDC_0_R_DATA[1]                            Net         -             -       0.248     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_1      ARI1        C             In      -         2.537       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_1      ARI1        FCO           Out     0.262     2.799       -         
un3_fifo_ready_sig2_0_data_tmp[0]               Net         -             -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_9      ARI1        FCI           In      -         2.799       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_9      ARI1        FCO           Out     0.016     2.816       -         
un3_fifo_ready_sig2_0_data_tmp[1]               Net         -             -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_15     ARI1        FCI           In      -         2.816       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_15     ARI1        FCO           Out     0.016     2.832       -         
un3_fifo_ready_sig2_0_data_tmp[2]               Net         -             -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_51     ARI1        FCI           In      -         2.832       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_51     ARI1        FCO           Out     0.016     2.848       -         
un3_fifo_ready_sig2_0_data_tmp[3]               Net         -             -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_75     ARI1        FCI           In      -         2.848       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_75     ARI1        FCO           Out     0.016     2.864       -         
un3_fifo_ready_sig2_0_data_tmp[4]               Net         -             -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_33     ARI1        FCI           In      -         2.864       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_33     ARI1        FCO           Out     0.016     2.881       -         
un3_fifo_ready_sig2_0_data_tmp[5]               Net         -             -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_39     ARI1        FCI           In      -         2.881       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_39     ARI1        FCO           Out     0.016     2.897       -         
un3_fifo_ready_sig2_0_data_tmp[6]               Net         -             -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_27     ARI1        FCI           In      -         2.897       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_27     ARI1        FCO           Out     0.016     2.913       -         
un3_fifo_ready_sig2_0_data_tmp[7]               Net         -             -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_93     ARI1        FCI           In      -         2.913       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_93     ARI1        FCO           Out     0.016     2.930       -         
un3_fifo_ready_sig2_0_data_tmp[8]               Net         -             -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_57     ARI1        FCI           In      -         2.930       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_57     ARI1        FCO           Out     0.016     2.946       -         
un3_fifo_ready_sig2_0_data_tmp[9]               Net         -             -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_63     ARI1        FCI           In      -         2.946       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_63     ARI1        FCO           Out     0.016     2.962       -         
un3_fifo_ready_sig2_0_data_tmp[10]              Net         -             -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_21     ARI1        FCI           In      -         2.962       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_21     ARI1        FCO           Out     0.016     2.978       -         
un3_fifo_ready_sig2_0_data_tmp[11]              Net         -             -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_69     ARI1        FCI           In      -         2.978       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_69     ARI1        FCO           Out     0.016     2.995       -         
un3_fifo_ready_sig2_0_data_tmp[12]              Net         -             -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_81     ARI1        FCI           In      -         2.995       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_81     ARI1        FCO           Out     0.016     3.011       -         
un3_fifo_ready_sig2_0_data_tmp[13]              Net         -             -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_87     ARI1        FCI           In      -         3.011       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_87     ARI1        FCO           Out     0.016     3.027       -         
un3_fifo_ready_sig2_0_data_tmp[14]              Net         -             -       0.000     -           1         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_45     ARI1        FCI           In      -         3.027       -         
fifo_read_test_0.un3_fifo_ready_sig2_0_I_45     ARI1        FCO           Out     0.016     3.044       -         
un3_fifo_ready_sig2_0_data_tmp[15]              Net         -             -       0.248     -           1         
fifo_read_test_0.LEDs_RNO[7]                    CFG1        A             In      -         3.292       -         
fifo_read_test_0.LEDs_RNO[7]                    CFG1        Y             Out     0.100     3.392       -         
un3_fifo_ready_sig2_0_data_tmp_i[15]            Net         -             -       0.248     -           1         
fifo_read_test_0.LEDs[7]                        SLE         D             In      -         3.641       -         
==================================================================================================================
Total path delay (propagation time + setup) of 3.896 is 3.151(80.9%) logic and 0.746(19.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: FCCC_C0_0/FCCC_C0_0/GL1</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                                            Starting                                                                        Arrival          
Instance                                    Reference                   Type     Pin     Net                                Time        Slack
                                            Clock                                                                                            
---------------------------------------------------------------------------------------------------------------------------------------------
fifo_read_test_0.FIFO_ON                    FCCC_C0_0/FCCC_C0_0/GL1     SLE      Q       FIFO_ON                            0.087       0.130
fifo_read_test_0.BYTES[1]                   FCCC_C0_0/FCCC_C0_0/GL1     SLE      Q       fifo_read_test_0_FIFO_BYTES[1]     0.087       0.470
fifo_read_test_0.BYTES[0]                   FCCC_C0_0/FCCC_C0_0/GL1     SLE      Q       fifo_read_test_0_FIFO_BYTES[0]     0.087       0.487
FIFO_CDC_0.p_R_logic_s\.R_adr_gray_0[0]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      Q       R_adr_gray_0[0]                    0.087       1.347
FIFO_CDC_0.p_R_logic_s\.R_adr_gray_0[1]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      Q       R_adr_gray_0[1]                    0.087       1.347
FIFO_CDC_0.p_R_logic_s\.R_adr_gray_0[2]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      Q       R_adr_gray_0[2]                    0.087       1.347
FIFO_CDC_0.p_R_logic_s\.R_adr_gray_0[3]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      Q       R_adr_gray_0[3]                    0.087       1.347
FIFO_CDC_0.p_R_logic_s\.R_adr_gray_0[4]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      Q       R_adr_gray_0[4]                    0.087       1.347
FIFO_CDC_0.p_R_logic_s\.R_adr_gray_0[5]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      Q       R_adr_gray_0[5]                    0.087       1.347
FIFO_CDC_0.p_R_logic_s\.R_adr_gray_0[6]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      Q       R_adr_gray_0[6]                    0.087       1.347
=============================================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                                      Starting                                                                        Required          
Instance                              Reference                   Type     Pin     Net                                Time         Slack
                                      Clock                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------
FIFO_CDC_0.SLVDOM_ON[1]               FCCC_C0_0/FCCC_C0_0/GL1     SLE      D       FIFO_ON                            1.745        0.130
FIFO_CDC_0.W_bytes[1]                 FCCC_C0_0/FCCC_C0_0/GL1     SLE      D       fifo_read_test_0_FIFO_BYTES[1]     1.745        0.470
FIFO_CDC_0.W_bytes[0]                 FCCC_C0_0/FCCC_C0_0/GL1     SLE      D       fifo_read_test_0_FIFO_BYTES[0]     1.745        0.487
FIFO_CDC_0.p_W_sync\.W_raddr_1[0]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      D       R_adr_gray_0[0]                    1.745        1.347
FIFO_CDC_0.p_W_sync\.W_raddr_1[1]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      D       R_adr_gray_0[1]                    1.745        1.347
FIFO_CDC_0.p_W_sync\.W_raddr_1[2]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      D       R_adr_gray_0[2]                    1.745        1.347
FIFO_CDC_0.p_W_sync\.W_raddr_1[3]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      D       R_adr_gray_0[3]                    1.745        1.347
FIFO_CDC_0.p_W_sync\.W_raddr_1[4]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      D       R_adr_gray_0[4]                    1.745        1.347
FIFO_CDC_0.p_W_sync\.W_raddr_1[5]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      D       R_adr_gray_0[5]                    1.745        1.347
FIFO_CDC_0.p_W_sync\.W_raddr_1[6]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      D       R_adr_gray_0[6]                    1.745        1.347
========================================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test.srr:srsfE:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test.srs:fp:79952:80219:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      2.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.745

    - Propagation time:                      1.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.130

    Number of logic level(s):                0
    Starting point:                          fifo_read_test_0.FIFO_ON / Q
    Ending point:                            FIFO_CDC_0.SLVDOM_ON[1] / D
    The start point is clocked by            FCCC_C0_0/FCCC_C0_0/GL1 [rising] on pin CLK
    The end   point is clocked by            FCCC_C0_0/FCCC_C0_0/GL0 [rising] on pin CLK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
fifo_read_test_0.FIFO_ON     SLE      Q        Out     0.087     0.087       -         
FIFO_ON                      Net      -        -       1.527     -           56        
FIFO_CDC_0.SLVDOM_ON[1]      SLE      D        In      -         1.615       -         
=======================================================================================
Total path delay (propagation time + setup) of 1.870 is 0.343(18.3%) logic and 1.527(81.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport21></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack22></a>Starting Points with Worst Slack</a>
********************************

                                 Starting                                 Arrival          
Instance                         Reference     Type     Pin      Net      Time        Slack
                                 Clock                                                     
-------------------------------------------------------------------------------------------
FCCC_C0_0.FCCC_C0_0.CCC_INST     System        CCC      LOCK     LOCK     0.000       7.891
===========================================================================================


<a name=endingSlack23></a>Ending Points with Worst Slack</a>
******************************

                                     Starting                                              Required          
Instance                             Reference     Type     Pin     Net                    Time         Slack
                                     Clock                                                                   
-------------------------------------------------------------------------------------------------------------
fifo_read_test_0.next_byte[0]        System        SLE      EN      next_byte_1_sqmuxa     9.662        7.891
fifo_read_test_0.next_byte[1]        System        SLE      EN      next_byte_1_sqmuxa     9.662        7.891
fifo_read_test_0.R_EN                System        SLE      EN      LOCK                   9.662        8.545
fifo_read_test_0.buttons_last[0]     System        SLE      EN      LOCK                   9.662        8.545
fifo_read_test_0.buttons_last[1]     System        SLE      EN      LOCK                   9.662        8.545
=============================================================================================================



<a name=worstPaths24></a>Worst Path Information</a>
<a href="E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test.srr:srsfE:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test.srs:fp:83661:84255:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      1.771
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 7.891

    Number of logic level(s):                1
    Starting point:                          FCCC_C0_0.FCCC_C0_0.CCC_INST / LOCK
    Ending point:                            fifo_read_test_0.next_byte[0] / EN
    The start point is clocked by            System [rising]
    The end   point is clocked by            FCCC_C0_0/FCCC_C0_0/GL1 [rising] on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                   Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
FCCC_C0_0.FCCC_C0_0.CCC_INST           CCC      LOCK     Out     0.000     0.000       -         
LOCK                                   Net      -        -       1.117     -           5         
fifo_read_test_0.states_RNIH70O[1]     CFG3     B        In      -         1.117       -         
fifo_read_test_0.states_RNIH70O[1]     CFG3     Y        Out     0.164     1.281       -         
next_byte_1_sqmuxa                     Net      -        -       0.490     -           2         
fifo_read_test_0.next_byte[0]          SLE      EN       In      -         1.771       -         
=================================================================================================
Total path delay (propagation time + setup) of 2.109 is 0.502(23.8%) logic and 1.607(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 170MB peak: 170MB)


Finished timing report (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 170MB peak: 170MB)

---------------------------------------
<a name=resourceUsage25></a>Resource Usage Report for FIFO_CDC_test </a>

Mapping to part: m2s010vf400std
Cell usage:
CCC             1 use
CLKINT          3 uses
RCOSC_25_50MHZ  1 use
CFG1           15 uses
CFG2           39 uses
CFG3           55 uses
CFG4           64 uses

Carry cells:
ARI1            103 uses - used for arithmetic functions
ARI1            10 uses - used for Wide-Mux implementation
Total ARI1      113 uses


Sequential Cells: 
SLE            314 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 10
I/O primitives: 10
INBUF          2 uses
OUTBUF         8 uses


Global Clock Buffers: 3

RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 1 of 21 (4%)

Total LUTs:    286

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 36; LUTs = 36;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  314 + 0 + 36 + 0 = 350;
Total number of LUTs after P&R:  286 + 0 + 36 + 0 = 322;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:15s; Memory used current: 60MB peak: 170MB)

Process took 0h:00m:17s realtime, 0h:00m:15s cputime
# Mon May  4 22:46:07 2020

###########################################################]

</pre></samp></body></html>
