----Verilog code for counters----

CODE:
module counter(clk,reset,counter_a,counter_b);
input clk,reset;      
output reg [3:0] counter_a;
output reg [3:0] counter_b;
always @(posedge clk or posedge reset) begin
    if (reset) begin
            counter_a <= 4'b0000;
    end else if (counter_a == 4'b1111) begin
            counter_a <= 4'b0000; 
    end else begin
            counter_a <= counter_a + 1;
        end
    end

always @(posedge clk or posedge reset) begin
    if (reset) begin
        counter_b <= 4'b1111; 
    end else if (counter_a == 4'b1100) begin 
            counter_b <= counter_b - 1; 
        end
    end

endmodule
