INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'osm' on host 'debian' (Linux_x86_64 version 5.10.0-15-amd64) on Wed Jul 06 20:18:41 CEST 2022
INFO: [HLS 200-10] On os Debian GNU/Linux 11 (bullseye)
INFO: [HLS 200-10] In directory '/home/osm/Documents/SECT-MAYO/MAYO/HLS'
Sourcing Tcl script '/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/cosim.tcl'
INFO: [HLS 200-1510] Running: open_project hls_linear_combination 
INFO: [HLS 200-10] Opening project '/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination'.
INFO: [HLS 200-1510] Running: set_top hls_linear_combination 
INFO: [HLS 200-1510] Running: add_files hls_linear_combination/hls_linear_combination.h 
INFO: [HLS 200-10] Adding design file 'hls_linear_combination/hls_linear_combination.h' to the project
INFO: [HLS 200-1510] Running: add_files hls_linear_combination/hls_linear_combination.cpp 
INFO: [HLS 200-10] Adding design file 'hls_linear_combination/hls_linear_combination.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_linear_combination/test_sample_la -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'hls_linear_combination/test_sample_la' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_linear_combination/hls_linear_combinations_test.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'hls_linear_combination/hls_linear_combinations_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution good -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/osm/Documents/SECT-MAYO/MAYO/HLS/ips/hls_linear_combination.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/osm/Documents/SECT-MAYO/MAYO/HLS/ips/hls_linear_combination.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name hls_linear_combination hls_linear_combination 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both hls_linear_combination vecs 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both hls_linear_combination coeffs 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both hls_linear_combination out 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 16 -dim 1 hls_linear_combination accumulators 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 6 -dim 2 hls_linear_combination vec_l 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off hls_linear_combination/READ_LOOP_VEC1 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 hls_linear_combination/READ_LOOP_VEC1 
INFO: [HLS 200-1510] Running: set_directive_pipeline hls_linear_combination/READ_LOOP_VEC2 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level all -rtl vhdl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_hls_linear_combination.cpp
   Compiling apatb_hls_linear_combination_util.cpp
   Compiling hls_linear_combination.cpp_pre.cpp.tb.cpp
   Compiling hls_linear_combinations_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_hls_linear_combination_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Starting..
24,30,0,10,24,5,21,6,4,16,19,17,15,8,15,21,7,5,0,18,13,7,6,1,5,7,16,10,9,28,2,18,4,10,16,21,17,4,13,15,24,11,3,3,30,26,3,16,6,28,21,7,17,2,9,20,20,2,0,6,
PASS
The maximum depth reached by any of the 3 hls::stream() instances in the design is 0
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_hls_linear_combination_top glbl -prj hls_linear_combination.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s hls_linear_combination -debug wave 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/sim/vhdl/hls_linear_combination_vec_l_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hls_linear_combination_vec_l_0_ram'
INFO: [VRFC 10-3107] analyzing entity 'hls_linear_combination_vec_l_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/sim/vhdl/AESL_axi_s_out_V.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_s_out_V'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/sim/vhdl/hls_linear_combination.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_hls_linear_combination_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/sim/vhdl/AESL_axi_s_vecs_V.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_s_vecs_V'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/sim/vhdl/hls_linear_combination_mux_42_32_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hls_linear_combination_mux_42_32_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/sim/vhdl/hls_linear_combination_urem_32ns_6ns_5_36_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hls_linear_combination_urem_32ns_6ns_5_36_1_div_u'
INFO: [VRFC 10-3107] analyzing entity 'hls_linear_combination_urem_32ns_6ns_5_36_1_div'
INFO: [VRFC 10-3107] analyzing entity 'hls_linear_combination_urem_32ns_6ns_5_36_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/sim/vhdl/hls_linear_combination_out_l.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hls_linear_combination_out_l_ram'
INFO: [VRFC 10-3107] analyzing entity 'hls_linear_combination_out_l'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/sim/vhdl/hls_linear_combination_regslice_both.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hls_linear_combination_regslice_both'
INFO: [VRFC 10-3107] analyzing entity 'hls_linear_combination_regslice_both_w1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/sim/vhdl/AESL_axi_s_coeffs_V.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_s_coeffs_V'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/sim/vhdl/hls_linear_combination_mux_32_32_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hls_linear_combination_mux_32_32_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/sim/vhdl/hls_linear_combination.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hls_linear_combination'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/sim/vhdl/hls_linear_combination_mac_muladd_8ns_8ns_32ns_32_4_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hls_linear_combination_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0'
INFO: [VRFC 10-3107] analyzing entity 'hls_linear_combination_mac_muladd_8ns_8ns_32ns_32_4_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/sim/vhdl/hls_linear_combination_coeffs_l.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hls_linear_combination_coeffs_l_ram'
INFO: [VRFC 10-3107] analyzing entity 'hls_linear_combination_coeffs_l'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture rtl of entity xil_defaultlib.hls_linear_combination_vec_l_0_ram [hls_linear_combination_vec_l_0_r...]
Compiling architecture arch of entity xil_defaultlib.hls_linear_combination_vec_l_0 [hls_linear_combination_vec_l_0_d...]
Compiling architecture rtl of entity xil_defaultlib.hls_linear_combination_coeffs_l_ram [hls_linear_combination_coeffs_l_...]
Compiling architecture arch of entity xil_defaultlib.hls_linear_combination_coeffs_l [hls_linear_combination_coeffs_l_...]
Compiling architecture rtl of entity xil_defaultlib.hls_linear_combination_out_l_ram [hls_linear_combination_out_l_ram...]
Compiling architecture arch of entity xil_defaultlib.hls_linear_combination_out_l [hls_linear_combination_out_l_def...]
Compiling architecture rtl of entity xil_defaultlib.hls_linear_combination_mux_32_32_1_1 [\hls_linear_combination_mux_32_3...]
Compiling architecture rtl of entity xil_defaultlib.hls_linear_combination_mux_42_32_1_1 [\hls_linear_combination_mux_42_3...]
Compiling architecture rtl of entity xil_defaultlib.hls_linear_combination_urem_32ns_6ns_5_36_1_div_u [\hls_linear_combination_urem_32n...]
Compiling architecture rtl of entity xil_defaultlib.hls_linear_combination_urem_32ns_6ns_5_36_1_div [\hls_linear_combination_urem_32n...]
Compiling architecture arch of entity xil_defaultlib.hls_linear_combination_urem_32ns_6ns_5_36_1 [\hls_linear_combination_urem_32n...]
Compiling architecture behav of entity xil_defaultlib.hls_linear_combination_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0 [hls_linear_combination_mac_mulad...]
Compiling architecture arch of entity xil_defaultlib.hls_linear_combination_mac_muladd_8ns_8ns_32ns_32_4_1 [\hls_linear_combination_mac_mula...]
Compiling architecture behav of entity xil_defaultlib.hls_linear_combination_regslice_both [\hls_linear_combination_regslice...]
Compiling architecture behav of entity xil_defaultlib.hls_linear_combination [hls_linear_combination_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_vecs_V [aesl_axi_s_vecs_v_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_coeffs_V [aesl_axi_s_coeffs_v_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_out_V [aesl_axi_s_out_v_default]
Compiling architecture behav of entity xil_defaultlib.apatb_hls_linear_combination_top
Built simulation snapshot hls_linear_combination

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/sim/vhdl/xsim.dir/hls_linear_combination/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul  6 20:20:37 2022...

****** xsim v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/hls_linear_combination/xsim_script.tcl
# xsim {hls_linear_combination} -autoloadwcfg -tclbatch {hls_linear_combination.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source hls_linear_combination.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set out_group [add_wave_group out(axis) -into $coutputgroup]
## add_wave /apatb_hls_linear_combination_top/AESL_inst_hls_linear_combination/out_V_TREADY -into $out_group -color #ffff00 -radix hex
## add_wave /apatb_hls_linear_combination_top/AESL_inst_hls_linear_combination/out_V_TVALID -into $out_group -color #ffff00 -radix hex
## add_wave /apatb_hls_linear_combination_top/AESL_inst_hls_linear_combination/out_V_TDATA -into $out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set len_group [add_wave_group len(wire) -into $cinputgroup]
## add_wave /apatb_hls_linear_combination_top/AESL_inst_hls_linear_combination/len -into $len_group -radix hex
## set coeffs_group [add_wave_group coeffs(axis) -into $cinputgroup]
## add_wave /apatb_hls_linear_combination_top/AESL_inst_hls_linear_combination/coeffs_V_TREADY -into $coeffs_group -color #ffff00 -radix hex
## add_wave /apatb_hls_linear_combination_top/AESL_inst_hls_linear_combination/coeffs_V_TVALID -into $coeffs_group -color #ffff00 -radix hex
## add_wave /apatb_hls_linear_combination_top/AESL_inst_hls_linear_combination/coeffs_V_TDATA -into $coeffs_group -radix hex
## set vecs_group [add_wave_group vecs(axis) -into $cinputgroup]
## add_wave /apatb_hls_linear_combination_top/AESL_inst_hls_linear_combination/vecs_V_TREADY -into $vecs_group -color #ffff00 -radix hex
## add_wave /apatb_hls_linear_combination_top/AESL_inst_hls_linear_combination/vecs_V_TVALID -into $vecs_group -color #ffff00 -radix hex
## add_wave /apatb_hls_linear_combination_top/AESL_inst_hls_linear_combination/vecs_V_TDATA -into $vecs_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_hls_linear_combination_top/AESL_inst_hls_linear_combination/ap_start -into $blocksiggroup
## add_wave /apatb_hls_linear_combination_top/AESL_inst_hls_linear_combination/ap_done -into $blocksiggroup
## add_wave /apatb_hls_linear_combination_top/AESL_inst_hls_linear_combination/ap_idle -into $blocksiggroup
## add_wave /apatb_hls_linear_combination_top/AESL_inst_hls_linear_combination/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_hls_linear_combination_top/AESL_inst_hls_linear_combination/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_hls_linear_combination_top/AESL_inst_hls_linear_combination/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_hls_linear_combination_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_hls_linear_combination_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_hls_linear_combination_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_hls_linear_combination_top/LENGTH_vecs_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_linear_combination_top/LENGTH_coeffs_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_linear_combination_top/LENGTH_len -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_linear_combination_top/LENGTH_out_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_out_group [add_wave_group out(axis) -into $tbcoutputgroup]
## add_wave /apatb_hls_linear_combination_top/out_V_TREADY -into $tb_out_group -color #ffff00 -radix hex
## add_wave /apatb_hls_linear_combination_top/out_V_TVALID -into $tb_out_group -color #ffff00 -radix hex
## add_wave /apatb_hls_linear_combination_top/out_V_TDATA -into $tb_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_len_group [add_wave_group len(wire) -into $tbcinputgroup]
## add_wave /apatb_hls_linear_combination_top/len -into $tb_len_group -radix hex
## set tb_coeffs_group [add_wave_group coeffs(axis) -into $tbcinputgroup]
## add_wave /apatb_hls_linear_combination_top/coeffs_V_TREADY -into $tb_coeffs_group -color #ffff00 -radix hex
## add_wave /apatb_hls_linear_combination_top/coeffs_V_TVALID -into $tb_coeffs_group -color #ffff00 -radix hex
## add_wave /apatb_hls_linear_combination_top/coeffs_V_TDATA -into $tb_coeffs_group -radix hex
## set tb_vecs_group [add_wave_group vecs(axis) -into $tbcinputgroup]
## add_wave /apatb_hls_linear_combination_top/vecs_V_TREADY -into $tb_vecs_group -color #ffff00 -radix hex
## add_wave /apatb_hls_linear_combination_top/vecs_V_TVALID -into $tb_vecs_group -color #ffff00 -radix hex
## add_wave /apatb_hls_linear_combination_top/vecs_V_TDATA -into $tb_vecs_group -radix hex
## save_wave_config hls_linear_combination.wcfg
## run all
Note: simulation done!
Time: 40425 ns  Iteration: 1  Process: /apatb_hls_linear_combination_top/generate_sim_done_proc  File: /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/sim/vhdl/hls_linear_combination.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 40425 ns  Iteration: 1  Process: /apatb_hls_linear_combination_top/generate_sim_done_proc  File: /home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/sim/vhdl/hls_linear_combination.autotb.vhd
$finish called at time : 40425 ns
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jul  6 20:21:21 2022...
INFO: [COSIM 212-316] Starting C post checking ...
Starting..

PASS
The maximum depth reached by any of the 3 hls::stream() instances in the design is 0
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 72.33 seconds. CPU system time: 5.39 seconds. Elapsed time: 153.55 seconds; current allocated memory: 170.568 MB.
