

================================================================
== Vitis HLS Report for 'os_heap_pop'
================================================================
* Date:           Thu May  8 00:51:02 2025

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        assessment
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.718 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      104|  20.000 ns|  1.040 us|    2|  104|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- SIFT_DOWN_COPY_LOOP  |        2|       32|         2|          -|          -|  1 ~ 16|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 74
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 73 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 72 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 72 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 72 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 72 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 72 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 72 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 72 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 72 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 72 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 72 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 72 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 72 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 72 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 72 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 72 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 72 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 73 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.19>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%moves_node_f_score_V = alloca i64 1" [assessment/toplevel.cpp:106]   --->   Operation 75 'alloca' 'moves_node_f_score_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%moves_node_g_score_V = alloca i64 1" [assessment/toplevel.cpp:106]   --->   Operation 76 'alloca' 'moves_node_g_score_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%moves_node_x_V = alloca i64 1" [assessment/toplevel.cpp:106]   --->   Operation 77 'alloca' 'moves_node_x_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%moves_node_y_V = alloca i64 1" [assessment/toplevel.cpp:106]   --->   Operation 78 'alloca' 'moves_node_y_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%moves_target = alloca i64 1" [assessment/toplevel.cpp:106]   --->   Operation 79 'alloca' 'moves_target' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_1 : Operation 80 [2/2] (3.25ns)   --->   "%min_node_g_score_V = load i11 0" [assessment/toplevel.cpp:239]   --->   Operation 80 'load' 'min_node_g_score_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_1 : Operation 81 [2/2] (3.25ns)   --->   "%min_node_x_V = load i9 0" [assessment/toplevel.cpp:239]   --->   Operation 81 'load' 'min_node_x_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_1 : Operation 82 [2/2] (3.25ns)   --->   "%min_node_y_V = load i9 0" [assessment/toplevel.cpp:239]   --->   Operation 82 'load' 'min_node_y_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%open_set_size_load = load i16 %open_set_size" [assessment/toplevel.cpp:240]   --->   Operation 83 'load' 'open_set_size_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln240 = trunc i16 %open_set_size_load" [assessment/toplevel.cpp:240]   --->   Operation 84 'trunc' 'trunc_ln240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.94ns)   --->   "%add_ln240 = add i15 %trunc_ln240, i15 32767" [assessment/toplevel.cpp:240]   --->   Operation 85 'add' 'add_ln240' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln240 = zext i15 %add_ln240" [assessment/toplevel.cpp:240]   --->   Operation 86 'zext' 'zext_ln240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln240" [assessment/toplevel.cpp:240]   --->   Operation 87 'getelementptr' 'open_set_heap_f_score_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln240" [assessment/toplevel.cpp:240]   --->   Operation 88 'getelementptr' 'open_set_heap_g_score_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln240" [assessment/toplevel.cpp:240]   --->   Operation 89 'getelementptr' 'open_set_heap_x_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln240" [assessment/toplevel.cpp:240]   --->   Operation 90 'getelementptr' 'open_set_heap_y_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [2/2] (3.25ns)   --->   "%node_f_score_V = load i15 %open_set_heap_f_score_V_addr" [assessment/toplevel.cpp:240]   --->   Operation 91 'load' 'node_f_score_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_1 : Operation 92 [2/2] (3.25ns)   --->   "%node_g_score_V = load i15 %open_set_heap_g_score_V_addr" [assessment/toplevel.cpp:240]   --->   Operation 92 'load' 'node_g_score_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_1 : Operation 93 [2/2] (3.25ns)   --->   "%node_x_V = load i15 %open_set_heap_x_V_addr" [assessment/toplevel.cpp:240]   --->   Operation 93 'load' 'node_x_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_1 : Operation 94 [2/2] (3.25ns)   --->   "%node_y_V = load i15 %open_set_heap_y_V_addr" [assessment/toplevel.cpp:240]   --->   Operation 94 'load' 'node_y_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>

State 2 <SV = 1> <Delay = 6.71>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %open_set_heap_y_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 95 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %open_set_heap_x_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 96 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %open_set_heap_g_score_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 97 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %open_set_heap_f_score_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 98 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/2] (3.25ns)   --->   "%min_node_g_score_V = load i11 0" [assessment/toplevel.cpp:239]   --->   Operation 99 'load' 'min_node_g_score_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_2 : Operation 100 [1/2] (3.25ns)   --->   "%min_node_x_V = load i9 0" [assessment/toplevel.cpp:239]   --->   Operation 100 'load' 'min_node_x_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_2 : Operation 101 [1/2] (3.25ns)   --->   "%min_node_y_V = load i9 0" [assessment/toplevel.cpp:239]   --->   Operation 101 'load' 'min_node_y_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_2 : Operation 102 [1/2] (3.25ns)   --->   "%node_f_score_V = load i15 %open_set_heap_f_score_V_addr" [assessment/toplevel.cpp:240]   --->   Operation 102 'load' 'node_f_score_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_2 : Operation 103 [1/2] (3.25ns)   --->   "%node_g_score_V = load i15 %open_set_heap_g_score_V_addr" [assessment/toplevel.cpp:240]   --->   Operation 103 'load' 'node_g_score_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_2 : Operation 104 [1/2] (3.25ns)   --->   "%node_x_V = load i15 %open_set_heap_x_V_addr" [assessment/toplevel.cpp:240]   --->   Operation 104 'load' 'node_x_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_2 : Operation 105 [1/2] (3.25ns)   --->   "%node_y_V = load i15 %open_set_heap_y_V_addr" [assessment/toplevel.cpp:240]   --->   Operation 105 'load' 'node_y_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_2 : Operation 106 [1/1] (3.25ns)   --->   "%store_ln240 = store i11 %node_f_score_V, i11 0" [assessment/toplevel.cpp:240]   --->   Operation 106 'store' 'store_ln240' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_2 : Operation 107 [1/1] (3.25ns)   --->   "%store_ln240 = store i11 %node_g_score_V, i11 0" [assessment/toplevel.cpp:240]   --->   Operation 107 'store' 'store_ln240' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_2 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln240 = store i9 %node_x_V, i9 0" [assessment/toplevel.cpp:240]   --->   Operation 108 'store' 'store_ln240' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_2 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln240 = store i9 %node_y_V, i9 0" [assessment/toplevel.cpp:240]   --->   Operation 109 'store' 'store_ln240' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_2 : Operation 110 [1/1] (2.07ns)   --->   "%add_ln241 = add i16 %open_set_size_load, i16 65535" [assessment/toplevel.cpp:241]   --->   Operation 110 'add' 'add_ln241' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln241 = store i16 %add_ln241, i16 %open_set_size" [assessment/toplevel.cpp:241]   --->   Operation 111 'store' 'store_ln241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%tmp = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %add_ln241, i32 1, i32 15" [assessment/toplevel.cpp:245]   --->   Operation 112 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (2.31ns)   --->   "%icmp_ln245 = icmp_eq  i15 %tmp, i15 0" [assessment/toplevel.cpp:245]   --->   Operation 113 'icmp' 'icmp_ln245' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln245 = br i1 %icmp_ln245, void %.split7.0, void %_Z12os_sift_downt.exit" [assessment/toplevel.cpp:245]   --->   Operation 114 'br' 'br_ln245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr = getelementptr i11 %moves_node_f_score_V, i64 0, i64 0" [assessment/toplevel.cpp:110]   --->   Operation 115 'getelementptr' 'moves_node_f_score_V_addr' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (2.32ns)   --->   "%store_ln110 = store i11 0, i4 %moves_node_f_score_V_addr" [assessment/toplevel.cpp:110]   --->   Operation 116 'store' 'store_ln110' <Predicate = (!icmp_ln245)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr = getelementptr i11 %moves_node_g_score_V, i64 0, i64 0" [assessment/toplevel.cpp:111]   --->   Operation 117 'getelementptr' 'moves_node_g_score_V_addr' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (2.32ns)   --->   "%store_ln111 = store i11 0, i4 %moves_node_g_score_V_addr" [assessment/toplevel.cpp:111]   --->   Operation 118 'store' 'store_ln111' <Predicate = (!icmp_ln245)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr = getelementptr i9 %moves_node_x_V, i64 0, i64 0" [assessment/toplevel.cpp:112]   --->   Operation 119 'getelementptr' 'moves_node_x_V_addr' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (2.32ns)   --->   "%store_ln112 = store i9 0, i4 %moves_node_x_V_addr" [assessment/toplevel.cpp:112]   --->   Operation 120 'store' 'store_ln112' <Predicate = (!icmp_ln245)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr = getelementptr i9 %moves_node_y_V, i64 0, i64 0" [assessment/toplevel.cpp:113]   --->   Operation 121 'getelementptr' 'moves_node_y_V_addr' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (2.32ns)   --->   "%store_ln113 = store i9 0, i4 %moves_node_y_V_addr" [assessment/toplevel.cpp:113]   --->   Operation 122 'store' 'store_ln113' <Predicate = (!icmp_ln245)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%moves_target_addr = getelementptr i15 %moves_target, i64 0, i64 0" [assessment/toplevel.cpp:114]   --->   Operation 123 'getelementptr' 'moves_target_addr' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (2.32ns)   --->   "%store_ln114 = store i15 0, i4 %moves_target_addr" [assessment/toplevel.cpp:114]   --->   Operation 124 'store' 'store_ln114' <Predicate = (!icmp_ln245)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_1 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 1" [assessment/toplevel.cpp:110]   --->   Operation 125 'getelementptr' 'moves_node_f_score_V_addr_1' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (2.32ns)   --->   "%store_ln110 = store i11 0, i4 %moves_node_f_score_V_addr_1" [assessment/toplevel.cpp:110]   --->   Operation 126 'store' 'store_ln110' <Predicate = (!icmp_ln245)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_1 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 1" [assessment/toplevel.cpp:111]   --->   Operation 127 'getelementptr' 'moves_node_g_score_V_addr_1' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (2.32ns)   --->   "%store_ln111 = store i11 0, i4 %moves_node_g_score_V_addr_1" [assessment/toplevel.cpp:111]   --->   Operation 128 'store' 'store_ln111' <Predicate = (!icmp_ln245)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_1 = getelementptr i9 %moves_node_x_V, i64 0, i64 1" [assessment/toplevel.cpp:112]   --->   Operation 129 'getelementptr' 'moves_node_x_V_addr_1' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (2.32ns)   --->   "%store_ln112 = store i9 0, i4 %moves_node_x_V_addr_1" [assessment/toplevel.cpp:112]   --->   Operation 130 'store' 'store_ln112' <Predicate = (!icmp_ln245)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_1 = getelementptr i9 %moves_node_y_V, i64 0, i64 1" [assessment/toplevel.cpp:113]   --->   Operation 131 'getelementptr' 'moves_node_y_V_addr_1' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (2.32ns)   --->   "%store_ln113 = store i9 0, i4 %moves_node_y_V_addr_1" [assessment/toplevel.cpp:113]   --->   Operation 132 'store' 'store_ln113' <Predicate = (!icmp_ln245)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%moves_target_addr_1 = getelementptr i15 %moves_target, i64 0, i64 1" [assessment/toplevel.cpp:114]   --->   Operation 133 'getelementptr' 'moves_target_addr_1' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (2.32ns)   --->   "%store_ln114 = store i15 0, i4 %moves_target_addr_1" [assessment/toplevel.cpp:114]   --->   Operation 134 'store' 'store_ln114' <Predicate = (!icmp_ln245)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_2 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 2" [assessment/toplevel.cpp:110]   --->   Operation 135 'getelementptr' 'moves_node_f_score_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (2.32ns)   --->   "%store_ln110 = store i11 0, i4 %moves_node_f_score_V_addr_2" [assessment/toplevel.cpp:110]   --->   Operation 136 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_2 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 2" [assessment/toplevel.cpp:111]   --->   Operation 137 'getelementptr' 'moves_node_g_score_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (2.32ns)   --->   "%store_ln111 = store i11 0, i4 %moves_node_g_score_V_addr_2" [assessment/toplevel.cpp:111]   --->   Operation 138 'store' 'store_ln111' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_2 = getelementptr i9 %moves_node_x_V, i64 0, i64 2" [assessment/toplevel.cpp:112]   --->   Operation 139 'getelementptr' 'moves_node_x_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (2.32ns)   --->   "%store_ln112 = store i9 0, i4 %moves_node_x_V_addr_2" [assessment/toplevel.cpp:112]   --->   Operation 140 'store' 'store_ln112' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_2 = getelementptr i9 %moves_node_y_V, i64 0, i64 2" [assessment/toplevel.cpp:113]   --->   Operation 141 'getelementptr' 'moves_node_y_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (2.32ns)   --->   "%store_ln113 = store i9 0, i4 %moves_node_y_V_addr_2" [assessment/toplevel.cpp:113]   --->   Operation 142 'store' 'store_ln113' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%moves_target_addr_2 = getelementptr i15 %moves_target, i64 0, i64 2" [assessment/toplevel.cpp:114]   --->   Operation 143 'getelementptr' 'moves_target_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (2.32ns)   --->   "%store_ln114 = store i15 0, i4 %moves_target_addr_2" [assessment/toplevel.cpp:114]   --->   Operation 144 'store' 'store_ln114' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_17 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 3" [assessment/toplevel.cpp:110]   --->   Operation 145 'getelementptr' 'moves_node_f_score_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (2.32ns)   --->   "%store_ln110 = store i11 0, i4 %moves_node_f_score_V_addr_17" [assessment/toplevel.cpp:110]   --->   Operation 146 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_17 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 3" [assessment/toplevel.cpp:111]   --->   Operation 147 'getelementptr' 'moves_node_g_score_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (2.32ns)   --->   "%store_ln111 = store i11 0, i4 %moves_node_g_score_V_addr_17" [assessment/toplevel.cpp:111]   --->   Operation 148 'store' 'store_ln111' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_17 = getelementptr i9 %moves_node_x_V, i64 0, i64 3" [assessment/toplevel.cpp:112]   --->   Operation 149 'getelementptr' 'moves_node_x_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (2.32ns)   --->   "%store_ln112 = store i9 0, i4 %moves_node_x_V_addr_17" [assessment/toplevel.cpp:112]   --->   Operation 150 'store' 'store_ln112' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_17 = getelementptr i9 %moves_node_y_V, i64 0, i64 3" [assessment/toplevel.cpp:113]   --->   Operation 151 'getelementptr' 'moves_node_y_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (2.32ns)   --->   "%store_ln113 = store i9 0, i4 %moves_node_y_V_addr_17" [assessment/toplevel.cpp:113]   --->   Operation 152 'store' 'store_ln113' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%moves_target_addr_17 = getelementptr i15 %moves_target, i64 0, i64 3" [assessment/toplevel.cpp:114]   --->   Operation 153 'getelementptr' 'moves_target_addr_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (2.32ns)   --->   "%store_ln114 = store i15 0, i4 %moves_target_addr_17" [assessment/toplevel.cpp:114]   --->   Operation 154 'store' 'store_ln114' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_18 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 4" [assessment/toplevel.cpp:110]   --->   Operation 155 'getelementptr' 'moves_node_f_score_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (2.32ns)   --->   "%store_ln110 = store i11 0, i4 %moves_node_f_score_V_addr_18" [assessment/toplevel.cpp:110]   --->   Operation 156 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_18 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 4" [assessment/toplevel.cpp:111]   --->   Operation 157 'getelementptr' 'moves_node_g_score_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (2.32ns)   --->   "%store_ln111 = store i11 0, i4 %moves_node_g_score_V_addr_18" [assessment/toplevel.cpp:111]   --->   Operation 158 'store' 'store_ln111' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_18 = getelementptr i9 %moves_node_x_V, i64 0, i64 4" [assessment/toplevel.cpp:112]   --->   Operation 159 'getelementptr' 'moves_node_x_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (2.32ns)   --->   "%store_ln112 = store i9 0, i4 %moves_node_x_V_addr_18" [assessment/toplevel.cpp:112]   --->   Operation 160 'store' 'store_ln112' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_18 = getelementptr i9 %moves_node_y_V, i64 0, i64 4" [assessment/toplevel.cpp:113]   --->   Operation 161 'getelementptr' 'moves_node_y_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (2.32ns)   --->   "%store_ln113 = store i9 0, i4 %moves_node_y_V_addr_18" [assessment/toplevel.cpp:113]   --->   Operation 162 'store' 'store_ln113' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%moves_target_addr_18 = getelementptr i15 %moves_target, i64 0, i64 4" [assessment/toplevel.cpp:114]   --->   Operation 163 'getelementptr' 'moves_target_addr_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (2.32ns)   --->   "%store_ln114 = store i15 0, i4 %moves_target_addr_18" [assessment/toplevel.cpp:114]   --->   Operation 164 'store' 'store_ln114' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_5 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 5" [assessment/toplevel.cpp:110]   --->   Operation 165 'getelementptr' 'moves_node_f_score_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (2.32ns)   --->   "%store_ln110 = store i11 0, i4 %moves_node_f_score_V_addr_5" [assessment/toplevel.cpp:110]   --->   Operation 166 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_5 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 5" [assessment/toplevel.cpp:111]   --->   Operation 167 'getelementptr' 'moves_node_g_score_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (2.32ns)   --->   "%store_ln111 = store i11 0, i4 %moves_node_g_score_V_addr_5" [assessment/toplevel.cpp:111]   --->   Operation 168 'store' 'store_ln111' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_5 = getelementptr i9 %moves_node_x_V, i64 0, i64 5" [assessment/toplevel.cpp:112]   --->   Operation 169 'getelementptr' 'moves_node_x_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (2.32ns)   --->   "%store_ln112 = store i9 0, i4 %moves_node_x_V_addr_5" [assessment/toplevel.cpp:112]   --->   Operation 170 'store' 'store_ln112' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_5 = getelementptr i9 %moves_node_y_V, i64 0, i64 5" [assessment/toplevel.cpp:113]   --->   Operation 171 'getelementptr' 'moves_node_y_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (2.32ns)   --->   "%store_ln113 = store i9 0, i4 %moves_node_y_V_addr_5" [assessment/toplevel.cpp:113]   --->   Operation 172 'store' 'store_ln113' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%moves_target_addr_5 = getelementptr i15 %moves_target, i64 0, i64 5" [assessment/toplevel.cpp:114]   --->   Operation 173 'getelementptr' 'moves_target_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (2.32ns)   --->   "%store_ln114 = store i15 0, i4 %moves_target_addr_5" [assessment/toplevel.cpp:114]   --->   Operation 174 'store' 'store_ln114' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_6 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 6" [assessment/toplevel.cpp:110]   --->   Operation 175 'getelementptr' 'moves_node_f_score_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (2.32ns)   --->   "%store_ln110 = store i11 0, i4 %moves_node_f_score_V_addr_6" [assessment/toplevel.cpp:110]   --->   Operation 176 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_6 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 6" [assessment/toplevel.cpp:111]   --->   Operation 177 'getelementptr' 'moves_node_g_score_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (2.32ns)   --->   "%store_ln111 = store i11 0, i4 %moves_node_g_score_V_addr_6" [assessment/toplevel.cpp:111]   --->   Operation 178 'store' 'store_ln111' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_6 = getelementptr i9 %moves_node_x_V, i64 0, i64 6" [assessment/toplevel.cpp:112]   --->   Operation 179 'getelementptr' 'moves_node_x_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (2.32ns)   --->   "%store_ln112 = store i9 0, i4 %moves_node_x_V_addr_6" [assessment/toplevel.cpp:112]   --->   Operation 180 'store' 'store_ln112' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_6 = getelementptr i9 %moves_node_y_V, i64 0, i64 6" [assessment/toplevel.cpp:113]   --->   Operation 181 'getelementptr' 'moves_node_y_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (2.32ns)   --->   "%store_ln113 = store i9 0, i4 %moves_node_y_V_addr_6" [assessment/toplevel.cpp:113]   --->   Operation 182 'store' 'store_ln113' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%moves_target_addr_6 = getelementptr i15 %moves_target, i64 0, i64 6" [assessment/toplevel.cpp:114]   --->   Operation 183 'getelementptr' 'moves_target_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (2.32ns)   --->   "%store_ln114 = store i15 0, i4 %moves_target_addr_6" [assessment/toplevel.cpp:114]   --->   Operation 184 'store' 'store_ln114' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_7 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 7" [assessment/toplevel.cpp:110]   --->   Operation 185 'getelementptr' 'moves_node_f_score_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (2.32ns)   --->   "%store_ln110 = store i11 0, i4 %moves_node_f_score_V_addr_7" [assessment/toplevel.cpp:110]   --->   Operation 186 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_7 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 7" [assessment/toplevel.cpp:111]   --->   Operation 187 'getelementptr' 'moves_node_g_score_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (2.32ns)   --->   "%store_ln111 = store i11 0, i4 %moves_node_g_score_V_addr_7" [assessment/toplevel.cpp:111]   --->   Operation 188 'store' 'store_ln111' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_7 = getelementptr i9 %moves_node_x_V, i64 0, i64 7" [assessment/toplevel.cpp:112]   --->   Operation 189 'getelementptr' 'moves_node_x_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (2.32ns)   --->   "%store_ln112 = store i9 0, i4 %moves_node_x_V_addr_7" [assessment/toplevel.cpp:112]   --->   Operation 190 'store' 'store_ln112' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_7 = getelementptr i9 %moves_node_y_V, i64 0, i64 7" [assessment/toplevel.cpp:113]   --->   Operation 191 'getelementptr' 'moves_node_y_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (2.32ns)   --->   "%store_ln113 = store i9 0, i4 %moves_node_y_V_addr_7" [assessment/toplevel.cpp:113]   --->   Operation 192 'store' 'store_ln113' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%moves_target_addr_7 = getelementptr i15 %moves_target, i64 0, i64 7" [assessment/toplevel.cpp:114]   --->   Operation 193 'getelementptr' 'moves_target_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (2.32ns)   --->   "%store_ln114 = store i15 0, i4 %moves_target_addr_7" [assessment/toplevel.cpp:114]   --->   Operation 194 'store' 'store_ln114' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_8 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 8" [assessment/toplevel.cpp:110]   --->   Operation 195 'getelementptr' 'moves_node_f_score_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (2.32ns)   --->   "%store_ln110 = store i11 0, i4 %moves_node_f_score_V_addr_8" [assessment/toplevel.cpp:110]   --->   Operation 196 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_8 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 8" [assessment/toplevel.cpp:111]   --->   Operation 197 'getelementptr' 'moves_node_g_score_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (2.32ns)   --->   "%store_ln111 = store i11 0, i4 %moves_node_g_score_V_addr_8" [assessment/toplevel.cpp:111]   --->   Operation 198 'store' 'store_ln111' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_8 = getelementptr i9 %moves_node_x_V, i64 0, i64 8" [assessment/toplevel.cpp:112]   --->   Operation 199 'getelementptr' 'moves_node_x_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (2.32ns)   --->   "%store_ln112 = store i9 0, i4 %moves_node_x_V_addr_8" [assessment/toplevel.cpp:112]   --->   Operation 200 'store' 'store_ln112' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_8 = getelementptr i9 %moves_node_y_V, i64 0, i64 8" [assessment/toplevel.cpp:113]   --->   Operation 201 'getelementptr' 'moves_node_y_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (2.32ns)   --->   "%store_ln113 = store i9 0, i4 %moves_node_y_V_addr_8" [assessment/toplevel.cpp:113]   --->   Operation 202 'store' 'store_ln113' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%moves_target_addr_8 = getelementptr i15 %moves_target, i64 0, i64 8" [assessment/toplevel.cpp:114]   --->   Operation 203 'getelementptr' 'moves_target_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (2.32ns)   --->   "%store_ln114 = store i15 0, i4 %moves_target_addr_8" [assessment/toplevel.cpp:114]   --->   Operation 204 'store' 'store_ln114' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_9 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 9" [assessment/toplevel.cpp:110]   --->   Operation 205 'getelementptr' 'moves_node_f_score_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (2.32ns)   --->   "%store_ln110 = store i11 0, i4 %moves_node_f_score_V_addr_9" [assessment/toplevel.cpp:110]   --->   Operation 206 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_9 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 9" [assessment/toplevel.cpp:111]   --->   Operation 207 'getelementptr' 'moves_node_g_score_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (2.32ns)   --->   "%store_ln111 = store i11 0, i4 %moves_node_g_score_V_addr_9" [assessment/toplevel.cpp:111]   --->   Operation 208 'store' 'store_ln111' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_9 = getelementptr i9 %moves_node_x_V, i64 0, i64 9" [assessment/toplevel.cpp:112]   --->   Operation 209 'getelementptr' 'moves_node_x_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (2.32ns)   --->   "%store_ln112 = store i9 0, i4 %moves_node_x_V_addr_9" [assessment/toplevel.cpp:112]   --->   Operation 210 'store' 'store_ln112' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_9 = getelementptr i9 %moves_node_y_V, i64 0, i64 9" [assessment/toplevel.cpp:113]   --->   Operation 211 'getelementptr' 'moves_node_y_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (2.32ns)   --->   "%store_ln113 = store i9 0, i4 %moves_node_y_V_addr_9" [assessment/toplevel.cpp:113]   --->   Operation 212 'store' 'store_ln113' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%moves_target_addr_9 = getelementptr i15 %moves_target, i64 0, i64 9" [assessment/toplevel.cpp:114]   --->   Operation 213 'getelementptr' 'moves_target_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (2.32ns)   --->   "%store_ln114 = store i15 0, i4 %moves_target_addr_9" [assessment/toplevel.cpp:114]   --->   Operation 214 'store' 'store_ln114' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_10 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 10" [assessment/toplevel.cpp:110]   --->   Operation 215 'getelementptr' 'moves_node_f_score_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (2.32ns)   --->   "%store_ln110 = store i11 0, i4 %moves_node_f_score_V_addr_10" [assessment/toplevel.cpp:110]   --->   Operation 216 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_10 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 10" [assessment/toplevel.cpp:111]   --->   Operation 217 'getelementptr' 'moves_node_g_score_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (2.32ns)   --->   "%store_ln111 = store i11 0, i4 %moves_node_g_score_V_addr_10" [assessment/toplevel.cpp:111]   --->   Operation 218 'store' 'store_ln111' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_10 = getelementptr i9 %moves_node_x_V, i64 0, i64 10" [assessment/toplevel.cpp:112]   --->   Operation 219 'getelementptr' 'moves_node_x_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (2.32ns)   --->   "%store_ln112 = store i9 0, i4 %moves_node_x_V_addr_10" [assessment/toplevel.cpp:112]   --->   Operation 220 'store' 'store_ln112' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_10 = getelementptr i9 %moves_node_y_V, i64 0, i64 10" [assessment/toplevel.cpp:113]   --->   Operation 221 'getelementptr' 'moves_node_y_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (2.32ns)   --->   "%store_ln113 = store i9 0, i4 %moves_node_y_V_addr_10" [assessment/toplevel.cpp:113]   --->   Operation 222 'store' 'store_ln113' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%moves_target_addr_10 = getelementptr i15 %moves_target, i64 0, i64 10" [assessment/toplevel.cpp:114]   --->   Operation 223 'getelementptr' 'moves_target_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (2.32ns)   --->   "%store_ln114 = store i15 0, i4 %moves_target_addr_10" [assessment/toplevel.cpp:114]   --->   Operation 224 'store' 'store_ln114' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_11 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 11" [assessment/toplevel.cpp:110]   --->   Operation 225 'getelementptr' 'moves_node_f_score_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (2.32ns)   --->   "%store_ln110 = store i11 0, i4 %moves_node_f_score_V_addr_11" [assessment/toplevel.cpp:110]   --->   Operation 226 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_11 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 11" [assessment/toplevel.cpp:111]   --->   Operation 227 'getelementptr' 'moves_node_g_score_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (2.32ns)   --->   "%store_ln111 = store i11 0, i4 %moves_node_g_score_V_addr_11" [assessment/toplevel.cpp:111]   --->   Operation 228 'store' 'store_ln111' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_11 = getelementptr i9 %moves_node_x_V, i64 0, i64 11" [assessment/toplevel.cpp:112]   --->   Operation 229 'getelementptr' 'moves_node_x_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (2.32ns)   --->   "%store_ln112 = store i9 0, i4 %moves_node_x_V_addr_11" [assessment/toplevel.cpp:112]   --->   Operation 230 'store' 'store_ln112' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_11 = getelementptr i9 %moves_node_y_V, i64 0, i64 11" [assessment/toplevel.cpp:113]   --->   Operation 231 'getelementptr' 'moves_node_y_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 232 [1/1] (2.32ns)   --->   "%store_ln113 = store i9 0, i4 %moves_node_y_V_addr_11" [assessment/toplevel.cpp:113]   --->   Operation 232 'store' 'store_ln113' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%moves_target_addr_11 = getelementptr i15 %moves_target, i64 0, i64 11" [assessment/toplevel.cpp:114]   --->   Operation 233 'getelementptr' 'moves_target_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (2.32ns)   --->   "%store_ln114 = store i15 0, i4 %moves_target_addr_11" [assessment/toplevel.cpp:114]   --->   Operation 234 'store' 'store_ln114' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_7 : Operation 235 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load = load i11 1" [assessment/toplevel.cpp:127]   --->   Operation 235 'load' 'open_set_heap_f_score_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_7 : Operation 236 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_16 = load i11 2" [assessment/toplevel.cpp:128]   --->   Operation 236 'load' 'open_set_heap_f_score_V_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 237 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_12 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 12" [assessment/toplevel.cpp:110]   --->   Operation 237 'getelementptr' 'moves_node_f_score_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 238 [1/1] (2.32ns)   --->   "%store_ln110 = store i11 0, i4 %moves_node_f_score_V_addr_12" [assessment/toplevel.cpp:110]   --->   Operation 238 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_12 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 12" [assessment/toplevel.cpp:111]   --->   Operation 239 'getelementptr' 'moves_node_g_score_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 240 [1/1] (2.32ns)   --->   "%store_ln111 = store i11 0, i4 %moves_node_g_score_V_addr_12" [assessment/toplevel.cpp:111]   --->   Operation 240 'store' 'store_ln111' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_12 = getelementptr i9 %moves_node_x_V, i64 0, i64 12" [assessment/toplevel.cpp:112]   --->   Operation 241 'getelementptr' 'moves_node_x_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 242 [1/1] (2.32ns)   --->   "%store_ln112 = store i9 0, i4 %moves_node_x_V_addr_12" [assessment/toplevel.cpp:112]   --->   Operation 242 'store' 'store_ln112' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_8 : Operation 243 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_12 = getelementptr i9 %moves_node_y_V, i64 0, i64 12" [assessment/toplevel.cpp:113]   --->   Operation 243 'getelementptr' 'moves_node_y_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 244 [1/1] (2.32ns)   --->   "%store_ln113 = store i9 0, i4 %moves_node_y_V_addr_12" [assessment/toplevel.cpp:113]   --->   Operation 244 'store' 'store_ln113' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_8 : Operation 245 [1/1] (0.00ns)   --->   "%moves_target_addr_12 = getelementptr i15 %moves_target, i64 0, i64 12" [assessment/toplevel.cpp:114]   --->   Operation 245 'getelementptr' 'moves_target_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 246 [1/1] (2.32ns)   --->   "%store_ln114 = store i15 0, i4 %moves_target_addr_12" [assessment/toplevel.cpp:114]   --->   Operation 246 'store' 'store_ln114' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_13 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 13" [assessment/toplevel.cpp:110]   --->   Operation 247 'getelementptr' 'moves_node_f_score_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 248 [1/1] (2.32ns)   --->   "%store_ln110 = store i11 0, i4 %moves_node_f_score_V_addr_13" [assessment/toplevel.cpp:110]   --->   Operation 248 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_13 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 13" [assessment/toplevel.cpp:111]   --->   Operation 249 'getelementptr' 'moves_node_g_score_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 250 [1/1] (2.32ns)   --->   "%store_ln111 = store i11 0, i4 %moves_node_g_score_V_addr_13" [assessment/toplevel.cpp:111]   --->   Operation 250 'store' 'store_ln111' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_13 = getelementptr i9 %moves_node_x_V, i64 0, i64 13" [assessment/toplevel.cpp:112]   --->   Operation 251 'getelementptr' 'moves_node_x_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 252 [1/1] (2.32ns)   --->   "%store_ln112 = store i9 0, i4 %moves_node_x_V_addr_13" [assessment/toplevel.cpp:112]   --->   Operation 252 'store' 'store_ln112' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_8 : Operation 253 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_13 = getelementptr i9 %moves_node_y_V, i64 0, i64 13" [assessment/toplevel.cpp:113]   --->   Operation 253 'getelementptr' 'moves_node_y_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 254 [1/1] (2.32ns)   --->   "%store_ln113 = store i9 0, i4 %moves_node_y_V_addr_13" [assessment/toplevel.cpp:113]   --->   Operation 254 'store' 'store_ln113' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_8 : Operation 255 [1/1] (0.00ns)   --->   "%moves_target_addr_13 = getelementptr i15 %moves_target, i64 0, i64 13" [assessment/toplevel.cpp:114]   --->   Operation 255 'getelementptr' 'moves_target_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 256 [1/1] (2.32ns)   --->   "%store_ln114 = store i15 0, i4 %moves_target_addr_13" [assessment/toplevel.cpp:114]   --->   Operation 256 'store' 'store_ln114' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_8 : Operation 257 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load = load i11 1" [assessment/toplevel.cpp:127]   --->   Operation 257 'load' 'open_set_heap_f_score_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_8 : Operation 258 [1/1] (2.42ns)   --->   "%icmp_ln128 = icmp_ugt  i16 %add_ln241, i16 2" [assessment/toplevel.cpp:128]   --->   Operation 258 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 259 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_16 = load i11 2" [assessment/toplevel.cpp:128]   --->   Operation 259 'load' 'open_set_heap_f_score_V_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 9 <SV = 8> <Delay = 6.30>
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_14 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 14" [assessment/toplevel.cpp:110]   --->   Operation 260 'getelementptr' 'moves_node_f_score_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 261 [1/1] (2.32ns)   --->   "%store_ln110 = store i11 0, i4 %moves_node_f_score_V_addr_14" [assessment/toplevel.cpp:110]   --->   Operation 261 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_9 : Operation 262 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_14 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 14" [assessment/toplevel.cpp:111]   --->   Operation 262 'getelementptr' 'moves_node_g_score_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 263 [1/1] (2.32ns)   --->   "%store_ln111 = store i11 0, i4 %moves_node_g_score_V_addr_14" [assessment/toplevel.cpp:111]   --->   Operation 263 'store' 'store_ln111' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_14 = getelementptr i9 %moves_node_x_V, i64 0, i64 14" [assessment/toplevel.cpp:112]   --->   Operation 264 'getelementptr' 'moves_node_x_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 265 [1/1] (2.32ns)   --->   "%store_ln112 = store i9 0, i4 %moves_node_x_V_addr_14" [assessment/toplevel.cpp:112]   --->   Operation 265 'store' 'store_ln112' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_9 : Operation 266 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_14 = getelementptr i9 %moves_node_y_V, i64 0, i64 14" [assessment/toplevel.cpp:113]   --->   Operation 266 'getelementptr' 'moves_node_y_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 267 [1/1] (2.32ns)   --->   "%store_ln113 = store i9 0, i4 %moves_node_y_V_addr_14" [assessment/toplevel.cpp:113]   --->   Operation 267 'store' 'store_ln113' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_9 : Operation 268 [1/1] (0.00ns)   --->   "%moves_target_addr_14 = getelementptr i15 %moves_target, i64 0, i64 14" [assessment/toplevel.cpp:114]   --->   Operation 268 'getelementptr' 'moves_target_addr_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 269 [1/1] (2.32ns)   --->   "%store_ln114 = store i15 0, i4 %moves_target_addr_14" [assessment/toplevel.cpp:114]   --->   Operation 269 'store' 'store_ln114' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_9 : Operation 270 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_15 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 15" [assessment/toplevel.cpp:110]   --->   Operation 270 'getelementptr' 'moves_node_f_score_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 271 [1/1] (2.32ns)   --->   "%store_ln110 = store i11 0, i4 %moves_node_f_score_V_addr_15" [assessment/toplevel.cpp:110]   --->   Operation 271 'store' 'store_ln110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_9 : Operation 272 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_15 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 15" [assessment/toplevel.cpp:111]   --->   Operation 272 'getelementptr' 'moves_node_g_score_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 273 [1/1] (2.32ns)   --->   "%store_ln111 = store i11 0, i4 %moves_node_g_score_V_addr_15" [assessment/toplevel.cpp:111]   --->   Operation 273 'store' 'store_ln111' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_9 : Operation 274 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_15 = getelementptr i9 %moves_node_x_V, i64 0, i64 15" [assessment/toplevel.cpp:112]   --->   Operation 274 'getelementptr' 'moves_node_x_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 275 [1/1] (2.32ns)   --->   "%store_ln112 = store i9 0, i4 %moves_node_x_V_addr_15" [assessment/toplevel.cpp:112]   --->   Operation 275 'store' 'store_ln112' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_9 : Operation 276 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_15 = getelementptr i9 %moves_node_y_V, i64 0, i64 15" [assessment/toplevel.cpp:113]   --->   Operation 276 'getelementptr' 'moves_node_y_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 277 [1/1] (2.32ns)   --->   "%store_ln113 = store i9 0, i4 %moves_node_y_V_addr_15" [assessment/toplevel.cpp:113]   --->   Operation 277 'store' 'store_ln113' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "%moves_target_addr_15 = getelementptr i15 %moves_target, i64 0, i64 15" [assessment/toplevel.cpp:114]   --->   Operation 278 'getelementptr' 'moves_target_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 279 [1/1] (2.32ns)   --->   "%store_ln114 = store i15 0, i4 %moves_target_addr_15" [assessment/toplevel.cpp:114]   --->   Operation 279 'store' 'store_ln114' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_9 : Operation 280 [1/1] (0.69ns)   --->   "%select_ln128 = select i1 %icmp_ln128, i11 %open_set_heap_f_score_V_load_16, i11 2047" [assessment/toplevel.cpp:128]   --->   Operation 280 'select' 'select_ln128' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 281 [1/1] (1.88ns)   --->   "%icmp_ln878 = icmp_ult  i11 %node_f_score_V, i11 %open_set_heap_f_score_V_load"   --->   Operation 281 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 282 [1/1] (1.88ns)   --->   "%icmp_ln878_16 = icmp_ult  i11 %node_f_score_V, i11 %select_ln128"   --->   Operation 282 'icmp' 'icmp_ln878_16' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 283 [1/1] (0.97ns)   --->   "%and_ln131 = and i1 %icmp_ln878, i1 %icmp_ln878_16" [assessment/toplevel.cpp:131]   --->   Operation 283 'and' 'and_ln131' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 284 [1/1] (2.75ns)   --->   "%br_ln131 = br i1 %and_ln131, void, void %.loopexit" [assessment/toplevel.cpp:131]   --->   Operation 284 'br' 'br_ln131' <Predicate = true> <Delay = 2.75>
ST_9 : Operation 285 [1/1] (1.88ns)   --->   "%icmp_ln878_17 = icmp_ult  i11 %open_set_heap_f_score_V_load, i11 %select_ln128"   --->   Operation 285 'icmp' 'icmp_ln878_17' <Predicate = (!and_ln131)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln878_17, void, void" [assessment/toplevel.cpp:136]   --->   Operation 286 'br' 'br_ln136' <Predicate = (!and_ln131)> <Delay = 0.00>
ST_9 : Operation 287 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_16 = load i11 2" [assessment/toplevel.cpp:97]   --->   Operation 287 'load' 'open_set_heap_g_score_V_load_16' <Predicate = (!and_ln131 & !icmp_ln878_17)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_9 : Operation 288 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_16 = load i9 2" [assessment/toplevel.cpp:98]   --->   Operation 288 'load' 'open_set_heap_x_V_load_16' <Predicate = (!and_ln131 & !icmp_ln878_17)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_9 : Operation 289 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_16 = load i9 2" [assessment/toplevel.cpp:99]   --->   Operation 289 'load' 'open_set_heap_y_V_load_16' <Predicate = (!and_ln131 & !icmp_ln878_17)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_9 : Operation 290 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load = load i11 1" [assessment/toplevel.cpp:97]   --->   Operation 290 'load' 'open_set_heap_g_score_V_load' <Predicate = (!and_ln131 & icmp_ln878_17)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_9 : Operation 291 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load = load i9 1" [assessment/toplevel.cpp:98]   --->   Operation 291 'load' 'open_set_heap_x_V_load' <Predicate = (!and_ln131 & icmp_ln878_17)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_9 : Operation 292 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load = load i9 1" [assessment/toplevel.cpp:99]   --->   Operation 292 'load' 'open_set_heap_y_V_load' <Predicate = (!and_ln131 & icmp_ln878_17)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>

State 10 <SV = 9> <Delay = 5.57>
ST_10 : Operation 293 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load_16, i4 %moves_node_f_score_V_addr" [assessment/toplevel.cpp:96]   --->   Operation 293 'store' 'store_ln96' <Predicate = (!icmp_ln878_17)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_10 : Operation 294 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_16 = load i11 2" [assessment/toplevel.cpp:97]   --->   Operation 294 'load' 'open_set_heap_g_score_V_load_16' <Predicate = (!icmp_ln878_17)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_10 : Operation 295 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load_16, i4 %moves_node_g_score_V_addr" [assessment/toplevel.cpp:97]   --->   Operation 295 'store' 'store_ln97' <Predicate = (!icmp_ln878_17)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_10 : Operation 296 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_16 = load i9 2" [assessment/toplevel.cpp:98]   --->   Operation 296 'load' 'open_set_heap_x_V_load_16' <Predicate = (!icmp_ln878_17)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_10 : Operation 297 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load_16, i4 %moves_node_x_V_addr" [assessment/toplevel.cpp:98]   --->   Operation 297 'store' 'store_ln98' <Predicate = (!icmp_ln878_17)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_10 : Operation 298 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_16 = load i9 2" [assessment/toplevel.cpp:99]   --->   Operation 298 'load' 'open_set_heap_y_V_load_16' <Predicate = (!icmp_ln878_17)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_10 : Operation 299 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.1_ifconv"   --->   Operation 299 'br' 'br_ln0' <Predicate = (!icmp_ln878_17)> <Delay = 1.58>
ST_10 : Operation 300 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load, i4 %moves_node_f_score_V_addr" [assessment/toplevel.cpp:96]   --->   Operation 300 'store' 'store_ln96' <Predicate = (icmp_ln878_17)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_10 : Operation 301 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load = load i11 1" [assessment/toplevel.cpp:97]   --->   Operation 301 'load' 'open_set_heap_g_score_V_load' <Predicate = (icmp_ln878_17)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_10 : Operation 302 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load, i4 %moves_node_g_score_V_addr" [assessment/toplevel.cpp:97]   --->   Operation 302 'store' 'store_ln97' <Predicate = (icmp_ln878_17)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_10 : Operation 303 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load = load i9 1" [assessment/toplevel.cpp:98]   --->   Operation 303 'load' 'open_set_heap_x_V_load' <Predicate = (icmp_ln878_17)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_10 : Operation 304 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load, i4 %moves_node_x_V_addr" [assessment/toplevel.cpp:98]   --->   Operation 304 'store' 'store_ln98' <Predicate = (icmp_ln878_17)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_10 : Operation 305 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load = load i9 1" [assessment/toplevel.cpp:99]   --->   Operation 305 'load' 'open_set_heap_y_V_load' <Predicate = (icmp_ln878_17)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_10 : Operation 306 [1/1] (1.58ns)   --->   "%br_ln142 = br void %.preheader.1_ifconv" [assessment/toplevel.cpp:142]   --->   Operation 306 'br' 'br_ln142' <Predicate = (icmp_ln878_17)> <Delay = 1.58>
ST_10 : Operation 307 [1/1] (2.32ns)   --->   "%store_ln139 = store i15 0, i4 %moves_target_addr" [assessment/toplevel.cpp:139]   --->   Operation 307 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>

State 11 <SV = 10> <Delay = 4.90>
ST_11 : Operation 308 [1/1] (0.00ns)   --->   "%storemerge_0 = phi i9 %open_set_heap_y_V_load, void, i9 %open_set_heap_y_V_load_16, void" [assessment/toplevel.cpp:99]   --->   Operation 308 'phi' 'storemerge_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 309 [1/1] (0.00ns)   --->   "%idx_assign_5_0 = phi i2 1, void, i2 2, void"   --->   Operation 309 'phi' 'idx_assign_5_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 310 [1/1] (2.32ns)   --->   "%store_ln99 = store i9 %storemerge_0, i4 %moves_node_y_V_addr" [assessment/toplevel.cpp:99]   --->   Operation 310 'store' 'store_ln99' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_11 : Operation 311 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %idx_assign_5_0, i1 0" [assessment/toplevel.cpp:122]   --->   Operation 311 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 312 [1/1] (0.00ns)   --->   "%or_ln122 = or i3 %shl_ln, i3 1" [assessment/toplevel.cpp:122]   --->   Operation 312 'or' 'or_ln122' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 313 [1/1] (1.65ns)   --->   "%add_ln123 = add i3 %shl_ln, i3 2" [assessment/toplevel.cpp:123]   --->   Operation 313 'add' 'add_ln123' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i3 %or_ln122" [assessment/toplevel.cpp:127]   --->   Operation 314 'zext' 'zext_ln127' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 315 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_21 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln127" [assessment/toplevel.cpp:127]   --->   Operation 315 'getelementptr' 'open_set_heap_f_score_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 316 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_18 = load i15 %open_set_heap_f_score_V_addr_21" [assessment/toplevel.cpp:127]   --->   Operation 316 'load' 'open_set_heap_f_score_V_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_11 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i3 %add_ln123" [assessment/toplevel.cpp:128]   --->   Operation 317 'zext' 'zext_ln128' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 318 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_22 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln128" [assessment/toplevel.cpp:128]   --->   Operation 318 'getelementptr' 'open_set_heap_f_score_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 319 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_19 = load i15 %open_set_heap_f_score_V_addr_22" [assessment/toplevel.cpp:128]   --->   Operation 319 'load' 'open_set_heap_f_score_V_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i3 %or_ln122" [assessment/toplevel.cpp:123]   --->   Operation 320 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln127_15 = zext i3 %add_ln123" [assessment/toplevel.cpp:127]   --->   Operation 321 'zext' 'zext_ln127_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 322 [1/1] (2.42ns)   --->   "%icmp_ln127 = icmp_ult  i16 %zext_ln123, i16 %add_ln241" [assessment/toplevel.cpp:127]   --->   Operation 322 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 323 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_18 = load i15 %open_set_heap_f_score_V_addr_21" [assessment/toplevel.cpp:127]   --->   Operation 323 'load' 'open_set_heap_f_score_V_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_12 : Operation 324 [1/1] (2.42ns)   --->   "%icmp_ln128_1 = icmp_ult  i16 %zext_ln127_15, i16 %add_ln241" [assessment/toplevel.cpp:128]   --->   Operation 324 'icmp' 'icmp_ln128_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 325 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_19 = load i15 %open_set_heap_f_score_V_addr_22" [assessment/toplevel.cpp:128]   --->   Operation 325 'load' 'open_set_heap_f_score_V_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 13 <SV = 12> <Delay = 6.30>
ST_13 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i2 %idx_assign_5_0" [assessment/toplevel.cpp:99]   --->   Operation 326 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 327 [1/1] (0.69ns)   --->   "%select_ln127 = select i1 %icmp_ln127, i11 %open_set_heap_f_score_V_load_18, i11 2047" [assessment/toplevel.cpp:127]   --->   Operation 327 'select' 'select_ln127' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 328 [1/1] (0.69ns)   --->   "%select_ln128_1 = select i1 %icmp_ln128_1, i11 %open_set_heap_f_score_V_load_19, i11 2047" [assessment/toplevel.cpp:128]   --->   Operation 328 'select' 'select_ln128_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 329 [1/1] (1.88ns)   --->   "%icmp_ln878_18 = icmp_ult  i11 %node_f_score_V, i11 %select_ln127"   --->   Operation 329 'icmp' 'icmp_ln878_18' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 330 [1/1] (1.88ns)   --->   "%icmp_ln878_19 = icmp_ult  i11 %node_f_score_V, i11 %select_ln128_1"   --->   Operation 330 'icmp' 'icmp_ln878_19' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 331 [1/1] (0.97ns)   --->   "%and_ln131_1 = and i1 %icmp_ln878_18, i1 %icmp_ln878_19" [assessment/toplevel.cpp:131]   --->   Operation 331 'and' 'and_ln131_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 332 [1/1] (2.75ns)   --->   "%br_ln131 = br i1 %and_ln131_1, void, void %.loopexit" [assessment/toplevel.cpp:131]   --->   Operation 332 'br' 'br_ln131' <Predicate = true> <Delay = 2.75>
ST_13 : Operation 333 [1/1] (1.88ns)   --->   "%icmp_ln878_20 = icmp_ult  i11 %select_ln127, i11 %select_ln128_1"   --->   Operation 333 'icmp' 'icmp_ln878_20' <Predicate = (!and_ln131_1)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln878_20, void, void" [assessment/toplevel.cpp:136]   --->   Operation 334 'br' 'br_ln136' <Predicate = (!and_ln131_1)> <Delay = 0.00>
ST_13 : Operation 335 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load_19, i4 %moves_node_f_score_V_addr_1" [assessment/toplevel.cpp:96]   --->   Operation 335 'store' 'store_ln96' <Predicate = (!and_ln131_1 & !icmp_ln878_20)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_13 : Operation 336 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_22 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln128" [assessment/toplevel.cpp:97]   --->   Operation 336 'getelementptr' 'open_set_heap_g_score_V_addr_22' <Predicate = (!and_ln131_1 & !icmp_ln878_20)> <Delay = 0.00>
ST_13 : Operation 337 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_18 = load i15 %open_set_heap_g_score_V_addr_22" [assessment/toplevel.cpp:97]   --->   Operation 337 'load' 'open_set_heap_g_score_V_load_18' <Predicate = (!and_ln131_1 & !icmp_ln878_20)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_13 : Operation 338 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_22 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln128" [assessment/toplevel.cpp:98]   --->   Operation 338 'getelementptr' 'open_set_heap_x_V_addr_22' <Predicate = (!and_ln131_1 & !icmp_ln878_20)> <Delay = 0.00>
ST_13 : Operation 339 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_18 = load i15 %open_set_heap_x_V_addr_22" [assessment/toplevel.cpp:98]   --->   Operation 339 'load' 'open_set_heap_x_V_load_18' <Predicate = (!and_ln131_1 & !icmp_ln878_20)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_13 : Operation 340 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_22 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln128" [assessment/toplevel.cpp:99]   --->   Operation 340 'getelementptr' 'open_set_heap_y_V_addr_22' <Predicate = (!and_ln131_1 & !icmp_ln878_20)> <Delay = 0.00>
ST_13 : Operation 341 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_18 = load i15 %open_set_heap_y_V_addr_22" [assessment/toplevel.cpp:99]   --->   Operation 341 'load' 'open_set_heap_y_V_load_18' <Predicate = (!and_ln131_1 & !icmp_ln878_20)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_13 : Operation 342 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load_18, i4 %moves_node_f_score_V_addr_1" [assessment/toplevel.cpp:96]   --->   Operation 342 'store' 'store_ln96' <Predicate = (!and_ln131_1 & icmp_ln878_20)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_13 : Operation 343 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_21 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln127" [assessment/toplevel.cpp:97]   --->   Operation 343 'getelementptr' 'open_set_heap_g_score_V_addr_21' <Predicate = (!and_ln131_1 & icmp_ln878_20)> <Delay = 0.00>
ST_13 : Operation 344 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_17 = load i15 %open_set_heap_g_score_V_addr_21" [assessment/toplevel.cpp:97]   --->   Operation 344 'load' 'open_set_heap_g_score_V_load_17' <Predicate = (!and_ln131_1 & icmp_ln878_20)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_13 : Operation 345 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_21 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln127" [assessment/toplevel.cpp:98]   --->   Operation 345 'getelementptr' 'open_set_heap_x_V_addr_21' <Predicate = (!and_ln131_1 & icmp_ln878_20)> <Delay = 0.00>
ST_13 : Operation 346 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_17 = load i15 %open_set_heap_x_V_addr_21" [assessment/toplevel.cpp:98]   --->   Operation 346 'load' 'open_set_heap_x_V_load_17' <Predicate = (!and_ln131_1 & icmp_ln878_20)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_13 : Operation 347 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_21 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln127" [assessment/toplevel.cpp:99]   --->   Operation 347 'getelementptr' 'open_set_heap_y_V_addr_21' <Predicate = (!and_ln131_1 & icmp_ln878_20)> <Delay = 0.00>
ST_13 : Operation 348 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_17 = load i15 %open_set_heap_y_V_addr_21" [assessment/toplevel.cpp:99]   --->   Operation 348 'load' 'open_set_heap_y_V_load_17' <Predicate = (!and_ln131_1 & icmp_ln878_20)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>

State 14 <SV = 13> <Delay = 5.57>
ST_14 : Operation 349 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_18 = load i15 %open_set_heap_g_score_V_addr_22" [assessment/toplevel.cpp:97]   --->   Operation 349 'load' 'open_set_heap_g_score_V_load_18' <Predicate = (!icmp_ln878_20)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_14 : Operation 350 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load_18, i4 %moves_node_g_score_V_addr_1" [assessment/toplevel.cpp:97]   --->   Operation 350 'store' 'store_ln97' <Predicate = (!icmp_ln878_20)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_14 : Operation 351 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_18 = load i15 %open_set_heap_x_V_addr_22" [assessment/toplevel.cpp:98]   --->   Operation 351 'load' 'open_set_heap_x_V_load_18' <Predicate = (!icmp_ln878_20)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_14 : Operation 352 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load_18, i4 %moves_node_x_V_addr_1" [assessment/toplevel.cpp:98]   --->   Operation 352 'store' 'store_ln98' <Predicate = (!icmp_ln878_20)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_14 : Operation 353 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_18 = load i15 %open_set_heap_y_V_addr_22" [assessment/toplevel.cpp:99]   --->   Operation 353 'load' 'open_set_heap_y_V_load_18' <Predicate = (!icmp_ln878_20)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_14 : Operation 354 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.2_ifconv"   --->   Operation 354 'br' 'br_ln0' <Predicate = (!icmp_ln878_20)> <Delay = 1.58>
ST_14 : Operation 355 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_17 = load i15 %open_set_heap_g_score_V_addr_21" [assessment/toplevel.cpp:97]   --->   Operation 355 'load' 'open_set_heap_g_score_V_load_17' <Predicate = (icmp_ln878_20)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_14 : Operation 356 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load_17, i4 %moves_node_g_score_V_addr_1" [assessment/toplevel.cpp:97]   --->   Operation 356 'store' 'store_ln97' <Predicate = (icmp_ln878_20)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_14 : Operation 357 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_17 = load i15 %open_set_heap_x_V_addr_21" [assessment/toplevel.cpp:98]   --->   Operation 357 'load' 'open_set_heap_x_V_load_17' <Predicate = (icmp_ln878_20)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_14 : Operation 358 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load_17, i4 %moves_node_x_V_addr_1" [assessment/toplevel.cpp:98]   --->   Operation 358 'store' 'store_ln98' <Predicate = (icmp_ln878_20)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_14 : Operation 359 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_17 = load i15 %open_set_heap_y_V_addr_21" [assessment/toplevel.cpp:99]   --->   Operation 359 'load' 'open_set_heap_y_V_load_17' <Predicate = (icmp_ln878_20)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_14 : Operation 360 [1/1] (1.58ns)   --->   "%br_ln142 = br void %.preheader.2_ifconv" [assessment/toplevel.cpp:142]   --->   Operation 360 'br' 'br_ln142' <Predicate = (icmp_ln878_20)> <Delay = 1.58>
ST_14 : Operation 361 [1/1] (2.32ns)   --->   "%store_ln139 = store i15 %zext_ln99, i4 %moves_target_addr_1" [assessment/toplevel.cpp:139]   --->   Operation 361 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>

State 15 <SV = 14> <Delay = 4.98>
ST_15 : Operation 362 [1/1] (0.00ns)   --->   "%storemerge_1 = phi i9 %open_set_heap_y_V_load_17, void, i9 %open_set_heap_y_V_load_18, void" [assessment/toplevel.cpp:99]   --->   Operation 362 'phi' 'storemerge_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 363 [1/1] (0.00ns)   --->   "%idx_assign_5_1 = phi i3 %or_ln122, void, i3 %add_ln123, void" [assessment/toplevel.cpp:122]   --->   Operation 363 'phi' 'idx_assign_5_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 364 [1/1] (2.32ns)   --->   "%store_ln99 = store i9 %storemerge_1, i4 %moves_node_y_V_addr_1" [assessment/toplevel.cpp:99]   --->   Operation 364 'store' 'store_ln99' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_15 : Operation 365 [1/1] (0.00ns)   --->   "%shl_ln122_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %idx_assign_5_1, i1 0" [assessment/toplevel.cpp:122]   --->   Operation 365 'bitconcatenate' 'shl_ln122_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i4 %shl_ln122_1" [assessment/toplevel.cpp:122]   --->   Operation 366 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 367 [1/1] (0.00ns)   --->   "%or_ln122_1 = or i4 %shl_ln122_1, i4 1" [assessment/toplevel.cpp:122]   --->   Operation 367 'or' 'or_ln122_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 368 [1/1] (1.73ns)   --->   "%add_ln123_1 = add i5 %zext_ln122, i5 2" [assessment/toplevel.cpp:123]   --->   Operation 368 'add' 'add_ln123_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i4 %or_ln122_1" [assessment/toplevel.cpp:127]   --->   Operation 369 'zext' 'zext_ln127_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 370 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_23 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln127_1" [assessment/toplevel.cpp:127]   --->   Operation 370 'getelementptr' 'open_set_heap_f_score_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 371 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_20 = load i15 %open_set_heap_f_score_V_addr_23" [assessment/toplevel.cpp:127]   --->   Operation 371 'load' 'open_set_heap_f_score_V_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_15 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln128_1 = zext i5 %add_ln123_1" [assessment/toplevel.cpp:128]   --->   Operation 372 'zext' 'zext_ln128_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 373 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_24 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln128_1" [assessment/toplevel.cpp:128]   --->   Operation 373 'getelementptr' 'open_set_heap_f_score_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 374 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_21 = load i15 %open_set_heap_f_score_V_addr_24" [assessment/toplevel.cpp:128]   --->   Operation 374 'load' 'open_set_heap_f_score_V_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i4 %or_ln122_1" [assessment/toplevel.cpp:123]   --->   Operation 375 'zext' 'zext_ln123_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln127_16 = zext i5 %add_ln123_1" [assessment/toplevel.cpp:127]   --->   Operation 376 'zext' 'zext_ln127_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 377 [1/1] (2.42ns)   --->   "%icmp_ln127_1 = icmp_ult  i16 %zext_ln123_1, i16 %add_ln241" [assessment/toplevel.cpp:127]   --->   Operation 377 'icmp' 'icmp_ln127_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 378 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_20 = load i15 %open_set_heap_f_score_V_addr_23" [assessment/toplevel.cpp:127]   --->   Operation 378 'load' 'open_set_heap_f_score_V_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_16 : Operation 379 [1/1] (2.42ns)   --->   "%icmp_ln128_2 = icmp_ult  i16 %zext_ln127_16, i16 %add_ln241" [assessment/toplevel.cpp:128]   --->   Operation 379 'icmp' 'icmp_ln128_2' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 380 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_21 = load i15 %open_set_heap_f_score_V_addr_24" [assessment/toplevel.cpp:128]   --->   Operation 380 'load' 'open_set_heap_f_score_V_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 17 <SV = 16> <Delay = 6.30>
ST_17 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln99_1 = zext i3 %idx_assign_5_1" [assessment/toplevel.cpp:99]   --->   Operation 381 'zext' 'zext_ln99_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln123_2 = zext i4 %or_ln122_1" [assessment/toplevel.cpp:123]   --->   Operation 382 'zext' 'zext_ln123_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 383 [1/1] (0.69ns)   --->   "%select_ln127_1 = select i1 %icmp_ln127_1, i11 %open_set_heap_f_score_V_load_20, i11 2047" [assessment/toplevel.cpp:127]   --->   Operation 383 'select' 'select_ln127_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 384 [1/1] (0.69ns)   --->   "%select_ln128_2 = select i1 %icmp_ln128_2, i11 %open_set_heap_f_score_V_load_21, i11 2047" [assessment/toplevel.cpp:128]   --->   Operation 384 'select' 'select_ln128_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 385 [1/1] (1.88ns)   --->   "%icmp_ln878_21 = icmp_ult  i11 %node_f_score_V, i11 %select_ln127_1"   --->   Operation 385 'icmp' 'icmp_ln878_21' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 386 [1/1] (1.88ns)   --->   "%icmp_ln878_22 = icmp_ult  i11 %node_f_score_V, i11 %select_ln128_2"   --->   Operation 386 'icmp' 'icmp_ln878_22' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 387 [1/1] (0.97ns)   --->   "%and_ln131_2 = and i1 %icmp_ln878_21, i1 %icmp_ln878_22" [assessment/toplevel.cpp:131]   --->   Operation 387 'and' 'and_ln131_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 388 [1/1] (2.75ns)   --->   "%br_ln131 = br i1 %and_ln131_2, void, void %.loopexit" [assessment/toplevel.cpp:131]   --->   Operation 388 'br' 'br_ln131' <Predicate = true> <Delay = 2.75>
ST_17 : Operation 389 [1/1] (1.88ns)   --->   "%icmp_ln878_23 = icmp_ult  i11 %select_ln127_1, i11 %select_ln128_2"   --->   Operation 389 'icmp' 'icmp_ln878_23' <Predicate = (!and_ln131_2)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln878_23, void, void" [assessment/toplevel.cpp:136]   --->   Operation 390 'br' 'br_ln136' <Predicate = (!and_ln131_2)> <Delay = 0.00>
ST_17 : Operation 391 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load_21, i4 %moves_node_f_score_V_addr_2" [assessment/toplevel.cpp:96]   --->   Operation 391 'store' 'store_ln96' <Predicate = (!and_ln131_2 & !icmp_ln878_23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_17 : Operation 392 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_24 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln128_1" [assessment/toplevel.cpp:97]   --->   Operation 392 'getelementptr' 'open_set_heap_g_score_V_addr_24' <Predicate = (!and_ln131_2 & !icmp_ln878_23)> <Delay = 0.00>
ST_17 : Operation 393 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_20 = load i15 %open_set_heap_g_score_V_addr_24" [assessment/toplevel.cpp:97]   --->   Operation 393 'load' 'open_set_heap_g_score_V_load_20' <Predicate = (!and_ln131_2 & !icmp_ln878_23)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_17 : Operation 394 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_24 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln128_1" [assessment/toplevel.cpp:98]   --->   Operation 394 'getelementptr' 'open_set_heap_x_V_addr_24' <Predicate = (!and_ln131_2 & !icmp_ln878_23)> <Delay = 0.00>
ST_17 : Operation 395 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_20 = load i15 %open_set_heap_x_V_addr_24" [assessment/toplevel.cpp:98]   --->   Operation 395 'load' 'open_set_heap_x_V_load_20' <Predicate = (!and_ln131_2 & !icmp_ln878_23)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_17 : Operation 396 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_24 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln128_1" [assessment/toplevel.cpp:99]   --->   Operation 396 'getelementptr' 'open_set_heap_y_V_addr_24' <Predicate = (!and_ln131_2 & !icmp_ln878_23)> <Delay = 0.00>
ST_17 : Operation 397 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_20 = load i15 %open_set_heap_y_V_addr_24" [assessment/toplevel.cpp:99]   --->   Operation 397 'load' 'open_set_heap_y_V_load_20' <Predicate = (!and_ln131_2 & !icmp_ln878_23)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_17 : Operation 398 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load_20, i4 %moves_node_f_score_V_addr_2" [assessment/toplevel.cpp:96]   --->   Operation 398 'store' 'store_ln96' <Predicate = (!and_ln131_2 & icmp_ln878_23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_17 : Operation 399 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_23 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln127_1" [assessment/toplevel.cpp:97]   --->   Operation 399 'getelementptr' 'open_set_heap_g_score_V_addr_23' <Predicate = (!and_ln131_2 & icmp_ln878_23)> <Delay = 0.00>
ST_17 : Operation 400 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_19 = load i15 %open_set_heap_g_score_V_addr_23" [assessment/toplevel.cpp:97]   --->   Operation 400 'load' 'open_set_heap_g_score_V_load_19' <Predicate = (!and_ln131_2 & icmp_ln878_23)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_17 : Operation 401 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_23 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln127_1" [assessment/toplevel.cpp:98]   --->   Operation 401 'getelementptr' 'open_set_heap_x_V_addr_23' <Predicate = (!and_ln131_2 & icmp_ln878_23)> <Delay = 0.00>
ST_17 : Operation 402 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_19 = load i15 %open_set_heap_x_V_addr_23" [assessment/toplevel.cpp:98]   --->   Operation 402 'load' 'open_set_heap_x_V_load_19' <Predicate = (!and_ln131_2 & icmp_ln878_23)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_17 : Operation 403 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_23 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln127_1" [assessment/toplevel.cpp:99]   --->   Operation 403 'getelementptr' 'open_set_heap_y_V_addr_23' <Predicate = (!and_ln131_2 & icmp_ln878_23)> <Delay = 0.00>
ST_17 : Operation 404 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_19 = load i15 %open_set_heap_y_V_addr_23" [assessment/toplevel.cpp:99]   --->   Operation 404 'load' 'open_set_heap_y_V_load_19' <Predicate = (!and_ln131_2 & icmp_ln878_23)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>

State 18 <SV = 17> <Delay = 5.57>
ST_18 : Operation 405 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_20 = load i15 %open_set_heap_g_score_V_addr_24" [assessment/toplevel.cpp:97]   --->   Operation 405 'load' 'open_set_heap_g_score_V_load_20' <Predicate = (!icmp_ln878_23)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_18 : Operation 406 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load_20, i4 %moves_node_g_score_V_addr_2" [assessment/toplevel.cpp:97]   --->   Operation 406 'store' 'store_ln97' <Predicate = (!icmp_ln878_23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_18 : Operation 407 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_20 = load i15 %open_set_heap_x_V_addr_24" [assessment/toplevel.cpp:98]   --->   Operation 407 'load' 'open_set_heap_x_V_load_20' <Predicate = (!icmp_ln878_23)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_18 : Operation 408 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load_20, i4 %moves_node_x_V_addr_2" [assessment/toplevel.cpp:98]   --->   Operation 408 'store' 'store_ln98' <Predicate = (!icmp_ln878_23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_18 : Operation 409 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_20 = load i15 %open_set_heap_y_V_addr_24" [assessment/toplevel.cpp:99]   --->   Operation 409 'load' 'open_set_heap_y_V_load_20' <Predicate = (!icmp_ln878_23)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_18 : Operation 410 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.3_ifconv"   --->   Operation 410 'br' 'br_ln0' <Predicate = (!icmp_ln878_23)> <Delay = 1.58>
ST_18 : Operation 411 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_19 = load i15 %open_set_heap_g_score_V_addr_23" [assessment/toplevel.cpp:97]   --->   Operation 411 'load' 'open_set_heap_g_score_V_load_19' <Predicate = (icmp_ln878_23)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_18 : Operation 412 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load_19, i4 %moves_node_g_score_V_addr_2" [assessment/toplevel.cpp:97]   --->   Operation 412 'store' 'store_ln97' <Predicate = (icmp_ln878_23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_18 : Operation 413 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_19 = load i15 %open_set_heap_x_V_addr_23" [assessment/toplevel.cpp:98]   --->   Operation 413 'load' 'open_set_heap_x_V_load_19' <Predicate = (icmp_ln878_23)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_18 : Operation 414 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load_19, i4 %moves_node_x_V_addr_2" [assessment/toplevel.cpp:98]   --->   Operation 414 'store' 'store_ln98' <Predicate = (icmp_ln878_23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_18 : Operation 415 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_19 = load i15 %open_set_heap_y_V_addr_23" [assessment/toplevel.cpp:99]   --->   Operation 415 'load' 'open_set_heap_y_V_load_19' <Predicate = (icmp_ln878_23)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_18 : Operation 416 [1/1] (1.58ns)   --->   "%br_ln142 = br void %.preheader.3_ifconv" [assessment/toplevel.cpp:142]   --->   Operation 416 'br' 'br_ln142' <Predicate = (icmp_ln878_23)> <Delay = 1.58>
ST_18 : Operation 417 [1/1] (2.32ns)   --->   "%store_ln139 = store i15 %zext_ln99_1, i4 %moves_target_addr_2" [assessment/toplevel.cpp:139]   --->   Operation 417 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 418 [1/1] (0.00ns)   --->   "%storemerge_2 = phi i9 %open_set_heap_y_V_load_19, void, i9 %open_set_heap_y_V_load_20, void" [assessment/toplevel.cpp:99]   --->   Operation 418 'phi' 'storemerge_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 419 [1/1] (0.00ns)   --->   "%idx_assign_5_2 = phi i5 %zext_ln123_2, void, i5 %add_ln123_1, void" [assessment/toplevel.cpp:123]   --->   Operation 419 'phi' 'idx_assign_5_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 420 [1/1] (2.32ns)   --->   "%store_ln99 = store i9 %storemerge_2, i4 %moves_node_y_V_addr_2" [assessment/toplevel.cpp:99]   --->   Operation 420 'store' 'store_ln99' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_19 : Operation 421 [1/1] (0.00ns)   --->   "%shl_ln122_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %idx_assign_5_2, i1 0" [assessment/toplevel.cpp:122]   --->   Operation 421 'bitconcatenate' 'shl_ln122_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 422 [1/1] (0.00ns)   --->   "%or_ln122_2 = or i6 %shl_ln122_2, i6 1" [assessment/toplevel.cpp:122]   --->   Operation 422 'or' 'or_ln122_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 423 [1/1] (1.82ns)   --->   "%add_ln123_2 = add i6 %shl_ln122_2, i6 2" [assessment/toplevel.cpp:123]   --->   Operation 423 'add' 'add_ln123_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln127_2 = zext i6 %or_ln122_2" [assessment/toplevel.cpp:127]   --->   Operation 424 'zext' 'zext_ln127_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 425 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_25 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln127_2" [assessment/toplevel.cpp:127]   --->   Operation 425 'getelementptr' 'open_set_heap_f_score_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 426 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_22 = load i15 %open_set_heap_f_score_V_addr_25" [assessment/toplevel.cpp:127]   --->   Operation 426 'load' 'open_set_heap_f_score_V_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_19 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln128_2 = zext i6 %add_ln123_2" [assessment/toplevel.cpp:128]   --->   Operation 427 'zext' 'zext_ln128_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 428 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_26 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln128_2" [assessment/toplevel.cpp:128]   --->   Operation 428 'getelementptr' 'open_set_heap_f_score_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 429 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_23 = load i15 %open_set_heap_f_score_V_addr_26" [assessment/toplevel.cpp:128]   --->   Operation 429 'load' 'open_set_heap_f_score_V_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln123_3 = zext i6 %or_ln122_2" [assessment/toplevel.cpp:123]   --->   Operation 430 'zext' 'zext_ln123_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln127_17 = zext i6 %add_ln123_2" [assessment/toplevel.cpp:127]   --->   Operation 431 'zext' 'zext_ln127_17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 432 [1/1] (2.42ns)   --->   "%icmp_ln127_2 = icmp_ult  i16 %zext_ln123_3, i16 %add_ln241" [assessment/toplevel.cpp:127]   --->   Operation 432 'icmp' 'icmp_ln127_2' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 433 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_22 = load i15 %open_set_heap_f_score_V_addr_25" [assessment/toplevel.cpp:127]   --->   Operation 433 'load' 'open_set_heap_f_score_V_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_20 : Operation 434 [1/1] (2.42ns)   --->   "%icmp_ln128_3 = icmp_ult  i16 %zext_ln127_17, i16 %add_ln241" [assessment/toplevel.cpp:128]   --->   Operation 434 'icmp' 'icmp_ln128_3' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 435 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_23 = load i15 %open_set_heap_f_score_V_addr_26" [assessment/toplevel.cpp:128]   --->   Operation 435 'load' 'open_set_heap_f_score_V_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 21 <SV = 20> <Delay = 6.30>
ST_21 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln99_2 = zext i5 %idx_assign_5_2" [assessment/toplevel.cpp:99]   --->   Operation 436 'zext' 'zext_ln99_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 437 [1/1] (0.69ns)   --->   "%select_ln127_2 = select i1 %icmp_ln127_2, i11 %open_set_heap_f_score_V_load_22, i11 2047" [assessment/toplevel.cpp:127]   --->   Operation 437 'select' 'select_ln127_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 438 [1/1] (0.69ns)   --->   "%select_ln128_3 = select i1 %icmp_ln128_3, i11 %open_set_heap_f_score_V_load_23, i11 2047" [assessment/toplevel.cpp:128]   --->   Operation 438 'select' 'select_ln128_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 439 [1/1] (1.88ns)   --->   "%icmp_ln878_3 = icmp_ult  i11 %node_f_score_V, i11 %select_ln127_2"   --->   Operation 439 'icmp' 'icmp_ln878_3' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 440 [1/1] (1.88ns)   --->   "%icmp_ln878_24 = icmp_ult  i11 %node_f_score_V, i11 %select_ln128_3"   --->   Operation 440 'icmp' 'icmp_ln878_24' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 441 [1/1] (0.97ns)   --->   "%and_ln131_3 = and i1 %icmp_ln878_3, i1 %icmp_ln878_24" [assessment/toplevel.cpp:131]   --->   Operation 441 'and' 'and_ln131_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 442 [1/1] (2.75ns)   --->   "%br_ln131 = br i1 %and_ln131_3, void, void %.loopexit" [assessment/toplevel.cpp:131]   --->   Operation 442 'br' 'br_ln131' <Predicate = true> <Delay = 2.75>
ST_21 : Operation 443 [1/1] (1.88ns)   --->   "%icmp_ln878_25 = icmp_ult  i11 %select_ln127_2, i11 %select_ln128_3"   --->   Operation 443 'icmp' 'icmp_ln878_25' <Predicate = (!and_ln131_3)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 444 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln878_25, void, void" [assessment/toplevel.cpp:136]   --->   Operation 444 'br' 'br_ln136' <Predicate = (!and_ln131_3)> <Delay = 0.00>
ST_21 : Operation 445 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load_23, i4 %moves_node_f_score_V_addr_17" [assessment/toplevel.cpp:96]   --->   Operation 445 'store' 'store_ln96' <Predicate = (!and_ln131_3 & !icmp_ln878_25)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_21 : Operation 446 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_26 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln128_2" [assessment/toplevel.cpp:97]   --->   Operation 446 'getelementptr' 'open_set_heap_g_score_V_addr_26' <Predicate = (!and_ln131_3 & !icmp_ln878_25)> <Delay = 0.00>
ST_21 : Operation 447 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_22 = load i15 %open_set_heap_g_score_V_addr_26" [assessment/toplevel.cpp:97]   --->   Operation 447 'load' 'open_set_heap_g_score_V_load_22' <Predicate = (!and_ln131_3 & !icmp_ln878_25)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_21 : Operation 448 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_26 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln128_2" [assessment/toplevel.cpp:98]   --->   Operation 448 'getelementptr' 'open_set_heap_x_V_addr_26' <Predicate = (!and_ln131_3 & !icmp_ln878_25)> <Delay = 0.00>
ST_21 : Operation 449 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_22 = load i15 %open_set_heap_x_V_addr_26" [assessment/toplevel.cpp:98]   --->   Operation 449 'load' 'open_set_heap_x_V_load_22' <Predicate = (!and_ln131_3 & !icmp_ln878_25)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_21 : Operation 450 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_26 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln128_2" [assessment/toplevel.cpp:99]   --->   Operation 450 'getelementptr' 'open_set_heap_y_V_addr_26' <Predicate = (!and_ln131_3 & !icmp_ln878_25)> <Delay = 0.00>
ST_21 : Operation 451 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_22 = load i15 %open_set_heap_y_V_addr_26" [assessment/toplevel.cpp:99]   --->   Operation 451 'load' 'open_set_heap_y_V_load_22' <Predicate = (!and_ln131_3 & !icmp_ln878_25)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_21 : Operation 452 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load_22, i4 %moves_node_f_score_V_addr_17" [assessment/toplevel.cpp:96]   --->   Operation 452 'store' 'store_ln96' <Predicate = (!and_ln131_3 & icmp_ln878_25)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_21 : Operation 453 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_25 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln127_2" [assessment/toplevel.cpp:97]   --->   Operation 453 'getelementptr' 'open_set_heap_g_score_V_addr_25' <Predicate = (!and_ln131_3 & icmp_ln878_25)> <Delay = 0.00>
ST_21 : Operation 454 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_21 = load i15 %open_set_heap_g_score_V_addr_25" [assessment/toplevel.cpp:97]   --->   Operation 454 'load' 'open_set_heap_g_score_V_load_21' <Predicate = (!and_ln131_3 & icmp_ln878_25)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_21 : Operation 455 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_25 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln127_2" [assessment/toplevel.cpp:98]   --->   Operation 455 'getelementptr' 'open_set_heap_x_V_addr_25' <Predicate = (!and_ln131_3 & icmp_ln878_25)> <Delay = 0.00>
ST_21 : Operation 456 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_21 = load i15 %open_set_heap_x_V_addr_25" [assessment/toplevel.cpp:98]   --->   Operation 456 'load' 'open_set_heap_x_V_load_21' <Predicate = (!and_ln131_3 & icmp_ln878_25)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_21 : Operation 457 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_25 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln127_2" [assessment/toplevel.cpp:99]   --->   Operation 457 'getelementptr' 'open_set_heap_y_V_addr_25' <Predicate = (!and_ln131_3 & icmp_ln878_25)> <Delay = 0.00>
ST_21 : Operation 458 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_21 = load i15 %open_set_heap_y_V_addr_25" [assessment/toplevel.cpp:99]   --->   Operation 458 'load' 'open_set_heap_y_V_load_21' <Predicate = (!and_ln131_3 & icmp_ln878_25)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>

State 22 <SV = 21> <Delay = 5.57>
ST_22 : Operation 459 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_22 = load i15 %open_set_heap_g_score_V_addr_26" [assessment/toplevel.cpp:97]   --->   Operation 459 'load' 'open_set_heap_g_score_V_load_22' <Predicate = (!icmp_ln878_25)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_22 : Operation 460 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load_22, i4 %moves_node_g_score_V_addr_17" [assessment/toplevel.cpp:97]   --->   Operation 460 'store' 'store_ln97' <Predicate = (!icmp_ln878_25)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_22 : Operation 461 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_22 = load i15 %open_set_heap_x_V_addr_26" [assessment/toplevel.cpp:98]   --->   Operation 461 'load' 'open_set_heap_x_V_load_22' <Predicate = (!icmp_ln878_25)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_22 : Operation 462 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load_22, i4 %moves_node_x_V_addr_17" [assessment/toplevel.cpp:98]   --->   Operation 462 'store' 'store_ln98' <Predicate = (!icmp_ln878_25)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_22 : Operation 463 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_22 = load i15 %open_set_heap_y_V_addr_26" [assessment/toplevel.cpp:99]   --->   Operation 463 'load' 'open_set_heap_y_V_load_22' <Predicate = (!icmp_ln878_25)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_22 : Operation 464 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.4_ifconv"   --->   Operation 464 'br' 'br_ln0' <Predicate = (!icmp_ln878_25)> <Delay = 1.58>
ST_22 : Operation 465 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_21 = load i15 %open_set_heap_g_score_V_addr_25" [assessment/toplevel.cpp:97]   --->   Operation 465 'load' 'open_set_heap_g_score_V_load_21' <Predicate = (icmp_ln878_25)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_22 : Operation 466 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load_21, i4 %moves_node_g_score_V_addr_17" [assessment/toplevel.cpp:97]   --->   Operation 466 'store' 'store_ln97' <Predicate = (icmp_ln878_25)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_22 : Operation 467 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_21 = load i15 %open_set_heap_x_V_addr_25" [assessment/toplevel.cpp:98]   --->   Operation 467 'load' 'open_set_heap_x_V_load_21' <Predicate = (icmp_ln878_25)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_22 : Operation 468 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load_21, i4 %moves_node_x_V_addr_17" [assessment/toplevel.cpp:98]   --->   Operation 468 'store' 'store_ln98' <Predicate = (icmp_ln878_25)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_22 : Operation 469 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_21 = load i15 %open_set_heap_y_V_addr_25" [assessment/toplevel.cpp:99]   --->   Operation 469 'load' 'open_set_heap_y_V_load_21' <Predicate = (icmp_ln878_25)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_22 : Operation 470 [1/1] (1.58ns)   --->   "%br_ln142 = br void %.preheader.4_ifconv" [assessment/toplevel.cpp:142]   --->   Operation 470 'br' 'br_ln142' <Predicate = (icmp_ln878_25)> <Delay = 1.58>
ST_22 : Operation 471 [1/1] (2.32ns)   --->   "%store_ln139 = store i15 %zext_ln99_2, i4 %moves_target_addr_17" [assessment/toplevel.cpp:139]   --->   Operation 471 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>

State 23 <SV = 22> <Delay = 5.12>
ST_23 : Operation 472 [1/1] (0.00ns)   --->   "%storemerge_3 = phi i9 %open_set_heap_y_V_load_21, void, i9 %open_set_heap_y_V_load_22, void" [assessment/toplevel.cpp:99]   --->   Operation 472 'phi' 'storemerge_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 473 [1/1] (0.00ns)   --->   "%idx_assign_5_3 = phi i6 %or_ln122_2, void, i6 %add_ln123_2, void" [assessment/toplevel.cpp:122]   --->   Operation 473 'phi' 'idx_assign_5_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 474 [1/1] (2.32ns)   --->   "%store_ln99 = store i9 %storemerge_3, i4 %moves_node_y_V_addr_17" [assessment/toplevel.cpp:99]   --->   Operation 474 'store' 'store_ln99' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_23 : Operation 475 [1/1] (0.00ns)   --->   "%shl_ln122_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %idx_assign_5_3, i1 0" [assessment/toplevel.cpp:122]   --->   Operation 475 'bitconcatenate' 'shl_ln122_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln122_1 = zext i7 %shl_ln122_3" [assessment/toplevel.cpp:122]   --->   Operation 476 'zext' 'zext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 477 [1/1] (0.00ns)   --->   "%or_ln122_3 = or i7 %shl_ln122_3, i7 1" [assessment/toplevel.cpp:122]   --->   Operation 477 'or' 'or_ln122_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 478 [1/1] (1.87ns)   --->   "%add_ln123_3 = add i8 %zext_ln122_1, i8 2" [assessment/toplevel.cpp:123]   --->   Operation 478 'add' 'add_ln123_3' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln127_3 = zext i7 %or_ln122_3" [assessment/toplevel.cpp:127]   --->   Operation 479 'zext' 'zext_ln127_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 480 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_27 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln127_3" [assessment/toplevel.cpp:127]   --->   Operation 480 'getelementptr' 'open_set_heap_f_score_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 481 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_24 = load i15 %open_set_heap_f_score_V_addr_27" [assessment/toplevel.cpp:127]   --->   Operation 481 'load' 'open_set_heap_f_score_V_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_23 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln128_3 = zext i8 %add_ln123_3" [assessment/toplevel.cpp:128]   --->   Operation 482 'zext' 'zext_ln128_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 483 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_28 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln128_3" [assessment/toplevel.cpp:128]   --->   Operation 483 'getelementptr' 'open_set_heap_f_score_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 484 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_25 = load i15 %open_set_heap_f_score_V_addr_28" [assessment/toplevel.cpp:128]   --->   Operation 484 'load' 'open_set_heap_f_score_V_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 24 <SV = 23> <Delay = 3.25>
ST_24 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln123_4 = zext i7 %or_ln122_3" [assessment/toplevel.cpp:123]   --->   Operation 485 'zext' 'zext_ln123_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln127_18 = zext i8 %add_ln123_3" [assessment/toplevel.cpp:127]   --->   Operation 486 'zext' 'zext_ln127_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 487 [1/1] (2.42ns)   --->   "%icmp_ln127_3 = icmp_ult  i16 %zext_ln123_4, i16 %add_ln241" [assessment/toplevel.cpp:127]   --->   Operation 487 'icmp' 'icmp_ln127_3' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 488 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_24 = load i15 %open_set_heap_f_score_V_addr_27" [assessment/toplevel.cpp:127]   --->   Operation 488 'load' 'open_set_heap_f_score_V_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_24 : Operation 489 [1/1] (2.42ns)   --->   "%icmp_ln128_4 = icmp_ult  i16 %zext_ln127_18, i16 %add_ln241" [assessment/toplevel.cpp:128]   --->   Operation 489 'icmp' 'icmp_ln128_4' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 490 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_25 = load i15 %open_set_heap_f_score_V_addr_28" [assessment/toplevel.cpp:128]   --->   Operation 490 'load' 'open_set_heap_f_score_V_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 25 <SV = 24> <Delay = 6.30>
ST_25 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln99_3 = zext i6 %idx_assign_5_3" [assessment/toplevel.cpp:99]   --->   Operation 491 'zext' 'zext_ln99_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln123_5 = zext i7 %or_ln122_3" [assessment/toplevel.cpp:123]   --->   Operation 492 'zext' 'zext_ln123_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 493 [1/1] (0.69ns)   --->   "%select_ln127_3 = select i1 %icmp_ln127_3, i11 %open_set_heap_f_score_V_load_24, i11 2047" [assessment/toplevel.cpp:127]   --->   Operation 493 'select' 'select_ln127_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 494 [1/1] (0.69ns)   --->   "%select_ln128_4 = select i1 %icmp_ln128_4, i11 %open_set_heap_f_score_V_load_25, i11 2047" [assessment/toplevel.cpp:128]   --->   Operation 494 'select' 'select_ln128_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 495 [1/1] (1.88ns)   --->   "%icmp_ln878_4 = icmp_ult  i11 %node_f_score_V, i11 %select_ln127_3"   --->   Operation 495 'icmp' 'icmp_ln878_4' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 496 [1/1] (1.88ns)   --->   "%icmp_ln878_26 = icmp_ult  i11 %node_f_score_V, i11 %select_ln128_4"   --->   Operation 496 'icmp' 'icmp_ln878_26' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 497 [1/1] (0.97ns)   --->   "%and_ln131_4 = and i1 %icmp_ln878_4, i1 %icmp_ln878_26" [assessment/toplevel.cpp:131]   --->   Operation 497 'and' 'and_ln131_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 498 [1/1] (2.75ns)   --->   "%br_ln131 = br i1 %and_ln131_4, void, void %.loopexit" [assessment/toplevel.cpp:131]   --->   Operation 498 'br' 'br_ln131' <Predicate = true> <Delay = 2.75>
ST_25 : Operation 499 [1/1] (1.88ns)   --->   "%icmp_ln878_27 = icmp_ult  i11 %select_ln127_3, i11 %select_ln128_4"   --->   Operation 499 'icmp' 'icmp_ln878_27' <Predicate = (!and_ln131_4)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 500 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln878_27, void, void" [assessment/toplevel.cpp:136]   --->   Operation 500 'br' 'br_ln136' <Predicate = (!and_ln131_4)> <Delay = 0.00>
ST_25 : Operation 501 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load_25, i4 %moves_node_f_score_V_addr_18" [assessment/toplevel.cpp:96]   --->   Operation 501 'store' 'store_ln96' <Predicate = (!and_ln131_4 & !icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_25 : Operation 502 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_28 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln128_3" [assessment/toplevel.cpp:97]   --->   Operation 502 'getelementptr' 'open_set_heap_g_score_V_addr_28' <Predicate = (!and_ln131_4 & !icmp_ln878_27)> <Delay = 0.00>
ST_25 : Operation 503 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_24 = load i15 %open_set_heap_g_score_V_addr_28" [assessment/toplevel.cpp:97]   --->   Operation 503 'load' 'open_set_heap_g_score_V_load_24' <Predicate = (!and_ln131_4 & !icmp_ln878_27)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_25 : Operation 504 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_28 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln128_3" [assessment/toplevel.cpp:98]   --->   Operation 504 'getelementptr' 'open_set_heap_x_V_addr_28' <Predicate = (!and_ln131_4 & !icmp_ln878_27)> <Delay = 0.00>
ST_25 : Operation 505 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_24 = load i15 %open_set_heap_x_V_addr_28" [assessment/toplevel.cpp:98]   --->   Operation 505 'load' 'open_set_heap_x_V_load_24' <Predicate = (!and_ln131_4 & !icmp_ln878_27)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_25 : Operation 506 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_28 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln128_3" [assessment/toplevel.cpp:99]   --->   Operation 506 'getelementptr' 'open_set_heap_y_V_addr_28' <Predicate = (!and_ln131_4 & !icmp_ln878_27)> <Delay = 0.00>
ST_25 : Operation 507 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_24 = load i15 %open_set_heap_y_V_addr_28" [assessment/toplevel.cpp:99]   --->   Operation 507 'load' 'open_set_heap_y_V_load_24' <Predicate = (!and_ln131_4 & !icmp_ln878_27)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_25 : Operation 508 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load_24, i4 %moves_node_f_score_V_addr_18" [assessment/toplevel.cpp:96]   --->   Operation 508 'store' 'store_ln96' <Predicate = (!and_ln131_4 & icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_25 : Operation 509 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_27 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln127_3" [assessment/toplevel.cpp:97]   --->   Operation 509 'getelementptr' 'open_set_heap_g_score_V_addr_27' <Predicate = (!and_ln131_4 & icmp_ln878_27)> <Delay = 0.00>
ST_25 : Operation 510 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_23 = load i15 %open_set_heap_g_score_V_addr_27" [assessment/toplevel.cpp:97]   --->   Operation 510 'load' 'open_set_heap_g_score_V_load_23' <Predicate = (!and_ln131_4 & icmp_ln878_27)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_25 : Operation 511 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_27 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln127_3" [assessment/toplevel.cpp:98]   --->   Operation 511 'getelementptr' 'open_set_heap_x_V_addr_27' <Predicate = (!and_ln131_4 & icmp_ln878_27)> <Delay = 0.00>
ST_25 : Operation 512 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_23 = load i15 %open_set_heap_x_V_addr_27" [assessment/toplevel.cpp:98]   --->   Operation 512 'load' 'open_set_heap_x_V_load_23' <Predicate = (!and_ln131_4 & icmp_ln878_27)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_25 : Operation 513 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_27 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln127_3" [assessment/toplevel.cpp:99]   --->   Operation 513 'getelementptr' 'open_set_heap_y_V_addr_27' <Predicate = (!and_ln131_4 & icmp_ln878_27)> <Delay = 0.00>
ST_25 : Operation 514 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_23 = load i15 %open_set_heap_y_V_addr_27" [assessment/toplevel.cpp:99]   --->   Operation 514 'load' 'open_set_heap_y_V_load_23' <Predicate = (!and_ln131_4 & icmp_ln878_27)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>

State 26 <SV = 25> <Delay = 5.57>
ST_26 : Operation 515 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_24 = load i15 %open_set_heap_g_score_V_addr_28" [assessment/toplevel.cpp:97]   --->   Operation 515 'load' 'open_set_heap_g_score_V_load_24' <Predicate = (!icmp_ln878_27)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_26 : Operation 516 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load_24, i4 %moves_node_g_score_V_addr_18" [assessment/toplevel.cpp:97]   --->   Operation 516 'store' 'store_ln97' <Predicate = (!icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_26 : Operation 517 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_24 = load i15 %open_set_heap_x_V_addr_28" [assessment/toplevel.cpp:98]   --->   Operation 517 'load' 'open_set_heap_x_V_load_24' <Predicate = (!icmp_ln878_27)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_26 : Operation 518 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load_24, i4 %moves_node_x_V_addr_18" [assessment/toplevel.cpp:98]   --->   Operation 518 'store' 'store_ln98' <Predicate = (!icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_26 : Operation 519 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_24 = load i15 %open_set_heap_y_V_addr_28" [assessment/toplevel.cpp:99]   --->   Operation 519 'load' 'open_set_heap_y_V_load_24' <Predicate = (!icmp_ln878_27)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_26 : Operation 520 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.5_ifconv"   --->   Operation 520 'br' 'br_ln0' <Predicate = (!icmp_ln878_27)> <Delay = 1.58>
ST_26 : Operation 521 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_23 = load i15 %open_set_heap_g_score_V_addr_27" [assessment/toplevel.cpp:97]   --->   Operation 521 'load' 'open_set_heap_g_score_V_load_23' <Predicate = (icmp_ln878_27)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_26 : Operation 522 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load_23, i4 %moves_node_g_score_V_addr_18" [assessment/toplevel.cpp:97]   --->   Operation 522 'store' 'store_ln97' <Predicate = (icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_26 : Operation 523 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_23 = load i15 %open_set_heap_x_V_addr_27" [assessment/toplevel.cpp:98]   --->   Operation 523 'load' 'open_set_heap_x_V_load_23' <Predicate = (icmp_ln878_27)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_26 : Operation 524 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load_23, i4 %moves_node_x_V_addr_18" [assessment/toplevel.cpp:98]   --->   Operation 524 'store' 'store_ln98' <Predicate = (icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_26 : Operation 525 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_23 = load i15 %open_set_heap_y_V_addr_27" [assessment/toplevel.cpp:99]   --->   Operation 525 'load' 'open_set_heap_y_V_load_23' <Predicate = (icmp_ln878_27)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_26 : Operation 526 [1/1] (1.58ns)   --->   "%br_ln142 = br void %.preheader.5_ifconv" [assessment/toplevel.cpp:142]   --->   Operation 526 'br' 'br_ln142' <Predicate = (icmp_ln878_27)> <Delay = 1.58>
ST_26 : Operation 527 [1/1] (2.32ns)   --->   "%store_ln139 = store i15 %zext_ln99_3, i4 %moves_target_addr_18" [assessment/toplevel.cpp:139]   --->   Operation 527 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 528 [1/1] (0.00ns)   --->   "%storemerge_4 = phi i9 %open_set_heap_y_V_load_23, void, i9 %open_set_heap_y_V_load_24, void" [assessment/toplevel.cpp:99]   --->   Operation 528 'phi' 'storemerge_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 529 [1/1] (0.00ns)   --->   "%idx_assign_5_4 = phi i8 %zext_ln123_5, void, i8 %add_ln123_3, void" [assessment/toplevel.cpp:123]   --->   Operation 529 'phi' 'idx_assign_5_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 530 [1/1] (2.32ns)   --->   "%store_ln99 = store i9 %storemerge_4, i4 %moves_node_y_V_addr_18" [assessment/toplevel.cpp:99]   --->   Operation 530 'store' 'store_ln99' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_27 : Operation 531 [1/1] (0.00ns)   --->   "%shl_ln122_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %idx_assign_5_4, i1 0" [assessment/toplevel.cpp:122]   --->   Operation 531 'bitconcatenate' 'shl_ln122_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 532 [1/1] (0.00ns)   --->   "%or_ln122_4 = or i9 %shl_ln122_4, i9 1" [assessment/toplevel.cpp:122]   --->   Operation 532 'or' 'or_ln122_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 533 [1/1] (1.82ns)   --->   "%add_ln123_4 = add i9 %shl_ln122_4, i9 2" [assessment/toplevel.cpp:123]   --->   Operation 533 'add' 'add_ln123_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln127_4 = zext i9 %or_ln122_4" [assessment/toplevel.cpp:127]   --->   Operation 534 'zext' 'zext_ln127_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 535 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_29 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln127_4" [assessment/toplevel.cpp:127]   --->   Operation 535 'getelementptr' 'open_set_heap_f_score_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 536 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_26 = load i15 %open_set_heap_f_score_V_addr_29" [assessment/toplevel.cpp:127]   --->   Operation 536 'load' 'open_set_heap_f_score_V_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_27 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln128_4 = zext i9 %add_ln123_4" [assessment/toplevel.cpp:128]   --->   Operation 537 'zext' 'zext_ln128_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 538 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_30 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln128_4" [assessment/toplevel.cpp:128]   --->   Operation 538 'getelementptr' 'open_set_heap_f_score_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 539 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_27 = load i15 %open_set_heap_f_score_V_addr_30" [assessment/toplevel.cpp:128]   --->   Operation 539 'load' 'open_set_heap_f_score_V_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 28 <SV = 27> <Delay = 3.25>
ST_28 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln123_6 = zext i9 %or_ln122_4" [assessment/toplevel.cpp:123]   --->   Operation 540 'zext' 'zext_ln123_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln127_19 = zext i9 %add_ln123_4" [assessment/toplevel.cpp:127]   --->   Operation 541 'zext' 'zext_ln127_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 542 [1/1] (2.42ns)   --->   "%icmp_ln127_4 = icmp_ult  i16 %zext_ln123_6, i16 %add_ln241" [assessment/toplevel.cpp:127]   --->   Operation 542 'icmp' 'icmp_ln127_4' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 543 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_26 = load i15 %open_set_heap_f_score_V_addr_29" [assessment/toplevel.cpp:127]   --->   Operation 543 'load' 'open_set_heap_f_score_V_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_28 : Operation 544 [1/1] (2.42ns)   --->   "%icmp_ln128_5 = icmp_ult  i16 %zext_ln127_19, i16 %add_ln241" [assessment/toplevel.cpp:128]   --->   Operation 544 'icmp' 'icmp_ln128_5' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 545 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_27 = load i15 %open_set_heap_f_score_V_addr_30" [assessment/toplevel.cpp:128]   --->   Operation 545 'load' 'open_set_heap_f_score_V_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 29 <SV = 28> <Delay = 6.30>
ST_29 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln99_4 = zext i8 %idx_assign_5_4" [assessment/toplevel.cpp:99]   --->   Operation 546 'zext' 'zext_ln99_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 547 [1/1] (0.69ns)   --->   "%select_ln127_4 = select i1 %icmp_ln127_4, i11 %open_set_heap_f_score_V_load_26, i11 2047" [assessment/toplevel.cpp:127]   --->   Operation 547 'select' 'select_ln127_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 548 [1/1] (0.69ns)   --->   "%select_ln128_5 = select i1 %icmp_ln128_5, i11 %open_set_heap_f_score_V_load_27, i11 2047" [assessment/toplevel.cpp:128]   --->   Operation 548 'select' 'select_ln128_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 549 [1/1] (1.88ns)   --->   "%icmp_ln878_5 = icmp_ult  i11 %node_f_score_V, i11 %select_ln127_4"   --->   Operation 549 'icmp' 'icmp_ln878_5' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 550 [1/1] (1.88ns)   --->   "%icmp_ln878_28 = icmp_ult  i11 %node_f_score_V, i11 %select_ln128_5"   --->   Operation 550 'icmp' 'icmp_ln878_28' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 551 [1/1] (0.97ns)   --->   "%and_ln131_5 = and i1 %icmp_ln878_5, i1 %icmp_ln878_28" [assessment/toplevel.cpp:131]   --->   Operation 551 'and' 'and_ln131_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 552 [1/1] (2.75ns)   --->   "%br_ln131 = br i1 %and_ln131_5, void, void %.loopexit" [assessment/toplevel.cpp:131]   --->   Operation 552 'br' 'br_ln131' <Predicate = true> <Delay = 2.75>
ST_29 : Operation 553 [1/1] (1.88ns)   --->   "%icmp_ln878_29 = icmp_ult  i11 %select_ln127_4, i11 %select_ln128_5"   --->   Operation 553 'icmp' 'icmp_ln878_29' <Predicate = (!and_ln131_5)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 554 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln878_29, void, void" [assessment/toplevel.cpp:136]   --->   Operation 554 'br' 'br_ln136' <Predicate = (!and_ln131_5)> <Delay = 0.00>
ST_29 : Operation 555 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load_27, i4 %moves_node_f_score_V_addr_5" [assessment/toplevel.cpp:96]   --->   Operation 555 'store' 'store_ln96' <Predicate = (!and_ln131_5 & !icmp_ln878_29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_29 : Operation 556 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_30 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln128_4" [assessment/toplevel.cpp:97]   --->   Operation 556 'getelementptr' 'open_set_heap_g_score_V_addr_30' <Predicate = (!and_ln131_5 & !icmp_ln878_29)> <Delay = 0.00>
ST_29 : Operation 557 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_26 = load i15 %open_set_heap_g_score_V_addr_30" [assessment/toplevel.cpp:97]   --->   Operation 557 'load' 'open_set_heap_g_score_V_load_26' <Predicate = (!and_ln131_5 & !icmp_ln878_29)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_29 : Operation 558 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_30 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln128_4" [assessment/toplevel.cpp:98]   --->   Operation 558 'getelementptr' 'open_set_heap_x_V_addr_30' <Predicate = (!and_ln131_5 & !icmp_ln878_29)> <Delay = 0.00>
ST_29 : Operation 559 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_26 = load i15 %open_set_heap_x_V_addr_30" [assessment/toplevel.cpp:98]   --->   Operation 559 'load' 'open_set_heap_x_V_load_26' <Predicate = (!and_ln131_5 & !icmp_ln878_29)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_29 : Operation 560 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_30 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln128_4" [assessment/toplevel.cpp:99]   --->   Operation 560 'getelementptr' 'open_set_heap_y_V_addr_30' <Predicate = (!and_ln131_5 & !icmp_ln878_29)> <Delay = 0.00>
ST_29 : Operation 561 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_26 = load i15 %open_set_heap_y_V_addr_30" [assessment/toplevel.cpp:99]   --->   Operation 561 'load' 'open_set_heap_y_V_load_26' <Predicate = (!and_ln131_5 & !icmp_ln878_29)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_29 : Operation 562 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load_26, i4 %moves_node_f_score_V_addr_5" [assessment/toplevel.cpp:96]   --->   Operation 562 'store' 'store_ln96' <Predicate = (!and_ln131_5 & icmp_ln878_29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_29 : Operation 563 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_29 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln127_4" [assessment/toplevel.cpp:97]   --->   Operation 563 'getelementptr' 'open_set_heap_g_score_V_addr_29' <Predicate = (!and_ln131_5 & icmp_ln878_29)> <Delay = 0.00>
ST_29 : Operation 564 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_25 = load i15 %open_set_heap_g_score_V_addr_29" [assessment/toplevel.cpp:97]   --->   Operation 564 'load' 'open_set_heap_g_score_V_load_25' <Predicate = (!and_ln131_5 & icmp_ln878_29)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_29 : Operation 565 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_29 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln127_4" [assessment/toplevel.cpp:98]   --->   Operation 565 'getelementptr' 'open_set_heap_x_V_addr_29' <Predicate = (!and_ln131_5 & icmp_ln878_29)> <Delay = 0.00>
ST_29 : Operation 566 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_25 = load i15 %open_set_heap_x_V_addr_29" [assessment/toplevel.cpp:98]   --->   Operation 566 'load' 'open_set_heap_x_V_load_25' <Predicate = (!and_ln131_5 & icmp_ln878_29)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_29 : Operation 567 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_29 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln127_4" [assessment/toplevel.cpp:99]   --->   Operation 567 'getelementptr' 'open_set_heap_y_V_addr_29' <Predicate = (!and_ln131_5 & icmp_ln878_29)> <Delay = 0.00>
ST_29 : Operation 568 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_25 = load i15 %open_set_heap_y_V_addr_29" [assessment/toplevel.cpp:99]   --->   Operation 568 'load' 'open_set_heap_y_V_load_25' <Predicate = (!and_ln131_5 & icmp_ln878_29)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>

State 30 <SV = 29> <Delay = 5.57>
ST_30 : Operation 569 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_26 = load i15 %open_set_heap_g_score_V_addr_30" [assessment/toplevel.cpp:97]   --->   Operation 569 'load' 'open_set_heap_g_score_V_load_26' <Predicate = (!icmp_ln878_29)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_30 : Operation 570 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load_26, i4 %moves_node_g_score_V_addr_5" [assessment/toplevel.cpp:97]   --->   Operation 570 'store' 'store_ln97' <Predicate = (!icmp_ln878_29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_30 : Operation 571 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_26 = load i15 %open_set_heap_x_V_addr_30" [assessment/toplevel.cpp:98]   --->   Operation 571 'load' 'open_set_heap_x_V_load_26' <Predicate = (!icmp_ln878_29)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_30 : Operation 572 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load_26, i4 %moves_node_x_V_addr_5" [assessment/toplevel.cpp:98]   --->   Operation 572 'store' 'store_ln98' <Predicate = (!icmp_ln878_29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_30 : Operation 573 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_26 = load i15 %open_set_heap_y_V_addr_30" [assessment/toplevel.cpp:99]   --->   Operation 573 'load' 'open_set_heap_y_V_load_26' <Predicate = (!icmp_ln878_29)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_30 : Operation 574 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.6_ifconv"   --->   Operation 574 'br' 'br_ln0' <Predicate = (!icmp_ln878_29)> <Delay = 1.58>
ST_30 : Operation 575 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_25 = load i15 %open_set_heap_g_score_V_addr_29" [assessment/toplevel.cpp:97]   --->   Operation 575 'load' 'open_set_heap_g_score_V_load_25' <Predicate = (icmp_ln878_29)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_30 : Operation 576 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load_25, i4 %moves_node_g_score_V_addr_5" [assessment/toplevel.cpp:97]   --->   Operation 576 'store' 'store_ln97' <Predicate = (icmp_ln878_29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_30 : Operation 577 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_25 = load i15 %open_set_heap_x_V_addr_29" [assessment/toplevel.cpp:98]   --->   Operation 577 'load' 'open_set_heap_x_V_load_25' <Predicate = (icmp_ln878_29)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_30 : Operation 578 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load_25, i4 %moves_node_x_V_addr_5" [assessment/toplevel.cpp:98]   --->   Operation 578 'store' 'store_ln98' <Predicate = (icmp_ln878_29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_30 : Operation 579 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_25 = load i15 %open_set_heap_y_V_addr_29" [assessment/toplevel.cpp:99]   --->   Operation 579 'load' 'open_set_heap_y_V_load_25' <Predicate = (icmp_ln878_29)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_30 : Operation 580 [1/1] (1.58ns)   --->   "%br_ln142 = br void %.preheader.6_ifconv" [assessment/toplevel.cpp:142]   --->   Operation 580 'br' 'br_ln142' <Predicate = (icmp_ln878_29)> <Delay = 1.58>
ST_30 : Operation 581 [1/1] (2.32ns)   --->   "%store_ln139 = store i15 %zext_ln99_4, i4 %moves_target_addr_5" [assessment/toplevel.cpp:139]   --->   Operation 581 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>

State 31 <SV = 30> <Delay = 4.98>
ST_31 : Operation 582 [1/1] (0.00ns)   --->   "%storemerge_5 = phi i9 %open_set_heap_y_V_load_25, void, i9 %open_set_heap_y_V_load_26, void" [assessment/toplevel.cpp:99]   --->   Operation 582 'phi' 'storemerge_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 583 [1/1] (0.00ns)   --->   "%idx_assign_5_5 = phi i9 %or_ln122_4, void, i9 %add_ln123_4, void" [assessment/toplevel.cpp:122]   --->   Operation 583 'phi' 'idx_assign_5_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 584 [1/1] (2.32ns)   --->   "%store_ln99 = store i9 %storemerge_5, i4 %moves_node_y_V_addr_5" [assessment/toplevel.cpp:99]   --->   Operation 584 'store' 'store_ln99' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_31 : Operation 585 [1/1] (0.00ns)   --->   "%shl_ln122_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %idx_assign_5_5, i1 0" [assessment/toplevel.cpp:122]   --->   Operation 585 'bitconcatenate' 'shl_ln122_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln122_2 = zext i10 %shl_ln122_5" [assessment/toplevel.cpp:122]   --->   Operation 586 'zext' 'zext_ln122_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 587 [1/1] (0.00ns)   --->   "%or_ln122_5 = or i10 %shl_ln122_5, i10 1" [assessment/toplevel.cpp:122]   --->   Operation 587 'or' 'or_ln122_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 588 [1/1] (1.73ns)   --->   "%add_ln123_5 = add i11 %zext_ln122_2, i11 2" [assessment/toplevel.cpp:123]   --->   Operation 588 'add' 'add_ln123_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln127_5 = zext i10 %or_ln122_5" [assessment/toplevel.cpp:127]   --->   Operation 589 'zext' 'zext_ln127_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 590 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_31 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln127_5" [assessment/toplevel.cpp:127]   --->   Operation 590 'getelementptr' 'open_set_heap_f_score_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 591 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_28 = load i15 %open_set_heap_f_score_V_addr_31" [assessment/toplevel.cpp:127]   --->   Operation 591 'load' 'open_set_heap_f_score_V_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_31 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln128_5 = zext i11 %add_ln123_5" [assessment/toplevel.cpp:128]   --->   Operation 592 'zext' 'zext_ln128_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 593 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_32 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln128_5" [assessment/toplevel.cpp:128]   --->   Operation 593 'getelementptr' 'open_set_heap_f_score_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 594 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_29 = load i15 %open_set_heap_f_score_V_addr_32" [assessment/toplevel.cpp:128]   --->   Operation 594 'load' 'open_set_heap_f_score_V_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 32 <SV = 31> <Delay = 3.25>
ST_32 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln123_7 = zext i10 %or_ln122_5" [assessment/toplevel.cpp:123]   --->   Operation 595 'zext' 'zext_ln123_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln127_20 = zext i11 %add_ln123_5" [assessment/toplevel.cpp:127]   --->   Operation 596 'zext' 'zext_ln127_20' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 597 [1/1] (2.42ns)   --->   "%icmp_ln127_5 = icmp_ult  i16 %zext_ln123_7, i16 %add_ln241" [assessment/toplevel.cpp:127]   --->   Operation 597 'icmp' 'icmp_ln127_5' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 598 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_28 = load i15 %open_set_heap_f_score_V_addr_31" [assessment/toplevel.cpp:127]   --->   Operation 598 'load' 'open_set_heap_f_score_V_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_32 : Operation 599 [1/1] (2.42ns)   --->   "%icmp_ln128_6 = icmp_ult  i16 %zext_ln127_20, i16 %add_ln241" [assessment/toplevel.cpp:128]   --->   Operation 599 'icmp' 'icmp_ln128_6' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 600 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_29 = load i15 %open_set_heap_f_score_V_addr_32" [assessment/toplevel.cpp:128]   --->   Operation 600 'load' 'open_set_heap_f_score_V_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 33 <SV = 32> <Delay = 6.30>
ST_33 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln99_5 = zext i9 %idx_assign_5_5" [assessment/toplevel.cpp:99]   --->   Operation 601 'zext' 'zext_ln99_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln123_8 = zext i10 %or_ln122_5" [assessment/toplevel.cpp:123]   --->   Operation 602 'zext' 'zext_ln123_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 603 [1/1] (0.69ns)   --->   "%select_ln127_5 = select i1 %icmp_ln127_5, i11 %open_set_heap_f_score_V_load_28, i11 2047" [assessment/toplevel.cpp:127]   --->   Operation 603 'select' 'select_ln127_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 604 [1/1] (0.69ns)   --->   "%select_ln128_6 = select i1 %icmp_ln128_6, i11 %open_set_heap_f_score_V_load_29, i11 2047" [assessment/toplevel.cpp:128]   --->   Operation 604 'select' 'select_ln128_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 605 [1/1] (1.88ns)   --->   "%icmp_ln878_6 = icmp_ult  i11 %node_f_score_V, i11 %select_ln127_5"   --->   Operation 605 'icmp' 'icmp_ln878_6' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 606 [1/1] (1.88ns)   --->   "%icmp_ln878_30 = icmp_ult  i11 %node_f_score_V, i11 %select_ln128_6"   --->   Operation 606 'icmp' 'icmp_ln878_30' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 607 [1/1] (0.97ns)   --->   "%and_ln131_6 = and i1 %icmp_ln878_6, i1 %icmp_ln878_30" [assessment/toplevel.cpp:131]   --->   Operation 607 'and' 'and_ln131_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 608 [1/1] (2.75ns)   --->   "%br_ln131 = br i1 %and_ln131_6, void, void %.loopexit" [assessment/toplevel.cpp:131]   --->   Operation 608 'br' 'br_ln131' <Predicate = true> <Delay = 2.75>
ST_33 : Operation 609 [1/1] (1.88ns)   --->   "%icmp_ln878_31 = icmp_ult  i11 %select_ln127_5, i11 %select_ln128_6"   --->   Operation 609 'icmp' 'icmp_ln878_31' <Predicate = (!and_ln131_6)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 610 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln878_31, void, void" [assessment/toplevel.cpp:136]   --->   Operation 610 'br' 'br_ln136' <Predicate = (!and_ln131_6)> <Delay = 0.00>
ST_33 : Operation 611 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load_29, i4 %moves_node_f_score_V_addr_6" [assessment/toplevel.cpp:96]   --->   Operation 611 'store' 'store_ln96' <Predicate = (!and_ln131_6 & !icmp_ln878_31)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_33 : Operation 612 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_32 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln128_5" [assessment/toplevel.cpp:97]   --->   Operation 612 'getelementptr' 'open_set_heap_g_score_V_addr_32' <Predicate = (!and_ln131_6 & !icmp_ln878_31)> <Delay = 0.00>
ST_33 : Operation 613 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_28 = load i15 %open_set_heap_g_score_V_addr_32" [assessment/toplevel.cpp:97]   --->   Operation 613 'load' 'open_set_heap_g_score_V_load_28' <Predicate = (!and_ln131_6 & !icmp_ln878_31)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_33 : Operation 614 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_32 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln128_5" [assessment/toplevel.cpp:98]   --->   Operation 614 'getelementptr' 'open_set_heap_x_V_addr_32' <Predicate = (!and_ln131_6 & !icmp_ln878_31)> <Delay = 0.00>
ST_33 : Operation 615 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_28 = load i15 %open_set_heap_x_V_addr_32" [assessment/toplevel.cpp:98]   --->   Operation 615 'load' 'open_set_heap_x_V_load_28' <Predicate = (!and_ln131_6 & !icmp_ln878_31)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_33 : Operation 616 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_32 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln128_5" [assessment/toplevel.cpp:99]   --->   Operation 616 'getelementptr' 'open_set_heap_y_V_addr_32' <Predicate = (!and_ln131_6 & !icmp_ln878_31)> <Delay = 0.00>
ST_33 : Operation 617 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_28 = load i15 %open_set_heap_y_V_addr_32" [assessment/toplevel.cpp:99]   --->   Operation 617 'load' 'open_set_heap_y_V_load_28' <Predicate = (!and_ln131_6 & !icmp_ln878_31)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_33 : Operation 618 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load_28, i4 %moves_node_f_score_V_addr_6" [assessment/toplevel.cpp:96]   --->   Operation 618 'store' 'store_ln96' <Predicate = (!and_ln131_6 & icmp_ln878_31)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_33 : Operation 619 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_31 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln127_5" [assessment/toplevel.cpp:97]   --->   Operation 619 'getelementptr' 'open_set_heap_g_score_V_addr_31' <Predicate = (!and_ln131_6 & icmp_ln878_31)> <Delay = 0.00>
ST_33 : Operation 620 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_27 = load i15 %open_set_heap_g_score_V_addr_31" [assessment/toplevel.cpp:97]   --->   Operation 620 'load' 'open_set_heap_g_score_V_load_27' <Predicate = (!and_ln131_6 & icmp_ln878_31)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_33 : Operation 621 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_31 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln127_5" [assessment/toplevel.cpp:98]   --->   Operation 621 'getelementptr' 'open_set_heap_x_V_addr_31' <Predicate = (!and_ln131_6 & icmp_ln878_31)> <Delay = 0.00>
ST_33 : Operation 622 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_27 = load i15 %open_set_heap_x_V_addr_31" [assessment/toplevel.cpp:98]   --->   Operation 622 'load' 'open_set_heap_x_V_load_27' <Predicate = (!and_ln131_6 & icmp_ln878_31)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_33 : Operation 623 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_31 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln127_5" [assessment/toplevel.cpp:99]   --->   Operation 623 'getelementptr' 'open_set_heap_y_V_addr_31' <Predicate = (!and_ln131_6 & icmp_ln878_31)> <Delay = 0.00>
ST_33 : Operation 624 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_27 = load i15 %open_set_heap_y_V_addr_31" [assessment/toplevel.cpp:99]   --->   Operation 624 'load' 'open_set_heap_y_V_load_27' <Predicate = (!and_ln131_6 & icmp_ln878_31)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>

State 34 <SV = 33> <Delay = 5.57>
ST_34 : Operation 625 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_28 = load i15 %open_set_heap_g_score_V_addr_32" [assessment/toplevel.cpp:97]   --->   Operation 625 'load' 'open_set_heap_g_score_V_load_28' <Predicate = (!icmp_ln878_31)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_34 : Operation 626 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load_28, i4 %moves_node_g_score_V_addr_6" [assessment/toplevel.cpp:97]   --->   Operation 626 'store' 'store_ln97' <Predicate = (!icmp_ln878_31)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_34 : Operation 627 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_28 = load i15 %open_set_heap_x_V_addr_32" [assessment/toplevel.cpp:98]   --->   Operation 627 'load' 'open_set_heap_x_V_load_28' <Predicate = (!icmp_ln878_31)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_34 : Operation 628 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load_28, i4 %moves_node_x_V_addr_6" [assessment/toplevel.cpp:98]   --->   Operation 628 'store' 'store_ln98' <Predicate = (!icmp_ln878_31)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_34 : Operation 629 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_28 = load i15 %open_set_heap_y_V_addr_32" [assessment/toplevel.cpp:99]   --->   Operation 629 'load' 'open_set_heap_y_V_load_28' <Predicate = (!icmp_ln878_31)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_34 : Operation 630 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.7_ifconv"   --->   Operation 630 'br' 'br_ln0' <Predicate = (!icmp_ln878_31)> <Delay = 1.58>
ST_34 : Operation 631 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_27 = load i15 %open_set_heap_g_score_V_addr_31" [assessment/toplevel.cpp:97]   --->   Operation 631 'load' 'open_set_heap_g_score_V_load_27' <Predicate = (icmp_ln878_31)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_34 : Operation 632 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load_27, i4 %moves_node_g_score_V_addr_6" [assessment/toplevel.cpp:97]   --->   Operation 632 'store' 'store_ln97' <Predicate = (icmp_ln878_31)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_34 : Operation 633 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_27 = load i15 %open_set_heap_x_V_addr_31" [assessment/toplevel.cpp:98]   --->   Operation 633 'load' 'open_set_heap_x_V_load_27' <Predicate = (icmp_ln878_31)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_34 : Operation 634 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load_27, i4 %moves_node_x_V_addr_6" [assessment/toplevel.cpp:98]   --->   Operation 634 'store' 'store_ln98' <Predicate = (icmp_ln878_31)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_34 : Operation 635 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_27 = load i15 %open_set_heap_y_V_addr_31" [assessment/toplevel.cpp:99]   --->   Operation 635 'load' 'open_set_heap_y_V_load_27' <Predicate = (icmp_ln878_31)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_34 : Operation 636 [1/1] (1.58ns)   --->   "%br_ln142 = br void %.preheader.7_ifconv" [assessment/toplevel.cpp:142]   --->   Operation 636 'br' 'br_ln142' <Predicate = (icmp_ln878_31)> <Delay = 1.58>
ST_34 : Operation 637 [1/1] (2.32ns)   --->   "%store_ln139 = store i15 %zext_ln99_5, i4 %moves_target_addr_6" [assessment/toplevel.cpp:139]   --->   Operation 637 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>

State 35 <SV = 34> <Delay = 4.80>
ST_35 : Operation 638 [1/1] (0.00ns)   --->   "%storemerge_6 = phi i9 %open_set_heap_y_V_load_27, void, i9 %open_set_heap_y_V_load_28, void" [assessment/toplevel.cpp:99]   --->   Operation 638 'phi' 'storemerge_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 639 [1/1] (0.00ns)   --->   "%idx_assign_5_6 = phi i11 %zext_ln123_8, void, i11 %add_ln123_5, void" [assessment/toplevel.cpp:123]   --->   Operation 639 'phi' 'idx_assign_5_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 640 [1/1] (2.32ns)   --->   "%store_ln99 = store i9 %storemerge_6, i4 %moves_node_y_V_addr_6" [assessment/toplevel.cpp:99]   --->   Operation 640 'store' 'store_ln99' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_35 : Operation 641 [1/1] (0.00ns)   --->   "%shl_ln122_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %idx_assign_5_6, i1 0" [assessment/toplevel.cpp:122]   --->   Operation 641 'bitconcatenate' 'shl_ln122_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 642 [1/1] (0.00ns)   --->   "%or_ln122_6 = or i12 %shl_ln122_6, i12 1" [assessment/toplevel.cpp:122]   --->   Operation 642 'or' 'or_ln122_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 643 [1/1] (1.54ns)   --->   "%add_ln123_6 = add i12 %shl_ln122_6, i12 2" [assessment/toplevel.cpp:123]   --->   Operation 643 'add' 'add_ln123_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln127_6 = zext i12 %or_ln122_6" [assessment/toplevel.cpp:127]   --->   Operation 644 'zext' 'zext_ln127_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 645 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_33 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln127_6" [assessment/toplevel.cpp:127]   --->   Operation 645 'getelementptr' 'open_set_heap_f_score_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 646 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_30 = load i15 %open_set_heap_f_score_V_addr_33" [assessment/toplevel.cpp:127]   --->   Operation 646 'load' 'open_set_heap_f_score_V_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_35 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln128_6 = zext i12 %add_ln123_6" [assessment/toplevel.cpp:128]   --->   Operation 647 'zext' 'zext_ln128_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 648 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_34 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln128_6" [assessment/toplevel.cpp:128]   --->   Operation 648 'getelementptr' 'open_set_heap_f_score_V_addr_34' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 649 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_31 = load i15 %open_set_heap_f_score_V_addr_34" [assessment/toplevel.cpp:128]   --->   Operation 649 'load' 'open_set_heap_f_score_V_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 36 <SV = 35> <Delay = 3.25>
ST_36 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln123_9 = zext i12 %or_ln122_6" [assessment/toplevel.cpp:123]   --->   Operation 650 'zext' 'zext_ln123_9' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln127_21 = zext i12 %add_ln123_6" [assessment/toplevel.cpp:127]   --->   Operation 651 'zext' 'zext_ln127_21' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 652 [1/1] (2.42ns)   --->   "%icmp_ln127_6 = icmp_ult  i16 %zext_ln123_9, i16 %add_ln241" [assessment/toplevel.cpp:127]   --->   Operation 652 'icmp' 'icmp_ln127_6' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 653 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_30 = load i15 %open_set_heap_f_score_V_addr_33" [assessment/toplevel.cpp:127]   --->   Operation 653 'load' 'open_set_heap_f_score_V_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_36 : Operation 654 [1/1] (2.42ns)   --->   "%icmp_ln128_7 = icmp_ult  i16 %zext_ln127_21, i16 %add_ln241" [assessment/toplevel.cpp:128]   --->   Operation 654 'icmp' 'icmp_ln128_7' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 655 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_31 = load i15 %open_set_heap_f_score_V_addr_34" [assessment/toplevel.cpp:128]   --->   Operation 655 'load' 'open_set_heap_f_score_V_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 37 <SV = 36> <Delay = 6.30>
ST_37 : Operation 656 [1/1] (0.00ns)   --->   "%zext_ln99_6 = zext i11 %idx_assign_5_6" [assessment/toplevel.cpp:99]   --->   Operation 656 'zext' 'zext_ln99_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 657 [1/1] (0.69ns)   --->   "%select_ln127_6 = select i1 %icmp_ln127_6, i11 %open_set_heap_f_score_V_load_30, i11 2047" [assessment/toplevel.cpp:127]   --->   Operation 657 'select' 'select_ln127_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 658 [1/1] (0.69ns)   --->   "%select_ln128_7 = select i1 %icmp_ln128_7, i11 %open_set_heap_f_score_V_load_31, i11 2047" [assessment/toplevel.cpp:128]   --->   Operation 658 'select' 'select_ln128_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 659 [1/1] (1.88ns)   --->   "%icmp_ln878_7 = icmp_ult  i11 %node_f_score_V, i11 %select_ln127_6"   --->   Operation 659 'icmp' 'icmp_ln878_7' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 660 [1/1] (1.88ns)   --->   "%icmp_ln878_32 = icmp_ult  i11 %node_f_score_V, i11 %select_ln128_7"   --->   Operation 660 'icmp' 'icmp_ln878_32' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 661 [1/1] (0.97ns)   --->   "%and_ln131_7 = and i1 %icmp_ln878_7, i1 %icmp_ln878_32" [assessment/toplevel.cpp:131]   --->   Operation 661 'and' 'and_ln131_7' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 662 [1/1] (2.75ns)   --->   "%br_ln131 = br i1 %and_ln131_7, void, void %.loopexit" [assessment/toplevel.cpp:131]   --->   Operation 662 'br' 'br_ln131' <Predicate = true> <Delay = 2.75>
ST_37 : Operation 663 [1/1] (1.88ns)   --->   "%icmp_ln878_33 = icmp_ult  i11 %select_ln127_6, i11 %select_ln128_7"   --->   Operation 663 'icmp' 'icmp_ln878_33' <Predicate = (!and_ln131_7)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 664 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln878_33, void, void" [assessment/toplevel.cpp:136]   --->   Operation 664 'br' 'br_ln136' <Predicate = (!and_ln131_7)> <Delay = 0.00>
ST_37 : Operation 665 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load_31, i4 %moves_node_f_score_V_addr_7" [assessment/toplevel.cpp:96]   --->   Operation 665 'store' 'store_ln96' <Predicate = (!and_ln131_7 & !icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_37 : Operation 666 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_34 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln128_6" [assessment/toplevel.cpp:97]   --->   Operation 666 'getelementptr' 'open_set_heap_g_score_V_addr_34' <Predicate = (!and_ln131_7 & !icmp_ln878_33)> <Delay = 0.00>
ST_37 : Operation 667 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_30 = load i15 %open_set_heap_g_score_V_addr_34" [assessment/toplevel.cpp:97]   --->   Operation 667 'load' 'open_set_heap_g_score_V_load_30' <Predicate = (!and_ln131_7 & !icmp_ln878_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_37 : Operation 668 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_34 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln128_6" [assessment/toplevel.cpp:98]   --->   Operation 668 'getelementptr' 'open_set_heap_x_V_addr_34' <Predicate = (!and_ln131_7 & !icmp_ln878_33)> <Delay = 0.00>
ST_37 : Operation 669 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_30 = load i15 %open_set_heap_x_V_addr_34" [assessment/toplevel.cpp:98]   --->   Operation 669 'load' 'open_set_heap_x_V_load_30' <Predicate = (!and_ln131_7 & !icmp_ln878_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_37 : Operation 670 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_34 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln128_6" [assessment/toplevel.cpp:99]   --->   Operation 670 'getelementptr' 'open_set_heap_y_V_addr_34' <Predicate = (!and_ln131_7 & !icmp_ln878_33)> <Delay = 0.00>
ST_37 : Operation 671 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_30 = load i15 %open_set_heap_y_V_addr_34" [assessment/toplevel.cpp:99]   --->   Operation 671 'load' 'open_set_heap_y_V_load_30' <Predicate = (!and_ln131_7 & !icmp_ln878_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_37 : Operation 672 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load_30, i4 %moves_node_f_score_V_addr_7" [assessment/toplevel.cpp:96]   --->   Operation 672 'store' 'store_ln96' <Predicate = (!and_ln131_7 & icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_37 : Operation 673 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_33 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln127_6" [assessment/toplevel.cpp:97]   --->   Operation 673 'getelementptr' 'open_set_heap_g_score_V_addr_33' <Predicate = (!and_ln131_7 & icmp_ln878_33)> <Delay = 0.00>
ST_37 : Operation 674 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_29 = load i15 %open_set_heap_g_score_V_addr_33" [assessment/toplevel.cpp:97]   --->   Operation 674 'load' 'open_set_heap_g_score_V_load_29' <Predicate = (!and_ln131_7 & icmp_ln878_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_37 : Operation 675 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_33 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln127_6" [assessment/toplevel.cpp:98]   --->   Operation 675 'getelementptr' 'open_set_heap_x_V_addr_33' <Predicate = (!and_ln131_7 & icmp_ln878_33)> <Delay = 0.00>
ST_37 : Operation 676 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_29 = load i15 %open_set_heap_x_V_addr_33" [assessment/toplevel.cpp:98]   --->   Operation 676 'load' 'open_set_heap_x_V_load_29' <Predicate = (!and_ln131_7 & icmp_ln878_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_37 : Operation 677 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_33 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln127_6" [assessment/toplevel.cpp:99]   --->   Operation 677 'getelementptr' 'open_set_heap_y_V_addr_33' <Predicate = (!and_ln131_7 & icmp_ln878_33)> <Delay = 0.00>
ST_37 : Operation 678 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_29 = load i15 %open_set_heap_y_V_addr_33" [assessment/toplevel.cpp:99]   --->   Operation 678 'load' 'open_set_heap_y_V_load_29' <Predicate = (!and_ln131_7 & icmp_ln878_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>

State 38 <SV = 37> <Delay = 5.57>
ST_38 : Operation 679 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_30 = load i15 %open_set_heap_g_score_V_addr_34" [assessment/toplevel.cpp:97]   --->   Operation 679 'load' 'open_set_heap_g_score_V_load_30' <Predicate = (!icmp_ln878_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_38 : Operation 680 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load_30, i4 %moves_node_g_score_V_addr_7" [assessment/toplevel.cpp:97]   --->   Operation 680 'store' 'store_ln97' <Predicate = (!icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_38 : Operation 681 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_30 = load i15 %open_set_heap_x_V_addr_34" [assessment/toplevel.cpp:98]   --->   Operation 681 'load' 'open_set_heap_x_V_load_30' <Predicate = (!icmp_ln878_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_38 : Operation 682 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load_30, i4 %moves_node_x_V_addr_7" [assessment/toplevel.cpp:98]   --->   Operation 682 'store' 'store_ln98' <Predicate = (!icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_38 : Operation 683 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_30 = load i15 %open_set_heap_y_V_addr_34" [assessment/toplevel.cpp:99]   --->   Operation 683 'load' 'open_set_heap_y_V_load_30' <Predicate = (!icmp_ln878_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_38 : Operation 684 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.8_ifconv"   --->   Operation 684 'br' 'br_ln0' <Predicate = (!icmp_ln878_33)> <Delay = 1.58>
ST_38 : Operation 685 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_29 = load i15 %open_set_heap_g_score_V_addr_33" [assessment/toplevel.cpp:97]   --->   Operation 685 'load' 'open_set_heap_g_score_V_load_29' <Predicate = (icmp_ln878_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_38 : Operation 686 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load_29, i4 %moves_node_g_score_V_addr_7" [assessment/toplevel.cpp:97]   --->   Operation 686 'store' 'store_ln97' <Predicate = (icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_38 : Operation 687 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_29 = load i15 %open_set_heap_x_V_addr_33" [assessment/toplevel.cpp:98]   --->   Operation 687 'load' 'open_set_heap_x_V_load_29' <Predicate = (icmp_ln878_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_38 : Operation 688 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load_29, i4 %moves_node_x_V_addr_7" [assessment/toplevel.cpp:98]   --->   Operation 688 'store' 'store_ln98' <Predicate = (icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_38 : Operation 689 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_29 = load i15 %open_set_heap_y_V_addr_33" [assessment/toplevel.cpp:99]   --->   Operation 689 'load' 'open_set_heap_y_V_load_29' <Predicate = (icmp_ln878_33)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_38 : Operation 690 [1/1] (1.58ns)   --->   "%br_ln142 = br void %.preheader.8_ifconv" [assessment/toplevel.cpp:142]   --->   Operation 690 'br' 'br_ln142' <Predicate = (icmp_ln878_33)> <Delay = 1.58>
ST_38 : Operation 691 [1/1] (2.32ns)   --->   "%store_ln139 = store i15 %zext_ln99_6, i4 %moves_target_addr_7" [assessment/toplevel.cpp:139]   --->   Operation 691 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>

State 39 <SV = 38> <Delay = 4.93>
ST_39 : Operation 692 [1/1] (0.00ns)   --->   "%storemerge_7 = phi i9 %open_set_heap_y_V_load_29, void, i9 %open_set_heap_y_V_load_30, void" [assessment/toplevel.cpp:99]   --->   Operation 692 'phi' 'storemerge_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 693 [1/1] (0.00ns)   --->   "%idx_assign_5_7 = phi i12 %or_ln122_6, void, i12 %add_ln123_6, void" [assessment/toplevel.cpp:122]   --->   Operation 693 'phi' 'idx_assign_5_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 694 [1/1] (2.32ns)   --->   "%store_ln99 = store i9 %storemerge_7, i4 %moves_node_y_V_addr_7" [assessment/toplevel.cpp:99]   --->   Operation 694 'store' 'store_ln99' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_39 : Operation 695 [1/1] (0.00ns)   --->   "%shl_ln122_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %idx_assign_5_7, i1 0" [assessment/toplevel.cpp:122]   --->   Operation 695 'bitconcatenate' 'shl_ln122_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln122_3 = zext i13 %shl_ln122_7" [assessment/toplevel.cpp:122]   --->   Operation 696 'zext' 'zext_ln122_3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 697 [1/1] (0.00ns)   --->   "%or_ln122_7 = or i13 %shl_ln122_7, i13 1" [assessment/toplevel.cpp:122]   --->   Operation 697 'or' 'or_ln122_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 698 [1/1] (1.67ns)   --->   "%add_ln123_7 = add i14 %zext_ln122_3, i14 2" [assessment/toplevel.cpp:123]   --->   Operation 698 'add' 'add_ln123_7' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln127_7 = zext i13 %or_ln122_7" [assessment/toplevel.cpp:127]   --->   Operation 699 'zext' 'zext_ln127_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 700 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_35 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln127_7" [assessment/toplevel.cpp:127]   --->   Operation 700 'getelementptr' 'open_set_heap_f_score_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 701 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_32 = load i15 %open_set_heap_f_score_V_addr_35" [assessment/toplevel.cpp:127]   --->   Operation 701 'load' 'open_set_heap_f_score_V_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_39 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln128_7 = zext i14 %add_ln123_7" [assessment/toplevel.cpp:128]   --->   Operation 702 'zext' 'zext_ln128_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 703 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_36 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln128_7" [assessment/toplevel.cpp:128]   --->   Operation 703 'getelementptr' 'open_set_heap_f_score_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 704 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_33 = load i15 %open_set_heap_f_score_V_addr_36" [assessment/toplevel.cpp:128]   --->   Operation 704 'load' 'open_set_heap_f_score_V_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 40 <SV = 39> <Delay = 3.25>
ST_40 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln123_10 = zext i13 %or_ln122_7" [assessment/toplevel.cpp:123]   --->   Operation 705 'zext' 'zext_ln123_10' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln127_22 = zext i14 %add_ln123_7" [assessment/toplevel.cpp:127]   --->   Operation 706 'zext' 'zext_ln127_22' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 707 [1/1] (2.42ns)   --->   "%icmp_ln127_7 = icmp_ult  i16 %zext_ln123_10, i16 %add_ln241" [assessment/toplevel.cpp:127]   --->   Operation 707 'icmp' 'icmp_ln127_7' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 708 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_32 = load i15 %open_set_heap_f_score_V_addr_35" [assessment/toplevel.cpp:127]   --->   Operation 708 'load' 'open_set_heap_f_score_V_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_40 : Operation 709 [1/1] (2.42ns)   --->   "%icmp_ln128_8 = icmp_ult  i16 %zext_ln127_22, i16 %add_ln241" [assessment/toplevel.cpp:128]   --->   Operation 709 'icmp' 'icmp_ln128_8' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 710 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_33 = load i15 %open_set_heap_f_score_V_addr_36" [assessment/toplevel.cpp:128]   --->   Operation 710 'load' 'open_set_heap_f_score_V_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 41 <SV = 40> <Delay = 6.30>
ST_41 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln99_7 = zext i12 %idx_assign_5_7" [assessment/toplevel.cpp:99]   --->   Operation 711 'zext' 'zext_ln99_7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln123_11 = zext i13 %or_ln122_7" [assessment/toplevel.cpp:123]   --->   Operation 712 'zext' 'zext_ln123_11' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 713 [1/1] (0.69ns)   --->   "%select_ln127_7 = select i1 %icmp_ln127_7, i11 %open_set_heap_f_score_V_load_32, i11 2047" [assessment/toplevel.cpp:127]   --->   Operation 713 'select' 'select_ln127_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 714 [1/1] (0.69ns)   --->   "%select_ln128_8 = select i1 %icmp_ln128_8, i11 %open_set_heap_f_score_V_load_33, i11 2047" [assessment/toplevel.cpp:128]   --->   Operation 714 'select' 'select_ln128_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 715 [1/1] (1.88ns)   --->   "%icmp_ln878_8 = icmp_ult  i11 %node_f_score_V, i11 %select_ln127_7"   --->   Operation 715 'icmp' 'icmp_ln878_8' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 716 [1/1] (1.88ns)   --->   "%icmp_ln878_34 = icmp_ult  i11 %node_f_score_V, i11 %select_ln128_8"   --->   Operation 716 'icmp' 'icmp_ln878_34' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 717 [1/1] (0.97ns)   --->   "%and_ln131_8 = and i1 %icmp_ln878_8, i1 %icmp_ln878_34" [assessment/toplevel.cpp:131]   --->   Operation 717 'and' 'and_ln131_8' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 718 [1/1] (2.75ns)   --->   "%br_ln131 = br i1 %and_ln131_8, void, void %.loopexit" [assessment/toplevel.cpp:131]   --->   Operation 718 'br' 'br_ln131' <Predicate = true> <Delay = 2.75>
ST_41 : Operation 719 [1/1] (1.88ns)   --->   "%icmp_ln878_35 = icmp_ult  i11 %select_ln127_7, i11 %select_ln128_8"   --->   Operation 719 'icmp' 'icmp_ln878_35' <Predicate = (!and_ln131_8)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 720 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln878_35, void, void" [assessment/toplevel.cpp:136]   --->   Operation 720 'br' 'br_ln136' <Predicate = (!and_ln131_8)> <Delay = 0.00>
ST_41 : Operation 721 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load_33, i4 %moves_node_f_score_V_addr_8" [assessment/toplevel.cpp:96]   --->   Operation 721 'store' 'store_ln96' <Predicate = (!and_ln131_8 & !icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_41 : Operation 722 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_36 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln128_7" [assessment/toplevel.cpp:97]   --->   Operation 722 'getelementptr' 'open_set_heap_g_score_V_addr_36' <Predicate = (!and_ln131_8 & !icmp_ln878_35)> <Delay = 0.00>
ST_41 : Operation 723 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_32 = load i15 %open_set_heap_g_score_V_addr_36" [assessment/toplevel.cpp:97]   --->   Operation 723 'load' 'open_set_heap_g_score_V_load_32' <Predicate = (!and_ln131_8 & !icmp_ln878_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_41 : Operation 724 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_36 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln128_7" [assessment/toplevel.cpp:98]   --->   Operation 724 'getelementptr' 'open_set_heap_x_V_addr_36' <Predicate = (!and_ln131_8 & !icmp_ln878_35)> <Delay = 0.00>
ST_41 : Operation 725 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_32 = load i15 %open_set_heap_x_V_addr_36" [assessment/toplevel.cpp:98]   --->   Operation 725 'load' 'open_set_heap_x_V_load_32' <Predicate = (!and_ln131_8 & !icmp_ln878_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_41 : Operation 726 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_36 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln128_7" [assessment/toplevel.cpp:99]   --->   Operation 726 'getelementptr' 'open_set_heap_y_V_addr_36' <Predicate = (!and_ln131_8 & !icmp_ln878_35)> <Delay = 0.00>
ST_41 : Operation 727 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_32 = load i15 %open_set_heap_y_V_addr_36" [assessment/toplevel.cpp:99]   --->   Operation 727 'load' 'open_set_heap_y_V_load_32' <Predicate = (!and_ln131_8 & !icmp_ln878_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_41 : Operation 728 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load_32, i4 %moves_node_f_score_V_addr_8" [assessment/toplevel.cpp:96]   --->   Operation 728 'store' 'store_ln96' <Predicate = (!and_ln131_8 & icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_41 : Operation 729 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_35 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln127_7" [assessment/toplevel.cpp:97]   --->   Operation 729 'getelementptr' 'open_set_heap_g_score_V_addr_35' <Predicate = (!and_ln131_8 & icmp_ln878_35)> <Delay = 0.00>
ST_41 : Operation 730 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_31 = load i15 %open_set_heap_g_score_V_addr_35" [assessment/toplevel.cpp:97]   --->   Operation 730 'load' 'open_set_heap_g_score_V_load_31' <Predicate = (!and_ln131_8 & icmp_ln878_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_41 : Operation 731 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_35 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln127_7" [assessment/toplevel.cpp:98]   --->   Operation 731 'getelementptr' 'open_set_heap_x_V_addr_35' <Predicate = (!and_ln131_8 & icmp_ln878_35)> <Delay = 0.00>
ST_41 : Operation 732 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_31 = load i15 %open_set_heap_x_V_addr_35" [assessment/toplevel.cpp:98]   --->   Operation 732 'load' 'open_set_heap_x_V_load_31' <Predicate = (!and_ln131_8 & icmp_ln878_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_41 : Operation 733 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_35 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln127_7" [assessment/toplevel.cpp:99]   --->   Operation 733 'getelementptr' 'open_set_heap_y_V_addr_35' <Predicate = (!and_ln131_8 & icmp_ln878_35)> <Delay = 0.00>
ST_41 : Operation 734 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_31 = load i15 %open_set_heap_y_V_addr_35" [assessment/toplevel.cpp:99]   --->   Operation 734 'load' 'open_set_heap_y_V_load_31' <Predicate = (!and_ln131_8 & icmp_ln878_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>

State 42 <SV = 41> <Delay = 5.57>
ST_42 : Operation 735 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_32 = load i15 %open_set_heap_g_score_V_addr_36" [assessment/toplevel.cpp:97]   --->   Operation 735 'load' 'open_set_heap_g_score_V_load_32' <Predicate = (!icmp_ln878_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_42 : Operation 736 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load_32, i4 %moves_node_g_score_V_addr_8" [assessment/toplevel.cpp:97]   --->   Operation 736 'store' 'store_ln97' <Predicate = (!icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_42 : Operation 737 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_32 = load i15 %open_set_heap_x_V_addr_36" [assessment/toplevel.cpp:98]   --->   Operation 737 'load' 'open_set_heap_x_V_load_32' <Predicate = (!icmp_ln878_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_42 : Operation 738 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load_32, i4 %moves_node_x_V_addr_8" [assessment/toplevel.cpp:98]   --->   Operation 738 'store' 'store_ln98' <Predicate = (!icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_42 : Operation 739 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_32 = load i15 %open_set_heap_y_V_addr_36" [assessment/toplevel.cpp:99]   --->   Operation 739 'load' 'open_set_heap_y_V_load_32' <Predicate = (!icmp_ln878_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_42 : Operation 740 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.9_ifconv"   --->   Operation 740 'br' 'br_ln0' <Predicate = (!icmp_ln878_35)> <Delay = 1.58>
ST_42 : Operation 741 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_31 = load i15 %open_set_heap_g_score_V_addr_35" [assessment/toplevel.cpp:97]   --->   Operation 741 'load' 'open_set_heap_g_score_V_load_31' <Predicate = (icmp_ln878_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_42 : Operation 742 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load_31, i4 %moves_node_g_score_V_addr_8" [assessment/toplevel.cpp:97]   --->   Operation 742 'store' 'store_ln97' <Predicate = (icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_42 : Operation 743 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_31 = load i15 %open_set_heap_x_V_addr_35" [assessment/toplevel.cpp:98]   --->   Operation 743 'load' 'open_set_heap_x_V_load_31' <Predicate = (icmp_ln878_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_42 : Operation 744 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load_31, i4 %moves_node_x_V_addr_8" [assessment/toplevel.cpp:98]   --->   Operation 744 'store' 'store_ln98' <Predicate = (icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_42 : Operation 745 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_31 = load i15 %open_set_heap_y_V_addr_35" [assessment/toplevel.cpp:99]   --->   Operation 745 'load' 'open_set_heap_y_V_load_31' <Predicate = (icmp_ln878_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_42 : Operation 746 [1/1] (1.58ns)   --->   "%br_ln142 = br void %.preheader.9_ifconv" [assessment/toplevel.cpp:142]   --->   Operation 746 'br' 'br_ln142' <Predicate = (icmp_ln878_35)> <Delay = 1.58>
ST_42 : Operation 747 [1/1] (2.32ns)   --->   "%store_ln139 = store i15 %zext_ln99_7, i4 %moves_target_addr_8" [assessment/toplevel.cpp:139]   --->   Operation 747 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>

State 43 <SV = 42> <Delay = 5.19>
ST_43 : Operation 748 [1/1] (0.00ns)   --->   "%storemerge_8 = phi i9 %open_set_heap_y_V_load_31, void, i9 %open_set_heap_y_V_load_32, void" [assessment/toplevel.cpp:99]   --->   Operation 748 'phi' 'storemerge_8' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 749 [1/1] (0.00ns)   --->   "%idx_assign_5_8 = phi i14 %zext_ln123_11, void, i14 %add_ln123_7, void" [assessment/toplevel.cpp:123]   --->   Operation 749 'phi' 'idx_assign_5_8' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 750 [1/1] (2.32ns)   --->   "%store_ln99 = store i9 %storemerge_8, i4 %moves_node_y_V_addr_8" [assessment/toplevel.cpp:99]   --->   Operation 750 'store' 'store_ln99' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_43 : Operation 751 [1/1] (0.00ns)   --->   "%shl_ln122_8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %idx_assign_5_8, i1 0" [assessment/toplevel.cpp:122]   --->   Operation 751 'bitconcatenate' 'shl_ln122_8' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 752 [1/1] (0.00ns)   --->   "%or_ln122_8 = or i15 %shl_ln122_8, i15 1" [assessment/toplevel.cpp:122]   --->   Operation 752 'or' 'or_ln122_8' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 753 [1/1] (1.94ns)   --->   "%add_ln123_8 = add i15 %shl_ln122_8, i15 2" [assessment/toplevel.cpp:123]   --->   Operation 753 'add' 'add_ln123_8' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln127_8 = zext i15 %or_ln122_8" [assessment/toplevel.cpp:127]   --->   Operation 754 'zext' 'zext_ln127_8' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 755 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_37 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln127_8" [assessment/toplevel.cpp:127]   --->   Operation 755 'getelementptr' 'open_set_heap_f_score_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 756 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_34 = load i15 %open_set_heap_f_score_V_addr_37" [assessment/toplevel.cpp:127]   --->   Operation 756 'load' 'open_set_heap_f_score_V_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_43 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln128_8 = zext i15 %add_ln123_8" [assessment/toplevel.cpp:128]   --->   Operation 757 'zext' 'zext_ln128_8' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 758 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_38 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln128_8" [assessment/toplevel.cpp:128]   --->   Operation 758 'getelementptr' 'open_set_heap_f_score_V_addr_38' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 759 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_35 = load i15 %open_set_heap_f_score_V_addr_38" [assessment/toplevel.cpp:128]   --->   Operation 759 'load' 'open_set_heap_f_score_V_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 44 <SV = 43> <Delay = 3.25>
ST_44 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln123_12 = zext i15 %or_ln122_8" [assessment/toplevel.cpp:123]   --->   Operation 760 'zext' 'zext_ln123_12' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 761 [1/1] (0.00ns)   --->   "%zext_ln127_23 = zext i15 %add_ln123_8" [assessment/toplevel.cpp:127]   --->   Operation 761 'zext' 'zext_ln127_23' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 762 [1/1] (2.42ns)   --->   "%icmp_ln127_8 = icmp_ult  i16 %zext_ln123_12, i16 %add_ln241" [assessment/toplevel.cpp:127]   --->   Operation 762 'icmp' 'icmp_ln127_8' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 763 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_34 = load i15 %open_set_heap_f_score_V_addr_37" [assessment/toplevel.cpp:127]   --->   Operation 763 'load' 'open_set_heap_f_score_V_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_44 : Operation 764 [1/1] (2.42ns)   --->   "%icmp_ln128_9 = icmp_ult  i16 %zext_ln127_23, i16 %add_ln241" [assessment/toplevel.cpp:128]   --->   Operation 764 'icmp' 'icmp_ln128_9' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 765 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_35 = load i15 %open_set_heap_f_score_V_addr_38" [assessment/toplevel.cpp:128]   --->   Operation 765 'load' 'open_set_heap_f_score_V_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 45 <SV = 44> <Delay = 6.30>
ST_45 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln99_8 = zext i14 %idx_assign_5_8" [assessment/toplevel.cpp:99]   --->   Operation 766 'zext' 'zext_ln99_8' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 767 [1/1] (0.69ns)   --->   "%select_ln127_8 = select i1 %icmp_ln127_8, i11 %open_set_heap_f_score_V_load_34, i11 2047" [assessment/toplevel.cpp:127]   --->   Operation 767 'select' 'select_ln127_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 768 [1/1] (0.69ns)   --->   "%select_ln128_9 = select i1 %icmp_ln128_9, i11 %open_set_heap_f_score_V_load_35, i11 2047" [assessment/toplevel.cpp:128]   --->   Operation 768 'select' 'select_ln128_9' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 769 [1/1] (1.88ns)   --->   "%icmp_ln878_9 = icmp_ult  i11 %node_f_score_V, i11 %select_ln127_8"   --->   Operation 769 'icmp' 'icmp_ln878_9' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 770 [1/1] (1.88ns)   --->   "%icmp_ln878_36 = icmp_ult  i11 %node_f_score_V, i11 %select_ln128_9"   --->   Operation 770 'icmp' 'icmp_ln878_36' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 771 [1/1] (0.97ns)   --->   "%and_ln131_9 = and i1 %icmp_ln878_9, i1 %icmp_ln878_36" [assessment/toplevel.cpp:131]   --->   Operation 771 'and' 'and_ln131_9' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 772 [1/1] (2.75ns)   --->   "%br_ln131 = br i1 %and_ln131_9, void, void %.loopexit" [assessment/toplevel.cpp:131]   --->   Operation 772 'br' 'br_ln131' <Predicate = true> <Delay = 2.75>
ST_45 : Operation 773 [1/1] (1.88ns)   --->   "%icmp_ln878_37 = icmp_ult  i11 %select_ln127_8, i11 %select_ln128_9"   --->   Operation 773 'icmp' 'icmp_ln878_37' <Predicate = (!and_ln131_9)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 774 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln878_37, void, void" [assessment/toplevel.cpp:136]   --->   Operation 774 'br' 'br_ln136' <Predicate = (!and_ln131_9)> <Delay = 0.00>
ST_45 : Operation 775 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load_35, i4 %moves_node_f_score_V_addr_9" [assessment/toplevel.cpp:96]   --->   Operation 775 'store' 'store_ln96' <Predicate = (!and_ln131_9 & !icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_45 : Operation 776 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_38 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln128_8" [assessment/toplevel.cpp:97]   --->   Operation 776 'getelementptr' 'open_set_heap_g_score_V_addr_38' <Predicate = (!and_ln131_9 & !icmp_ln878_37)> <Delay = 0.00>
ST_45 : Operation 777 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_34 = load i15 %open_set_heap_g_score_V_addr_38" [assessment/toplevel.cpp:97]   --->   Operation 777 'load' 'open_set_heap_g_score_V_load_34' <Predicate = (!and_ln131_9 & !icmp_ln878_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_45 : Operation 778 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_38 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln128_8" [assessment/toplevel.cpp:98]   --->   Operation 778 'getelementptr' 'open_set_heap_x_V_addr_38' <Predicate = (!and_ln131_9 & !icmp_ln878_37)> <Delay = 0.00>
ST_45 : Operation 779 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_34 = load i15 %open_set_heap_x_V_addr_38" [assessment/toplevel.cpp:98]   --->   Operation 779 'load' 'open_set_heap_x_V_load_34' <Predicate = (!and_ln131_9 & !icmp_ln878_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_45 : Operation 780 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_38 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln128_8" [assessment/toplevel.cpp:99]   --->   Operation 780 'getelementptr' 'open_set_heap_y_V_addr_38' <Predicate = (!and_ln131_9 & !icmp_ln878_37)> <Delay = 0.00>
ST_45 : Operation 781 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_34 = load i15 %open_set_heap_y_V_addr_38" [assessment/toplevel.cpp:99]   --->   Operation 781 'load' 'open_set_heap_y_V_load_34' <Predicate = (!and_ln131_9 & !icmp_ln878_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_45 : Operation 782 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load_34, i4 %moves_node_f_score_V_addr_9" [assessment/toplevel.cpp:96]   --->   Operation 782 'store' 'store_ln96' <Predicate = (!and_ln131_9 & icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_45 : Operation 783 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_37 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln127_8" [assessment/toplevel.cpp:97]   --->   Operation 783 'getelementptr' 'open_set_heap_g_score_V_addr_37' <Predicate = (!and_ln131_9 & icmp_ln878_37)> <Delay = 0.00>
ST_45 : Operation 784 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_33 = load i15 %open_set_heap_g_score_V_addr_37" [assessment/toplevel.cpp:97]   --->   Operation 784 'load' 'open_set_heap_g_score_V_load_33' <Predicate = (!and_ln131_9 & icmp_ln878_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_45 : Operation 785 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_37 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln127_8" [assessment/toplevel.cpp:98]   --->   Operation 785 'getelementptr' 'open_set_heap_x_V_addr_37' <Predicate = (!and_ln131_9 & icmp_ln878_37)> <Delay = 0.00>
ST_45 : Operation 786 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_33 = load i15 %open_set_heap_x_V_addr_37" [assessment/toplevel.cpp:98]   --->   Operation 786 'load' 'open_set_heap_x_V_load_33' <Predicate = (!and_ln131_9 & icmp_ln878_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_45 : Operation 787 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_37 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln127_8" [assessment/toplevel.cpp:99]   --->   Operation 787 'getelementptr' 'open_set_heap_y_V_addr_37' <Predicate = (!and_ln131_9 & icmp_ln878_37)> <Delay = 0.00>
ST_45 : Operation 788 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_33 = load i15 %open_set_heap_y_V_addr_37" [assessment/toplevel.cpp:99]   --->   Operation 788 'load' 'open_set_heap_y_V_load_33' <Predicate = (!and_ln131_9 & icmp_ln878_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>

State 46 <SV = 45> <Delay = 5.57>
ST_46 : Operation 789 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_34 = load i15 %open_set_heap_g_score_V_addr_38" [assessment/toplevel.cpp:97]   --->   Operation 789 'load' 'open_set_heap_g_score_V_load_34' <Predicate = (!icmp_ln878_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_46 : Operation 790 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load_34, i4 %moves_node_g_score_V_addr_9" [assessment/toplevel.cpp:97]   --->   Operation 790 'store' 'store_ln97' <Predicate = (!icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_46 : Operation 791 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_34 = load i15 %open_set_heap_x_V_addr_38" [assessment/toplevel.cpp:98]   --->   Operation 791 'load' 'open_set_heap_x_V_load_34' <Predicate = (!icmp_ln878_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_46 : Operation 792 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load_34, i4 %moves_node_x_V_addr_9" [assessment/toplevel.cpp:98]   --->   Operation 792 'store' 'store_ln98' <Predicate = (!icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_46 : Operation 793 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_34 = load i15 %open_set_heap_y_V_addr_38" [assessment/toplevel.cpp:99]   --->   Operation 793 'load' 'open_set_heap_y_V_load_34' <Predicate = (!icmp_ln878_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_46 : Operation 794 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.10_ifconv"   --->   Operation 794 'br' 'br_ln0' <Predicate = (!icmp_ln878_37)> <Delay = 1.58>
ST_46 : Operation 795 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_33 = load i15 %open_set_heap_g_score_V_addr_37" [assessment/toplevel.cpp:97]   --->   Operation 795 'load' 'open_set_heap_g_score_V_load_33' <Predicate = (icmp_ln878_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_46 : Operation 796 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load_33, i4 %moves_node_g_score_V_addr_9" [assessment/toplevel.cpp:97]   --->   Operation 796 'store' 'store_ln97' <Predicate = (icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_46 : Operation 797 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_33 = load i15 %open_set_heap_x_V_addr_37" [assessment/toplevel.cpp:98]   --->   Operation 797 'load' 'open_set_heap_x_V_load_33' <Predicate = (icmp_ln878_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_46 : Operation 798 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load_33, i4 %moves_node_x_V_addr_9" [assessment/toplevel.cpp:98]   --->   Operation 798 'store' 'store_ln98' <Predicate = (icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_46 : Operation 799 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_33 = load i15 %open_set_heap_y_V_addr_37" [assessment/toplevel.cpp:99]   --->   Operation 799 'load' 'open_set_heap_y_V_load_33' <Predicate = (icmp_ln878_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_46 : Operation 800 [1/1] (1.58ns)   --->   "%br_ln142 = br void %.preheader.10_ifconv" [assessment/toplevel.cpp:142]   --->   Operation 800 'br' 'br_ln142' <Predicate = (icmp_ln878_37)> <Delay = 1.58>
ST_46 : Operation 801 [1/1] (2.32ns)   --->   "%store_ln139 = store i15 %zext_ln99_8, i4 %moves_target_addr_9" [assessment/toplevel.cpp:139]   --->   Operation 801 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>

State 47 <SV = 46> <Delay = 5.33>
ST_47 : Operation 802 [1/1] (0.00ns)   --->   "%storemerge_9 = phi i9 %open_set_heap_y_V_load_33, void, i9 %open_set_heap_y_V_load_34, void" [assessment/toplevel.cpp:99]   --->   Operation 802 'phi' 'storemerge_9' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 803 [1/1] (0.00ns)   --->   "%idx_assign_5_9 = phi i15 %or_ln122_8, void, i15 %add_ln123_8, void" [assessment/toplevel.cpp:122]   --->   Operation 803 'phi' 'idx_assign_5_9' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 804 [1/1] (2.32ns)   --->   "%store_ln99 = store i9 %storemerge_9, i4 %moves_node_y_V_addr_9" [assessment/toplevel.cpp:99]   --->   Operation 804 'store' 'store_ln99' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_47 : Operation 805 [1/1] (0.00ns)   --->   "%shl_ln122_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %idx_assign_5_9, i1 0" [assessment/toplevel.cpp:122]   --->   Operation 805 'bitconcatenate' 'shl_ln122_9' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 806 [1/1] (0.00ns)   --->   "%or_ln122_9 = or i16 %shl_ln122_9, i16 1" [assessment/toplevel.cpp:122]   --->   Operation 806 'or' 'or_ln122_9' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 807 [1/1] (2.07ns)   --->   "%add_ln123_9 = add i16 %shl_ln122_9, i16 2" [assessment/toplevel.cpp:123]   --->   Operation 807 'add' 'add_ln123_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 808 [1/1] (0.00ns)   --->   "%zext_ln127_9 = zext i16 %or_ln122_9" [assessment/toplevel.cpp:127]   --->   Operation 808 'zext' 'zext_ln127_9' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 809 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_39 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln127_9" [assessment/toplevel.cpp:127]   --->   Operation 809 'getelementptr' 'open_set_heap_f_score_V_addr_39' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 810 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_36 = load i15 %open_set_heap_f_score_V_addr_39" [assessment/toplevel.cpp:127]   --->   Operation 810 'load' 'open_set_heap_f_score_V_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_47 : Operation 811 [1/1] (0.00ns)   --->   "%zext_ln128_9 = zext i16 %add_ln123_9" [assessment/toplevel.cpp:128]   --->   Operation 811 'zext' 'zext_ln128_9' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 812 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_40 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln128_9" [assessment/toplevel.cpp:128]   --->   Operation 812 'getelementptr' 'open_set_heap_f_score_V_addr_40' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 813 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_37 = load i15 %open_set_heap_f_score_V_addr_40" [assessment/toplevel.cpp:128]   --->   Operation 813 'load' 'open_set_heap_f_score_V_load_37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 48 <SV = 47> <Delay = 3.25>
ST_48 : Operation 814 [1/1] (2.42ns)   --->   "%icmp_ln127_9 = icmp_ult  i16 %or_ln122_9, i16 %add_ln241" [assessment/toplevel.cpp:127]   --->   Operation 814 'icmp' 'icmp_ln127_9' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 815 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_36 = load i15 %open_set_heap_f_score_V_addr_39" [assessment/toplevel.cpp:127]   --->   Operation 815 'load' 'open_set_heap_f_score_V_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_48 : Operation 816 [1/1] (2.42ns)   --->   "%icmp_ln128_10 = icmp_ult  i16 %add_ln123_9, i16 %add_ln241" [assessment/toplevel.cpp:128]   --->   Operation 816 'icmp' 'icmp_ln128_10' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 817 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_37 = load i15 %open_set_heap_f_score_V_addr_40" [assessment/toplevel.cpp:128]   --->   Operation 817 'load' 'open_set_heap_f_score_V_load_37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 49 <SV = 48> <Delay = 6.30>
ST_49 : Operation 818 [1/1] (0.69ns)   --->   "%select_ln127_9 = select i1 %icmp_ln127_9, i11 %open_set_heap_f_score_V_load_36, i11 2047" [assessment/toplevel.cpp:127]   --->   Operation 818 'select' 'select_ln127_9' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 819 [1/1] (0.69ns)   --->   "%select_ln128_10 = select i1 %icmp_ln128_10, i11 %open_set_heap_f_score_V_load_37, i11 2047" [assessment/toplevel.cpp:128]   --->   Operation 819 'select' 'select_ln128_10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 820 [1/1] (1.88ns)   --->   "%icmp_ln878_10 = icmp_ult  i11 %node_f_score_V, i11 %select_ln127_9"   --->   Operation 820 'icmp' 'icmp_ln878_10' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 821 [1/1] (1.88ns)   --->   "%icmp_ln878_38 = icmp_ult  i11 %node_f_score_V, i11 %select_ln128_10"   --->   Operation 821 'icmp' 'icmp_ln878_38' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 822 [1/1] (0.97ns)   --->   "%and_ln131_10 = and i1 %icmp_ln878_10, i1 %icmp_ln878_38" [assessment/toplevel.cpp:131]   --->   Operation 822 'and' 'and_ln131_10' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 823 [1/1] (2.75ns)   --->   "%br_ln131 = br i1 %and_ln131_10, void, void %.loopexit" [assessment/toplevel.cpp:131]   --->   Operation 823 'br' 'br_ln131' <Predicate = true> <Delay = 2.75>
ST_49 : Operation 824 [1/1] (1.88ns)   --->   "%icmp_ln878_39 = icmp_ult  i11 %select_ln127_9, i11 %select_ln128_10"   --->   Operation 824 'icmp' 'icmp_ln878_39' <Predicate = (!and_ln131_10)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 825 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln878_39, void, void" [assessment/toplevel.cpp:136]   --->   Operation 825 'br' 'br_ln136' <Predicate = (!and_ln131_10)> <Delay = 0.00>
ST_49 : Operation 826 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load_37, i4 %moves_node_f_score_V_addr_10" [assessment/toplevel.cpp:96]   --->   Operation 826 'store' 'store_ln96' <Predicate = (!and_ln131_10 & !icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_49 : Operation 827 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_40 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln128_9" [assessment/toplevel.cpp:97]   --->   Operation 827 'getelementptr' 'open_set_heap_g_score_V_addr_40' <Predicate = (!and_ln131_10 & !icmp_ln878_39)> <Delay = 0.00>
ST_49 : Operation 828 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_36 = load i15 %open_set_heap_g_score_V_addr_40" [assessment/toplevel.cpp:97]   --->   Operation 828 'load' 'open_set_heap_g_score_V_load_36' <Predicate = (!and_ln131_10 & !icmp_ln878_39)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_49 : Operation 829 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_40 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln128_9" [assessment/toplevel.cpp:98]   --->   Operation 829 'getelementptr' 'open_set_heap_x_V_addr_40' <Predicate = (!and_ln131_10 & !icmp_ln878_39)> <Delay = 0.00>
ST_49 : Operation 830 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_36 = load i15 %open_set_heap_x_V_addr_40" [assessment/toplevel.cpp:98]   --->   Operation 830 'load' 'open_set_heap_x_V_load_36' <Predicate = (!and_ln131_10 & !icmp_ln878_39)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_49 : Operation 831 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_40 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln128_9" [assessment/toplevel.cpp:99]   --->   Operation 831 'getelementptr' 'open_set_heap_y_V_addr_40' <Predicate = (!and_ln131_10 & !icmp_ln878_39)> <Delay = 0.00>
ST_49 : Operation 832 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_36 = load i15 %open_set_heap_y_V_addr_40" [assessment/toplevel.cpp:99]   --->   Operation 832 'load' 'open_set_heap_y_V_load_36' <Predicate = (!and_ln131_10 & !icmp_ln878_39)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_49 : Operation 833 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load_36, i4 %moves_node_f_score_V_addr_10" [assessment/toplevel.cpp:96]   --->   Operation 833 'store' 'store_ln96' <Predicate = (!and_ln131_10 & icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_49 : Operation 834 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_39 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln127_9" [assessment/toplevel.cpp:97]   --->   Operation 834 'getelementptr' 'open_set_heap_g_score_V_addr_39' <Predicate = (!and_ln131_10 & icmp_ln878_39)> <Delay = 0.00>
ST_49 : Operation 835 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_35 = load i15 %open_set_heap_g_score_V_addr_39" [assessment/toplevel.cpp:97]   --->   Operation 835 'load' 'open_set_heap_g_score_V_load_35' <Predicate = (!and_ln131_10 & icmp_ln878_39)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_49 : Operation 836 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_39 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln127_9" [assessment/toplevel.cpp:98]   --->   Operation 836 'getelementptr' 'open_set_heap_x_V_addr_39' <Predicate = (!and_ln131_10 & icmp_ln878_39)> <Delay = 0.00>
ST_49 : Operation 837 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_35 = load i15 %open_set_heap_x_V_addr_39" [assessment/toplevel.cpp:98]   --->   Operation 837 'load' 'open_set_heap_x_V_load_35' <Predicate = (!and_ln131_10 & icmp_ln878_39)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_49 : Operation 838 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_39 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln127_9" [assessment/toplevel.cpp:99]   --->   Operation 838 'getelementptr' 'open_set_heap_y_V_addr_39' <Predicate = (!and_ln131_10 & icmp_ln878_39)> <Delay = 0.00>
ST_49 : Operation 839 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_35 = load i15 %open_set_heap_y_V_addr_39" [assessment/toplevel.cpp:99]   --->   Operation 839 'load' 'open_set_heap_y_V_load_35' <Predicate = (!and_ln131_10 & icmp_ln878_39)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>

State 50 <SV = 49> <Delay = 5.57>
ST_50 : Operation 840 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_36 = load i15 %open_set_heap_g_score_V_addr_40" [assessment/toplevel.cpp:97]   --->   Operation 840 'load' 'open_set_heap_g_score_V_load_36' <Predicate = (!icmp_ln878_39)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_50 : Operation 841 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load_36, i4 %moves_node_g_score_V_addr_10" [assessment/toplevel.cpp:97]   --->   Operation 841 'store' 'store_ln97' <Predicate = (!icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_50 : Operation 842 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_36 = load i15 %open_set_heap_x_V_addr_40" [assessment/toplevel.cpp:98]   --->   Operation 842 'load' 'open_set_heap_x_V_load_36' <Predicate = (!icmp_ln878_39)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_50 : Operation 843 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load_36, i4 %moves_node_x_V_addr_10" [assessment/toplevel.cpp:98]   --->   Operation 843 'store' 'store_ln98' <Predicate = (!icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_50 : Operation 844 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_36 = load i15 %open_set_heap_y_V_addr_40" [assessment/toplevel.cpp:99]   --->   Operation 844 'load' 'open_set_heap_y_V_load_36' <Predicate = (!icmp_ln878_39)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_50 : Operation 845 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.11_ifconv"   --->   Operation 845 'br' 'br_ln0' <Predicate = (!icmp_ln878_39)> <Delay = 1.58>
ST_50 : Operation 846 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_35 = load i15 %open_set_heap_g_score_V_addr_39" [assessment/toplevel.cpp:97]   --->   Operation 846 'load' 'open_set_heap_g_score_V_load_35' <Predicate = (icmp_ln878_39)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_50 : Operation 847 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load_35, i4 %moves_node_g_score_V_addr_10" [assessment/toplevel.cpp:97]   --->   Operation 847 'store' 'store_ln97' <Predicate = (icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_50 : Operation 848 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_35 = load i15 %open_set_heap_x_V_addr_39" [assessment/toplevel.cpp:98]   --->   Operation 848 'load' 'open_set_heap_x_V_load_35' <Predicate = (icmp_ln878_39)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_50 : Operation 849 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load_35, i4 %moves_node_x_V_addr_10" [assessment/toplevel.cpp:98]   --->   Operation 849 'store' 'store_ln98' <Predicate = (icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_50 : Operation 850 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_35 = load i15 %open_set_heap_y_V_addr_39" [assessment/toplevel.cpp:99]   --->   Operation 850 'load' 'open_set_heap_y_V_load_35' <Predicate = (icmp_ln878_39)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_50 : Operation 851 [1/1] (1.58ns)   --->   "%br_ln142 = br void %.preheader.11_ifconv" [assessment/toplevel.cpp:142]   --->   Operation 851 'br' 'br_ln142' <Predicate = (icmp_ln878_39)> <Delay = 1.58>
ST_50 : Operation 852 [1/1] (2.32ns)   --->   "%store_ln139 = store i15 %idx_assign_5_9, i4 %moves_target_addr_10" [assessment/toplevel.cpp:139]   --->   Operation 852 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>

State 51 <SV = 50> <Delay = 5.33>
ST_51 : Operation 853 [1/1] (0.00ns)   --->   "%storemerge_10 = phi i9 %open_set_heap_y_V_load_35, void, i9 %open_set_heap_y_V_load_36, void" [assessment/toplevel.cpp:99]   --->   Operation 853 'phi' 'storemerge_10' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 854 [1/1] (0.00ns)   --->   "%idx_assign_5_10_in_in = phi i16 %or_ln122_9, void, i16 %add_ln123_9, void" [assessment/toplevel.cpp:122]   --->   Operation 854 'phi' 'idx_assign_5_10_in_in' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 855 [1/1] (0.00ns)   --->   "%trunc_ln127 = trunc i16 %idx_assign_5_10_in_in" [assessment/toplevel.cpp:127]   --->   Operation 855 'trunc' 'trunc_ln127' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 856 [1/1] (2.32ns)   --->   "%store_ln99 = store i9 %storemerge_10, i4 %moves_node_y_V_addr_10" [assessment/toplevel.cpp:99]   --->   Operation 856 'store' 'store_ln99' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_51 : Operation 857 [1/1] (0.00ns)   --->   "%shl_ln122 = shl i16 %idx_assign_5_10_in_in, i16 1" [assessment/toplevel.cpp:122]   --->   Operation 857 'shl' 'shl_ln122' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 858 [1/1] (0.00ns)   --->   "%or_ln122_10 = or i16 %shl_ln122, i16 1" [assessment/toplevel.cpp:122]   --->   Operation 858 'or' 'or_ln122_10' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 859 [1/1] (2.07ns)   --->   "%add_ln123_10 = add i16 %shl_ln122, i16 2" [assessment/toplevel.cpp:123]   --->   Operation 859 'add' 'add_ln123_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 860 [1/1] (0.00ns)   --->   "%zext_ln127_10 = zext i16 %or_ln122_10" [assessment/toplevel.cpp:127]   --->   Operation 860 'zext' 'zext_ln127_10' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 861 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_41 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln127_10" [assessment/toplevel.cpp:127]   --->   Operation 861 'getelementptr' 'open_set_heap_f_score_V_addr_41' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 862 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_38 = load i15 %open_set_heap_f_score_V_addr_41" [assessment/toplevel.cpp:127]   --->   Operation 862 'load' 'open_set_heap_f_score_V_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_51 : Operation 863 [1/1] (0.00ns)   --->   "%zext_ln128_10 = zext i16 %add_ln123_10" [assessment/toplevel.cpp:128]   --->   Operation 863 'zext' 'zext_ln128_10' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 864 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_42 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln128_10" [assessment/toplevel.cpp:128]   --->   Operation 864 'getelementptr' 'open_set_heap_f_score_V_addr_42' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 865 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_39 = load i15 %open_set_heap_f_score_V_addr_42" [assessment/toplevel.cpp:128]   --->   Operation 865 'load' 'open_set_heap_f_score_V_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 52 <SV = 51> <Delay = 3.25>
ST_52 : Operation 866 [1/1] (2.42ns)   --->   "%icmp_ln127_10 = icmp_ult  i16 %or_ln122_10, i16 %add_ln241" [assessment/toplevel.cpp:127]   --->   Operation 866 'icmp' 'icmp_ln127_10' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 867 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_38 = load i15 %open_set_heap_f_score_V_addr_41" [assessment/toplevel.cpp:127]   --->   Operation 867 'load' 'open_set_heap_f_score_V_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_52 : Operation 868 [1/1] (2.42ns)   --->   "%icmp_ln128_11 = icmp_ult  i16 %add_ln123_10, i16 %add_ln241" [assessment/toplevel.cpp:128]   --->   Operation 868 'icmp' 'icmp_ln128_11' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 869 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_39 = load i15 %open_set_heap_f_score_V_addr_42" [assessment/toplevel.cpp:128]   --->   Operation 869 'load' 'open_set_heap_f_score_V_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 53 <SV = 52> <Delay = 6.30>
ST_53 : Operation 870 [1/1] (0.69ns)   --->   "%select_ln127_10 = select i1 %icmp_ln127_10, i11 %open_set_heap_f_score_V_load_38, i11 2047" [assessment/toplevel.cpp:127]   --->   Operation 870 'select' 'select_ln127_10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 871 [1/1] (0.69ns)   --->   "%select_ln128_11 = select i1 %icmp_ln128_11, i11 %open_set_heap_f_score_V_load_39, i11 2047" [assessment/toplevel.cpp:128]   --->   Operation 871 'select' 'select_ln128_11' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 872 [1/1] (1.88ns)   --->   "%icmp_ln878_11 = icmp_ult  i11 %node_f_score_V, i11 %select_ln127_10"   --->   Operation 872 'icmp' 'icmp_ln878_11' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 873 [1/1] (1.88ns)   --->   "%icmp_ln878_40 = icmp_ult  i11 %node_f_score_V, i11 %select_ln128_11"   --->   Operation 873 'icmp' 'icmp_ln878_40' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 874 [1/1] (0.97ns)   --->   "%and_ln131_11 = and i1 %icmp_ln878_11, i1 %icmp_ln878_40" [assessment/toplevel.cpp:131]   --->   Operation 874 'and' 'and_ln131_11' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 875 [1/1] (2.75ns)   --->   "%br_ln131 = br i1 %and_ln131_11, void, void %.loopexit" [assessment/toplevel.cpp:131]   --->   Operation 875 'br' 'br_ln131' <Predicate = true> <Delay = 2.75>
ST_53 : Operation 876 [1/1] (1.88ns)   --->   "%icmp_ln878_41 = icmp_ult  i11 %select_ln127_10, i11 %select_ln128_11"   --->   Operation 876 'icmp' 'icmp_ln878_41' <Predicate = (!and_ln131_11)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 877 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln878_41, void, void" [assessment/toplevel.cpp:136]   --->   Operation 877 'br' 'br_ln136' <Predicate = (!and_ln131_11)> <Delay = 0.00>
ST_53 : Operation 878 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load_39, i4 %moves_node_f_score_V_addr_11" [assessment/toplevel.cpp:96]   --->   Operation 878 'store' 'store_ln96' <Predicate = (!and_ln131_11 & !icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_53 : Operation 879 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_42 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln128_10" [assessment/toplevel.cpp:97]   --->   Operation 879 'getelementptr' 'open_set_heap_g_score_V_addr_42' <Predicate = (!and_ln131_11 & !icmp_ln878_41)> <Delay = 0.00>
ST_53 : Operation 880 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_38 = load i15 %open_set_heap_g_score_V_addr_42" [assessment/toplevel.cpp:97]   --->   Operation 880 'load' 'open_set_heap_g_score_V_load_38' <Predicate = (!and_ln131_11 & !icmp_ln878_41)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_53 : Operation 881 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_42 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln128_10" [assessment/toplevel.cpp:98]   --->   Operation 881 'getelementptr' 'open_set_heap_x_V_addr_42' <Predicate = (!and_ln131_11 & !icmp_ln878_41)> <Delay = 0.00>
ST_53 : Operation 882 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_38 = load i15 %open_set_heap_x_V_addr_42" [assessment/toplevel.cpp:98]   --->   Operation 882 'load' 'open_set_heap_x_V_load_38' <Predicate = (!and_ln131_11 & !icmp_ln878_41)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_53 : Operation 883 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_42 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln128_10" [assessment/toplevel.cpp:99]   --->   Operation 883 'getelementptr' 'open_set_heap_y_V_addr_42' <Predicate = (!and_ln131_11 & !icmp_ln878_41)> <Delay = 0.00>
ST_53 : Operation 884 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_38 = load i15 %open_set_heap_y_V_addr_42" [assessment/toplevel.cpp:99]   --->   Operation 884 'load' 'open_set_heap_y_V_load_38' <Predicate = (!and_ln131_11 & !icmp_ln878_41)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_53 : Operation 885 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load_38, i4 %moves_node_f_score_V_addr_11" [assessment/toplevel.cpp:96]   --->   Operation 885 'store' 'store_ln96' <Predicate = (!and_ln131_11 & icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_53 : Operation 886 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_41 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln127_10" [assessment/toplevel.cpp:97]   --->   Operation 886 'getelementptr' 'open_set_heap_g_score_V_addr_41' <Predicate = (!and_ln131_11 & icmp_ln878_41)> <Delay = 0.00>
ST_53 : Operation 887 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_37 = load i15 %open_set_heap_g_score_V_addr_41" [assessment/toplevel.cpp:97]   --->   Operation 887 'load' 'open_set_heap_g_score_V_load_37' <Predicate = (!and_ln131_11 & icmp_ln878_41)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_53 : Operation 888 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_41 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln127_10" [assessment/toplevel.cpp:98]   --->   Operation 888 'getelementptr' 'open_set_heap_x_V_addr_41' <Predicate = (!and_ln131_11 & icmp_ln878_41)> <Delay = 0.00>
ST_53 : Operation 889 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_37 = load i15 %open_set_heap_x_V_addr_41" [assessment/toplevel.cpp:98]   --->   Operation 889 'load' 'open_set_heap_x_V_load_37' <Predicate = (!and_ln131_11 & icmp_ln878_41)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_53 : Operation 890 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_41 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln127_10" [assessment/toplevel.cpp:99]   --->   Operation 890 'getelementptr' 'open_set_heap_y_V_addr_41' <Predicate = (!and_ln131_11 & icmp_ln878_41)> <Delay = 0.00>
ST_53 : Operation 891 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_37 = load i15 %open_set_heap_y_V_addr_41" [assessment/toplevel.cpp:99]   --->   Operation 891 'load' 'open_set_heap_y_V_load_37' <Predicate = (!and_ln131_11 & icmp_ln878_41)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>

State 54 <SV = 53> <Delay = 5.57>
ST_54 : Operation 892 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_38 = load i15 %open_set_heap_g_score_V_addr_42" [assessment/toplevel.cpp:97]   --->   Operation 892 'load' 'open_set_heap_g_score_V_load_38' <Predicate = (!icmp_ln878_41)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_54 : Operation 893 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load_38, i4 %moves_node_g_score_V_addr_11" [assessment/toplevel.cpp:97]   --->   Operation 893 'store' 'store_ln97' <Predicate = (!icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_54 : Operation 894 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_38 = load i15 %open_set_heap_x_V_addr_42" [assessment/toplevel.cpp:98]   --->   Operation 894 'load' 'open_set_heap_x_V_load_38' <Predicate = (!icmp_ln878_41)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_54 : Operation 895 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load_38, i4 %moves_node_x_V_addr_11" [assessment/toplevel.cpp:98]   --->   Operation 895 'store' 'store_ln98' <Predicate = (!icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_54 : Operation 896 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_38 = load i15 %open_set_heap_y_V_addr_42" [assessment/toplevel.cpp:99]   --->   Operation 896 'load' 'open_set_heap_y_V_load_38' <Predicate = (!icmp_ln878_41)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_54 : Operation 897 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.12_ifconv"   --->   Operation 897 'br' 'br_ln0' <Predicate = (!icmp_ln878_41)> <Delay = 1.58>
ST_54 : Operation 898 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_37 = load i15 %open_set_heap_g_score_V_addr_41" [assessment/toplevel.cpp:97]   --->   Operation 898 'load' 'open_set_heap_g_score_V_load_37' <Predicate = (icmp_ln878_41)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_54 : Operation 899 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load_37, i4 %moves_node_g_score_V_addr_11" [assessment/toplevel.cpp:97]   --->   Operation 899 'store' 'store_ln97' <Predicate = (icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_54 : Operation 900 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_37 = load i15 %open_set_heap_x_V_addr_41" [assessment/toplevel.cpp:98]   --->   Operation 900 'load' 'open_set_heap_x_V_load_37' <Predicate = (icmp_ln878_41)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_54 : Operation 901 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load_37, i4 %moves_node_x_V_addr_11" [assessment/toplevel.cpp:98]   --->   Operation 901 'store' 'store_ln98' <Predicate = (icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_54 : Operation 902 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_37 = load i15 %open_set_heap_y_V_addr_41" [assessment/toplevel.cpp:99]   --->   Operation 902 'load' 'open_set_heap_y_V_load_37' <Predicate = (icmp_ln878_41)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_54 : Operation 903 [1/1] (1.58ns)   --->   "%br_ln142 = br void %.preheader.12_ifconv" [assessment/toplevel.cpp:142]   --->   Operation 903 'br' 'br_ln142' <Predicate = (icmp_ln878_41)> <Delay = 1.58>
ST_54 : Operation 904 [1/1] (2.32ns)   --->   "%store_ln139 = store i15 %trunc_ln127, i4 %moves_target_addr_11" [assessment/toplevel.cpp:139]   --->   Operation 904 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>

State 55 <SV = 54> <Delay = 5.33>
ST_55 : Operation 905 [1/1] (0.00ns)   --->   "%storemerge_11 = phi i9 %open_set_heap_y_V_load_37, void, i9 %open_set_heap_y_V_load_38, void" [assessment/toplevel.cpp:99]   --->   Operation 905 'phi' 'storemerge_11' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 906 [1/1] (0.00ns)   --->   "%idx_assign_5_11_in_in = phi i16 %or_ln122_10, void, i16 %add_ln123_10, void" [assessment/toplevel.cpp:122]   --->   Operation 906 'phi' 'idx_assign_5_11_in_in' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 907 [1/1] (0.00ns)   --->   "%trunc_ln127_1 = trunc i16 %idx_assign_5_11_in_in" [assessment/toplevel.cpp:127]   --->   Operation 907 'trunc' 'trunc_ln127_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 908 [1/1] (2.32ns)   --->   "%store_ln99 = store i9 %storemerge_11, i4 %moves_node_y_V_addr_11" [assessment/toplevel.cpp:99]   --->   Operation 908 'store' 'store_ln99' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_55 : Operation 909 [1/1] (0.00ns)   --->   "%shl_ln122_10 = shl i16 %idx_assign_5_11_in_in, i16 1" [assessment/toplevel.cpp:122]   --->   Operation 909 'shl' 'shl_ln122_10' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 910 [1/1] (0.00ns)   --->   "%or_ln122_11 = or i16 %shl_ln122_10, i16 1" [assessment/toplevel.cpp:122]   --->   Operation 910 'or' 'or_ln122_11' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 911 [1/1] (2.07ns)   --->   "%add_ln123_11 = add i16 %shl_ln122_10, i16 2" [assessment/toplevel.cpp:123]   --->   Operation 911 'add' 'add_ln123_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 912 [1/1] (0.00ns)   --->   "%zext_ln127_11 = zext i16 %or_ln122_11" [assessment/toplevel.cpp:127]   --->   Operation 912 'zext' 'zext_ln127_11' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 913 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_43 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln127_11" [assessment/toplevel.cpp:127]   --->   Operation 913 'getelementptr' 'open_set_heap_f_score_V_addr_43' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 914 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_40 = load i15 %open_set_heap_f_score_V_addr_43" [assessment/toplevel.cpp:127]   --->   Operation 914 'load' 'open_set_heap_f_score_V_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_55 : Operation 915 [1/1] (0.00ns)   --->   "%zext_ln128_11 = zext i16 %add_ln123_11" [assessment/toplevel.cpp:128]   --->   Operation 915 'zext' 'zext_ln128_11' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 916 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_44 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln128_11" [assessment/toplevel.cpp:128]   --->   Operation 916 'getelementptr' 'open_set_heap_f_score_V_addr_44' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 917 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_41 = load i15 %open_set_heap_f_score_V_addr_44" [assessment/toplevel.cpp:128]   --->   Operation 917 'load' 'open_set_heap_f_score_V_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 56 <SV = 55> <Delay = 3.25>
ST_56 : Operation 918 [1/1] (2.42ns)   --->   "%icmp_ln127_11 = icmp_ult  i16 %or_ln122_11, i16 %add_ln241" [assessment/toplevel.cpp:127]   --->   Operation 918 'icmp' 'icmp_ln127_11' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 919 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_40 = load i15 %open_set_heap_f_score_V_addr_43" [assessment/toplevel.cpp:127]   --->   Operation 919 'load' 'open_set_heap_f_score_V_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_56 : Operation 920 [1/1] (2.42ns)   --->   "%icmp_ln128_12 = icmp_ult  i16 %add_ln123_11, i16 %add_ln241" [assessment/toplevel.cpp:128]   --->   Operation 920 'icmp' 'icmp_ln128_12' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 921 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_41 = load i15 %open_set_heap_f_score_V_addr_44" [assessment/toplevel.cpp:128]   --->   Operation 921 'load' 'open_set_heap_f_score_V_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 57 <SV = 56> <Delay = 6.30>
ST_57 : Operation 922 [1/1] (0.69ns)   --->   "%select_ln127_11 = select i1 %icmp_ln127_11, i11 %open_set_heap_f_score_V_load_40, i11 2047" [assessment/toplevel.cpp:127]   --->   Operation 922 'select' 'select_ln127_11' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 923 [1/1] (0.69ns)   --->   "%select_ln128_12 = select i1 %icmp_ln128_12, i11 %open_set_heap_f_score_V_load_41, i11 2047" [assessment/toplevel.cpp:128]   --->   Operation 923 'select' 'select_ln128_12' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 924 [1/1] (1.88ns)   --->   "%icmp_ln878_12 = icmp_ult  i11 %node_f_score_V, i11 %select_ln127_11"   --->   Operation 924 'icmp' 'icmp_ln878_12' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 925 [1/1] (1.88ns)   --->   "%icmp_ln878_42 = icmp_ult  i11 %node_f_score_V, i11 %select_ln128_12"   --->   Operation 925 'icmp' 'icmp_ln878_42' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 926 [1/1] (0.97ns)   --->   "%and_ln131_12 = and i1 %icmp_ln878_12, i1 %icmp_ln878_42" [assessment/toplevel.cpp:131]   --->   Operation 926 'and' 'and_ln131_12' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 927 [1/1] (2.75ns)   --->   "%br_ln131 = br i1 %and_ln131_12, void, void %.loopexit" [assessment/toplevel.cpp:131]   --->   Operation 927 'br' 'br_ln131' <Predicate = true> <Delay = 2.75>
ST_57 : Operation 928 [1/1] (1.88ns)   --->   "%icmp_ln878_43 = icmp_ult  i11 %select_ln127_11, i11 %select_ln128_12"   --->   Operation 928 'icmp' 'icmp_ln878_43' <Predicate = (!and_ln131_12)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 929 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln878_43, void, void" [assessment/toplevel.cpp:136]   --->   Operation 929 'br' 'br_ln136' <Predicate = (!and_ln131_12)> <Delay = 0.00>
ST_57 : Operation 930 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load_41, i4 %moves_node_f_score_V_addr_12" [assessment/toplevel.cpp:96]   --->   Operation 930 'store' 'store_ln96' <Predicate = (!and_ln131_12 & !icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_57 : Operation 931 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_44 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln128_11" [assessment/toplevel.cpp:97]   --->   Operation 931 'getelementptr' 'open_set_heap_g_score_V_addr_44' <Predicate = (!and_ln131_12 & !icmp_ln878_43)> <Delay = 0.00>
ST_57 : Operation 932 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_40 = load i15 %open_set_heap_g_score_V_addr_44" [assessment/toplevel.cpp:97]   --->   Operation 932 'load' 'open_set_heap_g_score_V_load_40' <Predicate = (!and_ln131_12 & !icmp_ln878_43)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_57 : Operation 933 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_44 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln128_11" [assessment/toplevel.cpp:98]   --->   Operation 933 'getelementptr' 'open_set_heap_x_V_addr_44' <Predicate = (!and_ln131_12 & !icmp_ln878_43)> <Delay = 0.00>
ST_57 : Operation 934 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_40 = load i15 %open_set_heap_x_V_addr_44" [assessment/toplevel.cpp:98]   --->   Operation 934 'load' 'open_set_heap_x_V_load_40' <Predicate = (!and_ln131_12 & !icmp_ln878_43)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_57 : Operation 935 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_44 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln128_11" [assessment/toplevel.cpp:99]   --->   Operation 935 'getelementptr' 'open_set_heap_y_V_addr_44' <Predicate = (!and_ln131_12 & !icmp_ln878_43)> <Delay = 0.00>
ST_57 : Operation 936 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_40 = load i15 %open_set_heap_y_V_addr_44" [assessment/toplevel.cpp:99]   --->   Operation 936 'load' 'open_set_heap_y_V_load_40' <Predicate = (!and_ln131_12 & !icmp_ln878_43)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_57 : Operation 937 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load_40, i4 %moves_node_f_score_V_addr_12" [assessment/toplevel.cpp:96]   --->   Operation 937 'store' 'store_ln96' <Predicate = (!and_ln131_12 & icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_57 : Operation 938 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_43 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln127_11" [assessment/toplevel.cpp:97]   --->   Operation 938 'getelementptr' 'open_set_heap_g_score_V_addr_43' <Predicate = (!and_ln131_12 & icmp_ln878_43)> <Delay = 0.00>
ST_57 : Operation 939 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_39 = load i15 %open_set_heap_g_score_V_addr_43" [assessment/toplevel.cpp:97]   --->   Operation 939 'load' 'open_set_heap_g_score_V_load_39' <Predicate = (!and_ln131_12 & icmp_ln878_43)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_57 : Operation 940 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_43 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln127_11" [assessment/toplevel.cpp:98]   --->   Operation 940 'getelementptr' 'open_set_heap_x_V_addr_43' <Predicate = (!and_ln131_12 & icmp_ln878_43)> <Delay = 0.00>
ST_57 : Operation 941 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_39 = load i15 %open_set_heap_x_V_addr_43" [assessment/toplevel.cpp:98]   --->   Operation 941 'load' 'open_set_heap_x_V_load_39' <Predicate = (!and_ln131_12 & icmp_ln878_43)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_57 : Operation 942 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_43 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln127_11" [assessment/toplevel.cpp:99]   --->   Operation 942 'getelementptr' 'open_set_heap_y_V_addr_43' <Predicate = (!and_ln131_12 & icmp_ln878_43)> <Delay = 0.00>
ST_57 : Operation 943 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_39 = load i15 %open_set_heap_y_V_addr_43" [assessment/toplevel.cpp:99]   --->   Operation 943 'load' 'open_set_heap_y_V_load_39' <Predicate = (!and_ln131_12 & icmp_ln878_43)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>

State 58 <SV = 57> <Delay = 5.57>
ST_58 : Operation 944 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_40 = load i15 %open_set_heap_g_score_V_addr_44" [assessment/toplevel.cpp:97]   --->   Operation 944 'load' 'open_set_heap_g_score_V_load_40' <Predicate = (!icmp_ln878_43)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_58 : Operation 945 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load_40, i4 %moves_node_g_score_V_addr_12" [assessment/toplevel.cpp:97]   --->   Operation 945 'store' 'store_ln97' <Predicate = (!icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_58 : Operation 946 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_40 = load i15 %open_set_heap_x_V_addr_44" [assessment/toplevel.cpp:98]   --->   Operation 946 'load' 'open_set_heap_x_V_load_40' <Predicate = (!icmp_ln878_43)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_58 : Operation 947 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load_40, i4 %moves_node_x_V_addr_12" [assessment/toplevel.cpp:98]   --->   Operation 947 'store' 'store_ln98' <Predicate = (!icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_58 : Operation 948 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_40 = load i15 %open_set_heap_y_V_addr_44" [assessment/toplevel.cpp:99]   --->   Operation 948 'load' 'open_set_heap_y_V_load_40' <Predicate = (!icmp_ln878_43)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_58 : Operation 949 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.13_ifconv"   --->   Operation 949 'br' 'br_ln0' <Predicate = (!icmp_ln878_43)> <Delay = 1.58>
ST_58 : Operation 950 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_39 = load i15 %open_set_heap_g_score_V_addr_43" [assessment/toplevel.cpp:97]   --->   Operation 950 'load' 'open_set_heap_g_score_V_load_39' <Predicate = (icmp_ln878_43)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_58 : Operation 951 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load_39, i4 %moves_node_g_score_V_addr_12" [assessment/toplevel.cpp:97]   --->   Operation 951 'store' 'store_ln97' <Predicate = (icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_58 : Operation 952 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_39 = load i15 %open_set_heap_x_V_addr_43" [assessment/toplevel.cpp:98]   --->   Operation 952 'load' 'open_set_heap_x_V_load_39' <Predicate = (icmp_ln878_43)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_58 : Operation 953 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load_39, i4 %moves_node_x_V_addr_12" [assessment/toplevel.cpp:98]   --->   Operation 953 'store' 'store_ln98' <Predicate = (icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_58 : Operation 954 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_39 = load i15 %open_set_heap_y_V_addr_43" [assessment/toplevel.cpp:99]   --->   Operation 954 'load' 'open_set_heap_y_V_load_39' <Predicate = (icmp_ln878_43)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_58 : Operation 955 [1/1] (1.58ns)   --->   "%br_ln142 = br void %.preheader.13_ifconv" [assessment/toplevel.cpp:142]   --->   Operation 955 'br' 'br_ln142' <Predicate = (icmp_ln878_43)> <Delay = 1.58>
ST_58 : Operation 956 [1/1] (2.32ns)   --->   "%store_ln139 = store i15 %trunc_ln127_1, i4 %moves_target_addr_12" [assessment/toplevel.cpp:139]   --->   Operation 956 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>

State 59 <SV = 58> <Delay = 5.33>
ST_59 : Operation 957 [1/1] (0.00ns)   --->   "%storemerge_12 = phi i9 %open_set_heap_y_V_load_39, void, i9 %open_set_heap_y_V_load_40, void" [assessment/toplevel.cpp:99]   --->   Operation 957 'phi' 'storemerge_12' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 958 [1/1] (0.00ns)   --->   "%idx_assign_5_12_in_in = phi i16 %or_ln122_11, void, i16 %add_ln123_11, void" [assessment/toplevel.cpp:122]   --->   Operation 958 'phi' 'idx_assign_5_12_in_in' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 959 [1/1] (0.00ns)   --->   "%trunc_ln127_2 = trunc i16 %idx_assign_5_12_in_in" [assessment/toplevel.cpp:127]   --->   Operation 959 'trunc' 'trunc_ln127_2' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 960 [1/1] (2.32ns)   --->   "%store_ln99 = store i9 %storemerge_12, i4 %moves_node_y_V_addr_12" [assessment/toplevel.cpp:99]   --->   Operation 960 'store' 'store_ln99' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_59 : Operation 961 [1/1] (0.00ns)   --->   "%shl_ln122_11 = shl i16 %idx_assign_5_12_in_in, i16 1" [assessment/toplevel.cpp:122]   --->   Operation 961 'shl' 'shl_ln122_11' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 962 [1/1] (0.00ns)   --->   "%or_ln122_12 = or i16 %shl_ln122_11, i16 1" [assessment/toplevel.cpp:122]   --->   Operation 962 'or' 'or_ln122_12' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 963 [1/1] (2.07ns)   --->   "%add_ln123_12 = add i16 %shl_ln122_11, i16 2" [assessment/toplevel.cpp:123]   --->   Operation 963 'add' 'add_ln123_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 964 [1/1] (0.00ns)   --->   "%zext_ln127_12 = zext i16 %or_ln122_12" [assessment/toplevel.cpp:127]   --->   Operation 964 'zext' 'zext_ln127_12' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 965 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_45 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln127_12" [assessment/toplevel.cpp:127]   --->   Operation 965 'getelementptr' 'open_set_heap_f_score_V_addr_45' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 966 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_42 = load i15 %open_set_heap_f_score_V_addr_45" [assessment/toplevel.cpp:127]   --->   Operation 966 'load' 'open_set_heap_f_score_V_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_59 : Operation 967 [1/1] (0.00ns)   --->   "%zext_ln128_12 = zext i16 %add_ln123_12" [assessment/toplevel.cpp:128]   --->   Operation 967 'zext' 'zext_ln128_12' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 968 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_46 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln128_12" [assessment/toplevel.cpp:128]   --->   Operation 968 'getelementptr' 'open_set_heap_f_score_V_addr_46' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 969 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_43 = load i15 %open_set_heap_f_score_V_addr_46" [assessment/toplevel.cpp:128]   --->   Operation 969 'load' 'open_set_heap_f_score_V_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 60 <SV = 59> <Delay = 3.25>
ST_60 : Operation 970 [1/1] (2.42ns)   --->   "%icmp_ln127_12 = icmp_ult  i16 %or_ln122_12, i16 %add_ln241" [assessment/toplevel.cpp:127]   --->   Operation 970 'icmp' 'icmp_ln127_12' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 971 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_42 = load i15 %open_set_heap_f_score_V_addr_45" [assessment/toplevel.cpp:127]   --->   Operation 971 'load' 'open_set_heap_f_score_V_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_60 : Operation 972 [1/1] (2.42ns)   --->   "%icmp_ln128_13 = icmp_ult  i16 %add_ln123_12, i16 %add_ln241" [assessment/toplevel.cpp:128]   --->   Operation 972 'icmp' 'icmp_ln128_13' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 973 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_43 = load i15 %open_set_heap_f_score_V_addr_46" [assessment/toplevel.cpp:128]   --->   Operation 973 'load' 'open_set_heap_f_score_V_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 61 <SV = 60> <Delay = 6.30>
ST_61 : Operation 974 [1/1] (0.69ns)   --->   "%select_ln127_12 = select i1 %icmp_ln127_12, i11 %open_set_heap_f_score_V_load_42, i11 2047" [assessment/toplevel.cpp:127]   --->   Operation 974 'select' 'select_ln127_12' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 975 [1/1] (0.69ns)   --->   "%select_ln128_13 = select i1 %icmp_ln128_13, i11 %open_set_heap_f_score_V_load_43, i11 2047" [assessment/toplevel.cpp:128]   --->   Operation 975 'select' 'select_ln128_13' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 976 [1/1] (1.88ns)   --->   "%icmp_ln878_13 = icmp_ult  i11 %node_f_score_V, i11 %select_ln127_12"   --->   Operation 976 'icmp' 'icmp_ln878_13' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 977 [1/1] (1.88ns)   --->   "%icmp_ln878_44 = icmp_ult  i11 %node_f_score_V, i11 %select_ln128_13"   --->   Operation 977 'icmp' 'icmp_ln878_44' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 978 [1/1] (0.97ns)   --->   "%and_ln131_13 = and i1 %icmp_ln878_13, i1 %icmp_ln878_44" [assessment/toplevel.cpp:131]   --->   Operation 978 'and' 'and_ln131_13' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 979 [1/1] (2.75ns)   --->   "%br_ln131 = br i1 %and_ln131_13, void, void %.loopexit" [assessment/toplevel.cpp:131]   --->   Operation 979 'br' 'br_ln131' <Predicate = true> <Delay = 2.75>
ST_61 : Operation 980 [1/1] (1.88ns)   --->   "%icmp_ln878_45 = icmp_ult  i11 %select_ln127_12, i11 %select_ln128_13"   --->   Operation 980 'icmp' 'icmp_ln878_45' <Predicate = (!and_ln131_13)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 981 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln878_45, void, void" [assessment/toplevel.cpp:136]   --->   Operation 981 'br' 'br_ln136' <Predicate = (!and_ln131_13)> <Delay = 0.00>
ST_61 : Operation 982 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load_43, i4 %moves_node_f_score_V_addr_13" [assessment/toplevel.cpp:96]   --->   Operation 982 'store' 'store_ln96' <Predicate = (!and_ln131_13 & !icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_61 : Operation 983 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_46 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln128_12" [assessment/toplevel.cpp:97]   --->   Operation 983 'getelementptr' 'open_set_heap_g_score_V_addr_46' <Predicate = (!and_ln131_13 & !icmp_ln878_45)> <Delay = 0.00>
ST_61 : Operation 984 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_42 = load i15 %open_set_heap_g_score_V_addr_46" [assessment/toplevel.cpp:97]   --->   Operation 984 'load' 'open_set_heap_g_score_V_load_42' <Predicate = (!and_ln131_13 & !icmp_ln878_45)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_61 : Operation 985 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_46 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln128_12" [assessment/toplevel.cpp:98]   --->   Operation 985 'getelementptr' 'open_set_heap_x_V_addr_46' <Predicate = (!and_ln131_13 & !icmp_ln878_45)> <Delay = 0.00>
ST_61 : Operation 986 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_42 = load i15 %open_set_heap_x_V_addr_46" [assessment/toplevel.cpp:98]   --->   Operation 986 'load' 'open_set_heap_x_V_load_42' <Predicate = (!and_ln131_13 & !icmp_ln878_45)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_61 : Operation 987 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_46 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln128_12" [assessment/toplevel.cpp:99]   --->   Operation 987 'getelementptr' 'open_set_heap_y_V_addr_46' <Predicate = (!and_ln131_13 & !icmp_ln878_45)> <Delay = 0.00>
ST_61 : Operation 988 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_42 = load i15 %open_set_heap_y_V_addr_46" [assessment/toplevel.cpp:99]   --->   Operation 988 'load' 'open_set_heap_y_V_load_42' <Predicate = (!and_ln131_13 & !icmp_ln878_45)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_61 : Operation 989 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load_42, i4 %moves_node_f_score_V_addr_13" [assessment/toplevel.cpp:96]   --->   Operation 989 'store' 'store_ln96' <Predicate = (!and_ln131_13 & icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_61 : Operation 990 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_45 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln127_12" [assessment/toplevel.cpp:97]   --->   Operation 990 'getelementptr' 'open_set_heap_g_score_V_addr_45' <Predicate = (!and_ln131_13 & icmp_ln878_45)> <Delay = 0.00>
ST_61 : Operation 991 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_41 = load i15 %open_set_heap_g_score_V_addr_45" [assessment/toplevel.cpp:97]   --->   Operation 991 'load' 'open_set_heap_g_score_V_load_41' <Predicate = (!and_ln131_13 & icmp_ln878_45)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_61 : Operation 992 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_45 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln127_12" [assessment/toplevel.cpp:98]   --->   Operation 992 'getelementptr' 'open_set_heap_x_V_addr_45' <Predicate = (!and_ln131_13 & icmp_ln878_45)> <Delay = 0.00>
ST_61 : Operation 993 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_41 = load i15 %open_set_heap_x_V_addr_45" [assessment/toplevel.cpp:98]   --->   Operation 993 'load' 'open_set_heap_x_V_load_41' <Predicate = (!and_ln131_13 & icmp_ln878_45)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_61 : Operation 994 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_45 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln127_12" [assessment/toplevel.cpp:99]   --->   Operation 994 'getelementptr' 'open_set_heap_y_V_addr_45' <Predicate = (!and_ln131_13 & icmp_ln878_45)> <Delay = 0.00>
ST_61 : Operation 995 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_41 = load i15 %open_set_heap_y_V_addr_45" [assessment/toplevel.cpp:99]   --->   Operation 995 'load' 'open_set_heap_y_V_load_41' <Predicate = (!and_ln131_13 & icmp_ln878_45)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>

State 62 <SV = 61> <Delay = 5.57>
ST_62 : Operation 996 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_42 = load i15 %open_set_heap_g_score_V_addr_46" [assessment/toplevel.cpp:97]   --->   Operation 996 'load' 'open_set_heap_g_score_V_load_42' <Predicate = (!icmp_ln878_45)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_62 : Operation 997 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load_42, i4 %moves_node_g_score_V_addr_13" [assessment/toplevel.cpp:97]   --->   Operation 997 'store' 'store_ln97' <Predicate = (!icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_62 : Operation 998 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_42 = load i15 %open_set_heap_x_V_addr_46" [assessment/toplevel.cpp:98]   --->   Operation 998 'load' 'open_set_heap_x_V_load_42' <Predicate = (!icmp_ln878_45)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_62 : Operation 999 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load_42, i4 %moves_node_x_V_addr_13" [assessment/toplevel.cpp:98]   --->   Operation 999 'store' 'store_ln98' <Predicate = (!icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_62 : Operation 1000 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_42 = load i15 %open_set_heap_y_V_addr_46" [assessment/toplevel.cpp:99]   --->   Operation 1000 'load' 'open_set_heap_y_V_load_42' <Predicate = (!icmp_ln878_45)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_62 : Operation 1001 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.14_ifconv"   --->   Operation 1001 'br' 'br_ln0' <Predicate = (!icmp_ln878_45)> <Delay = 1.58>
ST_62 : Operation 1002 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_41 = load i15 %open_set_heap_g_score_V_addr_45" [assessment/toplevel.cpp:97]   --->   Operation 1002 'load' 'open_set_heap_g_score_V_load_41' <Predicate = (icmp_ln878_45)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_62 : Operation 1003 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load_41, i4 %moves_node_g_score_V_addr_13" [assessment/toplevel.cpp:97]   --->   Operation 1003 'store' 'store_ln97' <Predicate = (icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_62 : Operation 1004 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_41 = load i15 %open_set_heap_x_V_addr_45" [assessment/toplevel.cpp:98]   --->   Operation 1004 'load' 'open_set_heap_x_V_load_41' <Predicate = (icmp_ln878_45)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_62 : Operation 1005 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load_41, i4 %moves_node_x_V_addr_13" [assessment/toplevel.cpp:98]   --->   Operation 1005 'store' 'store_ln98' <Predicate = (icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_62 : Operation 1006 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_41 = load i15 %open_set_heap_y_V_addr_45" [assessment/toplevel.cpp:99]   --->   Operation 1006 'load' 'open_set_heap_y_V_load_41' <Predicate = (icmp_ln878_45)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_62 : Operation 1007 [1/1] (1.58ns)   --->   "%br_ln142 = br void %.preheader.14_ifconv" [assessment/toplevel.cpp:142]   --->   Operation 1007 'br' 'br_ln142' <Predicate = (icmp_ln878_45)> <Delay = 1.58>
ST_62 : Operation 1008 [1/1] (2.32ns)   --->   "%store_ln139 = store i15 %trunc_ln127_2, i4 %moves_target_addr_13" [assessment/toplevel.cpp:139]   --->   Operation 1008 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>

State 63 <SV = 62> <Delay = 5.33>
ST_63 : Operation 1009 [1/1] (0.00ns)   --->   "%storemerge_13 = phi i9 %open_set_heap_y_V_load_41, void, i9 %open_set_heap_y_V_load_42, void" [assessment/toplevel.cpp:99]   --->   Operation 1009 'phi' 'storemerge_13' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1010 [1/1] (0.00ns)   --->   "%idx_assign_5_13_in_in = phi i16 %or_ln122_12, void, i16 %add_ln123_12, void" [assessment/toplevel.cpp:122]   --->   Operation 1010 'phi' 'idx_assign_5_13_in_in' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1011 [1/1] (0.00ns)   --->   "%trunc_ln127_3 = trunc i16 %idx_assign_5_13_in_in" [assessment/toplevel.cpp:127]   --->   Operation 1011 'trunc' 'trunc_ln127_3' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1012 [1/1] (2.32ns)   --->   "%store_ln99 = store i9 %storemerge_13, i4 %moves_node_y_V_addr_13" [assessment/toplevel.cpp:99]   --->   Operation 1012 'store' 'store_ln99' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_63 : Operation 1013 [1/1] (0.00ns)   --->   "%shl_ln122_12 = shl i16 %idx_assign_5_13_in_in, i16 1" [assessment/toplevel.cpp:122]   --->   Operation 1013 'shl' 'shl_ln122_12' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1014 [1/1] (0.00ns)   --->   "%or_ln122_13 = or i16 %shl_ln122_12, i16 1" [assessment/toplevel.cpp:122]   --->   Operation 1014 'or' 'or_ln122_13' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1015 [1/1] (2.07ns)   --->   "%add_ln123_13 = add i16 %shl_ln122_12, i16 2" [assessment/toplevel.cpp:123]   --->   Operation 1015 'add' 'add_ln123_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1016 [1/1] (0.00ns)   --->   "%zext_ln127_13 = zext i16 %or_ln122_13" [assessment/toplevel.cpp:127]   --->   Operation 1016 'zext' 'zext_ln127_13' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1017 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_47 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln127_13" [assessment/toplevel.cpp:127]   --->   Operation 1017 'getelementptr' 'open_set_heap_f_score_V_addr_47' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1018 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_44 = load i15 %open_set_heap_f_score_V_addr_47" [assessment/toplevel.cpp:127]   --->   Operation 1018 'load' 'open_set_heap_f_score_V_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_63 : Operation 1019 [1/1] (0.00ns)   --->   "%zext_ln128_13 = zext i16 %add_ln123_13" [assessment/toplevel.cpp:128]   --->   Operation 1019 'zext' 'zext_ln128_13' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1020 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_48 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln128_13" [assessment/toplevel.cpp:128]   --->   Operation 1020 'getelementptr' 'open_set_heap_f_score_V_addr_48' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1021 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_45 = load i15 %open_set_heap_f_score_V_addr_48" [assessment/toplevel.cpp:128]   --->   Operation 1021 'load' 'open_set_heap_f_score_V_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 64 <SV = 63> <Delay = 3.25>
ST_64 : Operation 1022 [1/1] (2.42ns)   --->   "%icmp_ln127_13 = icmp_ult  i16 %or_ln122_13, i16 %add_ln241" [assessment/toplevel.cpp:127]   --->   Operation 1022 'icmp' 'icmp_ln127_13' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1023 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_44 = load i15 %open_set_heap_f_score_V_addr_47" [assessment/toplevel.cpp:127]   --->   Operation 1023 'load' 'open_set_heap_f_score_V_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_64 : Operation 1024 [1/1] (2.42ns)   --->   "%icmp_ln128_14 = icmp_ult  i16 %add_ln123_13, i16 %add_ln241" [assessment/toplevel.cpp:128]   --->   Operation 1024 'icmp' 'icmp_ln128_14' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1025 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_45 = load i15 %open_set_heap_f_score_V_addr_48" [assessment/toplevel.cpp:128]   --->   Operation 1025 'load' 'open_set_heap_f_score_V_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 65 <SV = 64> <Delay = 6.30>
ST_65 : Operation 1026 [1/1] (0.69ns)   --->   "%select_ln127_13 = select i1 %icmp_ln127_13, i11 %open_set_heap_f_score_V_load_44, i11 2047" [assessment/toplevel.cpp:127]   --->   Operation 1026 'select' 'select_ln127_13' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 1027 [1/1] (0.69ns)   --->   "%select_ln128_14 = select i1 %icmp_ln128_14, i11 %open_set_heap_f_score_V_load_45, i11 2047" [assessment/toplevel.cpp:128]   --->   Operation 1027 'select' 'select_ln128_14' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 1028 [1/1] (1.88ns)   --->   "%icmp_ln878_14 = icmp_ult  i11 %node_f_score_V, i11 %select_ln127_13"   --->   Operation 1028 'icmp' 'icmp_ln878_14' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1029 [1/1] (1.88ns)   --->   "%icmp_ln878_46 = icmp_ult  i11 %node_f_score_V, i11 %select_ln128_14"   --->   Operation 1029 'icmp' 'icmp_ln878_46' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1030 [1/1] (0.97ns)   --->   "%and_ln131_14 = and i1 %icmp_ln878_14, i1 %icmp_ln878_46" [assessment/toplevel.cpp:131]   --->   Operation 1030 'and' 'and_ln131_14' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1031 [1/1] (2.75ns)   --->   "%br_ln131 = br i1 %and_ln131_14, void, void %.loopexit" [assessment/toplevel.cpp:131]   --->   Operation 1031 'br' 'br_ln131' <Predicate = true> <Delay = 2.75>
ST_65 : Operation 1032 [1/1] (1.88ns)   --->   "%icmp_ln878_47 = icmp_ult  i11 %select_ln127_13, i11 %select_ln128_14"   --->   Operation 1032 'icmp' 'icmp_ln878_47' <Predicate = (!and_ln131_14)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1033 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln878_47, void, void" [assessment/toplevel.cpp:136]   --->   Operation 1033 'br' 'br_ln136' <Predicate = (!and_ln131_14)> <Delay = 0.00>
ST_65 : Operation 1034 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load_45, i4 %moves_node_f_score_V_addr_14" [assessment/toplevel.cpp:96]   --->   Operation 1034 'store' 'store_ln96' <Predicate = (!and_ln131_14 & !icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_65 : Operation 1035 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_48 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln128_13" [assessment/toplevel.cpp:97]   --->   Operation 1035 'getelementptr' 'open_set_heap_g_score_V_addr_48' <Predicate = (!and_ln131_14 & !icmp_ln878_47)> <Delay = 0.00>
ST_65 : Operation 1036 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_44 = load i15 %open_set_heap_g_score_V_addr_48" [assessment/toplevel.cpp:97]   --->   Operation 1036 'load' 'open_set_heap_g_score_V_load_44' <Predicate = (!and_ln131_14 & !icmp_ln878_47)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_65 : Operation 1037 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_48 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln128_13" [assessment/toplevel.cpp:98]   --->   Operation 1037 'getelementptr' 'open_set_heap_x_V_addr_48' <Predicate = (!and_ln131_14 & !icmp_ln878_47)> <Delay = 0.00>
ST_65 : Operation 1038 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_44 = load i15 %open_set_heap_x_V_addr_48" [assessment/toplevel.cpp:98]   --->   Operation 1038 'load' 'open_set_heap_x_V_load_44' <Predicate = (!and_ln131_14 & !icmp_ln878_47)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_65 : Operation 1039 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_48 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln128_13" [assessment/toplevel.cpp:99]   --->   Operation 1039 'getelementptr' 'open_set_heap_y_V_addr_48' <Predicate = (!and_ln131_14 & !icmp_ln878_47)> <Delay = 0.00>
ST_65 : Operation 1040 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_44 = load i15 %open_set_heap_y_V_addr_48" [assessment/toplevel.cpp:99]   --->   Operation 1040 'load' 'open_set_heap_y_V_load_44' <Predicate = (!and_ln131_14 & !icmp_ln878_47)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_65 : Operation 1041 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load_44, i4 %moves_node_f_score_V_addr_14" [assessment/toplevel.cpp:96]   --->   Operation 1041 'store' 'store_ln96' <Predicate = (!and_ln131_14 & icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_65 : Operation 1042 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_47 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln127_13" [assessment/toplevel.cpp:97]   --->   Operation 1042 'getelementptr' 'open_set_heap_g_score_V_addr_47' <Predicate = (!and_ln131_14 & icmp_ln878_47)> <Delay = 0.00>
ST_65 : Operation 1043 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_43 = load i15 %open_set_heap_g_score_V_addr_47" [assessment/toplevel.cpp:97]   --->   Operation 1043 'load' 'open_set_heap_g_score_V_load_43' <Predicate = (!and_ln131_14 & icmp_ln878_47)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_65 : Operation 1044 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_47 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln127_13" [assessment/toplevel.cpp:98]   --->   Operation 1044 'getelementptr' 'open_set_heap_x_V_addr_47' <Predicate = (!and_ln131_14 & icmp_ln878_47)> <Delay = 0.00>
ST_65 : Operation 1045 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_43 = load i15 %open_set_heap_x_V_addr_47" [assessment/toplevel.cpp:98]   --->   Operation 1045 'load' 'open_set_heap_x_V_load_43' <Predicate = (!and_ln131_14 & icmp_ln878_47)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_65 : Operation 1046 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_47 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln127_13" [assessment/toplevel.cpp:99]   --->   Operation 1046 'getelementptr' 'open_set_heap_y_V_addr_47' <Predicate = (!and_ln131_14 & icmp_ln878_47)> <Delay = 0.00>
ST_65 : Operation 1047 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_43 = load i15 %open_set_heap_y_V_addr_47" [assessment/toplevel.cpp:99]   --->   Operation 1047 'load' 'open_set_heap_y_V_load_43' <Predicate = (!and_ln131_14 & icmp_ln878_47)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>

State 66 <SV = 65> <Delay = 5.57>
ST_66 : Operation 1048 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_44 = load i15 %open_set_heap_g_score_V_addr_48" [assessment/toplevel.cpp:97]   --->   Operation 1048 'load' 'open_set_heap_g_score_V_load_44' <Predicate = (!icmp_ln878_47)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_66 : Operation 1049 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load_44, i4 %moves_node_g_score_V_addr_14" [assessment/toplevel.cpp:97]   --->   Operation 1049 'store' 'store_ln97' <Predicate = (!icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_66 : Operation 1050 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_44 = load i15 %open_set_heap_x_V_addr_48" [assessment/toplevel.cpp:98]   --->   Operation 1050 'load' 'open_set_heap_x_V_load_44' <Predicate = (!icmp_ln878_47)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_66 : Operation 1051 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load_44, i4 %moves_node_x_V_addr_14" [assessment/toplevel.cpp:98]   --->   Operation 1051 'store' 'store_ln98' <Predicate = (!icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_66 : Operation 1052 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_44 = load i15 %open_set_heap_y_V_addr_48" [assessment/toplevel.cpp:99]   --->   Operation 1052 'load' 'open_set_heap_y_V_load_44' <Predicate = (!icmp_ln878_47)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_66 : Operation 1053 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.15_ifconv"   --->   Operation 1053 'br' 'br_ln0' <Predicate = (!icmp_ln878_47)> <Delay = 1.58>
ST_66 : Operation 1054 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_43 = load i15 %open_set_heap_g_score_V_addr_47" [assessment/toplevel.cpp:97]   --->   Operation 1054 'load' 'open_set_heap_g_score_V_load_43' <Predicate = (icmp_ln878_47)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_66 : Operation 1055 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load_43, i4 %moves_node_g_score_V_addr_14" [assessment/toplevel.cpp:97]   --->   Operation 1055 'store' 'store_ln97' <Predicate = (icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_66 : Operation 1056 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_43 = load i15 %open_set_heap_x_V_addr_47" [assessment/toplevel.cpp:98]   --->   Operation 1056 'load' 'open_set_heap_x_V_load_43' <Predicate = (icmp_ln878_47)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_66 : Operation 1057 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load_43, i4 %moves_node_x_V_addr_14" [assessment/toplevel.cpp:98]   --->   Operation 1057 'store' 'store_ln98' <Predicate = (icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_66 : Operation 1058 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_43 = load i15 %open_set_heap_y_V_addr_47" [assessment/toplevel.cpp:99]   --->   Operation 1058 'load' 'open_set_heap_y_V_load_43' <Predicate = (icmp_ln878_47)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_66 : Operation 1059 [1/1] (1.58ns)   --->   "%br_ln142 = br void %.preheader.15_ifconv" [assessment/toplevel.cpp:142]   --->   Operation 1059 'br' 'br_ln142' <Predicate = (icmp_ln878_47)> <Delay = 1.58>
ST_66 : Operation 1060 [1/1] (2.32ns)   --->   "%store_ln139 = store i15 %trunc_ln127_3, i4 %moves_target_addr_14" [assessment/toplevel.cpp:139]   --->   Operation 1060 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>

State 67 <SV = 66> <Delay = 5.33>
ST_67 : Operation 1061 [1/1] (0.00ns)   --->   "%storemerge_14 = phi i9 %open_set_heap_y_V_load_43, void, i9 %open_set_heap_y_V_load_44, void" [assessment/toplevel.cpp:99]   --->   Operation 1061 'phi' 'storemerge_14' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1062 [1/1] (0.00ns)   --->   "%idx_assign_5_14_in_in = phi i16 %or_ln122_13, void, i16 %add_ln123_13, void" [assessment/toplevel.cpp:122]   --->   Operation 1062 'phi' 'idx_assign_5_14_in_in' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1063 [1/1] (0.00ns)   --->   "%trunc_ln127_4 = trunc i16 %idx_assign_5_14_in_in" [assessment/toplevel.cpp:127]   --->   Operation 1063 'trunc' 'trunc_ln127_4' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1064 [1/1] (2.32ns)   --->   "%store_ln99 = store i9 %storemerge_14, i4 %moves_node_y_V_addr_14" [assessment/toplevel.cpp:99]   --->   Operation 1064 'store' 'store_ln99' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_67 : Operation 1065 [1/1] (0.00ns)   --->   "%shl_ln122_13 = shl i16 %idx_assign_5_14_in_in, i16 1" [assessment/toplevel.cpp:122]   --->   Operation 1065 'shl' 'shl_ln122_13' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1066 [1/1] (0.00ns)   --->   "%or_ln122_14 = or i16 %shl_ln122_13, i16 1" [assessment/toplevel.cpp:122]   --->   Operation 1066 'or' 'or_ln122_14' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1067 [1/1] (2.07ns)   --->   "%add_ln123_14 = add i16 %shl_ln122_13, i16 2" [assessment/toplevel.cpp:123]   --->   Operation 1067 'add' 'add_ln123_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1068 [1/1] (2.42ns)   --->   "%icmp_ln127_14 = icmp_ult  i16 %or_ln122_14, i16 %add_ln241" [assessment/toplevel.cpp:127]   --->   Operation 1068 'icmp' 'icmp_ln127_14' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1069 [1/1] (0.00ns)   --->   "%zext_ln127_14 = zext i16 %or_ln122_14" [assessment/toplevel.cpp:127]   --->   Operation 1069 'zext' 'zext_ln127_14' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1070 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_49 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln127_14" [assessment/toplevel.cpp:127]   --->   Operation 1070 'getelementptr' 'open_set_heap_f_score_V_addr_49' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1071 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_46 = load i15 %open_set_heap_f_score_V_addr_49" [assessment/toplevel.cpp:127]   --->   Operation 1071 'load' 'open_set_heap_f_score_V_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_67 : Operation 1072 [1/1] (2.42ns)   --->   "%icmp_ln128_15 = icmp_ult  i16 %add_ln123_14, i16 %add_ln241" [assessment/toplevel.cpp:128]   --->   Operation 1072 'icmp' 'icmp_ln128_15' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1073 [1/1] (0.00ns)   --->   "%zext_ln128_14 = zext i16 %add_ln123_14" [assessment/toplevel.cpp:128]   --->   Operation 1073 'zext' 'zext_ln128_14' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1074 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_50 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln128_14" [assessment/toplevel.cpp:128]   --->   Operation 1074 'getelementptr' 'open_set_heap_f_score_V_addr_50' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1075 [2/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_47 = load i15 %open_set_heap_f_score_V_addr_50" [assessment/toplevel.cpp:128]   --->   Operation 1075 'load' 'open_set_heap_f_score_V_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 68 <SV = 67> <Delay = 3.25>
ST_68 : Operation 1076 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_46 = load i15 %open_set_heap_f_score_V_addr_49" [assessment/toplevel.cpp:127]   --->   Operation 1076 'load' 'open_set_heap_f_score_V_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_68 : Operation 1077 [1/2] (3.25ns)   --->   "%open_set_heap_f_score_V_load_47 = load i15 %open_set_heap_f_score_V_addr_50" [assessment/toplevel.cpp:128]   --->   Operation 1077 'load' 'open_set_heap_f_score_V_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>

State 69 <SV = 68> <Delay = 6.30>
ST_69 : Operation 1078 [1/1] (0.69ns)   --->   "%select_ln127_14 = select i1 %icmp_ln127_14, i11 %open_set_heap_f_score_V_load_46, i11 2047" [assessment/toplevel.cpp:127]   --->   Operation 1078 'select' 'select_ln127_14' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 1079 [1/1] (0.69ns)   --->   "%select_ln128_15 = select i1 %icmp_ln128_15, i11 %open_set_heap_f_score_V_load_47, i11 2047" [assessment/toplevel.cpp:128]   --->   Operation 1079 'select' 'select_ln128_15' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 1080 [1/1] (1.88ns)   --->   "%icmp_ln878_15 = icmp_ult  i11 %node_f_score_V, i11 %select_ln127_14"   --->   Operation 1080 'icmp' 'icmp_ln878_15' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1081 [1/1] (1.88ns)   --->   "%icmp_ln878_48 = icmp_ult  i11 %node_f_score_V, i11 %select_ln128_15"   --->   Operation 1081 'icmp' 'icmp_ln878_48' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1082 [1/1] (0.97ns)   --->   "%and_ln131_15 = and i1 %icmp_ln878_15, i1 %icmp_ln878_48" [assessment/toplevel.cpp:131]   --->   Operation 1082 'and' 'and_ln131_15' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1083 [1/1] (2.75ns)   --->   "%br_ln131 = br i1 %and_ln131_15, void, void %.loopexit" [assessment/toplevel.cpp:131]   --->   Operation 1083 'br' 'br_ln131' <Predicate = true> <Delay = 2.75>
ST_69 : Operation 1084 [1/1] (1.88ns)   --->   "%icmp_ln878_49 = icmp_ult  i11 %select_ln127_14, i11 %select_ln128_15"   --->   Operation 1084 'icmp' 'icmp_ln878_49' <Predicate = (!and_ln131_15)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1085 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln878_49, void, void" [assessment/toplevel.cpp:136]   --->   Operation 1085 'br' 'br_ln136' <Predicate = (!and_ln131_15)> <Delay = 0.00>
ST_69 : Operation 1086 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load_47, i4 %moves_node_f_score_V_addr_15" [assessment/toplevel.cpp:96]   --->   Operation 1086 'store' 'store_ln96' <Predicate = (!and_ln131_15 & !icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_69 : Operation 1087 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_50 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln128_14" [assessment/toplevel.cpp:97]   --->   Operation 1087 'getelementptr' 'open_set_heap_g_score_V_addr_50' <Predicate = (!and_ln131_15 & !icmp_ln878_49)> <Delay = 0.00>
ST_69 : Operation 1088 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_46 = load i15 %open_set_heap_g_score_V_addr_50" [assessment/toplevel.cpp:97]   --->   Operation 1088 'load' 'open_set_heap_g_score_V_load_46' <Predicate = (!and_ln131_15 & !icmp_ln878_49)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_69 : Operation 1089 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_50 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln128_14" [assessment/toplevel.cpp:98]   --->   Operation 1089 'getelementptr' 'open_set_heap_x_V_addr_50' <Predicate = (!and_ln131_15 & !icmp_ln878_49)> <Delay = 0.00>
ST_69 : Operation 1090 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_46 = load i15 %open_set_heap_x_V_addr_50" [assessment/toplevel.cpp:98]   --->   Operation 1090 'load' 'open_set_heap_x_V_load_46' <Predicate = (!and_ln131_15 & !icmp_ln878_49)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_69 : Operation 1091 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_50 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln128_14" [assessment/toplevel.cpp:99]   --->   Operation 1091 'getelementptr' 'open_set_heap_y_V_addr_50' <Predicate = (!and_ln131_15 & !icmp_ln878_49)> <Delay = 0.00>
ST_69 : Operation 1092 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_46 = load i15 %open_set_heap_y_V_addr_50" [assessment/toplevel.cpp:99]   --->   Operation 1092 'load' 'open_set_heap_y_V_load_46' <Predicate = (!and_ln131_15 & !icmp_ln878_49)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_69 : Operation 1093 [1/1] (2.32ns)   --->   "%store_ln96 = store i11 %open_set_heap_f_score_V_load_46, i4 %moves_node_f_score_V_addr_15" [assessment/toplevel.cpp:96]   --->   Operation 1093 'store' 'store_ln96' <Predicate = (!and_ln131_15 & icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_69 : Operation 1094 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_49 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln127_14" [assessment/toplevel.cpp:97]   --->   Operation 1094 'getelementptr' 'open_set_heap_g_score_V_addr_49' <Predicate = (!and_ln131_15 & icmp_ln878_49)> <Delay = 0.00>
ST_69 : Operation 1095 [2/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_45 = load i15 %open_set_heap_g_score_V_addr_49" [assessment/toplevel.cpp:97]   --->   Operation 1095 'load' 'open_set_heap_g_score_V_load_45' <Predicate = (!and_ln131_15 & icmp_ln878_49)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_69 : Operation 1096 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_49 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln127_14" [assessment/toplevel.cpp:98]   --->   Operation 1096 'getelementptr' 'open_set_heap_x_V_addr_49' <Predicate = (!and_ln131_15 & icmp_ln878_49)> <Delay = 0.00>
ST_69 : Operation 1097 [2/2] (3.25ns)   --->   "%open_set_heap_x_V_load_45 = load i15 %open_set_heap_x_V_addr_49" [assessment/toplevel.cpp:98]   --->   Operation 1097 'load' 'open_set_heap_x_V_load_45' <Predicate = (!and_ln131_15 & icmp_ln878_49)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_69 : Operation 1098 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_49 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln127_14" [assessment/toplevel.cpp:99]   --->   Operation 1098 'getelementptr' 'open_set_heap_y_V_addr_49' <Predicate = (!and_ln131_15 & icmp_ln878_49)> <Delay = 0.00>
ST_69 : Operation 1099 [2/2] (3.25ns)   --->   "%open_set_heap_y_V_load_45 = load i15 %open_set_heap_y_V_addr_49" [assessment/toplevel.cpp:99]   --->   Operation 1099 'load' 'open_set_heap_y_V_load_45' <Predicate = (!and_ln131_15 & icmp_ln878_49)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>

State 70 <SV = 69> <Delay = 5.57>
ST_70 : Operation 1100 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_46 = load i15 %open_set_heap_g_score_V_addr_50" [assessment/toplevel.cpp:97]   --->   Operation 1100 'load' 'open_set_heap_g_score_V_load_46' <Predicate = (!icmp_ln878_49)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_70 : Operation 1101 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load_46, i4 %moves_node_g_score_V_addr_15" [assessment/toplevel.cpp:97]   --->   Operation 1101 'store' 'store_ln97' <Predicate = (!icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_70 : Operation 1102 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_46 = load i15 %open_set_heap_x_V_addr_50" [assessment/toplevel.cpp:98]   --->   Operation 1102 'load' 'open_set_heap_x_V_load_46' <Predicate = (!icmp_ln878_49)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_70 : Operation 1103 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load_46, i4 %moves_node_x_V_addr_15" [assessment/toplevel.cpp:98]   --->   Operation 1103 'store' 'store_ln98' <Predicate = (!icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_70 : Operation 1104 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_46 = load i15 %open_set_heap_y_V_addr_50" [assessment/toplevel.cpp:99]   --->   Operation 1104 'load' 'open_set_heap_y_V_load_46' <Predicate = (!icmp_ln878_49)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_70 : Operation 1105 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.16"   --->   Operation 1105 'br' 'br_ln0' <Predicate = (!icmp_ln878_49)> <Delay = 1.58>
ST_70 : Operation 1106 [1/2] (3.25ns)   --->   "%open_set_heap_g_score_V_load_45 = load i15 %open_set_heap_g_score_V_addr_49" [assessment/toplevel.cpp:97]   --->   Operation 1106 'load' 'open_set_heap_g_score_V_load_45' <Predicate = (icmp_ln878_49)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_70 : Operation 1107 [1/1] (2.32ns)   --->   "%store_ln97 = store i11 %open_set_heap_g_score_V_load_45, i4 %moves_node_g_score_V_addr_15" [assessment/toplevel.cpp:97]   --->   Operation 1107 'store' 'store_ln97' <Predicate = (icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_70 : Operation 1108 [1/2] (3.25ns)   --->   "%open_set_heap_x_V_load_45 = load i15 %open_set_heap_x_V_addr_49" [assessment/toplevel.cpp:98]   --->   Operation 1108 'load' 'open_set_heap_x_V_load_45' <Predicate = (icmp_ln878_49)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_70 : Operation 1109 [1/1] (2.32ns)   --->   "%store_ln98 = store i9 %open_set_heap_x_V_load_45, i4 %moves_node_x_V_addr_15" [assessment/toplevel.cpp:98]   --->   Operation 1109 'store' 'store_ln98' <Predicate = (icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_70 : Operation 1110 [1/2] (3.25ns)   --->   "%open_set_heap_y_V_load_45 = load i15 %open_set_heap_y_V_addr_49" [assessment/toplevel.cpp:99]   --->   Operation 1110 'load' 'open_set_heap_y_V_load_45' <Predicate = (icmp_ln878_49)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_70 : Operation 1111 [1/1] (1.58ns)   --->   "%br_ln142 = br void %.preheader.16" [assessment/toplevel.cpp:142]   --->   Operation 1111 'br' 'br_ln142' <Predicate = (icmp_ln878_49)> <Delay = 1.58>
ST_70 : Operation 1112 [1/1] (2.32ns)   --->   "%store_ln139 = store i15 %trunc_ln127_4, i4 %moves_target_addr_15" [assessment/toplevel.cpp:139]   --->   Operation 1112 'store' 'store_ln139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>

State 71 <SV = 70> <Delay = 2.75>
ST_71 : Operation 1113 [1/1] (0.00ns)   --->   "%storemerge_15 = phi i9 %open_set_heap_y_V_load_45, void, i9 %open_set_heap_y_V_load_46, void" [assessment/toplevel.cpp:99]   --->   Operation 1113 'phi' 'storemerge_15' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1114 [1/1] (0.00ns)   --->   "%idx_assign_5_15_in_in = phi i16 %or_ln122_14, void, i16 %add_ln123_14, void" [assessment/toplevel.cpp:122]   --->   Operation 1114 'phi' 'idx_assign_5_15_in_in' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1115 [1/1] (0.00ns)   --->   "%trunc_ln127_5 = trunc i16 %idx_assign_5_15_in_in" [assessment/toplevel.cpp:127]   --->   Operation 1115 'trunc' 'trunc_ln127_5' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1116 [1/1] (2.32ns)   --->   "%store_ln99 = store i9 %storemerge_15, i4 %moves_node_y_V_addr_15" [assessment/toplevel.cpp:99]   --->   Operation 1116 'store' 'store_ln99' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_71 : Operation 1117 [1/1] (2.75ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 1117 'br' 'br_ln0' <Predicate = true> <Delay = 2.75>

State 72 <SV = 71> <Delay = 1.58>
ST_72 : Operation 1118 [1/1] (0.00ns)   --->   "%idx_assign10 = phi i15 %trunc_ln127_5, void %.preheader.16, i15 0, void %.split7.0, i15 %zext_ln99, void %.preheader.1_ifconv, i15 %zext_ln99_1, void %.preheader.2_ifconv, i15 %zext_ln99_2, void %.preheader.3_ifconv, i15 %zext_ln99_3, void %.preheader.4_ifconv, i15 %zext_ln99_4, void %.preheader.5_ifconv, i15 %zext_ln99_5, void %.preheader.6_ifconv, i15 %zext_ln99_6, void %.preheader.7_ifconv, i15 %zext_ln99_7, void %.preheader.8_ifconv, i15 %zext_ln99_8, void %.preheader.9_ifconv, i15 %idx_assign_5_9, void %.preheader.10_ifconv, i15 %trunc_ln127, void %.preheader.11_ifconv, i15 %trunc_ln127_1, void %.preheader.12_ifconv, i15 %trunc_ln127_2, void %.preheader.13_ifconv, i15 %trunc_ln127_3, void %.preheader.14_ifconv, i15 %trunc_ln127_4, void %.preheader.15_ifconv" [assessment/toplevel.cpp:127]   --->   Operation 1118 'phi' 'idx_assign10' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1119 [1/1] (0.00ns)   --->   "%move_count_0_i121 = phi i5 16, void %.preheader.16, i5 0, void %.split7.0, i5 1, void %.preheader.1_ifconv, i5 2, void %.preheader.2_ifconv, i5 3, void %.preheader.3_ifconv, i5 4, void %.preheader.4_ifconv, i5 5, void %.preheader.5_ifconv, i5 6, void %.preheader.6_ifconv, i5 7, void %.preheader.7_ifconv, i5 8, void %.preheader.8_ifconv, i5 9, void %.preheader.9_ifconv, i5 10, void %.preheader.10_ifconv, i5 11, void %.preheader.11_ifconv, i5 12, void %.preheader.12_ifconv, i5 13, void %.preheader.13_ifconv, i5 14, void %.preheader.14_ifconv, i5 15, void %.preheader.15_ifconv"   --->   Operation 1119 'phi' 'move_count_0_i121' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1120 [1/1] (1.36ns)   --->   "%icmp_ln153 = icmp_eq  i5 %move_count_0_i121, i5 0" [assessment/toplevel.cpp:153]   --->   Operation 1120 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1121 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %icmp_ln153, void %.lr.ph.preheader, void %_Z12os_sift_downt.exit" [assessment/toplevel.cpp:153]   --->   Operation 1121 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1122 [1/1] (1.58ns)   --->   "%br_ln154 = br void %.lr.ph" [assessment/toplevel.cpp:154]   --->   Operation 1122 'br' 'br_ln154' <Predicate = (!icmp_ln153)> <Delay = 1.58>

State 73 <SV = 72> <Delay = 4.61>
ST_73 : Operation 1123 [1/1] (0.00ns)   --->   "%i = phi i5 %i_9, void %.split, i5 0, void %.lr.ph.preheader"   --->   Operation 1123 'phi' 'i' <Predicate = (!icmp_ln245 & !icmp_ln153)> <Delay = 0.00>
ST_73 : Operation 1124 [1/1] (1.78ns)   --->   "%i_9 = add i5 %i, i5 1" [assessment/toplevel.cpp:154]   --->   Operation 1124 'add' 'i_9' <Predicate = (!icmp_ln245 & !icmp_ln153)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1125 [1/1] (1.36ns)   --->   "%icmp_ln154 = icmp_eq  i5 %i, i5 %move_count_0_i121" [assessment/toplevel.cpp:154]   --->   Operation 1125 'icmp' 'icmp_ln154' <Predicate = (!icmp_ln245 & !icmp_ln153)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1126 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %icmp_ln154, void %.split, void %._crit_edge" [assessment/toplevel.cpp:154]   --->   Operation 1126 'br' 'br_ln154' <Predicate = (!icmp_ln245 & !icmp_ln153)> <Delay = 0.00>
ST_73 : Operation 1127 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i5 %i" [assessment/toplevel.cpp:156]   --->   Operation 1127 'zext' 'zext_ln156' <Predicate = (!icmp_ln245 & !icmp_ln153 & !icmp_ln154)> <Delay = 0.00>
ST_73 : Operation 1128 [1/1] (0.00ns)   --->   "%moves_target_addr_4 = getelementptr i15 %moves_target, i64 0, i64 %zext_ln156" [assessment/toplevel.cpp:156]   --->   Operation 1128 'getelementptr' 'moves_target_addr_4' <Predicate = (!icmp_ln245 & !icmp_ln153 & !icmp_ln154)> <Delay = 0.00>
ST_73 : Operation 1129 [2/2] (2.32ns)   --->   "%moves_target_load = load i4 %moves_target_addr_4" [assessment/toplevel.cpp:156]   --->   Operation 1129 'load' 'moves_target_load' <Predicate = (!icmp_ln245 & !icmp_ln153 & !icmp_ln154)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_73 : Operation 1130 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_4 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 %zext_ln156" [assessment/toplevel.cpp:96]   --->   Operation 1130 'getelementptr' 'moves_node_f_score_V_addr_4' <Predicate = (!icmp_ln245 & !icmp_ln153 & !icmp_ln154)> <Delay = 0.00>
ST_73 : Operation 1131 [2/2] (2.32ns)   --->   "%moves_node_f_score_V_load = load i4 %moves_node_f_score_V_addr_4" [assessment/toplevel.cpp:96]   --->   Operation 1131 'load' 'moves_node_f_score_V_load' <Predicate = (!icmp_ln245 & !icmp_ln153 & !icmp_ln154)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_73 : Operation 1132 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_4 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 %zext_ln156" [assessment/toplevel.cpp:97]   --->   Operation 1132 'getelementptr' 'moves_node_g_score_V_addr_4' <Predicate = (!icmp_ln245 & !icmp_ln153 & !icmp_ln154)> <Delay = 0.00>
ST_73 : Operation 1133 [2/2] (2.32ns)   --->   "%moves_node_g_score_V_load = load i4 %moves_node_g_score_V_addr_4" [assessment/toplevel.cpp:97]   --->   Operation 1133 'load' 'moves_node_g_score_V_load' <Predicate = (!icmp_ln245 & !icmp_ln153 & !icmp_ln154)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_73 : Operation 1134 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_4 = getelementptr i9 %moves_node_x_V, i64 0, i64 %zext_ln156" [assessment/toplevel.cpp:98]   --->   Operation 1134 'getelementptr' 'moves_node_x_V_addr_4' <Predicate = (!icmp_ln245 & !icmp_ln153 & !icmp_ln154)> <Delay = 0.00>
ST_73 : Operation 1135 [2/2] (2.32ns)   --->   "%moves_node_x_V_load = load i4 %moves_node_x_V_addr_4" [assessment/toplevel.cpp:98]   --->   Operation 1135 'load' 'moves_node_x_V_load' <Predicate = (!icmp_ln245 & !icmp_ln153 & !icmp_ln154)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_73 : Operation 1136 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_4 = getelementptr i9 %moves_node_y_V, i64 0, i64 %zext_ln156" [assessment/toplevel.cpp:99]   --->   Operation 1136 'getelementptr' 'moves_node_y_V_addr_4' <Predicate = (!icmp_ln245 & !icmp_ln153 & !icmp_ln154)> <Delay = 0.00>
ST_73 : Operation 1137 [2/2] (2.32ns)   --->   "%moves_node_y_V_load = load i4 %moves_node_y_V_addr_4" [assessment/toplevel.cpp:99]   --->   Operation 1137 'load' 'moves_node_y_V_load' <Predicate = (!icmp_ln245 & !icmp_ln153 & !icmp_ln154)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_73 : Operation 1138 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i15 %idx_assign10" [assessment/toplevel.cpp:158]   --->   Operation 1138 'zext' 'zext_ln158' <Predicate = (!icmp_ln245 & !icmp_ln153 & icmp_ln154)> <Delay = 0.00>
ST_73 : Operation 1139 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_10 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln158" [assessment/toplevel.cpp:96]   --->   Operation 1139 'getelementptr' 'open_set_heap_f_score_V_addr_10' <Predicate = (!icmp_ln245 & !icmp_ln153 & icmp_ln154)> <Delay = 0.00>
ST_73 : Operation 1140 [1/1] (3.25ns)   --->   "%store_ln96 = store i11 %node_f_score_V, i15 %open_set_heap_f_score_V_addr_10" [assessment/toplevel.cpp:96]   --->   Operation 1140 'store' 'store_ln96' <Predicate = (!icmp_ln245 & !icmp_ln153 & icmp_ln154)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_73 : Operation 1141 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_8 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln158" [assessment/toplevel.cpp:97]   --->   Operation 1141 'getelementptr' 'open_set_heap_g_score_V_addr_8' <Predicate = (!icmp_ln245 & !icmp_ln153 & icmp_ln154)> <Delay = 0.00>
ST_73 : Operation 1142 [1/1] (3.25ns)   --->   "%store_ln97 = store i11 %node_g_score_V, i15 %open_set_heap_g_score_V_addr_8" [assessment/toplevel.cpp:97]   --->   Operation 1142 'store' 'store_ln97' <Predicate = (!icmp_ln245 & !icmp_ln153 & icmp_ln154)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_73 : Operation 1143 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_8 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln158" [assessment/toplevel.cpp:98]   --->   Operation 1143 'getelementptr' 'open_set_heap_x_V_addr_8' <Predicate = (!icmp_ln245 & !icmp_ln153 & icmp_ln154)> <Delay = 0.00>
ST_73 : Operation 1144 [1/1] (3.25ns)   --->   "%store_ln98 = store i9 %node_x_V, i15 %open_set_heap_x_V_addr_8" [assessment/toplevel.cpp:98]   --->   Operation 1144 'store' 'store_ln98' <Predicate = (!icmp_ln245 & !icmp_ln153 & icmp_ln154)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_73 : Operation 1145 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_8 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln158" [assessment/toplevel.cpp:99]   --->   Operation 1145 'getelementptr' 'open_set_heap_y_V_addr_8' <Predicate = (!icmp_ln245 & !icmp_ln153 & icmp_ln154)> <Delay = 0.00>
ST_73 : Operation 1146 [1/1] (3.25ns)   --->   "%store_ln99 = store i9 %node_y_V, i15 %open_set_heap_y_V_addr_8" [assessment/toplevel.cpp:99]   --->   Operation 1146 'store' 'store_ln99' <Predicate = (!icmp_ln245 & !icmp_ln153 & icmp_ln154)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_73 : Operation 1147 [1/1] (0.00ns)   --->   "%br_ln159 = br void %_Z12os_sift_downt.exit" [assessment/toplevel.cpp:159]   --->   Operation 1147 'br' 'br_ln159' <Predicate = (!icmp_ln245 & !icmp_ln153 & icmp_ln154)> <Delay = 0.00>
ST_73 : Operation 1148 [1/1] (0.00ns)   --->   "%newret = insertvalue i29 <undef>, i11 %min_node_g_score_V" [assessment/toplevel.cpp:239]   --->   Operation 1148 'insertvalue' 'newret' <Predicate = (icmp_ln154) | (icmp_ln153) | (icmp_ln245)> <Delay = 0.00>
ST_73 : Operation 1149 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i29 %newret, i9 %min_node_x_V" [assessment/toplevel.cpp:239]   --->   Operation 1149 'insertvalue' 'newret2' <Predicate = (icmp_ln154) | (icmp_ln153) | (icmp_ln245)> <Delay = 0.00>
ST_73 : Operation 1150 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i29 %newret2, i9 %min_node_y_V" [assessment/toplevel.cpp:239]   --->   Operation 1150 'insertvalue' 'newret4' <Predicate = (icmp_ln154) | (icmp_ln153) | (icmp_ln245)> <Delay = 0.00>
ST_73 : Operation 1151 [1/1] (0.00ns)   --->   "%ret_ln239 = ret i29 %newret4" [assessment/toplevel.cpp:239]   --->   Operation 1151 'ret' 'ret_ln239' <Predicate = (icmp_ln154) | (icmp_ln153) | (icmp_ln245)> <Delay = 0.00>

State 74 <SV = 73> <Delay = 5.57>
ST_74 : Operation 1152 [1/1] (0.00ns)   --->   "%speclooptripcount_ln154 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 8" [assessment/toplevel.cpp:154]   --->   Operation 1152 'speclooptripcount' 'speclooptripcount_ln154' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1153 [1/1] (0.00ns)   --->   "%specloopname_ln154 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [assessment/toplevel.cpp:154]   --->   Operation 1153 'specloopname' 'specloopname_ln154' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1154 [1/2] (2.32ns)   --->   "%moves_target_load = load i4 %moves_target_addr_4" [assessment/toplevel.cpp:156]   --->   Operation 1154 'load' 'moves_target_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_74 : Operation 1155 [1/1] (0.00ns)   --->   "%zext_ln156_1 = zext i15 %moves_target_load" [assessment/toplevel.cpp:156]   --->   Operation 1155 'zext' 'zext_ln156_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1156 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_11 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln156_1" [assessment/toplevel.cpp:96]   --->   Operation 1156 'getelementptr' 'open_set_heap_f_score_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1157 [1/2] (2.32ns)   --->   "%moves_node_f_score_V_load = load i4 %moves_node_f_score_V_addr_4" [assessment/toplevel.cpp:96]   --->   Operation 1157 'load' 'moves_node_f_score_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_74 : Operation 1158 [1/1] (3.25ns)   --->   "%store_ln96 = store i11 %moves_node_f_score_V_load, i15 %open_set_heap_f_score_V_addr_11" [assessment/toplevel.cpp:96]   --->   Operation 1158 'store' 'store_ln96' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_74 : Operation 1159 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_9 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln156_1" [assessment/toplevel.cpp:97]   --->   Operation 1159 'getelementptr' 'open_set_heap_g_score_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1160 [1/2] (2.32ns)   --->   "%moves_node_g_score_V_load = load i4 %moves_node_g_score_V_addr_4" [assessment/toplevel.cpp:97]   --->   Operation 1160 'load' 'moves_node_g_score_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_74 : Operation 1161 [1/1] (3.25ns)   --->   "%store_ln97 = store i11 %moves_node_g_score_V_load, i15 %open_set_heap_g_score_V_addr_9" [assessment/toplevel.cpp:97]   --->   Operation 1161 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 25000> <RAM>
ST_74 : Operation 1162 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_9 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln156_1" [assessment/toplevel.cpp:98]   --->   Operation 1162 'getelementptr' 'open_set_heap_x_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1163 [1/2] (2.32ns)   --->   "%moves_node_x_V_load = load i4 %moves_node_x_V_addr_4" [assessment/toplevel.cpp:98]   --->   Operation 1163 'load' 'moves_node_x_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_74 : Operation 1164 [1/1] (3.25ns)   --->   "%store_ln98 = store i9 %moves_node_x_V_load, i15 %open_set_heap_x_V_addr_9" [assessment/toplevel.cpp:98]   --->   Operation 1164 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_74 : Operation 1165 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_9 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln156_1" [assessment/toplevel.cpp:99]   --->   Operation 1165 'getelementptr' 'open_set_heap_y_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1166 [1/2] (2.32ns)   --->   "%moves_node_y_V_load = load i4 %moves_node_y_V_addr_4" [assessment/toplevel.cpp:99]   --->   Operation 1166 'load' 'moves_node_y_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_74 : Operation 1167 [1/1] (3.25ns)   --->   "%store_ln99 = store i9 %moves_node_y_V_load, i15 %open_set_heap_y_V_addr_9" [assessment/toplevel.cpp:99]   --->   Operation 1167 'store' 'store_ln99' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 25000> <RAM>
ST_74 : Operation 1168 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 1168 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.2ns
The critical path consists of the following:
	'load' operation ('open_set_size_load', assessment/toplevel.cpp:240) on static variable 'open_set_size' [21]  (0 ns)
	'add' operation ('add_ln240', assessment/toplevel.cpp:240) [23]  (1.94 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr', assessment/toplevel.cpp:240) [25]  (0 ns)
	'load' operation ('node.f_score.V', assessment/toplevel.cpp:240) on array 'open_set_heap_f_score_V' [29]  (3.25 ns)

 <State 2>: 6.72ns
The critical path consists of the following:
	'load' operation ('node.f_score.V', assessment/toplevel.cpp:240) on array 'open_set_heap_f_score_V' [29]  (3.25 ns)
	'store' operation ('store_ln240', assessment/toplevel.cpp:240) of variable 'node.f_score.V', assessment/toplevel.cpp:240 on array 'open_set_heap_f_score_V' [33]  (3.25 ns)
	blocking operation 0.21 ns on control path)

 <State 3>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('moves_node_f_score_V_addr_2', assessment/toplevel.cpp:110) [63]  (0 ns)
	'store' operation ('store_ln110', assessment/toplevel.cpp:110) of constant 0 on array 'moves.node.f_score.V', assessment/toplevel.cpp:106 [64]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('moves_node_f_score_V_addr_18', assessment/toplevel.cpp:110) [83]  (0 ns)
	'store' operation ('store_ln110', assessment/toplevel.cpp:110) of constant 0 on array 'moves.node.f_score.V', assessment/toplevel.cpp:106 [84]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('moves_node_f_score_V_addr_6', assessment/toplevel.cpp:110) [103]  (0 ns)
	'store' operation ('store_ln110', assessment/toplevel.cpp:110) of constant 0 on array 'moves.node.f_score.V', assessment/toplevel.cpp:106 [104]  (2.32 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('moves_node_f_score_V_addr_8', assessment/toplevel.cpp:110) [123]  (0 ns)
	'store' operation ('store_ln110', assessment/toplevel.cpp:110) of constant 0 on array 'moves.node.f_score.V', assessment/toplevel.cpp:106 [124]  (2.32 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load', assessment/toplevel.cpp:127) on array 'open_set_heap_f_score_V' [203]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load', assessment/toplevel.cpp:127) on array 'open_set_heap_f_score_V' [203]  (3.25 ns)

 <State 9>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln128', assessment/toplevel.cpp:128) [206]  (0.692 ns)
	'icmp' operation ('icmp_ln878_16') [208]  (1.88 ns)
	'and' operation ('and_ln131', assessment/toplevel.cpp:131) [209]  (0.978 ns)
	multiplexor before 'phi' operation ('idx_assign10', assessment/toplevel.cpp:127) with incoming values : ('zext_ln99', assessment/toplevel.cpp:99) ('zext_ln99_1', assessment/toplevel.cpp:99) ('zext_ln99_2', assessment/toplevel.cpp:99) ('zext_ln99_3', assessment/toplevel.cpp:99) ('zext_ln99_4', assessment/toplevel.cpp:99) ('zext_ln99_5', assessment/toplevel.cpp:99) ('zext_ln99_6', assessment/toplevel.cpp:99) ('zext_ln99_7', assessment/toplevel.cpp:99) ('zext_ln99_8', assessment/toplevel.cpp:99) ('or_ln122_8', assessment/toplevel.cpp:122) ('add_ln123_8', assessment/toplevel.cpp:123) ('trunc_ln127', assessment/toplevel.cpp:127) ('trunc_ln127_1', assessment/toplevel.cpp:127) ('trunc_ln127_2', assessment/toplevel.cpp:127) ('trunc_ln127_3', assessment/toplevel.cpp:127) ('trunc_ln127_4', assessment/toplevel.cpp:127) ('trunc_ln127_5', assessment/toplevel.cpp:127) [983]  (2.75 ns)

 <State 10>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load', assessment/toplevel.cpp:97) on array 'open_set_heap_g_score_V' [224]  (3.25 ns)
	'store' operation ('store_ln97', assessment/toplevel.cpp:97) of variable 'open_set_heap_g_score_V_load', assessment/toplevel.cpp:97 on array 'moves.node.g_score.V', assessment/toplevel.cpp:106 [225]  (2.32 ns)

 <State 11>: 4.9ns
The critical path consists of the following:
	'phi' operation ('idx_assign_5_0') [232]  (0 ns)
	'add' operation ('add_ln123', assessment/toplevel.cpp:123) [239]  (1.65 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_22', assessment/toplevel.cpp:128) [248]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_19', assessment/toplevel.cpp:128) on array 'open_set_heap_f_score_V' [249]  (3.25 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_18', assessment/toplevel.cpp:127) on array 'open_set_heap_f_score_V' [244]  (3.25 ns)

 <State 13>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln127', assessment/toplevel.cpp:127) [245]  (0.692 ns)
	'icmp' operation ('icmp_ln878_18') [251]  (1.88 ns)
	'and' operation ('and_ln131_1', assessment/toplevel.cpp:131) [253]  (0.978 ns)
	multiplexor before 'phi' operation ('idx_assign10', assessment/toplevel.cpp:127) with incoming values : ('zext_ln99', assessment/toplevel.cpp:99) ('zext_ln99_1', assessment/toplevel.cpp:99) ('zext_ln99_2', assessment/toplevel.cpp:99) ('zext_ln99_3', assessment/toplevel.cpp:99) ('zext_ln99_4', assessment/toplevel.cpp:99) ('zext_ln99_5', assessment/toplevel.cpp:99) ('zext_ln99_6', assessment/toplevel.cpp:99) ('zext_ln99_7', assessment/toplevel.cpp:99) ('zext_ln99_8', assessment/toplevel.cpp:99) ('or_ln122_8', assessment/toplevel.cpp:122) ('add_ln123_8', assessment/toplevel.cpp:123) ('trunc_ln127', assessment/toplevel.cpp:127) ('trunc_ln127_1', assessment/toplevel.cpp:127) ('trunc_ln127_2', assessment/toplevel.cpp:127) ('trunc_ln127_3', assessment/toplevel.cpp:127) ('trunc_ln127_4', assessment/toplevel.cpp:127) ('trunc_ln127_5', assessment/toplevel.cpp:127) [983]  (2.75 ns)

 <State 14>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_17', assessment/toplevel.cpp:97) on array 'open_set_heap_g_score_V' [272]  (3.25 ns)
	'store' operation ('store_ln97', assessment/toplevel.cpp:97) of variable 'open_set_heap_g_score_V_load_17', assessment/toplevel.cpp:97 on array 'moves.node.g_score.V', assessment/toplevel.cpp:106 [273]  (2.32 ns)

 <State 15>: 4.99ns
The critical path consists of the following:
	'phi' operation ('idx_assign_5_1', assessment/toplevel.cpp:122) with incoming values : ('or_ln122', assessment/toplevel.cpp:122) ('add_ln123', assessment/toplevel.cpp:123) [282]  (0 ns)
	'add' operation ('add_ln123_1', assessment/toplevel.cpp:123) [291]  (1.74 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_24', assessment/toplevel.cpp:128) [300]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_21', assessment/toplevel.cpp:128) on array 'open_set_heap_f_score_V' [301]  (3.25 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_20', assessment/toplevel.cpp:127) on array 'open_set_heap_f_score_V' [296]  (3.25 ns)

 <State 17>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln127_1', assessment/toplevel.cpp:127) [297]  (0.692 ns)
	'icmp' operation ('icmp_ln878_21') [303]  (1.88 ns)
	'and' operation ('and_ln131_2', assessment/toplevel.cpp:131) [305]  (0.978 ns)
	multiplexor before 'phi' operation ('idx_assign10', assessment/toplevel.cpp:127) with incoming values : ('zext_ln99', assessment/toplevel.cpp:99) ('zext_ln99_1', assessment/toplevel.cpp:99) ('zext_ln99_2', assessment/toplevel.cpp:99) ('zext_ln99_3', assessment/toplevel.cpp:99) ('zext_ln99_4', assessment/toplevel.cpp:99) ('zext_ln99_5', assessment/toplevel.cpp:99) ('zext_ln99_6', assessment/toplevel.cpp:99) ('zext_ln99_7', assessment/toplevel.cpp:99) ('zext_ln99_8', assessment/toplevel.cpp:99) ('or_ln122_8', assessment/toplevel.cpp:122) ('add_ln123_8', assessment/toplevel.cpp:123) ('trunc_ln127', assessment/toplevel.cpp:127) ('trunc_ln127_1', assessment/toplevel.cpp:127) ('trunc_ln127_2', assessment/toplevel.cpp:127) ('trunc_ln127_3', assessment/toplevel.cpp:127) ('trunc_ln127_4', assessment/toplevel.cpp:127) ('trunc_ln127_5', assessment/toplevel.cpp:127) [983]  (2.75 ns)

 <State 18>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_19', assessment/toplevel.cpp:97) on array 'open_set_heap_g_score_V' [324]  (3.25 ns)
	'store' operation ('store_ln97', assessment/toplevel.cpp:97) of variable 'open_set_heap_g_score_V_load_19', assessment/toplevel.cpp:97 on array 'moves.node.g_score.V', assessment/toplevel.cpp:106 [325]  (2.32 ns)

 <State 19>: 5.08ns
The critical path consists of the following:
	'phi' operation ('idx_assign_5_2', assessment/toplevel.cpp:123) with incoming values : ('zext_ln123_2', assessment/toplevel.cpp:123) ('add_ln123_1', assessment/toplevel.cpp:123) [334]  (0 ns)
	'add' operation ('add_ln123_2', assessment/toplevel.cpp:123) [341]  (1.83 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_26', assessment/toplevel.cpp:128) [350]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_23', assessment/toplevel.cpp:128) on array 'open_set_heap_f_score_V' [351]  (3.25 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_22', assessment/toplevel.cpp:127) on array 'open_set_heap_f_score_V' [346]  (3.25 ns)

 <State 21>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln127_2', assessment/toplevel.cpp:127) [347]  (0.692 ns)
	'icmp' operation ('icmp_ln878_3') [353]  (1.88 ns)
	'and' operation ('and_ln131_3', assessment/toplevel.cpp:131) [355]  (0.978 ns)
	multiplexor before 'phi' operation ('idx_assign10', assessment/toplevel.cpp:127) with incoming values : ('zext_ln99', assessment/toplevel.cpp:99) ('zext_ln99_1', assessment/toplevel.cpp:99) ('zext_ln99_2', assessment/toplevel.cpp:99) ('zext_ln99_3', assessment/toplevel.cpp:99) ('zext_ln99_4', assessment/toplevel.cpp:99) ('zext_ln99_5', assessment/toplevel.cpp:99) ('zext_ln99_6', assessment/toplevel.cpp:99) ('zext_ln99_7', assessment/toplevel.cpp:99) ('zext_ln99_8', assessment/toplevel.cpp:99) ('or_ln122_8', assessment/toplevel.cpp:122) ('add_ln123_8', assessment/toplevel.cpp:123) ('trunc_ln127', assessment/toplevel.cpp:127) ('trunc_ln127_1', assessment/toplevel.cpp:127) ('trunc_ln127_2', assessment/toplevel.cpp:127) ('trunc_ln127_3', assessment/toplevel.cpp:127) ('trunc_ln127_4', assessment/toplevel.cpp:127) ('trunc_ln127_5', assessment/toplevel.cpp:127) [983]  (2.75 ns)

 <State 22>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_21', assessment/toplevel.cpp:97) on array 'open_set_heap_g_score_V' [374]  (3.25 ns)
	'store' operation ('store_ln97', assessment/toplevel.cpp:97) of variable 'open_set_heap_g_score_V_load_21', assessment/toplevel.cpp:97 on array 'moves.node.g_score.V', assessment/toplevel.cpp:106 [375]  (2.32 ns)

 <State 23>: 5.12ns
The critical path consists of the following:
	'phi' operation ('idx_assign_5_3', assessment/toplevel.cpp:122) with incoming values : ('or_ln122_2', assessment/toplevel.cpp:122) ('add_ln123_2', assessment/toplevel.cpp:123) [384]  (0 ns)
	'add' operation ('add_ln123_3', assessment/toplevel.cpp:123) [393]  (1.87 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_28', assessment/toplevel.cpp:128) [402]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_25', assessment/toplevel.cpp:128) on array 'open_set_heap_f_score_V' [403]  (3.25 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_24', assessment/toplevel.cpp:127) on array 'open_set_heap_f_score_V' [398]  (3.25 ns)

 <State 25>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln127_3', assessment/toplevel.cpp:127) [399]  (0.692 ns)
	'icmp' operation ('icmp_ln878_4') [405]  (1.88 ns)
	'and' operation ('and_ln131_4', assessment/toplevel.cpp:131) [407]  (0.978 ns)
	multiplexor before 'phi' operation ('idx_assign10', assessment/toplevel.cpp:127) with incoming values : ('zext_ln99', assessment/toplevel.cpp:99) ('zext_ln99_1', assessment/toplevel.cpp:99) ('zext_ln99_2', assessment/toplevel.cpp:99) ('zext_ln99_3', assessment/toplevel.cpp:99) ('zext_ln99_4', assessment/toplevel.cpp:99) ('zext_ln99_5', assessment/toplevel.cpp:99) ('zext_ln99_6', assessment/toplevel.cpp:99) ('zext_ln99_7', assessment/toplevel.cpp:99) ('zext_ln99_8', assessment/toplevel.cpp:99) ('or_ln122_8', assessment/toplevel.cpp:122) ('add_ln123_8', assessment/toplevel.cpp:123) ('trunc_ln127', assessment/toplevel.cpp:127) ('trunc_ln127_1', assessment/toplevel.cpp:127) ('trunc_ln127_2', assessment/toplevel.cpp:127) ('trunc_ln127_3', assessment/toplevel.cpp:127) ('trunc_ln127_4', assessment/toplevel.cpp:127) ('trunc_ln127_5', assessment/toplevel.cpp:127) [983]  (2.75 ns)

 <State 26>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_24', assessment/toplevel.cpp:97) on array 'open_set_heap_g_score_V' [415]  (3.25 ns)
	'store' operation ('store_ln97', assessment/toplevel.cpp:97) of variable 'open_set_heap_g_score_V_load_24', assessment/toplevel.cpp:97 on array 'moves.node.g_score.V', assessment/toplevel.cpp:106 [416]  (2.32 ns)

 <State 27>: 5.08ns
The critical path consists of the following:
	'phi' operation ('idx_assign_5_4', assessment/toplevel.cpp:123) with incoming values : ('zext_ln123_5', assessment/toplevel.cpp:123) ('add_ln123_3', assessment/toplevel.cpp:123) [436]  (0 ns)
	'add' operation ('add_ln123_4', assessment/toplevel.cpp:123) [443]  (1.82 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_30', assessment/toplevel.cpp:128) [452]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_27', assessment/toplevel.cpp:128) on array 'open_set_heap_f_score_V' [453]  (3.25 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_26', assessment/toplevel.cpp:127) on array 'open_set_heap_f_score_V' [448]  (3.25 ns)

 <State 29>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln127_4', assessment/toplevel.cpp:127) [449]  (0.692 ns)
	'icmp' operation ('icmp_ln878_5') [455]  (1.88 ns)
	'and' operation ('and_ln131_5', assessment/toplevel.cpp:131) [457]  (0.978 ns)
	multiplexor before 'phi' operation ('idx_assign10', assessment/toplevel.cpp:127) with incoming values : ('zext_ln99', assessment/toplevel.cpp:99) ('zext_ln99_1', assessment/toplevel.cpp:99) ('zext_ln99_2', assessment/toplevel.cpp:99) ('zext_ln99_3', assessment/toplevel.cpp:99) ('zext_ln99_4', assessment/toplevel.cpp:99) ('zext_ln99_5', assessment/toplevel.cpp:99) ('zext_ln99_6', assessment/toplevel.cpp:99) ('zext_ln99_7', assessment/toplevel.cpp:99) ('zext_ln99_8', assessment/toplevel.cpp:99) ('or_ln122_8', assessment/toplevel.cpp:122) ('add_ln123_8', assessment/toplevel.cpp:123) ('trunc_ln127', assessment/toplevel.cpp:127) ('trunc_ln127_1', assessment/toplevel.cpp:127) ('trunc_ln127_2', assessment/toplevel.cpp:127) ('trunc_ln127_3', assessment/toplevel.cpp:127) ('trunc_ln127_4', assessment/toplevel.cpp:127) ('trunc_ln127_5', assessment/toplevel.cpp:127) [983]  (2.75 ns)

 <State 30>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_26', assessment/toplevel.cpp:97) on array 'open_set_heap_g_score_V' [465]  (3.25 ns)
	'store' operation ('store_ln97', assessment/toplevel.cpp:97) of variable 'open_set_heap_g_score_V_load_26', assessment/toplevel.cpp:97 on array 'moves.node.g_score.V', assessment/toplevel.cpp:106 [466]  (2.32 ns)

 <State 31>: 4.98ns
The critical path consists of the following:
	'phi' operation ('idx_assign_5_5', assessment/toplevel.cpp:122) with incoming values : ('or_ln122_4', assessment/toplevel.cpp:122) ('add_ln123_4', assessment/toplevel.cpp:123) [486]  (0 ns)
	'add' operation ('add_ln123_5', assessment/toplevel.cpp:123) [495]  (1.73 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_32', assessment/toplevel.cpp:128) [504]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_29', assessment/toplevel.cpp:128) on array 'open_set_heap_f_score_V' [505]  (3.25 ns)

 <State 32>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_28', assessment/toplevel.cpp:127) on array 'open_set_heap_f_score_V' [500]  (3.25 ns)

 <State 33>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln127_5', assessment/toplevel.cpp:127) [501]  (0.692 ns)
	'icmp' operation ('icmp_ln878_6') [507]  (1.88 ns)
	'and' operation ('and_ln131_6', assessment/toplevel.cpp:131) [509]  (0.978 ns)
	multiplexor before 'phi' operation ('idx_assign10', assessment/toplevel.cpp:127) with incoming values : ('zext_ln99', assessment/toplevel.cpp:99) ('zext_ln99_1', assessment/toplevel.cpp:99) ('zext_ln99_2', assessment/toplevel.cpp:99) ('zext_ln99_3', assessment/toplevel.cpp:99) ('zext_ln99_4', assessment/toplevel.cpp:99) ('zext_ln99_5', assessment/toplevel.cpp:99) ('zext_ln99_6', assessment/toplevel.cpp:99) ('zext_ln99_7', assessment/toplevel.cpp:99) ('zext_ln99_8', assessment/toplevel.cpp:99) ('or_ln122_8', assessment/toplevel.cpp:122) ('add_ln123_8', assessment/toplevel.cpp:123) ('trunc_ln127', assessment/toplevel.cpp:127) ('trunc_ln127_1', assessment/toplevel.cpp:127) ('trunc_ln127_2', assessment/toplevel.cpp:127) ('trunc_ln127_3', assessment/toplevel.cpp:127) ('trunc_ln127_4', assessment/toplevel.cpp:127) ('trunc_ln127_5', assessment/toplevel.cpp:127) [983]  (2.75 ns)

 <State 34>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_28', assessment/toplevel.cpp:97) on array 'open_set_heap_g_score_V' [517]  (3.25 ns)
	'store' operation ('store_ln97', assessment/toplevel.cpp:97) of variable 'open_set_heap_g_score_V_load_28', assessment/toplevel.cpp:97 on array 'moves.node.g_score.V', assessment/toplevel.cpp:106 [518]  (2.32 ns)

 <State 35>: 4.8ns
The critical path consists of the following:
	'phi' operation ('idx_assign_5_6', assessment/toplevel.cpp:123) with incoming values : ('zext_ln123_8', assessment/toplevel.cpp:123) ('add_ln123_5', assessment/toplevel.cpp:123) [538]  (0 ns)
	'add' operation ('add_ln123_6', assessment/toplevel.cpp:123) [545]  (1.55 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_34', assessment/toplevel.cpp:128) [554]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_31', assessment/toplevel.cpp:128) on array 'open_set_heap_f_score_V' [555]  (3.25 ns)

 <State 36>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_30', assessment/toplevel.cpp:127) on array 'open_set_heap_f_score_V' [550]  (3.25 ns)

 <State 37>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln127_6', assessment/toplevel.cpp:127) [551]  (0.692 ns)
	'icmp' operation ('icmp_ln878_7') [557]  (1.88 ns)
	'and' operation ('and_ln131_7', assessment/toplevel.cpp:131) [559]  (0.978 ns)
	multiplexor before 'phi' operation ('idx_assign10', assessment/toplevel.cpp:127) with incoming values : ('zext_ln99', assessment/toplevel.cpp:99) ('zext_ln99_1', assessment/toplevel.cpp:99) ('zext_ln99_2', assessment/toplevel.cpp:99) ('zext_ln99_3', assessment/toplevel.cpp:99) ('zext_ln99_4', assessment/toplevel.cpp:99) ('zext_ln99_5', assessment/toplevel.cpp:99) ('zext_ln99_6', assessment/toplevel.cpp:99) ('zext_ln99_7', assessment/toplevel.cpp:99) ('zext_ln99_8', assessment/toplevel.cpp:99) ('or_ln122_8', assessment/toplevel.cpp:122) ('add_ln123_8', assessment/toplevel.cpp:123) ('trunc_ln127', assessment/toplevel.cpp:127) ('trunc_ln127_1', assessment/toplevel.cpp:127) ('trunc_ln127_2', assessment/toplevel.cpp:127) ('trunc_ln127_3', assessment/toplevel.cpp:127) ('trunc_ln127_4', assessment/toplevel.cpp:127) ('trunc_ln127_5', assessment/toplevel.cpp:127) [983]  (2.75 ns)

 <State 38>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_30', assessment/toplevel.cpp:97) on array 'open_set_heap_g_score_V' [567]  (3.25 ns)
	'store' operation ('store_ln97', assessment/toplevel.cpp:97) of variable 'open_set_heap_g_score_V_load_30', assessment/toplevel.cpp:97 on array 'moves.node.g_score.V', assessment/toplevel.cpp:106 [568]  (2.32 ns)

 <State 39>: 4.93ns
The critical path consists of the following:
	'phi' operation ('idx_assign_5_7', assessment/toplevel.cpp:122) with incoming values : ('or_ln122_6', assessment/toplevel.cpp:122) ('add_ln123_6', assessment/toplevel.cpp:123) [588]  (0 ns)
	'add' operation ('add_ln123_7', assessment/toplevel.cpp:123) [597]  (1.68 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_36', assessment/toplevel.cpp:128) [606]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_33', assessment/toplevel.cpp:128) on array 'open_set_heap_f_score_V' [607]  (3.25 ns)

 <State 40>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_32', assessment/toplevel.cpp:127) on array 'open_set_heap_f_score_V' [602]  (3.25 ns)

 <State 41>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln127_7', assessment/toplevel.cpp:127) [603]  (0.692 ns)
	'icmp' operation ('icmp_ln878_8') [609]  (1.88 ns)
	'and' operation ('and_ln131_8', assessment/toplevel.cpp:131) [611]  (0.978 ns)
	multiplexor before 'phi' operation ('idx_assign10', assessment/toplevel.cpp:127) with incoming values : ('zext_ln99', assessment/toplevel.cpp:99) ('zext_ln99_1', assessment/toplevel.cpp:99) ('zext_ln99_2', assessment/toplevel.cpp:99) ('zext_ln99_3', assessment/toplevel.cpp:99) ('zext_ln99_4', assessment/toplevel.cpp:99) ('zext_ln99_5', assessment/toplevel.cpp:99) ('zext_ln99_6', assessment/toplevel.cpp:99) ('zext_ln99_7', assessment/toplevel.cpp:99) ('zext_ln99_8', assessment/toplevel.cpp:99) ('or_ln122_8', assessment/toplevel.cpp:122) ('add_ln123_8', assessment/toplevel.cpp:123) ('trunc_ln127', assessment/toplevel.cpp:127) ('trunc_ln127_1', assessment/toplevel.cpp:127) ('trunc_ln127_2', assessment/toplevel.cpp:127) ('trunc_ln127_3', assessment/toplevel.cpp:127) ('trunc_ln127_4', assessment/toplevel.cpp:127) ('trunc_ln127_5', assessment/toplevel.cpp:127) [983]  (2.75 ns)

 <State 42>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_32', assessment/toplevel.cpp:97) on array 'open_set_heap_g_score_V' [619]  (3.25 ns)
	'store' operation ('store_ln97', assessment/toplevel.cpp:97) of variable 'open_set_heap_g_score_V_load_32', assessment/toplevel.cpp:97 on array 'moves.node.g_score.V', assessment/toplevel.cpp:106 [620]  (2.32 ns)

 <State 43>: 5.2ns
The critical path consists of the following:
	'phi' operation ('idx_assign_5_8', assessment/toplevel.cpp:123) with incoming values : ('zext_ln123_11', assessment/toplevel.cpp:123) ('add_ln123_7', assessment/toplevel.cpp:123) [640]  (0 ns)
	'add' operation ('add_ln123_8', assessment/toplevel.cpp:123) [647]  (1.94 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_38', assessment/toplevel.cpp:128) [656]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_35', assessment/toplevel.cpp:128) on array 'open_set_heap_f_score_V' [657]  (3.25 ns)

 <State 44>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_34', assessment/toplevel.cpp:127) on array 'open_set_heap_f_score_V' [652]  (3.25 ns)

 <State 45>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln127_8', assessment/toplevel.cpp:127) [653]  (0.692 ns)
	'icmp' operation ('icmp_ln878_9') [659]  (1.88 ns)
	'and' operation ('and_ln131_9', assessment/toplevel.cpp:131) [661]  (0.978 ns)
	multiplexor before 'phi' operation ('idx_assign10', assessment/toplevel.cpp:127) with incoming values : ('zext_ln99', assessment/toplevel.cpp:99) ('zext_ln99_1', assessment/toplevel.cpp:99) ('zext_ln99_2', assessment/toplevel.cpp:99) ('zext_ln99_3', assessment/toplevel.cpp:99) ('zext_ln99_4', assessment/toplevel.cpp:99) ('zext_ln99_5', assessment/toplevel.cpp:99) ('zext_ln99_6', assessment/toplevel.cpp:99) ('zext_ln99_7', assessment/toplevel.cpp:99) ('zext_ln99_8', assessment/toplevel.cpp:99) ('or_ln122_8', assessment/toplevel.cpp:122) ('add_ln123_8', assessment/toplevel.cpp:123) ('trunc_ln127', assessment/toplevel.cpp:127) ('trunc_ln127_1', assessment/toplevel.cpp:127) ('trunc_ln127_2', assessment/toplevel.cpp:127) ('trunc_ln127_3', assessment/toplevel.cpp:127) ('trunc_ln127_4', assessment/toplevel.cpp:127) ('trunc_ln127_5', assessment/toplevel.cpp:127) [983]  (2.75 ns)

 <State 46>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_34', assessment/toplevel.cpp:97) on array 'open_set_heap_g_score_V' [669]  (3.25 ns)
	'store' operation ('store_ln97', assessment/toplevel.cpp:97) of variable 'open_set_heap_g_score_V_load_34', assessment/toplevel.cpp:97 on array 'moves.node.g_score.V', assessment/toplevel.cpp:106 [670]  (2.32 ns)

 <State 47>: 5.33ns
The critical path consists of the following:
	'phi' operation ('idx_assign_5_9', assessment/toplevel.cpp:122) with incoming values : ('or_ln122_8', assessment/toplevel.cpp:122) ('add_ln123_8', assessment/toplevel.cpp:123) [690]  (0 ns)
	'add' operation ('add_ln123_9', assessment/toplevel.cpp:123) [695]  (2.08 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_40', assessment/toplevel.cpp:128) [703]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_37', assessment/toplevel.cpp:128) on array 'open_set_heap_f_score_V' [704]  (3.25 ns)

 <State 48>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_36', assessment/toplevel.cpp:127) on array 'open_set_heap_f_score_V' [699]  (3.25 ns)

 <State 49>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln127_9', assessment/toplevel.cpp:127) [700]  (0.692 ns)
	'icmp' operation ('icmp_ln878_10') [706]  (1.88 ns)
	'and' operation ('and_ln131_10', assessment/toplevel.cpp:131) [708]  (0.978 ns)
	multiplexor before 'phi' operation ('idx_assign10', assessment/toplevel.cpp:127) with incoming values : ('zext_ln99', assessment/toplevel.cpp:99) ('zext_ln99_1', assessment/toplevel.cpp:99) ('zext_ln99_2', assessment/toplevel.cpp:99) ('zext_ln99_3', assessment/toplevel.cpp:99) ('zext_ln99_4', assessment/toplevel.cpp:99) ('zext_ln99_5', assessment/toplevel.cpp:99) ('zext_ln99_6', assessment/toplevel.cpp:99) ('zext_ln99_7', assessment/toplevel.cpp:99) ('zext_ln99_8', assessment/toplevel.cpp:99) ('or_ln122_8', assessment/toplevel.cpp:122) ('add_ln123_8', assessment/toplevel.cpp:123) ('trunc_ln127', assessment/toplevel.cpp:127) ('trunc_ln127_1', assessment/toplevel.cpp:127) ('trunc_ln127_2', assessment/toplevel.cpp:127) ('trunc_ln127_3', assessment/toplevel.cpp:127) ('trunc_ln127_4', assessment/toplevel.cpp:127) ('trunc_ln127_5', assessment/toplevel.cpp:127) [983]  (2.75 ns)

 <State 50>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_35', assessment/toplevel.cpp:97) on array 'open_set_heap_g_score_V' [727]  (3.25 ns)
	'store' operation ('store_ln97', assessment/toplevel.cpp:97) of variable 'open_set_heap_g_score_V_load_35', assessment/toplevel.cpp:97 on array 'moves.node.g_score.V', assessment/toplevel.cpp:106 [728]  (2.32 ns)

 <State 51>: 5.33ns
The critical path consists of the following:
	'phi' operation ('idx_assign_5_10_in_in', assessment/toplevel.cpp:122) with incoming values : ('or_ln122_9', assessment/toplevel.cpp:122) ('add_ln123_9', assessment/toplevel.cpp:123) [737]  (0 ns)
	'shl' operation ('shl_ln122', assessment/toplevel.cpp:122) [741]  (0 ns)
	'add' operation ('add_ln123_10', assessment/toplevel.cpp:123) [743]  (2.08 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_42', assessment/toplevel.cpp:128) [751]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_39', assessment/toplevel.cpp:128) on array 'open_set_heap_f_score_V' [752]  (3.25 ns)

 <State 52>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_38', assessment/toplevel.cpp:127) on array 'open_set_heap_f_score_V' [747]  (3.25 ns)

 <State 53>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln127_10', assessment/toplevel.cpp:127) [748]  (0.692 ns)
	'icmp' operation ('icmp_ln878_11') [754]  (1.88 ns)
	'and' operation ('and_ln131_11', assessment/toplevel.cpp:131) [756]  (0.978 ns)
	multiplexor before 'phi' operation ('idx_assign10', assessment/toplevel.cpp:127) with incoming values : ('zext_ln99', assessment/toplevel.cpp:99) ('zext_ln99_1', assessment/toplevel.cpp:99) ('zext_ln99_2', assessment/toplevel.cpp:99) ('zext_ln99_3', assessment/toplevel.cpp:99) ('zext_ln99_4', assessment/toplevel.cpp:99) ('zext_ln99_5', assessment/toplevel.cpp:99) ('zext_ln99_6', assessment/toplevel.cpp:99) ('zext_ln99_7', assessment/toplevel.cpp:99) ('zext_ln99_8', assessment/toplevel.cpp:99) ('or_ln122_8', assessment/toplevel.cpp:122) ('add_ln123_8', assessment/toplevel.cpp:123) ('trunc_ln127', assessment/toplevel.cpp:127) ('trunc_ln127_1', assessment/toplevel.cpp:127) ('trunc_ln127_2', assessment/toplevel.cpp:127) ('trunc_ln127_3', assessment/toplevel.cpp:127) ('trunc_ln127_4', assessment/toplevel.cpp:127) ('trunc_ln127_5', assessment/toplevel.cpp:127) [983]  (2.75 ns)

 <State 54>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_38', assessment/toplevel.cpp:97) on array 'open_set_heap_g_score_V' [764]  (3.25 ns)
	'store' operation ('store_ln97', assessment/toplevel.cpp:97) of variable 'open_set_heap_g_score_V_load_38', assessment/toplevel.cpp:97 on array 'moves.node.g_score.V', assessment/toplevel.cpp:106 [765]  (2.32 ns)

 <State 55>: 5.33ns
The critical path consists of the following:
	'phi' operation ('idx_assign_5_11_in_in', assessment/toplevel.cpp:122) with incoming values : ('or_ln122_10', assessment/toplevel.cpp:122) ('add_ln123_10', assessment/toplevel.cpp:123) [785]  (0 ns)
	'shl' operation ('shl_ln122_10', assessment/toplevel.cpp:122) [789]  (0 ns)
	'add' operation ('add_ln123_11', assessment/toplevel.cpp:123) [791]  (2.08 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_44', assessment/toplevel.cpp:128) [799]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_41', assessment/toplevel.cpp:128) on array 'open_set_heap_f_score_V' [800]  (3.25 ns)

 <State 56>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_40', assessment/toplevel.cpp:127) on array 'open_set_heap_f_score_V' [795]  (3.25 ns)

 <State 57>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln127_11', assessment/toplevel.cpp:127) [796]  (0.692 ns)
	'icmp' operation ('icmp_ln878_12') [802]  (1.88 ns)
	'and' operation ('and_ln131_12', assessment/toplevel.cpp:131) [804]  (0.978 ns)
	multiplexor before 'phi' operation ('idx_assign10', assessment/toplevel.cpp:127) with incoming values : ('zext_ln99', assessment/toplevel.cpp:99) ('zext_ln99_1', assessment/toplevel.cpp:99) ('zext_ln99_2', assessment/toplevel.cpp:99) ('zext_ln99_3', assessment/toplevel.cpp:99) ('zext_ln99_4', assessment/toplevel.cpp:99) ('zext_ln99_5', assessment/toplevel.cpp:99) ('zext_ln99_6', assessment/toplevel.cpp:99) ('zext_ln99_7', assessment/toplevel.cpp:99) ('zext_ln99_8', assessment/toplevel.cpp:99) ('or_ln122_8', assessment/toplevel.cpp:122) ('add_ln123_8', assessment/toplevel.cpp:123) ('trunc_ln127', assessment/toplevel.cpp:127) ('trunc_ln127_1', assessment/toplevel.cpp:127) ('trunc_ln127_2', assessment/toplevel.cpp:127) ('trunc_ln127_3', assessment/toplevel.cpp:127) ('trunc_ln127_4', assessment/toplevel.cpp:127) ('trunc_ln127_5', assessment/toplevel.cpp:127) [983]  (2.75 ns)

 <State 58>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_39', assessment/toplevel.cpp:97) on array 'open_set_heap_g_score_V' [823]  (3.25 ns)
	'store' operation ('store_ln97', assessment/toplevel.cpp:97) of variable 'open_set_heap_g_score_V_load_39', assessment/toplevel.cpp:97 on array 'moves.node.g_score.V', assessment/toplevel.cpp:106 [824]  (2.32 ns)

 <State 59>: 5.33ns
The critical path consists of the following:
	'phi' operation ('idx_assign_5_12_in_in', assessment/toplevel.cpp:122) with incoming values : ('or_ln122_11', assessment/toplevel.cpp:122) ('add_ln123_11', assessment/toplevel.cpp:123) [833]  (0 ns)
	'shl' operation ('shl_ln122_11', assessment/toplevel.cpp:122) [837]  (0 ns)
	'add' operation ('add_ln123_12', assessment/toplevel.cpp:123) [839]  (2.08 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_46', assessment/toplevel.cpp:128) [847]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_43', assessment/toplevel.cpp:128) on array 'open_set_heap_f_score_V' [848]  (3.25 ns)

 <State 60>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_42', assessment/toplevel.cpp:127) on array 'open_set_heap_f_score_V' [843]  (3.25 ns)

 <State 61>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln127_12', assessment/toplevel.cpp:127) [844]  (0.692 ns)
	'icmp' operation ('icmp_ln878_13') [850]  (1.88 ns)
	'and' operation ('and_ln131_13', assessment/toplevel.cpp:131) [852]  (0.978 ns)
	multiplexor before 'phi' operation ('idx_assign10', assessment/toplevel.cpp:127) with incoming values : ('zext_ln99', assessment/toplevel.cpp:99) ('zext_ln99_1', assessment/toplevel.cpp:99) ('zext_ln99_2', assessment/toplevel.cpp:99) ('zext_ln99_3', assessment/toplevel.cpp:99) ('zext_ln99_4', assessment/toplevel.cpp:99) ('zext_ln99_5', assessment/toplevel.cpp:99) ('zext_ln99_6', assessment/toplevel.cpp:99) ('zext_ln99_7', assessment/toplevel.cpp:99) ('zext_ln99_8', assessment/toplevel.cpp:99) ('or_ln122_8', assessment/toplevel.cpp:122) ('add_ln123_8', assessment/toplevel.cpp:123) ('trunc_ln127', assessment/toplevel.cpp:127) ('trunc_ln127_1', assessment/toplevel.cpp:127) ('trunc_ln127_2', assessment/toplevel.cpp:127) ('trunc_ln127_3', assessment/toplevel.cpp:127) ('trunc_ln127_4', assessment/toplevel.cpp:127) ('trunc_ln127_5', assessment/toplevel.cpp:127) [983]  (2.75 ns)

 <State 62>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_42', assessment/toplevel.cpp:97) on array 'open_set_heap_g_score_V' [860]  (3.25 ns)
	'store' operation ('store_ln97', assessment/toplevel.cpp:97) of variable 'open_set_heap_g_score_V_load_42', assessment/toplevel.cpp:97 on array 'moves.node.g_score.V', assessment/toplevel.cpp:106 [861]  (2.32 ns)

 <State 63>: 5.33ns
The critical path consists of the following:
	'phi' operation ('idx_assign_5_13_in_in', assessment/toplevel.cpp:122) with incoming values : ('or_ln122_12', assessment/toplevel.cpp:122) ('add_ln123_12', assessment/toplevel.cpp:123) [881]  (0 ns)
	'shl' operation ('shl_ln122_12', assessment/toplevel.cpp:122) [885]  (0 ns)
	'add' operation ('add_ln123_13', assessment/toplevel.cpp:123) [887]  (2.08 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_48', assessment/toplevel.cpp:128) [895]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_45', assessment/toplevel.cpp:128) on array 'open_set_heap_f_score_V' [896]  (3.25 ns)

 <State 64>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_44', assessment/toplevel.cpp:127) on array 'open_set_heap_f_score_V' [891]  (3.25 ns)

 <State 65>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln127_13', assessment/toplevel.cpp:127) [892]  (0.692 ns)
	'icmp' operation ('icmp_ln878_14') [898]  (1.88 ns)
	'and' operation ('and_ln131_14', assessment/toplevel.cpp:131) [900]  (0.978 ns)
	multiplexor before 'phi' operation ('idx_assign10', assessment/toplevel.cpp:127) with incoming values : ('zext_ln99', assessment/toplevel.cpp:99) ('zext_ln99_1', assessment/toplevel.cpp:99) ('zext_ln99_2', assessment/toplevel.cpp:99) ('zext_ln99_3', assessment/toplevel.cpp:99) ('zext_ln99_4', assessment/toplevel.cpp:99) ('zext_ln99_5', assessment/toplevel.cpp:99) ('zext_ln99_6', assessment/toplevel.cpp:99) ('zext_ln99_7', assessment/toplevel.cpp:99) ('zext_ln99_8', assessment/toplevel.cpp:99) ('or_ln122_8', assessment/toplevel.cpp:122) ('add_ln123_8', assessment/toplevel.cpp:123) ('trunc_ln127', assessment/toplevel.cpp:127) ('trunc_ln127_1', assessment/toplevel.cpp:127) ('trunc_ln127_2', assessment/toplevel.cpp:127) ('trunc_ln127_3', assessment/toplevel.cpp:127) ('trunc_ln127_4', assessment/toplevel.cpp:127) ('trunc_ln127_5', assessment/toplevel.cpp:127) [983]  (2.75 ns)

 <State 66>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_44', assessment/toplevel.cpp:97) on array 'open_set_heap_g_score_V' [908]  (3.25 ns)
	'store' operation ('store_ln97', assessment/toplevel.cpp:97) of variable 'open_set_heap_g_score_V_load_44', assessment/toplevel.cpp:97 on array 'moves.node.g_score.V', assessment/toplevel.cpp:106 [909]  (2.32 ns)

 <State 67>: 5.33ns
The critical path consists of the following:
	'phi' operation ('idx_assign_5_14_in_in', assessment/toplevel.cpp:122) with incoming values : ('or_ln122_13', assessment/toplevel.cpp:122) ('add_ln123_13', assessment/toplevel.cpp:123) [929]  (0 ns)
	'shl' operation ('shl_ln122_13', assessment/toplevel.cpp:122) [933]  (0 ns)
	'add' operation ('add_ln123_14', assessment/toplevel.cpp:123) [935]  (2.08 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_50', assessment/toplevel.cpp:128) [943]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_47', assessment/toplevel.cpp:128) on array 'open_set_heap_f_score_V' [944]  (3.25 ns)

 <State 68>: 3.25ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_46', assessment/toplevel.cpp:127) on array 'open_set_heap_f_score_V' [939]  (3.25 ns)

 <State 69>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln127_14', assessment/toplevel.cpp:127) [940]  (0.692 ns)
	'icmp' operation ('icmp_ln878_15') [946]  (1.88 ns)
	'and' operation ('and_ln131_15', assessment/toplevel.cpp:131) [948]  (0.978 ns)
	multiplexor before 'phi' operation ('idx_assign10', assessment/toplevel.cpp:127) with incoming values : ('zext_ln99', assessment/toplevel.cpp:99) ('zext_ln99_1', assessment/toplevel.cpp:99) ('zext_ln99_2', assessment/toplevel.cpp:99) ('zext_ln99_3', assessment/toplevel.cpp:99) ('zext_ln99_4', assessment/toplevel.cpp:99) ('zext_ln99_5', assessment/toplevel.cpp:99) ('zext_ln99_6', assessment/toplevel.cpp:99) ('zext_ln99_7', assessment/toplevel.cpp:99) ('zext_ln99_8', assessment/toplevel.cpp:99) ('or_ln122_8', assessment/toplevel.cpp:122) ('add_ln123_8', assessment/toplevel.cpp:123) ('trunc_ln127', assessment/toplevel.cpp:127) ('trunc_ln127_1', assessment/toplevel.cpp:127) ('trunc_ln127_2', assessment/toplevel.cpp:127) ('trunc_ln127_3', assessment/toplevel.cpp:127) ('trunc_ln127_4', assessment/toplevel.cpp:127) ('trunc_ln127_5', assessment/toplevel.cpp:127) [983]  (2.75 ns)

 <State 70>: 5.58ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_46', assessment/toplevel.cpp:97) on array 'open_set_heap_g_score_V' [956]  (3.25 ns)
	'store' operation ('store_ln97', assessment/toplevel.cpp:97) of variable 'open_set_heap_g_score_V_load_46', assessment/toplevel.cpp:97 on array 'moves.node.g_score.V', assessment/toplevel.cpp:106 [957]  (2.32 ns)

 <State 71>: 2.75ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('idx_assign10', assessment/toplevel.cpp:127) with incoming values : ('zext_ln99', assessment/toplevel.cpp:99) ('zext_ln99_1', assessment/toplevel.cpp:99) ('zext_ln99_2', assessment/toplevel.cpp:99) ('zext_ln99_3', assessment/toplevel.cpp:99) ('zext_ln99_4', assessment/toplevel.cpp:99) ('zext_ln99_5', assessment/toplevel.cpp:99) ('zext_ln99_6', assessment/toplevel.cpp:99) ('zext_ln99_7', assessment/toplevel.cpp:99) ('zext_ln99_8', assessment/toplevel.cpp:99) ('or_ln122_8', assessment/toplevel.cpp:122) ('add_ln123_8', assessment/toplevel.cpp:123) ('trunc_ln127', assessment/toplevel.cpp:127) ('trunc_ln127_1', assessment/toplevel.cpp:127) ('trunc_ln127_2', assessment/toplevel.cpp:127) ('trunc_ln127_3', assessment/toplevel.cpp:127) ('trunc_ln127_4', assessment/toplevel.cpp:127) ('trunc_ln127_5', assessment/toplevel.cpp:127) [983]  (2.75 ns)

 <State 72>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:154) [990]  (1.59 ns)

 <State 73>: 4.62ns
The critical path consists of the following:
	'getelementptr' operation ('open_set_heap_f_score_V_addr_10', assessment/toplevel.cpp:96) [1020]  (0 ns)
	'store' operation ('store_ln96', assessment/toplevel.cpp:96) of variable 'node.f_score.V', assessment/toplevel.cpp:240 on array 'open_set_heap_f_score_V' [1021]  (3.25 ns)
	blocking operation 1.36 ns on control path)

 <State 74>: 5.58ns
The critical path consists of the following:
	'load' operation ('moves_target_load', assessment/toplevel.cpp:156) on array 'moves.target', assessment/toplevel.cpp:106 [999]  (2.32 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_11', assessment/toplevel.cpp:96) [1002]  (0 ns)
	'store' operation ('store_ln96', assessment/toplevel.cpp:96) of variable 'moves_node_f_score_V_load', assessment/toplevel.cpp:96 on array 'open_set_heap_f_score_V' [1004]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
