{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658999002550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658999002554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 28 11:03:22 2022 " "Processing started: Thu Jul 28 11:03:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658999002554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999002554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROC-ECE_ASYNC -c PROC-ECE_ASYNC " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROC-ECE_ASYNC -c PROC-ECE_ASYNC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999002555 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1658999003223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/minicache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/minicache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 miniCache-archi " "Found design unit 1: miniCache-archi" {  } { { "vhdl_files/miniCache.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/miniCache.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011852 ""} { "Info" "ISGN_ENTITY_NAME" "1 miniCache " "Found entity 1: miniCache" {  } { { "vhdl_files/miniCache.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/miniCache.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999011852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/sdram_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vhdl_files/sdram_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDRAM_package " "Found design unit 1: SDRAM_package" {  } { { "vhdl_files/SDRAM_package.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/SDRAM_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999011852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/sdram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/sdram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDRAM_controller-vhdl " "Found design unit 1: SDRAM_controller-vhdl" {  } { { "vhdl_files/SDRAM_controller.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/SDRAM_controller.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011870 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_controller " "Found entity 1: SDRAM_controller" {  } { { "vhdl_files/SDRAM_controller.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/SDRAM_controller.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999011870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/sdram_32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/sdram_32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDRAM_32b-vhdl " "Found design unit 1: SDRAM_32b-vhdl" {  } { { "vhdl_files/SDRAM_32b.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/SDRAM_32b.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011873 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_32b " "Found entity 1: SDRAM_32b" {  } { { "vhdl_files/SDRAM_32b.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/SDRAM_32b.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999011873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/segmentdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/segmentdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SegmentDecoder-vhdl " "Found design unit 1: SegmentDecoder-vhdl" {  } { { "vhdl_files/SegmentDecoder.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/SegmentDecoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011876 ""} { "Info" "ISGN_ENTITY_NAME" "1 SegmentDecoder " "Found entity 1: SegmentDecoder" {  } { { "vhdl_files/SegmentDecoder.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/SegmentDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999011876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestBenchTop-VHDL " "Found design unit 1: TestBenchTop-VHDL" {  } { { "vhdl_files/TestBench.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/TestBench.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011876 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestBenchTop " "Found entity 1: TestBenchTop" {  } { { "vhdl_files/TestBench.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/TestBench.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999011876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_lib/simul_var_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file custom_lib/simul_var_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simulPkg " "Found design unit 1: simulPkg" {  } { { "custom_lib/simul_var_pkg.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/custom_lib/simul_var_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999011876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top-archi " "Found design unit 1: Top-archi" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011876 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999011876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-archi " "Found design unit 1: RegisterFile-archi" {  } { { "vhdl_files/RegisterFile.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/RegisterFile.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011892 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "vhdl_files/RegisterFile.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/RegisterFile.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999011892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-archi " "Found design unit 1: ProgramCounter-archi" {  } { { "vhdl_files/ProgramCounter.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/ProgramCounter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011894 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "vhdl_files/ProgramCounter.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/ProgramCounter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999011894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processor-archi " "Found design unit 1: Processor-archi" {  } { { "vhdl_files/Processor.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Processor.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011894 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "vhdl_files/Processor.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Processor.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999011894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/instructiondecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/instructiondecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionDecoder-archi " "Found design unit 1: InstructionDecoder-archi" {  } { { "vhdl_files/InstructionDecoder.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/InstructionDecoder.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011894 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoder " "Found entity 1: InstructionDecoder" {  } { { "vhdl_files/InstructionDecoder.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/InstructionDecoder.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999011894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/displays.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/displays.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Displays-archi " "Found design unit 1: Displays-archi" {  } { { "vhdl_files/Displays.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Displays.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011894 ""} { "Info" "ISGN_ENTITY_NAME" "1 Displays " "Found entity 1: Displays" {  } { { "vhdl_files/Displays.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Displays.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999011894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-archi " "Found design unit 1: Counter-archi" {  } { { "vhdl_files/Counter.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Counter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011894 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "vhdl_files/Counter.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Counter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999011894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alu-archi " "Found design unit 1: Alu-archi" {  } { { "vhdl_files/Alu.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Alu.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011913 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "vhdl_files/Alu.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Alu.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999011913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_2port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_2port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_2port-SYN " "Found design unit 1: ram_2port-SYN" {  } { { "RAM_2PORT.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/RAM_2PORT.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011914 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_2PORT " "Found entity 1: RAM_2PORT" {  } { { "RAM_2PORT.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/RAM_2PORT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999011914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock1m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock1m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock1m-SYN " "Found design unit 1: clock1m-SYN" {  } { { "clock1M.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/clock1M.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011914 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock1M " "Found entity 1: clock1M" {  } { { "clock1M.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/clock1M.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999011914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/debuger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/debuger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debuger-archi " "Found design unit 1: debuger-archi" {  } { { "vhdl_files/DEBUGER.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/DEBUGER.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011914 ""} { "Info" "ISGN_ENTITY_NAME" "1 debuger " "Found entity 1: debuger" {  } { { "vhdl_files/DEBUGER.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/DEBUGER.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999011914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999011914 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1658999014398 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PLLlock Top.vhd(213) " "Verilog HDL or VHDL warning at Top.vhd(213): object \"PLLlock\" assigned a value but never read" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658999014398 "|Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debuger debuger:debug " "Elaborating entity \"debuger\" for hierarchy \"debuger:debug\"" {  } { { "vhdl_files/Top.vhd" "debug" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658999014398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegmentDecoder debuger:debug\|SegmentDecoder:decoder1 " "Elaborating entity \"SegmentDecoder\" for hierarchy \"debuger:debug\|SegmentDecoder:decoder1\"" {  } { { "vhdl_files/DEBUGER.vhd" "decoder1" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/DEBUGER.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658999014398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:instPROC " "Elaborating entity \"Processor\" for hierarchy \"Processor:instPROC\"" {  } { { "vhdl_files/Top.vhd" "instPROC" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658999014398 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PROCstore Processor.vhd(21) " "VHDL Signal Declaration warning at Processor.vhd(21): used implicit default value for signal \"PROCstore\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_files/Processor.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Processor.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658999014414 "|Top|Processor:instPROC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PROCfunct3 Processor.vhd(23) " "VHDL Signal Declaration warning at Processor.vhd(23): used implicit default value for signal \"PROCfunct3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_files/Processor.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Processor.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658999014414 "|Top|Processor:instPROC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PROCaddrDM Processor.vhd(24) " "VHDL Signal Declaration warning at Processor.vhd(24): used implicit default value for signal \"PROCaddrDM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_files/Processor.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Processor.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658999014414 "|Top|Processor:instPROC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PROCinputDM Processor.vhd(25) " "VHDL Signal Declaration warning at Processor.vhd(25): used implicit default value for signal \"PROCinputDM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_files/Processor.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Processor.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658999014414 "|Top|Processor:instPROC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SIGopcode Processor.vhd(137) " "Verilog HDL or VHDL warning at Processor.vhd(137): object \"SIGopcode\" assigned a value but never read" {  } { { "vhdl_files/Processor.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Processor.vhd" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658999014415 "|Top|Processor:instPROC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "function3 Processor.vhd(180) " "VHDL Signal Declaration warning at Processor.vhd(180): used implicit default value for signal \"function3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_files/Processor.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Processor.vhd" 180 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658999014415 "|Top|Processor:instPROC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter Processor:instPROC\|ProgramCounter:instPC " "Elaborating entity \"ProgramCounter\" for hierarchy \"Processor:instPROC\|ProgramCounter:instPC\"" {  } { { "vhdl_files/Processor.vhd" "instPC" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Processor.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658999014416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecoder Processor:instPROC\|InstructionDecoder:instID " "Elaborating entity \"InstructionDecoder\" for hierarchy \"Processor:instPROC\|InstructionDecoder:instID\"" {  } { { "vhdl_files/Processor.vhd" "instID" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Processor.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658999014418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Processor:instPROC\|RegisterFile:instRF " "Elaborating entity \"RegisterFile\" for hierarchy \"Processor:instPROC\|RegisterFile:instRF\"" {  } { { "vhdl_files/Processor.vhd" "instRF" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Processor.vhd" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658999014421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Processor:instPROC\|Alu:instALU " "Elaborating entity \"Alu\" for hierarchy \"Processor:instPROC\|Alu:instALU\"" {  } { { "vhdl_files/Processor.vhd" "instALU" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Processor.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658999014423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:instCPT " "Elaborating entity \"Counter\" for hierarchy \"Counter:instCPT\"" {  } { { "vhdl_files/Top.vhd" "instCPT" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658999014440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Displays Displays:instDISP " "Elaborating entity \"Displays\" for hierarchy \"Displays:instDISP\"" {  } { { "vhdl_files/Top.vhd" "instDISP" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658999014442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock1M clock1M:instPLL " "Elaborating entity \"clock1M\" for hierarchy \"clock1M:instPLL\"" {  } { { "vhdl_files/Top.vhd" "instPLL" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658999014444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock1M:instPLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock1M:instPLL\|altpll:altpll_component\"" {  } { { "clock1M.vhd" "altpll_component" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/clock1M.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658999014489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock1M:instPLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock1M:instPLL\|altpll:altpll_component\"" {  } { { "clock1M.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/clock1M.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658999014489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock1M:instPLL\|altpll:altpll_component " "Instantiated megafunction \"clock1M:instPLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock1M " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock1M\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014496 ""}  } { { "clock1M.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/clock1M.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1658999014496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock1m_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock1m_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock1M_altpll " "Found entity 1: clock1M_altpll" {  } { { "db/clock1m_altpll.v" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/db/clock1m_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999014534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999014534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock1M_altpll clock1M:instPLL\|altpll:altpll_component\|clock1M_altpll:auto_generated " "Elaborating entity \"clock1M_altpll\" for hierarchy \"clock1M:instPLL\|altpll:altpll_component\|clock1M_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658999014534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_32b SDRAM_32b:SDRAMconverter " "Elaborating entity \"SDRAM_32b\" for hierarchy \"SDRAM_32b:SDRAMconverter\"" {  } { { "vhdl_files/Top.vhd" "SDRAMconverter" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658999014552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_controller SDRAM_controller:SDRAMcontroller " "Elaborating entity \"SDRAM_controller\" for hierarchy \"SDRAM_controller:SDRAMcontroller\"" {  } { { "vhdl_files/Top.vhd" "SDRAMcontroller" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658999014552 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Refresh_Toggle SDRAM_controller.vhd(72) " "Verilog HDL or VHDL warning at SDRAM_controller.vhd(72): object \"Refresh_Toggle\" assigned a value but never read" {  } { { "vhdl_files/SDRAM_controller.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/SDRAM_controller.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658999014552 "|Top|SDRAM_controller:SDRAMcontroller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniCache miniCache:minicacheInst " "Elaborating entity \"miniCache\" for hierarchy \"miniCache:minicacheInst\"" {  } { { "vhdl_files/Top.vhd" "minicacheInst" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658999014552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2PORT miniCache:minicacheInst\|RAM_2PORT:Memory " "Elaborating entity \"RAM_2PORT\" for hierarchy \"miniCache:minicacheInst\|RAM_2PORT:Memory\"" {  } { { "vhdl_files/miniCache.vhd" "Memory" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/miniCache.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658999014567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram miniCache:minicacheInst\|RAM_2PORT:Memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"miniCache:minicacheInst\|RAM_2PORT:Memory\|altsyncram:altsyncram_component\"" {  } { { "RAM_2PORT.vhd" "altsyncram_component" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/RAM_2PORT.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658999014623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "miniCache:minicacheInst\|RAM_2PORT:Memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"miniCache:minicacheInst\|RAM_2PORT:Memory\|altsyncram:altsyncram_component\"" {  } { { "RAM_2PORT.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/RAM_2PORT.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658999014660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "miniCache:minicacheInst\|RAM_2PORT:Memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"miniCache:minicacheInst\|RAM_2PORT:Memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file IMhex.hex " "Parameter \"init_file\" = \"IMhex.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658999014660 ""}  } { { "RAM_2PORT.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/RAM_2PORT.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1658999014660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gjt3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gjt3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gjt3 " "Found entity 1: altsyncram_gjt3" {  } { { "db/altsyncram_gjt3.tdf" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/db/altsyncram_gjt3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658999014702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999014702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gjt3 miniCache:minicacheInst\|RAM_2PORT:Memory\|altsyncram:altsyncram_component\|altsyncram_gjt3:auto_generated " "Elaborating entity \"altsyncram_gjt3\" for hierarchy \"miniCache:minicacheInst\|RAM_2PORT:Memory\|altsyncram:altsyncram_component\|altsyncram_gjt3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658999014718 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "SIGclock " "Found clock multiplexer SIGclock" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 209 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1658999015648 "|Top|SIGclock"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "SIGclock~0 " "Found clock multiplexer SIGclock~0" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 209 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1658999015648 "|Top|SIGclock~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1658999015648 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vhdl_files/SDRAM_controller.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/SDRAM_controller.vhd" 491 -1 0 } } { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 212 -1 0 } } { "vhdl_files/ProgramCounter.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/ProgramCounter.vhd" 106 -1 0 } } { "vhdl_files/SDRAM_controller.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/SDRAM_controller.vhd" 504 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1658999020884 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1658999020884 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TOPdisplay1\[7\] VCC " "Pin \"TOPdisplay1\[7\]\" is stuck at VCC" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPdisplay1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPdisplay1\[15\] VCC " "Pin \"TOPdisplay1\[15\]\" is stuck at VCC" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPdisplay1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPdisplay1\[23\] VCC " "Pin \"TOPdisplay1\[23\]\" is stuck at VCC" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPdisplay1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPdisplay1\[31\] VCC " "Pin \"TOPdisplay1\[31\]\" is stuck at VCC" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPdisplay1[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPdisplay2\[7\] VCC " "Pin \"TOPdisplay2\[7\]\" is stuck at VCC" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPdisplay2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPdisplay2\[15\] VCC " "Pin \"TOPdisplay2\[15\]\" is stuck at VCC" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPdisplay2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPdisplay2\[16\] VCC " "Pin \"TOPdisplay2\[16\]\" is stuck at VCC" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPdisplay2[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPdisplay2\[17\] VCC " "Pin \"TOPdisplay2\[17\]\" is stuck at VCC" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPdisplay2[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPdisplay2\[18\] VCC " "Pin \"TOPdisplay2\[18\]\" is stuck at VCC" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPdisplay2[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPdisplay2\[19\] VCC " "Pin \"TOPdisplay2\[19\]\" is stuck at VCC" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPdisplay2[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPdisplay2\[20\] VCC " "Pin \"TOPdisplay2\[20\]\" is stuck at VCC" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPdisplay2[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPdisplay2\[21\] VCC " "Pin \"TOPdisplay2\[21\]\" is stuck at VCC" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPdisplay2[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPdisplay2\[22\] VCC " "Pin \"TOPdisplay2\[22\]\" is stuck at VCC" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPdisplay2[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPdisplay2\[23\] VCC " "Pin \"TOPdisplay2\[23\]\" is stuck at VCC" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPdisplay2[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPdisplay2\[24\] VCC " "Pin \"TOPdisplay2\[24\]\" is stuck at VCC" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPdisplay2[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPdisplay2\[25\] VCC " "Pin \"TOPdisplay2\[25\]\" is stuck at VCC" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPdisplay2[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPdisplay2\[26\] VCC " "Pin \"TOPdisplay2\[26\]\" is stuck at VCC" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPdisplay2[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPdisplay2\[27\] VCC " "Pin \"TOPdisplay2\[27\]\" is stuck at VCC" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPdisplay2[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPdisplay2\[28\] VCC " "Pin \"TOPdisplay2\[28\]\" is stuck at VCC" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPdisplay2[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPdisplay2\[29\] VCC " "Pin \"TOPdisplay2\[29\]\" is stuck at VCC" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPdisplay2[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPdisplay2\[30\] VCC " "Pin \"TOPdisplay2\[30\]\" is stuck at VCC" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPdisplay2[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPdisplay2\[31\] VCC " "Pin \"TOPdisplay2\[31\]\" is stuck at VCC" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPdisplay2[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[0\] GND " "Pin \"TOPleds\[0\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[1\] GND " "Pin \"TOPleds\[1\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[2\] GND " "Pin \"TOPleds\[2\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[3\] GND " "Pin \"TOPleds\[3\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[4\] GND " "Pin \"TOPleds\[4\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[5\] GND " "Pin \"TOPleds\[5\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[6\] GND " "Pin \"TOPleds\[6\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[7\] GND " "Pin \"TOPleds\[7\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[8\] GND " "Pin \"TOPleds\[8\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[9\] GND " "Pin \"TOPleds\[9\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[10\] GND " "Pin \"TOPleds\[10\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[11\] GND " "Pin \"TOPleds\[11\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[12\] GND " "Pin \"TOPleds\[12\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[13\] GND " "Pin \"TOPleds\[13\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[14\] GND " "Pin \"TOPleds\[14\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[15\] GND " "Pin \"TOPleds\[15\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[16\] GND " "Pin \"TOPleds\[16\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[17\] GND " "Pin \"TOPleds\[17\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[18\] GND " "Pin \"TOPleds\[18\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[19\] GND " "Pin \"TOPleds\[19\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[20\] GND " "Pin \"TOPleds\[20\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[21\] GND " "Pin \"TOPleds\[21\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[22\] GND " "Pin \"TOPleds\[22\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[23\] GND " "Pin \"TOPleds\[23\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[24\] GND " "Pin \"TOPleds\[24\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[25\] GND " "Pin \"TOPleds\[25\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[26\] GND " "Pin \"TOPleds\[26\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[27\] GND " "Pin \"TOPleds\[27\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[28\] GND " "Pin \"TOPleds\[28\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[29\] GND " "Pin \"TOPleds\[29\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[30\] GND " "Pin \"TOPleds\[30\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[31\] GND " "Pin \"TOPleds\[31\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|TOPleds[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|SDRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CS_N GND " "Pin \"SDRAM_CS_N\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|SDRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_store_gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_store_gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_store_gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_funct3_2__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_funct3_2__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_funct3_2__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_funct3_1__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_funct3_1__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_funct3_1__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_funct3_0__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_funct3_0__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_funct3_0__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_31__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_31__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_31__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_30__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_30__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_30__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_29__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_29__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_29__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_28__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_28__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_28__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_27__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_27__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_27__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_26__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_26__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_26__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_25__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_25__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_25__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_24__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_24__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_24__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_23__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_23__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_23__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_22__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_22__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_22__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_21__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_21__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_21__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_20__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_20__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_20__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_19__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_19__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_19__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_18__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_18__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_18__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_17__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_17__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_17__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_16__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_16__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_16__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_15__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_15__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_15__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_14__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_14__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_14__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_13__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_13__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_13__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_12__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_12__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_12__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_11__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_11__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_11__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_10__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_10__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_10__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_9__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_9__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_9__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_8__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_8__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_8__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_7__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_7__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_7__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_6__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_6__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_6__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_5__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_5__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_5__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_4__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_4__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_4__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_3__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_3__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_3__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_2__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_2__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_2__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_1__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_1__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_1__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_addrDM_0__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_addrDM_0__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_addrDM_0__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_31__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_31__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_31__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_30__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_30__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_30__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_29__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_29__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_29__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_28__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_28__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_28__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_27__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_27__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_27__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_26__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_26__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_26__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_25__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_25__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_25__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_24__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_24__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_24__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_23__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_23__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_23__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_22__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_22__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_22__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_21__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_21__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_21__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_20__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_20__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_20__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_19__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_19__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_19__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_18__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_18__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_18__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_17__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_17__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_17__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_16__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_16__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_16__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_15__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_15__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_15__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_14__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_14__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_14__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_13__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_13__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_13__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_12__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_12__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_12__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_11__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_11__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_11__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_10__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_10__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_10__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_9__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_9__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_9__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_8__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_8__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_8__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_7__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_7__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_7__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_6__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_6__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_6__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_5__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_5__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_5__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_4__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_4__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_4__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_3__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_3__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_3__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_2__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_2__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_2__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_1__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_1__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_1__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_0__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_0__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_inputDM_0__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_31__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_31__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_31__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_30__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_30__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_30__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_29__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_29__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_29__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_28__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_28__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_28__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_27__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_27__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_27__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_26__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_26__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_26__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_25__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_25__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_25__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_24__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_24__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_24__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_23__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_23__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_23__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_22__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_22__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_22__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_21__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_21__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_21__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_20__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_20__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_20__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_19__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_19__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_19__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_18__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_18__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_18__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_17__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_17__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_17__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_16__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_16__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_16__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_15__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_15__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_15__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_14__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_14__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_14__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_13__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_13__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_13__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_12__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_12__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_12__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_11__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_11__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_11__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_10__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_10__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_10__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_9__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_9__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_9__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_8__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_8__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_8__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_7__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_7__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_7__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_6__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_6__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_6__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_5__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_5__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_5__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_4__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_4__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_4__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_3__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_3__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_3__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_2__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_2__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_2__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_1__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_1__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_1__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_0__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_0__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658999023399 "|Top|global.bp.work.simulPkg.PKG_reg00_0__gl_output"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1658999023399 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1658999023655 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "48 " "48 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658999028471 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.simulPkg.PKG_outputData_SDRAM_0_ " "Net \"work.simulPkg.PKG_outputData_SDRAM_0_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1658999028859 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.simulPkg.PKG_outputData_SDRAM_10_ " "Net \"work.simulPkg.PKG_outputData_SDRAM_10_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1658999028859 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.simulPkg.PKG_outputData_SDRAM_11_ " "Net \"work.simulPkg.PKG_outputData_SDRAM_11_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1658999028859 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.simulPkg.PKG_outputData_SDRAM_12_ " "Net \"work.simulPkg.PKG_outputData_SDRAM_12_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1658999028859 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.simulPkg.PKG_outputData_SDRAM_13_ " "Net \"work.simulPkg.PKG_outputData_SDRAM_13_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1658999028872 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.simulPkg.PKG_outputData_SDRAM_14_ " "Net \"work.simulPkg.PKG_outputData_SDRAM_14_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1658999028872 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.simulPkg.PKG_outputData_SDRAM_15_ " "Net \"work.simulPkg.PKG_outputData_SDRAM_15_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1658999028872 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.simulPkg.PKG_outputData_SDRAM_1_ " "Net \"work.simulPkg.PKG_outputData_SDRAM_1_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1658999028872 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.simulPkg.PKG_outputData_SDRAM_2_ " "Net \"work.simulPkg.PKG_outputData_SDRAM_2_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1658999028872 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.simulPkg.PKG_outputData_SDRAM_3_ " "Net \"work.simulPkg.PKG_outputData_SDRAM_3_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1658999028872 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.simulPkg.PKG_outputData_SDRAM_4_ " "Net \"work.simulPkg.PKG_outputData_SDRAM_4_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1658999028872 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.simulPkg.PKG_outputData_SDRAM_5_ " "Net \"work.simulPkg.PKG_outputData_SDRAM_5_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1658999028872 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.simulPkg.PKG_outputData_SDRAM_6_ " "Net \"work.simulPkg.PKG_outputData_SDRAM_6_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1658999028872 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.simulPkg.PKG_outputData_SDRAM_7_ " "Net \"work.simulPkg.PKG_outputData_SDRAM_7_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1658999028872 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.simulPkg.PKG_outputData_SDRAM_8_ " "Net \"work.simulPkg.PKG_outputData_SDRAM_8_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1658999028872 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.simulPkg.PKG_outputData_SDRAM_9_ " "Net \"work.simulPkg.PKG_outputData_SDRAM_9_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1658999028872 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.simulPkg.PKG_simulON " "Net \"work.simulPkg.PKG_simulON\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1658999028872 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1658999028933 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658999028933 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4729 " "Implemented 4729 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1658999029243 ""} { "Info" "ICUT_CUT_TM_OPINS" "119 " "Implemented 119 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1658999029243 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1658999029243 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4555 " "Implemented 4555 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1658999029243 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1658999029243 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1658999029243 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1658999029243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 185 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 185 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658999029271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 28 11:03:49 2022 " "Processing ended: Thu Jul 28 11:03:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658999029271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658999029271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658999029271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658999029271 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1658999030821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658999030827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 28 11:03:50 2022 " "Processing started: Thu Jul 28 11:03:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658999030827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1658999030827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PROC-ECE_ASYNC -c PROC-ECE_ASYNC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PROC-ECE_ASYNC -c PROC-ECE_ASYNC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1658999030827 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1658999031677 ""}
{ "Info" "0" "" "Project  = PROC-ECE_ASYNC" {  } {  } 0 0 "Project  = PROC-ECE_ASYNC" 0 0 "Fitter" 0 0 1658999031678 ""}
{ "Info" "0" "" "Revision = PROC-ECE_ASYNC" {  } {  } 0 0 "Revision = PROC-ECE_ASYNC" 0 0 "Fitter" 0 0 1658999031678 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1658999031857 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PROC-ECE_ASYNC 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"PROC-ECE_ASYNC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1658999031890 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1658999031924 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1658999031924 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clock1M:instPLL\|altpll:altpll_component\|clock1M_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"clock1M:instPLL\|altpll:altpll_component\|clock1M_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock1M:instPLL\|altpll:altpll_component\|clock1M_altpll:auto_generated\|wire_pll1_clk\[0\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for clock1M:instPLL\|altpll:altpll_component\|clock1M_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clock1m_altpll.v" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/db/clock1m_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1658999032035 ""}  } { { "db/clock1m_altpll.v" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/db/clock1m_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1658999032035 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "miniCache:minicacheInst\|RAM_2PORT:Memory\|altsyncram:altsyncram_component\|altsyncram_gjt3:auto_generated\|ram_block1a31 " "Atom \"miniCache:minicacheInst\|RAM_2PORT:Memory\|altsyncram:altsyncram_component\|altsyncram_gjt3:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1658999032038 "|Top|miniCache:minicacheInst|RAM_2PORT:Memory|altsyncram:altsyncram_component|altsyncram_gjt3:auto_generated|ram_block1a31"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1658999032038 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1658999032276 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1658999032290 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1658999032752 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1658999032752 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1658999032752 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1658999032752 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1658999032752 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1658999032752 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1658999032752 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1658999032752 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1658999032752 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1658999032752 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1658999032752 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1658999032752 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/" { { 0 { 0 ""} 0 10706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1658999032769 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/" { { 0 { 0 ""} 0 10708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1658999032769 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/" { { 0 { 0 ""} 0 10710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1658999032769 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/" { { 0 { 0 ""} 0 10712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1658999032769 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/" { { 0 { 0 ""} 0 10714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1658999032769 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/" { { 0 { 0 ""} 0 10716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1658999032769 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/" { { 0 { 0 ""} 0 10718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1658999032769 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/" { { 0 { 0 ""} 0 10720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1658999032769 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1658999032769 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1658999032771 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1658999032771 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1658999032771 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1658999032771 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1658999032775 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1658999033083 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 141 " "No exact pin location assignment(s) for 38 pins of 141 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1658999033432 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PROC-ECE_ASYNC.sdc " "Synopsys Design Constraints File file not found: 'PROC-ECE_ASYNC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1658999034572 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1658999034575 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1658999034586 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1658999034588 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1658999034625 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1658999034625 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1658999034630 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock1M:instPLL\|altpll:altpll_component\|clock1M_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clock1M:instPLL\|altpll:altpll_component\|clock1M_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1658999035058 ""}  } { { "db/clock1m_altpll.v" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/db/clock1m_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1658999035058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SIGclock  " "Automatically promoted node SIGclock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1658999035058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDRAM_CLK~output " "Destination node SDRAM_CLK~output" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/" { { 0 { 0 ""} 0 10678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1658999035058 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1658999035058 ""}  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 209 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/" { { 0 { 0 ""} 0 3513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1658999035058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TOPreset  " "Automatically promoted node TOPreset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1658999035072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:instPROC\|InstructionDecoder:instID\|Equal1~0 " "Destination node Processor:instPROC\|InstructionDecoder:instID\|Equal1~0" {  } { { "vhdl_files/InstructionDecoder.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/InstructionDecoder.vhd" 129 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/" { { 0 { 0 ""} 0 4897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1658999035072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:instPROC\|InstructionDecoder:instID\|IDload~0 " "Destination node Processor:instPROC\|InstructionDecoder:instID\|IDload~0" {  } { { "vhdl_files/InstructionDecoder.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/InstructionDecoder.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/" { { 0 { 0 ""} 0 4898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1658999035072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:instPROC\|InstructionDecoder:instID\|IDload~1 " "Destination node Processor:instPROC\|InstructionDecoder:instID\|IDload~1" {  } { { "vhdl_files/InstructionDecoder.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/InstructionDecoder.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/" { { 0 { 0 ""} 0 4899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1658999035072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:instPROC\|InstructionDecoder:instID\|Equal4~0 " "Destination node Processor:instPROC\|InstructionDecoder:instID\|Equal4~0" {  } { { "vhdl_files/InstructionDecoder.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/InstructionDecoder.vhd" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/" { { 0 { 0 ""} 0 4901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1658999035072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:instPROC\|InstructionDecoder:instID\|Equal5~0 " "Destination node Processor:instPROC\|InstructionDecoder:instID\|Equal5~0" {  } { { "vhdl_files/InstructionDecoder.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/InstructionDecoder.vhd" 137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/" { { 0 { 0 ""} 0 4902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1658999035072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:instPROC\|InstructionDecoder:instID\|Equal3~0 " "Destination node Processor:instPROC\|InstructionDecoder:instID\|Equal3~0" {  } { { "vhdl_files/InstructionDecoder.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/InstructionDecoder.vhd" 133 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/" { { 0 { 0 ""} 0 4904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1658999035072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:instPROC\|InstructionDecoder:instID\|Equal3~1 " "Destination node Processor:instPROC\|InstructionDecoder:instID\|Equal3~1" {  } { { "vhdl_files/InstructionDecoder.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/InstructionDecoder.vhd" 133 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/" { { 0 { 0 ""} 0 4905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1658999035072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:instPROC\|InstructionDecoder:instID\|Equal4~1 " "Destination node Processor:instPROC\|InstructionDecoder:instID\|Equal4~1" {  } { { "vhdl_files/InstructionDecoder.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/InstructionDecoder.vhd" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/" { { 0 { 0 ""} 0 4906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1658999035072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:instPROC\|InstructionDecoder:instID\|Equal4~2 " "Destination node Processor:instPROC\|InstructionDecoder:instID\|Equal4~2" {  } { { "vhdl_files/InstructionDecoder.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/InstructionDecoder.vhd" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/" { { 0 { 0 ""} 0 4907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1658999035072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:instPROC\|InstructionDecoder:instID\|Equal6~0 " "Destination node Processor:instPROC\|InstructionDecoder:instID\|Equal6~0" {  } { { "vhdl_files/InstructionDecoder.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/InstructionDecoder.vhd" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/" { { 0 { 0 ""} 0 4908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1658999035072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1658999035072 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1658999035072 ""}  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/vhdl_files/Top.vhd" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC SDRAM/" { { 0 { 0 ""} 0 3514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1658999035072 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1658999035880 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1658999035888 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1658999035888 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1658999035895 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1658999035905 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1658999035905 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1658999035905 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1658999035918 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1658999036419 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1658999036419 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1658999036419 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "38 unused 2.5V 0 38 0 " "Number of I/O pins in group: 38 (unused VREF, 2.5V VCCIO, 0 input, 38 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1658999036462 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1658999036462 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1658999036462 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658999036462 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658999036462 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658999036462 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658999036462 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658999036462 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 30 10 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 30 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658999036462 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 39 21 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 39 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658999036462 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 33 19 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 33 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658999036462 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658999036462 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1658999036462 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1658999036462 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "holdtest " "Node \"holdtest\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "holdtest" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1658999036998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switchSEL3 " "Node \"switchSEL3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switchSEL3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1658999036998 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switchSEL4 " "Node \"switchSEL4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switchSEL4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1658999036998 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1658999036998 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1658999036998 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1658999037026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1658999038609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1658999039815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1658999039875 ""}
