Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Oct 25 20:26:03 2022
| Host         : DESKTOP-OJ12GV1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Level_LCD_IP_control_sets_placed.rpt
| Design       : Top_Level_LCD_IP
| Device       : xc7z007s
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            4 |
| No           | No                    | Yes                    |              18 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              28 |            8 |
| Yes          | No                    | Yes                    |               7 |            2 |
| Yes          | Yes                   | No                     |              73 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+------------------------+------------------+----------------+--------------+
|  Clock Signal  |           Enable Signal           |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------+------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                   |                        |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | INST_LCD/inst_i2cm/the_handshake1 | INST_RESET_DELAY/SR[0] |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | INST_LCD/inst_i2cm/addr_rw0       |                        |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | INST_LCD/data_wr_sig[7]_i_1_n_0   | INST_RESET_DELAY/SR[0] |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG |                                   | INST_RESET_DELAY/SR[0] |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG | INST_RESET_DELAY/sel              |                        |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | INST_LCD/delay[0]_i_1_n_0         | INST_RESET_DELAY/SR[0] |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | INST_LCD/inst_i2cm/E[0]           | INST_RESET_DELAY/SR[0] |                9 |             32 |         3.56 |
+----------------+-----------------------------------+------------------------+------------------+----------------+--------------+


