
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.17+41 (git sha1 c525b5f91, clang 6.0.0-1ubuntu2 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: uart/debounce.sv
Parsing SystemVerilog input from `uart/debounce.sv' to AST representation.
Storing AST representation for module `$abstract\debounce'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: uart/mod_counter.sv
Parsing SystemVerilog input from `uart/mod_counter.sv' to AST representation.
Storing AST representation for module `$abstract\mod_counter'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: uart/tx.sv
Parsing SystemVerilog input from `uart/tx.sv' to AST representation.
Storing AST representation for module `$abstract\tx'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: uart/tx_top.sv
Parsing SystemVerilog input from `uart/tx_top.sv' to AST representation.
Storing AST representation for module `$abstract\tx_top'.
Successfully finished Verilog frontend.

5. Executing HIERARCHY pass (managing design hierarchy).

6. Executing AST frontend in derive mode using pre-parsed AST for module `\tx_top'.
Generating RTLIL representation for module `\tx_top'.

6.1. Analyzing design hierarchy..
Top module:  \tx_top

6.2. Executing AST frontend in derive mode using pre-parsed AST for module `\tx'.
Generating RTLIL representation for module `\tx'.

6.3. Executing AST frontend in derive mode using pre-parsed AST for module `\debounce'.
Generating RTLIL representation for module `\debounce'.

6.4. Analyzing design hierarchy..
Top module:  \tx_top
Used module:     \tx
Used module:     \debounce
Parameter 1 (\MOD_VALUE) = 500001
Parameter 2 (\COUNTER_WIDTH) = 19

6.5. Executing AST frontend in derive mode using pre-parsed AST for module `\mod_counter'.
Parameter 1 (\MOD_VALUE) = 500001
Parameter 2 (\COUNTER_WIDTH) = 19
Generating RTLIL representation for module `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter'.

6.6. Analyzing design hierarchy..
Top module:  \tx_top
Used module:     \tx
Used module:     \debounce
Used module:         $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter

6.7. Analyzing design hierarchy..
Top module:  \tx_top
Used module:     \tx
Used module:     \debounce
Used module:         $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter
Removing unused module `$abstract\tx_top'.
Removing unused module `$abstract\tx'.
Removing unused module `$abstract\mod_counter'.
Removing unused module `$abstract\debounce'.
Removed 4 unused modules.

7. Executing SYNTH_XILINX pass.

7.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/cells_sim.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\IBUFG'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\OBUFT'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFGCTRL'.
Generating RTLIL representation for module `\BUFHCE'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\LUT6_2'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\$__ABC9_LUT8'.
Generating RTLIL representation for module `\MUXCY'.
Generating RTLIL representation for module `\MUXF5'.
Generating RTLIL representation for module `\MUXF6'.
Generating RTLIL representation for module `\MUXF7'.
Generating RTLIL representation for module `\MUXF8'.
Generating RTLIL representation for module `\MUXF9'.
Generating RTLIL representation for module `\XORCY'.
Generating RTLIL representation for module `\CARRY4'.
Generating RTLIL representation for module `\CARRY8'.
Generating RTLIL representation for module `\ORCY'.
Generating RTLIL representation for module `\MULT_AND'.
Generating RTLIL representation for module `\FDRE'.
Generating RTLIL representation for module `\FDRE_1'.
Generating RTLIL representation for module `\FDSE'.
Generating RTLIL representation for module `\FDSE_1'.
Generating RTLIL representation for module `\FDRSE'.
Generating RTLIL representation for module `\FDRSE_1'.
Generating RTLIL representation for module `\FDCE'.
Generating RTLIL representation for module `\FDCE_1'.
Generating RTLIL representation for module `\FDPE'.
Generating RTLIL representation for module `\FDPE_1'.
Generating RTLIL representation for module `\FDCPE'.
Generating RTLIL representation for module `\FDCPE_1'.
Generating RTLIL representation for module `\LDCE'.
Generating RTLIL representation for module `\LDPE'.
Generating RTLIL representation for module `\LDCPE'.
Generating RTLIL representation for module `\AND2B1L'.
Generating RTLIL representation for module `\OR2L'.
Generating RTLIL representation for module `\RAM16X1S'.
Generating RTLIL representation for module `\RAM16X1S_1'.
Generating RTLIL representation for module `\RAM32X1S'.
Generating RTLIL representation for module `\RAM32X1S_1'.
Generating RTLIL representation for module `\RAM64X1S'.
Generating RTLIL representation for module `\RAM64X1S_1'.
Generating RTLIL representation for module `\RAM128X1S'.
Generating RTLIL representation for module `\RAM128X1S_1'.
Generating RTLIL representation for module `\RAM256X1S'.
Generating RTLIL representation for module `\RAM512X1S'.
Generating RTLIL representation for module `\RAM16X2S'.
Generating RTLIL representation for module `\RAM32X2S'.
Generating RTLIL representation for module `\RAM64X2S'.
Generating RTLIL representation for module `\RAM16X4S'.
Generating RTLIL representation for module `\RAM32X4S'.
Generating RTLIL representation for module `\RAM16X8S'.
Generating RTLIL representation for module `\RAM32X8S'.
Generating RTLIL representation for module `\RAM16X1D'.
Generating RTLIL representation for module `\RAM16X1D_1'.
Generating RTLIL representation for module `\RAM32X1D'.
Generating RTLIL representation for module `\RAM32X1D_1'.
Generating RTLIL representation for module `\RAM64X1D'.
Generating RTLIL representation for module `\RAM64X1D_1'.
Generating RTLIL representation for module `\RAM128X1D'.
Generating RTLIL representation for module `\RAM256X1D'.
Generating RTLIL representation for module `\RAM32M'.
Generating RTLIL representation for module `\RAM32M16'.
Generating RTLIL representation for module `\RAM64M'.
Generating RTLIL representation for module `\RAM64M8'.
Generating RTLIL representation for module `\RAM32X16DR8'.
Generating RTLIL representation for module `\RAM64X8SW'.
Generating RTLIL representation for module `\ROM16X1'.
Generating RTLIL representation for module `\ROM32X1'.
Generating RTLIL representation for module `\ROM64X1'.
Generating RTLIL representation for module `\ROM128X1'.
Generating RTLIL representation for module `\ROM256X1'.
Generating RTLIL representation for module `\SRL16'.
Generating RTLIL representation for module `\SRL16E'.
Generating RTLIL representation for module `\SRLC16'.
Generating RTLIL representation for module `\SRLC16E'.
Generating RTLIL representation for module `\SRLC32E'.
Generating RTLIL representation for module `\CFGLUT5'.
Generating RTLIL representation for module `\MULT18X18'.
Generating RTLIL representation for module `\MULT18X18S'.
Generating RTLIL representation for module `\MULT18X18SIO'.
Generating RTLIL representation for module `\DSP48A'.
Generating RTLIL representation for module `\DSP48A1'.
Generating RTLIL representation for module `\DSP48'.
Generating RTLIL representation for module `\DSP48E1'.
Generating RTLIL representation for module `\RAMB18E1'.
Generating RTLIL representation for module `\RAMB36E1'.
Successfully finished Verilog frontend.

7.2. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/cells_xtra.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/cells_xtra.v' to AST representation.
Generating RTLIL representation for module `\RAMB4_S1'.
Generating RTLIL representation for module `\RAMB4_S2'.
Generating RTLIL representation for module `\RAMB4_S4'.
Generating RTLIL representation for module `\RAMB4_S8'.
Generating RTLIL representation for module `\RAMB4_S16'.
Generating RTLIL representation for module `\RAMB4_S1_S1'.
Generating RTLIL representation for module `\RAMB4_S1_S2'.
Generating RTLIL representation for module `\RAMB4_S1_S4'.
Generating RTLIL representation for module `\RAMB4_S1_S8'.
Generating RTLIL representation for module `\RAMB4_S1_S16'.
Generating RTLIL representation for module `\RAMB4_S2_S2'.
Generating RTLIL representation for module `\RAMB4_S2_S4'.
Generating RTLIL representation for module `\RAMB4_S2_S8'.
Generating RTLIL representation for module `\RAMB4_S2_S16'.
Generating RTLIL representation for module `\RAMB4_S4_S4'.
Generating RTLIL representation for module `\RAMB4_S4_S8'.
Generating RTLIL representation for module `\RAMB4_S4_S16'.
Generating RTLIL representation for module `\RAMB4_S8_S8'.
Generating RTLIL representation for module `\RAMB4_S8_S16'.
Generating RTLIL representation for module `\RAMB4_S16_S16'.
Generating RTLIL representation for module `\RAMB16_S1'.
Generating RTLIL representation for module `\RAMB16_S2'.
Generating RTLIL representation for module `\RAMB16_S4'.
Generating RTLIL representation for module `\RAMB16_S9'.
Generating RTLIL representation for module `\RAMB16_S18'.
Generating RTLIL representation for module `\RAMB16_S36'.
Generating RTLIL representation for module `\RAMB16_S1_S1'.
Generating RTLIL representation for module `\RAMB16_S1_S2'.
Generating RTLIL representation for module `\RAMB16_S1_S4'.
Generating RTLIL representation for module `\RAMB16_S1_S9'.
Generating RTLIL representation for module `\RAMB16_S1_S18'.
Generating RTLIL representation for module `\RAMB16_S1_S36'.
Generating RTLIL representation for module `\RAMB16_S2_S2'.
Generating RTLIL representation for module `\RAMB16_S2_S4'.
Generating RTLIL representation for module `\RAMB16_S2_S9'.
Generating RTLIL representation for module `\RAMB16_S2_S18'.
Generating RTLIL representation for module `\RAMB16_S2_S36'.
Generating RTLIL representation for module `\RAMB16_S4_S4'.
Generating RTLIL representation for module `\RAMB16_S4_S9'.
Generating RTLIL representation for module `\RAMB16_S4_S18'.
Generating RTLIL representation for module `\RAMB16_S4_S36'.
Generating RTLIL representation for module `\RAMB16_S9_S9'.
Generating RTLIL representation for module `\RAMB16_S9_S18'.
Generating RTLIL representation for module `\RAMB16_S9_S36'.
Generating RTLIL representation for module `\RAMB16_S18_S18'.
Generating RTLIL representation for module `\RAMB16_S18_S36'.
Generating RTLIL representation for module `\RAMB16_S36_S36'.
Generating RTLIL representation for module `\RAMB16BWE_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36'.
Generating RTLIL representation for module `\RAMB16BWE_S18_S9'.
Generating RTLIL representation for module `\RAMB16BWE_S18_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S9'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S36'.
Generating RTLIL representation for module `\RAMB16BWER'.
Generating RTLIL representation for module `\RAMB8BWER'.
Generating RTLIL representation for module `\FIFO16'.
Generating RTLIL representation for module `\RAMB16'.
Generating RTLIL representation for module `\RAMB32_S64_ECC'.
Generating RTLIL representation for module `\FIFO18'.
Generating RTLIL representation for module `\FIFO18_36'.
Generating RTLIL representation for module `\FIFO36'.
Generating RTLIL representation for module `\FIFO36_72'.
Generating RTLIL representation for module `\RAMB18'.
Generating RTLIL representation for module `\RAMB36'.
Generating RTLIL representation for module `\RAMB18SDP'.
Generating RTLIL representation for module `\RAMB36SDP'.
Generating RTLIL representation for module `\FIFO18E1'.
Generating RTLIL representation for module `\FIFO36E1'.
Generating RTLIL representation for module `\FIFO18E2'.
Generating RTLIL representation for module `\FIFO36E2'.
Generating RTLIL representation for module `\RAMB18E2'.
Generating RTLIL representation for module `\RAMB36E2'.
Generating RTLIL representation for module `\URAM288'.
Generating RTLIL representation for module `\URAM288_BASE'.
Generating RTLIL representation for module `\DSP48E'.
Generating RTLIL representation for module `\DSP48E2'.
Generating RTLIL representation for module `\FDDRCPE'.
Generating RTLIL representation for module `\FDDRRSE'.
Generating RTLIL representation for module `\IFDDRCPE'.
Generating RTLIL representation for module `\IFDDRRSE'.
Generating RTLIL representation for module `\OFDDRCPE'.
Generating RTLIL representation for module `\OFDDRRSE'.
Generating RTLIL representation for module `\OFDDRTCPE'.
Generating RTLIL representation for module `\OFDDRTRSE'.
Generating RTLIL representation for module `\IDDR2'.
Generating RTLIL representation for module `\ODDR2'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\IDDR_2CLK'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\IDELAYCTRL'.
Generating RTLIL representation for module `\IDELAY'.
Generating RTLIL representation for module `\ISERDES'.
Generating RTLIL representation for module `\OSERDES'.
Generating RTLIL representation for module `\IODELAY'.
Generating RTLIL representation for module `\ISERDES_NODELAY'.
Generating RTLIL representation for module `\IODELAYE1'.
Generating RTLIL representation for module `\ISERDESE1'.
Generating RTLIL representation for module `\OSERDESE1'.
Generating RTLIL representation for module `\IDELAYE2'.
Generating RTLIL representation for module `\ODELAYE2'.
Generating RTLIL representation for module `\ISERDESE2'.
Generating RTLIL representation for module `\OSERDESE2'.
Generating RTLIL representation for module `\PHASER_IN'.
Generating RTLIL representation for module `\PHASER_IN_PHY'.
Generating RTLIL representation for module `\PHASER_OUT'.
Generating RTLIL representation for module `\PHASER_OUT_PHY'.
Generating RTLIL representation for module `\PHASER_REF'.
Generating RTLIL representation for module `\PHY_CONTROL'.
Generating RTLIL representation for module `\IDDRE1'.
Generating RTLIL representation for module `\ODDRE1'.
Generating RTLIL representation for module `\IDELAYE3'.
Generating RTLIL representation for module `\ODELAYE3'.
Generating RTLIL representation for module `\ISERDESE3'.
Generating RTLIL representation for module `\OSERDESE3'.
Generating RTLIL representation for module `\BITSLICE_CONTROL'.
Generating RTLIL representation for module `\RIU_OR'.
Generating RTLIL representation for module `\RX_BITSLICE'.
Generating RTLIL representation for module `\RXTX_BITSLICE'.
Generating RTLIL representation for module `\TX_BITSLICE'.
Generating RTLIL representation for module `\TX_BITSLICE_TRI'.
Generating RTLIL representation for module `\IODELAY2'.
Generating RTLIL representation for module `\IODRP2'.
Generating RTLIL representation for module `\IODRP2_MCB'.
Generating RTLIL representation for module `\ISERDES2'.
Generating RTLIL representation for module `\OSERDES2'.
Generating RTLIL representation for module `\IBUF_DLY_ADJ'.
Generating RTLIL representation for module `\IBUF_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUF_ANALOG'.
Generating RTLIL representation for module `\IBUFE3'.
Generating RTLIL representation for module `\IBUFDS'.
Generating RTLIL representation for module `\IBUFDS_DLY_ADJ'.
Generating RTLIL representation for module `\IBUFDS_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDSE3'.
Generating RTLIL representation for module `\IBUFDS_DPHY'.
Generating RTLIL representation for module `\IBUFGDS'.
Generating RTLIL representation for module `\IBUFGDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUF_DCIEN'.
Generating RTLIL representation for module `\IOBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFE3'.
Generating RTLIL representation for module `\IOBUFDS'.
Generating RTLIL representation for module `\IOBUFDS_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDSE3'.
Generating RTLIL representation for module `\OBUFDS'.
Generating RTLIL representation for module `\OBUFDS_DPHY'.
Generating RTLIL representation for module `\OBUFTDS'.
Generating RTLIL representation for module `\KEEPER'.
Generating RTLIL representation for module `\PULLDOWN'.
Generating RTLIL representation for module `\PULLUP'.
Generating RTLIL representation for module `\DCIRESET'.
Generating RTLIL representation for module `\HPIO_VREF'.
Generating RTLIL representation for module `\BUFGCE'.
Generating RTLIL representation for module `\BUFGCE_1'.
Generating RTLIL representation for module `\BUFGMUX'.
Generating RTLIL representation for module `\BUFGMUX_1'.
Generating RTLIL representation for module `\BUFGMUX_CTRL'.
Generating RTLIL representation for module `\BUFGMUX_VIRTEX4'.
Generating RTLIL representation for module `\BUFG_GT'.
Generating RTLIL representation for module `\BUFG_GT_SYNC'.
Generating RTLIL representation for module `\BUFG_PS'.
Generating RTLIL representation for module `\BUFGCE_DIV'.
Generating RTLIL representation for module `\BUFH'.
Generating RTLIL representation for module `\BUFIO2'.
Generating RTLIL representation for module `\BUFIO2_2CLK'.
Generating RTLIL representation for module `\BUFIO2FB'.
Generating RTLIL representation for module `\BUFPLL'.
Generating RTLIL representation for module `\BUFPLL_MCB'.
Generating RTLIL representation for module `\BUFIO'.
Generating RTLIL representation for module `\BUFIODQS'.
Generating RTLIL representation for module `\BUFR'.
Generating RTLIL representation for module `\BUFMR'.
Generating RTLIL representation for module `\BUFMRCE'.
Generating RTLIL representation for module `\DCM'.
Generating RTLIL representation for module `\DCM_SP'.
Generating RTLIL representation for module `\DCM_CLKGEN'.
Generating RTLIL representation for module `\DCM_ADV'.
Generating RTLIL representation for module `\DCM_BASE'.
Generating RTLIL representation for module `\DCM_PS'.
Generating RTLIL representation for module `\PMCD'.
Generating RTLIL representation for module `\PLL_ADV'.
Generating RTLIL representation for module `\PLL_BASE'.
Generating RTLIL representation for module `\MMCM_ADV'.
Generating RTLIL representation for module `\MMCM_BASE'.
Generating RTLIL representation for module `\MMCME2_ADV'.
Generating RTLIL representation for module `\MMCME2_BASE'.
Generating RTLIL representation for module `\PLLE2_ADV'.
Generating RTLIL representation for module `\PLLE2_BASE'.
Generating RTLIL representation for module `\MMCME3_ADV'.
Generating RTLIL representation for module `\MMCME3_BASE'.
Generating RTLIL representation for module `\PLLE3_ADV'.
Generating RTLIL representation for module `\PLLE3_BASE'.
Generating RTLIL representation for module `\MMCME4_ADV'.
Generating RTLIL representation for module `\MMCME4_BASE'.
Generating RTLIL representation for module `\PLLE4_ADV'.
Generating RTLIL representation for module `\PLLE4_BASE'.
Generating RTLIL representation for module `\BUFT'.
Generating RTLIL representation for module `\IN_FIFO'.
Generating RTLIL representation for module `\OUT_FIFO'.
Generating RTLIL representation for module `\HARD_SYNC'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3E'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3A'.
Generating RTLIL representation for module `\STARTUP_SPARTAN6'.
Generating RTLIL representation for module `\STARTUP_VIRTEX4'.
Generating RTLIL representation for module `\STARTUP_VIRTEX5'.
Generating RTLIL representation for module `\STARTUP_VIRTEX6'.
Generating RTLIL representation for module `\STARTUPE2'.
Generating RTLIL representation for module `\STARTUPE3'.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3'.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3A'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX4'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX5'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX6'.
Generating RTLIL representation for module `\CAPTUREE2'.
Generating RTLIL representation for module `\ICAP_SPARTAN3A'.
Generating RTLIL representation for module `\ICAP_SPARTAN6'.
Generating RTLIL representation for module `\ICAP_VIRTEX4'.
Generating RTLIL representation for module `\ICAP_VIRTEX5'.
Generating RTLIL representation for module `\ICAP_VIRTEX6'.
Generating RTLIL representation for module `\ICAPE2'.
Generating RTLIL representation for module `\ICAPE3'.
Generating RTLIL representation for module `\BSCAN_SPARTAN3'.
Generating RTLIL representation for module `\BSCAN_SPARTAN3A'.
Generating RTLIL representation for module `\BSCAN_SPARTAN6'.
Generating RTLIL representation for module `\BSCAN_VIRTEX4'.
Generating RTLIL representation for module `\BSCAN_VIRTEX5'.
Generating RTLIL representation for module `\BSCAN_VIRTEX6'.
Generating RTLIL representation for module `\BSCANE2'.
Generating RTLIL representation for module `\DNA_PORT'.
Generating RTLIL representation for module `\DNA_PORTE2'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX4'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX5'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX6'.
Generating RTLIL representation for module `\FRAME_ECCE2'.
Generating RTLIL representation for module `\FRAME_ECCE3'.
Generating RTLIL representation for module `\FRAME_ECCE4'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX4'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX5'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX6'.
Generating RTLIL representation for module `\USR_ACCESSE2'.
Generating RTLIL representation for module `\POST_CRC_INTERNAL'.
Generating RTLIL representation for module `\SUSPEND_SYNC'.
Generating RTLIL representation for module `\KEY_CLEAR'.
Generating RTLIL representation for module `\MASTER_JTAG'.
Generating RTLIL representation for module `\SPI_ACCESS'.
Generating RTLIL representation for module `\EFUSE_USR'.
Generating RTLIL representation for module `\SYSMON'.
Generating RTLIL representation for module `\XADC'.
Generating RTLIL representation for module `\SYSMONE1'.
Generating RTLIL representation for module `\SYSMONE4'.
Generating RTLIL representation for module `\GTPA1_DUAL'.
Generating RTLIL representation for module `\GT11_CUSTOM'.
Generating RTLIL representation for module `\GT11_DUAL'.
Generating RTLIL representation for module `\GT11CLK'.
Generating RTLIL representation for module `\GT11CLK_MGT'.
Generating RTLIL representation for module `\GTP_DUAL'.
Generating RTLIL representation for module `\GTX_DUAL'.
Generating RTLIL representation for module `\CRC32'.
Generating RTLIL representation for module `\CRC64'.
Generating RTLIL representation for module `\GTHE1_QUAD'.
Generating RTLIL representation for module `\GTXE1'.
Generating RTLIL representation for module `\IBUFDS_GTXE1'.
Generating RTLIL representation for module `\IBUFDS_GTHE1'.
Generating RTLIL representation for module `\GTHE2_CHANNEL'.
Generating RTLIL representation for module `\GTHE2_COMMON'.
Generating RTLIL representation for module `\GTPE2_CHANNEL'.
Generating RTLIL representation for module `\GTPE2_COMMON'.
Generating RTLIL representation for module `\GTXE2_CHANNEL'.
Generating RTLIL representation for module `\GTXE2_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE2'.
Generating RTLIL representation for module `\GTHE3_CHANNEL'.
Generating RTLIL representation for module `\GTHE3_COMMON'.
Generating RTLIL representation for module `\GTYE3_CHANNEL'.
Generating RTLIL representation for module `\GTYE3_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE3'.
Generating RTLIL representation for module `\OBUFDS_GTE3'.
Generating RTLIL representation for module `\OBUFDS_GTE3_ADV'.
Generating RTLIL representation for module `\GTHE4_CHANNEL'.
Generating RTLIL representation for module `\GTHE4_COMMON'.
Generating RTLIL representation for module `\GTYE4_CHANNEL'.
Generating RTLIL representation for module `\GTYE4_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE4'.
Generating RTLIL representation for module `\OBUFDS_GTE4'.
Generating RTLIL representation for module `\OBUFDS_GTE4_ADV'.
Generating RTLIL representation for module `\GTM_DUAL'.
Generating RTLIL representation for module `\IBUFDS_GTM'.
Generating RTLIL representation for module `\OBUFDS_GTM'.
Generating RTLIL representation for module `\OBUFDS_GTM_ADV'.
Generating RTLIL representation for module `\HSDAC'.
Generating RTLIL representation for module `\HSADC'.
Generating RTLIL representation for module `\RFDAC'.
Generating RTLIL representation for module `\RFADC'.
Generating RTLIL representation for module `\PCIE_A1'.
Generating RTLIL representation for module `\PCIE_EP'.
Generating RTLIL representation for module `\PCIE_2_0'.
Generating RTLIL representation for module `\PCIE_2_1'.
Generating RTLIL representation for module `\PCIE_3_0'.
Generating RTLIL representation for module `\PCIE_3_1'.
Generating RTLIL representation for module `\PCIE40E4'.
Generating RTLIL representation for module `\PCIE4CE4'.
Generating RTLIL representation for module `\EMAC'.
Generating RTLIL representation for module `\TEMAC'.
Generating RTLIL representation for module `\TEMAC_SINGLE'.
Generating RTLIL representation for module `\CMAC'.
Generating RTLIL representation for module `\CMACE4'.
Generating RTLIL representation for module `\MCB'.
Generating RTLIL representation for module `\HBM_REF_CLK'.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_APB'.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_AXI'.
Generating RTLIL representation for module `\HBM_ONE_STACK_INTF'.
Generating RTLIL representation for module `\HBM_TWO_STACK_INTF'.
Generating RTLIL representation for module `\PPC405_ADV'.
Generating RTLIL representation for module `\PPC440'.
Generating RTLIL representation for module `\PS7'.
Generating RTLIL representation for module `\PS8'.
Generating RTLIL representation for module `\ILKN'.
Generating RTLIL representation for module `\ILKNE4'.
Generating RTLIL representation for module `\VCU'.
Generating RTLIL representation for module `\FE'.
Successfully finished Verilog frontend.

7.3. Executing HIERARCHY pass (managing design hierarchy).

7.3.1. Analyzing design hierarchy..
Top module:  \tx_top
Used module:     \tx
Used module:     \debounce
Used module:         $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter

7.3.2. Analyzing design hierarchy..
Top module:  \tx_top
Used module:     \tx
Used module:     \debounce
Used module:         $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter
Removed 0 unused modules.

7.4. Executing PROC pass (convert processes to netlists).

7.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1136 in module RAM64M.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$964 in module RAM32M.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$894 in module RAM128X1D.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$846 in module RAM64X1D.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$819 in module RAM32X1D_1.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$780 in module RAM32X1D.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:810$643 in module FDPE_1.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:769$640 in module FDPE.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:731$625 in module FDCE_1.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:690$622 in module FDCE.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:587$607 in module FDSE_1.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:554$603 in module FDSE.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:522$585 in module FDRE_1.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:489$581 in module FDRE.
Marked 1 switch rules as full_case in process $proc$uart/mod_counter.sv:26$32 in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
Removed 1 dead cases from process $proc$uart/debounce.sv:0$22 in module debounce.
Marked 10 switch rules as full_case in process $proc$uart/debounce.sv:0$22 in module debounce.
Marked 9 switch rules as full_case in process $proc$uart/tx.sv:0$16 in module tx.
Marked 3 switch rules as full_case in process $proc$uart/tx.sv:48$13 in module tx.
Marked 1 switch rules as full_case in process $proc$uart/tx.sv:40$10 in module tx.
Marked 1 switch rules as full_case in process $proc$uart/tx.sv:30$5 in module tx.
Removed a total of 1 dead cases.

7.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 102 assignments to connections.

7.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SRLC32E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2400$1341'.
  Set init value: \r = 0
Found init rule in `\SRLC16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2356$1334'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRLC16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2324$1327'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRL16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2287$1324'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRL16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2259$1317'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1975$1242'.
  Set init value: \mem_d = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1974$1241'.
  Set init value: \mem_c = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1973$1240'.
  Set init value: \mem_b = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1972$1239'.
  Set init value: \mem_a = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1801$1090'.
  Set init value: \mem_d = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1800$1089'.
  Set init value: \mem_c = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1799$1088'.
  Set init value: \mem_b = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1798$1087'.
  Set init value: \mem_a = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1707$931'.
  Set init value: \mem = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1602$883'.
  Set init value: \mem = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1556$838'.
  Set init value: \mem = 0
Found init rule in `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1497$811'.
  Set init value: \mem = 0
Found init rule in `\FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$646'.
  Set init value: \Q = 1'1
Found init rule in `\FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$642'.
  Set init value: \Q = 1'1
Found init rule in `\FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$628'.
  Set init value: \Q = 1'0
Found init rule in `\FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$624'.
  Set init value: \Q = 1'0
Found init rule in `\FDSE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$610'.
  Set init value: \Q = 1'1
Found init rule in `\FDSE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$606'.
  Set init value: \Q = 1'1
Found init rule in `\FDRE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$588'.
  Set init value: \Q = 1'0
Found init rule in `\FDRE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$584'.
  Set init value: \Q = 1'0

7.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \PRE in `\FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:810$643'.
Found async reset \PRE in `\FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:769$640'.
Found async reset \CLR in `\FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:731$625'.
Found async reset \CLR in `\FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:690$622'.

7.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~48 debug messages>

7.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SRLC32E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2400$1341'.
Creating decoders for process `\SRLC32E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2408$1340'.
     1/1: $0\r[31:0]
Creating decoders for process `\SRLC16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2356$1334'.
Creating decoders for process `\SRLC16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2364$1333'.
     1/1: $0\r[15:0]
Creating decoders for process `\SRLC16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2324$1327'.
Creating decoders for process `\SRLC16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2327$1326'.
Creating decoders for process `\SRL16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2287$1324'.
Creating decoders for process `\SRL16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2294$1323'.
     1/1: $0\r[15:0]
Creating decoders for process `\SRL16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2259$1317'.
Creating decoders for process `\SRL16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2261$1316'.
Creating decoders for process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1975$1242'.
Creating decoders for process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1974$1241'.
Creating decoders for process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1973$1240'.
Creating decoders for process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1972$1239'.
Creating decoders for process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1136'.
     1/16: $1$lookahead\mem_d$1135[63:0]$1168
     2/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1986$1125[63:0]$1163
     3/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1986$1124[63:0]$1162
     4/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1986$1126[5:0]$1164
     5/16: $1$lookahead\mem_c$1134[63:0]$1167
     6/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1985$1122[63:0]$1160
     7/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1985$1121[63:0]$1159
     8/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1985$1123[5:0]$1161
     9/16: $1$lookahead\mem_b$1133[63:0]$1166
    10/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1984$1119[63:0]$1157
    11/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1984$1118[63:0]$1156
    12/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1984$1120[5:0]$1158
    13/16: $1$lookahead\mem_a$1132[63:0]$1165
    14/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1983$1116[63:0]$1154
    15/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1983$1115[63:0]$1153
    16/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1983$1117[5:0]$1155
Creating decoders for process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1801$1090'.
Creating decoders for process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1800$1089'.
Creating decoders for process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1799$1088'.
Creating decoders for process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1798$1087'.
Creating decoders for process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$964'.
     1/16: $1$lookahead\mem_d$963[63:0]$996
     2/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1812$945[63:0]$991
     3/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1812$944[63:0]$990
     4/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1812$946[31:0]$992
     5/16: $1$lookahead\mem_c$962[63:0]$995
     6/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1811$942[63:0]$988
     7/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1811$941[63:0]$987
     8/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1811$943[31:0]$989
     9/16: $1$lookahead\mem_b$961[63:0]$994
    10/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1810$939[63:0]$985
    11/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1810$938[63:0]$984
    12/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1810$940[31:0]$986
    13/16: $1$lookahead\mem_a$960[63:0]$993
    14/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1809$936[63:0]$982
    15/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1809$935[63:0]$981
    16/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1809$937[31:0]$983
Creating decoders for process `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1707$931'.
Creating decoders for process `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$894'.
     1/4: $1$lookahead\mem$893[127:0]$902
     2/4: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$888[127:0]$900
     3/4: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$887[127:0]$899
     4/4: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$889[6:0]$901
Creating decoders for process `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1602$883'.
Creating decoders for process `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$846'.
     1/4: $1$lookahead\mem$845[63:0]$854
     2/4: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$840[63:0]$852
     3/4: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$839[63:0]$851
     4/4: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$841[5:0]$853
Creating decoders for process `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1556$838'.
Creating decoders for process `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$819'.
     1/4: $1$lookahead\mem$818[31:0]$827
     2/4: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$813[31:0]$825
     3/4: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$812[31:0]$824
     4/4: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$814[4:0]$826
Creating decoders for process `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1497$811'.
Creating decoders for process `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$780'.
     1/4: $1$lookahead\mem$779[31:0]$788
     2/4: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$774[31:0]$786
     3/4: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$773[31:0]$785
     4/4: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$775[4:0]$787
Creating decoders for process `\FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$646'.
Creating decoders for process `\FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:810$643'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$642'.
Creating decoders for process `\FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:769$640'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$628'.
Creating decoders for process `\FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:731$625'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$624'.
Creating decoders for process `\FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:690$622'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDSE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$610'.
Creating decoders for process `\FDSE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:587$607'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDSE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$606'.
Creating decoders for process `\FDSE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:554$603'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDRE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$588'.
Creating decoders for process `\FDRE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:522$585'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDRE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$584'.
Creating decoders for process `\FDRE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:489$581'.
     1/1: $0\Q[0:0]
Creating decoders for process `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.$proc$uart/mod_counter.sv:26$32'.
     1/1: $0\count[18:0]
Creating decoders for process `\debounce.$proc$uart/debounce.sv:90$31'.
Creating decoders for process `\debounce.$proc$uart/debounce.sv:0$22'.
     1/14: $10\ns[1:0]
     2/14: $9\ns[1:0]
     3/14: $8\ns[1:0]
     4/14: $7\ns[1:0]
     5/14: $6\ns[1:0]
     6/14: $5\ns[1:0]
     7/14: $4\ns[1:0]
     8/14: $3\ns[1:0]
     9/14: $2\ns[1:0]
    10/14: $2\debounced[0:0]
    11/14: $2\clrTimer[0:0]
    12/14: $1\ns[1:0]
    13/14: $1\clrTimer[0:0]
    14/14: $1\debounced[0:0]
Creating decoders for process `\tx.$proc$uart/tx.sv:129$21'.
Creating decoders for process `\tx.$proc$uart/tx.sv:0$16'.
     1/26: $9\ns[2:0]
     2/26: $8\ns[2:0]
     3/26: $7\ns[2:0]
     4/26: $4\incBit[0:0]
     5/26: $6\ns[2:0]
     6/26: $5\ns[2:0]
     7/26: $3\incBit[0:0]
     8/26: $3\clrBit[0:0]
     9/26: $4\ns[2:0]
    10/26: $3\ns[2:0]
    11/26: $2\ns[2:0]
    12/26: $2\clrTimer[0:0]
    13/26: $2\clrBit[0:0]
    14/26: $2\parityBit[0:0]
    15/26: $2\dataBit[0:0]
    16/26: $2\startBit[0:0]
    17/26: $2\incBit[0:0]
    18/26: $2\Sent[0:0]
    19/26: $1\ns[2:0]
    20/26: $1\clrBit[0:0]
    21/26: $1\clrTimer[0:0]
    22/26: $1\parityBit[0:0]
    23/26: $1\dataBit[0:0]
    24/26: $1\startBit[0:0]
    25/26: $1\incBit[0:0]
    26/26: $1\Sent[0:0]
Creating decoders for process `\tx.$proc$uart/tx.sv:48$13'.
     1/1: $0\Sout[0:0]
Creating decoders for process `\tx.$proc$uart/tx.sv:40$10'.
     1/1: $0\bitCount[3:0]
Creating decoders for process `\tx.$proc$uart/tx.sv:30$5'.
     1/1: $0\count[13:0]
Creating decoders for process `\tx_top.$proc$uart/tx_top.sv:48$2'.

7.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\debounce.\debounced' from process `\debounce.$proc$uart/debounce.sv:0$22'.
No latch inferred for signal `\debounce.\clrTimer' from process `\debounce.$proc$uart/debounce.sv:0$22'.
No latch inferred for signal `\debounce.\ns' from process `\debounce.$proc$uart/debounce.sv:0$22'.
No latch inferred for signal `\tx.\Sent' from process `\tx.$proc$uart/tx.sv:0$16'.
No latch inferred for signal `\tx.\incBit' from process `\tx.$proc$uart/tx.sv:0$16'.
No latch inferred for signal `\tx.\startBit' from process `\tx.$proc$uart/tx.sv:0$16'.
No latch inferred for signal `\tx.\dataBit' from process `\tx.$proc$uart/tx.sv:0$16'.
No latch inferred for signal `\tx.\parityBit' from process `\tx.$proc$uart/tx.sv:0$16'.
No latch inferred for signal `\tx.\clrTimer' from process `\tx.$proc$uart/tx.sv:0$16'.
No latch inferred for signal `\tx.\clrBit' from process `\tx.$proc$uart/tx.sv:0$16'.
No latch inferred for signal `\tx.\ns' from process `\tx.$proc$uart/tx.sv:0$16'.

7.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SRLC32E.\r' using process `\SRLC32E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2408$1340'.
  created $dff cell `$procdff$1938' with positive edge clock.
Creating register for signal `\SRLC16E.\r' using process `\SRLC16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2364$1333'.
  created $dff cell `$procdff$1939' with positive edge clock.
Creating register for signal `\SRLC16.\r' using process `\SRLC16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2327$1326'.
  created $dff cell `$procdff$1940' with positive edge clock.
Creating register for signal `\SRL16E.\r' using process `\SRL16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2294$1323'.
  created $dff cell `$procdff$1941' with positive edge clock.
Creating register for signal `\SRL16.\r' using process `\SRL16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2261$1316'.
  created $dff cell `$procdff$1942' with positive edge clock.
Creating register for signal `\RAM64M.\mem_a' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1136'.
  created $dff cell `$procdff$1943' with positive edge clock.
Creating register for signal `\RAM64M.\mem_b' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1136'.
  created $dff cell `$procdff$1944' with positive edge clock.
Creating register for signal `\RAM64M.\mem_c' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1136'.
  created $dff cell `$procdff$1945' with positive edge clock.
Creating register for signal `\RAM64M.\mem_d' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1136'.
  created $dff cell `$procdff$1946' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1983$1115' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1136'.
  created $dff cell `$procdff$1947' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1983$1116' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1136'.
  created $dff cell `$procdff$1948' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1983$1117' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1136'.
  created $dff cell `$procdff$1949' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1984$1118' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1136'.
  created $dff cell `$procdff$1950' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1984$1119' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1136'.
  created $dff cell `$procdff$1951' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1984$1120' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1136'.
  created $dff cell `$procdff$1952' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1985$1121' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1136'.
  created $dff cell `$procdff$1953' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1985$1122' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1136'.
  created $dff cell `$procdff$1954' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1985$1123' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1136'.
  created $dff cell `$procdff$1955' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1986$1124' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1136'.
  created $dff cell `$procdff$1956' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1986$1125' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1136'.
  created $dff cell `$procdff$1957' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1986$1126' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1136'.
  created $dff cell `$procdff$1958' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_a$1132' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1136'.
  created $dff cell `$procdff$1959' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_b$1133' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1136'.
  created $dff cell `$procdff$1960' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_c$1134' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1136'.
  created $dff cell `$procdff$1961' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_d$1135' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1136'.
  created $dff cell `$procdff$1962' with positive edge clock.
Creating register for signal `\RAM32M.\mem_a' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$964'.
  created $dff cell `$procdff$1963' with positive edge clock.
Creating register for signal `\RAM32M.\mem_b' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$964'.
  created $dff cell `$procdff$1964' with positive edge clock.
Creating register for signal `\RAM32M.\mem_c' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$964'.
  created $dff cell `$procdff$1965' with positive edge clock.
Creating register for signal `\RAM32M.\mem_d' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$964'.
  created $dff cell `$procdff$1966' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1809$935' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$964'.
  created $dff cell `$procdff$1967' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1809$936' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$964'.
  created $dff cell `$procdff$1968' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1809$937' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$964'.
  created $dff cell `$procdff$1969' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1810$938' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$964'.
  created $dff cell `$procdff$1970' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1810$939' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$964'.
  created $dff cell `$procdff$1971' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1810$940' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$964'.
  created $dff cell `$procdff$1972' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1811$941' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$964'.
  created $dff cell `$procdff$1973' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1811$942' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$964'.
  created $dff cell `$procdff$1974' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1811$943' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$964'.
  created $dff cell `$procdff$1975' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1812$944' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$964'.
  created $dff cell `$procdff$1976' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1812$945' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$964'.
  created $dff cell `$procdff$1977' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1812$946' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$964'.
  created $dff cell `$procdff$1978' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_a$960' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$964'.
  created $dff cell `$procdff$1979' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_b$961' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$964'.
  created $dff cell `$procdff$1980' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_c$962' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$964'.
  created $dff cell `$procdff$1981' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_d$963' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$964'.
  created $dff cell `$procdff$1982' with positive edge clock.
Creating register for signal `\RAM128X1D.\mem' using process `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$894'.
  created $dff cell `$procdff$1983' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$887' using process `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$894'.
  created $dff cell `$procdff$1984' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$888' using process `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$894'.
  created $dff cell `$procdff$1985' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$889' using process `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$894'.
  created $dff cell `$procdff$1986' with positive edge clock.
Creating register for signal `\RAM128X1D.$lookahead\mem$893' using process `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$894'.
  created $dff cell `$procdff$1987' with positive edge clock.
Creating register for signal `\RAM64X1D.\mem' using process `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$846'.
  created $dff cell `$procdff$1988' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$839' using process `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$846'.
  created $dff cell `$procdff$1989' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$840' using process `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$846'.
  created $dff cell `$procdff$1990' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$841' using process `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$846'.
  created $dff cell `$procdff$1991' with positive edge clock.
Creating register for signal `\RAM64X1D.$lookahead\mem$845' using process `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$846'.
  created $dff cell `$procdff$1992' with positive edge clock.
Creating register for signal `\RAM32X1D_1.\mem' using process `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$819'.
  created $dff cell `$procdff$1993' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$812' using process `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$819'.
  created $dff cell `$procdff$1994' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$813' using process `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$819'.
  created $dff cell `$procdff$1995' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$814' using process `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$819'.
  created $dff cell `$procdff$1996' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$lookahead\mem$818' using process `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$819'.
  created $dff cell `$procdff$1997' with negative edge clock.
Creating register for signal `\RAM32X1D.\mem' using process `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$780'.
  created $dff cell `$procdff$1998' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$773' using process `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$780'.
  created $dff cell `$procdff$1999' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$774' using process `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$780'.
  created $dff cell `$procdff$2000' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$775' using process `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$780'.
  created $dff cell `$procdff$2001' with positive edge clock.
Creating register for signal `\RAM32X1D.$lookahead\mem$779' using process `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$780'.
  created $dff cell `$procdff$2002' with positive edge clock.
Creating register for signal `\FDPE_1.\Q' using process `\FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:810$643'.
  created $adff cell `$procdff$2003' with negative edge clock and positive level reset.
Creating register for signal `\FDPE.\Q' using process `\FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:769$640'.
  created $adff cell `$procdff$2004' with positive edge clock and positive level reset.
Creating register for signal `\FDCE_1.\Q' using process `\FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:731$625'.
  created $adff cell `$procdff$2005' with negative edge clock and positive level reset.
Creating register for signal `\FDCE.\Q' using process `\FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:690$622'.
  created $adff cell `$procdff$2006' with positive edge clock and positive level reset.
Creating register for signal `\FDSE_1.\Q' using process `\FDSE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:587$607'.
  created $dff cell `$procdff$2007' with negative edge clock.
Creating register for signal `\FDSE.\Q' using process `\FDSE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:554$603'.
  created $dff cell `$procdff$2008' with positive edge clock.
Creating register for signal `\FDRE_1.\Q' using process `\FDRE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:522$585'.
  created $dff cell `$procdff$2009' with negative edge clock.
Creating register for signal `\FDRE.\Q' using process `\FDRE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:489$581'.
  created $dff cell `$procdff$2010' with positive edge clock.
Creating register for signal `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.\count' using process `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.$proc$uart/mod_counter.sv:26$32'.
  created $dff cell `$procdff$2011' with positive edge clock.
Creating register for signal `\debounce.\cs' using process `\debounce.$proc$uart/debounce.sv:90$31'.
  created $dff cell `$procdff$2012' with positive edge clock.
Creating register for signal `\tx.\cs' using process `\tx.$proc$uart/tx.sv:129$21'.
  created $dff cell `$procdff$2013' with positive edge clock.
Creating register for signal `\tx.\Sout' using process `\tx.$proc$uart/tx.sv:48$13'.
  created $dff cell `$procdff$2014' with positive edge clock.
Creating register for signal `\tx.\bitCount' using process `\tx.$proc$uart/tx.sv:40$10'.
  created $dff cell `$procdff$2015' with positive edge clock.
Creating register for signal `\tx.\count' using process `\tx.$proc$uart/tx.sv:30$5'.
  created $dff cell `$procdff$2016' with positive edge clock.
Creating register for signal `\tx_top.\btnc_r' using process `\tx_top.$proc$uart/tx_top.sv:48$2'.
  created $dff cell `$procdff$2017' with positive edge clock.
Creating register for signal `\tx_top.\btnc_r2' using process `\tx_top.$proc$uart/tx_top.sv:48$2'.
  created $dff cell `$procdff$2018' with positive edge clock.

7.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

7.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SRLC32E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2400$1341'.
Found and cleaned up 1 empty switch in `\SRLC32E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2408$1340'.
Removing empty process `SRLC32E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2408$1340'.
Removing empty process `SRLC16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2356$1334'.
Found and cleaned up 1 empty switch in `\SRLC16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2364$1333'.
Removing empty process `SRLC16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2364$1333'.
Removing empty process `SRLC16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2324$1327'.
Removing empty process `SRLC16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2327$1326'.
Removing empty process `SRL16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2287$1324'.
Found and cleaned up 1 empty switch in `\SRL16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2294$1323'.
Removing empty process `SRL16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2294$1323'.
Removing empty process `SRL16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2259$1317'.
Removing empty process `SRL16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2261$1316'.
Removing empty process `RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1975$1242'.
Removing empty process `RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1974$1241'.
Removing empty process `RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1973$1240'.
Removing empty process `RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1972$1239'.
Found and cleaned up 1 empty switch in `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1136'.
Removing empty process `RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1136'.
Removing empty process `RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1801$1090'.
Removing empty process `RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1800$1089'.
Removing empty process `RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1799$1088'.
Removing empty process `RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1798$1087'.
Found and cleaned up 1 empty switch in `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$964'.
Removing empty process `RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$964'.
Removing empty process `RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1707$931'.
Found and cleaned up 1 empty switch in `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$894'.
Removing empty process `RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$894'.
Removing empty process `RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1602$883'.
Found and cleaned up 1 empty switch in `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$846'.
Removing empty process `RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$846'.
Removing empty process `RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1556$838'.
Found and cleaned up 1 empty switch in `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$819'.
Removing empty process `RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$819'.
Removing empty process `RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1497$811'.
Found and cleaned up 1 empty switch in `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$780'.
Removing empty process `RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$780'.
Removing empty process `FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$646'.
Found and cleaned up 1 empty switch in `\FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:810$643'.
Removing empty process `FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:810$643'.
Removing empty process `FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$642'.
Found and cleaned up 1 empty switch in `\FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:769$640'.
Removing empty process `FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:769$640'.
Removing empty process `FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$628'.
Found and cleaned up 1 empty switch in `\FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:731$625'.
Removing empty process `FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:731$625'.
Removing empty process `FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$624'.
Found and cleaned up 1 empty switch in `\FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:690$622'.
Removing empty process `FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:690$622'.
Removing empty process `FDSE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$610'.
Found and cleaned up 2 empty switches in `\FDSE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:587$607'.
Removing empty process `FDSE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:587$607'.
Removing empty process `FDSE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$606'.
Found and cleaned up 2 empty switches in `\FDSE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:554$603'.
Removing empty process `FDSE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:554$603'.
Removing empty process `FDRE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$588'.
Found and cleaned up 2 empty switches in `\FDRE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:522$585'.
Removing empty process `FDRE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:522$585'.
Removing empty process `FDRE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$584'.
Found and cleaned up 2 empty switches in `\FDRE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:489$581'.
Removing empty process `FDRE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:489$581'.
Found and cleaned up 2 empty switches in `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.$proc$uart/mod_counter.sv:26$32'.
Removing empty process `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.$proc$uart/mod_counter.sv:26$32'.
Removing empty process `debounce.$proc$uart/debounce.sv:90$31'.
Found and cleaned up 10 empty switches in `\debounce.$proc$uart/debounce.sv:0$22'.
Removing empty process `debounce.$proc$uart/debounce.sv:0$22'.
Removing empty process `tx.$proc$uart/tx.sv:129$21'.
Found and cleaned up 9 empty switches in `\tx.$proc$uart/tx.sv:0$16'.
Removing empty process `tx.$proc$uart/tx.sv:0$16'.
Found and cleaned up 3 empty switches in `\tx.$proc$uart/tx.sv:48$13'.
Removing empty process `tx.$proc$uart/tx.sv:48$13'.
Found and cleaned up 2 empty switches in `\tx.$proc$uart/tx.sv:40$10'.
Removing empty process `tx.$proc$uart/tx.sv:40$10'.
Found and cleaned up 1 empty switch in `\tx.$proc$uart/tx.sv:30$5'.
Removing empty process `tx.$proc$uart/tx.sv:30$5'.
Removing empty process `tx_top.$proc$uart/tx_top.sv:48$2'.
Cleaned up 48 empty switches.

7.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
Optimizing module debounce.
<suppressed ~8 debug messages>
Optimizing module tx.
<suppressed ~4 debug messages>
Optimizing module tx_top.

7.5. Executing TRIBUF pass.

7.6. Executing DEMINOUT pass (demote inout ports to input or output).

7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
Optimizing module debounce.
Optimizing module tx.
Optimizing module tx_top.

7.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
Finding unused cells or wires in module \debounce..
Finding unused cells or wires in module \tx..
Finding unused cells or wires in module \tx_top..
Removed 3 unused cells and 147 unused wires.
<suppressed ~7 debug messages>

7.9. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter...
Checking module debounce...
Checking module tx...
Checking module tx_top...
Found and reported 0 problems.

7.10. Executing OPT pass (performing simple optimizations).

7.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
Optimizing module debounce.
Optimizing module tx.
Optimizing module tx_top.

7.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter'.
Finding identical cells in module `\debounce'.
<suppressed ~51 debug messages>
Finding identical cells in module `\tx'.
<suppressed ~51 debug messages>
Finding identical cells in module `\tx_top'.
Removed a total of 34 cells.

7.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \debounce..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$1601.
    dead port 2/2 on $mux $procmux$1603.
    dead port 1/2 on $mux $procmux$1606.
    dead port 2/2 on $mux $procmux$1612.
    dead port 1/2 on $mux $procmux$1615.
    dead port 1/2 on $mux $procmux$1623.
    dead port 2/2 on $mux $procmux$1626.
    dead port 2/2 on $mux $procmux$1628.
    dead port 1/2 on $mux $procmux$1631.
    dead port 2/2 on $mux $procmux$1639.
    dead port 2/2 on $mux $procmux$1641.
    dead port 1/2 on $mux $procmux$1644.
    dead port 2/2 on $mux $procmux$1651.
    dead port 1/2 on $mux $procmux$1654.
    dead port 2/2 on $mux $procmux$1662.
    dead port 1/2 on $mux $procmux$1665.
    dead port 1/2 on $mux $procmux$1581.
    dead port 1/2 on $mux $procmux$1673.
    dead port 2/2 on $mux $procmux$1583.
    dead port 1/2 on $mux $procmux$1586.
    dead port 1/2 on $mux $procmux$1681.
    dead port 2/2 on $mux $procmux$1591.
    dead port 1/2 on $mux $procmux$1594.
    dead port 1/2 on $mux $procmux$1598.
    dead port 1/2 on $mux $procmux$1689.
Running muxtree optimizer on module \tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1714.
    dead port 1/2 on $mux $procmux$1717.
    dead port 2/2 on $mux $procmux$1725.
    dead port 1/2 on $mux $procmux$1728.
    dead port 1/2 on $mux $procmux$1738.
    dead port 2/2 on $mux $procmux$1740.
    dead port 1/2 on $mux $procmux$1743.
    dead port 1/2 on $mux $procmux$1752.
    dead port 2/2 on $mux $procmux$1754.
    dead port 1/2 on $mux $procmux$1757.
    dead port 2/2 on $mux $procmux$1766.
    dead port 1/2 on $mux $procmux$1769.
    dead port 2/2 on $mux $procmux$1778.
    dead port 1/2 on $mux $procmux$1781.
    dead port 2/2 on $mux $procmux$1791.
    dead port 1/2 on $mux $procmux$1794.
    dead port 2/2 on $mux $procmux$1804.
    dead port 1/2 on $mux $procmux$1807.
    dead port 2/2 on $mux $procmux$1818.
    dead port 1/2 on $mux $procmux$1821.
    dead port 1/2 on $mux $procmux$1832.
    dead port 1/2 on $mux $procmux$1843.
    dead port 1/2 on $mux $procmux$1853.
    dead port 1/2 on $mux $procmux$1861.
    dead port 2/2 on $mux $procmux$1704.
    dead port 1/2 on $mux $procmux$1870.
    dead port 1/2 on $mux $procmux$1880.
    dead port 1/2 on $mux $procmux$1707.
    dead port 1/2 on $mux $procmux$1889.
    dead port 1/2 on $mux $procmux$1895.
Running muxtree optimizer on module \tx_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 55 multiplexer ports.
<suppressed ~17 debug messages>

7.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
  Optimizing cells in module \debounce.
    New ctrl vector for $pmux cell $procmux$1675: { $auto$opt_reduce.cc:134:opt_pmux$2022 $auto$opt_reduce.cc:134:opt_pmux$2020 }
    New ctrl vector for $pmux cell $procmux$1683: { $auto$opt_reduce.cc:134:opt_pmux$2026 $auto$opt_reduce.cc:134:opt_pmux$2024 }
  Optimizing cells in module \debounce.
  Optimizing cells in module \tx.
  Optimizing cells in module \tx_top.
Performed a total of 2 changes.

7.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter'.
Finding identical cells in module `\debounce'.
Finding identical cells in module `\tx'.
Finding identical cells in module `\tx_top'.
Removed a total of 0 cells.

7.10.6. Executing OPT_DFF pass (perform DFF optimizations).

7.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
Finding unused cells or wires in module \debounce..
Finding unused cells or wires in module \tx..
Finding unused cells or wires in module \tx_top..
Removed 0 unused cells and 89 unused wires.
<suppressed ~2 debug messages>

7.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
Optimizing module debounce.
Optimizing module tx.
Optimizing module tx_top.

7.10.9. Rerunning OPT passes. (Maybe there is more to do..)

7.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \debounce..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \tx_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~17 debug messages>

7.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
  Optimizing cells in module \debounce.
  Optimizing cells in module \tx.
  Optimizing cells in module \tx_top.
Performed a total of 0 changes.

7.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter'.
Finding identical cells in module `\debounce'.
Finding identical cells in module `\tx'.
Finding identical cells in module `\tx_top'.
Removed a total of 0 cells.

7.10.13. Executing OPT_DFF pass (perform DFF optimizations).

7.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
Finding unused cells or wires in module \debounce..
Finding unused cells or wires in module \tx..
Finding unused cells or wires in module \tx_top..

7.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
Optimizing module debounce.
Optimizing module tx.
Optimizing module tx_top.

7.10.16. Finished OPT passes. (There is nothing left to do.)

7.11. Executing FSM pass (extract and optimize FSM).

7.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register debounce.cs.
Found FSM state register tx.cs.

7.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\cs' from module `\debounce'.
  found $dff cell for state register: $procdff$2012
  root of input selection tree: \ns
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \reset
  found ctrl input: $procmux$1584_CMP
  found ctrl input: $procmux$1604_CMP
  found ctrl input: $procmux$1629_CMP
  found ctrl input: $procmux$1663_CMP
  found ctrl input: \noisy
  found ctrl input: $logic_and$uart/debounce.sv:77$30_Y
  found state code: 2'00
  found state code: 2'11
  found state code: 2'10
  found ctrl input: $logic_and$uart/debounce.sv:59$25_Y
  found ctrl input: $logic_and$uart/debounce.sv:61$26_Y
  found state code: 2'01
  found ctrl output: $procmux$1584_CMP
  found ctrl output: $procmux$1604_CMP
  found ctrl output: $procmux$1629_CMP
  found ctrl output: $procmux$1663_CMP
  ctrl inputs: { $logic_and$uart/debounce.sv:77$30_Y $logic_and$uart/debounce.sv:61$26_Y $logic_and$uart/debounce.sv:59$25_Y \noisy \reset }
  ctrl outputs: { $procmux$1663_CMP $procmux$1629_CMP $procmux$1604_CMP $procmux$1584_CMP \ns }
  transition:       2'00 5'---00 ->       2'00 6'100000
  transition:       2'00 5'---10 ->       2'01 6'100001
  transition:       2'00 5'----1 ->       2'00 6'100000
  transition:       2'10 5'---00 ->       2'11 6'001011
  transition:       2'10 5'---10 ->       2'10 6'001010
  transition:       2'10 5'----1 ->       2'00 6'001000
  transition:       2'01 5'---00 ->       2'00 6'010000
  transition:       2'01 5'-0010 -> INVALID_STATE(2'0x) 6'01000x  <ignored invalid transition!>
  transition:       2'01 5'-1010 ->       2'10 6'010010
  transition:       2'01 5'--110 ->       2'01 6'010001
  transition:       2'01 5'----1 ->       2'00 6'010000
  transition:       2'11 5'0--00 ->       2'00 6'000100
  transition:       2'11 5'1--00 ->       2'11 6'000111
  transition:       2'11 5'---10 ->       2'10 6'000110
  transition:       2'11 5'----1 ->       2'00 6'000100
Extracting FSM `\cs' from module `\tx'.
  found $dff cell for state register: $procdff$2013
  root of input selection tree: \ns
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \Reset
  found ctrl input: $procmux$1705_CMP
  found ctrl input: $procmux$1715_CMP
  found ctrl input: $procmux$1726_CMP
  found ctrl input: $procmux$1741_CMP
  found ctrl input: $procmux$1792_CMP
  found ctrl input: $procmux$1819_CMP
  found ctrl input: \Send
  found state code: 3'000
  found state code: 3'101
  found ctrl input: \timerDone
  found state code: 3'100
  found state code: 3'011
  found ctrl input: $logic_and$uart/tx.sv:96$17_Y
  found state code: 3'010
  found state code: 3'001
  found ctrl output: $procmux$1705_CMP
  found ctrl output: $procmux$1715_CMP
  found ctrl output: $procmux$1726_CMP
  found ctrl output: $procmux$1741_CMP
  found ctrl output: $procmux$1792_CMP
  found ctrl output: $procmux$1819_CMP
  ctrl inputs: { $logic_and$uart/tx.sv:96$17_Y \timerDone \Send \Reset }
  ctrl outputs: { $procmux$1819_CMP $procmux$1792_CMP $procmux$1741_CMP $procmux$1726_CMP $procmux$1715_CMP $procmux$1705_CMP \ns }
  transition:      3'000 4'--00 ->      3'000 9'100000000
  transition:      3'000 4'--10 ->      3'001 9'100000001
  transition:      3'000 4'---1 ->      3'000 9'100000000
  transition:      3'100 4'-0-0 ->      3'100 9'000010100
  transition:      3'100 4'-1-0 ->      3'101 9'000010101
  transition:      3'100 4'---1 ->      3'000 9'000010000
  transition:      3'010 4'0--0 ->      3'010 9'001000010
  transition:      3'010 4'1--0 ->      3'011 9'001000011
  transition:      3'010 4'---1 ->      3'000 9'001000000
  transition:      3'001 4'-0-0 ->      3'001 9'010000001
  transition:      3'001 4'-1-0 ->      3'010 9'010000010
  transition:      3'001 4'---1 ->      3'000 9'010000000
  transition:      3'101 4'--00 ->      3'000 9'000001000
  transition:      3'101 4'--10 ->      3'101 9'000001101
  transition:      3'101 4'---1 ->      3'000 9'000001000
  transition:      3'011 4'-0-0 ->      3'011 9'000100011
  transition:      3'011 4'-1-0 ->      3'100 9'000100100
  transition:      3'011 4'---1 ->      3'000 9'000100000

7.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\cs$2027' from module `\debounce'.
Optimizing FSM `$fsm$\cs$2033' from module `\tx'.

7.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
Finding unused cells or wires in module \debounce..
Finding unused cells or wires in module \tx..
Finding unused cells or wires in module \tx_top..
Removed 29 unused cells and 29 unused wires.
<suppressed ~31 debug messages>

7.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\cs$2027' from module `\debounce'.
  Removing unused output signal \ns [0].
  Removing unused output signal \ns [1].
Optimizing FSM `$fsm$\cs$2033' from module `\tx'.
  Removing unused output signal \ns [0].
  Removing unused output signal \ns [1].
  Removing unused output signal \ns [2].
  Removing unused output signal $procmux$1715_CMP.

7.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\cs$2027' from module `\debounce' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\cs$2033' from module `\tx' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> -----1
  100 -> ----1-
  010 -> ---1--
  001 -> --1---
  101 -> -1----
  011 -> 1-----

7.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\cs$2027' from module `debounce':
-------------------------------------

  Information on FSM $fsm$\cs$2027 (\cs):

  Number of input signals:    5
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \reset
    1: \noisy
    2: $logic_and$uart/debounce.sv:59$25_Y
    3: $logic_and$uart/debounce.sv:61$26_Y
    4: $logic_and$uart/debounce.sv:77$30_Y

  Output signals:
    0: $procmux$1584_CMP
    1: $procmux$1604_CMP
    2: $procmux$1629_CMP
    3: $procmux$1663_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'---00   ->     0 4'1000
      1:     0 5'----1   ->     0 4'1000
      2:     0 5'---10   ->     2 4'1000
      3:     1 5'----1   ->     0 4'0010
      4:     1 5'---10   ->     1 4'0010
      5:     1 5'---00   ->     3 4'0010
      6:     2 5'---00   ->     0 4'0100
      7:     2 5'----1   ->     0 4'0100
      8:     2 5'-1010   ->     1 4'0100
      9:     2 5'--110   ->     2 4'0100
     10:     3 5'0--00   ->     0 4'0001
     11:     3 5'----1   ->     0 4'0001
     12:     3 5'---10   ->     1 4'0001
     13:     3 5'1--00   ->     3 4'0001

-------------------------------------

FSM `$fsm$\cs$2033' from module `tx':
-------------------------------------

  Information on FSM $fsm$\cs$2033 (\cs):

  Number of input signals:    4
  Number of output signals:   5
  Number of state bits:       6

  Input signals:
    0: \Reset
    1: \Send
    2: \timerDone
    3: $logic_and$uart/tx.sv:96$17_Y

  Output signals:
    0: $procmux$1705_CMP
    1: $procmux$1726_CMP
    2: $procmux$1741_CMP
    3: $procmux$1792_CMP
    4: $procmux$1819_CMP

  State encoding:
    0:   6'-----1  <RESET STATE>
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'--00   ->     0 5'10000
      1:     0 4'---1   ->     0 5'10000
      2:     0 4'--10   ->     3 5'10000
      3:     1 4'---1   ->     0 5'00000
      4:     1 4'-0-0   ->     1 5'00000
      5:     1 4'-1-0   ->     4 5'00000
      6:     2 4'---1   ->     0 5'00100
      7:     2 4'0--0   ->     2 5'00100
      8:     2 4'1--0   ->     5 5'00100
      9:     3 4'---1   ->     0 5'01000
     10:     3 4'-1-0   ->     2 5'01000
     11:     3 4'-0-0   ->     3 5'01000
     12:     4 4'--00   ->     0 5'00001
     13:     4 4'---1   ->     0 5'00001
     14:     4 4'--10   ->     4 5'00001
     15:     5 4'---1   ->     0 5'00010
     16:     5 4'-1-0   ->     1 5'00010
     17:     5 4'-0-0   ->     5 5'00010

-------------------------------------

7.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\cs$2027' from module `\debounce'.
Mapping FSM `$fsm$\cs$2033' from module `\tx'.

7.12. Executing OPT pass (performing simple optimizations).

7.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
Optimizing module debounce.
<suppressed ~4 debug messages>
Optimizing module tx.
<suppressed ~6 debug messages>
Optimizing module tx_top.

7.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter'.
Finding identical cells in module `\debounce'.
<suppressed ~12 debug messages>
Finding identical cells in module `\tx'.
<suppressed ~15 debug messages>
Finding identical cells in module `\tx_top'.
Removed a total of 9 cells.

7.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \debounce..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \tx_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

7.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
  Optimizing cells in module \debounce.
  Optimizing cells in module \tx.
  Optimizing cells in module \tx_top.
Performed a total of 0 changes.

7.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter'.
Finding identical cells in module `\debounce'.
Finding identical cells in module `\tx'.
Finding identical cells in module `\tx_top'.
Removed a total of 0 cells.

7.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$2011 ($dff) from module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter (D = $procmux$1572_Y, Q = \count, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2145 ($sdff) from module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter (D = $add$uart/mod_counter.sv:30$34_Y [18:0], Q = \count).
Adding SRST signal on $procdff$2016 ($dff) from module tx (D = $add$uart/tx.sv:34$7_Y [13:0], Q = \count, rval = 14'00000000000000).
Adding SRST signal on $procdff$2015 ($dff) from module tx (D = $procmux$1930_Y, Q = \bitCount, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2148 ($sdff) from module tx (D = $add$uart/tx.sv:44$11_Y [3:0], Q = \bitCount).
Adding SRST signal on $procdff$2014 ($dff) from module tx (D = $procmux$1925_Y, Q = \Sout, rval = 1'0).

7.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
Finding unused cells or wires in module \debounce..
Finding unused cells or wires in module \tx..
Finding unused cells or wires in module \tx_top..
Removed 6 unused cells and 33 unused wires.
<suppressed ~11 debug messages>

7.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
Optimizing module debounce.
Optimizing module tx.
Optimizing module tx_top.

7.12.9. Rerunning OPT passes. (Maybe there is more to do..)

7.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \debounce..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \tx_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

7.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
  Optimizing cells in module \debounce.
  Optimizing cells in module \tx.
  Optimizing cells in module \tx_top.
Performed a total of 0 changes.

7.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter'.
Finding identical cells in module `\debounce'.
Finding identical cells in module `\tx'.
Finding identical cells in module `\tx_top'.
Removed a total of 0 cells.

7.12.13. Executing OPT_DFF pass (perform DFF optimizations).

7.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
Finding unused cells or wires in module \debounce..
Finding unused cells or wires in module \tx..
Finding unused cells or wires in module \tx_top..

7.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
Optimizing module debounce.
Optimizing module tx.
Optimizing module tx_top.

7.12.16. Finished OPT passes. (There is nothing left to do.)

7.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.$add$uart/mod_counter.sv:30$34 ($add).
Removed top 13 bits (of 32) from port Y of cell $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.$add$uart/mod_counter.sv:30$34 ($add).
Removed top 31 bits (of 32) from mux cell $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.$ternary$uart/mod_counter.sv:33$37 ($mux).
Removed top 13 bits (of 32) from wire $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.$add$uart/mod_counter.sv:30$34_Y.
Removed top 31 bits (of 32) from port B of cell tx.$add$uart/tx.sv:34$7 ($add).
Removed top 18 bits (of 32) from port Y of cell tx.$add$uart/tx.sv:34$7 ($add).
Removed top 1 bits (of 14) from port B of cell tx.$eq$uart/tx.sv:37$8 ($eq).
Removed top 31 bits (of 32) from mux cell tx.$ternary$uart/tx.sv:37$9 ($mux).
Removed top 31 bits (of 32) from port B of cell tx.$add$uart/tx.sv:44$11 ($add).
Removed top 28 bits (of 32) from port Y of cell tx.$add$uart/tx.sv:44$11 ($add).
Removed top 1 bits (of 4) from port B of cell tx.$eq$uart/tx.sv:45$12 ($eq).
Removed top 18 bits (of 32) from wire tx.$add$uart/tx.sv:34$7_Y.

7.14. Executing PEEPOPT pass (run peephole optimizers).

7.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
Finding unused cells or wires in module \debounce..
Finding unused cells or wires in module \tx..
Finding unused cells or wires in module \tx_top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~2 debug messages>

7.16. Executing PMUX2SHIFTX pass.

7.17. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

7.18. Executing TECHMAP pass (map to technology primitives).

7.18.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/mul2dsp.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

7.18.2. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/xc7_dsp_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/xc7_dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL25X18'.
Successfully finished Verilog frontend.

7.18.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

7.19. Executing OPT_EXPR pass (perform const folding).

7.20. Executing WREDUCE pass (reducing word size of cells).

7.21. Executing XILINX_DSP pass (pack resources into DSPs).

7.22. Executing TECHMAP pass (map to technology primitives).

7.22.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/cmp2lut.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

7.22.2. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/cmp2lcu.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/cmp2lcu.v' to AST representation.
Generating RTLIL representation for module `\_80_lcu_cmp_'.
Generating RTLIL representation for module `\$__CMP2LCU'.
Successfully finished Verilog frontend.

7.22.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

7.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter:
  creating $macc model for $add$uart/mod_counter.sv:30$34 ($add).
  creating $alu model for $macc $add$uart/mod_counter.sv:30$34.
  creating $alu cell for $add$uart/mod_counter.sv:30$34: $auto$alumacc.cc:485:replace_alu$2155
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module debounce:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module tx:
  creating $macc model for $add$uart/tx.sv:34$7 ($add).
  creating $macc model for $add$uart/tx.sv:44$11 ($add).
  creating $alu model for $macc $add$uart/tx.sv:44$11.
  creating $alu model for $macc $add$uart/tx.sv:34$7.
  creating $alu cell for $add$uart/tx.sv:34$7: $auto$alumacc.cc:485:replace_alu$2158
  creating $alu cell for $add$uart/tx.sv:44$11: $auto$alumacc.cc:485:replace_alu$2161
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module tx_top:
  created 0 $alu and 0 $macc cells.

7.24. Executing SHARE pass (SAT-based resource sharing).

7.25. Executing OPT pass (performing simple optimizations).

7.25.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
Optimizing module debounce.
Optimizing module tx.
Optimizing module tx_top.

7.25.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter'.
Finding identical cells in module `\debounce'.
Finding identical cells in module `\tx'.
Finding identical cells in module `\tx_top'.
Removed a total of 0 cells.

7.25.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \debounce..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \tx_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

7.25.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
  Optimizing cells in module \debounce.
  Optimizing cells in module \tx.
  Optimizing cells in module \tx_top.
Performed a total of 0 changes.

7.25.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter'.
Finding identical cells in module `\debounce'.
Finding identical cells in module `\tx'.
Finding identical cells in module `\tx_top'.
Removed a total of 0 cells.

7.25.6. Executing OPT_DFF pass (perform DFF optimizations).

7.25.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
Finding unused cells or wires in module \debounce..
Finding unused cells or wires in module \tx..
Finding unused cells or wires in module \tx_top..

7.25.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
Optimizing module debounce.
Optimizing module tx.
Optimizing module tx_top.

7.25.9. Finished OPT passes. (There is nothing left to do.)

7.26. Executing MEMORY pass.

7.26.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

7.26.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

7.26.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

7.26.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

7.26.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

7.26.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
Finding unused cells or wires in module \debounce..
Finding unused cells or wires in module \tx..
Finding unused cells or wires in module \tx_top..

7.26.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.26.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

7.26.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
Finding unused cells or wires in module \debounce..
Finding unused cells or wires in module \tx..
Finding unused cells or wires in module \tx_top..

7.26.10. Executing MEMORY_COLLECT pass (generating $mem cells).

7.27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
Finding unused cells or wires in module \debounce..
Finding unused cells or wires in module \tx..
Finding unused cells or wires in module \tx_top..

7.28. Executing MEMORY_LIBMAP pass (mapping memories to cells).

7.29. Executing TECHMAP pass (map to technology primitives).

7.29.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/lutrams_xc5v_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/lutrams_xc5v_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_SP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_DP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_QP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_OP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_SDP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_64X8SW_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_32X16DR8_'.
Successfully finished Verilog frontend.

7.29.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~9 debug messages>

7.30. Executing TECHMAP pass (map to technology primitives).

7.30.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/brams_xc6v_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/brams_xc6v_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_BLOCKRAM_TDP_'.
Generating RTLIL representation for module `\$__XILINX_BLOCKRAM_SDP_'.
Successfully finished Verilog frontend.

7.30.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

7.31. Executing OPT pass (performing simple optimizations).

7.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
<suppressed ~1 debug messages>
Optimizing module debounce.
<suppressed ~3 debug messages>
Optimizing module tx.
<suppressed ~10 debug messages>
Optimizing module tx_top.

7.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter'.
Finding identical cells in module `\debounce'.
Finding identical cells in module `\tx'.
Finding identical cells in module `\tx_top'.
Removed a total of 0 cells.

7.31.3. Executing OPT_DFF pass (perform DFF optimizations).

7.31.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
Finding unused cells or wires in module \debounce..
Finding unused cells or wires in module \tx..
Finding unused cells or wires in module \tx_top..
Removed 1 unused cells and 11 unused wires.
<suppressed ~4 debug messages>

7.31.5. Finished fast OPT passes.

7.32. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

7.33. Executing OPT pass (performing simple optimizations).

7.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
Optimizing module debounce.
Optimizing module tx.
Optimizing module tx_top.

7.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter'.
Finding identical cells in module `\debounce'.
Finding identical cells in module `\tx'.
Finding identical cells in module `\tx_top'.
Removed a total of 0 cells.

7.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \debounce..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \tx_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

7.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
  Optimizing cells in module \debounce.
  Optimizing cells in module \tx.
  Optimizing cells in module \tx_top.
Performed a total of 0 changes.

7.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter'.
Finding identical cells in module `\debounce'.
Finding identical cells in module `\tx'.
Finding identical cells in module `\tx_top'.
Removed a total of 0 cells.

7.33.6. Executing OPT_SHARE pass.

7.33.7. Executing OPT_DFF pass (perform DFF optimizations).

7.33.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
Finding unused cells or wires in module \debounce..
Finding unused cells or wires in module \tx..
Finding unused cells or wires in module \tx_top..

7.33.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
Optimizing module debounce.
Optimizing module tx.
Optimizing module tx_top.

7.33.10. Finished OPT passes. (There is nothing left to do.)

7.34. Executing XILINX_SRL pass (Xilinx shift register extraction).

7.35. Executing TECHMAP pass (map to technology primitives).

7.35.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/techmap.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.35.2. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/arith_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_xilinx_lcu'.
Generating RTLIL representation for module `\_80_xilinx_alu'.
Successfully finished Verilog frontend.

7.35.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$674141544fade965cf052b5e9d5b65813fc4e151\_80_xilinx_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$constmap:cd83258c7586f89dea16c95441ac2e41d2389dcc$paramod$3e9aa5f6b7ad2b020647b46df1e4d7b7b7fa111e\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $reduce_xnor.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$a97e347dfc5cddc54a0f40403553db7b2f4b3492\_80_xilinx_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$85c3b546236e013020cf2106abd98e7ebbbaf3c6\_80_xilinx_alu for cells of type $alu.
No more expansions possible.
<suppressed ~383 debug messages>

7.36. Executing OPT pass (performing simple optimizations).

7.36.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
<suppressed ~57 debug messages>
Optimizing module debounce.
<suppressed ~12 debug messages>
Optimizing module tx.
<suppressed ~62 debug messages>
Optimizing module tx_top.

7.36.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter'.
<suppressed ~24 debug messages>
Finding identical cells in module `\debounce'.
<suppressed ~21 debug messages>
Finding identical cells in module `\tx'.
<suppressed ~30 debug messages>
Finding identical cells in module `\tx_top'.
Removed a total of 25 cells.

7.36.3. Executing OPT_DFF pass (perform DFF optimizations).

7.36.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
Finding unused cells or wires in module \debounce..
Finding unused cells or wires in module \tx..
Finding unused cells or wires in module \tx_top..
Removed 37 unused cells and 106 unused wires.
<suppressed ~40 debug messages>

7.36.5. Finished fast OPT passes.

7.37. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port tx_top.btnc using IBUF.
Mapping port tx_top.btnu using IBUF.
Mapping port tx_top.clk using IBUF.
Mapping port tx_top.led using OBUF.
Mapping port tx_top.sw using IBUF.
Mapping port tx_top.tx_out using OBUF.

7.38. Executing TECHMAP pass (map to technology primitives).

7.38.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/techmap.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.38.2. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/cells_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

7.38.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~74 debug messages>
Removed 0 unused cells and 1 unused wires.

7.39. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

7.40. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
Optimizing module debounce.
Optimizing module tx.
Optimizing module tx_top.

7.41. Executing ABC pass (technology mapping using ABC).

7.41.1. Extracting gate netlist of module `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter' to `<abc-temp-dir>/input.blif'..
Extracted 29 gates and 50 wires to a netlist network with 21 inputs and 3 outputs.

7.41.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

7.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        8
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:        3
Removing temp directory.

7.41.2. Extracting gate netlist of module `\debounce' to `<abc-temp-dir>/input.blif'..
Extracted 40 gates and 48 wires to a netlist network with 7 inputs and 6 outputs.

7.41.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

7.41.2.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        6
ABC RESULTS:        internal signals:       35
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        6
Removing temp directory.

7.41.3. Extracting gate netlist of module `\tx' to `<abc-temp-dir>/input.blif'..
Extracted 89 gates and 125 wires to a netlist network with 34 inputs and 14 outputs.

7.41.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

7.41.3.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       32
ABC RESULTS:        internal signals:       77
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       14
Removing temp directory.

7.41.4. Extracting gate netlist of module `\tx_top' to `<abc-temp-dir>/input.blif'..
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 10 outputs.

7.41.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

7.41.4.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       10
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       10
Removing temp directory.
Removed 0 unused cells and 187 unused wires.

7.42. Executing TECHMAP pass (map to technology primitives).

7.42.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/ff_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_NPP_'.
Generating RTLIL representation for module `\$_DLATCH_PPP_'.
Successfully finished Verilog frontend.

7.42.2. Continuing TECHMAP pass.
Using template $paramod\$_SDFFE_PP0P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_SDFFE_PP0P_.
No more expansions possible.
<suppressed ~79 debug messages>

7.43. Executing XILINX_SRL pass (Xilinx shift register extraction).

7.44. Executing TECHMAP pass (map to technology primitives).

7.44.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/lut_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

7.44.2. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/cells_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

7.44.3. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$6069048ea7c45159713a0558424cdfb243a46dfe\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$c008a0e04a619fae7dc24ad8d9ced1ac0a77c787\$lut for cells of type $lut.
Using template $paramod$200337237619ba4c0bed9a492562f1d1b57fb569\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$cda7cf06d81f0851bd57950e87f0eacd51a3e284\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$9ae0f136c9ed34a2deb323e9b2a3a520eea61514\$lut for cells of type $lut.
Using template $paramod$a7dad16c080c08c1647c7e1b9706a59a123d8bcd\$lut for cells of type $lut.
Using template $paramod$c441dbd41fa7b52ce609b1fb3e8a706905598601\$lut for cells of type $lut.
Using template $paramod$60bf5f1ffe770cb66e7d1da9f480919dc1cc0866\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$7e1cdf545683685dc578354d667bae26970fd500\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$f5c5f595015aee4de78d8a59fd7b7003b8956fde\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$276d6699700e4881c9e2c087e6374f4403fa396b\$lut for cells of type $lut.
Using template $paramod$59d010e8f146c0ca35a13f5fd303308cbeb17b4a\$lut for cells of type $lut.
Using template $paramod$834032d3be6b033259d697b329901106d998ee3c\$lut for cells of type $lut.
Using template $paramod$a3d9d50a26c80b5c42d9b864ac52f329113a426e\$lut for cells of type $lut.
Using template $paramod$766efbb9c7d575cb15515df82a34133ea1198fb6\$lut for cells of type $lut.
Using template $paramod$6474a31b2da0faa69619c2dfbbae8a7ecc7f09da\$lut for cells of type $lut.
Using template $paramod$a2b4ddfa3906001b2ef9f2414d79c3048f2a3a6e\$lut for cells of type $lut.
Using template $paramod$20378b9c2a349473f19d75e003c8a133851bf905\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$c315fd171a22ad0b563d890e3adda172ea240769\$lut for cells of type $lut.
Using template $paramod$f4535f22634139757c392f93683b0465f56620e4\$lut for cells of type $lut.
Using template $paramod$c187115096219bc788e50e334e3a3d6898df0d08\$lut for cells of type $lut.
Using template $paramod$38d2a2bcc73d2ea72c2568e0da203c4189032c5f\$lut for cells of type $lut.
Using template $paramod$2b50782fe8e2b235b61b0fb58b3875dc470739c9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$107906fddf7d89ab854e4846eb6fd13bd75a6fed\$lut for cells of type $lut.
Using template $paramod$23716aa09ed3bf61ffdd7599ca5941804cdab3ca\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$7562591c3bc7c6604ad78ee509201bbf2678b52a\$lut for cells of type $lut.
Using template $paramod$01cbc9f2eb2cc4241ded6de72b111cacf10027fe\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~630 debug messages>

7.45. Executing XILINX_DFFOPT pass (optimize FF control signal usage).
Optimizing FFs in $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
Optimizing FFs in debounce.
Optimizing FFs in tx.
Optimizing FFs in tx_top.

7.46. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
  Optimizing lut $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
Optimizing LUTs in debounce.
Optimizing LUTs in tx.
  Optimizing lut $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 3)
  Optimizing lut $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 3)
  Optimizing lut $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
Optimizing LUTs in tx_top.

7.47. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting BUFG on tx_top.$iopadmap$clk[0].
Removed 0 unused cells and 481 unused wires.

7.48. Executing HIERARCHY pass (managing design hierarchy).

7.48.1. Analyzing design hierarchy..
Top module:  \tx_top
Used module:     \debounce
Used module:         $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter
Used module:     \tx

7.48.2. Analyzing design hierarchy..
Top module:  \tx_top
Used module:     \debounce
Used module:         $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter
Used module:     \tx
Removed 0 unused modules.

7.49. Printing statistics.

=== $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter ===

   Number of wires:                 15
   Number of wire bits:            130
   Number of public wires:           5
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     CARRY4                          5
     FDRE                           19
     INV                             1
     LUT2                            2
     LUT4                            2
     LUT5                            1
     LUT6                            2
     MUXF7                           2
     MUXF8                           1

   Estimated number of LCs:          5

=== debounce ===

   Number of wires:                 12
   Number of wire bits:             33
   Number of public wires:           8
   Number of public wire bits:      29
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter      1
     FDRE                            4
     LUT3                            2
     LUT5                            2
     LUT6                            2

   Estimated number of LCs:          6

=== tx ===

   Number of wires:                 44
   Number of wire bits:            177
   Number of public wires:          12
   Number of public wire bits:      40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 72
     CARRY4                          5
     FDRE                           25
     INV                             2
     LUT2                            9
     LUT3                            4
     LUT4                            4
     LUT5                            4
     LUT6                           11
     MUXF7                           6
     MUXF8                           2

   Estimated number of LCs:         24

=== tx_top ===

   Number of wires:                 32
   Number of wire bits:             46
   Number of public wires:          10
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     BUFG                            1
     FDRE                            2
     IBUF                           11
     INV                            10
     OBUF                            9
     debounce                        1
     tx                              1

   Estimated number of LCs:          0

=== design hierarchy ===

   tx_top                            1
     debounce                        1
       $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter      1
     tx                              1

   Number of wires:                103
   Number of wire bits:            386
   Number of public wires:          35
   Number of public wire bits:     116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                150
     BUFG                            1
     CARRY4                         10
     FDRE                           50
     IBUF                           11
     INV                            13
     LUT2                           11
     LUT3                            6
     LUT4                            6
     LUT5                            7
     LUT6                           15
     MUXF7                           8
     MUXF8                           3
     OBUF                            9

   Estimated number of LCs:         34

7.50. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter...
Checking module debounce...
Checking module tx...
Checking module tx_top...
Found and reported 0 problems.

8. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter...
Checking module debounce...
Checking module tx...
Checking module tx_top...
Found and reported 0 problems.

9. Executing SCC pass (detecting logic loops).
Found an SCC: $auto$ff.cc:262:slice$3025 $auto$ff.cc:262:slice$3026 $abc$3234$auto$blifparse.cc:515:parse_blif$3242 $auto$ff.cc:262:slice$3024 $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[0].genblk1.carry4 $auto$ff.cc:262:slice$3027 $auto$ff.cc:262:slice$3029 $auto$ff.cc:262:slice$3030 $auto$ff.cc:262:slice$3032 $auto$ff.cc:262:slice$3035 $auto$ff.cc:262:slice$3033 $auto$ff.cc:262:slice$3037 $auto$ff.cc:262:slice$3041 $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 $auto$ff.cc:262:slice$3040 $abc$3234$auto$blifparse.cc:515:parse_blif$3237 $auto$ff.cc:262:slice$3042 $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[4].genblk1.carry4 $abc$3234$auto$blifparse.cc:515:parse_blif$3238 $auto$ff.cc:262:slice$3036 $abc$3234$auto$blifparse.cc:515:parse_blif$3239 $auto$ff.cc:262:slice$3038 $auto$ff.cc:262:slice$3039 $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[3].genblk1.carry4 $auto$ff.cc:262:slice$3034 $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[2].genblk1.carry4 $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[1].genblk1.carry4 $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8 $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 $auto$ff.cc:262:slice$3028 $abc$3234$auto$blifparse.cc:515:parse_blif$3241 $abc$3234$auto$blifparse.cc:515:parse_blif$3240 $auto$ff.cc:262:slice$3031
Found 1 SCCs in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
Found an SCC: $auto$ff.cc:262:slice$2942 $abc$3243$auto$blifparse.cc:515:parse_blif$3247 $auto$ff.cc:262:slice$2944 $abc$3243$auto$blifparse.cc:515:parse_blif$3244 timer $abc$3243$auto$blifparse.cc:515:parse_blif$3248 $auto$ff.cc:262:slice$2945 $abc$3243$auto$blifparse.cc:515:parse_blif$3245 $abc$3243$auto$blifparse.cc:515:parse_blif$3246 $auto$ff.cc:262:slice$2943
Found 1 SCCs in module debounce.
Found an SCC: $auto$ff.cc:262:slice$2745 $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 $auto$ff.cc:262:slice$2746 $auto$ff.cc:262:slice$2747 $auto$ff.cc:262:slice$2750 $auto$ff.cc:262:slice$2753 $auto$ff.cc:262:slice$2751 $auto$ff.cc:262:slice$2752 $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[2].genblk1.carry4 $abc$3250$auto$blifparse.cc:515:parse_blif$3270 $auto$ff.cc:262:slice$2749 $auto$ff.cc:262:slice$2748 $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[1].genblk1.carry4 $auto$ff.cc:262:slice$2743 $abc$3250$auto$blifparse.cc:515:parse_blif$3267 $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 $abc$3250$auto$blifparse.cc:515:parse_blif$3282 $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 $auto$ff.cc:262:slice$2742 $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[0].genblk1.carry4 $auto$ff.cc:262:slice$2744 $abc$3250$auto$blifparse.cc:515:parse_blif$3269 $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8 $abc$3250$auto$blifparse.cc:515:parse_blif$3262 $auto$ff.cc:262:slice$2736 $abc$3250$auto$blifparse.cc:515:parse_blif$3263 $abc$3250$auto$blifparse.cc:515:parse_blif$3259 $abc$3250$auto$blifparse.cc:515:parse_blif$3266 $auto$ff.cc:262:slice$2795 $auto$ff.cc:262:slice$2794 $auto$ff.cc:262:slice$2796 $auto$alumacc.cc:485:replace_alu$2161.genblk1.slice[0].genblk1.carry4 $abc$3250$auto$blifparse.cc:515:parse_blif$3281 $abc$3250$auto$blifparse.cc:515:parse_blif$3272 $auto$ff.cc:262:slice$2734 $abc$3250$auto$blifparse.cc:515:parse_blif$3257 $auto$ff.cc:262:slice$2738 $abc$3250$auto$blifparse.cc:515:parse_blif$3254 $abc$3250$auto$blifparse.cc:515:parse_blif$3261 $auto$ff.cc:262:slice$2735 $abc$3250$auto$blifparse.cc:515:parse_blif$3260 $abc$3250$auto$blifparse.cc:515:parse_blif$3255 $auto$ff.cc:262:slice$2793 $abc$3250$auto$blifparse.cc:515:parse_blif$3271 $abc$3250$auto$blifparse.cc:515:parse_blif$3268 $auto$ff.cc:262:slice$2755 $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[3].genblk1.carry4 $auto$ff.cc:262:slice$2754 $abc$3250$auto$blifparse.cc:515:parse_blif$3265 $abc$3250$auto$blifparse.cc:515:parse_blif$3264 $auto$ff.cc:262:slice$2733 $abc$3250$auto$blifparse.cc:515:parse_blif$3256 $auto$ff.cc:262:slice$2737 $abc$3250$auto$blifparse.cc:515:parse_blif$3251 $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1
Found 1 SCCs in module tx.
Found 0 SCCs in module tx_top.
Found 3 SCCs.

10. Executing BLIF backend.

11. Executing APPLY TMR Pass
Identifying cells to replicate
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3235 of type LUT5 will be replicated
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 of type MUXF7 will be replicated
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 of type LUT6 will be replicated
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 of type MUXF7 will be replicated
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8 of type MUXF8 will be replicated
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3237 of type LUT4 will be replicated
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3238 of type LUT2 will be replicated
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3239 of type LUT2 will be replicated
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3240 of type LUT4 will be replicated
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3241 of type LUT6 will be replicated
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3242 of type INV will be replicated
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[0].genblk1.carry4 of type CARRY4 will be replicated
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[1].genblk1.carry4 of type CARRY4 will be replicated
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[2].genblk1.carry4 of type CARRY4 will be replicated
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[3].genblk1.carry4 of type CARRY4 will be replicated
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[4].genblk1.carry4 of type CARRY4 will be replicated
Cell $auto$ff.cc:262:slice$3024 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$3025 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$3026 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$3027 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$3028 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$3029 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$3030 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$3031 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$3032 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$3033 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$3034 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$3035 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$3036 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$3037 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$3038 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$3039 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$3040 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$3041 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$3042 of type FDRE will be replicated
Checking wires for cell $abc$3234$auto$blifparse.cc:515:parse_blif$3235
	Wire rolling_over[0] will be replicated
Checking wires for cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7
	Wire $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0[0] will be replicated
Checking wires for cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1
	Wire $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1[0] will be replicated
Checking wires for cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7
	Wire $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1[0] will be replicated
Checking wires for cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8
	Wire $techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A[4] will be replicated
Checking wires for cell $abc$3234$auto$blifparse.cc:515:parse_blif$3237
	Wire $techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A[0] will be replicated
Checking wires for cell $abc$3234$auto$blifparse.cc:515:parse_blif$3238
	Wire $techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A[1] will be replicated
Checking wires for cell $abc$3234$auto$blifparse.cc:515:parse_blif$3239
	Wire $techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A[2] will be replicated
Checking wires for cell $abc$3234$auto$blifparse.cc:515:parse_blif$3240
	Wire $techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A[3] will be replicated
Checking wires for cell $abc$3234$auto$blifparse.cc:515:parse_blif$3241
	Wire $abc$3234$logic_or$uart/mod_counter.sv:27$33_Y[0] will be replicated
Checking wires for cell $abc$3234$auto$blifparse.cc:515:parse_blif$3242
	Wire $auto$alumacc.cc:485:replace_alu$2155.X[0] will be replicated
Checking wires for cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[0].genblk1.carry4
	Wire $auto$alumacc.cc:485:replace_alu$2155.CO[0] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.CO[1] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.CO[2] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.CO[3] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.Y[0] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.Y[1] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.Y[2] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.Y[3] will be replicated
Checking wires for cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[1].genblk1.carry4
	Wire $auto$alumacc.cc:485:replace_alu$2155.CO[4] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.CO[5] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.CO[6] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.CO[7] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.Y[4] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.Y[5] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.Y[6] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.Y[7] will be replicated
Checking wires for cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[2].genblk1.carry4
	Wire $auto$alumacc.cc:485:replace_alu$2155.CO[8] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.CO[9] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.CO[10] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.CO[11] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.Y[8] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.Y[9] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.Y[10] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.Y[11] will be replicated
Checking wires for cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[3].genblk1.carry4
	Wire $auto$alumacc.cc:485:replace_alu$2155.CO[12] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.CO[13] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.CO[14] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.CO[15] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.Y[12] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.Y[13] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.Y[14] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.Y[15] will be replicated
Checking wires for cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[4].genblk1.carry4
	Wire $auto$alumacc.cc:485:replace_alu$2155.CO[16] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.CO[17] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.CO[18] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.genblk1.C[19] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.Y[16] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.Y[17] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.Y[18] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2155.genblk1.O[19] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$3024
	Wire count[0] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$3025
	Wire count[1] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$3026
	Wire count[2] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$3027
	Wire count[3] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$3028
	Wire count[4] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$3029
	Wire count[5] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$3030
	Wire count[6] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$3031
	Wire count[7] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$3032
	Wire count[8] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$3033
	Wire count[9] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$3034
	Wire count[10] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$3035
	Wire count[11] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$3036
	Wire count[12] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$3037
	Wire count[13] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$3038
	Wire count[14] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$3039
	Wire count[15] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$3040
	Wire count[16] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$3041
	Wire count[17] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$3042
	Wire count[18] will be replicated

Identifying cells to replicate
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3244 of type LUT5 will be replicated
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3245 of type LUT5 will be replicated
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3246 of type LUT6 will be replicated
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3247 of type LUT6 will be replicated
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3248 of type LUT3 will be replicated
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3249 of type LUT3 will be replicated
Cell $auto$ff.cc:262:slice$2942 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2943 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2944 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2945 of type FDRE will be replicated
Checking wires for cell $abc$3243$auto$blifparse.cc:515:parse_blif$3244
	Wire $abc$3243$auto$fsm_map.cc:170:map_fsm$2041[2][0] will be replicated
Checking wires for cell $abc$3243$auto$blifparse.cc:515:parse_blif$3245
	Wire $abc$3243$auto$fsm_map.cc:170:map_fsm$2041[3][0] will be replicated
Checking wires for cell $abc$3243$auto$blifparse.cc:515:parse_blif$3246
	Wire $abc$3243$auto$fsm_map.cc:170:map_fsm$2041[1][0] will be replicated
Checking wires for cell $abc$3243$auto$blifparse.cc:515:parse_blif$3247
	Wire $abc$3243$auto$fsm_map.cc:170:map_fsm$2041[0][0] will be replicated
Checking wires for cell $abc$3243$auto$blifparse.cc:515:parse_blif$3248
	Wire clrTimer[0] will be replicated
Checking wires for cell $abc$3243$auto$blifparse.cc:515:parse_blif$3249
	Wire debounced[0] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2942
	Wire cs[0] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2943
	Wire cs[1] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2944
	Wire cs[2] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2945
	Wire cs[3] will be replicated

Identifying cells to replicate
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3251 of type LUT6 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 of type LUT6 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 of type MUXF7 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 of type LUT6 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 of type MUXF7 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3254 of type LUT6 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3255 of type LUT4 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3256 of type LUT4 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3257 of type LUT5 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 of type MUXF7 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 of type LUT6 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 of type MUXF7 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8 of type MUXF8 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3259 of type LUT6 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3260 of type LUT5 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3261 of type LUT2 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3262 of type LUT2 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3263 of type LUT5 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3264 of type LUT2 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3265 of type LUT3 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3266 of type LUT6 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3267 of type LUT6 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3268 of type LUT2 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3269 of type LUT2 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3270 of type LUT4 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3271 of type LUT5 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3272 of type LUT6 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3273 of type LUT2 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 of type LUT3 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 of type MUXF7 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 of type LUT3 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 of type LUT3 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 of type MUXF7 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8 of type MUXF8 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3275 of type LUT2 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3276 of type LUT2 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3277 of type LUT4 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3278 of type LUT2 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3279 of type LUT6 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3280 of type LUT6 will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3281 of type INV will be replicated
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3282 of type INV will be replicated
Cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[0].genblk1.carry4 of type CARRY4 will be replicated
Cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[1].genblk1.carry4 of type CARRY4 will be replicated
Cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[2].genblk1.carry4 of type CARRY4 will be replicated
Cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[3].genblk1.carry4 of type CARRY4 will be replicated
Cell $auto$alumacc.cc:485:replace_alu$2161.genblk1.slice[0].genblk1.carry4 of type CARRY4 will be replicated
Cell $auto$ff.cc:262:slice$2733 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2734 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2735 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2736 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2737 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2738 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2742 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2743 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2744 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2745 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2746 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2747 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2748 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2749 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2750 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2751 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2752 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2753 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2754 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2755 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2793 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2794 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2795 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2796 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2797 of type FDRE will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3251
	Wire $abc$3250$auto$fsm_map.cc:170:map_fsm$2087[4][0] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1
	Wire $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1[0] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7
	Wire $techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A[0] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1
	Wire $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1[0] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7
	Wire $techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A[1] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3254
	Wire $abc$3250$auto$fsm_map.cc:170:map_fsm$2087[5][0] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3255
	Wire $techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A[1] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3256
	Wire $abc$3250$auto$fsm_map.cc:170:map_fsm$2087[0][0] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3257
	Wire $abc$3250$auto$fsm_map.cc:170:map_fsm$2087[1][0] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7
	Wire $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0[0] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1
	Wire $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1[0] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7
	Wire $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1[0] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8
	Wire $techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A[2] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3259
	Wire $techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A[3] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3260
	Wire $abc$3250$auto$fsm_map.cc:170:map_fsm$2087[2][0] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3261
	Wire $abc$3250$auto$blifparse.cc:515:parse_blif$3274.A[7] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3262
	Wire startBit[0] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3263
	Wire $abc$3250$auto$fsm_map.cc:170:map_fsm$2087[3][0] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3264
	Wire $techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A[2] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3265
	Wire $abc$3250$logic_or$uart/tx.sv:31$6_Y[0] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3266
	Wire clrBit[0] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3267
	Wire $techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A[4] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3268
	Wire $techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A[1] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3269
	Wire $techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A[2] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3270
	Wire $techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A[3] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3271
	Wire incBit[0] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3272
	Wire $techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A[4] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3273
	Wire Sent[0] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1
	Wire $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1[0] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7
	Wire $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0[0] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0
	Wire $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0[0] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1
	Wire $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1[0] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7
	Wire $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1[0] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8
	Wire $abc$3250$procmux$1925_Y[0] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3275
	Wire $abc$3250$auto$blifparse.cc:515:parse_blif$3274.A[3] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3276
	Wire $abc$3250$auto$blifparse.cc:515:parse_blif$3274.A[4] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3277
	Wire $abc$3250$auto$blifparse.cc:515:parse_blif$3274.A[5] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3278
	Wire $abc$3250$auto$blifparse.cc:515:parse_blif$3274.A[6] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3279
	Wire $abc$3250$auto$blifparse.cc:515:parse_blif$3274.A[1] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3280
	Wire $abc$3250$auto$blifparse.cc:515:parse_blif$3274.A[0] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3281
	Wire $auto$alumacc.cc:485:replace_alu$2161.X[0] will be replicated
Checking wires for cell $abc$3250$auto$blifparse.cc:515:parse_blif$3282
	Wire $auto$alumacc.cc:485:replace_alu$2158.X[0] will be replicated
Checking wires for cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[0].genblk1.carry4
	Wire $auto$alumacc.cc:485:replace_alu$2158.CO[0] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2158.CO[1] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2158.CO[2] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2158.CO[3] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2158.Y[0] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2158.Y[1] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2158.Y[2] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2158.Y[3] will be replicated
Checking wires for cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[1].genblk1.carry4
	Wire $auto$alumacc.cc:485:replace_alu$2158.CO[4] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2158.CO[5] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2158.CO[6] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2158.CO[7] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2158.Y[4] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2158.Y[5] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2158.Y[6] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2158.Y[7] will be replicated
Checking wires for cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[2].genblk1.carry4
	Wire $auto$alumacc.cc:485:replace_alu$2158.CO[8] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2158.CO[9] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2158.CO[10] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2158.CO[11] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2158.Y[8] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2158.Y[9] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2158.Y[10] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2158.Y[11] will be replicated
Checking wires for cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[3].genblk1.carry4
	Wire $auto$alumacc.cc:485:replace_alu$2158.CO[12] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2158.CO[13] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2158.genblk1.C[14] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2158.genblk1.C[15] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2158.Y[12] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2158.Y[13] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2158.genblk1.O[14] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2158.genblk1.O[15] will be replicated
Checking wires for cell $auto$alumacc.cc:485:replace_alu$2161.genblk1.slice[0].genblk1.carry4
	Wire $auto$alumacc.cc:485:replace_alu$2161.CO[0] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2161.CO[1] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2161.CO[2] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2161.CO[3] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2161.Y[0] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2161.Y[1] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2161.Y[2] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$2161.Y[3] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2733
	Wire cs[0] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2734
	Wire cs[1] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2735
	Wire cs[2] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2736
	Wire cs[3] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2737
	Wire cs[4] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2738
	Wire cs[5] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2742
	Wire count[0] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2743
	Wire count[1] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2744
	Wire count[2] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2745
	Wire count[3] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2746
	Wire count[4] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2747
	Wire count[5] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2748
	Wire count[6] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2749
	Wire count[7] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2750
	Wire count[8] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2751
	Wire count[9] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2752
	Wire count[10] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2753
	Wire count[11] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2754
	Wire count[12] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2755
	Wire count[13] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2793
	Wire bitCount[0] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2794
	Wire bitCount[1] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2795
	Wire bitCount[2] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2796
	Wire bitCount[3] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2797
	Wire Sout[0] will be replicated

Identifying cells to replicate
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3284 of type INV will be replicated
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3285 of type INV will be replicated
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3286 of type INV will be replicated
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3287 of type INV will be replicated
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3288 of type INV will be replicated
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3289 of type INV will be replicated
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3290 of type INV will be replicated
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3291 of type INV will be replicated
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3292 of type INV will be replicated
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3293 of type INV will be replicated
Cell $auto$ff.cc:262:slice$2591 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2592 of type FDRE will be replicated
Cell $iopadmap$tx_top.btnc of type IBUF will be replicated
Cell $iopadmap$tx_top.btnu of type IBUF will be replicated
Cell $iopadmap$tx_top.clk of type IBUF will be replicated
Cell $iopadmap$tx_top.sw of type IBUF will be replicated
Cell $iopadmap$tx_top.sw_1 of type IBUF will be replicated
Cell $iopadmap$tx_top.sw_2 of type IBUF will be replicated
Cell $iopadmap$tx_top.sw_3 of type IBUF will be replicated
Cell $iopadmap$tx_top.sw_4 of type IBUF will be replicated
Cell $iopadmap$tx_top.sw_5 of type IBUF will be replicated
Cell $iopadmap$tx_top.sw_6 of type IBUF will be replicated
Cell $iopadmap$tx_top.sw_7 of type IBUF will be replicated
Checking wires for cell $abc$3283$auto$blifparse.cc:515:parse_blif$3284
	Wire reset[0] will be replicated
Checking wires for cell $abc$3283$auto$blifparse.cc:515:parse_blif$3285
	Wire $0\btnc_r[0:0][0] will be replicated
Checking wires for cell $abc$3283$auto$blifparse.cc:515:parse_blif$3286
	Wire $abc$3283$not$uart/tx_top.sv:67$4_Y[0][0] will be replicated
Checking wires for cell $abc$3283$auto$blifparse.cc:515:parse_blif$3287
	Wire $abc$3283$not$uart/tx_top.sv:67$4_Y[1][0] will be replicated
Checking wires for cell $abc$3283$auto$blifparse.cc:515:parse_blif$3288
	Wire $abc$3283$not$uart/tx_top.sv:67$4_Y[2][0] will be replicated
Checking wires for cell $abc$3283$auto$blifparse.cc:515:parse_blif$3289
	Wire $abc$3283$not$uart/tx_top.sv:67$4_Y[3][0] will be replicated
Checking wires for cell $abc$3283$auto$blifparse.cc:515:parse_blif$3290
	Wire $abc$3283$not$uart/tx_top.sv:67$4_Y[4][0] will be replicated
Checking wires for cell $abc$3283$auto$blifparse.cc:515:parse_blif$3291
	Wire $abc$3283$not$uart/tx_top.sv:67$4_Y[5][0] will be replicated
Checking wires for cell $abc$3283$auto$blifparse.cc:515:parse_blif$3292
	Wire $abc$3283$not$uart/tx_top.sv:67$4_Y[6][0] will be replicated
Checking wires for cell $abc$3283$auto$blifparse.cc:515:parse_blif$3293
	Wire $abc$3283$not$uart/tx_top.sv:67$4_Y[7][0] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2591
	Wire btnc_r[0] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2592
	Wire btnc_r2[0] will be replicated
Checking wires for cell $iopadmap$tx_top.btnc
	Wire $techmap3351$abc$3283$auto$blifparse.cc:515:parse_blif$3285.A[0] will be replicated
Checking wires for cell $iopadmap$tx_top.btnu
	Wire $techmap3352$abc$3283$auto$blifparse.cc:515:parse_blif$3284.A[0] will be replicated
Checking wires for cell $iopadmap$tx_top.clk
	Wire $auto$clkbufmap.cc:262:execute$3415[0] will be replicated
Checking wires for cell $iopadmap$tx_top.sw
	Wire $techmap3347$abc$3283$auto$blifparse.cc:515:parse_blif$3286.A[0] will be replicated
Checking wires for cell $iopadmap$tx_top.sw_1
	Wire $techmap3356$abc$3283$auto$blifparse.cc:515:parse_blif$3287.A[0] will be replicated
Checking wires for cell $iopadmap$tx_top.sw_2
	Wire $techmap3355$abc$3283$auto$blifparse.cc:515:parse_blif$3288.A[0] will be replicated
Checking wires for cell $iopadmap$tx_top.sw_3
	Wire $techmap3354$abc$3283$auto$blifparse.cc:515:parse_blif$3289.A[0] will be replicated
Checking wires for cell $iopadmap$tx_top.sw_4
	Wire $techmap3350$abc$3283$auto$blifparse.cc:515:parse_blif$3290.A[0] will be replicated
Checking wires for cell $iopadmap$tx_top.sw_5
	Wire $techmap3353$abc$3283$auto$blifparse.cc:515:parse_blif$3291.A[0] will be replicated
Checking wires for cell $iopadmap$tx_top.sw_6
	Wire $techmap3349$abc$3283$auto$blifparse.cc:515:parse_blif$3292.A[0] will be replicated
Checking wires for cell $iopadmap$tx_top.sw_7
	Wire $techmap3348$abc$3283$auto$blifparse.cc:515:parse_blif$3293.A[0] will be replicated

Identifying additional wires to replicate in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter
Identifying additional wires to replicate in module debounce
Identifying additional wires to replicate in module tx
Identifying additional wires to replicate in module tx_top
Replicating module: $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter
Replicating wires...
Replicated wire $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0 into wire \$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_0
Replicated wire $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0 into wire \$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_1
Replicated wire $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0 into wire \$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_2
Replicated wire $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0
Replicated wire $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1
Replicated wire $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2
Replicated wire $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0
Replicated wire $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1
Replicated wire $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2
Replicated wire $abc$3234$logic_or$uart/mod_counter.sv:27$33_Y into wire \$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_0
Replicated wire $abc$3234$logic_or$uart/mod_counter.sv:27$33_Y into wire \$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_1
Replicated wire $abc$3234$logic_or$uart/mod_counter.sv:27$33_Y into wire \$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_2
Replicated wire $auto$alumacc.cc:485:replace_alu$2155.CO into wire \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0
Replicated wire $auto$alumacc.cc:485:replace_alu$2155.CO into wire \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1
Replicated wire $auto$alumacc.cc:485:replace_alu$2155.CO into wire \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2
Replicated wire $auto$alumacc.cc:485:replace_alu$2155.X into wire \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0
Replicated wire $auto$alumacc.cc:485:replace_alu$2155.X into wire \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1
Replicated wire $auto$alumacc.cc:485:replace_alu$2155.X into wire \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2
Replicated wire $auto$alumacc.cc:485:replace_alu$2155.Y into wire \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0
Replicated wire $auto$alumacc.cc:485:replace_alu$2155.Y into wire \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1
Replicated wire $auto$alumacc.cc:485:replace_alu$2155.Y into wire \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2
Replicated wire $auto$alumacc.cc:485:replace_alu$2155.genblk1.C into wire \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0
Replicated wire $auto$alumacc.cc:485:replace_alu$2155.genblk1.C into wire \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1
Replicated wire $auto$alumacc.cc:485:replace_alu$2155.genblk1.C into wire \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2
Replicated wire $auto$alumacc.cc:485:replace_alu$2155.genblk1.O into wire \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0
Replicated wire $auto$alumacc.cc:485:replace_alu$2155.genblk1.O into wire \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1
Replicated wire $auto$alumacc.cc:485:replace_alu$2155.genblk1.O into wire \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2
Replicated wire $techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A into wire \$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0
Replicated wire $techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A into wire \$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1
Replicated wire $techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A into wire \$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2
Wire clk from module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter is only copied over
Replicated wire count into wire count_TMR_0
Replicated wire count into wire count_TMR_1
Replicated wire count into wire count_TMR_2
Wire increment from module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter is only copied over
Replicated wire reset into wire reset_TMR_0
Replicated wire reset into wire reset_TMR_1
Replicated wire reset into wire reset_TMR_2
Replicated wire rolling_over into wire rolling_over_TMR_0
Replicated wire rolling_over into wire rolling_over_TMR_1
Replicated wire rolling_over into wire rolling_over_TMR_2
Replicating cells in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3235 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3235_TMR_0
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3235 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3235_TMR_1
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3235 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3235_TMR_2
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_0
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_1
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_2
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_0
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_1
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_2
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3237 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3237_TMR_0
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3237 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3237_TMR_1
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3237 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3237_TMR_2
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3238 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3238_TMR_0
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3238 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3238_TMR_1
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3238 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3238_TMR_2
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3239 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3239_TMR_0
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3239 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3239_TMR_1
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3239 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3239_TMR_2
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3240 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3240_TMR_0
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3240 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3240_TMR_1
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3240 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3240_TMR_2
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3241 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3241_TMR_0
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3241 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3241_TMR_1
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3241 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3241_TMR_2
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3242 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3242_TMR_0
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3242 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3242_TMR_1
Replicated cell$abc$3234$auto$blifparse.cc:515:parse_blif$3242 into cell $abc$3234$auto$blifparse.cc:515:parse_blif$3242_TMR_2
Replicated cell$auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[0].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[0].genblk1.carry4_TMR_0
Replicated cell$auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[0].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[0].genblk1.carry4_TMR_1
Replicated cell$auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[0].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[0].genblk1.carry4_TMR_2
Replicated cell$auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[1].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[1].genblk1.carry4_TMR_0
Replicated cell$auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[1].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[1].genblk1.carry4_TMR_1
Replicated cell$auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[1].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[1].genblk1.carry4_TMR_2
Replicated cell$auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[2].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[2].genblk1.carry4_TMR_0
Replicated cell$auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[2].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[2].genblk1.carry4_TMR_1
Replicated cell$auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[2].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[2].genblk1.carry4_TMR_2
Replicated cell$auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[3].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[3].genblk1.carry4_TMR_0
Replicated cell$auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[3].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[3].genblk1.carry4_TMR_1
Replicated cell$auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[3].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[3].genblk1.carry4_TMR_2
Replicated cell$auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[4].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[4].genblk1.carry4_TMR_0
Replicated cell$auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[4].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[4].genblk1.carry4_TMR_1
Replicated cell$auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[4].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[4].genblk1.carry4_TMR_2
Replicated cell$auto$ff.cc:262:slice$3024 into cell $auto$ff.cc:262:slice$3024_TMR_0
Replicated cell$auto$ff.cc:262:slice$3024 into cell $auto$ff.cc:262:slice$3024_TMR_1
Replicated cell$auto$ff.cc:262:slice$3024 into cell $auto$ff.cc:262:slice$3024_TMR_2
Replicated cell$auto$ff.cc:262:slice$3025 into cell $auto$ff.cc:262:slice$3025_TMR_0
Replicated cell$auto$ff.cc:262:slice$3025 into cell $auto$ff.cc:262:slice$3025_TMR_1
Replicated cell$auto$ff.cc:262:slice$3025 into cell $auto$ff.cc:262:slice$3025_TMR_2
Replicated cell$auto$ff.cc:262:slice$3026 into cell $auto$ff.cc:262:slice$3026_TMR_0
Replicated cell$auto$ff.cc:262:slice$3026 into cell $auto$ff.cc:262:slice$3026_TMR_1
Replicated cell$auto$ff.cc:262:slice$3026 into cell $auto$ff.cc:262:slice$3026_TMR_2
Replicated cell$auto$ff.cc:262:slice$3027 into cell $auto$ff.cc:262:slice$3027_TMR_0
Replicated cell$auto$ff.cc:262:slice$3027 into cell $auto$ff.cc:262:slice$3027_TMR_1
Replicated cell$auto$ff.cc:262:slice$3027 into cell $auto$ff.cc:262:slice$3027_TMR_2
Replicated cell$auto$ff.cc:262:slice$3028 into cell $auto$ff.cc:262:slice$3028_TMR_0
Replicated cell$auto$ff.cc:262:slice$3028 into cell $auto$ff.cc:262:slice$3028_TMR_1
Replicated cell$auto$ff.cc:262:slice$3028 into cell $auto$ff.cc:262:slice$3028_TMR_2
Replicated cell$auto$ff.cc:262:slice$3029 into cell $auto$ff.cc:262:slice$3029_TMR_0
Replicated cell$auto$ff.cc:262:slice$3029 into cell $auto$ff.cc:262:slice$3029_TMR_1
Replicated cell$auto$ff.cc:262:slice$3029 into cell $auto$ff.cc:262:slice$3029_TMR_2
Replicated cell$auto$ff.cc:262:slice$3030 into cell $auto$ff.cc:262:slice$3030_TMR_0
Replicated cell$auto$ff.cc:262:slice$3030 into cell $auto$ff.cc:262:slice$3030_TMR_1
Replicated cell$auto$ff.cc:262:slice$3030 into cell $auto$ff.cc:262:slice$3030_TMR_2
Replicated cell$auto$ff.cc:262:slice$3031 into cell $auto$ff.cc:262:slice$3031_TMR_0
Replicated cell$auto$ff.cc:262:slice$3031 into cell $auto$ff.cc:262:slice$3031_TMR_1
Replicated cell$auto$ff.cc:262:slice$3031 into cell $auto$ff.cc:262:slice$3031_TMR_2
Replicated cell$auto$ff.cc:262:slice$3032 into cell $auto$ff.cc:262:slice$3032_TMR_0
Replicated cell$auto$ff.cc:262:slice$3032 into cell $auto$ff.cc:262:slice$3032_TMR_1
Replicated cell$auto$ff.cc:262:slice$3032 into cell $auto$ff.cc:262:slice$3032_TMR_2
Replicated cell$auto$ff.cc:262:slice$3033 into cell $auto$ff.cc:262:slice$3033_TMR_0
Replicated cell$auto$ff.cc:262:slice$3033 into cell $auto$ff.cc:262:slice$3033_TMR_1
Replicated cell$auto$ff.cc:262:slice$3033 into cell $auto$ff.cc:262:slice$3033_TMR_2
Replicated cell$auto$ff.cc:262:slice$3034 into cell $auto$ff.cc:262:slice$3034_TMR_0
Replicated cell$auto$ff.cc:262:slice$3034 into cell $auto$ff.cc:262:slice$3034_TMR_1
Replicated cell$auto$ff.cc:262:slice$3034 into cell $auto$ff.cc:262:slice$3034_TMR_2
Replicated cell$auto$ff.cc:262:slice$3035 into cell $auto$ff.cc:262:slice$3035_TMR_0
Replicated cell$auto$ff.cc:262:slice$3035 into cell $auto$ff.cc:262:slice$3035_TMR_1
Replicated cell$auto$ff.cc:262:slice$3035 into cell $auto$ff.cc:262:slice$3035_TMR_2
Replicated cell$auto$ff.cc:262:slice$3036 into cell $auto$ff.cc:262:slice$3036_TMR_0
Replicated cell$auto$ff.cc:262:slice$3036 into cell $auto$ff.cc:262:slice$3036_TMR_1
Replicated cell$auto$ff.cc:262:slice$3036 into cell $auto$ff.cc:262:slice$3036_TMR_2
Replicated cell$auto$ff.cc:262:slice$3037 into cell $auto$ff.cc:262:slice$3037_TMR_0
Replicated cell$auto$ff.cc:262:slice$3037 into cell $auto$ff.cc:262:slice$3037_TMR_1
Replicated cell$auto$ff.cc:262:slice$3037 into cell $auto$ff.cc:262:slice$3037_TMR_2
Replicated cell$auto$ff.cc:262:slice$3038 into cell $auto$ff.cc:262:slice$3038_TMR_0
Replicated cell$auto$ff.cc:262:slice$3038 into cell $auto$ff.cc:262:slice$3038_TMR_1
Replicated cell$auto$ff.cc:262:slice$3038 into cell $auto$ff.cc:262:slice$3038_TMR_2
Replicated cell$auto$ff.cc:262:slice$3039 into cell $auto$ff.cc:262:slice$3039_TMR_0
Replicated cell$auto$ff.cc:262:slice$3039 into cell $auto$ff.cc:262:slice$3039_TMR_1
Replicated cell$auto$ff.cc:262:slice$3039 into cell $auto$ff.cc:262:slice$3039_TMR_2
Replicated cell$auto$ff.cc:262:slice$3040 into cell $auto$ff.cc:262:slice$3040_TMR_0
Replicated cell$auto$ff.cc:262:slice$3040 into cell $auto$ff.cc:262:slice$3040_TMR_1
Replicated cell$auto$ff.cc:262:slice$3040 into cell $auto$ff.cc:262:slice$3040_TMR_2
Replicated cell$auto$ff.cc:262:slice$3041 into cell $auto$ff.cc:262:slice$3041_TMR_0
Replicated cell$auto$ff.cc:262:slice$3041 into cell $auto$ff.cc:262:slice$3041_TMR_1
Replicated cell$auto$ff.cc:262:slice$3041 into cell $auto$ff.cc:262:slice$3041_TMR_2
Replicated cell$auto$ff.cc:262:slice$3042 into cell $auto$ff.cc:262:slice$3042_TMR_0
Replicated cell$auto$ff.cc:262:slice$3042 into cell $auto$ff.cc:262:slice$3042_TMR_1
Replicated cell$auto$ff.cc:262:slice$3042 into cell $auto$ff.cc:262:slice$3042_TMR_2
Connecting wire to wire connections...

Will not replicate inside blackbox module \$__ABC9_LUT7
Will not replicate inside blackbox module \$__ABC9_LUT8
Will not replicate inside blackbox module AND2B1L
Will not replicate inside blackbox module BITSLICE_CONTROL
Will not replicate inside blackbox module BSCANE2
Will not replicate inside blackbox module BSCAN_SPARTAN3
Will not replicate inside blackbox module BSCAN_SPARTAN3A
Will not replicate inside blackbox module BSCAN_SPARTAN6
Will not replicate inside blackbox module BSCAN_VIRTEX4
Will not replicate inside blackbox module BSCAN_VIRTEX5
Will not replicate inside blackbox module BSCAN_VIRTEX6
Will not replicate inside blackbox module BUFG
Will not replicate inside blackbox module BUFGCE
Will not replicate inside blackbox module BUFGCE_1
Will not replicate inside blackbox module BUFGCE_DIV
Will not replicate inside blackbox module BUFGCTRL
Will not replicate inside blackbox module BUFGMUX
Will not replicate inside blackbox module BUFGMUX_1
Will not replicate inside blackbox module BUFGMUX_CTRL
Will not replicate inside blackbox module BUFGMUX_VIRTEX4
Will not replicate inside blackbox module BUFG_GT
Will not replicate inside blackbox module BUFG_GT_SYNC
Will not replicate inside blackbox module BUFG_PS
Will not replicate inside blackbox module BUFH
Will not replicate inside blackbox module BUFHCE
Will not replicate inside blackbox module BUFIO
Will not replicate inside blackbox module BUFIO2
Will not replicate inside blackbox module BUFIO2FB
Will not replicate inside blackbox module BUFIO2_2CLK
Will not replicate inside blackbox module BUFIODQS
Will not replicate inside blackbox module BUFMR
Will not replicate inside blackbox module BUFMRCE
Will not replicate inside blackbox module BUFPLL
Will not replicate inside blackbox module BUFPLL_MCB
Will not replicate inside blackbox module BUFR
Will not replicate inside blackbox module BUFT
Will not replicate inside blackbox module CAPTUREE2
Will not replicate inside blackbox module CAPTURE_SPARTAN3
Will not replicate inside blackbox module CAPTURE_SPARTAN3A
Will not replicate inside blackbox module CAPTURE_VIRTEX4
Will not replicate inside blackbox module CAPTURE_VIRTEX5
Will not replicate inside blackbox module CAPTURE_VIRTEX6
Will not replicate inside blackbox module CARRY4
Will not replicate inside blackbox module CARRY8
Will not replicate inside blackbox module CFGLUT5
Will not replicate inside blackbox module CMAC
Will not replicate inside blackbox module CMACE4
Will not replicate inside blackbox module CRC32
Will not replicate inside blackbox module CRC64
Will not replicate inside blackbox module DCIRESET
Will not replicate inside blackbox module DCM
Will not replicate inside blackbox module DCM_ADV
Will not replicate inside blackbox module DCM_BASE
Will not replicate inside blackbox module DCM_CLKGEN
Will not replicate inside blackbox module DCM_PS
Will not replicate inside blackbox module DCM_SP
Will not replicate inside blackbox module DNA_PORT
Will not replicate inside blackbox module DNA_PORTE2
Will not replicate inside blackbox module DSP48
Will not replicate inside blackbox module DSP48A
Will not replicate inside blackbox module DSP48A1
Will not replicate inside blackbox module DSP48E
Will not replicate inside blackbox module DSP48E1
Will not replicate inside blackbox module DSP48E2
Will not replicate inside blackbox module EFUSE_USR
Will not replicate inside blackbox module EMAC
Will not replicate inside blackbox module FDCE
Will not replicate inside blackbox module FDCE_1
Will not replicate inside blackbox module FDCPE
Will not replicate inside blackbox module FDCPE_1
Will not replicate inside blackbox module FDDRCPE
Will not replicate inside blackbox module FDDRRSE
Will not replicate inside blackbox module FDPE
Will not replicate inside blackbox module FDPE_1
Will not replicate inside blackbox module FDRE
Will not replicate inside blackbox module FDRE_1
Will not replicate inside blackbox module FDRSE
Will not replicate inside blackbox module FDRSE_1
Will not replicate inside blackbox module FDSE
Will not replicate inside blackbox module FDSE_1
Will not replicate inside blackbox module FE
Will not replicate inside blackbox module FIFO16
Will not replicate inside blackbox module FIFO18
Will not replicate inside blackbox module FIFO18E1
Will not replicate inside blackbox module FIFO18E2
Will not replicate inside blackbox module FIFO18_36
Will not replicate inside blackbox module FIFO36
Will not replicate inside blackbox module FIFO36E1
Will not replicate inside blackbox module FIFO36E2
Will not replicate inside blackbox module FIFO36_72
Will not replicate inside blackbox module FRAME_ECCE2
Will not replicate inside blackbox module FRAME_ECCE3
Will not replicate inside blackbox module FRAME_ECCE4
Will not replicate inside blackbox module FRAME_ECC_VIRTEX4
Will not replicate inside blackbox module FRAME_ECC_VIRTEX5
Will not replicate inside blackbox module FRAME_ECC_VIRTEX6
Will not replicate inside blackbox module GND
Will not replicate inside blackbox module GT11CLK
Will not replicate inside blackbox module GT11CLK_MGT
Will not replicate inside blackbox module GT11_CUSTOM
Will not replicate inside blackbox module GT11_DUAL
Will not replicate inside blackbox module GTHE1_QUAD
Will not replicate inside blackbox module GTHE2_CHANNEL
Will not replicate inside blackbox module GTHE2_COMMON
Will not replicate inside blackbox module GTHE3_CHANNEL
Will not replicate inside blackbox module GTHE3_COMMON
Will not replicate inside blackbox module GTHE4_CHANNEL
Will not replicate inside blackbox module GTHE4_COMMON
Will not replicate inside blackbox module GTM_DUAL
Will not replicate inside blackbox module GTPA1_DUAL
Will not replicate inside blackbox module GTPE2_CHANNEL
Will not replicate inside blackbox module GTPE2_COMMON
Will not replicate inside blackbox module GTP_DUAL
Will not replicate inside blackbox module GTXE1
Will not replicate inside blackbox module GTXE2_CHANNEL
Will not replicate inside blackbox module GTXE2_COMMON
Will not replicate inside blackbox module GTX_DUAL
Will not replicate inside blackbox module GTYE3_CHANNEL
Will not replicate inside blackbox module GTYE3_COMMON
Will not replicate inside blackbox module GTYE4_CHANNEL
Will not replicate inside blackbox module GTYE4_COMMON
Will not replicate inside blackbox module HARD_SYNC
Will not replicate inside blackbox module HBM_ONE_STACK_INTF
Will not replicate inside blackbox module HBM_REF_CLK
Will not replicate inside blackbox module HBM_SNGLBLI_INTF_APB
Will not replicate inside blackbox module HBM_SNGLBLI_INTF_AXI
Will not replicate inside blackbox module HBM_TWO_STACK_INTF
Will not replicate inside blackbox module HPIO_VREF
Will not replicate inside blackbox module HSADC
Will not replicate inside blackbox module HSDAC
Will not replicate inside blackbox module IBUF
Will not replicate inside blackbox module IBUFDS
Will not replicate inside blackbox module IBUFDSE3
Will not replicate inside blackbox module IBUFDS_DIFF_OUT
Will not replicate inside blackbox module IBUFDS_DIFF_OUT_IBUFDISABLE
Will not replicate inside blackbox module IBUFDS_DIFF_OUT_INTERMDISABLE
Will not replicate inside blackbox module IBUFDS_DLY_ADJ
Will not replicate inside blackbox module IBUFDS_DPHY
Will not replicate inside blackbox module IBUFDS_GTE2
Will not replicate inside blackbox module IBUFDS_GTE3
Will not replicate inside blackbox module IBUFDS_GTE4
Will not replicate inside blackbox module IBUFDS_GTHE1
Will not replicate inside blackbox module IBUFDS_GTM
Will not replicate inside blackbox module IBUFDS_GTXE1
Will not replicate inside blackbox module IBUFDS_IBUFDISABLE
Will not replicate inside blackbox module IBUFDS_INTERMDISABLE
Will not replicate inside blackbox module IBUFE3
Will not replicate inside blackbox module IBUFG
Will not replicate inside blackbox module IBUFGDS
Will not replicate inside blackbox module IBUFGDS_DIFF_OUT
Will not replicate inside blackbox module IBUF_ANALOG
Will not replicate inside blackbox module IBUF_DLY_ADJ
Will not replicate inside blackbox module IBUF_IBUFDISABLE
Will not replicate inside blackbox module IBUF_INTERMDISABLE
Will not replicate inside blackbox module ICAPE2
Will not replicate inside blackbox module ICAPE3
Will not replicate inside blackbox module ICAP_SPARTAN3A
Will not replicate inside blackbox module ICAP_SPARTAN6
Will not replicate inside blackbox module ICAP_VIRTEX4
Will not replicate inside blackbox module ICAP_VIRTEX5
Will not replicate inside blackbox module ICAP_VIRTEX6
Will not replicate inside blackbox module IDDR
Will not replicate inside blackbox module IDDR2
Will not replicate inside blackbox module IDDRE1
Will not replicate inside blackbox module IDDR_2CLK
Will not replicate inside blackbox module IDELAY
Will not replicate inside blackbox module IDELAYCTRL
Will not replicate inside blackbox module IDELAYE2
Will not replicate inside blackbox module IDELAYE3
Will not replicate inside blackbox module IFDDRCPE
Will not replicate inside blackbox module IFDDRRSE
Will not replicate inside blackbox module ILKN
Will not replicate inside blackbox module ILKNE4
Will not replicate inside blackbox module INV
Will not replicate inside blackbox module IN_FIFO
Will not replicate inside blackbox module IOBUF
Will not replicate inside blackbox module IOBUFDS
Will not replicate inside blackbox module IOBUFDSE3
Will not replicate inside blackbox module IOBUFDS_DCIEN
Will not replicate inside blackbox module IOBUFDS_DIFF_OUT
Will not replicate inside blackbox module IOBUFDS_DIFF_OUT_DCIEN
Will not replicate inside blackbox module IOBUFDS_DIFF_OUT_INTERMDISABLE
Will not replicate inside blackbox module IOBUFDS_INTERMDISABLE
Will not replicate inside blackbox module IOBUFE3
Will not replicate inside blackbox module IOBUF_DCIEN
Will not replicate inside blackbox module IOBUF_INTERMDISABLE
Will not replicate inside blackbox module IODELAY
Will not replicate inside blackbox module IODELAY2
Will not replicate inside blackbox module IODELAYE1
Will not replicate inside blackbox module IODRP2
Will not replicate inside blackbox module IODRP2_MCB
Will not replicate inside blackbox module ISERDES
Will not replicate inside blackbox module ISERDES2
Will not replicate inside blackbox module ISERDESE1
Will not replicate inside blackbox module ISERDESE2
Will not replicate inside blackbox module ISERDESE3
Will not replicate inside blackbox module ISERDES_NODELAY
Will not replicate inside blackbox module KEEPER
Will not replicate inside blackbox module KEY_CLEAR
Will not replicate inside blackbox module LDCE
Will not replicate inside blackbox module LDCPE
Will not replicate inside blackbox module LDPE
Will not replicate inside blackbox module LUT1
Will not replicate inside blackbox module LUT2
Will not replicate inside blackbox module LUT3
Will not replicate inside blackbox module LUT4
Will not replicate inside blackbox module LUT5
Will not replicate inside blackbox module LUT6
Will not replicate inside blackbox module LUT6_2
Will not replicate inside blackbox module MASTER_JTAG
Will not replicate inside blackbox module MCB
Will not replicate inside blackbox module MMCME2_ADV
Will not replicate inside blackbox module MMCME2_BASE
Will not replicate inside blackbox module MMCME3_ADV
Will not replicate inside blackbox module MMCME3_BASE
Will not replicate inside blackbox module MMCME4_ADV
Will not replicate inside blackbox module MMCME4_BASE
Will not replicate inside blackbox module MMCM_ADV
Will not replicate inside blackbox module MMCM_BASE
Will not replicate inside blackbox module MULT18X18
Will not replicate inside blackbox module MULT18X18S
Will not replicate inside blackbox module MULT18X18SIO
Will not replicate inside blackbox module MULT_AND
Will not replicate inside blackbox module MUXCY
Will not replicate inside blackbox module MUXF5
Will not replicate inside blackbox module MUXF6
Will not replicate inside blackbox module MUXF7
Will not replicate inside blackbox module MUXF8
Will not replicate inside blackbox module MUXF9
Will not replicate inside blackbox module OBUF
Will not replicate inside blackbox module OBUFDS
Will not replicate inside blackbox module OBUFDS_DPHY
Will not replicate inside blackbox module OBUFDS_GTE3
Will not replicate inside blackbox module OBUFDS_GTE3_ADV
Will not replicate inside blackbox module OBUFDS_GTE4
Will not replicate inside blackbox module OBUFDS_GTE4_ADV
Will not replicate inside blackbox module OBUFDS_GTM
Will not replicate inside blackbox module OBUFDS_GTM_ADV
Will not replicate inside blackbox module OBUFT
Will not replicate inside blackbox module OBUFTDS
Will not replicate inside blackbox module ODDR
Will not replicate inside blackbox module ODDR2
Will not replicate inside blackbox module ODDRE1
Will not replicate inside blackbox module ODELAYE2
Will not replicate inside blackbox module ODELAYE3
Will not replicate inside blackbox module OFDDRCPE
Will not replicate inside blackbox module OFDDRRSE
Will not replicate inside blackbox module OFDDRTCPE
Will not replicate inside blackbox module OFDDRTRSE
Will not replicate inside blackbox module OR2L
Will not replicate inside blackbox module ORCY
Will not replicate inside blackbox module OSERDES
Will not replicate inside blackbox module OSERDES2
Will not replicate inside blackbox module OSERDESE1
Will not replicate inside blackbox module OSERDESE2
Will not replicate inside blackbox module OSERDESE3
Will not replicate inside blackbox module OUT_FIFO
Will not replicate inside blackbox module PCIE40E4
Will not replicate inside blackbox module PCIE4CE4
Will not replicate inside blackbox module PCIE_2_0
Will not replicate inside blackbox module PCIE_2_1
Will not replicate inside blackbox module PCIE_3_0
Will not replicate inside blackbox module PCIE_3_1
Will not replicate inside blackbox module PCIE_A1
Will not replicate inside blackbox module PCIE_EP
Will not replicate inside blackbox module PHASER_IN
Will not replicate inside blackbox module PHASER_IN_PHY
Will not replicate inside blackbox module PHASER_OUT
Will not replicate inside blackbox module PHASER_OUT_PHY
Will not replicate inside blackbox module PHASER_REF
Will not replicate inside blackbox module PHY_CONTROL
Will not replicate inside blackbox module PLLE2_ADV
Will not replicate inside blackbox module PLLE2_BASE
Will not replicate inside blackbox module PLLE3_ADV
Will not replicate inside blackbox module PLLE3_BASE
Will not replicate inside blackbox module PLLE4_ADV
Will not replicate inside blackbox module PLLE4_BASE
Will not replicate inside blackbox module PLL_ADV
Will not replicate inside blackbox module PLL_BASE
Will not replicate inside blackbox module PMCD
Will not replicate inside blackbox module POST_CRC_INTERNAL
Will not replicate inside blackbox module PPC405_ADV
Will not replicate inside blackbox module PPC440
Will not replicate inside blackbox module PS7
Will not replicate inside blackbox module PS8
Will not replicate inside blackbox module PULLDOWN
Will not replicate inside blackbox module PULLUP
Will not replicate inside blackbox module RAM128X1D
Will not replicate inside blackbox module RAM128X1S
Will not replicate inside blackbox module RAM128X1S_1
Will not replicate inside blackbox module RAM16X1D
Will not replicate inside blackbox module RAM16X1D_1
Will not replicate inside blackbox module RAM16X1S
Will not replicate inside blackbox module RAM16X1S_1
Will not replicate inside blackbox module RAM16X2S
Will not replicate inside blackbox module RAM16X4S
Will not replicate inside blackbox module RAM16X8S
Will not replicate inside blackbox module RAM256X1D
Will not replicate inside blackbox module RAM256X1S
Will not replicate inside blackbox module RAM32M
Will not replicate inside blackbox module RAM32M16
Will not replicate inside blackbox module RAM32X16DR8
Will not replicate inside blackbox module RAM32X1D
Will not replicate inside blackbox module RAM32X1D_1
Will not replicate inside blackbox module RAM32X1S
Will not replicate inside blackbox module RAM32X1S_1
Will not replicate inside blackbox module RAM32X2S
Will not replicate inside blackbox module RAM32X4S
Will not replicate inside blackbox module RAM32X8S
Will not replicate inside blackbox module RAM512X1S
Will not replicate inside blackbox module RAM64M
Will not replicate inside blackbox module RAM64M8
Will not replicate inside blackbox module RAM64X1D
Will not replicate inside blackbox module RAM64X1D_1
Will not replicate inside blackbox module RAM64X1S
Will not replicate inside blackbox module RAM64X1S_1
Will not replicate inside blackbox module RAM64X2S
Will not replicate inside blackbox module RAM64X8SW
Will not replicate inside blackbox module RAMB16
Will not replicate inside blackbox module RAMB16BWER
Will not replicate inside blackbox module RAMB16BWE_S18
Will not replicate inside blackbox module RAMB16BWE_S18_S18
Will not replicate inside blackbox module RAMB16BWE_S18_S9
Will not replicate inside blackbox module RAMB16BWE_S36
Will not replicate inside blackbox module RAMB16BWE_S36_S18
Will not replicate inside blackbox module RAMB16BWE_S36_S36
Will not replicate inside blackbox module RAMB16BWE_S36_S9
Will not replicate inside blackbox module RAMB16_S1
Will not replicate inside blackbox module RAMB16_S18
Will not replicate inside blackbox module RAMB16_S18_S18
Will not replicate inside blackbox module RAMB16_S18_S36
Will not replicate inside blackbox module RAMB16_S1_S1
Will not replicate inside blackbox module RAMB16_S1_S18
Will not replicate inside blackbox module RAMB16_S1_S2
Will not replicate inside blackbox module RAMB16_S1_S36
Will not replicate inside blackbox module RAMB16_S1_S4
Will not replicate inside blackbox module RAMB16_S1_S9
Will not replicate inside blackbox module RAMB16_S2
Will not replicate inside blackbox module RAMB16_S2_S18
Will not replicate inside blackbox module RAMB16_S2_S2
Will not replicate inside blackbox module RAMB16_S2_S36
Will not replicate inside blackbox module RAMB16_S2_S4
Will not replicate inside blackbox module RAMB16_S2_S9
Will not replicate inside blackbox module RAMB16_S36
Will not replicate inside blackbox module RAMB16_S36_S36
Will not replicate inside blackbox module RAMB16_S4
Will not replicate inside blackbox module RAMB16_S4_S18
Will not replicate inside blackbox module RAMB16_S4_S36
Will not replicate inside blackbox module RAMB16_S4_S4
Will not replicate inside blackbox module RAMB16_S4_S9
Will not replicate inside blackbox module RAMB16_S9
Will not replicate inside blackbox module RAMB16_S9_S18
Will not replicate inside blackbox module RAMB16_S9_S36
Will not replicate inside blackbox module RAMB16_S9_S9
Will not replicate inside blackbox module RAMB18
Will not replicate inside blackbox module RAMB18E1
Will not replicate inside blackbox module RAMB18E2
Will not replicate inside blackbox module RAMB18SDP
Will not replicate inside blackbox module RAMB32_S64_ECC
Will not replicate inside blackbox module RAMB36
Will not replicate inside blackbox module RAMB36E1
Will not replicate inside blackbox module RAMB36E2
Will not replicate inside blackbox module RAMB36SDP
Will not replicate inside blackbox module RAMB4_S1
Will not replicate inside blackbox module RAMB4_S16
Will not replicate inside blackbox module RAMB4_S16_S16
Will not replicate inside blackbox module RAMB4_S1_S1
Will not replicate inside blackbox module RAMB4_S1_S16
Will not replicate inside blackbox module RAMB4_S1_S2
Will not replicate inside blackbox module RAMB4_S1_S4
Will not replicate inside blackbox module RAMB4_S1_S8
Will not replicate inside blackbox module RAMB4_S2
Will not replicate inside blackbox module RAMB4_S2_S16
Will not replicate inside blackbox module RAMB4_S2_S2
Will not replicate inside blackbox module RAMB4_S2_S4
Will not replicate inside blackbox module RAMB4_S2_S8
Will not replicate inside blackbox module RAMB4_S4
Will not replicate inside blackbox module RAMB4_S4_S16
Will not replicate inside blackbox module RAMB4_S4_S4
Will not replicate inside blackbox module RAMB4_S4_S8
Will not replicate inside blackbox module RAMB4_S8
Will not replicate inside blackbox module RAMB4_S8_S16
Will not replicate inside blackbox module RAMB4_S8_S8
Will not replicate inside blackbox module RAMB8BWER
Will not replicate inside blackbox module RFADC
Will not replicate inside blackbox module RFDAC
Will not replicate inside blackbox module RIU_OR
Will not replicate inside blackbox module ROM128X1
Will not replicate inside blackbox module ROM16X1
Will not replicate inside blackbox module ROM256X1
Will not replicate inside blackbox module ROM32X1
Will not replicate inside blackbox module ROM64X1
Will not replicate inside blackbox module RXTX_BITSLICE
Will not replicate inside blackbox module RX_BITSLICE
Will not replicate inside blackbox module SPI_ACCESS
Will not replicate inside blackbox module SRL16
Will not replicate inside blackbox module SRL16E
Will not replicate inside blackbox module SRLC16
Will not replicate inside blackbox module SRLC16E
Will not replicate inside blackbox module SRLC32E
Will not replicate inside blackbox module STARTUPE2
Will not replicate inside blackbox module STARTUPE3
Will not replicate inside blackbox module STARTUP_SPARTAN3
Will not replicate inside blackbox module STARTUP_SPARTAN3A
Will not replicate inside blackbox module STARTUP_SPARTAN3E
Will not replicate inside blackbox module STARTUP_SPARTAN6
Will not replicate inside blackbox module STARTUP_VIRTEX4
Will not replicate inside blackbox module STARTUP_VIRTEX5
Will not replicate inside blackbox module STARTUP_VIRTEX6
Will not replicate inside blackbox module SUSPEND_SYNC
Will not replicate inside blackbox module SYSMON
Will not replicate inside blackbox module SYSMONE1
Will not replicate inside blackbox module SYSMONE4
Will not replicate inside blackbox module TEMAC
Will not replicate inside blackbox module TEMAC_SINGLE
Will not replicate inside blackbox module TX_BITSLICE
Will not replicate inside blackbox module TX_BITSLICE_TRI
Will not replicate inside blackbox module URAM288
Will not replicate inside blackbox module URAM288_BASE
Will not replicate inside blackbox module USR_ACCESSE2
Will not replicate inside blackbox module USR_ACCESS_VIRTEX4
Will not replicate inside blackbox module USR_ACCESS_VIRTEX5
Will not replicate inside blackbox module USR_ACCESS_VIRTEX6
Will not replicate inside blackbox module VCC
Will not replicate inside blackbox module VCU
Will not replicate inside blackbox module XADC
Will not replicate inside blackbox module XORCY
Replicating module: debounce
Replicating wires...
Replicated wire $abc$3243$auto$fsm_map.cc:170:map_fsm$2041[0] into wire \$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[0]_TMR_0
Replicated wire $abc$3243$auto$fsm_map.cc:170:map_fsm$2041[0] into wire \$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[0]_TMR_1
Replicated wire $abc$3243$auto$fsm_map.cc:170:map_fsm$2041[0] into wire \$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[0]_TMR_2
Replicated wire $abc$3243$auto$fsm_map.cc:170:map_fsm$2041[1] into wire \$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[1]_TMR_0
Replicated wire $abc$3243$auto$fsm_map.cc:170:map_fsm$2041[1] into wire \$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[1]_TMR_1
Replicated wire $abc$3243$auto$fsm_map.cc:170:map_fsm$2041[1] into wire \$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[1]_TMR_2
Replicated wire $abc$3243$auto$fsm_map.cc:170:map_fsm$2041[2] into wire \$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[2]_TMR_0
Replicated wire $abc$3243$auto$fsm_map.cc:170:map_fsm$2041[2] into wire \$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[2]_TMR_1
Replicated wire $abc$3243$auto$fsm_map.cc:170:map_fsm$2041[2] into wire \$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[2]_TMR_2
Replicated wire $abc$3243$auto$fsm_map.cc:170:map_fsm$2041[3] into wire \$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[3]_TMR_0
Replicated wire $abc$3243$auto$fsm_map.cc:170:map_fsm$2041[3] into wire \$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[3]_TMR_1
Replicated wire $abc$3243$auto$fsm_map.cc:170:map_fsm$2041[3] into wire \$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[3]_TMR_2
Wire clk from module debounce is only copied over
Replicated wire clrTimer into wire clrTimer_TMR_0
Replicated wire clrTimer into wire clrTimer_TMR_1
Replicated wire clrTimer into wire clrTimer_TMR_2
Replicated wire count into wire count_TMR_0
Replicated wire count into wire count_TMR_1
Replicated wire count into wire count_TMR_2
Replicated wire cs into wire cs_TMR_0
Replicated wire cs into wire cs_TMR_1
Replicated wire cs into wire cs_TMR_2
Replicated wire debounced into wire debounced_TMR_0
Replicated wire debounced into wire debounced_TMR_1
Replicated wire debounced into wire debounced_TMR_2
Replicated wire noisy into wire noisy_TMR_0
Replicated wire noisy into wire noisy_TMR_1
Replicated wire noisy into wire noisy_TMR_2
Replicated wire reset into wire reset_TMR_0
Replicated wire reset into wire reset_TMR_1
Replicated wire reset into wire reset_TMR_2
Replicated wire timerDone into wire timerDone_TMR_0
Replicated wire timerDone into wire timerDone_TMR_1
Replicated wire timerDone into wire timerDone_TMR_2
Replicating cells in module debounce
Replicated cell$abc$3243$auto$blifparse.cc:515:parse_blif$3244 into cell $abc$3243$auto$blifparse.cc:515:parse_blif$3244_TMR_0
Replicated cell$abc$3243$auto$blifparse.cc:515:parse_blif$3244 into cell $abc$3243$auto$blifparse.cc:515:parse_blif$3244_TMR_1
Replicated cell$abc$3243$auto$blifparse.cc:515:parse_blif$3244 into cell $abc$3243$auto$blifparse.cc:515:parse_blif$3244_TMR_2
Replicated cell$abc$3243$auto$blifparse.cc:515:parse_blif$3245 into cell $abc$3243$auto$blifparse.cc:515:parse_blif$3245_TMR_0
Replicated cell$abc$3243$auto$blifparse.cc:515:parse_blif$3245 into cell $abc$3243$auto$blifparse.cc:515:parse_blif$3245_TMR_1
Replicated cell$abc$3243$auto$blifparse.cc:515:parse_blif$3245 into cell $abc$3243$auto$blifparse.cc:515:parse_blif$3245_TMR_2
Replicated cell$abc$3243$auto$blifparse.cc:515:parse_blif$3246 into cell $abc$3243$auto$blifparse.cc:515:parse_blif$3246_TMR_0
Replicated cell$abc$3243$auto$blifparse.cc:515:parse_blif$3246 into cell $abc$3243$auto$blifparse.cc:515:parse_blif$3246_TMR_1
Replicated cell$abc$3243$auto$blifparse.cc:515:parse_blif$3246 into cell $abc$3243$auto$blifparse.cc:515:parse_blif$3246_TMR_2
Replicated cell$abc$3243$auto$blifparse.cc:515:parse_blif$3247 into cell $abc$3243$auto$blifparse.cc:515:parse_blif$3247_TMR_0
Replicated cell$abc$3243$auto$blifparse.cc:515:parse_blif$3247 into cell $abc$3243$auto$blifparse.cc:515:parse_blif$3247_TMR_1
Replicated cell$abc$3243$auto$blifparse.cc:515:parse_blif$3247 into cell $abc$3243$auto$blifparse.cc:515:parse_blif$3247_TMR_2
Replicated cell$abc$3243$auto$blifparse.cc:515:parse_blif$3248 into cell $abc$3243$auto$blifparse.cc:515:parse_blif$3248_TMR_0
Replicated cell$abc$3243$auto$blifparse.cc:515:parse_blif$3248 into cell $abc$3243$auto$blifparse.cc:515:parse_blif$3248_TMR_1
Replicated cell$abc$3243$auto$blifparse.cc:515:parse_blif$3248 into cell $abc$3243$auto$blifparse.cc:515:parse_blif$3248_TMR_2
Replicated cell$abc$3243$auto$blifparse.cc:515:parse_blif$3249 into cell $abc$3243$auto$blifparse.cc:515:parse_blif$3249_TMR_0
Replicated cell$abc$3243$auto$blifparse.cc:515:parse_blif$3249 into cell $abc$3243$auto$blifparse.cc:515:parse_blif$3249_TMR_1
Replicated cell$abc$3243$auto$blifparse.cc:515:parse_blif$3249 into cell $abc$3243$auto$blifparse.cc:515:parse_blif$3249_TMR_2
Replicated cell$auto$ff.cc:262:slice$2942 into cell $auto$ff.cc:262:slice$2942_TMR_0
Replicated cell$auto$ff.cc:262:slice$2942 into cell $auto$ff.cc:262:slice$2942_TMR_1
Replicated cell$auto$ff.cc:262:slice$2942 into cell $auto$ff.cc:262:slice$2942_TMR_2
Replicated cell$auto$ff.cc:262:slice$2943 into cell $auto$ff.cc:262:slice$2943_TMR_0
Replicated cell$auto$ff.cc:262:slice$2943 into cell $auto$ff.cc:262:slice$2943_TMR_1
Replicated cell$auto$ff.cc:262:slice$2943 into cell $auto$ff.cc:262:slice$2943_TMR_2
Replicated cell$auto$ff.cc:262:slice$2944 into cell $auto$ff.cc:262:slice$2944_TMR_0
Replicated cell$auto$ff.cc:262:slice$2944 into cell $auto$ff.cc:262:slice$2944_TMR_1
Replicated cell$auto$ff.cc:262:slice$2944 into cell $auto$ff.cc:262:slice$2944_TMR_2
Replicated cell$auto$ff.cc:262:slice$2945 into cell $auto$ff.cc:262:slice$2945_TMR_0
Replicated cell$auto$ff.cc:262:slice$2945 into cell $auto$ff.cc:262:slice$2945_TMR_1
Replicated cell$auto$ff.cc:262:slice$2945 into cell $auto$ff.cc:262:slice$2945_TMR_2
Connecting wire to wire connections...

Replicating module: tx
Replicating wires...
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0 into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_0
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0 into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_1
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0 into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_2
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3274.A into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3274.A into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3274.A into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0 into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_0
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0 into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_1
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0 into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_2
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0 into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_0
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0 into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_1
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0 into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_2
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1
Replicated wire $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2
Replicated wire $abc$3250$auto$fsm_map.cc:170:map_fsm$2087[0] into wire \$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[0]_TMR_0
Replicated wire $abc$3250$auto$fsm_map.cc:170:map_fsm$2087[0] into wire \$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[0]_TMR_1
Replicated wire $abc$3250$auto$fsm_map.cc:170:map_fsm$2087[0] into wire \$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[0]_TMR_2
Replicated wire $abc$3250$auto$fsm_map.cc:170:map_fsm$2087[1] into wire \$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[1]_TMR_0
Replicated wire $abc$3250$auto$fsm_map.cc:170:map_fsm$2087[1] into wire \$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[1]_TMR_1
Replicated wire $abc$3250$auto$fsm_map.cc:170:map_fsm$2087[1] into wire \$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[1]_TMR_2
Replicated wire $abc$3250$auto$fsm_map.cc:170:map_fsm$2087[2] into wire \$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[2]_TMR_0
Replicated wire $abc$3250$auto$fsm_map.cc:170:map_fsm$2087[2] into wire \$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[2]_TMR_1
Replicated wire $abc$3250$auto$fsm_map.cc:170:map_fsm$2087[2] into wire \$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[2]_TMR_2
Replicated wire $abc$3250$auto$fsm_map.cc:170:map_fsm$2087[3] into wire \$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[3]_TMR_0
Replicated wire $abc$3250$auto$fsm_map.cc:170:map_fsm$2087[3] into wire \$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[3]_TMR_1
Replicated wire $abc$3250$auto$fsm_map.cc:170:map_fsm$2087[3] into wire \$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[3]_TMR_2
Replicated wire $abc$3250$auto$fsm_map.cc:170:map_fsm$2087[4] into wire \$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[4]_TMR_0
Replicated wire $abc$3250$auto$fsm_map.cc:170:map_fsm$2087[4] into wire \$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[4]_TMR_1
Replicated wire $abc$3250$auto$fsm_map.cc:170:map_fsm$2087[4] into wire \$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[4]_TMR_2
Replicated wire $abc$3250$auto$fsm_map.cc:170:map_fsm$2087[5] into wire \$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[5]_TMR_0
Replicated wire $abc$3250$auto$fsm_map.cc:170:map_fsm$2087[5] into wire \$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[5]_TMR_1
Replicated wire $abc$3250$auto$fsm_map.cc:170:map_fsm$2087[5] into wire \$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[5]_TMR_2
Replicated wire $abc$3250$logic_or$uart/tx.sv:31$6_Y into wire \$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_0
Replicated wire $abc$3250$logic_or$uart/tx.sv:31$6_Y into wire \$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_1
Replicated wire $abc$3250$logic_or$uart/tx.sv:31$6_Y into wire \$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_2
Replicated wire $abc$3250$procmux$1925_Y into wire \$abc$3250$procmux$1925_Y_TMR_0
Replicated wire $abc$3250$procmux$1925_Y into wire \$abc$3250$procmux$1925_Y_TMR_1
Replicated wire $abc$3250$procmux$1925_Y into wire \$abc$3250$procmux$1925_Y_TMR_2
Replicated wire $auto$alumacc.cc:485:replace_alu$2158.CO into wire \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0
Replicated wire $auto$alumacc.cc:485:replace_alu$2158.CO into wire \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1
Replicated wire $auto$alumacc.cc:485:replace_alu$2158.CO into wire \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2
Replicated wire $auto$alumacc.cc:485:replace_alu$2158.X into wire \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_0
Replicated wire $auto$alumacc.cc:485:replace_alu$2158.X into wire \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_1
Replicated wire $auto$alumacc.cc:485:replace_alu$2158.X into wire \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_2
Replicated wire $auto$alumacc.cc:485:replace_alu$2158.Y into wire \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0
Replicated wire $auto$alumacc.cc:485:replace_alu$2158.Y into wire \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1
Replicated wire $auto$alumacc.cc:485:replace_alu$2158.Y into wire \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2
Replicated wire $auto$alumacc.cc:485:replace_alu$2158.genblk1.C into wire \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0
Replicated wire $auto$alumacc.cc:485:replace_alu$2158.genblk1.C into wire \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1
Replicated wire $auto$alumacc.cc:485:replace_alu$2158.genblk1.C into wire \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2
Replicated wire $auto$alumacc.cc:485:replace_alu$2158.genblk1.O into wire \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0
Replicated wire $auto$alumacc.cc:485:replace_alu$2158.genblk1.O into wire \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1
Replicated wire $auto$alumacc.cc:485:replace_alu$2158.genblk1.O into wire \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2
Replicated wire $auto$alumacc.cc:485:replace_alu$2161.CO into wire \$auto$alumacc.cc:485:replace_alu$2161.CO_TMR_0
Replicated wire $auto$alumacc.cc:485:replace_alu$2161.CO into wire \$auto$alumacc.cc:485:replace_alu$2161.CO_TMR_1
Replicated wire $auto$alumacc.cc:485:replace_alu$2161.CO into wire \$auto$alumacc.cc:485:replace_alu$2161.CO_TMR_2
Replicated wire $auto$alumacc.cc:485:replace_alu$2161.X into wire \$auto$alumacc.cc:485:replace_alu$2161.X_TMR_0
Replicated wire $auto$alumacc.cc:485:replace_alu$2161.X into wire \$auto$alumacc.cc:485:replace_alu$2161.X_TMR_1
Replicated wire $auto$alumacc.cc:485:replace_alu$2161.X into wire \$auto$alumacc.cc:485:replace_alu$2161.X_TMR_2
Replicated wire $auto$alumacc.cc:485:replace_alu$2161.Y into wire \$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_0
Replicated wire $auto$alumacc.cc:485:replace_alu$2161.Y into wire \$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_1
Replicated wire $auto$alumacc.cc:485:replace_alu$2161.Y into wire \$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_2
Replicated wire $techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A into wire \$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0
Replicated wire $techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A into wire \$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1
Replicated wire $techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A into wire \$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2
Replicated wire $techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A into wire \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0
Replicated wire $techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A into wire \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1
Replicated wire $techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A into wire \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2
Replicated wire $techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A into wire \$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_0
Replicated wire $techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A into wire \$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_1
Replicated wire $techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A into wire \$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_2
Replicated wire $techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A into wire \$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_0
Replicated wire $techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A into wire \$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_1
Replicated wire $techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A into wire \$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_2
Replicated wire $techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A into wire \$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_0
Replicated wire $techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A into wire \$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_1
Replicated wire $techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A into wire \$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_2
Replicated wire Din into wire Din_TMR_0
Replicated wire Din into wire Din_TMR_1
Replicated wire Din into wire Din_TMR_2
Replicated wire Reset into wire Reset_TMR_0
Replicated wire Reset into wire Reset_TMR_1
Replicated wire Reset into wire Reset_TMR_2
Wire Send from module tx is only copied over
Replicated wire Sent into wire Sent_TMR_0
Replicated wire Sent into wire Sent_TMR_1
Replicated wire Sent into wire Sent_TMR_2
Replicated wire Sout into wire Sout_TMR_0
Replicated wire Sout into wire Sout_TMR_1
Replicated wire Sout into wire Sout_TMR_2
Replicated wire bitCount into wire bitCount_TMR_0
Replicated wire bitCount into wire bitCount_TMR_1
Replicated wire bitCount into wire bitCount_TMR_2
Wire clk from module tx is only copied over
Replicated wire clrBit into wire clrBit_TMR_0
Replicated wire clrBit into wire clrBit_TMR_1
Replicated wire clrBit into wire clrBit_TMR_2
Replicated wire count into wire count_TMR_0
Replicated wire count into wire count_TMR_1
Replicated wire count into wire count_TMR_2
Replicated wire cs into wire cs_TMR_0
Replicated wire cs into wire cs_TMR_1
Replicated wire cs into wire cs_TMR_2
Replicated wire incBit into wire incBit_TMR_0
Replicated wire incBit into wire incBit_TMR_1
Replicated wire incBit into wire incBit_TMR_2
Replicated wire startBit into wire startBit_TMR_0
Replicated wire startBit into wire startBit_TMR_1
Replicated wire startBit into wire startBit_TMR_2
Replicating cells in module tx
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3251 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3251_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3251 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3251_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3251 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3251_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3254 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3254_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3254 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3254_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3254 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3254_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3255 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3255_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3255 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3255_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3255 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3255_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3256 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3256_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3256 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3256_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3256 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3256_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3257 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3257_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3257 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3257_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3257 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3257_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3259 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3259_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3259 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3259_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3259 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3259_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3260 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3260_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3260 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3260_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3260 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3260_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3261 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3261_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3261 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3261_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3261 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3261_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3262 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3262_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3262 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3262_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3262 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3262_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3263 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3263_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3263 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3263_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3263 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3263_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3264 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3264_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3264 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3264_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3264 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3264_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3265 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3265_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3265 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3265_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3265 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3265_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3266 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3266_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3266 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3266_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3266 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3266_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3267 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3267_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3267 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3267_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3267 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3267_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3268 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3268_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3268 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3268_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3268 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3268_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3269 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3269_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3269 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3269_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3269 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3269_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3270 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3270_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3270 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3270_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3270 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3270_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3271 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3271_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3271 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3271_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3271 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3271_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3272 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3272_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3272 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3272_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3272 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3272_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3273 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3273_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3273 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3273_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3273 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3273_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3275 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3275_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3275 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3275_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3275 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3275_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3276 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3276_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3276 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3276_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3276 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3276_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3277 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3277_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3277 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3277_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3277 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3277_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3278 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3278_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3278 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3278_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3278 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3278_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3279 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3279_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3279 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3279_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3279 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3279_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3280 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3280_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3280 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3280_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3280 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3280_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3281 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3281_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3281 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3281_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3281 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3281_TMR_2
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3282 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3282_TMR_0
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3282 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3282_TMR_1
Replicated cell$abc$3250$auto$blifparse.cc:515:parse_blif$3282 into cell $abc$3250$auto$blifparse.cc:515:parse_blif$3282_TMR_2
Replicated cell$auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[0].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[0].genblk1.carry4_TMR_0
Replicated cell$auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[0].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[0].genblk1.carry4_TMR_1
Replicated cell$auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[0].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[0].genblk1.carry4_TMR_2
Replicated cell$auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[1].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[1].genblk1.carry4_TMR_0
Replicated cell$auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[1].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[1].genblk1.carry4_TMR_1
Replicated cell$auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[1].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[1].genblk1.carry4_TMR_2
Replicated cell$auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[2].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[2].genblk1.carry4_TMR_0
Replicated cell$auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[2].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[2].genblk1.carry4_TMR_1
Replicated cell$auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[2].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[2].genblk1.carry4_TMR_2
Replicated cell$auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[3].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[3].genblk1.carry4_TMR_0
Replicated cell$auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[3].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[3].genblk1.carry4_TMR_1
Replicated cell$auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[3].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[3].genblk1.carry4_TMR_2
Replicated cell$auto$alumacc.cc:485:replace_alu$2161.genblk1.slice[0].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$2161.genblk1.slice[0].genblk1.carry4_TMR_0
Replicated cell$auto$alumacc.cc:485:replace_alu$2161.genblk1.slice[0].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$2161.genblk1.slice[0].genblk1.carry4_TMR_1
Replicated cell$auto$alumacc.cc:485:replace_alu$2161.genblk1.slice[0].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$2161.genblk1.slice[0].genblk1.carry4_TMR_2
Replicated cell$auto$ff.cc:262:slice$2733 into cell $auto$ff.cc:262:slice$2733_TMR_0
Replicated cell$auto$ff.cc:262:slice$2733 into cell $auto$ff.cc:262:slice$2733_TMR_1
Replicated cell$auto$ff.cc:262:slice$2733 into cell $auto$ff.cc:262:slice$2733_TMR_2
Replicated cell$auto$ff.cc:262:slice$2734 into cell $auto$ff.cc:262:slice$2734_TMR_0
Replicated cell$auto$ff.cc:262:slice$2734 into cell $auto$ff.cc:262:slice$2734_TMR_1
Replicated cell$auto$ff.cc:262:slice$2734 into cell $auto$ff.cc:262:slice$2734_TMR_2
Replicated cell$auto$ff.cc:262:slice$2735 into cell $auto$ff.cc:262:slice$2735_TMR_0
Replicated cell$auto$ff.cc:262:slice$2735 into cell $auto$ff.cc:262:slice$2735_TMR_1
Replicated cell$auto$ff.cc:262:slice$2735 into cell $auto$ff.cc:262:slice$2735_TMR_2
Replicated cell$auto$ff.cc:262:slice$2736 into cell $auto$ff.cc:262:slice$2736_TMR_0
Replicated cell$auto$ff.cc:262:slice$2736 into cell $auto$ff.cc:262:slice$2736_TMR_1
Replicated cell$auto$ff.cc:262:slice$2736 into cell $auto$ff.cc:262:slice$2736_TMR_2
Replicated cell$auto$ff.cc:262:slice$2737 into cell $auto$ff.cc:262:slice$2737_TMR_0
Replicated cell$auto$ff.cc:262:slice$2737 into cell $auto$ff.cc:262:slice$2737_TMR_1
Replicated cell$auto$ff.cc:262:slice$2737 into cell $auto$ff.cc:262:slice$2737_TMR_2
Replicated cell$auto$ff.cc:262:slice$2738 into cell $auto$ff.cc:262:slice$2738_TMR_0
Replicated cell$auto$ff.cc:262:slice$2738 into cell $auto$ff.cc:262:slice$2738_TMR_1
Replicated cell$auto$ff.cc:262:slice$2738 into cell $auto$ff.cc:262:slice$2738_TMR_2
Replicated cell$auto$ff.cc:262:slice$2742 into cell $auto$ff.cc:262:slice$2742_TMR_0
Replicated cell$auto$ff.cc:262:slice$2742 into cell $auto$ff.cc:262:slice$2742_TMR_1
Replicated cell$auto$ff.cc:262:slice$2742 into cell $auto$ff.cc:262:slice$2742_TMR_2
Replicated cell$auto$ff.cc:262:slice$2743 into cell $auto$ff.cc:262:slice$2743_TMR_0
Replicated cell$auto$ff.cc:262:slice$2743 into cell $auto$ff.cc:262:slice$2743_TMR_1
Replicated cell$auto$ff.cc:262:slice$2743 into cell $auto$ff.cc:262:slice$2743_TMR_2
Replicated cell$auto$ff.cc:262:slice$2744 into cell $auto$ff.cc:262:slice$2744_TMR_0
Replicated cell$auto$ff.cc:262:slice$2744 into cell $auto$ff.cc:262:slice$2744_TMR_1
Replicated cell$auto$ff.cc:262:slice$2744 into cell $auto$ff.cc:262:slice$2744_TMR_2
Replicated cell$auto$ff.cc:262:slice$2745 into cell $auto$ff.cc:262:slice$2745_TMR_0
Replicated cell$auto$ff.cc:262:slice$2745 into cell $auto$ff.cc:262:slice$2745_TMR_1
Replicated cell$auto$ff.cc:262:slice$2745 into cell $auto$ff.cc:262:slice$2745_TMR_2
Replicated cell$auto$ff.cc:262:slice$2746 into cell $auto$ff.cc:262:slice$2746_TMR_0
Replicated cell$auto$ff.cc:262:slice$2746 into cell $auto$ff.cc:262:slice$2746_TMR_1
Replicated cell$auto$ff.cc:262:slice$2746 into cell $auto$ff.cc:262:slice$2746_TMR_2
Replicated cell$auto$ff.cc:262:slice$2747 into cell $auto$ff.cc:262:slice$2747_TMR_0
Replicated cell$auto$ff.cc:262:slice$2747 into cell $auto$ff.cc:262:slice$2747_TMR_1
Replicated cell$auto$ff.cc:262:slice$2747 into cell $auto$ff.cc:262:slice$2747_TMR_2
Replicated cell$auto$ff.cc:262:slice$2748 into cell $auto$ff.cc:262:slice$2748_TMR_0
Replicated cell$auto$ff.cc:262:slice$2748 into cell $auto$ff.cc:262:slice$2748_TMR_1
Replicated cell$auto$ff.cc:262:slice$2748 into cell $auto$ff.cc:262:slice$2748_TMR_2
Replicated cell$auto$ff.cc:262:slice$2749 into cell $auto$ff.cc:262:slice$2749_TMR_0
Replicated cell$auto$ff.cc:262:slice$2749 into cell $auto$ff.cc:262:slice$2749_TMR_1
Replicated cell$auto$ff.cc:262:slice$2749 into cell $auto$ff.cc:262:slice$2749_TMR_2
Replicated cell$auto$ff.cc:262:slice$2750 into cell $auto$ff.cc:262:slice$2750_TMR_0
Replicated cell$auto$ff.cc:262:slice$2750 into cell $auto$ff.cc:262:slice$2750_TMR_1
Replicated cell$auto$ff.cc:262:slice$2750 into cell $auto$ff.cc:262:slice$2750_TMR_2
Replicated cell$auto$ff.cc:262:slice$2751 into cell $auto$ff.cc:262:slice$2751_TMR_0
Replicated cell$auto$ff.cc:262:slice$2751 into cell $auto$ff.cc:262:slice$2751_TMR_1
Replicated cell$auto$ff.cc:262:slice$2751 into cell $auto$ff.cc:262:slice$2751_TMR_2
Replicated cell$auto$ff.cc:262:slice$2752 into cell $auto$ff.cc:262:slice$2752_TMR_0
Replicated cell$auto$ff.cc:262:slice$2752 into cell $auto$ff.cc:262:slice$2752_TMR_1
Replicated cell$auto$ff.cc:262:slice$2752 into cell $auto$ff.cc:262:slice$2752_TMR_2
Replicated cell$auto$ff.cc:262:slice$2753 into cell $auto$ff.cc:262:slice$2753_TMR_0
Replicated cell$auto$ff.cc:262:slice$2753 into cell $auto$ff.cc:262:slice$2753_TMR_1
Replicated cell$auto$ff.cc:262:slice$2753 into cell $auto$ff.cc:262:slice$2753_TMR_2
Replicated cell$auto$ff.cc:262:slice$2754 into cell $auto$ff.cc:262:slice$2754_TMR_0
Replicated cell$auto$ff.cc:262:slice$2754 into cell $auto$ff.cc:262:slice$2754_TMR_1
Replicated cell$auto$ff.cc:262:slice$2754 into cell $auto$ff.cc:262:slice$2754_TMR_2
Replicated cell$auto$ff.cc:262:slice$2755 into cell $auto$ff.cc:262:slice$2755_TMR_0
Replicated cell$auto$ff.cc:262:slice$2755 into cell $auto$ff.cc:262:slice$2755_TMR_1
Replicated cell$auto$ff.cc:262:slice$2755 into cell $auto$ff.cc:262:slice$2755_TMR_2
Replicated cell$auto$ff.cc:262:slice$2793 into cell $auto$ff.cc:262:slice$2793_TMR_0
Replicated cell$auto$ff.cc:262:slice$2793 into cell $auto$ff.cc:262:slice$2793_TMR_1
Replicated cell$auto$ff.cc:262:slice$2793 into cell $auto$ff.cc:262:slice$2793_TMR_2
Replicated cell$auto$ff.cc:262:slice$2794 into cell $auto$ff.cc:262:slice$2794_TMR_0
Replicated cell$auto$ff.cc:262:slice$2794 into cell $auto$ff.cc:262:slice$2794_TMR_1
Replicated cell$auto$ff.cc:262:slice$2794 into cell $auto$ff.cc:262:slice$2794_TMR_2
Replicated cell$auto$ff.cc:262:slice$2795 into cell $auto$ff.cc:262:slice$2795_TMR_0
Replicated cell$auto$ff.cc:262:slice$2795 into cell $auto$ff.cc:262:slice$2795_TMR_1
Replicated cell$auto$ff.cc:262:slice$2795 into cell $auto$ff.cc:262:slice$2795_TMR_2
Replicated cell$auto$ff.cc:262:slice$2796 into cell $auto$ff.cc:262:slice$2796_TMR_0
Replicated cell$auto$ff.cc:262:slice$2796 into cell $auto$ff.cc:262:slice$2796_TMR_1
Replicated cell$auto$ff.cc:262:slice$2796 into cell $auto$ff.cc:262:slice$2796_TMR_2
Replicated cell$auto$ff.cc:262:slice$2797 into cell $auto$ff.cc:262:slice$2797_TMR_0
Replicated cell$auto$ff.cc:262:slice$2797 into cell $auto$ff.cc:262:slice$2797_TMR_1
Replicated cell$auto$ff.cc:262:slice$2797 into cell $auto$ff.cc:262:slice$2797_TMR_2
Connecting wire to wire connections...

Replicating module: tx_top
Replicating wires...
Replicated wire $0\btnc_r[0:0] into wire \$0\btnc_r[0:0]_TMR_0
Replicated wire $0\btnc_r[0:0] into wire \$0\btnc_r[0:0]_TMR_1
Replicated wire $0\btnc_r[0:0] into wire \$0\btnc_r[0:0]_TMR_2
Replicated wire $abc$3283$not$uart/tx_top.sv:67$4_Y[0] into wire \$abc$3283$not$uart/tx_top.sv:67$4_Y[0]_TMR_0
Replicated wire $abc$3283$not$uart/tx_top.sv:67$4_Y[0] into wire \$abc$3283$not$uart/tx_top.sv:67$4_Y[0]_TMR_1
Replicated wire $abc$3283$not$uart/tx_top.sv:67$4_Y[0] into wire \$abc$3283$not$uart/tx_top.sv:67$4_Y[0]_TMR_2
Replicated wire $abc$3283$not$uart/tx_top.sv:67$4_Y[1] into wire \$abc$3283$not$uart/tx_top.sv:67$4_Y[1]_TMR_0
Replicated wire $abc$3283$not$uart/tx_top.sv:67$4_Y[1] into wire \$abc$3283$not$uart/tx_top.sv:67$4_Y[1]_TMR_1
Replicated wire $abc$3283$not$uart/tx_top.sv:67$4_Y[1] into wire \$abc$3283$not$uart/tx_top.sv:67$4_Y[1]_TMR_2
Replicated wire $abc$3283$not$uart/tx_top.sv:67$4_Y[2] into wire \$abc$3283$not$uart/tx_top.sv:67$4_Y[2]_TMR_0
Replicated wire $abc$3283$not$uart/tx_top.sv:67$4_Y[2] into wire \$abc$3283$not$uart/tx_top.sv:67$4_Y[2]_TMR_1
Replicated wire $abc$3283$not$uart/tx_top.sv:67$4_Y[2] into wire \$abc$3283$not$uart/tx_top.sv:67$4_Y[2]_TMR_2
Replicated wire $abc$3283$not$uart/tx_top.sv:67$4_Y[3] into wire \$abc$3283$not$uart/tx_top.sv:67$4_Y[3]_TMR_0
Replicated wire $abc$3283$not$uart/tx_top.sv:67$4_Y[3] into wire \$abc$3283$not$uart/tx_top.sv:67$4_Y[3]_TMR_1
Replicated wire $abc$3283$not$uart/tx_top.sv:67$4_Y[3] into wire \$abc$3283$not$uart/tx_top.sv:67$4_Y[3]_TMR_2
Replicated wire $abc$3283$not$uart/tx_top.sv:67$4_Y[4] into wire \$abc$3283$not$uart/tx_top.sv:67$4_Y[4]_TMR_0
Replicated wire $abc$3283$not$uart/tx_top.sv:67$4_Y[4] into wire \$abc$3283$not$uart/tx_top.sv:67$4_Y[4]_TMR_1
Replicated wire $abc$3283$not$uart/tx_top.sv:67$4_Y[4] into wire \$abc$3283$not$uart/tx_top.sv:67$4_Y[4]_TMR_2
Replicated wire $abc$3283$not$uart/tx_top.sv:67$4_Y[5] into wire \$abc$3283$not$uart/tx_top.sv:67$4_Y[5]_TMR_0
Replicated wire $abc$3283$not$uart/tx_top.sv:67$4_Y[5] into wire \$abc$3283$not$uart/tx_top.sv:67$4_Y[5]_TMR_1
Replicated wire $abc$3283$not$uart/tx_top.sv:67$4_Y[5] into wire \$abc$3283$not$uart/tx_top.sv:67$4_Y[5]_TMR_2
Replicated wire $abc$3283$not$uart/tx_top.sv:67$4_Y[6] into wire \$abc$3283$not$uart/tx_top.sv:67$4_Y[6]_TMR_0
Replicated wire $abc$3283$not$uart/tx_top.sv:67$4_Y[6] into wire \$abc$3283$not$uart/tx_top.sv:67$4_Y[6]_TMR_1
Replicated wire $abc$3283$not$uart/tx_top.sv:67$4_Y[6] into wire \$abc$3283$not$uart/tx_top.sv:67$4_Y[6]_TMR_2
Replicated wire $abc$3283$not$uart/tx_top.sv:67$4_Y[7] into wire \$abc$3283$not$uart/tx_top.sv:67$4_Y[7]_TMR_0
Replicated wire $abc$3283$not$uart/tx_top.sv:67$4_Y[7] into wire \$abc$3283$not$uart/tx_top.sv:67$4_Y[7]_TMR_1
Replicated wire $abc$3283$not$uart/tx_top.sv:67$4_Y[7] into wire \$abc$3283$not$uart/tx_top.sv:67$4_Y[7]_TMR_2
Replicated wire $auto$clkbufmap.cc:262:execute$3415 into wire \$auto$clkbufmap.cc:262:execute$3415_TMR_0
Replicated wire $auto$clkbufmap.cc:262:execute$3415 into wire \$auto$clkbufmap.cc:262:execute$3415_TMR_1
Replicated wire $auto$clkbufmap.cc:262:execute$3415 into wire \$auto$clkbufmap.cc:262:execute$3415_TMR_2
Wire $iopadmap$clk from module tx_top is only copied over
Replicated wire $iopadmap$tx_out into wire \$iopadmap$tx_out_TMR_0
Replicated wire $iopadmap$tx_out into wire \$iopadmap$tx_out_TMR_1
Replicated wire $iopadmap$tx_out into wire \$iopadmap$tx_out_TMR_2
Replicated wire $techmap3347$abc$3283$auto$blifparse.cc:515:parse_blif$3286.A into wire \$techmap3347$abc$3283$auto$blifparse.cc:515:parse_blif$3286.A_TMR_0
Replicated wire $techmap3347$abc$3283$auto$blifparse.cc:515:parse_blif$3286.A into wire \$techmap3347$abc$3283$auto$blifparse.cc:515:parse_blif$3286.A_TMR_1
Replicated wire $techmap3347$abc$3283$auto$blifparse.cc:515:parse_blif$3286.A into wire \$techmap3347$abc$3283$auto$blifparse.cc:515:parse_blif$3286.A_TMR_2
Replicated wire $techmap3348$abc$3283$auto$blifparse.cc:515:parse_blif$3293.A into wire \$techmap3348$abc$3283$auto$blifparse.cc:515:parse_blif$3293.A_TMR_0
Replicated wire $techmap3348$abc$3283$auto$blifparse.cc:515:parse_blif$3293.A into wire \$techmap3348$abc$3283$auto$blifparse.cc:515:parse_blif$3293.A_TMR_1
Replicated wire $techmap3348$abc$3283$auto$blifparse.cc:515:parse_blif$3293.A into wire \$techmap3348$abc$3283$auto$blifparse.cc:515:parse_blif$3293.A_TMR_2
Replicated wire $techmap3349$abc$3283$auto$blifparse.cc:515:parse_blif$3292.A into wire \$techmap3349$abc$3283$auto$blifparse.cc:515:parse_blif$3292.A_TMR_0
Replicated wire $techmap3349$abc$3283$auto$blifparse.cc:515:parse_blif$3292.A into wire \$techmap3349$abc$3283$auto$blifparse.cc:515:parse_blif$3292.A_TMR_1
Replicated wire $techmap3349$abc$3283$auto$blifparse.cc:515:parse_blif$3292.A into wire \$techmap3349$abc$3283$auto$blifparse.cc:515:parse_blif$3292.A_TMR_2
Replicated wire $techmap3350$abc$3283$auto$blifparse.cc:515:parse_blif$3290.A into wire \$techmap3350$abc$3283$auto$blifparse.cc:515:parse_blif$3290.A_TMR_0
Replicated wire $techmap3350$abc$3283$auto$blifparse.cc:515:parse_blif$3290.A into wire \$techmap3350$abc$3283$auto$blifparse.cc:515:parse_blif$3290.A_TMR_1
Replicated wire $techmap3350$abc$3283$auto$blifparse.cc:515:parse_blif$3290.A into wire \$techmap3350$abc$3283$auto$blifparse.cc:515:parse_blif$3290.A_TMR_2
Replicated wire $techmap3351$abc$3283$auto$blifparse.cc:515:parse_blif$3285.A into wire \$techmap3351$abc$3283$auto$blifparse.cc:515:parse_blif$3285.A_TMR_0
Replicated wire $techmap3351$abc$3283$auto$blifparse.cc:515:parse_blif$3285.A into wire \$techmap3351$abc$3283$auto$blifparse.cc:515:parse_blif$3285.A_TMR_1
Replicated wire $techmap3351$abc$3283$auto$blifparse.cc:515:parse_blif$3285.A into wire \$techmap3351$abc$3283$auto$blifparse.cc:515:parse_blif$3285.A_TMR_2
Replicated wire $techmap3352$abc$3283$auto$blifparse.cc:515:parse_blif$3284.A into wire \$techmap3352$abc$3283$auto$blifparse.cc:515:parse_blif$3284.A_TMR_0
Replicated wire $techmap3352$abc$3283$auto$blifparse.cc:515:parse_blif$3284.A into wire \$techmap3352$abc$3283$auto$blifparse.cc:515:parse_blif$3284.A_TMR_1
Replicated wire $techmap3352$abc$3283$auto$blifparse.cc:515:parse_blif$3284.A into wire \$techmap3352$abc$3283$auto$blifparse.cc:515:parse_blif$3284.A_TMR_2
Replicated wire $techmap3353$abc$3283$auto$blifparse.cc:515:parse_blif$3291.A into wire \$techmap3353$abc$3283$auto$blifparse.cc:515:parse_blif$3291.A_TMR_0
Replicated wire $techmap3353$abc$3283$auto$blifparse.cc:515:parse_blif$3291.A into wire \$techmap3353$abc$3283$auto$blifparse.cc:515:parse_blif$3291.A_TMR_1
Replicated wire $techmap3353$abc$3283$auto$blifparse.cc:515:parse_blif$3291.A into wire \$techmap3353$abc$3283$auto$blifparse.cc:515:parse_blif$3291.A_TMR_2
Replicated wire $techmap3354$abc$3283$auto$blifparse.cc:515:parse_blif$3289.A into wire \$techmap3354$abc$3283$auto$blifparse.cc:515:parse_blif$3289.A_TMR_0
Replicated wire $techmap3354$abc$3283$auto$blifparse.cc:515:parse_blif$3289.A into wire \$techmap3354$abc$3283$auto$blifparse.cc:515:parse_blif$3289.A_TMR_1
Replicated wire $techmap3354$abc$3283$auto$blifparse.cc:515:parse_blif$3289.A into wire \$techmap3354$abc$3283$auto$blifparse.cc:515:parse_blif$3289.A_TMR_2
Replicated wire $techmap3355$abc$3283$auto$blifparse.cc:515:parse_blif$3288.A into wire \$techmap3355$abc$3283$auto$blifparse.cc:515:parse_blif$3288.A_TMR_0
Replicated wire $techmap3355$abc$3283$auto$blifparse.cc:515:parse_blif$3288.A into wire \$techmap3355$abc$3283$auto$blifparse.cc:515:parse_blif$3288.A_TMR_1
Replicated wire $techmap3355$abc$3283$auto$blifparse.cc:515:parse_blif$3288.A into wire \$techmap3355$abc$3283$auto$blifparse.cc:515:parse_blif$3288.A_TMR_2
Replicated wire $techmap3356$abc$3283$auto$blifparse.cc:515:parse_blif$3287.A into wire \$techmap3356$abc$3283$auto$blifparse.cc:515:parse_blif$3287.A_TMR_0
Replicated wire $techmap3356$abc$3283$auto$blifparse.cc:515:parse_blif$3287.A into wire \$techmap3356$abc$3283$auto$blifparse.cc:515:parse_blif$3287.A_TMR_1
Replicated wire $techmap3356$abc$3283$auto$blifparse.cc:515:parse_blif$3287.A into wire \$techmap3356$abc$3283$auto$blifparse.cc:515:parse_blif$3287.A_TMR_2
Wire btnc from module tx_top is only copied over
Replicated wire btnc_r into wire btnc_r_TMR_0
Replicated wire btnc_r into wire btnc_r_TMR_1
Replicated wire btnc_r into wire btnc_r_TMR_2
Replicated wire btnc_r2 into wire btnc_r2_TMR_0
Replicated wire btnc_r2 into wire btnc_r2_TMR_1
Replicated wire btnc_r2 into wire btnc_r2_TMR_2
Wire btnu from module tx_top is only copied over
Wire clk from module tx_top is only copied over
Wire led from module tx_top is only copied over
Replicated wire reset into wire reset_TMR_0
Replicated wire reset into wire reset_TMR_1
Replicated wire reset into wire reset_TMR_2
Replicated wire send_character into wire send_character_TMR_0
Replicated wire send_character into wire send_character_TMR_1
Replicated wire send_character into wire send_character_TMR_2
Wire sw from module tx_top is only copied over
Wire tx_out from module tx_top is only copied over
Replicating cells in module tx_top
Replicated cell$abc$3283$auto$blifparse.cc:515:parse_blif$3284 into cell $abc$3283$auto$blifparse.cc:515:parse_blif$3284_TMR_0
Replicated cell$abc$3283$auto$blifparse.cc:515:parse_blif$3284 into cell $abc$3283$auto$blifparse.cc:515:parse_blif$3284_TMR_1
Replicated cell$abc$3283$auto$blifparse.cc:515:parse_blif$3284 into cell $abc$3283$auto$blifparse.cc:515:parse_blif$3284_TMR_2
Replicated cell$abc$3283$auto$blifparse.cc:515:parse_blif$3285 into cell $abc$3283$auto$blifparse.cc:515:parse_blif$3285_TMR_0
Replicated cell$abc$3283$auto$blifparse.cc:515:parse_blif$3285 into cell $abc$3283$auto$blifparse.cc:515:parse_blif$3285_TMR_1
Replicated cell$abc$3283$auto$blifparse.cc:515:parse_blif$3285 into cell $abc$3283$auto$blifparse.cc:515:parse_blif$3285_TMR_2
Replicated cell$abc$3283$auto$blifparse.cc:515:parse_blif$3286 into cell $abc$3283$auto$blifparse.cc:515:parse_blif$3286_TMR_0
Replicated cell$abc$3283$auto$blifparse.cc:515:parse_blif$3286 into cell $abc$3283$auto$blifparse.cc:515:parse_blif$3286_TMR_1
Replicated cell$abc$3283$auto$blifparse.cc:515:parse_blif$3286 into cell $abc$3283$auto$blifparse.cc:515:parse_blif$3286_TMR_2
Replicated cell$abc$3283$auto$blifparse.cc:515:parse_blif$3287 into cell $abc$3283$auto$blifparse.cc:515:parse_blif$3287_TMR_0
Replicated cell$abc$3283$auto$blifparse.cc:515:parse_blif$3287 into cell $abc$3283$auto$blifparse.cc:515:parse_blif$3287_TMR_1
Replicated cell$abc$3283$auto$blifparse.cc:515:parse_blif$3287 into cell $abc$3283$auto$blifparse.cc:515:parse_blif$3287_TMR_2
Replicated cell$abc$3283$auto$blifparse.cc:515:parse_blif$3288 into cell $abc$3283$auto$blifparse.cc:515:parse_blif$3288_TMR_0
Replicated cell$abc$3283$auto$blifparse.cc:515:parse_blif$3288 into cell $abc$3283$auto$blifparse.cc:515:parse_blif$3288_TMR_1
Replicated cell$abc$3283$auto$blifparse.cc:515:parse_blif$3288 into cell $abc$3283$auto$blifparse.cc:515:parse_blif$3288_TMR_2
Replicated cell$abc$3283$auto$blifparse.cc:515:parse_blif$3289 into cell $abc$3283$auto$blifparse.cc:515:parse_blif$3289_TMR_0
Replicated cell$abc$3283$auto$blifparse.cc:515:parse_blif$3289 into cell $abc$3283$auto$blifparse.cc:515:parse_blif$3289_TMR_1
Replicated cell$abc$3283$auto$blifparse.cc:515:parse_blif$3289 into cell $abc$3283$auto$blifparse.cc:515:parse_blif$3289_TMR_2
Replicated cell$abc$3283$auto$blifparse.cc:515:parse_blif$3290 into cell $abc$3283$auto$blifparse.cc:515:parse_blif$3290_TMR_0
Replicated cell$abc$3283$auto$blifparse.cc:515:parse_blif$3290 into cell $abc$3283$auto$blifparse.cc:515:parse_blif$3290_TMR_1
Replicated cell$abc$3283$auto$blifparse.cc:515:parse_blif$3290 into cell $abc$3283$auto$blifparse.cc:515:parse_blif$3290_TMR_2
Replicated cell$abc$3283$auto$blifparse.cc:515:parse_blif$3291 into cell $abc$3283$auto$blifparse.cc:515:parse_blif$3291_TMR_0
Replicated cell$abc$3283$auto$blifparse.cc:515:parse_blif$3291 into cell $abc$3283$auto$blifparse.cc:515:parse_blif$3291_TMR_1
Replicated cell$abc$3283$auto$blifparse.cc:515:parse_blif$3291 into cell $abc$3283$auto$blifparse.cc:515:parse_blif$3291_TMR_2
Replicated cell$abc$3283$auto$blifparse.cc:515:parse_blif$3292 into cell $abc$3283$auto$blifparse.cc:515:parse_blif$3292_TMR_0
Replicated cell$abc$3283$auto$blifparse.cc:515:parse_blif$3292 into cell $abc$3283$auto$blifparse.cc:515:parse_blif$3292_TMR_1
Replicated cell$abc$3283$auto$blifparse.cc:515:parse_blif$3292 into cell $abc$3283$auto$blifparse.cc:515:parse_blif$3292_TMR_2
Replicated cell$abc$3283$auto$blifparse.cc:515:parse_blif$3293 into cell $abc$3283$auto$blifparse.cc:515:parse_blif$3293_TMR_0
Replicated cell$abc$3283$auto$blifparse.cc:515:parse_blif$3293 into cell $abc$3283$auto$blifparse.cc:515:parse_blif$3293_TMR_1
Replicated cell$abc$3283$auto$blifparse.cc:515:parse_blif$3293 into cell $abc$3283$auto$blifparse.cc:515:parse_blif$3293_TMR_2
Replicated cell$auto$ff.cc:262:slice$2591 into cell $auto$ff.cc:262:slice$2591_TMR_0
Replicated cell$auto$ff.cc:262:slice$2591 into cell $auto$ff.cc:262:slice$2591_TMR_1
Replicated cell$auto$ff.cc:262:slice$2591 into cell $auto$ff.cc:262:slice$2591_TMR_2
Replicated cell$auto$ff.cc:262:slice$2592 into cell $auto$ff.cc:262:slice$2592_TMR_0
Replicated cell$auto$ff.cc:262:slice$2592 into cell $auto$ff.cc:262:slice$2592_TMR_1
Replicated cell$auto$ff.cc:262:slice$2592 into cell $auto$ff.cc:262:slice$2592_TMR_2
Replicated cell$iopadmap$tx_top.btnc into cell $iopadmap$tx_top.btnc_TMR_0
Replicated cell$iopadmap$tx_top.btnc into cell $iopadmap$tx_top.btnc_TMR_1
Replicated cell$iopadmap$tx_top.btnc into cell $iopadmap$tx_top.btnc_TMR_2
Replicated cell$iopadmap$tx_top.btnu into cell $iopadmap$tx_top.btnu_TMR_0
Replicated cell$iopadmap$tx_top.btnu into cell $iopadmap$tx_top.btnu_TMR_1
Replicated cell$iopadmap$tx_top.btnu into cell $iopadmap$tx_top.btnu_TMR_2
Replicated cell$iopadmap$tx_top.clk into cell $iopadmap$tx_top.clk_TMR_0
Replicated cell$iopadmap$tx_top.clk into cell $iopadmap$tx_top.clk_TMR_1
Replicated cell$iopadmap$tx_top.clk into cell $iopadmap$tx_top.clk_TMR_2
Replicated cell$iopadmap$tx_top.sw into cell $iopadmap$tx_top.sw_TMR_0
Replicated cell$iopadmap$tx_top.sw into cell $iopadmap$tx_top.sw_TMR_1
Replicated cell$iopadmap$tx_top.sw into cell $iopadmap$tx_top.sw_TMR_2
Replicated cell$iopadmap$tx_top.sw_1 into cell $iopadmap$tx_top.sw_1_TMR_0
Replicated cell$iopadmap$tx_top.sw_1 into cell $iopadmap$tx_top.sw_1_TMR_1
Replicated cell$iopadmap$tx_top.sw_1 into cell $iopadmap$tx_top.sw_1_TMR_2
Replicated cell$iopadmap$tx_top.sw_2 into cell $iopadmap$tx_top.sw_2_TMR_0
Replicated cell$iopadmap$tx_top.sw_2 into cell $iopadmap$tx_top.sw_2_TMR_1
Replicated cell$iopadmap$tx_top.sw_2 into cell $iopadmap$tx_top.sw_2_TMR_2
Replicated cell$iopadmap$tx_top.sw_3 into cell $iopadmap$tx_top.sw_3_TMR_0
Replicated cell$iopadmap$tx_top.sw_3 into cell $iopadmap$tx_top.sw_3_TMR_1
Replicated cell$iopadmap$tx_top.sw_3 into cell $iopadmap$tx_top.sw_3_TMR_2
Replicated cell$iopadmap$tx_top.sw_4 into cell $iopadmap$tx_top.sw_4_TMR_0
Replicated cell$iopadmap$tx_top.sw_4 into cell $iopadmap$tx_top.sw_4_TMR_1
Replicated cell$iopadmap$tx_top.sw_4 into cell $iopadmap$tx_top.sw_4_TMR_2
Replicated cell$iopadmap$tx_top.sw_5 into cell $iopadmap$tx_top.sw_5_TMR_0
Replicated cell$iopadmap$tx_top.sw_5 into cell $iopadmap$tx_top.sw_5_TMR_1
Replicated cell$iopadmap$tx_top.sw_5 into cell $iopadmap$tx_top.sw_5_TMR_2
Replicated cell$iopadmap$tx_top.sw_6 into cell $iopadmap$tx_top.sw_6_TMR_0
Replicated cell$iopadmap$tx_top.sw_6 into cell $iopadmap$tx_top.sw_6_TMR_1
Replicated cell$iopadmap$tx_top.sw_6 into cell $iopadmap$tx_top.sw_6_TMR_2
Replicated cell$iopadmap$tx_top.sw_7 into cell $iopadmap$tx_top.sw_7_TMR_0
Replicated cell$iopadmap$tx_top.sw_7 into cell $iopadmap$tx_top.sw_7_TMR_1
Replicated cell$iopadmap$tx_top.sw_7 into cell $iopadmap$tx_top.sw_7_TMR_2
Connecting wire to wire connections...

Fixing connections for non leaf cell named timer of type $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter
Fixing connections for non leaf cell named debounce_inst of type debounce
Fixing connections for non leaf cell named tx_inst of type tx

Inserting Voters
Initializing Voter Information
Voter type is LUT3
Creating wire map for module tx_top
Identifying points after ff in module tx_top
Cell tx_inst of type tx doesn't have scc_attr
Cell debounce_inst of type debounce doesn't have scc_attr
Cell $iopadmap$tx_top.tx_out of type OBUF doesn't have scc_attr
Cell $iopadmap$tx_top.sw_7_TMR_2 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.sw_7_TMR_1 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.sw_7_TMR_0 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.sw_6_TMR_2 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.sw_6_TMR_1 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.sw_6_TMR_0 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.sw_5_TMR_2 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.sw_5_TMR_1 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.sw_5_TMR_0 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.sw_4_TMR_2 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.sw_4_TMR_1 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.sw_4_TMR_0 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.sw_3_TMR_2 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.sw_3_TMR_1 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.sw_3_TMR_0 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.sw_2_TMR_2 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.sw_2_TMR_1 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.sw_2_TMR_0 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.sw_1_TMR_2 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.sw_1_TMR_1 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.sw_1_TMR_0 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.sw_TMR_2 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.sw_TMR_1 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.sw_TMR_0 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.led_7 of type OBUF doesn't have scc_attr
Cell $iopadmap$tx_top.led_6 of type OBUF doesn't have scc_attr
Cell $iopadmap$tx_top.led_5 of type OBUF doesn't have scc_attr
Cell $iopadmap$tx_top.led_4 of type OBUF doesn't have scc_attr
Cell $iopadmap$tx_top.led_3 of type OBUF doesn't have scc_attr
Cell $iopadmap$tx_top.led_2 of type OBUF doesn't have scc_attr
Cell $iopadmap$tx_top.led_1 of type OBUF doesn't have scc_attr
Cell $iopadmap$tx_top.led of type OBUF doesn't have scc_attr
Cell $iopadmap$tx_top.clk_TMR_2 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.clk_TMR_1 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.clk_TMR_0 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.btnu_TMR_2 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.btnu_TMR_1 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.btnu_TMR_0 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.btnc_TMR_2 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.btnc_TMR_1 of type IBUF doesn't have scc_attr
Cell $iopadmap$tx_top.btnc_TMR_0 of type IBUF doesn't have scc_attr
Cell $auto$ff.cc:262:slice$2592_TMR_2 of type FDRE doesn't have scc_attr
Cell $auto$ff.cc:262:slice$2592_TMR_1 of type FDRE doesn't have scc_attr
Cell $auto$ff.cc:262:slice$2592_TMR_0 of type FDRE doesn't have scc_attr
Cell $auto$ff.cc:262:slice$2591_TMR_2 of type FDRE doesn't have scc_attr
Cell $auto$ff.cc:262:slice$2591_TMR_1 of type FDRE doesn't have scc_attr
Cell $auto$ff.cc:262:slice$2591_TMR_0 of type FDRE doesn't have scc_attr
Cell $auto$clkbufmap.cc:261:execute$3414 of type BUFG doesn't have scc_attr
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3293_TMR_2 of type INV doesn't have scc_attr
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3293_TMR_1 of type INV doesn't have scc_attr
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3293_TMR_0 of type INV doesn't have scc_attr
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3292_TMR_2 of type INV doesn't have scc_attr
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3292_TMR_1 of type INV doesn't have scc_attr
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3292_TMR_0 of type INV doesn't have scc_attr
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3291_TMR_2 of type INV doesn't have scc_attr
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3291_TMR_1 of type INV doesn't have scc_attr
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3291_TMR_0 of type INV doesn't have scc_attr
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3290_TMR_2 of type INV doesn't have scc_attr
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3290_TMR_1 of type INV doesn't have scc_attr
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3290_TMR_0 of type INV doesn't have scc_attr
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3289_TMR_2 of type INV doesn't have scc_attr
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3289_TMR_1 of type INV doesn't have scc_attr
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3289_TMR_0 of type INV doesn't have scc_attr
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3288_TMR_2 of type INV doesn't have scc_attr
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3288_TMR_1 of type INV doesn't have scc_attr
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3288_TMR_0 of type INV doesn't have scc_attr
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3287_TMR_2 of type INV doesn't have scc_attr
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3287_TMR_1 of type INV doesn't have scc_attr
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3287_TMR_0 of type INV doesn't have scc_attr
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3286_TMR_2 of type INV doesn't have scc_attr
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3286_TMR_1 of type INV doesn't have scc_attr
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3286_TMR_0 of type INV doesn't have scc_attr
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3285_TMR_2 of type INV doesn't have scc_attr
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3285_TMR_1 of type INV doesn't have scc_attr
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3285_TMR_0 of type INV doesn't have scc_attr
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3284_TMR_2 of type INV doesn't have scc_attr
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3284_TMR_1 of type INV doesn't have scc_attr
Cell $abc$3283$auto$blifparse.cc:515:parse_blif$3284_TMR_0 of type INV doesn't have scc_attr
Removing redundant reduction voters...
Inserting ff voters
Creating wire map for module tx
Identifying points after ff in module tx
Cell $auto$ff.cc:262:slice$2797_TMR_2 of type FDRE doesn't have scc_attr
Cell $auto$ff.cc:262:slice$2797_TMR_1 of type FDRE doesn't have scc_attr
Cell $auto$ff.cc:262:slice$2797_TMR_0 of type FDRE doesn't have scc_attr
Cell $auto$ff.cc:262:slice$2796_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2796_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2796_TMR_2 Port Q drives sigbit with wire bitCount_TMR_2
Cell $auto$ff.cc:262:slice$2796_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2796_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2796_TMR_1 Port Q drives sigbit with wire bitCount_TMR_1
Cell $auto$ff.cc:262:slice$2796_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2796_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2796_TMR_0 Port Q drives sigbit with wire bitCount_TMR_0
Cell $auto$ff.cc:262:slice$2795_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2795_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2795_TMR_2 Port Q drives sigbit with wire bitCount_TMR_2
Cell $auto$ff.cc:262:slice$2795_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2795_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2795_TMR_1 Port Q drives sigbit with wire bitCount_TMR_1
Cell $auto$ff.cc:262:slice$2795_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2795_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2795_TMR_0 Port Q drives sigbit with wire bitCount_TMR_0
Cell $auto$ff.cc:262:slice$2794_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2794_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2794_TMR_2 Port Q drives sigbit with wire bitCount_TMR_2
Cell $auto$ff.cc:262:slice$2794_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2794_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2794_TMR_1 Port Q drives sigbit with wire bitCount_TMR_1
Cell $auto$ff.cc:262:slice$2794_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2794_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2794_TMR_0 Port Q drives sigbit with wire bitCount_TMR_0
Cell $auto$ff.cc:262:slice$2793_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2793_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2793_TMR_2 Port Q drives sigbit with wire bitCount_TMR_2
Cell $auto$ff.cc:262:slice$2793_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2793_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2793_TMR_1 Port Q drives sigbit with wire bitCount_TMR_1
Cell $auto$ff.cc:262:slice$2793_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2793_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2793_TMR_0 Port Q drives sigbit with wire bitCount_TMR_0
Cell $auto$ff.cc:262:slice$2755_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2755_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2755_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$2755_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2755_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2755_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$2755_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2755_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2755_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$2754_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2754_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2754_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$2754_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2754_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2754_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$2754_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2754_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2754_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$2753_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2753_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2753_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$2753_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2753_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2753_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$2753_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2753_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2753_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$2752_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2752_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2752_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$2752_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2752_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2752_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$2752_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2752_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2752_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$2751_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2751_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2751_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$2751_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2751_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2751_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$2751_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2751_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2751_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$2750_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2750_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2750_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$2750_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2750_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2750_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$2750_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2750_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2750_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$2749_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2749_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2749_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$2749_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2749_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2749_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$2749_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2749_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2749_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$2748_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2748_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2748_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$2748_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2748_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2748_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$2748_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2748_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2748_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$2747_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2747_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2747_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$2747_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2747_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2747_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$2747_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2747_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2747_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$2746_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2746_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2746_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$2746_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2746_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2746_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$2746_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2746_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2746_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$2745_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2745_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2745_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$2745_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2745_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2745_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$2745_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2745_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2745_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$2744_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2744_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2744_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$2744_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2744_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2744_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$2744_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2744_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2744_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$2743_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2743_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2743_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$2743_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2743_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2743_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$2743_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2743_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2743_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$2742_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2742_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2742_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$2742_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2742_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2742_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$2742_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2742_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2742_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$2738_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2738_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2738_TMR_2 Port Q drives sigbit with wire cs_TMR_2
Cell $auto$ff.cc:262:slice$2738_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2738_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2738_TMR_1 Port Q drives sigbit with wire cs_TMR_1
Cell $auto$ff.cc:262:slice$2738_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2738_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2738_TMR_0 Port Q drives sigbit with wire cs_TMR_0
Cell $auto$ff.cc:262:slice$2737_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2737_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2737_TMR_2 Port Q drives sigbit with wire cs_TMR_2
Cell $auto$ff.cc:262:slice$2737_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2737_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2737_TMR_1 Port Q drives sigbit with wire cs_TMR_1
Cell $auto$ff.cc:262:slice$2737_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2737_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2737_TMR_0 Port Q drives sigbit with wire cs_TMR_0
Cell $auto$ff.cc:262:slice$2736_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2736_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2736_TMR_2 Port Q drives sigbit with wire cs_TMR_2
Cell $auto$ff.cc:262:slice$2736_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2736_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2736_TMR_1 Port Q drives sigbit with wire cs_TMR_1
Cell $auto$ff.cc:262:slice$2736_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2736_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2736_TMR_0 Port Q drives sigbit with wire cs_TMR_0
Cell $auto$ff.cc:262:slice$2735_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2735_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2735_TMR_2 Port Q drives sigbit with wire cs_TMR_2
Cell $auto$ff.cc:262:slice$2735_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2735_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2735_TMR_1 Port Q drives sigbit with wire cs_TMR_1
Cell $auto$ff.cc:262:slice$2735_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2735_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2735_TMR_0 Port Q drives sigbit with wire cs_TMR_0
Cell $auto$ff.cc:262:slice$2734_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2734_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2734_TMR_2 Port Q drives sigbit with wire cs_TMR_2
Cell $auto$ff.cc:262:slice$2734_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2734_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2734_TMR_1 Port Q drives sigbit with wire cs_TMR_1
Cell $auto$ff.cc:262:slice$2734_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2734_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2734_TMR_0 Port Q drives sigbit with wire cs_TMR_0
Cell $auto$ff.cc:262:slice$2733_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2733_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2733_TMR_2 Port Q drives sigbit with wire cs_TMR_2
Cell $auto$ff.cc:262:slice$2733_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2733_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2733_TMR_1 Port Q drives sigbit with wire cs_TMR_1
Cell $auto$ff.cc:262:slice$2733_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2733_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2733_TMR_0 Port Q drives sigbit with wire cs_TMR_0
Cell $auto$alumacc.cc:485:replace_alu$2161.genblk1.slice[0].genblk1.carry4_TMR_2 of type CARRY4 DOES have scc_attr
Cell $auto$alumacc.cc:485:replace_alu$2161.genblk1.slice[0].genblk1.carry4_TMR_2 of type CARRY4 is NOT a flip flop
Cell $auto$alumacc.cc:485:replace_alu$2161.genblk1.slice[0].genblk1.carry4_TMR_1 of type CARRY4 DOES have scc_attr
Cell $auto$alumacc.cc:485:replace_alu$2161.genblk1.slice[0].genblk1.carry4_TMR_1 of type CARRY4 is NOT a flip flop
Cell $auto$alumacc.cc:485:replace_alu$2161.genblk1.slice[0].genblk1.carry4_TMR_0 of type CARRY4 DOES have scc_attr
Cell $auto$alumacc.cc:485:replace_alu$2161.genblk1.slice[0].genblk1.carry4_TMR_0 of type CARRY4 is NOT a flip flop
Cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[3].genblk1.carry4_TMR_2 of type CARRY4 DOES have scc_attr
Cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[3].genblk1.carry4_TMR_2 of type CARRY4 is NOT a flip flop
Cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[3].genblk1.carry4_TMR_1 of type CARRY4 DOES have scc_attr
Cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[3].genblk1.carry4_TMR_1 of type CARRY4 is NOT a flip flop
Cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[3].genblk1.carry4_TMR_0 of type CARRY4 DOES have scc_attr
Cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[3].genblk1.carry4_TMR_0 of type CARRY4 is NOT a flip flop
Cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[2].genblk1.carry4_TMR_2 of type CARRY4 DOES have scc_attr
Cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[2].genblk1.carry4_TMR_2 of type CARRY4 is NOT a flip flop
Cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[2].genblk1.carry4_TMR_1 of type CARRY4 DOES have scc_attr
Cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[2].genblk1.carry4_TMR_1 of type CARRY4 is NOT a flip flop
Cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[2].genblk1.carry4_TMR_0 of type CARRY4 DOES have scc_attr
Cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[2].genblk1.carry4_TMR_0 of type CARRY4 is NOT a flip flop
Cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[1].genblk1.carry4_TMR_2 of type CARRY4 DOES have scc_attr
Cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[1].genblk1.carry4_TMR_2 of type CARRY4 is NOT a flip flop
Cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[1].genblk1.carry4_TMR_1 of type CARRY4 DOES have scc_attr
Cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[1].genblk1.carry4_TMR_1 of type CARRY4 is NOT a flip flop
Cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[1].genblk1.carry4_TMR_0 of type CARRY4 DOES have scc_attr
Cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[1].genblk1.carry4_TMR_0 of type CARRY4 is NOT a flip flop
Cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[0].genblk1.carry4_TMR_2 of type CARRY4 DOES have scc_attr
Cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[0].genblk1.carry4_TMR_2 of type CARRY4 is NOT a flip flop
Cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[0].genblk1.carry4_TMR_1 of type CARRY4 DOES have scc_attr
Cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[0].genblk1.carry4_TMR_1 of type CARRY4 is NOT a flip flop
Cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[0].genblk1.carry4_TMR_0 of type CARRY4 DOES have scc_attr
Cell $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[0].genblk1.carry4_TMR_0 of type CARRY4 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3282_TMR_2 of type INV DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3282_TMR_2 of type INV is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3282_TMR_1 of type INV DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3282_TMR_1 of type INV is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3282_TMR_0 of type INV DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3282_TMR_0 of type INV is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3281_TMR_2 of type INV DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3281_TMR_2 of type INV is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3281_TMR_1 of type INV DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3281_TMR_1 of type INV is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3281_TMR_0 of type INV DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3281_TMR_0 of type INV is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3280_TMR_2 of type LUT6 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3280_TMR_1 of type LUT6 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3280_TMR_0 of type LUT6 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3279_TMR_2 of type LUT6 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3279_TMR_1 of type LUT6 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3279_TMR_0 of type LUT6 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3278_TMR_2 of type LUT2 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3278_TMR_1 of type LUT2 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3278_TMR_0 of type LUT2 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3277_TMR_2 of type LUT4 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3277_TMR_1 of type LUT4 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3277_TMR_0 of type LUT4 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3276_TMR_2 of type LUT2 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3276_TMR_1 of type LUT2 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3276_TMR_0 of type LUT2 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3275_TMR_2 of type LUT2 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3275_TMR_1 of type LUT2 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3275_TMR_0 of type LUT2 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_2 of type MUXF8 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_1 of type MUXF8 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_0 of type MUXF8 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2 of type MUXF7 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1 of type MUXF7 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0 of type MUXF7 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_2 of type LUT3 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_1 of type LUT3 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_0 of type LUT3 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0_TMR_2 of type LUT3 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0_TMR_1 of type LUT3 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0_TMR_0 of type LUT3 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2 of type MUXF7 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1 of type MUXF7 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0 of type MUXF7 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_2 of type LUT3 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_1 of type LUT3 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_0 of type LUT3 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3273_TMR_2 of type LUT2 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3273_TMR_1 of type LUT2 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3273_TMR_0 of type LUT2 doesn't have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3272_TMR_2 of type LUT6 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3272_TMR_2 of type LUT6 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3272_TMR_1 of type LUT6 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3272_TMR_1 of type LUT6 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3272_TMR_0 of type LUT6 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3272_TMR_0 of type LUT6 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3271_TMR_2 of type LUT5 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3271_TMR_2 of type LUT5 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3271_TMR_1 of type LUT5 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3271_TMR_1 of type LUT5 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3271_TMR_0 of type LUT5 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3271_TMR_0 of type LUT5 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3270_TMR_2 of type LUT4 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3270_TMR_2 of type LUT4 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3270_TMR_1 of type LUT4 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3270_TMR_1 of type LUT4 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3270_TMR_0 of type LUT4 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3270_TMR_0 of type LUT4 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3269_TMR_2 of type LUT2 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3269_TMR_2 of type LUT2 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3269_TMR_1 of type LUT2 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3269_TMR_1 of type LUT2 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3269_TMR_0 of type LUT2 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3269_TMR_0 of type LUT2 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3268_TMR_2 of type LUT2 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3268_TMR_2 of type LUT2 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3268_TMR_1 of type LUT2 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3268_TMR_1 of type LUT2 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3268_TMR_0 of type LUT2 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3268_TMR_0 of type LUT2 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3267_TMR_2 of type LUT6 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3267_TMR_2 of type LUT6 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3267_TMR_1 of type LUT6 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3267_TMR_1 of type LUT6 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3267_TMR_0 of type LUT6 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3267_TMR_0 of type LUT6 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3266_TMR_2 of type LUT6 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3266_TMR_2 of type LUT6 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3266_TMR_1 of type LUT6 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3266_TMR_1 of type LUT6 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3266_TMR_0 of type LUT6 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3266_TMR_0 of type LUT6 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3265_TMR_2 of type LUT3 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3265_TMR_2 of type LUT3 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3265_TMR_1 of type LUT3 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3265_TMR_1 of type LUT3 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3265_TMR_0 of type LUT3 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3265_TMR_0 of type LUT3 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3264_TMR_2 of type LUT2 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3264_TMR_2 of type LUT2 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3264_TMR_1 of type LUT2 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3264_TMR_1 of type LUT2 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3264_TMR_0 of type LUT2 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3264_TMR_0 of type LUT2 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3263_TMR_2 of type LUT5 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3263_TMR_2 of type LUT5 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3263_TMR_1 of type LUT5 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3263_TMR_1 of type LUT5 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3263_TMR_0 of type LUT5 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3263_TMR_0 of type LUT5 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3262_TMR_2 of type LUT2 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3262_TMR_2 of type LUT2 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3262_TMR_1 of type LUT2 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3262_TMR_1 of type LUT2 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3262_TMR_0 of type LUT2 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3262_TMR_0 of type LUT2 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3261_TMR_2 of type LUT2 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3261_TMR_2 of type LUT2 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3261_TMR_1 of type LUT2 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3261_TMR_1 of type LUT2 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3261_TMR_0 of type LUT2 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3261_TMR_0 of type LUT2 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3260_TMR_2 of type LUT5 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3260_TMR_2 of type LUT5 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3260_TMR_1 of type LUT5 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3260_TMR_1 of type LUT5 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3260_TMR_0 of type LUT5 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3260_TMR_0 of type LUT5 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3259_TMR_2 of type LUT6 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3259_TMR_2 of type LUT6 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3259_TMR_1 of type LUT6 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3259_TMR_1 of type LUT6 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3259_TMR_0 of type LUT6 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3259_TMR_0 of type LUT6 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_2 of type MUXF8 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_2 of type MUXF8 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_1 of type MUXF8 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_1 of type MUXF8 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_0 of type MUXF8 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_0 of type MUXF8 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2 of type MUXF7 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2 of type MUXF7 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1 of type MUXF7 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1 of type MUXF7 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0 of type MUXF7 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0 of type MUXF7 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_2 of type LUT6 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_2 of type LUT6 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_1 of type LUT6 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_1 of type LUT6 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_0 of type LUT6 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_0 of type LUT6 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2 of type MUXF7 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2 of type MUXF7 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1 of type MUXF7 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1 of type MUXF7 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0 of type MUXF7 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0 of type MUXF7 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3257_TMR_2 of type LUT5 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3257_TMR_2 of type LUT5 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3257_TMR_1 of type LUT5 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3257_TMR_1 of type LUT5 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3257_TMR_0 of type LUT5 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3257_TMR_0 of type LUT5 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3256_TMR_2 of type LUT4 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3256_TMR_2 of type LUT4 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3256_TMR_1 of type LUT4 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3256_TMR_1 of type LUT4 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3256_TMR_0 of type LUT4 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3256_TMR_0 of type LUT4 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3255_TMR_2 of type LUT4 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3255_TMR_2 of type LUT4 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3255_TMR_1 of type LUT4 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3255_TMR_1 of type LUT4 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3255_TMR_0 of type LUT4 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3255_TMR_0 of type LUT4 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3254_TMR_2 of type LUT6 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3254_TMR_2 of type LUT6 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3254_TMR_1 of type LUT6 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3254_TMR_1 of type LUT6 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3254_TMR_0 of type LUT6 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3254_TMR_0 of type LUT6 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2 of type MUXF7 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2 of type MUXF7 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1 of type MUXF7 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1 of type MUXF7 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0 of type MUXF7 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0 of type MUXF7 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_2 of type LUT6 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_2 of type LUT6 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_1 of type LUT6 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_1 of type LUT6 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_0 of type LUT6 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_0 of type LUT6 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2 of type MUXF7 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2 of type MUXF7 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1 of type MUXF7 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1 of type MUXF7 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0 of type MUXF7 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0 of type MUXF7 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_2 of type LUT6 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_2 of type LUT6 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_1 of type LUT6 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_1 of type LUT6 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_0 of type LUT6 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_0 of type LUT6 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3251_TMR_2 of type LUT6 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3251_TMR_2 of type LUT6 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3251_TMR_1 of type LUT6 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3251_TMR_1 of type LUT6 is NOT a flip flop
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3251_TMR_0 of type LUT6 DOES have scc_attr
Cell $abc$3250$auto$blifparse.cc:515:parse_blif$3251_TMR_0 of type LUT6 is NOT a flip flop
Removing redundant reduction voters...
Inserting ff voters
Added ff voter: \bitCount_0_VOTER_TMR_0
	Connections:
		Port: O is connected to bitCount_0_VOTER_wire_TMR_0
		Port: I2 is connected to bitCount_TMR_2
		Port: I1 is connected to bitCount_TMR_1
		Port: I0 is connected to bitCount_TMR_0
Added ff voter: \bitCount_0_VOTER_TMR_1
	Connections:
		Port: O is connected to bitCount_0_VOTER_wire_TMR_1
		Port: I2 is connected to bitCount_TMR_2
		Port: I1 is connected to bitCount_TMR_1
		Port: I0 is connected to bitCount_TMR_0
Added ff voter: \bitCount_0_VOTER_TMR_2
	Connections:
		Port: O is connected to bitCount_0_VOTER_wire_TMR_2
		Port: I2 is connected to bitCount_TMR_2
		Port: I1 is connected to bitCount_TMR_1
		Port: I0 is connected to bitCount_TMR_0
Added ff voter: \bitCount_1_VOTER_TMR_0
	Connections:
		Port: O is connected to bitCount_1_VOTER_wire_TMR_0
		Port: I2 is connected to bitCount_TMR_2
		Port: I1 is connected to bitCount_TMR_1
		Port: I0 is connected to bitCount_TMR_0
Added ff voter: \bitCount_1_VOTER_TMR_1
	Connections:
		Port: O is connected to bitCount_1_VOTER_wire_TMR_1
		Port: I2 is connected to bitCount_TMR_2
		Port: I1 is connected to bitCount_TMR_1
		Port: I0 is connected to bitCount_TMR_0
Added ff voter: \bitCount_1_VOTER_TMR_2
	Connections:
		Port: O is connected to bitCount_1_VOTER_wire_TMR_2
		Port: I2 is connected to bitCount_TMR_2
		Port: I1 is connected to bitCount_TMR_1
		Port: I0 is connected to bitCount_TMR_0
Added ff voter: \bitCount_2_VOTER_TMR_0
	Connections:
		Port: O is connected to bitCount_2_VOTER_wire_TMR_0
		Port: I2 is connected to bitCount_TMR_2
		Port: I1 is connected to bitCount_TMR_1
		Port: I0 is connected to bitCount_TMR_0
Added ff voter: \bitCount_2_VOTER_TMR_1
	Connections:
		Port: O is connected to bitCount_2_VOTER_wire_TMR_1
		Port: I2 is connected to bitCount_TMR_2
		Port: I1 is connected to bitCount_TMR_1
		Port: I0 is connected to bitCount_TMR_0
Added ff voter: \bitCount_2_VOTER_TMR_2
	Connections:
		Port: O is connected to bitCount_2_VOTER_wire_TMR_2
		Port: I2 is connected to bitCount_TMR_2
		Port: I1 is connected to bitCount_TMR_1
		Port: I0 is connected to bitCount_TMR_0
Added ff voter: \bitCount_3_VOTER_TMR_0
	Connections:
		Port: O is connected to bitCount_3_VOTER_wire_TMR_0
		Port: I2 is connected to bitCount_TMR_2
		Port: I1 is connected to bitCount_TMR_1
		Port: I0 is connected to bitCount_TMR_0
Added ff voter: \bitCount_3_VOTER_TMR_1
	Connections:
		Port: O is connected to bitCount_3_VOTER_wire_TMR_1
		Port: I2 is connected to bitCount_TMR_2
		Port: I1 is connected to bitCount_TMR_1
		Port: I0 is connected to bitCount_TMR_0
Added ff voter: \bitCount_3_VOTER_TMR_2
	Connections:
		Port: O is connected to bitCount_3_VOTER_wire_TMR_2
		Port: I2 is connected to bitCount_TMR_2
		Port: I1 is connected to bitCount_TMR_1
		Port: I0 is connected to bitCount_TMR_0
Added ff voter: \count_0_VOTER_TMR_0
	Connections:
		Port: O is connected to count_0_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_0_VOTER_TMR_1
	Connections:
		Port: O is connected to count_0_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_0_VOTER_TMR_2
	Connections:
		Port: O is connected to count_0_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_1_VOTER_TMR_0
	Connections:
		Port: O is connected to count_1_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_1_VOTER_TMR_1
	Connections:
		Port: O is connected to count_1_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_1_VOTER_TMR_2
	Connections:
		Port: O is connected to count_1_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_10_VOTER_TMR_0
	Connections:
		Port: O is connected to count_10_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_10_VOTER_TMR_1
	Connections:
		Port: O is connected to count_10_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_10_VOTER_TMR_2
	Connections:
		Port: O is connected to count_10_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_11_VOTER_TMR_0
	Connections:
		Port: O is connected to count_11_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_11_VOTER_TMR_1
	Connections:
		Port: O is connected to count_11_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_11_VOTER_TMR_2
	Connections:
		Port: O is connected to count_11_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_12_VOTER_TMR_0
	Connections:
		Port: O is connected to count_12_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_12_VOTER_TMR_1
	Connections:
		Port: O is connected to count_12_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_12_VOTER_TMR_2
	Connections:
		Port: O is connected to count_12_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_13_VOTER_TMR_0
	Connections:
		Port: O is connected to count_13_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_13_VOTER_TMR_1
	Connections:
		Port: O is connected to count_13_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_13_VOTER_TMR_2
	Connections:
		Port: O is connected to count_13_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_2_VOTER_TMR_0
	Connections:
		Port: O is connected to count_2_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_2_VOTER_TMR_1
	Connections:
		Port: O is connected to count_2_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_2_VOTER_TMR_2
	Connections:
		Port: O is connected to count_2_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_3_VOTER_TMR_0
	Connections:
		Port: O is connected to count_3_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_3_VOTER_TMR_1
	Connections:
		Port: O is connected to count_3_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_3_VOTER_TMR_2
	Connections:
		Port: O is connected to count_3_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_4_VOTER_TMR_0
	Connections:
		Port: O is connected to count_4_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_4_VOTER_TMR_1
	Connections:
		Port: O is connected to count_4_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_4_VOTER_TMR_2
	Connections:
		Port: O is connected to count_4_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_5_VOTER_TMR_0
	Connections:
		Port: O is connected to count_5_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_5_VOTER_TMR_1
	Connections:
		Port: O is connected to count_5_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_5_VOTER_TMR_2
	Connections:
		Port: O is connected to count_5_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_6_VOTER_TMR_0
	Connections:
		Port: O is connected to count_6_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_6_VOTER_TMR_1
	Connections:
		Port: O is connected to count_6_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_6_VOTER_TMR_2
	Connections:
		Port: O is connected to count_6_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_7_VOTER_TMR_0
	Connections:
		Port: O is connected to count_7_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_7_VOTER_TMR_1
	Connections:
		Port: O is connected to count_7_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_7_VOTER_TMR_2
	Connections:
		Port: O is connected to count_7_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_8_VOTER_TMR_0
	Connections:
		Port: O is connected to count_8_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_8_VOTER_TMR_1
	Connections:
		Port: O is connected to count_8_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_8_VOTER_TMR_2
	Connections:
		Port: O is connected to count_8_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_9_VOTER_TMR_0
	Connections:
		Port: O is connected to count_9_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_9_VOTER_TMR_1
	Connections:
		Port: O is connected to count_9_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_9_VOTER_TMR_2
	Connections:
		Port: O is connected to count_9_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \cs_0_VOTER_TMR_0
	Connections:
		Port: O is connected to cs_0_VOTER_wire_TMR_0
		Port: I2 is connected to cs_TMR_2
		Port: I1 is connected to cs_TMR_1
		Port: I0 is connected to cs_TMR_0
Added ff voter: \cs_0_VOTER_TMR_1
	Connections:
		Port: O is connected to cs_0_VOTER_wire_TMR_1
		Port: I2 is connected to cs_TMR_2
		Port: I1 is connected to cs_TMR_1
		Port: I0 is connected to cs_TMR_0
Added ff voter: \cs_0_VOTER_TMR_2
	Connections:
		Port: O is connected to cs_0_VOTER_wire_TMR_2
		Port: I2 is connected to cs_TMR_2
		Port: I1 is connected to cs_TMR_1
		Port: I0 is connected to cs_TMR_0
Added ff voter: \cs_1_VOTER_TMR_0
	Connections:
		Port: O is connected to cs_1_VOTER_wire_TMR_0
		Port: I2 is connected to cs_TMR_2
		Port: I1 is connected to cs_TMR_1
		Port: I0 is connected to cs_TMR_0
Added ff voter: \cs_1_VOTER_TMR_1
	Connections:
		Port: O is connected to cs_1_VOTER_wire_TMR_1
		Port: I2 is connected to cs_TMR_2
		Port: I1 is connected to cs_TMR_1
		Port: I0 is connected to cs_TMR_0
Added ff voter: \cs_1_VOTER_TMR_2
	Connections:
		Port: O is connected to cs_1_VOTER_wire_TMR_2
		Port: I2 is connected to cs_TMR_2
		Port: I1 is connected to cs_TMR_1
		Port: I0 is connected to cs_TMR_0
Added ff voter: \cs_2_VOTER_TMR_0
	Connections:
		Port: O is connected to cs_2_VOTER_wire_TMR_0
		Port: I2 is connected to cs_TMR_2
		Port: I1 is connected to cs_TMR_1
		Port: I0 is connected to cs_TMR_0
Added ff voter: \cs_2_VOTER_TMR_1
	Connections:
		Port: O is connected to cs_2_VOTER_wire_TMR_1
		Port: I2 is connected to cs_TMR_2
		Port: I1 is connected to cs_TMR_1
		Port: I0 is connected to cs_TMR_0
Added ff voter: \cs_2_VOTER_TMR_2
	Connections:
		Port: O is connected to cs_2_VOTER_wire_TMR_2
		Port: I2 is connected to cs_TMR_2
		Port: I1 is connected to cs_TMR_1
		Port: I0 is connected to cs_TMR_0
Added ff voter: \cs_3_VOTER_TMR_0
	Connections:
		Port: O is connected to cs_3_VOTER_wire_TMR_0
		Port: I2 is connected to cs_TMR_2
		Port: I1 is connected to cs_TMR_1
		Port: I0 is connected to cs_TMR_0
Added ff voter: \cs_3_VOTER_TMR_1
	Connections:
		Port: O is connected to cs_3_VOTER_wire_TMR_1
		Port: I2 is connected to cs_TMR_2
		Port: I1 is connected to cs_TMR_1
		Port: I0 is connected to cs_TMR_0
Added ff voter: \cs_3_VOTER_TMR_2
	Connections:
		Port: O is connected to cs_3_VOTER_wire_TMR_2
		Port: I2 is connected to cs_TMR_2
		Port: I1 is connected to cs_TMR_1
		Port: I0 is connected to cs_TMR_0
Added ff voter: \cs_4_VOTER_TMR_0
	Connections:
		Port: O is connected to cs_4_VOTER_wire_TMR_0
		Port: I2 is connected to cs_TMR_2
		Port: I1 is connected to cs_TMR_1
		Port: I0 is connected to cs_TMR_0
Added ff voter: \cs_4_VOTER_TMR_1
	Connections:
		Port: O is connected to cs_4_VOTER_wire_TMR_1
		Port: I2 is connected to cs_TMR_2
		Port: I1 is connected to cs_TMR_1
		Port: I0 is connected to cs_TMR_0
Added ff voter: \cs_4_VOTER_TMR_2
	Connections:
		Port: O is connected to cs_4_VOTER_wire_TMR_2
		Port: I2 is connected to cs_TMR_2
		Port: I1 is connected to cs_TMR_1
		Port: I0 is connected to cs_TMR_0
Added ff voter: \cs_5_VOTER_TMR_0
	Connections:
		Port: O is connected to cs_5_VOTER_wire_TMR_0
		Port: I2 is connected to cs_TMR_2
		Port: I1 is connected to cs_TMR_1
		Port: I0 is connected to cs_TMR_0
Added ff voter: \cs_5_VOTER_TMR_1
	Connections:
		Port: O is connected to cs_5_VOTER_wire_TMR_1
		Port: I2 is connected to cs_TMR_2
		Port: I1 is connected to cs_TMR_1
		Port: I0 is connected to cs_TMR_0
Added ff voter: \cs_5_VOTER_TMR_2
	Connections:
		Port: O is connected to cs_5_VOTER_wire_TMR_2
		Port: I2 is connected to cs_TMR_2
		Port: I1 is connected to cs_TMR_1
		Port: I0 is connected to cs_TMR_0
Creating wire map for module debounce
Identifying points after ff in module debounce
Cell timer of type $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter DOES have scc_attr
Cell timer of type $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter is NOT a flip flop
Cell $auto$ff.cc:262:slice$2945_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2945_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2945_TMR_2 Port Q drives sigbit with wire cs_TMR_2
Cell $auto$ff.cc:262:slice$2945_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2945_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2945_TMR_1 Port Q drives sigbit with wire cs_TMR_1
Cell $auto$ff.cc:262:slice$2945_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2945_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2945_TMR_0 Port Q drives sigbit with wire cs_TMR_0
Cell $auto$ff.cc:262:slice$2944_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2944_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2944_TMR_2 Port Q drives sigbit with wire cs_TMR_2
Cell $auto$ff.cc:262:slice$2944_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2944_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2944_TMR_1 Port Q drives sigbit with wire cs_TMR_1
Cell $auto$ff.cc:262:slice$2944_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2944_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2944_TMR_0 Port Q drives sigbit with wire cs_TMR_0
Cell $auto$ff.cc:262:slice$2943_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2943_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2943_TMR_2 Port Q drives sigbit with wire cs_TMR_2
Cell $auto$ff.cc:262:slice$2943_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2943_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2943_TMR_1 Port Q drives sigbit with wire cs_TMR_1
Cell $auto$ff.cc:262:slice$2943_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2943_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2943_TMR_0 Port Q drives sigbit with wire cs_TMR_0
Cell $auto$ff.cc:262:slice$2942_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2942_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2942_TMR_2 Port Q drives sigbit with wire cs_TMR_2
Cell $auto$ff.cc:262:slice$2942_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2942_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2942_TMR_1 Port Q drives sigbit with wire cs_TMR_1
Cell $auto$ff.cc:262:slice$2942_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$2942_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$2942_TMR_0 Port Q drives sigbit with wire cs_TMR_0
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3249_TMR_2 of type LUT3 doesn't have scc_attr
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3249_TMR_1 of type LUT3 doesn't have scc_attr
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3249_TMR_0 of type LUT3 doesn't have scc_attr
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3248_TMR_2 of type LUT3 DOES have scc_attr
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3248_TMR_2 of type LUT3 is NOT a flip flop
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3248_TMR_1 of type LUT3 DOES have scc_attr
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3248_TMR_1 of type LUT3 is NOT a flip flop
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3248_TMR_0 of type LUT3 DOES have scc_attr
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3248_TMR_0 of type LUT3 is NOT a flip flop
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3247_TMR_2 of type LUT6 DOES have scc_attr
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3247_TMR_2 of type LUT6 is NOT a flip flop
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3247_TMR_1 of type LUT6 DOES have scc_attr
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3247_TMR_1 of type LUT6 is NOT a flip flop
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3247_TMR_0 of type LUT6 DOES have scc_attr
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3247_TMR_0 of type LUT6 is NOT a flip flop
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3246_TMR_2 of type LUT6 DOES have scc_attr
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3246_TMR_2 of type LUT6 is NOT a flip flop
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3246_TMR_1 of type LUT6 DOES have scc_attr
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3246_TMR_1 of type LUT6 is NOT a flip flop
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3246_TMR_0 of type LUT6 DOES have scc_attr
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3246_TMR_0 of type LUT6 is NOT a flip flop
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3245_TMR_2 of type LUT5 DOES have scc_attr
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3245_TMR_2 of type LUT5 is NOT a flip flop
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3245_TMR_1 of type LUT5 DOES have scc_attr
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3245_TMR_1 of type LUT5 is NOT a flip flop
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3245_TMR_0 of type LUT5 DOES have scc_attr
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3245_TMR_0 of type LUT5 is NOT a flip flop
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3244_TMR_2 of type LUT5 DOES have scc_attr
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3244_TMR_2 of type LUT5 is NOT a flip flop
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3244_TMR_1 of type LUT5 DOES have scc_attr
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3244_TMR_1 of type LUT5 is NOT a flip flop
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3244_TMR_0 of type LUT5 DOES have scc_attr
Cell $abc$3243$auto$blifparse.cc:515:parse_blif$3244_TMR_0 of type LUT5 is NOT a flip flop
Removing redundant reduction voters...
Inserting ff voters
Added ff voter: \cs_0_VOTER_TMR_0
	Connections:
		Port: O is connected to cs_0_VOTER_wire_TMR_0
		Port: I2 is connected to cs_TMR_2
		Port: I1 is connected to cs_TMR_1
		Port: I0 is connected to cs_TMR_0
Added ff voter: \cs_0_VOTER_TMR_1
	Connections:
		Port: O is connected to cs_0_VOTER_wire_TMR_1
		Port: I2 is connected to cs_TMR_2
		Port: I1 is connected to cs_TMR_1
		Port: I0 is connected to cs_TMR_0
Added ff voter: \cs_0_VOTER_TMR_2
	Connections:
		Port: O is connected to cs_0_VOTER_wire_TMR_2
		Port: I2 is connected to cs_TMR_2
		Port: I1 is connected to cs_TMR_1
		Port: I0 is connected to cs_TMR_0
Added ff voter: \cs_1_VOTER_TMR_0
	Connections:
		Port: O is connected to cs_1_VOTER_wire_TMR_0
		Port: I2 is connected to cs_TMR_2
		Port: I1 is connected to cs_TMR_1
		Port: I0 is connected to cs_TMR_0
Added ff voter: \cs_1_VOTER_TMR_1
	Connections:
		Port: O is connected to cs_1_VOTER_wire_TMR_1
		Port: I2 is connected to cs_TMR_2
		Port: I1 is connected to cs_TMR_1
		Port: I0 is connected to cs_TMR_0
Added ff voter: \cs_1_VOTER_TMR_2
	Connections:
		Port: O is connected to cs_1_VOTER_wire_TMR_2
		Port: I2 is connected to cs_TMR_2
		Port: I1 is connected to cs_TMR_1
		Port: I0 is connected to cs_TMR_0
Added ff voter: \cs_2_VOTER_TMR_0
	Connections:
		Port: O is connected to cs_2_VOTER_wire_TMR_0
		Port: I2 is connected to cs_TMR_2
		Port: I1 is connected to cs_TMR_1
		Port: I0 is connected to cs_TMR_0
Added ff voter: \cs_2_VOTER_TMR_1
	Connections:
		Port: O is connected to cs_2_VOTER_wire_TMR_1
		Port: I2 is connected to cs_TMR_2
		Port: I1 is connected to cs_TMR_1
		Port: I0 is connected to cs_TMR_0
Added ff voter: \cs_2_VOTER_TMR_2
	Connections:
		Port: O is connected to cs_2_VOTER_wire_TMR_2
		Port: I2 is connected to cs_TMR_2
		Port: I1 is connected to cs_TMR_1
		Port: I0 is connected to cs_TMR_0
Added ff voter: \cs_3_VOTER_TMR_0
	Connections:
		Port: O is connected to cs_3_VOTER_wire_TMR_0
		Port: I2 is connected to cs_TMR_2
		Port: I1 is connected to cs_TMR_1
		Port: I0 is connected to cs_TMR_0
Added ff voter: \cs_3_VOTER_TMR_1
	Connections:
		Port: O is connected to cs_3_VOTER_wire_TMR_1
		Port: I2 is connected to cs_TMR_2
		Port: I1 is connected to cs_TMR_1
		Port: I0 is connected to cs_TMR_0
Added ff voter: \cs_3_VOTER_TMR_2
	Connections:
		Port: O is connected to cs_3_VOTER_wire_TMR_2
		Port: I2 is connected to cs_TMR_2
		Port: I1 is connected to cs_TMR_1
		Port: I0 is connected to cs_TMR_0
Creating wire map for module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter
Identifying points after ff in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter
Cell $auto$ff.cc:262:slice$3042_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3042_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3042_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$3042_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3042_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3042_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$3042_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3042_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3042_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$3041_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3041_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3041_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$3041_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3041_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3041_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$3041_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3041_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3041_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$3040_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3040_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3040_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$3040_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3040_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3040_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$3040_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3040_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3040_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$3039_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3039_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3039_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$3039_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3039_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3039_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$3039_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3039_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3039_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$3038_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3038_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3038_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$3038_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3038_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3038_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$3038_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3038_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3038_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$3037_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3037_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3037_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$3037_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3037_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3037_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$3037_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3037_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3037_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$3036_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3036_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3036_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$3036_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3036_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3036_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$3036_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3036_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3036_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$3035_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3035_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3035_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$3035_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3035_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3035_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$3035_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3035_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3035_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$3034_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3034_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3034_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$3034_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3034_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3034_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$3034_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3034_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3034_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$3033_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3033_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3033_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$3033_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3033_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3033_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$3033_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3033_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3033_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$3032_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3032_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3032_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$3032_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3032_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3032_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$3032_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3032_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3032_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$3031_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3031_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3031_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$3031_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3031_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3031_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$3031_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3031_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3031_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$3030_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3030_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3030_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$3030_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3030_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3030_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$3030_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3030_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3030_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$3029_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3029_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3029_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$3029_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3029_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3029_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$3029_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3029_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3029_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$3028_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3028_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3028_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$3028_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3028_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3028_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$3028_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3028_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3028_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$3027_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3027_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3027_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$3027_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3027_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3027_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$3027_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3027_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3027_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$3026_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3026_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3026_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$3026_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3026_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3026_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$3026_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3026_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3026_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$3025_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3025_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3025_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$3025_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3025_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3025_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$3025_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3025_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3025_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$ff.cc:262:slice$3024_TMR_2 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3024_TMR_2 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3024_TMR_2 Port Q drives sigbit with wire count_TMR_2
Cell $auto$ff.cc:262:slice$3024_TMR_1 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3024_TMR_1 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3024_TMR_1 Port Q drives sigbit with wire count_TMR_1
Cell $auto$ff.cc:262:slice$3024_TMR_0 of type FDRE DOES have scc_attr
Cell $auto$ff.cc:262:slice$3024_TMR_0 of type FDRE is a flip flop
$auto$ff.cc:262:slice$3024_TMR_0 Port Q drives sigbit with wire count_TMR_0
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[4].genblk1.carry4_TMR_2 of type CARRY4 DOES have scc_attr
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[4].genblk1.carry4_TMR_2 of type CARRY4 is NOT a flip flop
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[4].genblk1.carry4_TMR_1 of type CARRY4 DOES have scc_attr
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[4].genblk1.carry4_TMR_1 of type CARRY4 is NOT a flip flop
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[4].genblk1.carry4_TMR_0 of type CARRY4 DOES have scc_attr
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[4].genblk1.carry4_TMR_0 of type CARRY4 is NOT a flip flop
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[3].genblk1.carry4_TMR_2 of type CARRY4 DOES have scc_attr
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[3].genblk1.carry4_TMR_2 of type CARRY4 is NOT a flip flop
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[3].genblk1.carry4_TMR_1 of type CARRY4 DOES have scc_attr
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[3].genblk1.carry4_TMR_1 of type CARRY4 is NOT a flip flop
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[3].genblk1.carry4_TMR_0 of type CARRY4 DOES have scc_attr
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[3].genblk1.carry4_TMR_0 of type CARRY4 is NOT a flip flop
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[2].genblk1.carry4_TMR_2 of type CARRY4 DOES have scc_attr
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[2].genblk1.carry4_TMR_2 of type CARRY4 is NOT a flip flop
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[2].genblk1.carry4_TMR_1 of type CARRY4 DOES have scc_attr
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[2].genblk1.carry4_TMR_1 of type CARRY4 is NOT a flip flop
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[2].genblk1.carry4_TMR_0 of type CARRY4 DOES have scc_attr
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[2].genblk1.carry4_TMR_0 of type CARRY4 is NOT a flip flop
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[1].genblk1.carry4_TMR_2 of type CARRY4 DOES have scc_attr
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[1].genblk1.carry4_TMR_2 of type CARRY4 is NOT a flip flop
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[1].genblk1.carry4_TMR_1 of type CARRY4 DOES have scc_attr
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[1].genblk1.carry4_TMR_1 of type CARRY4 is NOT a flip flop
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[1].genblk1.carry4_TMR_0 of type CARRY4 DOES have scc_attr
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[1].genblk1.carry4_TMR_0 of type CARRY4 is NOT a flip flop
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[0].genblk1.carry4_TMR_2 of type CARRY4 DOES have scc_attr
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[0].genblk1.carry4_TMR_2 of type CARRY4 is NOT a flip flop
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[0].genblk1.carry4_TMR_1 of type CARRY4 DOES have scc_attr
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[0].genblk1.carry4_TMR_1 of type CARRY4 is NOT a flip flop
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[0].genblk1.carry4_TMR_0 of type CARRY4 DOES have scc_attr
Cell $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[0].genblk1.carry4_TMR_0 of type CARRY4 is NOT a flip flop
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3242_TMR_2 of type INV DOES have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3242_TMR_2 of type INV is NOT a flip flop
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3242_TMR_1 of type INV DOES have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3242_TMR_1 of type INV is NOT a flip flop
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3242_TMR_0 of type INV DOES have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3242_TMR_0 of type INV is NOT a flip flop
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3241_TMR_2 of type LUT6 DOES have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3241_TMR_2 of type LUT6 is NOT a flip flop
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3241_TMR_1 of type LUT6 DOES have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3241_TMR_1 of type LUT6 is NOT a flip flop
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3241_TMR_0 of type LUT6 DOES have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3241_TMR_0 of type LUT6 is NOT a flip flop
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3240_TMR_2 of type LUT4 DOES have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3240_TMR_2 of type LUT4 is NOT a flip flop
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3240_TMR_1 of type LUT4 DOES have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3240_TMR_1 of type LUT4 is NOT a flip flop
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3240_TMR_0 of type LUT4 DOES have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3240_TMR_0 of type LUT4 is NOT a flip flop
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3239_TMR_2 of type LUT2 DOES have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3239_TMR_2 of type LUT2 is NOT a flip flop
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3239_TMR_1 of type LUT2 DOES have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3239_TMR_1 of type LUT2 is NOT a flip flop
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3239_TMR_0 of type LUT2 DOES have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3239_TMR_0 of type LUT2 is NOT a flip flop
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3238_TMR_2 of type LUT2 DOES have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3238_TMR_2 of type LUT2 is NOT a flip flop
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3238_TMR_1 of type LUT2 DOES have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3238_TMR_1 of type LUT2 is NOT a flip flop
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3238_TMR_0 of type LUT2 DOES have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3238_TMR_0 of type LUT2 is NOT a flip flop
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3237_TMR_2 of type LUT4 DOES have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3237_TMR_2 of type LUT4 is NOT a flip flop
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3237_TMR_1 of type LUT4 DOES have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3237_TMR_1 of type LUT4 is NOT a flip flop
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3237_TMR_0 of type LUT4 DOES have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3237_TMR_0 of type LUT4 is NOT a flip flop
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_2 of type MUXF8 DOES have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_2 of type MUXF8 is NOT a flip flop
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_1 of type MUXF8 DOES have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_1 of type MUXF8 is NOT a flip flop
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_0 of type MUXF8 DOES have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_0 of type MUXF8 is NOT a flip flop
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2 of type MUXF7 DOES have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2 of type MUXF7 is NOT a flip flop
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1 of type MUXF7 DOES have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1 of type MUXF7 is NOT a flip flop
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0 of type MUXF7 DOES have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0 of type MUXF7 is NOT a flip flop
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_2 of type LUT6 DOES have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_2 of type LUT6 is NOT a flip flop
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_1 of type LUT6 DOES have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_1 of type LUT6 is NOT a flip flop
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_0 of type LUT6 DOES have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_0 of type LUT6 is NOT a flip flop
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2 of type MUXF7 DOES have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2 of type MUXF7 is NOT a flip flop
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1 of type MUXF7 DOES have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1 of type MUXF7 is NOT a flip flop
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0 of type MUXF7 DOES have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0 of type MUXF7 is NOT a flip flop
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3235_TMR_2 of type LUT5 doesn't have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3235_TMR_1 of type LUT5 doesn't have scc_attr
Cell $abc$3234$auto$blifparse.cc:515:parse_blif$3235_TMR_0 of type LUT5 doesn't have scc_attr
Removing redundant reduction voters...
Inserting ff voters
Added ff voter: \count_0_VOTER_TMR_0
	Connections:
		Port: O is connected to count_0_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_0_VOTER_TMR_1
	Connections:
		Port: O is connected to count_0_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_0_VOTER_TMR_2
	Connections:
		Port: O is connected to count_0_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_1_VOTER_TMR_0
	Connections:
		Port: O is connected to count_1_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_1_VOTER_TMR_1
	Connections:
		Port: O is connected to count_1_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_1_VOTER_TMR_2
	Connections:
		Port: O is connected to count_1_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_10_VOTER_TMR_0
	Connections:
		Port: O is connected to count_10_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_10_VOTER_TMR_1
	Connections:
		Port: O is connected to count_10_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_10_VOTER_TMR_2
	Connections:
		Port: O is connected to count_10_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_11_VOTER_TMR_0
	Connections:
		Port: O is connected to count_11_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_11_VOTER_TMR_1
	Connections:
		Port: O is connected to count_11_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_11_VOTER_TMR_2
	Connections:
		Port: O is connected to count_11_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_12_VOTER_TMR_0
	Connections:
		Port: O is connected to count_12_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_12_VOTER_TMR_1
	Connections:
		Port: O is connected to count_12_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_12_VOTER_TMR_2
	Connections:
		Port: O is connected to count_12_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_13_VOTER_TMR_0
	Connections:
		Port: O is connected to count_13_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_13_VOTER_TMR_1
	Connections:
		Port: O is connected to count_13_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_13_VOTER_TMR_2
	Connections:
		Port: O is connected to count_13_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_14_VOTER_TMR_0
	Connections:
		Port: O is connected to count_14_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_14_VOTER_TMR_1
	Connections:
		Port: O is connected to count_14_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_14_VOTER_TMR_2
	Connections:
		Port: O is connected to count_14_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_15_VOTER_TMR_0
	Connections:
		Port: O is connected to count_15_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_15_VOTER_TMR_1
	Connections:
		Port: O is connected to count_15_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_15_VOTER_TMR_2
	Connections:
		Port: O is connected to count_15_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_16_VOTER_TMR_0
	Connections:
		Port: O is connected to count_16_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_16_VOTER_TMR_1
	Connections:
		Port: O is connected to count_16_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_16_VOTER_TMR_2
	Connections:
		Port: O is connected to count_16_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_17_VOTER_TMR_0
	Connections:
		Port: O is connected to count_17_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_17_VOTER_TMR_1
	Connections:
		Port: O is connected to count_17_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_17_VOTER_TMR_2
	Connections:
		Port: O is connected to count_17_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_18_VOTER_TMR_0
	Connections:
		Port: O is connected to count_18_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_18_VOTER_TMR_1
	Connections:
		Port: O is connected to count_18_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_18_VOTER_TMR_2
	Connections:
		Port: O is connected to count_18_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_2_VOTER_TMR_0
	Connections:
		Port: O is connected to count_2_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_2_VOTER_TMR_1
	Connections:
		Port: O is connected to count_2_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_2_VOTER_TMR_2
	Connections:
		Port: O is connected to count_2_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_3_VOTER_TMR_0
	Connections:
		Port: O is connected to count_3_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_3_VOTER_TMR_1
	Connections:
		Port: O is connected to count_3_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_3_VOTER_TMR_2
	Connections:
		Port: O is connected to count_3_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_4_VOTER_TMR_0
	Connections:
		Port: O is connected to count_4_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_4_VOTER_TMR_1
	Connections:
		Port: O is connected to count_4_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_4_VOTER_TMR_2
	Connections:
		Port: O is connected to count_4_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_5_VOTER_TMR_0
	Connections:
		Port: O is connected to count_5_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_5_VOTER_TMR_1
	Connections:
		Port: O is connected to count_5_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_5_VOTER_TMR_2
	Connections:
		Port: O is connected to count_5_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_6_VOTER_TMR_0
	Connections:
		Port: O is connected to count_6_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_6_VOTER_TMR_1
	Connections:
		Port: O is connected to count_6_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_6_VOTER_TMR_2
	Connections:
		Port: O is connected to count_6_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_7_VOTER_TMR_0
	Connections:
		Port: O is connected to count_7_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_7_VOTER_TMR_1
	Connections:
		Port: O is connected to count_7_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_7_VOTER_TMR_2
	Connections:
		Port: O is connected to count_7_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_8_VOTER_TMR_0
	Connections:
		Port: O is connected to count_8_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_8_VOTER_TMR_1
	Connections:
		Port: O is connected to count_8_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_8_VOTER_TMR_2
	Connections:
		Port: O is connected to count_8_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_9_VOTER_TMR_0
	Connections:
		Port: O is connected to count_9_VOTER_wire_TMR_0
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_9_VOTER_TMR_1
	Connections:
		Port: O is connected to count_9_VOTER_wire_TMR_1
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Added ff voter: \count_9_VOTER_TMR_2
	Connections:
		Port: O is connected to count_9_VOTER_wire_TMR_2
		Port: I2 is connected to count_TMR_2
		Port: I1 is connected to count_TMR_1
		Port: I0 is connected to count_TMR_0
Inserted 47 Voters

12. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter...
Checking module debounce...
Checking module tx...
Checking module tx_top...
Found and reported 0 problems.

13. Executing BLIF backend.

    apply_tmr [options] [selection]

This command applies TMR to the design by replicating it and inserting voters.
It operates on all modules in the design except for blackboxes. Only selected cells 
will be replicated

    -suffix <string>
        Specify the suffix to be appended to each replicated cell and wire name.
        The default suffix is "TMR"

    -amount <int>
        Total number of copies. The default is 3

    -voter_type <string>
        Specify the name of the primitive in the design to be used as a voter
        The default is Xilinx's LUT3

    -voter_name <string>
        Specify the name to be appended to each voter
        The default is "VOTER"

    -reduction
        Insert reduction voters

    -ff
        Insert voters after every flip flop

    -ff_attr <string>
        Specify an attribute that signifies a cell is a flip flop
        Attributes can be set using the 'setattr' command.
        e.g. "setattr is_ff 1 */t:FDRE" and then
        pass "-ff_attr is_ff" as a parameter

    -specify_ff <string>
        Specify the name of a primitive that is a flip flop

    -scc <string>
        Insert feedback voters after flip flops in sccs.
        Sccs can be discovered and tagged using the 'scc -set_attr'
        command. The used tag must be provided.
        e.g. "scc -set_attr in_scc 1 " and then
        pass "-scc in_scc " as a parameter

    -verbose
        Print all log messages during replication and voter insertion

End of script. Logfile hash: 224f936d99, CPU: user 2.91s system 0.09s, MEM: 141.50 MB peak
Yosys 0.17+41 (git sha1 c525b5f91, clang 6.0.0-1ubuntu2 -fPIC -Os)
Time spent: 49% 22x read_verilog (1 sec), 8% 14x opt_clean (0 sec), ...
