INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-133/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register.srcs/sources_1/imports/new/FA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-133/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register.srcs/sources_1/imports/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-133/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register.srcs/sources_1/imports/new/RCA_FA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA_FA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-133/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register.srcs/sources_1/new/REG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-133/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register.srcs/sources_1/new/REG4b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG4b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-133/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register.srcs/sources_1/imports/new/Reg_Adder_Subtractor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_Adder_Subtractor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-133/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register.srcs/sources_1/imports/new/Validity_Check.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Validity_Check
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-133/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register.srcs/sim_1/new/Reg_Adder_Subtractor_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_Adder_Subtractor_TB
