\doxysubsubsubsection{SPI Flags Definition}
\hypertarget{group___s_p_i___flags__definition}{}\label{group___s_p_i___flags__definition}\index{SPI Flags Definition@{SPI Flags Definition}}
Collaboration diagram for SPI Flags Definition\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=342pt]{group___s_p_i___flags__definition}
\end{center}
\end{figure}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_p_i___flags__definition_ga7bd627ae57160a2f0aad1736194b5999}{SPI\+\_\+\+FLAG\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{SPI\+\_\+\+SR\+\_\+\+RXNE}}   /\texorpdfstring{$\ast$}{*} SPI status flag\+: Rx buffer not empty flag       \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___s_p_i___flags__definition_gaf84a1e6af2739a6be58e1b23d9e6b914}{SPI\+\_\+\+FLAG\+\_\+\+TXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{SPI\+\_\+\+SR\+\_\+\+TXE}}    /\texorpdfstring{$\ast$}{*} SPI status flag\+: Tx buffer empty flag           \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___s_p_i___flags__definition_gaf19c77ee876a3598d616ac07d136fc46}{SPI\+\_\+\+FLAG\+\_\+\+BSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{SPI\+\_\+\+SR\+\_\+\+BSY}}    /\texorpdfstring{$\ast$}{*} SPI status flag\+: Busy flag                      \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___s_p_i___flags__definition_ga30fb6af50e1f3c61cb9de76b0101c889}{SPI\+\_\+\+FLAG\+\_\+\+CRCERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{SPI\+\_\+\+SR\+\_\+\+CRCERR}} /\texorpdfstring{$\ast$}{*} SPI Error flag\+: \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}} error flag                  \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___s_p_i___flags__definition_gac7d3525ab98cc18f02270a4dba685897}{SPI\+\_\+\+FLAG\+\_\+\+MODF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{SPI\+\_\+\+SR\+\_\+\+MODF}}   /\texorpdfstring{$\ast$}{*} SPI Error flag\+: Mode fault flag                 \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___s_p_i___flags__definition_gab45264da2296c75495a7437a045513ea}{SPI\+\_\+\+FLAG\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\+\_\+\+SR\+\_\+\+OVR}}    /\texorpdfstring{$\ast$}{*} SPI Error flag\+: Overrun flag                    \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___s_p_i___flags__definition_ga27dd114d8adc70f1439c054289f9313a}{SPI\+\_\+\+FLAG\+\_\+\+FRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6}{SPI\+\_\+\+SR\+\_\+\+FRE}}    /\texorpdfstring{$\ast$}{*} SPI Error flag\+: TI mode frame format error flag \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___s_p_i___flags__definition_ga1b2ed6861d967c5bc45a7e7c9101d33c}{SPI\+\_\+\+FLAG\+\_\+\+MASK}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___s_p_i___flags__definition_gaf19c77ee876a3598d616ac07d136fc46}\label{group___s_p_i___flags__definition_gaf19c77ee876a3598d616ac07d136fc46} 
\index{SPI Flags Definition@{SPI Flags Definition}!SPI\_FLAG\_BSY@{SPI\_FLAG\_BSY}}
\index{SPI\_FLAG\_BSY@{SPI\_FLAG\_BSY}!SPI Flags Definition@{SPI Flags Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_FLAG\_BSY}{SPI\_FLAG\_BSY}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+FLAG\+\_\+\+BSY~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{SPI\+\_\+\+SR\+\_\+\+BSY}}    /\texorpdfstring{$\ast$}{*} SPI status flag\+: Busy flag                      \texorpdfstring{$\ast$}{*}/}

\Hypertarget{group___s_p_i___flags__definition_ga30fb6af50e1f3c61cb9de76b0101c889}\label{group___s_p_i___flags__definition_ga30fb6af50e1f3c61cb9de76b0101c889} 
\index{SPI Flags Definition@{SPI Flags Definition}!SPI\_FLAG\_CRCERR@{SPI\_FLAG\_CRCERR}}
\index{SPI\_FLAG\_CRCERR@{SPI\_FLAG\_CRCERR}!SPI Flags Definition@{SPI Flags Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_FLAG\_CRCERR}{SPI\_FLAG\_CRCERR}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+FLAG\+\_\+\+CRCERR~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{SPI\+\_\+\+SR\+\_\+\+CRCERR}} /\texorpdfstring{$\ast$}{*} SPI Error flag\+: \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}} error flag                  \texorpdfstring{$\ast$}{*}/}

\Hypertarget{group___s_p_i___flags__definition_ga27dd114d8adc70f1439c054289f9313a}\label{group___s_p_i___flags__definition_ga27dd114d8adc70f1439c054289f9313a} 
\index{SPI Flags Definition@{SPI Flags Definition}!SPI\_FLAG\_FRE@{SPI\_FLAG\_FRE}}
\index{SPI\_FLAG\_FRE@{SPI\_FLAG\_FRE}!SPI Flags Definition@{SPI Flags Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_FLAG\_FRE}{SPI\_FLAG\_FRE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+FLAG\+\_\+\+FRE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6}{SPI\+\_\+\+SR\+\_\+\+FRE}}    /\texorpdfstring{$\ast$}{*} SPI Error flag\+: TI mode frame format error flag \texorpdfstring{$\ast$}{*}/}

\Hypertarget{group___s_p_i___flags__definition_ga1b2ed6861d967c5bc45a7e7c9101d33c}\label{group___s_p_i___flags__definition_ga1b2ed6861d967c5bc45a7e7c9101d33c} 
\index{SPI Flags Definition@{SPI Flags Definition}!SPI\_FLAG\_MASK@{SPI\_FLAG\_MASK}}
\index{SPI\_FLAG\_MASK@{SPI\_FLAG\_MASK}!SPI Flags Definition@{SPI Flags Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_FLAG\_MASK}{SPI\_FLAG\_MASK}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+FLAG\+\_\+\+MASK}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{SPI\_SR\_RXNE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{SPI\_SR\_TXE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{SPI\_SR\_BSY}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{SPI\_SR\_CRCERR}}\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{SPI\_SR\_MODF}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\_SR\_OVR}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6}{SPI\_SR\_FRE}})}

\end{DoxyCode}
\Hypertarget{group___s_p_i___flags__definition_gac7d3525ab98cc18f02270a4dba685897}\label{group___s_p_i___flags__definition_gac7d3525ab98cc18f02270a4dba685897} 
\index{SPI Flags Definition@{SPI Flags Definition}!SPI\_FLAG\_MODF@{SPI\_FLAG\_MODF}}
\index{SPI\_FLAG\_MODF@{SPI\_FLAG\_MODF}!SPI Flags Definition@{SPI Flags Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_FLAG\_MODF}{SPI\_FLAG\_MODF}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+FLAG\+\_\+\+MODF~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{SPI\+\_\+\+SR\+\_\+\+MODF}}   /\texorpdfstring{$\ast$}{*} SPI Error flag\+: Mode fault flag                 \texorpdfstring{$\ast$}{*}/}

\Hypertarget{group___s_p_i___flags__definition_gab45264da2296c75495a7437a045513ea}\label{group___s_p_i___flags__definition_gab45264da2296c75495a7437a045513ea} 
\index{SPI Flags Definition@{SPI Flags Definition}!SPI\_FLAG\_OVR@{SPI\_FLAG\_OVR}}
\index{SPI\_FLAG\_OVR@{SPI\_FLAG\_OVR}!SPI Flags Definition@{SPI Flags Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_FLAG\_OVR}{SPI\_FLAG\_OVR}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+FLAG\+\_\+\+OVR~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\+\_\+\+SR\+\_\+\+OVR}}    /\texorpdfstring{$\ast$}{*} SPI Error flag\+: Overrun flag                    \texorpdfstring{$\ast$}{*}/}

\Hypertarget{group___s_p_i___flags__definition_ga7bd627ae57160a2f0aad1736194b5999}\label{group___s_p_i___flags__definition_ga7bd627ae57160a2f0aad1736194b5999} 
\index{SPI Flags Definition@{SPI Flags Definition}!SPI\_FLAG\_RXNE@{SPI\_FLAG\_RXNE}}
\index{SPI\_FLAG\_RXNE@{SPI\_FLAG\_RXNE}!SPI Flags Definition@{SPI Flags Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_FLAG\_RXNE}{SPI\_FLAG\_RXNE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+FLAG\+\_\+\+RXNE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{SPI\+\_\+\+SR\+\_\+\+RXNE}}   /\texorpdfstring{$\ast$}{*} SPI status flag\+: Rx buffer not empty flag       \texorpdfstring{$\ast$}{*}/}

\Hypertarget{group___s_p_i___flags__definition_gaf84a1e6af2739a6be58e1b23d9e6b914}\label{group___s_p_i___flags__definition_gaf84a1e6af2739a6be58e1b23d9e6b914} 
\index{SPI Flags Definition@{SPI Flags Definition}!SPI\_FLAG\_TXE@{SPI\_FLAG\_TXE}}
\index{SPI\_FLAG\_TXE@{SPI\_FLAG\_TXE}!SPI Flags Definition@{SPI Flags Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_FLAG\_TXE}{SPI\_FLAG\_TXE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+FLAG\+\_\+\+TXE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{SPI\+\_\+\+SR\+\_\+\+TXE}}    /\texorpdfstring{$\ast$}{*} SPI status flag\+: Tx buffer empty flag           \texorpdfstring{$\ast$}{*}/}

