HelpInfo,C:\Microsemi\Libero_SoC_v2021.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microsemi\Libero_SoC_v2021.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||aufgabe1.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/53||std1164.vhd(888);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2021.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/888
Implementation;Synthesis||CD630||@N: Synthesizing work.aufgabe1.struktur.||aufgabe1.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/54||aufgabe1.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\aufgabe1.vhd'/linenumber/5
Implementation;Synthesis||CD630||@N: Synthesizing work.hex4x7seg.struktur.||aufgabe1.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/55||hex4x7seg.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\hex4x7seg.vhd'/linenumber/6
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=10 on top level netlist aufgabe1 ||aufgabe1.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/175||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock aufgabe1|clk which controls 17 sequential elements including u1.cnt14[13:0]. This clock has no specified timing constraint which may adversely impact design performance. ||aufgabe1.srr(201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/201||hex4x7seg.vhd(40);liberoaction://cross_probe/hdl/file/'<project>\hdl\hex4x7seg.vhd'/linenumber/40
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||aufgabe1.srr(203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/203||null;null
Implementation;Synthesis||FA239||@W:ROM seg_1[7:1] (in view: work.hex4x7seg(struktur)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||aufgabe1.srr(269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/269||hex4x7seg.vhd(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\hex4x7seg.vhd'/linenumber/111
Implementation;Synthesis||FA239||@W:ROM seg_1[7:1] (in view: work.hex4x7seg(struktur)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||aufgabe1.srr(270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/270||hex4x7seg.vhd(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\hex4x7seg.vhd'/linenumber/111
Implementation;Synthesis||MO106||@N: Found ROM seg_1[7:1] (in view: work.hex4x7seg(struktur)) with 16 words by 7 bits.||aufgabe1.srr(271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/271||hex4x7seg.vhd(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\hex4x7seg.vhd'/linenumber/111
Implementation;Synthesis||MO231||@N: Found counter in view:work.hex4x7seg(struktur) instance cnt14[13:0] ||aufgabe1.srr(275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/275||hex4x7seg.vhd(40);liberoaction://cross_probe/hdl/file/'<project>\hdl\hex4x7seg.vhd'/linenumber/40
Implementation;Synthesis||FP130||@N: Promoting Net rst_arst on CLKINT  I_72 ||aufgabe1.srr(307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/307||null;null
Implementation;Synthesis||FP130||@N: Promoting Net clk_c on CLKINT  I_73 ||aufgabe1.srr(308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/308||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock aufgabe1|clk with period 10.00ns. Please declare a user-defined clock on port clk.||aufgabe1.srr(360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/360||null;null
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98369539||Info: I/O Bank and Globals Assigner detected (7) out of (7) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:aufgabe1
Implementation;Place and Route||(null)||Please refer to the log file for details about 12 Info(s)||aufgabe1_layout_log.log;liberoaction://open_report/file/aufgabe1_layout_log.log||(null);(null)
