# Verilog_SystemVerilog
Use Verilog/System Verilog for design

Always write a Testbench for a design

Testbench should be self-checking test bench

Testbench should use task for sending input data to the DUT

Verilog Designs with Testbenches

Day 1: Half Adder
