Robert C. Aitken, Fault Location with Current Monitoring, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.623-632, October 26-30, 1991
Robert C. Aitken, Extending the Pseudo-Stuck-At Fault Model to Provide Complete IDDQ Coverage, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.128, April 26-30, 1999
Robert C. Aiken, Nanometer Technology Effects on Fault Models for IC Testing, Computer, v.32 n.11, p.46-51, November 1999[doi>10.1109/2.803640]
B. Alorda , M. Rosales , J. Soden , C. Hawkins , J. Segura, Charge Based Transient Current Testing (CBT) for Submicron CMOS SRAMs, Proceedings of the 2002 IEEE International Test Conference, p.947, October 07-10, 2002
S. P. Athan , D. L. Landis , S. A. Al-Arian, A novel built-in current sensor for I/sub DDQ/ testing of deep submicron CMOS ICs, Proceedings of the 14th IEEE VLSI Test Symposium, p.118, April 28-May 01, 1996
Baker, K. and Verhelst, B. 1990. IDDQ Testing Because 'zero defects isn't enough': A Philips Perspective. In Proceedings of the IEEE International Test Conference, Washington D.C. (Sep.), 253--254.
J. S. Beasley , H. Ramamurthy , Jaime Ramírez-Angulo , M. DeYong, iDD Pulse Response Testing of Analog and Digital CMOS Circuits, Proceedings of the IEEE International Test Conference on Designing, Testing, and Diagnostics - Join Them, p.626-634, October 17-21, 1993
J. S. Beasley , S. Pour-Mozafari , D. Huggett , Alan W. Righter , C. J. Apodaca, iDD Pulse Response Testing Applied to Complex CMOS ICs, Proceedings of the IEEE International Test Conference, p.32-39, November 03-05, 1997
B. R. Benware , R. Madge , C. Lu , R. Daasch, Effectiveness Comparisons of Outlier Screening Methods for Frequency Dependent Defects on Complex ASICs, Proceedings of the 21st IEEE VLSI Test Symposium, p.39, April 27-May 01, 2003
David I. Bergman , Hans Engler, Improved IDDQ Testing with Empirical Linear Prediction, Proceedings of the 2002 IEEE International Test Conference, p.954, October 07-10, 2002
Swarup Bhunia , Kaushik Roy, Dynamic Supply Current Testing of Analog Circuits Using Wavelet Transform, Proceedings of the 20th IEEE VLSI Test Symposium, p.302, April 28-May 02, 2002
Swarup Bhunia , Kaushik Roy , Jaume Segura, A novel wavelet transform based transient current analysis for fault detection and localization, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514011]
Bratt, A., Harvey, R. Dorey, A., and Richardson, A. 1993. Aspects of Current Reference Generation and Distribution for IDDX Pass/Fail Current Threshold Determination. In Proceedings of the IEE Colloquium on Mixed Signal VLSI Test, London, UK, 311--318.
T. Calin , L. Anghel , M. Nicolaidis, Built-In Current Sensor for IDDQ Testing in Deep Submicron CMOS, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.135, April 26-30, 1999
Sreejit Chakravarty , Paul J. Thadikaran, Algorithms to selectIDDQmeasurement points to detect bridging faults, Journal of Electronic Testing: Theory and Applications, v.8 n.3, p.275-285, June 1996[doi>10.1007/BF00133389]
Jonathan T. -Y. Chang , Edward J. McCluskey, SHOrt Voltage Elevation (SHOVE) Testing, Proceedings of the 1996 IEEE International Workshop on IDDQ Testing (IDDQ '96), p.45, October 24-25, 1996
Zhanping Chen , Liqiong Wei , Ali Keshavarzi , Kaushik Roy, IDDQ Testing for Deep-Submicron ICs: Challenges and Solutions, IEEE Design & Test, v.19 n.2, p.24-33, March 2002[doi>10.1109/54.990439]
Hugo Cheung , Sandeep K. Gupta, A Framework to Minimize Test Escape and Yield Loss during IDDQ Testing: A Case Study, Proceedings of the 18th IEEE VLSI Test Symposium, p.89, April 30-May 04, 2000
Edward I. Cole, Jr. , Jerry M. Soden , Paiboon Tangyunyong , Patrick L. Candelaria , Richard W. Beegle , Daniel L. Barton , Christopher L. Henderson , Charles F. Hawkins, Transient Power Supply Voltage (VDDT) Analysis for Detecting IC Defects, Proceedings of the IEEE International Test Conference, p.23-31, November 03-05, 1997
W. Robert Daasch , James McNames , Daniel Bockelman , Kevin Cota, VARIANCE REDUCTION USING WAFER PATTERNS in IddQ DATA, Proceedings of the 2000 IEEE International Test Conference, p.189, October 03-05, 2000
W. Robert Daasch , Kevin Cota , James McNames , Robert Madge, Neighbor selection for variance reduction in I_DDQ and other parametric data, Proceedings of the IEEE International Test Conference 2001, p.92-100, October 30-November 01, 2001
Scott Davidson, Is IDDQ Yield Loss Inevitable?, Proceedings of the IEEE International Test Conference on TEST: The Next 25 Years, p.572-579, October 02-06, 1994
Juan M. Díez , Juan C. López, Influence of manufacturing variations inIDDQmeasurements: a new test criterion, Proceedings of the conference on Design, automation and test in Europe, p.645-649, March 27-30, 2000, Paris, France[doi>10.1145/343647.343881]
Jennifer Dworak , Jason D. Wicker , Sooryong Lee , Michael R. Grimaila , M. Ray Mercer , Kenneth M. Butler , Bret Stewart , Li-C. Wang, Defect-Oriented Testing and Defective-Part-Level Prediction, IEEE Design & Test, v.18 n.1, p.31-41, January 2001[doi>10.1109/54.902820]
E. B. Eichelberger , T. W. Williams, A logic design structure for LSI testability, Proceedings of the 14th Design Automation Conference, p.462-468, January 1977
Antoni Ferré , Joan Figueras, IDDQ Characterization in Submicron CMOS, Proceedings of the IEEE International Test Conference, p.136-145, November 03-05, 1997
A. Ferré , E. Isern , J. Rius , R. Rodríguez-Montañés , J. Fifuras,IDDQtesting: state of the art and future trends, Integration, the VLSI Journal, v.26 n.1-2, p.167-196, Dec. 1998[doi>10.1016/S0167-9260(98)00027-3]
Figueras, J. and Ferre, A. 1998. Possibilities and Limitations of IDDQ Testing in Submicron CMOS. IEEE Trans. Comp. Pack. Manuf. Tech., part B 21, 4 (Nov.), 352--359.
Joan Figueras , Anna M. Brosa , Antoni Ferré, Test challenges in nanometric CMOS technologies, Microelectronic Engineering, v.49 n.1-2, p.119-133, Nov. 1999[doi>10.1016/S0167-9317(99)00433-5]
Antoni Ferré , Joan Figueras, LEAP: An Accurate Defect-Free IDDQ Estimator, Proceedings of the IEEE European Test Workshop, p.33, May 23-26, 2000
A. Ferre , J. Figueras, Leakage power bounds in CMOS digital technologies, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.6, p.731-738, November 2006[doi>10.1109/TCAD.2002.1004317]
Frenzel, J. F. and Marinos, P. N. 1987. Power Supply Current Signature (PSCS) Analysis: A New Approach to System Testing. In Proceedings of the IEEE International Test Conference, Washington D.C. (Nov.), 125--135.
A. E. Gattiker , W. Maly, Current signatures [VLSI circuit testing], Proceedings of the 14th IEEE VLSI Test Symposium, p.112, April 28-May 01, 1996
Anne E. Gattiker , Wojciech Maly , Phil Nigh , Dale Grosch, Current Signatures for Production Testing, Proceedings of the 1996 IEEE International Workshop on IDDQ Testing (IDDQ '96), p.25, October 24-25, 1996
Anne E. Gattiker , Wojciech Maly, Current Signatures: Application, Proceedings of the IEEE International Test Conference, p.156-165, November 03-05, 1997
Anne E. Gattiker , Wojciech Maly, Toward understanding "Iddq-only" fails, Proceedings of the 1998 IEEE International Test Conference, p.174-183, October 18-22, 1998
Gattiker, A., Nigh, P., and Maly, W. 1999. Current-Signature-Based Analysis of Complex Test Fails. In Proceedings of the IEEE International Symposium on Test and Failure Analysis, Santa Clara, CA, 377--387.
Rick Gayle, The Cost of Quality: Reducing ASIC Defects with IDDQ At-Speed Testing and Increased Fault Coverage, Proceedings of the IEEE International Test Conference on Designing, Testing, and Diagnostics - Join Them, p.285-292, October 17-21, 1993
Amy Germida , Zheng Yan , James F. Plusquellic , Fidel Muradali, Defect Detection using Power Supply Transient Signal Analysis, Proceedings of the 1999 IEEE International Test Conference, p.67, September 28-30, 1999
Hong Hao , Edward J. McCluskey, Very-Low-Voltage Testing for Weak CMOS Logic ICs, Proceedings of the IEEE International Test Conference on Designing, Testing, and Diagnostics - Join Them, p.275-284, October 17-21, 1993
Hashizume, M., Yamada, K., Tamesada, T., and Kawakami, M. 1988. Fault Detection of Combinatorial Circuits Based on Supply Current. In Proceedings of the IEEE International Test Conference, Washington D.C. (Sep.), 374--380.
Hawkins C. F., Nagle, T. H., Fritzemeier, R. R., and Guth, J. R. 1989a. The VLSI Circuit Test Problem---A Tutorial. IEEE Trans. Indus. Elect. 36, 2 (May), 111--116.
Hawkins, C. F., Soden J. M., Fritzemeier R. R., and Horning, L. K. 1989b. Quiescent Power Supply Current Measurement for CMOS IC Defect Detection. IEEE Trans. Indus. Elect. 36, 2 (May), 211--218.
Charles F. Hawkins , Jerry M. Soden , Alan W. Righter , F. Joel Ferguson, Defect Classes - An Overdue Paradigm for CMOS IC, Proceedings of the IEEE International Test Conference on TEST: The Next 25 Years, p.413-425, October 02-06, 1994
Charles F. Hawkins , Ali Keshavarzi , Jerry M. Soden, Reliabilty, Test, and IDDQ Measurements, Proceedings of the 1997 IEEE International Workshop on IDDQ Testing (IDDQ '97), p.96, November 05-06, 1997
Charles F. Hawkins , Jerry M. Soden, Deep Submicron CMOS Current IC Testing: Is There a Future?, IEEE Design & Test, v.16 n.4, p.14-15, October 1999[doi>10.1109/MDT.1999.808198]
C. Hawkins , J. Segura, GHz Testing and Its Fuzzy Targets, Proceedings of the 2002 IEEE International Test Conference, p.1228, October 07-10, 2002
Timothy R. Henry , Thomas Soo, Burn-in Elimination of a High Volume Microprocessor Using IDDQ, Proceedings of the IEEE International Test Conference on Test and Design Validity, p.242-249, October 20-25, 1996
Yoshinobu Higami , Yuzo Takamatsu , Kewal K. Saluja , Kozo Kinoshita, Fault models and test generation for IDDQ testing: embedded tutorial, Proceedings of the 2000 Asia and South Pacific Design Automation Conference, p.509-514, January 2000, Yokohama, Japan[doi>10.1145/368434.368773]
Yoshinobu Higami , Yuzo Takamatsu , Kewal K. Saluja , Kozo Kinoshita, Algorithms to Select IDDQ Measurement Vectors for Bridging Faults in Sequential Circuits, Journal of Electronic Testing: Theory and Applications, v.16 n.5, p.443-451, Oct 2000[doi>10.1023/A:1008360430959]
International Technology Roadmap FOR Semiconductors. Semiconductor Industry Association, 2001 {online} http://public.itrs.net.
Ishida, M., Ha, D. S., Yamaguchi, T., Hashimoto, Y., and Ohmi, T. 2001. IDDT Testing: An Efficient Method for Detecting Delay Faults and Open Defects. In Proceedings of the IEEE International Workshop on Defect Based Testing, Los Angeles, CA (Apr.), 23--28.
Sri Jandhyala , Hari Balachandran , Anura P. Jayasumana, Clustering Based Techniques for IDDQ Testing, Proceedings of the 1999 IEEE International Test Conference, p.730, September 28-30, 1999
Sri Jandhyala , Hari Balachandran , Manidip Sengupta , Anura P. Jayasumana, Clustering Based Evaluation of IDDQ Measurements: Applications in Testing and Classification of ICs, Proceedings of the 18th IEEE VLSI Test Symposium, p.444, April 30-May 04, 2000
W. Jiang , B. Vinnakota, Statistical threshold formulation for dynamic Iddtest, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.6, p.694-705, November 2006[doi>10.1109/TCAD.2002.1004313]
Wanli Jiang , Eric Peterson, Performance Comparison of VLV, ULV, and ECR Tests, Journal of Electronic Testing: Theory and Applications, v.19 n.2, p.137-147, April 2003[doi>10.1023/A:1022881322125]
Mark C. Johnson , Dinesh Somasekhar , Lih-Yih Chiou , Kaushik Roy, Leakage control with efficient use of transistor stacks in single threshold CMOS, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.1, p.1-5, 2/1/2002[doi>10.1109/92.988724]
Kalb, JR. J. 2001. Method for Testing a Semiconductor Device by Measuring Quiescent Currents (IDDQ) at Two Different Temperatures. US Patent 6, 242, 934 (June).
James Kao , Siva Narendra , Anantha Chandrakasan, Subthreshold leakage modeling and reduction techniques, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.141-148, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774593]
Rinya Kawahara , Osamu Nakayama , Tatsuru Kurasawa, The Effectiveness of IDDQ and High Voltage Stress for Burn-in Elimination, Proceedings of the 1996 IEEE International Workshop on IDDQ Testing (IDDQ '96), p.9, October 24-25, 1996
Ali Keshavarzi , Kaushik Roy , Charles F. Hawkins, Intrinsic Leakage in Low-Power Deep Submicron CMOS ICs, Proceedings of the IEEE International Test Conference, p.146-155, November 03-05, 1997
Keshavarzi, A., Borkar, S., and De, V. 2000a. Feasibility of Current Measurements in Sub 0.25 micron VLSIs. In Proceedings of the IEEE International Workshop on Defect Based Testing, Montréal, Canada (Apr.), 3--8.
Ali Keshavarzi , Kaushik Roy , Manoj Sachdev , Charles F. Hawkins , K. Soumyanath , Vivek De, Multiple-Parameter CMOS IC Testing with Increased Sensitivity for IDDQ, Proceedings of the 2000 IEEE International Test Conference, p.1051, October 03-05, 2000
A. Keshavarzi , S. Ma , S. Narendra , B. Bloechel , K. Mistry , T. Ghani , S. Borkar , V. De, Effectiveness of reverse body bias for leakage control in scaled dual Vt CMOS ICs, Proceedings of the 2001 international symposium on Low power electronics and design, p.207-212, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383135]
Hoki Kim , D. M. H. Walker , David Colby, A practical built-in current sensor for I_DDQ testing, Proceedings of the IEEE International Test Conference 2001, p.405-414, October 30-November 01, 2001
King, E. and Nelson G. P. 1975. Radiation Testing of an 8-bit CMOS Microprocessor. In IEEE Trans. Nucl. Sci. NS-22, 5, 2120.
Bram Kruseman, Comparison of Defect Detection Capabilities of Current-Based and Voltage-Based Test Methods, Proceedings of the IEEE European Test Workshop, p.175, May 23-26, 2000
Bram Kruseman , Rudger van Veen , Kees van Kaam, The future of delta I_DDQ testing, Proceedings of the IEEE International Test Conference 2001, p.101-110, October 30-November 01, 2001
Bram Kruseman , Stefan van den Oetelaar , Josep Rius, Comparison of IDDQ Testing and Very-Low Voltage Testing, Proceedings of the 2002 IEEE International Test Conference, p.964, October 07-10, 2002
S. Kundu, IDDQ Defect Detection in Deep Submicron CMOS ICs, Proceedings of the 7th Asian Test Symposium, p.150, December 02-04, 1998
David B. Lavo , Tracy Larrabee , Jonathon E. Colburn, Eliminating the Ouija® Board: Automatic Thresholds and Probabilistic IDDQ Diagnosis, Proceedings of the 1999 IEEE International Test Conference, p.1065, September 28-30, 1999
Lee K. and Breuer, M. 1992. Design and Test Rules for CMOS Circuits to Facilitate IDDQ Testing of Bridging Faults. IEEE Trans. Comput. Aided Des. Integ. Circ. Syst. 11, 5 (May), 659--670.
Paul Lee , Alfred Chen , Dilip Mathew, A Speed-Dependent Approach for Delta IDDQ Implementation, Proceedings of the 16th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.280-286, October 24-26, 2001
Levi, M. 1981. CMOS is Most Testable. In Proceedings of the IEEE International Test Conference (Oct.), 217--220.
J. C. M. Li , E. J. McCluskey, IDDQ Data Analysis Using Current Signature, Proceedings of the IEEE International Workshop on IDDQ Testing, p.37, November 12-13, 1998
Shengli Li , Kai Zhang , Jien-Chung Lo, The 2nd Order Analysis of IDDQ Test Data, Proceedings of the 15th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.376, October 25-27, 2000
Chih-Wen Lu , Chauchin Su , Chung Len Lee , Jwu-E Chen, Is IDDQ testing not applicable for deep submicron VLSI in year 2011?, Proceedings of the 9th Asian Test Symposium, p.338, December 04-06, 2000
Madge, R. 2002. Identifying Defective Die Using Statistical Post-Processing. Invited Talk, Industrial Test Challenges Off-Campus Meeting, Intel, Santa Clara, CA (Apr.).
R. Madge , B. H. Goh , V. Rajagopalan , C. Macchietto , R. Daasch , C. Schuermyer , C. Taylor , D. Turner, Screening MinVDD Outliers Using Feed-Forward Voltage Testing, Proceedings of the 2002 IEEE International Test Conference, p.673, October 07-10, 2002
Robert Madge , Manu Rehani , Kevin Cota , W. Robert Daasch, Statistical Post-Processing at Wafersort - An Alternative to Burn-in and a Manufacturable Solution to Test Limit Setting for Sub-micron Technologies, Proceedings of the 20th IEEE VLSI Test Symposium, p.69, April 28-May 02, 2002
Ananta K. Majhi , Vishwani D. Agrawal, Tutorial: Delay Fault Models and Coverage, Proceedings of the Eleventh International Conference on VLSI Design: VLSI for Signal Processing, p.364, January 04-07, 1998
Rafic Z. Makki , Shyang-Tai Su , Troy Nagle, Transient Power Supply Current Testing of Digital CMOS Circuits, Proceedings of the  IEEE International Test Conference on Driving Down the Cost of Test, p.892-901, October 21-25, 1995
Malaiya, Y. and Su, S. 1982. A New Fault Model and Testing Technique for CMOS Devices. In Proceedings of the IEEE International Test Conference, Philadelphia, PA (Nov.), 25--34.
Malaiya, Y., Jayasumana, A., Tong, Q., and Menon, S. 1991, Enhancement of Resolution in Supply Current Based Testing of Large ICs. In Proceedings of the IEEE VLSI Test Symposium, Atlantic City, NJ (Apr.), 291--296.
Mallarapu, S. and Hoffmann, A. 1995. IDDQ Testing on a Custom Automotive IC. IEEE J. Solid State Circuits 30, 3 (Mar.), 295--299.
Maly, W. and Nigh, P. 1988. Built-in Current Testing: Feasibility Study. In Proceedings of the IEEE International Conference on Computer Aided Design (Nov.), 340--343.
Peter C. Maxwell , Robert C. Aitken , Vic Johansen , Inshen Chiang, The Effectiveness of IDDQ, Functional and Scan Tests: How Many Fault Coverages Do We Need?, Proceedings of the IEEE International Test Conference on Discover the New World of Test and Design, p.168-177, September 20-24, 1992
Peter C. Maxwell , Robert C. Aitken,IDDQtesting as a component of a test suite: the need for several fault coverage metrics, Journal of Electronic Testing: Theory and Applications, v.3 n.4, p.305-316, Dec. 1992[doi>10.1007/BF00135334]
P. C. Maxwell, The use of IDDQ testing in low stuck-at coverage situations, Proceedings of the 13th IEEE VLSI Test Symposium, p.84, April 30-May 03, 1995
Peter C. Maxwell , Jeff Rearick, Estimation of defect-free IDDQ in submicron circuits using switch level simulation, Proceedings of the 1998 IEEE International Test Conference, p.882-889, October 18-22, 1998
Peter Maxwell , Pete O'Neill , Rob Aitken , Roland Dudley , Neal Jaarsma , Minh Quach , Don Wiseman, Current Ratios: A Self-Scaling Technique for Production IDDQ Testing, Proceedings of the 1999 IEEE International Test Conference, p.738, September 28-30, 1999
Peter Maxwell, The Heisenberg Uncertainty of Test, Proceedings of the 2002 IEEE International Test Conference, p.13, October 07-10, 2002
McEuen, S. D. 1991. IDDQ Benefits. In Proceedings of the IEEE VLSI Test Symposium, Atlantic City, NJ (Oct.), 285--290.
Steven D. McEuen, Reliability benefits ofIDDQ, Journal of Electronic Testing: Theory and Applications, v.3 n.4, p.327-335, Dec. 1992[doi>10.1007/BF00135336]
Menon, S., Malaiya, Y., and Jayasumana, A. 1993. Limitations of Built-in Current Sensors (BICS) for IDDQ Testing. In Proceedings of the Asian Test Symposium, Beijing, China, 243--248.
Anthony C. Miller, IDDQ Testing in Deep Submicron Integrated Circuits, Proceedings of the 1999 IEEE International Test Conference, p.724, September 28-30, 1999
Steven D. Millman , John M. Acken, Standard Cell Library Characterization for Setting Current Limits for IDDQ Testing, Proceedings of the 1996 IEEE International Workshop on IDDQ Testing (IDDQ '96), p.41, October 24-25, 1996
Yinghua Min , Zhuxing Zhao , Zhongcheng Li, IDDT Testing, Proceedings of the 6th Asian Test Symposium, p.378, November 17-18, 1997
Khurram Muhammad , Kaushik Roy, Fault Detection and Location Using IDD Waveform Analysis, IEEE Design & Test, v.18 n.1, p.42-49, January 2001[doi>10.1109/54.902821]
Mutoh, S., Douski, T., Matsuya, Y., Aoki, T., Shigematsu, S., and Yamada, J. 1995. 1-V Power Supply High-speed Digital Circuit Technology with Multi-threshold-voltage CMOS. IEEE J. Solid-State Circ. 30, 8 (Aug.), 847--853.
Siva Narendra , Vivek De , Dimitri Antoniadis , Anantha Chandrakasan , Shekhar Borkar, Scaling of stack effect and its application for leakage reduction, Proceedings of the 2001 international symposium on Low power electronics and design, p.195-200, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383132]
Nelson, G. and Boggs, W. 1975. Parametric Tests Meet the Challenge of High-Density ICs. In Electronics (Dec. 11), 108--111.
Phil Nigh , Wojciech Maly, Test Generation for Current Testing (CMOS ICs), IEEE Design & Test, v.7 n.1, p.26-38, January 1990[doi>10.1109/54.46891]
P. Nigh , W. Needham , K. Butler , P. Maxwell , R. Aitken, An experimental study comparing the relative effectiveness of functional, scan, IDDq and delay-fault testing, Proceedings of the 15th IEEE VLSI Test Symposium, p.459, April 27-May 01, 1997
Phil Nigh , Donato Forlenza , Franco Motika, Application and Analysis of IDDQ Diagnostic Software, Proceedings of the IEEE International Test Conference, p.319-327, November 03-05, 1997
Phil Nigh , Anne Gattiker, Test Method Evaluation Experiments & Data, Proceedings of the 2000 IEEE International Test Conference, p.454, October 03-05, 2000
Shigeru Ohnishi , Michinori Nishihara, A New Light-Based Logic IC Screening Method, Proceedings of the 15th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.358-366, October 25-27, 2000
Yukio Okuda, DECOUPLE: DEFECT CURRENT DETECTION IN DEEP SUBMICRON IDDQ, Proceedings of the 2000 IEEE International Test Conference, p.199, October 03-05, 2000
Yukio Okuda, Eigen-Signatures for Regularity-based IDDQ Testing, Proceedings of the 20th IEEE VLSI Test Symposium, p.289, April 28-May 02, 2002
Roger Perry, IDDQ Testing in CMOS Digital ASIC's - Putting it All Together, Proceedings of the IEEE International Test Conference on Discover the New World of Test and Design, p.151-157, September 20-24, 1992
Erik Peterson , Wanli Jiang, Practical application of energy consumption ratio test, Proceedings of the IEEE International Test Conference 2001, p.386-394, October 30-November 01, 2001
James F. Plusquellic , Donald M. Chiarulli , Steven P. Levitan, Digital Integrated Circuit Testing using Transient Signal Analysis, Proceedings of the IEEE International Test Conference on Test and Design Validity, p.481-490, October 20-25, 1996
James F. Plusquellic , Donald M. Chiarulli , Steven P. Levitan, Identification of Defective CMOS Devices Using Correlation and Regression Analysis of Frequency Domain Transient Signal Data, Proceedings of the IEEE International Test Conference, p.40-49, November 03-05, 1997
Theo J. Powell , James Pair , Melissa St. John , Doug Counce, Delta Iddq for Testing Reliability, Proceedings of the 18th IEEE VLSI Test Symposium, p.439, April 30-May 04, 2000
Rajsuman, R. 2000. IDDQ Testing for CMOS VLSI. In Proc. IEEE, 88, 4 (Apr.), 544--566.
Ronald A. Richmond, Successful Implementation of Structured Testing, Proceedings of the 2000 IEEE International Test Conference, p.344, October 03-05, 2000
Alan W. Righter , Charles F. Hawkins , Jerry M. Soden , Peter C. Maxwell, CMOS IC reliability indicators and burn-in economics, Proceedings of the 1998 IEEE International Test Conference, p.194-203, October 18-22, 1998
Josep Rius , Joan Figueras, Exploring the combination ofIDDQandiDDttesting: energy testing, Proceedings of the conference on Design, automation and test in Europe, p.110-es, January 1999, Munich, Germany[doi>10.1145/307418.307561]
R. F. Rizzolo , G. Hinkel , S. Michnowski , T. J. McPherson , A. J. Sutcliffe, System performance management for the S/390 parallel enterprise server G5, IBM Journal of Research and Development, v.43 n.5, p.651-660, September 1999[doi>10.1147/rd.435.0651]
R. Rodríguez-Montanés , J. Figueras, Estimation of the defective IDDQ caused by shorts in deep-submicron CMOS ICs, Proceedings of the conference on Design, automation and test in Europe, p.490-494, February 23-26, 1998, Le Palais des Congrés de Paris, France
Rosales, M., De Paul, I., Segura, J., Hawkins, C., and Soden, J. 2000. Charge Based Testing (CBT) of Submicron CMOS SRAMs. In Proceedings of the of the IEEE International Workshop on Defect Based Testing, Montreal, Canada (Apr.), 57--61.
Roy, K., Mukhopadhyay, S., and Mahmoodi-Meinamd, H. 2003. Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicrometer CMOS Circuits. In Proc. IEEE 91, 2 (Feb.), 305--327.
Roy, S. C. and Kornfield, A. 1992. An Overview of IDDQ Sensor Techniques. In Proceedings of the Southeast Symposium on System Theory and 3rd Annual Symposium on Communications, Signal Processing, Expert System and ASIC VLSI Design, 26--30.
Sagar Sabade , D. M. H. Walker, Improved wafer-level spatial analysis for I_DDQ limit setting, Proceedings of the IEEE International Test Conference 2001, p.82-91, October 30-November 01, 2001
Sagar Sabade , Hank Walker, Evaluation of Statistical Outlier Rejection Methods for IDDQ Limit Setting, Proceedings of the 2002 Asia and South Pacific Design Automation Conference, p.755, January 07-11, 2002
Sagar S. Sabade , Duncan M. Walker, Evaluation of Effectiveness of Median of Absolute Deviations Outlier Rejection-based IDDQ Testing for Burn-in Reduction, Proceedings of the 20th IEEE VLSI Test Symposium, p.81, April 28-May 02, 2002
Sabade, S. and Walker, D. M. H. 2002c. Wafer-level Spatial and Flush Delay Correlation Analysis for IDDQ Estimation. In Proceedings of the IEEE International Workshop on Defect Based Testing, Monterey, CA (Apr.), 47--52.
Sagar S. Sabade , D. M. H. Walker, IDDQ Test: Will It Survive the DSM Challenge?, IEEE Design & Test, v.19 n.5, p.8-16, September 2002[doi>10.1109/MDT.2002.1033787]
Sabade, S. and Walker, D. M. H. 2002e. NCR: A Self-Scaling, Self-Calibrated Metric for IDDQ Outlier Identification. In Proceedings of the MidWest Symposium on Circuit and Systems, Tulsa, OK (Aug.)
Sagar Sabade , D. M. H. Walker, Neighbor Current Ratio (NCR): A New Metric for IDDQ Data Analysis, Proceedings of the 17th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.381-389, November 06-08, 2002
Sagar S. Sabade , D. M.  H. Walker, Immediate Neighbor Difference IDDQ Test (INDIT) for Outlier Identification, Proceedings of the 16th International Conference on VLSI Design, p.361, January 04-08, 2003
Sagar S. Sabade , D. M.  H. Walker, Use of Multiple IDDQ Test Metrics for Outlier Identification, Proceedings of the 21st IEEE VLSI Test Symposium, p.31, April 27-May 01, 2003
Sabade, S. and Walker, D. M. H. 2003c. Wafer Signature Analysis of IDDQ Test Data. In Proceedings of the IEEE Defect Based Testing Workshop, Napa Valley, CA (Apr.), 59--64.
M. Sachdev, Deep Sub-Micron IDDQ Testing: Issues and Solutions, Proceedings of the 1997 European conference on Design and Test, p.271, March 17-20, 1997
Manoj Sachdev , Peter Janssen , Victor Zieren, Defect detection with transient current testing and its potential for deep sub-micron CMOS ICs, Proceedings of the 1998 IEEE International Test Conference, p.204, October 18-22, 1998
Schiessler, G., Spivak, C., and Davidson, S. 1993. IDDQ Test Results on a Digital CMOS ASIC. In Proceedings of the Custom Integrated Circuits Conference, San Diego, CA, 26. 4. 1--26. 4. 4.
J. A. Segura , M. Roca , D. Mateo , A. Rubio, An approach to dynamic power consumption current testing of CMOS ICs, Proceedings of the 13th IEEE VLSI Test Symposium, p.95, April 30-May 03, 1995
Jaume Segura , Ali Keshavarzi , Jerry Soden , Charles Hawkins, Parametric Failures in CMOS ICs " A Defect-Based Analysis, Proceedings of the 2002 IEEE International Test Conference, p.90, October 07-10, 2002
Sengupta, S., Kundu, S., Chakravarty, S., Parvathala, P., Galivanche, R., Kosonocky, G., Rodgers, M., and Mak, T. M. 1999. Defect-Based Test: A Key Enabler for Successful Migration to Structural Test. In Intel Tech. J., Q1, 1999, 1--14.
Adit D. Singh , C. M. Krishna, On Optimizing Wafer-Probe Testing for Product Quality Using Die-Yield Prediction, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.228-237, October 26-30, 1991
Singh, A. and Krishna, C. M. 1993. The Effect of Defect Clustering on Test Transparency and Defect Levels. In Proceedings of the IEEE VLSI Test Symposium, Atlantic City, NJ (Apr.), 99--105.
A. D. Singh, A Comprehensive Wafer Oriented Test Evaluation (Wote) Scheme For The Iddq Testing Of Deep Sub-Micron Technologies, Proceedings of the 1997 IEEE International Workshop on IDDQ Testing (IDDQ '97), p.40, November 05-06, 1997
Abhishek Singh , Chintan Patel , Shirong Liao , James F. Plusquellic , Anne E. Gattiker, Detecting delay faults using power supply transient signal analysis, Proceedings of the IEEE International Test Conference 2001, p.395-404, October 30-November 01, 2001
Abhishek Singh , Jim Plusquellic , Anne Gattiker, Power Supply Transient Signal Analysis Under Real Process and Test Hardware Models, Proceedings of the 20th IEEE VLSI Test Symposium, p.357, April 28-May 02, 2002
Soden, J. and Hawkins, C. 1986. Test Considerations for Gate Oxide Shorts in CMOS ICs. IEEE Des. Test Comput. 3 (Aug.), 56--64.
Soden, J., Hawkins, C., Gulati, R., and Mao, W. 1992. IDDQ Testing: A Review. J. Electron. Test. Theor. Appl., 3, 4 (Dec.), 291--303.
Soden, J. M. and Hawkins, C. F. 1995. IDDQ Testing and Defect Classes---A Tutorial. In Proceedings of the Custom Integrated Circuits Conference, Santa Clara, CA, 633--642.
Jerry M. Soden , Charles F. Hawkins, IDDQ Testing: Issues Present and Future, IEEE Design & Test, v.13 n.4, p.61-65, December 1996[doi>10.1109/54.544537]
Jerry M. Soden, IDDQ Testing for Submicron CMOS IC Technology Qualification, Proceedings of the 1997 IEEE International Workshop on IDDQ Testing (IDDQ '97), p.52, November 05-06, 1997
C. H. Stapper, Correlation analysis of particle clusters on integrated circuit wafers, IBM Journal of Research and Development, v.31 n.6, p.641-650, Dec. 1987[doi>10.1147/rd.316.0641]
Stine, B., Boning, D., and Chung, J. 1997. Analysis and Decomposition of Spatial Variation in Integrated Circuit Processes and Devices. IEEE Trans. Semi. Manuf. 10, 1 (Feb.), 24--41.
Storey, T. and Maly, W. 1990. CMOS Bridging Fault Detection. In Proceedings of the IEEE International Test Conference, Washington D.C. (Sep.), 842--851.
Shyang-Tai Su , Rafic Z. Makki , Troy Nagle, Transient power supply current monitoring—a new test method for CMOS VLSI circuits, Journal of Electronic Testing: Theory and Applications, v.6 n.1, p.23-43, Feb. 1995[doi>10.1007/BF00993128]
Sze, S. M., Ed. 1990. High-Speed Semiconductor Devices. New York: Wiley.
Szekely, V., Rencz, M., Torok, S., and Courtois, B. 1997. Cooling as a Possible Way to Extend the Usability of IDDQ Testing. Electronics Letters, 33, 6 (Dec.), 2117--2118.
Claude Thibeault, Using Fourier Analysis to Enhance IC Testability, Proceedings of the The IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems, p.280-298, October 17-19, 1994
C. Thibeault, Detection and location of faults and defects using digital signal processing, Proceedings of the 13th IEEE VLSI Test Symposium, p.262, April 30-May 03, 1995
C. Thibeault , A. Payeur, Experimental Results from Iddf Testing, Proceedings of the 1996 Workshop on Defect and Fault-Tolerance in VLSI Systems, p.185, November 06-08, 1996
C. Thibeault, A novel probabilistic approach for IC diagnosis based on differential quiescent current signatures, Proceedings of the 15th IEEE VLSI Test Symposium, p.80, April 27-May 01, 1997
Claude Thibeault, Increasing Current Testing Resolution, Proceedings of the 13th International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.126-134, November 02-04, 1998
C. Thibeault, An Histogram Based Procedure for Current Testing of Active Defects, Proceedings of the 1999 IEEE International Test Conference, p.714, September 28-30, 1999
C. Thibeault, On the Comparison of IDDQ and IDDQ Testing, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.143, April 26-30, 1999
C. Thibeault, ReplacingIDDQTesting: With Variance Reduction, Journal of Electronic Testing: Theory and Applications, v.19 n.3, p.325-340, June 2003[doi>10.1023/A:1023761416156]
Chao-Wen Tseng , Ray Chen , Edward J. McCluskey , Phil Nigh, MINVDD Testing for Weak CMOS ICs, Proceedings of the 19th IEEE VLSI Test Symposium, p.339, March 29-April 03, 2001
T. Aruna Unni , D. M. H. Walker, Model-Based IDDQ Pass/Fail Limit Setting, Proceedings of the IEEE International Workshop on IDDQ Testing, p.43, November 12-13, 1998
Van Der Pol, J. A., Kuper, F. G., and Ooms, E. R. 1996. Relation Between Yield and Reliability of Integrated Circuits and Application to Failure Rate Assessment and Reduction in the One Digit FIT and PPM Reliability ERA. Microelecronics Reliability, 36, 11--12 (Nov.), 1603--1610.
Pramodchandran N. Variyam, Increasing the IDDQ Test Resolution Using Current Prediction, Proceedings of the 2000 IEEE International Test Conference, p.217, October 03-05, 2000
Bapiraju Vinnakota , Wanli Jiang , Dechang Sun, Process-tolerant test with energy consumption ratio, Proceedings of the 1998 IEEE International Test Conference, p.1027-1036, October 18-22, 1998
Wanli Jiang , B. Vinnakota, IC test using the energy consumption ratio, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.1, p.129-141, November 2006[doi>10.1109/43.822625]
A. Walker , P. K. Lala, An Approach For Detecting Bridging Fault-Induced Delay Faults In Static CMOS Circuits Using Dynamic Power Supply Current Monitoring, Proceedings of the 1997 IEEE International Workshop on IDDQ Testing (IDDQ '97), p.73, November 05-06, 1997
Alvernon Walker , Algernon P. Henry , Parag K. Lala, An approach for detecting bridging faults in CMOS domino logic circuits using dynamic power supply current monitoring, 1997 Workshop on Defect and Fault-Tolerance in VLSI Systems, p.272-280, October 20-22, 1997
Walker, D. M. H. 2000. Requirements for Practical IDDQ Testing of Deep Submicron Circuits. In Proceedings of the IEEE International Workshop on IDDQ Testing, Montréal, Canada (Apr.), 15--20.
Kenneth M. Wallquist, Achieving IDDQ/ISSQ Production Testing with QuiC-Mon, IEEE Design & Test, v.12 n.3, p.62-69, May 2010[doi>10.1109/MDT.1995.466382]
Kenneth M. Wallquist, On the Effect of ISSQ Testing in Reducing Early Failure Rate, Proceedings of the  IEEE International Test Conference on Driving Down the Cost of Test, p.910-915, October 21-25, 1995
Wanlass, F. and Sah, C. 1963. Nanowatt Logic Using Field-effect Metal-oxide Semiconductor Triodes. In Proceedings of the Solid State Circuits Conference (Feb.), 32--33.
T. W. Williams , R. Kapur , M. R. Mercer , R. H. Dennard , W. Maly, Iddq Testing for High Performance CMOS - The Next Ten Years, Proceedings of the 1996 European conference on Design and Test, p.578, March 11-14, 1996
Thomas W. Williams , R. H. Dennard , Rohit Kapur , M. Ray Mercer , Wojciech Maly, IDDQ Test: Sensitivity Analysis of Scaling, Proceedings of the IEEE International Test Conference on Test and Design Validity, p.786-792, October 20-25, 1996
Paul C. Wiscombe, A Comparison of Stuck-At Fault Coverage and IDDQ Testing on Defect Levels, Proceedings of the IEEE International Test Conference on Designing, Testing, and Diagnostics - Join Them, p.293-299, October 17-21, 1993
H. -J. Wunderlich , M. Herzog , J. Figueras , J. A. Carrasco , A. Calderon, Synthesis of I/sub DDQ/-testable circuits: integrating built-in current sensors, Proceedings of the 1995 European conference on Design and Test, p.573, March 06-09, 1995
Zarrinfar, F. and Rajsuman R. 1995. Automated IDDQ Testing from CAD to Manufacturing. In Proceedings of the IEEE International Workshop on IDDQ Testing, Washington, D.C. (Oct.), 35--38.
