#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 3;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c9271b5ea0 .scope module, "digital_clock_tb" "digital_clock_tb" 2 3;
 .timescale 0 -3;
v000001c927209c80_0 .var "clk", 0 0;
v000001c9272091e0_0 .net "hour_tens_display", 6 0, v000001c9272085f0_0;  1 drivers
v000001c927209dc0_0 .net "hour_units_display", 6 0, v000001c927207f10_0;  1 drivers
v000001c927209140_0 .net "min_tens_display", 6 0, v000001c9272087d0_0;  1 drivers
v000001c927208ce0_0 .net "min_units_display", 6 0, v000001c927207d30_0;  1 drivers
v000001c92720a900_0 .var "reset", 0 0;
v000001c9272090a0_0 .net "sec_tens_display", 6 0, v000001c927209000_0;  1 drivers
v000001c927208ec0_0 .net "sec_units_display", 6 0, v000001c92720a720_0;  1 drivers
S_000001c9271b6030 .scope module, "uut" "digital_clock" 2 15, 3 2 0, S_000001c9271b5ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_1hz";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 7 "sec_units_display";
    .port_info 3 /OUTPUT 7 "sec_tens_display";
    .port_info 4 /OUTPUT 7 "min_units_display";
    .port_info 5 /OUTPUT 7 "min_tens_display";
    .port_info 6 /OUTPUT 7 "hour_units_display";
    .port_info 7 /OUTPUT 7 "hour_tens_display";
L_000001c9271b3610 .functor AND 1, L_000001c92720a040, L_000001c927208f60, C4<1>, C4<1>;
L_000001c9271b2f10 .functor AND 1, L_000001c927209e60, L_000001c9271b3610, C4<1>, C4<1>;
L_000001c9271b3060 .functor AND 1, L_000001c92720a0e0, L_000001c9271b2f10, C4<1>, C4<1>;
L_000001c9271b2e30 .functor AND 1, L_000001c927209320, L_000001c92720ab80, C4<1>, C4<1>;
L_000001c9271b2ea0 .functor AND 1, L_000001c9271b2e30, L_000001c9271b3060, C4<1>, C4<1>;
L_000001c92720aca8 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v000001c9271a4170_0 .net/2u *"_ivl_0", 3 0, L_000001c92720aca8;  1 drivers
L_000001c92720ad38 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v000001c92719e9a0_0 .net/2u *"_ivl_10", 3 0, L_000001c92720ad38;  1 drivers
v000001c927207b50_0 .net *"_ivl_12", 0 0, L_000001c927209e60;  1 drivers
L_000001c92720ad80 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v000001c927208370_0 .net/2u *"_ivl_16", 2 0, L_000001c92720ad80;  1 drivers
v000001c9272078d0_0 .net *"_ivl_18", 0 0, L_000001c92720a0e0;  1 drivers
L_000001c92720adc8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c927207c90_0 .net/2u *"_ivl_22", 1 0, L_000001c92720adc8;  1 drivers
v000001c927207970_0 .net *"_ivl_24", 0 0, L_000001c927209320;  1 drivers
L_000001c92720ae10 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000001c927208410_0 .net/2u *"_ivl_26", 3 0, L_000001c92720ae10;  1 drivers
v000001c927208550_0 .net *"_ivl_28", 0 0, L_000001c92720ab80;  1 drivers
v000001c927208230_0 .net *"_ivl_31", 0 0, L_000001c9271b2e30;  1 drivers
L_000001c92720acf0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v000001c9272080f0_0 .net/2u *"_ivl_4", 2 0, L_000001c92720acf0;  1 drivers
v000001c9272082d0_0 .net *"_ivl_6", 0 0, L_000001c92720a040;  1 drivers
v000001c927207a10_0 .net "clk_1hz", 0 0, v000001c927209c80_0;  1 drivers
v000001c927207ab0_0 .var "hour_tens", 1 0;
v000001c9272085f0_0 .var "hour_tens_display", 6 0;
v000001c927207e70_0 .var "hour_units", 3 0;
v000001c927207f10_0 .var "hour_units_display", 6 0;
v000001c927208730_0 .net "hours_reset", 0 0, L_000001c9271b2ea0;  1 drivers
v000001c927208690_0 .var "min_tens", 2 0;
v000001c927207fb0_0 .net "min_tens_carry", 0 0, L_000001c9271b3060;  1 drivers
v000001c9272087d0_0 .var "min_tens_display", 6 0;
v000001c9272084b0_0 .var "min_units", 3 0;
v000001c927207bf0_0 .net "min_units_carry", 0 0, L_000001c9271b2f10;  1 drivers
v000001c927207d30_0 .var "min_units_display", 6 0;
v000001c927208050_0 .net "reset", 0 0, v000001c92720a900_0;  1 drivers
v000001c927207dd0_0 .var "sec_tens", 2 0;
v000001c927208190_0 .net "sec_tens_carry", 0 0, L_000001c9271b3610;  1 drivers
v000001c927209000_0 .var "sec_tens_display", 6 0;
v000001c927208e20_0 .var "sec_units", 3 0;
v000001c92720a860_0 .net "sec_units_carry", 0 0, L_000001c927208f60;  1 drivers
v000001c92720a720_0 .var "sec_units_display", 6 0;
E_000001c9271a0db0 .event posedge, v000001c927208050_0, v000001c927207a10_0;
L_000001c927208f60 .cmp/eq 4, v000001c927208e20_0, L_000001c92720aca8;
L_000001c92720a040 .cmp/eq 3, v000001c927207dd0_0, L_000001c92720acf0;
L_000001c927209e60 .cmp/eq 4, v000001c9272084b0_0, L_000001c92720ad38;
L_000001c92720a0e0 .cmp/eq 3, v000001c927208690_0, L_000001c92720ad80;
L_000001c927209320 .cmp/eq 2, v000001c927207ab0_0, L_000001c92720adc8;
L_000001c92720ab80 .cmp/eq 4, v000001c927207e70_0, L_000001c92720ae10;
S_000001c927156960 .scope function.vec4.s7, "bcd_to_7seg" "bcd_to_7seg" 3 81, 3 81 0, S_000001c9271b6030;
 .timescale 0 0;
v000001c927156fc0_0 .var "bcd", 3 0;
; Variable bcd_to_7seg is vec4 return value of scope S_000001c927156960
TD_digital_clock_tb.uut.bcd_to_7seg ;
    %load/vec4 v000001c927156fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to bcd_to_7seg (store_vec4_to_lval)
    %jmp T_0.11;
T_0.0 ;
    %pushi/vec4 126, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to bcd_to_7seg (store_vec4_to_lval)
    %jmp T_0.11;
T_0.1 ;
    %pushi/vec4 48, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to bcd_to_7seg (store_vec4_to_lval)
    %jmp T_0.11;
T_0.2 ;
    %pushi/vec4 109, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to bcd_to_7seg (store_vec4_to_lval)
    %jmp T_0.11;
T_0.3 ;
    %pushi/vec4 121, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to bcd_to_7seg (store_vec4_to_lval)
    %jmp T_0.11;
T_0.4 ;
    %pushi/vec4 51, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to bcd_to_7seg (store_vec4_to_lval)
    %jmp T_0.11;
T_0.5 ;
    %pushi/vec4 91, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to bcd_to_7seg (store_vec4_to_lval)
    %jmp T_0.11;
T_0.6 ;
    %pushi/vec4 95, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to bcd_to_7seg (store_vec4_to_lval)
    %jmp T_0.11;
T_0.7 ;
    %pushi/vec4 112, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to bcd_to_7seg (store_vec4_to_lval)
    %jmp T_0.11;
T_0.8 ;
    %pushi/vec4 127, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to bcd_to_7seg (store_vec4_to_lval)
    %jmp T_0.11;
T_0.9 ;
    %pushi/vec4 123, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to bcd_to_7seg (store_vec4_to_lval)
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %end;
    .scope S_000001c9271b6030;
T_1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c927208e20_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c927207dd0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c9272084b0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c927208690_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c927207e70_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c927207ab0_0, 0, 2;
    %end;
    .thread T_1;
    .scope S_000001c9271b6030;
T_2 ;
    %wait E_000001c9271a0db0;
    %load/vec4 v000001c927208050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c927208e20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c927207dd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c9272084b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c927208690_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c927207e70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c927207ab0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001c927208e20_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c927208e20_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001c927208e20_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001c927208e20_0, 0;
T_2.3 ;
    %load/vec4 v000001c92720a860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000001c927207dd0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c927207dd0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v000001c927207dd0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001c927207dd0_0, 0;
T_2.7 ;
T_2.4 ;
    %load/vec4 v000001c927208190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v000001c9272084b0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c9272084b0_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v000001c9272084b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001c9272084b0_0, 0;
T_2.11 ;
T_2.8 ;
    %load/vec4 v000001c927207bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %load/vec4 v000001c927208690_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c927208690_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001c927208690_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001c927208690_0, 0;
T_2.15 ;
T_2.12 ;
    %load/vec4 v000001c927207fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %load/vec4 v000001c927208730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c927207e70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c927207ab0_0, 0;
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v000001c927207ab0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.22, 4;
    %load/vec4 v000001c927207e70_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c927207e70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c927207ab0_0, 0;
    %jmp T_2.21;
T_2.20 ;
    %load/vec4 v000001c927207e70_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/1 T_2.25, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c927207ab0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.26, 4;
    %load/vec4 v000001c927207e70_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.26;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 4, 9;
T_2.25;
    %jmp/0xz  T_2.23, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c927207e70_0, 0;
    %load/vec4 v000001c927207ab0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001c927207ab0_0, 0;
    %jmp T_2.24;
T_2.23 ;
    %load/vec4 v000001c927207e70_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001c927207e70_0, 0;
T_2.24 ;
T_2.21 ;
T_2.19 ;
T_2.16 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c9271b6030;
T_3 ;
    %wait E_000001c9271a0db0;
    %load/vec4 v000001c927208e20_0;
    %store/vec4 v000001c927156fc0_0, 0, 4;
    %callf/vec4 TD_digital_clock_tb.uut.bcd_to_7seg, S_000001c927156960;
    %store/vec4 v000001c92720a720_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001c927207dd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c927156fc0_0, 0, 4;
    %callf/vec4 TD_digital_clock_tb.uut.bcd_to_7seg, S_000001c927156960;
    %store/vec4 v000001c927209000_0, 0, 7;
    %load/vec4 v000001c9272084b0_0;
    %store/vec4 v000001c927156fc0_0, 0, 4;
    %callf/vec4 TD_digital_clock_tb.uut.bcd_to_7seg, S_000001c927156960;
    %store/vec4 v000001c927207d30_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001c927208690_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c927156fc0_0, 0, 4;
    %callf/vec4 TD_digital_clock_tb.uut.bcd_to_7seg, S_000001c927156960;
    %store/vec4 v000001c9272087d0_0, 0, 7;
    %load/vec4 v000001c927207e70_0;
    %store/vec4 v000001c927156fc0_0, 0, 4;
    %callf/vec4 TD_digital_clock_tb.uut.bcd_to_7seg, S_000001c927156960;
    %store/vec4 v000001c927207f10_0, 0, 7;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v000001c927207ab0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c927156fc0_0, 0, 4;
    %callf/vec4 TD_digital_clock_tb.uut.bcd_to_7seg, S_000001c927156960;
    %store/vec4 v000001c9272085f0_0, 0, 7;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c9271b5ea0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c927209c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c92720a900_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000001c9271b5ea0;
T_5 ;
    %delay 500, 0;
    %load/vec4 v000001c927209c80_0;
    %inv;
    %store/vec4 v000001c927209c80_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001c9271b5ea0;
T_6 ;
    %vpi_call 2 29 "$dumpfile", "clock.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c9271b5ea0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c92720a900_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c92720a900_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "digital_clock_tb.v";
    "digital_clock.v";
