---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/anonymous-namespace-r600targetmachine-cpp-/r600passconfig
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `R600PassConfig` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Declaration

<CodeBlock>class anonymous_namespace{R600TargetMachine.cpp}::R600PassConfig</CodeBlock>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/amdgpupassconfig">AMDGPUPassConfig</a></>}>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#ad44ef6a401c51e3887aaa689899a85cc">R600PassConfig</a> (TargetMachine &amp;TM, PassManagerBase &amp;PM)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0aac30bcdbc669ba554c435915c8ad52">addInstSelector</a> () override</>}>
addInstSelector - This method should install an instruction selector pass, which converts from LLVM code to machine instructions. <a href="#a0aac30bcdbc669ba554c435915c8ad52">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a1211719d9c58b8de273dfa79359b1141">addPreEmitPass</a> () override</>}>
This pass may be implemented by targets that want to run passes immediately before machine code is emitted. <a href="#a1211719d9c58b8de273dfa79359b1141">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#acab6a8ddc61e46277bc9eb85b2cc9d7d">addPreISel</a> () override</>}>
Methods with trivial inline returns are convenient points in the common codegen pass pipeline where targets may insert passes. <a href="#acab6a8ddc61e46277bc9eb85b2cc9d7d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aaa16b953b2c9432f01ab414b1d0e29d9">addPreRegAlloc</a> () override</>}>
This method may be implemented by targets that want to run passes immediately before register allocation. <a href="#aaa16b953b2c9432f01ab414b1d0e29d9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a08b11a2b3dfa054c54c0a95d520dae3a">addPreSched2</a> () override</>}>
This method may be implemented by targets that want to run passes after prolog-epilog insertion and before the second instruction scheduling pass. <a href="#a08b11a2b3dfa054c54c0a95d520dae3a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/scheduledaginstrs">ScheduleDAGInstrs</a> &#42;</>}
  name={<><a href="#a0a31ec1b5f486c6787279a78d2cfc4be">createMachineScheduler</a> (MachineSchedContext &#42;C) const override</>}>
Create an instance of ScheduleDAGInstrs to be run within the standard MachineScheduler pass for this function and target at the current optimization level. <a href="#a0a31ec1b5f486c6787279a78d2cfc4be">More...</a>
</MembersIndexItem>

</MembersIndex>


Definition at line 94 of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600targetmachine-cpp">R600TargetMachine.cpp</a>.

<SectionDefinition>

## Public Constructors

### R600PassConfig() {#ad44ef6a401c51e3887aaa689899a85cc}

<MemberDefinition
  prototype={<>anonymous&#95;namespace&#123;R600TargetMachine.cpp&#125;::R600PassConfig::R600PassConfig (<a href="/docs/api/classes/llvm/targetmachine">TargetMachine</a> &amp; TM, <a href="/docs/api/classes/llvm/legacy/passmanagerbase">PassManagerBase</a> &amp; PM)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600targetmachine-cpp/#l00096">96</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600targetmachine-cpp">R600TargetMachine.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### addInstSelector() {#a0aac30bcdbc669ba554c435915c8ad52}

<MemberDefinition
  prototype="bool R600PassConfig::addInstSelector ()"
  labels = {["virtual"]}>
addInstSelector - This method should install an instruction selector pass, which converts from LLVM code to machine instructions.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600targetmachine-cpp/#l00105">105</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600targetmachine-cpp">R600TargetMachine.cpp</a>.
</MemberDefinition>

### addPreEmitPass() {#a1211719d9c58b8de273dfa79359b1141}

<MemberDefinition
  prototype="void R600PassConfig::addPreEmitPass ()"
  labels = {["virtual"]}>
This pass may be implemented by targets that want to run passes immediately before machine code is emitted.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600targetmachine-cpp/#l00108">108</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600targetmachine-cpp">R600TargetMachine.cpp</a>.
</MemberDefinition>

### addPreISel() {#acab6a8ddc61e46277bc9eb85b2cc9d7d}

<MemberDefinition
  prototype="bool R600PassConfig::addPreISel ()"
  labels = {["virtual"]}>
Methods with trivial inline returns are convenient points in the common codegen pass pipeline where targets may insert passes.

Methods with out-of-line standard implementations are major CodeGen stages called by addMachinePasses. Some targets may override major stages when inserting passes is insufficient, but maintaining overriden stages is more work. addPreISelPasses - This method should add any &quot;last minute&quot; LLVM-&gt;LLVM passes (which are run just before instruction selector).

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600targetmachine-cpp/#l00104">104</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600targetmachine-cpp">R600TargetMachine.cpp</a>.
</MemberDefinition>

### addPreRegAlloc() {#aaa16b953b2c9432f01ab414b1d0e29d9}

<MemberDefinition
  prototype="void R600PassConfig::addPreRegAlloc ()"
  labels = {["virtual"]}>
This method may be implemented by targets that want to run passes immediately before register allocation.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600targetmachine-cpp/#l00106">106</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600targetmachine-cpp">R600TargetMachine.cpp</a>.
</MemberDefinition>

### addPreSched2() {#a08b11a2b3dfa054c54c0a95d520dae3a}

<MemberDefinition
  prototype="void R600PassConfig::addPreSched2 ()"
  labels = {["virtual"]}>
This method may be implemented by targets that want to run passes after prolog-epilog insertion and before the second instruction scheduling pass.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600targetmachine-cpp/#l00107">107</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600targetmachine-cpp">R600TargetMachine.cpp</a>.
</MemberDefinition>

### createMachineScheduler() {#a0a31ec1b5f486c6787279a78d2cfc4be}

<MemberDefinition
  prototype={<>ScheduleDAGInstrs &#42; anonymous&#95;namespace&#123;R600TargetMachine.cpp&#125;::R600PassConfig::createMachineScheduler (<a href="/docs/api/structs/llvm/machineschedcontext">MachineSchedContext</a> &#42; C) const</>}
  labels = {["inline", "virtual"]}>
Create an instance of ScheduleDAGInstrs to be run within the standard MachineScheduler pass for this function and target at the current optimization level.

This can also be used to plug a new MachineSchedStrategy into an instance of the standard ScheduleDAGMI: return new ScheduleDAGMI(C, std::make&#95;unique&lt;MyStrategy&gt;(C), /&#42;RemoveKillFlags=&#42;‚Äç/false)

Return NULL to select the default (generic) machine scheduler.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600targetmachine-cpp/#l00100">100</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600targetmachine-cpp">R600TargetMachine.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following file:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600targetmachine-cpp">R600TargetMachine.cpp</a></li>
</ul>

</DoxygenPage>
