[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PortByName/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/PortByName/dut.sv:1:1: No timescale set for "top".
[WRN:PA0205] ${SURELOG_DIR}/tests/PortByName/dut.sv:12:1: No timescale set for "ibex_id_stage".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PortByName/dut.sv:12:1: Compile module "work@ibex_id_stage".
[INF:CP0303] ${SURELOG_DIR}/tests/PortByName/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayNet                                               5
ArrayTypespec                                          9
Constant                                              17
ContAssign                                             1
Design                                                 1
Identifier                                             2
LogicNet                                               2
LogicTypespec                                         10
Module                                                 2
ModuleTypespec                                         2
Operation                                              9
Port                                                   6
Range                                                 13
RefModule                                              1
RefObj                                                 5
RefTypespec                                           19
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PortByName/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PortByName/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@ibex_id_stage)
    |vpiParent:
    \_Module: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiName:work@ibex_id_stage
  |vpiTypedef:
  \_LogicTypespec: , line:13:12, endln:13:17
    |vpiParent:
    \_Module: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
  |vpiTypedef:
  \_ArrayTypespec: , line:14:12, endln:14:48
    |vpiParent:
    \_Module: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:14:45, endln:14:48
      |vpiParent:
      \_ArrayTypespec: , line:14:12, endln:14:48
      |vpiRightRange:
      \_Operation: , line:14:46, endln:14:47
        |vpiParent:
        \_Range: , line:14:45, endln:14:48
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:14:46, endln:14:47
          |vpiParent:
          \_Operation: , line:14:46, endln:14:47
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@ibex_id_stage), line:14:12, endln:14:17
      |vpiParent:
      \_ArrayTypespec: , line:14:12, endln:14:48
      |vpiFullName:work@ibex_id_stage
      |vpiActual:
      \_LogicTypespec: , line:13:12, endln:13:17
  |vpiTypedef:
  \_ArrayTypespec: , line:15:12, endln:15:47
    |vpiParent:
    \_Module: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:15:44, endln:15:47
      |vpiParent:
      \_ArrayTypespec: , line:15:12, endln:15:47
      |vpiRightRange:
      \_Operation: , line:15:45, endln:15:46
        |vpiParent:
        \_Range: , line:15:44, endln:15:47
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:15:45, endln:15:46
          |vpiParent:
          \_Operation: , line:15:45, endln:15:46
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@ibex_id_stage), line:15:12, endln:15:17
      |vpiParent:
      \_ArrayTypespec: , line:15:12, endln:15:47
      |vpiFullName:work@ibex_id_stage
      |vpiActual:
      \_LogicTypespec: , line:13:12, endln:13:17
  |vpiTypedef:
  \_LogicTypespec: , line:17:3, endln:17:8
    |vpiParent:
    \_Module: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiRange:
    \_Range: , line:17:9, endln:17:15
      |vpiParent:
      \_LogicTypespec: , line:17:3, endln:17:8
      |vpiLeftRange:
      \_Constant: , line:17:10, endln:17:12
        |vpiParent:
        \_Range: , line:17:9, endln:17:15
        |vpiDecompile:33
        |vpiSize:64
        |UINT:33
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:17:13, endln:17:14
        |vpiParent:
        \_Range: , line:17:9, endln:17:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_ArrayTypespec: , line:17:3, endln:17:25
    |vpiParent:
    \_Module: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:17:22, endln:17:25
      |vpiParent:
      \_ArrayTypespec: , line:17:3, endln:17:25
      |vpiRightRange:
      \_Operation: , line:17:23, endln:17:24
        |vpiParent:
        \_Range: , line:17:22, endln:17:25
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:17:23, endln:17:24
          |vpiParent:
          \_Operation: , line:17:23, endln:17:24
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@ibex_id_stage), line:17:3, endln:17:15
      |vpiParent:
      \_ArrayTypespec: , line:17:3, endln:17:25
      |vpiFullName:work@ibex_id_stage
      |vpiActual:
      \_LogicTypespec: , line:17:3, endln:17:8
  |vpiTypedef:
  \_ArrayTypespec: , line:14:45, endln:14:48
    |vpiParent:
    \_Module: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:14:45, endln:14:48
      |vpiParent:
      \_ArrayTypespec: , line:14:45, endln:14:48
      |vpiRightRange:
      \_Operation: , line:14:46, endln:14:47
        |vpiParent:
        \_Range: , line:14:45, endln:14:48
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:14:46, endln:14:47
          |vpiParent:
          \_Operation: , line:14:46, endln:14:47
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@ibex_id_stage), line:14:12, endln:14:24
      |vpiParent:
      \_ArrayTypespec: , line:14:45, endln:14:48
      |vpiFullName:work@ibex_id_stage
      |vpiActual:
      \_ArrayTypespec: , line:14:12, endln:14:48
  |vpiTypedef:
  \_ArrayTypespec: , line:15:44, endln:15:47
    |vpiParent:
    \_Module: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:15:44, endln:15:47
      |vpiParent:
      \_ArrayTypespec: , line:15:44, endln:15:47
      |vpiRightRange:
      \_Operation: , line:15:45, endln:15:46
        |vpiParent:
        \_Range: , line:15:44, endln:15:47
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:15:45, endln:15:46
          |vpiParent:
          \_Operation: , line:15:45, endln:15:46
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@ibex_id_stage), line:15:12, endln:15:24
      |vpiParent:
      \_ArrayTypespec: , line:15:44, endln:15:47
      |vpiFullName:work@ibex_id_stage
      |vpiActual:
      \_ArrayTypespec: , line:15:12, endln:15:47
  |vpiImportTypespec:
  \_LogicTypespec: , line:13:12, endln:13:17
  |vpiImportTypespec:
  \_LogicNet: (work@ibex_id_stage.first), line:13:39, endln:13:44
    |vpiParent:
    \_Module: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiTypespec:
    \_RefTypespec: (work@ibex_id_stage.first), line:13:12, endln:13:17
      |vpiParent:
      \_LogicNet: (work@ibex_id_stage.first), line:13:39, endln:13:44
      |vpiFullName:work@ibex_id_stage.first
      |vpiActual:
      \_LogicTypespec: , line:13:12, endln:13:17
    |vpiName:first
    |vpiFullName:work@ibex_id_stage.first
    |vpiNetType:36
  |vpiImportTypespec:
  \_ArrayTypespec: , line:14:12, endln:14:48
  |vpiImportTypespec:
  \_ArrayNet: (work@ibex_id_stage.second), line:14:39, endln:14:45
    |vpiParent:
    \_Module: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiTypespec:
    \_RefTypespec: (work@ibex_id_stage.second), line:14:12, endln:14:17
      |vpiParent:
      \_ArrayNet: (work@ibex_id_stage.second), line:14:39, endln:14:45
      |vpiFullName:work@ibex_id_stage.second
      |vpiActual:
      \_ArrayTypespec: , line:14:12, endln:14:48
    |vpiName:second
    |vpiFullName:work@ibex_id_stage.second
    |vpiNetType:36
  |vpiImportTypespec:
  \_ArrayTypespec: , line:15:12, endln:15:47
  |vpiImportTypespec:
  \_ArrayNet: (work@ibex_id_stage.third), line:15:39, endln:15:44
    |vpiParent:
    \_Module: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiTypespec:
    \_RefTypespec: (work@ibex_id_stage.third), line:15:12, endln:15:17
      |vpiParent:
      \_ArrayNet: (work@ibex_id_stage.third), line:15:39, endln:15:44
      |vpiFullName:work@ibex_id_stage.third
      |vpiActual:
      \_ArrayTypespec: , line:15:12, endln:15:47
    |vpiName:third
    |vpiFullName:work@ibex_id_stage.third
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:17:3, endln:17:8
  |vpiImportTypespec:
  \_ArrayTypespec: , line:17:3, endln:17:25
  |vpiImportTypespec:
  \_ArrayNet: (work@ibex_id_stage.fourth), line:17:16, endln:17:22
    |vpiParent:
    \_Module: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiTypespec:
    \_RefTypespec: (work@ibex_id_stage.fourth), line:17:3, endln:17:15
      |vpiParent:
      \_ArrayNet: (work@ibex_id_stage.fourth), line:17:16, endln:17:22
      |vpiFullName:work@ibex_id_stage.fourth
      |vpiActual:
      \_ArrayTypespec: , line:17:3, endln:17:25
    |vpiName:fourth
    |vpiFullName:work@ibex_id_stage.fourth
    |vpiNetType:36
  |vpiImportTypespec:
  \_ArrayTypespec: , line:14:45, endln:14:48
  |vpiImportTypespec:
  \_ArrayTypespec: , line:15:44, endln:15:47
  |vpiDefName:work@ibex_id_stage
  |vpiNet:
  \_LogicNet: (work@ibex_id_stage.first), line:13:39, endln:13:44
  |vpiArrayNet:
  \_ArrayNet: (work@ibex_id_stage.second), line:14:39, endln:14:45
  |vpiArrayNet:
  \_ArrayNet: (work@ibex_id_stage.third), line:15:39, endln:15:44
  |vpiArrayNet:
  \_ArrayNet: (work@ibex_id_stage.fourth), line:17:16, endln:17:22
  |vpiPort:
  \_Port: (first), line:13:39, endln:13:44
    |vpiParent:
    \_Module: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiName:first
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@ibex_id_stage.first), line:13:12, endln:13:17
      |vpiParent:
      \_Port: (first), line:13:39, endln:13:44
      |vpiFullName:work@ibex_id_stage.first
      |vpiActual:
      \_LogicTypespec: , line:13:12, endln:13:17
  |vpiPort:
  \_Port: (second), line:14:39, endln:14:45
    |vpiParent:
    \_Module: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiName:second
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@ibex_id_stage.second), line:14:12, endln:14:17
      |vpiParent:
      \_Port: (second), line:14:39, endln:14:45
      |vpiFullName:work@ibex_id_stage.second
      |vpiActual:
      \_ArrayTypespec: , line:14:45, endln:14:48
  |vpiPort:
  \_Port: (third), line:15:39, endln:15:44
    |vpiParent:
    \_Module: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiName:third
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@ibex_id_stage.third), line:15:12, endln:15:17
      |vpiParent:
      \_Port: (third), line:15:39, endln:15:44
      |vpiFullName:work@ibex_id_stage.third
      |vpiActual:
      \_ArrayTypespec: , line:15:44, endln:15:47
  |vpiContAssign:
  \_ContAssign: , line:18:10, endln:18:24
    |vpiParent:
    \_Module: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiRhs:
    \_RefObj: (work@ibex_id_stage.fourth), line:18:18, endln:18:24
      |vpiParent:
      \_ContAssign: , line:18:10, endln:18:24
      |vpiName:fourth
      |vpiFullName:work@ibex_id_stage.fourth
      |vpiActual:
      \_ArrayNet: (work@ibex_id_stage.fourth), line:17:16, endln:17:22
    |vpiLhs:
    \_RefObj: (work@ibex_id_stage.third), line:18:10, endln:18:15
      |vpiParent:
      \_ContAssign: , line:18:10, endln:18:24
      |vpiName:third
      |vpiFullName:work@ibex_id_stage.third
      |vpiActual:
      \_ArrayNet: (work@ibex_id_stage.third), line:15:39, endln:15:44
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:1:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:1:1, endln:11:10
    |vpiName:work@top
  |vpiTypedef:
  \_ModuleTypespec: (ibex_id_stage)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:ibex_id_stage
    |vpiModule:
    \_Module: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
  |vpiTypedef:
  \_LogicTypespec: , line:2:3, endln:2:8
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:1:1, endln:11:10
    |vpiRange:
    \_Range: , line:2:9, endln:2:15
      |vpiParent:
      \_LogicTypespec: , line:2:3, endln:2:8
      |vpiLeftRange:
      \_Constant: , line:2:10, endln:2:12
        |vpiParent:
        \_Range: , line:2:9, endln:2:15
        |vpiDecompile:33
        |vpiSize:64
        |UINT:33
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:13, endln:2:14
        |vpiParent:
        \_Range: , line:2:9, endln:2:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_ArrayTypespec: , line:2:3, endln:2:29
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:1:1, endln:11:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:2:26, endln:2:29
      |vpiParent:
      \_ArrayTypespec: , line:2:3, endln:2:29
      |vpiRightRange:
      \_Operation: , line:2:27, endln:2:28
        |vpiParent:
        \_Range: , line:2:26, endln:2:29
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:2:27, endln:2:28
          |vpiParent:
          \_Operation: , line:2:27, endln:2:28
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@top), line:2:3, endln:2:15
      |vpiParent:
      \_ArrayTypespec: , line:2:3, endln:2:29
      |vpiFullName:work@top
      |vpiActual:
      \_LogicTypespec: , line:2:3, endln:2:8
  |vpiTypedef:
  \_LogicTypespec: , line:3:3, endln:3:8
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:1:1, endln:11:10
    |vpiRange:
    \_Range: , line:3:9, endln:3:15
      |vpiParent:
      \_LogicTypespec: , line:3:3, endln:3:8
      |vpiLeftRange:
      \_Constant: , line:3:10, endln:3:12
        |vpiParent:
        \_Range: , line:3:9, endln:3:15
        |vpiDecompile:33
        |vpiSize:64
        |UINT:33
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:13, endln:3:14
        |vpiParent:
        \_Range: , line:3:9, endln:3:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_ArrayTypespec: , line:3:3, endln:3:28
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:1:1, endln:11:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:3:25, endln:3:28
      |vpiParent:
      \_ArrayTypespec: , line:3:3, endln:3:28
      |vpiRightRange:
      \_Operation: , line:3:26, endln:3:27
        |vpiParent:
        \_Range: , line:3:25, endln:3:28
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:3:26, endln:3:27
          |vpiParent:
          \_Operation: , line:3:26, endln:3:27
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@top), line:3:3, endln:3:15
      |vpiParent:
      \_ArrayTypespec: , line:3:3, endln:3:28
      |vpiFullName:work@top
      |vpiActual:
      \_LogicTypespec: , line:3:3, endln:3:8
  |vpiTypedef:
  \_LogicTypespec: , line:4:3, endln:4:8
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:1:1, endln:11:10
    |vpiRange:
    \_Range: , line:4:9, endln:4:14
      |vpiParent:
      \_LogicTypespec: , line:4:3, endln:4:8
      |vpiLeftRange:
      \_Constant: , line:4:10, endln:4:11
        |vpiParent:
        \_Range: , line:4:9, endln:4:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:12, endln:4:13
        |vpiParent:
        \_Range: , line:4:9, endln:4:14
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:3, endln:2:8
  |vpiImportTypespec:
  \_ArrayTypespec: , line:2:3, endln:2:29
  |vpiImportTypespec:
  \_ArrayNet: (work@top.top_second), line:2:16, endln:2:26
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@top.top_second), line:2:3, endln:2:15
      |vpiParent:
      \_ArrayNet: (work@top.top_second), line:2:16, endln:2:26
      |vpiFullName:work@top.top_second
      |vpiActual:
      \_ArrayTypespec: , line:2:3, endln:2:29
    |vpiName:top_second
    |vpiFullName:work@top.top_second
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:3, endln:3:8
  |vpiImportTypespec:
  \_ArrayTypespec: , line:3:3, endln:3:28
  |vpiImportTypespec:
  \_ArrayNet: (work@top.top_third), line:3:16, endln:3:25
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@top.top_third), line:3:3, endln:3:15
      |vpiParent:
      \_ArrayNet: (work@top.top_third), line:3:16, endln:3:25
      |vpiFullName:work@top.top_third
      |vpiActual:
      \_ArrayTypespec: , line:3:3, endln:3:28
    |vpiName:top_third
    |vpiFullName:work@top.top_third
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:3, endln:4:8
  |vpiImportTypespec:
  \_LogicNet: (work@top.top_first), line:4:16, endln:4:25
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@top.top_first), line:4:3, endln:4:14
      |vpiParent:
      \_LogicNet: (work@top.top_first), line:4:16, endln:4:25
      |vpiFullName:work@top.top_first
      |vpiActual:
      \_LogicTypespec: , line:4:3, endln:4:8
    |vpiName:top_first
    |vpiFullName:work@top.top_first
    |vpiNetType:36
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.top_first), line:4:16, endln:4:25
  |vpiArrayNet:
  \_ArrayNet: (work@top.top_second), line:2:16, endln:2:26
  |vpiArrayNet:
  \_ArrayNet: (work@top.top_third), line:3:16, endln:3:25
  |vpiRefModule:
  \_RefModule: work@ibex_id_stage (id_stage_i), line:5:3, endln:5:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:1:1, endln:11:10
    |vpiName:id_stage_i
    |vpiDefName:work@ibex_id_stage
    |vpiActual:
    \_Module: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiPort:
    \_Port: (third), line:6:8, endln:6:13
      |vpiParent:
      \_RefModule: work@ibex_id_stage (id_stage_i), line:5:3, endln:5:16
      |vpiName:third
      |vpiHighConn:
      \_RefObj: (work@top.id_stage_i.third.top_third), line:6:29, endln:6:38
        |vpiParent:
        \_Port: (third), line:6:8, endln:6:13
        |vpiName:top_third
        |vpiFullName:work@top.id_stage_i.third.top_third
        |vpiActual:
        \_ArrayNet: (work@top.top_third), line:3:16, endln:3:25
    |vpiPort:
    \_Port: (first), line:7:8, endln:7:13
      |vpiParent:
      \_RefModule: work@ibex_id_stage (id_stage_i), line:5:3, endln:5:16
      |vpiName:first
      |vpiHighConn:
      \_RefObj: (work@top.id_stage_i.first.top_first), line:7:29, endln:7:38
        |vpiParent:
        \_Port: (first), line:7:8, endln:7:13
        |vpiName:top_first
        |vpiFullName:work@top.id_stage_i.first.top_first
        |vpiActual:
        \_LogicNet: (work@top.top_first), line:4:16, endln:4:25
    |vpiPort:
    \_Port: (second), line:8:8, endln:8:14
      |vpiParent:
      \_RefModule: work@ibex_id_stage (id_stage_i), line:5:3, endln:5:16
      |vpiName:second
      |vpiHighConn:
      \_RefObj: (work@top.id_stage_i.second.top_second), line:8:29, endln:8:39
        |vpiParent:
        \_Port: (second), line:8:8, endln:8:14
        |vpiName:top_second
        |vpiFullName:work@top.id_stage_i.second.top_second
        |vpiActual:
        \_ArrayNet: (work@top.top_second), line:2:16, endln:2:26
|vpiTypedef:
\_ModuleTypespec: (ibex_id_stage)
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:1:1, endln:11:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
