# Verilog
Verilog assignments from TCES 330, Digital Systems Design
Developed with Quartus II Web Edition 15.0 for the Altera DE2-115 
Assignment requirements are included in their respective assignment folders

Assignment Summaries:
  Assignment 1:
    Part 1:
    
