# CMAKE generated file: DO NOT EDIT!
# Generated by "Unix Makefiles" Generator, CMake Version 3.24

# compile C with G:/Aplikasi/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/bin/arm-none-eabi-gcc.exe
C_DEFINES = 

C_INCLUDES = -IG:/FPGA/try_and_error/Zybo-logic-gate-demo/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include -isystem G:/FPGA/try_and_error/Zybo-logic-gate-demo/platform/zynq_fsbl/zynq_fsbl_bsp/include -isystem G:/Aplikasi/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem G:/Aplikasi/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem G:/Aplikasi/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/aarch32-xilinx-eabi/usr/include

C_FLAGS =  -O2 -DSDT -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -MMD -MP -specs=G:/FPGA/try_and_error/Zybo-logic-gate-demo/platform/zynq_fsbl/zynq_fsbl_bsp/Xilinx.spec -IG:/FPGA/try_and_error/Zybo-logic-gate-demo/platform/zynq_fsbl/zynq_fsbl_bsp/include   -c  -g -Wall -Wextra -fno-tree-loop-distribute-patterns

