# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do MIPS_32bit_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/data_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:58 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 09:43:58 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/MIPS_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:58 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/MIPS_32bit.v 
# -- Compiling module MIPS_32bit
# 
# Top level modules:
# 	MIPS_32bit
# End time: 09:43:58 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:58 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_32bit.v 
# -- Compiling module ALU_32bit
# -- Compiling module ALU_1bit_MSB
# -- Compiling module ALU_1bit
# -- Compiling module adder_1bit
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	ALU_32bit
# End time: 09:43:58 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_Control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:58 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_Control.v 
# -- Compiling module ALU_Control
# 
# Top level modules:
# 	ALU_Control
# End time: 09:43:58 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/Control_Unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:59 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/Control_Unit.v 
# -- Compiling module Control_Unit
# 
# Top level modules:
# 	Control_Unit
# End time: 09:43:59 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/top_level.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:59 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/top_level.v 
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 09:43:59 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/Instruction_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:59 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/Instruction_memory.v 
# -- Compiling module Instruction_memory
# 
# Top level modules:
# 	Instruction_memory
# End time: 09:43:59 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/register_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:59 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/register_file.v 
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# End time: 09:43:59 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:59 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/test.v 
# -- Compiling module test
# -- Compiling module test_reg_file
# -- Compiling module test_inst_mem
# -- Compiling module test_ALU
# 
# Top level modules:
# 	test
# 	test_reg_file
# 	test_inst_mem
# 	test_ALU
# End time: 09:43:59 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  test
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" test 
# Start time: 09:43:59 on Oct 29,2020
# Loading work.test
# Loading work.top_level
# Loading work.MIPS_32bit
# Loading work.Instruction_memory
# Loading work.Control_Unit
# Loading work.register_file
# Loading work.ALU_Control
# Loading work.ALU_32bit
# Loading work.ALU_1bit
# Loading work.adder_1bit
# Loading work.mux_4x1
# Loading work.ALU_1bit_MSB
# Loading work.data_memory
# ** Warning: (vsim-3017) E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/test.v(25): [TFMPC] - Too few port connections. Expected 16, found 15.
#    Time: 0 ps  Iteration: 0  Instance: /test/i1 File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/top_level.v
# ** Warning: (vsim-3015) E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/test.v(25): [PCDPC] - Port size (1) does not match connection size (2) for port 'JR'. The port definition is at: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/top_level.v(21).
#    Time: 0 ps  Iteration: 0  Instance: /test/i1 File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/top_level.v
# ** Warning: (vsim-3015) E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/test.v(25): [PCDPC] - Port size (2) does not match connection size (32) for port 'ALUOp'. The port definition is at: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/top_level.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /test/i1 File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/top_level.v
# ** Warning: (vsim-3722) E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/test.v(25): [TFMPC] - Missing connection for port 'PC'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 <<Staring Simulation>>
#                    0, ALUControl = 0010
#                    0, PC = 0, PC_next = 1
#                    0, Read_Reg2 = x, Read_Data2 = x, registers[Read_Reg2] = x
#                  100, instruciton = 00100000000000010000000000000001
#                  100, In1 = 0, In2 = 0, ALU_Result = 0
#                  100, Read_Reg2 = 1, Read_Data2 = 0, registers[Read_Reg2] = 0
#                  100, ALUControl = 0010
#                  100, PC = 0, PC_next = 1
#                  150, In1 = 0, In2 = 1, ALU_Result = 1
#                  300, instruciton = 00100000000000010000000000000001
#                  301, PC = 1, PC_next = 2
#                  302, Read_Reg2 = 1, Read_Data2 = 1, registers[Read_Reg2] = 1
#                  302, Write: register[1] = 1
#                  500, instruciton = 00100000000000100000000000000010
#                  500, In1 = 0, In2 = 2, ALU_Result = 2
#                  500, Read_Reg2 = 2, Read_Data2 = 0, registers[Read_Reg2] = 0
#                  500, ALUControl = 0010
#                  501, PC = 2, PC_next = 3
#                  502, Read_Reg2 = 2, Read_Data2 = 2, registers[Read_Reg2] = 2
#                  502, Write: register[2] = 2
#                  700, instruciton = 00000000001000100001100000100000
#                  700, In1 = 1, In2 = 6176, ALU_Result = 6177
#                  700, In1 = 1, In2 = 2, ALU_Result = 3
#                  700, ALUControl = 0010
#                  701, PC = 3, PC_next = 4
#                  702, Read_Reg2 = 2, Read_Data2 = 2, registers[Read_Reg2] = 2
#                  702, Write: register[3] = 3
#                  900, instruciton = 00000000001000010010000000100000
#                  900, In1 = 1, In2 = 1, ALU_Result = 2
#                  900, Read_Reg2 = 1, Read_Data2 = 1, registers[Read_Reg2] = 1
#                  901, PC = 4, PC_next = 5
#                  902, Read_Reg2 = 1, Read_Data2 = 1, registers[Read_Reg2] = 1
#                  902, Write: register[4] = 2
#                 1100, instruciton = 00100000000010000000000000000011
#                 1100, In1 = 0, In2 = 0, ALU_Result = 0
#                 1100, In1 = 0, In2 = 3, ALU_Result = 0
#                 1100, In1 = 0, In2 = 3, ALU_Result = 3
#                 1100, Read_Reg2 = 8, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 1100, ALUControl = 0010
#                 1101, PC = 5, PC_next = 6
#                 1102, Read_Reg2 = 8, Read_Data2 = 3, registers[Read_Reg2] = 3
#                 1102, Write: register[8] = 3
#                 1300, instruciton = 00100000000011000000000000000011
#                 1300, Read_Reg2 = 12, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 1301, PC = 6, PC_next = 7
#                 1302, Read_Reg2 = 12, Read_Data2 = 3, registers[Read_Reg2] = 3
#                 1302, Write: register[12] = 3
#                 1500, instruciton = 10101100000000100000000000000000
#                 1500, In1 = 0, In2 = 0, ALU_Result = 0
#                 1500, Read_Reg2 = 2, Read_Data2 = 2, registers[Read_Reg2] = 2
#                 1500, ALUControl = 0010
#                 1501, PC = 7, PC_next = 8
#                 1700, instruciton = 10101100001000100000000000000000
#                 1700, In1 = 1, In2 = 0, ALU_Result = 1
#                 1701, PC = 8, PC_next = 9
#                 1900, instruciton = 10101100000000110000000000000011
#                 1900, In1 = 0, In2 = 3, ALU_Result = 3
#                 1900, Read_Reg2 = 3, Read_Data2 = 3, registers[Read_Reg2] = 3
#                 1900, ALUControl = 0010
#                 1901, PC = 9, PC_next = 10
#                 2100, instruciton = 10001100000001100000000000000011
#                 2100, Read_Reg2 = 6, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 2101, PC = 10, PC_next = 11
#                 2102, Read_Reg2 = 6, Read_Data2 = 3, registers[Read_Reg2] = 3
#                 2102, Write: register[6] = 3
#                 2300, instruciton = 00000000011000100010100000100010
#                 2300, In1 = 3, In2 = 10274, ALU_Result = 10277
#                 2300, In1 = 3, In2 = 2, ALU_Result = 5
#                 2300, In1 = 3, In2 = 2, ALU_Result = 1
#                 2300, Read_Reg2 = 2, Read_Data2 = 2, registers[Read_Reg2] = 2
#                 2300, ALUControl = 0110
#                 2301, PC = 11, PC_next = 12
#                 2302, Read_Reg2 = 2, Read_Data2 = 2, registers[Read_Reg2] = 2
#                 2302, Write: register[5] = 1
#                 2500, instruciton = 00100000000000010000000000001111
#                 2500, In1 = 0, In2 = 1, ALU_Result = 4294967295
#                 2500, In1 = 0, In2 = 15, ALU_Result = 0
#                 2500, In1 = 0, In2 = 15, ALU_Result = 15
#                 2500, Read_Reg2 = 1, Read_Data2 = 1, registers[Read_Reg2] = 1
#                 2500, ALUControl = 0010
#                 2501, PC = 12, PC_next = 13
#                 2502, Read_Reg2 = 1, Read_Data2 = 15, registers[Read_Reg2] = 15
#                 2502, Write: register[1] = 15
#                 2700, instruciton = 00010000000000000000000000000001
#                 2700, In1 = 0, In2 = 1, ALU_Result = 1
#                 2700, In1 = 0, In2 = 0, ALU_Result = 0
#                 2700, Read_Reg2 = 0, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 2700, ALUControl = 0110
#                 2701, PC = 14, PC_next = 15
#                 2900, instruciton = 00100000000000010000000000000111
#                 2900, In1 = 0, In2 = 15, ALU_Result = 4294967281
#                 2900, In1 = 0, In2 = 7, ALU_Result = 4294967289
#                 2900, In1 = 0, In2 = 7, ALU_Result = 7
#                 2900, Read_Reg2 = 1, Read_Data2 = 15, registers[Read_Reg2] = 15
#                 2900, ALUControl = 0010
#                 2901, PC = 15, PC_next = 16
#                 2902, Read_Reg2 = 1, Read_Data2 = 7, registers[Read_Reg2] = 7
#                 2902, Write: register[1] = 7
#                 3100, instruciton = 00001000000000000000000000001101
#                 3100, In1 = 0, In2 = 13, ALU_Result = 13
#                 3100, In1 = 0, In2 = 0, ALU_Result = 0
#                 3100, Read_Reg2 = 0, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 3100, ALUControl = 0010
#                 3101, PC = 13, PC_next = 14
#                 3300, instruciton = 10101100000000010000000000000010
#                 3300, In1 = 0, In2 = 7, ALU_Result = 7
#                 3300, In1 = 0, In2 = 2, ALU_Result = 2
#                 3300, Read_Reg2 = 1, Read_Data2 = 7, registers[Read_Reg2] = 7
#                 3300, ALUControl = 0010
#                 3301, PC = 14, PC_next = 15
#                 3500, instruciton = 00100000000000010000000000000111
#                 3500, In1 = 0, In2 = 7, ALU_Result = 7
#                 3500, ALUControl = 0010
#                 3501, PC = 15, PC_next = 16
#                 3502, Write: register[1] = 7
#                 3700, instruciton = 00001000000000000000000000001101
#                 3700, In1 = 0, In2 = 13, ALU_Result = 13
#                 3700, In1 = 0, In2 = 0, ALU_Result = 0
#                 3700, Read_Reg2 = 0, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 3700, ALUControl = 0010
#                 3701, PC = 13, PC_next = 14
#                 3900, instruciton = 10101100000000010000000000000010
#                 3900, In1 = 0, In2 = 7, ALU_Result = 7
#                 3900, In1 = 0, In2 = 2, ALU_Result = 2
#                 3900, Read_Reg2 = 1, Read_Data2 = 7, registers[Read_Reg2] = 7
#                 3900, ALUControl = 0010
#                 3901, PC = 14, PC_next = 15
#                 4100, instruciton = 00100000000000010000000000000111
#                 4100, In1 = 0, In2 = 7, ALU_Result = 7
#                 4100, ALUControl = 0010
#                 4101, PC = 15, PC_next = 16
#                 4102, Write: register[1] = 7
#                 4300, instruciton = 00001000000000000000000000001101
#                 4300, In1 = 0, In2 = 13, ALU_Result = 13
#                 4300, In1 = 0, In2 = 0, ALU_Result = 0
#                 4300, Read_Reg2 = 0, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 4300, ALUControl = 0010
#                 4301, PC = 13, PC_next = 14
#                 4500, instruciton = 10101100000000010000000000000010
#                 4500, In1 = 0, In2 = 7, ALU_Result = 7
#                 4500, In1 = 0, In2 = 2, ALU_Result = 2
#                 4500, Read_Reg2 = 1, Read_Data2 = 7, registers[Read_Reg2] = 7
#                 4500, ALUControl = 0010
#                 4501, PC = 14, PC_next = 15
#                 4700, instruciton = 00100000000000010000000000000111
#                 4700, In1 = 0, In2 = 7, ALU_Result = 7
#                 4700, ALUControl = 0010
#                 4701, PC = 15, PC_next = 16
#                 4702, Write: register[1] = 7
#                 4900, instruciton = 00001000000000000000000000001101
#                 4900, In1 = 0, In2 = 13, ALU_Result = 13
#                 4900, In1 = 0, In2 = 0, ALU_Result = 0
#                 4900, Read_Reg2 = 0, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 4900, ALUControl = 0010
#                 4901, PC = 13, PC_next = 14
#                 5100, instruciton = 10101100000000010000000000000010
#                 5100, In1 = 0, In2 = 7, ALU_Result = 7
#                 5100, In1 = 0, In2 = 2, ALU_Result = 2
#                 5100, Read_Reg2 = 1, Read_Data2 = 7, registers[Read_Reg2] = 7
#                 5100, ALUControl = 0010
#                 5101, PC = 14, PC_next = 15
#                 5300, instruciton = 00100000000000010000000000000111
#                 5300, In1 = 0, In2 = 7, ALU_Result = 7
#                 5300, ALUControl = 0010
#                 5301, PC = 15, PC_next = 16
#                 5302, Write: register[1] = 7
#                 5500, instruciton = 00001000000000000000000000001101
#                 5500, In1 = 0, In2 = 13, ALU_Result = 13
#                 5500, In1 = 0, In2 = 0, ALU_Result = 0
#                 5500, Read_Reg2 = 0, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 5500, ALUControl = 0010
#                 5501, PC = 13, PC_next = 14
#                 5700, instruciton = 10101100000000010000000000000010
#                 5700, In1 = 0, In2 = 7, ALU_Result = 7
#                 5700, In1 = 0, In2 = 2, ALU_Result = 2
#                 5700, Read_Reg2 = 1, Read_Data2 = 7, registers[Read_Reg2] = 7
#                 5700, ALUControl = 0010
#                 5701, PC = 14, PC_next = 15
#                 5900, instruciton = 00100000000000010000000000000111
#                 5900, In1 = 0, In2 = 7, ALU_Result = 7
#                 5900, ALUControl = 0010
#                 5901, PC = 15, PC_next = 16
#                 5902, Write: register[1] = 7
#                 6100, instruciton = 00001000000000000000000000001101
#                 6100, In1 = 0, In2 = 13, ALU_Result = 13
#                 6100, In1 = 0, In2 = 0, ALU_Result = 0
#                 6100, Read_Reg2 = 0, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 6100, ALUControl = 0010
#                 6101, PC = 13, PC_next = 14
#                 6200 <<Simulation Complete>>
# ** Note: $stop    : E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/test.v(46)
#    Time: 6200 ns  Iteration: 0  Instance: /test
# Break in Module test at E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/test.v line 46
do MIPS_32bit_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/data_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:22 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 09:45:22 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/MIPS_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:22 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/MIPS_32bit.v 
# -- Compiling module MIPS_32bit
# 
# Top level modules:
# 	MIPS_32bit
# End time: 09:45:22 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:22 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_32bit.v 
# -- Compiling module ALU_32bit
# -- Compiling module ALU_1bit_MSB
# -- Compiling module ALU_1bit
# -- Compiling module adder_1bit
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	ALU_32bit
# End time: 09:45:22 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_Control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:22 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_Control.v 
# -- Compiling module ALU_Control
# 
# Top level modules:
# 	ALU_Control
# End time: 09:45:22 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/Control_Unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:22 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/Control_Unit.v 
# -- Compiling module Control_Unit
# 
# Top level modules:
# 	Control_Unit
# End time: 09:45:23 on Oct 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/top_level.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:23 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/top_level.v 
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 09:45:23 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/Instruction_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:23 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/Instruction_memory.v 
# -- Compiling module Instruction_memory
# 
# Top level modules:
# 	Instruction_memory
# End time: 09:45:23 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/register_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:23 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/register_file.v 
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# End time: 09:45:23 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:23 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/test.v 
# -- Compiling module test
# -- Compiling module test_reg_file
# -- Compiling module test_inst_mem
# -- Compiling module test_ALU
# 
# Top level modules:
# 	test
# 	test_reg_file
# 	test_inst_mem
# 	test_ALU
# End time: 09:45:23 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  test
# End time: 09:45:28 on Oct 29,2020, Elapsed time: 0:01:29
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" test 
# Start time: 09:45:28 on Oct 29,2020
# Loading work.test
# Loading work.top_level
# Loading work.MIPS_32bit
# Loading work.Instruction_memory
# Loading work.Control_Unit
# Loading work.register_file
# Loading work.ALU_Control
# Loading work.ALU_32bit
# Loading work.ALU_1bit
# Loading work.adder_1bit
# Loading work.mux_4x1
# Loading work.ALU_1bit_MSB
# Loading work.data_memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 <<Staring Simulation>>
#                    0, ALUControl = 0010
#                    0, PC = 0, PC_next = 1
#                    0, Read_Reg2 = x, Read_Data2 = x, registers[Read_Reg2] = x
#                  100, instruciton = 00100000000000010000000000000001
#                  100, In1 = 0, In2 = 0, ALU_Result = 0
#                  100, Read_Reg2 = 1, Read_Data2 = 0, registers[Read_Reg2] = 0
#                  100, ALUControl = 0010
#                  100, PC = 0, PC_next = 1
#                  150, In1 = 0, In2 = 1, ALU_Result = 1
#                  300, instruciton = 00100000000000010000000000000001
#                  301, PC = 1, PC_next = 2
#                  302, Read_Reg2 = 1, Read_Data2 = 1, registers[Read_Reg2] = 1
#                  302, Write: register[1] = 1
#                  500, instruciton = 00100000000000100000000000000010
#                  500, In1 = 0, In2 = 2, ALU_Result = 2
#                  500, Read_Reg2 = 2, Read_Data2 = 0, registers[Read_Reg2] = 0
#                  500, ALUControl = 0010
#                  501, PC = 2, PC_next = 3
#                  502, Read_Reg2 = 2, Read_Data2 = 2, registers[Read_Reg2] = 2
#                  502, Write: register[2] = 2
#                  700, instruciton = 00000000001000100001100000100000
#                  700, In1 = 1, In2 = 6176, ALU_Result = 6177
#                  700, In1 = 1, In2 = 2, ALU_Result = 3
#                  700, ALUControl = 0010
#                  701, PC = 3, PC_next = 4
#                  702, Read_Reg2 = 2, Read_Data2 = 2, registers[Read_Reg2] = 2
#                  702, Write: register[3] = 3
#                  900, instruciton = 00000000001000010010000000100000
#                  900, In1 = 1, In2 = 1, ALU_Result = 2
#                  900, Read_Reg2 = 1, Read_Data2 = 1, registers[Read_Reg2] = 1
#                  901, PC = 4, PC_next = 5
#                  902, Read_Reg2 = 1, Read_Data2 = 1, registers[Read_Reg2] = 1
#                  902, Write: register[4] = 2
#                 1100, instruciton = 00100000000010000000000000000011
#                 1100, In1 = 0, In2 = 0, ALU_Result = 0
#                 1100, In1 = 0, In2 = 3, ALU_Result = 0
#                 1100, In1 = 0, In2 = 3, ALU_Result = 3
#                 1100, Read_Reg2 = 8, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 1100, ALUControl = 0010
#                 1101, PC = 5, PC_next = 6
#                 1102, Read_Reg2 = 8, Read_Data2 = 3, registers[Read_Reg2] = 3
#                 1102, Write: register[8] = 3
#                 1300, instruciton = 00100000000011000000000000000011
#                 1300, Read_Reg2 = 12, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 1301, PC = 6, PC_next = 7
#                 1302, Read_Reg2 = 12, Read_Data2 = 3, registers[Read_Reg2] = 3
#                 1302, Write: register[12] = 3
#                 1500, instruciton = 10101100000000100000000000000000
#                 1500, In1 = 0, In2 = 0, ALU_Result = 0
#                 1500, Read_Reg2 = 2, Read_Data2 = 2, registers[Read_Reg2] = 2
#                 1500, ALUControl = 0010
#                 1501, PC = 7, PC_next = 8
#                 1700, instruciton = 10101100001000100000000000000000
#                 1700, In1 = 1, In2 = 0, ALU_Result = 1
#                 1701, PC = 8, PC_next = 9
#                 1900, instruciton = 10101100000000110000000000000011
#                 1900, In1 = 0, In2 = 3, ALU_Result = 3
#                 1900, Read_Reg2 = 3, Read_Data2 = 3, registers[Read_Reg2] = 3
#                 1900, ALUControl = 0010
#                 1901, PC = 9, PC_next = 10
#                 2100, instruciton = 10001100000001100000000000000011
#                 2100, Read_Reg2 = 6, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 2101, PC = 10, PC_next = 11
#                 2102, Read_Reg2 = 6, Read_Data2 = 3, registers[Read_Reg2] = 3
#                 2102, Write: register[6] = 3
#                 2300, instruciton = 00000000011000100010100000100010
#                 2300, In1 = 3, In2 = 10274, ALU_Result = 10277
#                 2300, In1 = 3, In2 = 2, ALU_Result = 5
#                 2300, In1 = 3, In2 = 2, ALU_Result = 1
#                 2300, Read_Reg2 = 2, Read_Data2 = 2, registers[Read_Reg2] = 2
#                 2300, ALUControl = 0110
#                 2301, PC = 11, PC_next = 12
#                 2302, Read_Reg2 = 2, Read_Data2 = 2, registers[Read_Reg2] = 2
#                 2302, Write: register[5] = 1
#                 2500, instruciton = 00100000000000010000000000001111
#                 2500, In1 = 0, In2 = 1, ALU_Result = 4294967295
#                 2500, In1 = 0, In2 = 15, ALU_Result = 0
#                 2500, In1 = 0, In2 = 15, ALU_Result = 15
#                 2500, Read_Reg2 = 1, Read_Data2 = 1, registers[Read_Reg2] = 1
#                 2500, ALUControl = 0010
#                 2501, PC = 12, PC_next = 13
#                 2502, Read_Reg2 = 1, Read_Data2 = 15, registers[Read_Reg2] = 15
#                 2502, Write: register[1] = 15
#                 2700, instruciton = 00010000000000000000000000000001
#                 2700, In1 = 0, In2 = 1, ALU_Result = 1
#                 2700, In1 = 0, In2 = 0, ALU_Result = 0
#                 2700, Read_Reg2 = 0, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 2700, ALUControl = 0110
#                 2701, PC = 14, PC_next = 15
#                 2900, instruciton = 00100000000000010000000000000111
#                 2900, In1 = 0, In2 = 15, ALU_Result = 4294967281
#                 2900, In1 = 0, In2 = 7, ALU_Result = 4294967289
#                 2900, In1 = 0, In2 = 7, ALU_Result = 7
#                 2900, Read_Reg2 = 1, Read_Data2 = 15, registers[Read_Reg2] = 15
#                 2900, ALUControl = 0010
#                 2901, PC = 15, PC_next = 16
#                 2902, Read_Reg2 = 1, Read_Data2 = 7, registers[Read_Reg2] = 7
#                 2902, Write: register[1] = 7
#                 3100, instruciton = 00001000000000000000000000001101
#                 3100, In1 = 0, In2 = 13, ALU_Result = 13
#                 3100, In1 = 0, In2 = 0, ALU_Result = 0
#                 3100, Read_Reg2 = 0, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 3100, ALUControl = 0010
#                 3101, PC = 13, PC_next = 14
#                 3300, instruciton = 10101100000000010000000000000010
#                 3300, In1 = 0, In2 = 7, ALU_Result = 7
#                 3300, In1 = 0, In2 = 2, ALU_Result = 2
#                 3300, Read_Reg2 = 1, Read_Data2 = 7, registers[Read_Reg2] = 7
#                 3300, ALUControl = 0010
#                 3301, PC = 14, PC_next = 15
#                 3500, instruciton = 00100000000000010000000000000111
#                 3500, In1 = 0, In2 = 7, ALU_Result = 7
#                 3500, ALUControl = 0010
#                 3501, PC = 15, PC_next = 16
#                 3502, Write: register[1] = 7
#                 3700, instruciton = 00001000000000000000000000001101
#                 3700, In1 = 0, In2 = 13, ALU_Result = 13
#                 3700, In1 = 0, In2 = 0, ALU_Result = 0
#                 3700, Read_Reg2 = 0, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 3700, ALUControl = 0010
#                 3701, PC = 13, PC_next = 14
#                 3900, instruciton = 10101100000000010000000000000010
#                 3900, In1 = 0, In2 = 7, ALU_Result = 7
#                 3900, In1 = 0, In2 = 2, ALU_Result = 2
#                 3900, Read_Reg2 = 1, Read_Data2 = 7, registers[Read_Reg2] = 7
#                 3900, ALUControl = 0010
#                 3901, PC = 14, PC_next = 15
#                 4100, instruciton = 00100000000000010000000000000111
#                 4100, In1 = 0, In2 = 7, ALU_Result = 7
#                 4100, ALUControl = 0010
#                 4101, PC = 15, PC_next = 16
#                 4102, Write: register[1] = 7
#                 4300, instruciton = 00001000000000000000000000001101
#                 4300, In1 = 0, In2 = 13, ALU_Result = 13
#                 4300, In1 = 0, In2 = 0, ALU_Result = 0
#                 4300, Read_Reg2 = 0, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 4300, ALUControl = 0010
#                 4301, PC = 13, PC_next = 14
#                 4500, instruciton = 10101100000000010000000000000010
#                 4500, In1 = 0, In2 = 7, ALU_Result = 7
#                 4500, In1 = 0, In2 = 2, ALU_Result = 2
#                 4500, Read_Reg2 = 1, Read_Data2 = 7, registers[Read_Reg2] = 7
#                 4500, ALUControl = 0010
#                 4501, PC = 14, PC_next = 15
#                 4700, instruciton = 00100000000000010000000000000111
#                 4700, In1 = 0, In2 = 7, ALU_Result = 7
#                 4700, ALUControl = 0010
#                 4701, PC = 15, PC_next = 16
#                 4702, Write: register[1] = 7
#                 4900, instruciton = 00001000000000000000000000001101
#                 4900, In1 = 0, In2 = 13, ALU_Result = 13
#                 4900, In1 = 0, In2 = 0, ALU_Result = 0
#                 4900, Read_Reg2 = 0, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 4900, ALUControl = 0010
#                 4901, PC = 13, PC_next = 14
#                 5100, instruciton = 10101100000000010000000000000010
#                 5100, In1 = 0, In2 = 7, ALU_Result = 7
#                 5100, In1 = 0, In2 = 2, ALU_Result = 2
#                 5100, Read_Reg2 = 1, Read_Data2 = 7, registers[Read_Reg2] = 7
#                 5100, ALUControl = 0010
#                 5101, PC = 14, PC_next = 15
#                 5300, instruciton = 00100000000000010000000000000111
#                 5300, In1 = 0, In2 = 7, ALU_Result = 7
#                 5300, ALUControl = 0010
#                 5301, PC = 15, PC_next = 16
#                 5302, Write: register[1] = 7
#                 5500, instruciton = 00001000000000000000000000001101
#                 5500, In1 = 0, In2 = 13, ALU_Result = 13
#                 5500, In1 = 0, In2 = 0, ALU_Result = 0
#                 5500, Read_Reg2 = 0, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 5500, ALUControl = 0010
#                 5501, PC = 13, PC_next = 14
#                 5700, instruciton = 10101100000000010000000000000010
#                 5700, In1 = 0, In2 = 7, ALU_Result = 7
#                 5700, In1 = 0, In2 = 2, ALU_Result = 2
#                 5700, Read_Reg2 = 1, Read_Data2 = 7, registers[Read_Reg2] = 7
#                 5700, ALUControl = 0010
#                 5701, PC = 14, PC_next = 15
#                 5900, instruciton = 00100000000000010000000000000111
#                 5900, In1 = 0, In2 = 7, ALU_Result = 7
#                 5900, ALUControl = 0010
#                 5901, PC = 15, PC_next = 16
#                 5902, Write: register[1] = 7
#                 6100, instruciton = 00001000000000000000000000001101
#                 6100, In1 = 0, In2 = 13, ALU_Result = 13
#                 6100, In1 = 0, In2 = 0, ALU_Result = 0
#                 6100, Read_Reg2 = 0, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 6100, ALUControl = 0010
#                 6101, PC = 13, PC_next = 14
#                 6200 <<Simulation Complete>>
# ** Note: $stop    : E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/test.v(47)
#    Time: 6200 ns  Iteration: 0  Instance: /test
# Break in Module test at E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/test.v line 47
do MIPS_32bit_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/data_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:57 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 09:45:57 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/MIPS_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:57 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/MIPS_32bit.v 
# -- Compiling module MIPS_32bit
# 
# Top level modules:
# 	MIPS_32bit
# End time: 09:45:57 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:57 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_32bit.v 
# -- Compiling module ALU_32bit
# -- Compiling module ALU_1bit_MSB
# -- Compiling module ALU_1bit
# -- Compiling module adder_1bit
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	ALU_32bit
# End time: 09:45:57 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_Control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:57 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_Control.v 
# -- Compiling module ALU_Control
# 
# Top level modules:
# 	ALU_Control
# End time: 09:45:57 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/Control_Unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:57 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/Control_Unit.v 
# -- Compiling module Control_Unit
# 
# Top level modules:
# 	Control_Unit
# End time: 09:45:57 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/top_level.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:57 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/top_level.v 
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 09:45:57 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/Instruction_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:57 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/Instruction_memory.v 
# -- Compiling module Instruction_memory
# 
# Top level modules:
# 	Instruction_memory
# End time: 09:45:57 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/register_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:58 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/register_file.v 
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# End time: 09:45:58 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:58 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/test.v 
# -- Compiling module test
# -- Compiling module test_reg_file
# -- Compiling module test_inst_mem
# -- Compiling module test_ALU
# 
# Top level modules:
# 	test
# 	test_reg_file
# 	test_inst_mem
# 	test_ALU
# End time: 09:45:58 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  test
# End time: 09:46:00 on Oct 29,2020, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" test 
# Start time: 09:46:00 on Oct 29,2020
# Loading work.test
# Loading work.top_level
# Loading work.MIPS_32bit
# Loading work.Instruction_memory
# Loading work.Control_Unit
# Loading work.register_file
# Loading work.ALU_Control
# Loading work.ALU_32bit
# Loading work.ALU_1bit
# Loading work.adder_1bit
# Loading work.mux_4x1
# Loading work.ALU_1bit_MSB
# Loading work.data_memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 <<Staring Simulation>>
#                    0, ALUControl = 0010
#                    0, PC = 0, PC_next = 1
#                    0, Read_Reg2 = x, Read_Data2 = x, registers[Read_Reg2] = x
#                  100, instruciton = 00100000000000010000000000000001
#                  100, In1 = 0, In2 = 0, ALU_Result = 0
#                  100, Read_Reg2 = 1, Read_Data2 = 0, registers[Read_Reg2] = 0
#                  100, ALUControl = 0010
#                  100, PC = 0, PC_next = 1
#                  150, In1 = 0, In2 = 1, ALU_Result = 1
#                  300, instruciton = 00100000000000010000000000000001
#                  301, PC = 1, PC_next = 2
#                  302, Read_Reg2 = 1, Read_Data2 = 1, registers[Read_Reg2] = 1
#                  302, Write: register[1] = 1
#                  500, instruciton = 00100000000000100000000000000010
#                  500, In1 = 0, In2 = 2, ALU_Result = 2
#                  500, Read_Reg2 = 2, Read_Data2 = 0, registers[Read_Reg2] = 0
#                  500, ALUControl = 0010
#                  501, PC = 2, PC_next = 3
#                  502, Read_Reg2 = 2, Read_Data2 = 2, registers[Read_Reg2] = 2
#                  502, Write: register[2] = 2
#                  700, instruciton = 00000000001000100001100000100000
#                  700, In1 = 1, In2 = 6176, ALU_Result = 6177
#                  700, In1 = 1, In2 = 2, ALU_Result = 3
#                  700, ALUControl = 0010
#                  701, PC = 3, PC_next = 4
#                  702, Read_Reg2 = 2, Read_Data2 = 2, registers[Read_Reg2] = 2
#                  702, Write: register[3] = 3
#                  900, instruciton = 00000000001000010010000000100000
#                  900, In1 = 1, In2 = 1, ALU_Result = 2
#                  900, Read_Reg2 = 1, Read_Data2 = 1, registers[Read_Reg2] = 1
#                  901, PC = 4, PC_next = 5
#                  902, Read_Reg2 = 1, Read_Data2 = 1, registers[Read_Reg2] = 1
#                  902, Write: register[4] = 2
#                 1100, instruciton = 00100000000010000000000000000011
#                 1100, In1 = 0, In2 = 0, ALU_Result = 0
#                 1100, In1 = 0, In2 = 3, ALU_Result = 0
#                 1100, In1 = 0, In2 = 3, ALU_Result = 3
#                 1100, Read_Reg2 = 8, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 1100, ALUControl = 0010
#                 1101, PC = 5, PC_next = 6
#                 1102, Read_Reg2 = 8, Read_Data2 = 3, registers[Read_Reg2] = 3
#                 1102, Write: register[8] = 3
#                 1300, instruciton = 00100000000011000000000000000011
#                 1300, Read_Reg2 = 12, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 1301, PC = 6, PC_next = 7
#                 1302, Read_Reg2 = 12, Read_Data2 = 3, registers[Read_Reg2] = 3
#                 1302, Write: register[12] = 3
#                 1500, instruciton = 10101100000000100000000000000000
#                 1500, In1 = 0, In2 = 0, ALU_Result = 0
#                 1500, Read_Reg2 = 2, Read_Data2 = 2, registers[Read_Reg2] = 2
#                 1500, ALUControl = 0010
#                 1501, PC = 7, PC_next = 8
#                 1700, instruciton = 10101100001000100000000000000000
#                 1700, In1 = 1, In2 = 0, ALU_Result = 1
#                 1701, PC = 8, PC_next = 9
#                 1900, instruciton = 10101100000000110000000000000011
#                 1900, In1 = 0, In2 = 3, ALU_Result = 3
#                 1900, Read_Reg2 = 3, Read_Data2 = 3, registers[Read_Reg2] = 3
#                 1900, ALUControl = 0010
#                 1901, PC = 9, PC_next = 10
#                 2100, instruciton = 10001100000001100000000000000011
#                 2100, Read_Reg2 = 6, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 2101, PC = 10, PC_next = 11
#                 2102, Read_Reg2 = 6, Read_Data2 = 3, registers[Read_Reg2] = 3
#                 2102, Write: register[6] = 3
#                 2300, instruciton = 00000000011000100010100000100010
#                 2300, In1 = 3, In2 = 10274, ALU_Result = 10277
#                 2300, In1 = 3, In2 = 2, ALU_Result = 5
#                 2300, In1 = 3, In2 = 2, ALU_Result = 1
#                 2300, Read_Reg2 = 2, Read_Data2 = 2, registers[Read_Reg2] = 2
#                 2300, ALUControl = 0110
#                 2301, PC = 11, PC_next = 12
#                 2302, Read_Reg2 = 2, Read_Data2 = 2, registers[Read_Reg2] = 2
#                 2302, Write: register[5] = 1
#                 2500, instruciton = 00100000000000010000000000001111
#                 2500, In1 = 0, In2 = 1, ALU_Result = 4294967295
#                 2500, In1 = 0, In2 = 15, ALU_Result = 0
#                 2500, In1 = 0, In2 = 15, ALU_Result = 15
#                 2500, Read_Reg2 = 1, Read_Data2 = 1, registers[Read_Reg2] = 1
#                 2500, ALUControl = 0010
#                 2501, PC = 12, PC_next = 13
#                 2502, Read_Reg2 = 1, Read_Data2 = 15, registers[Read_Reg2] = 15
#                 2502, Write: register[1] = 15
#                 2700, instruciton = 00010000000000000000000000000001
#                 2700, In1 = 0, In2 = 1, ALU_Result = 1
#                 2700, In1 = 0, In2 = 0, ALU_Result = 0
#                 2700, Read_Reg2 = 0, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 2700, ALUControl = 0110
#                 2701, PC = 14, PC_next = 15
#                 2900, instruciton = 00100000000000010000000000000111
#                 2900, In1 = 0, In2 = 15, ALU_Result = 4294967281
#                 2900, In1 = 0, In2 = 7, ALU_Result = 4294967289
#                 2900, In1 = 0, In2 = 7, ALU_Result = 7
#                 2900, Read_Reg2 = 1, Read_Data2 = 15, registers[Read_Reg2] = 15
#                 2900, ALUControl = 0010
#                 2901, PC = 15, PC_next = 16
#                 2902, Read_Reg2 = 1, Read_Data2 = 7, registers[Read_Reg2] = 7
#                 2902, Write: register[1] = 7
#                 3100, instruciton = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#                 3100, In1 = x, In2 = x, ALU_Result = x
#                 3100, Read_Reg2 = x, Read_Data2 = x, registers[Read_Reg2] = x
#                 3100, ALUControl = 0010
#                 3101, PC = 16, PC_next = 17
#                 3300, instruciton = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#                 3301, PC = 17, PC_next = 18
#                 3500, instruciton = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#                 3501, PC = 18, PC_next = 19
#                 3700, instruciton = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#                 3701, PC = 19, PC_next = 20
#                 3900, instruciton = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#                 3901, PC = 20, PC_next = 21
#                 4100, instruciton = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#                 4101, PC = 21, PC_next = 22
#                 4300, instruciton = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#                 4301, PC = 22, PC_next = 23
#                 4500, instruciton = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#                 4501, PC = 23, PC_next = 24
#                 4700, instruciton = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#                 4701, PC = 24, PC_next = 25
#                 4900, instruciton = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#                 4901, PC = 25, PC_next = 26
#                 5100, instruciton = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#                 5101, PC = 26, PC_next = 27
#                 5300, instruciton = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#                 5301, PC = 27, PC_next = 28
#                 5500, instruciton = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#                 5501, PC = 28, PC_next = 29
#                 5700, instruciton = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#                 5701, PC = 29, PC_next = 30
#                 5900, instruciton = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#                 5901, PC = 30, PC_next = 31
#                 6100, instruciton = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#                 6101, PC = 31, PC_next = 32
#                 6200 <<Simulation Complete>>
# ** Note: $stop    : E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/test.v(47)
#    Time: 6200 ns  Iteration: 0  Instance: /test
# Break in Module test at E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/test.v line 47
do MIPS_32bit_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/data_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:37 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 09:48:39 on Oct 29,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/MIPS_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:39 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/MIPS_32bit.v 
# -- Compiling module MIPS_32bit
# 
# Top level modules:
# 	MIPS_32bit
# End time: 09:48:39 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:39 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_32bit.v 
# -- Compiling module ALU_32bit
# -- Compiling module ALU_1bit_MSB
# -- Compiling module ALU_1bit
# -- Compiling module adder_1bit
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	ALU_32bit
# End time: 09:48:39 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_Control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:39 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_Control.v 
# -- Compiling module ALU_Control
# 
# Top level modules:
# 	ALU_Control
# End time: 09:48:39 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/Control_Unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:39 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/Control_Unit.v 
# -- Compiling module Control_Unit
# 
# Top level modules:
# 	Control_Unit
# End time: 09:48:39 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/top_level.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:39 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/top_level.v 
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 09:48:39 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/Instruction_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:39 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/Instruction_memory.v 
# -- Compiling module Instruction_memory
# 
# Top level modules:
# 	Instruction_memory
# End time: 09:48:39 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/register_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:39 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/register_file.v 
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# End time: 09:48:39 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:39 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/test.v 
# -- Compiling module test
# -- Compiling module test_reg_file
# -- Compiling module test_inst_mem
# -- Compiling module test_ALU
# 
# Top level modules:
# 	test
# 	test_reg_file
# 	test_inst_mem
# 	test_ALU
# End time: 09:48:39 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  test
# End time: 09:48:40 on Oct 29,2020, Elapsed time: 0:02:40
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" test 
# Start time: 09:48:41 on Oct 29,2020
# Loading work.test
# Loading work.top_level
# Loading work.MIPS_32bit
# Loading work.Instruction_memory
# Loading work.Control_Unit
# Loading work.register_file
# Loading work.ALU_Control
# Loading work.ALU_32bit
# Loading work.ALU_1bit
# Loading work.adder_1bit
# Loading work.mux_4x1
# Loading work.ALU_1bit_MSB
# Loading work.data_memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 <<Staring Simulation>>
#                    0, ALUControl = 0010
#                    0, PC = 0, PC_next = 1
#                    0, Read_Reg2 = x, Read_Data2 = x, registers[Read_Reg2] = x
#                  100, instruciton = 00100000000000010000000000000001
#                  100, In1 = 0, In2 = 0, ALU_Result = 0
#                  100, Read_Reg2 = 1, Read_Data2 = 0, registers[Read_Reg2] = 0
#                  100, ALUControl = 0010
#                  100, PC = 0, PC_next = 1
#                  150, In1 = 0, In2 = 1, ALU_Result = 1
#                  300, instruciton = 00100000000000010000000000000001
#                  301, PC = 1, PC_next = 2
#                  302, Read_Reg2 = 1, Read_Data2 = 1, registers[Read_Reg2] = 1
#                  302, Write: register[1] = 1
#                  500, instruciton = 00100000000000100000000000000010
#                  500, In1 = 0, In2 = 2, ALU_Result = 2
#                  500, Read_Reg2 = 2, Read_Data2 = 0, registers[Read_Reg2] = 0
#                  500, ALUControl = 0010
#                  501, PC = 2, PC_next = 3
#                  502, Read_Reg2 = 2, Read_Data2 = 2, registers[Read_Reg2] = 2
#                  502, Write: register[2] = 2
#                  700, instruciton = 00000000001000100001100000100000
#                  700, In1 = 1, In2 = 6176, ALU_Result = 6177
#                  700, In1 = 1, In2 = 2, ALU_Result = 3
#                  700, ALUControl = 0010
#                  701, PC = 3, PC_next = 4
#                  702, Read_Reg2 = 2, Read_Data2 = 2, registers[Read_Reg2] = 2
#                  702, Write: register[3] = 3
#                  900, instruciton = 00000000001000010010000000100000
#                  900, In1 = 1, In2 = 1, ALU_Result = 2
#                  900, Read_Reg2 = 1, Read_Data2 = 1, registers[Read_Reg2] = 1
#                  901, PC = 4, PC_next = 5
#                  902, Read_Reg2 = 1, Read_Data2 = 1, registers[Read_Reg2] = 1
#                  902, Write: register[4] = 2
#                 1100, instruciton = 00100000000010000000000000000011
#                 1100, In1 = 0, In2 = 0, ALU_Result = 0
#                 1100, In1 = 0, In2 = 3, ALU_Result = 0
#                 1100, In1 = 0, In2 = 3, ALU_Result = 3
#                 1100, Read_Reg2 = 8, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 1100, ALUControl = 0010
#                 1101, PC = 5, PC_next = 6
#                 1102, Read_Reg2 = 8, Read_Data2 = 3, registers[Read_Reg2] = 3
#                 1102, Write: register[8] = 3
#                 1300, instruciton = 00100000000011000000000000000011
#                 1300, Read_Reg2 = 12, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 1301, PC = 6, PC_next = 7
#                 1302, Read_Reg2 = 12, Read_Data2 = 3, registers[Read_Reg2] = 3
#                 1302, Write: register[12] = 3
#                 1500, instruciton = 10101100000000100000000000000000
#                 1500, In1 = 0, In2 = 0, ALU_Result = 0
#                 1500, Read_Reg2 = 2, Read_Data2 = 2, registers[Read_Reg2] = 2
#                 1500, ALUControl = 0010
#                 1501, PC = 7, PC_next = 8
#                 1700, instruciton = 10101100001000100000000000000000
#                 1700, In1 = 1, In2 = 0, ALU_Result = 1
#                 1701, PC = 8, PC_next = 9
#                 1900, instruciton = 10101100000000110000000000000011
#                 1900, In1 = 0, In2 = 3, ALU_Result = 3
#                 1900, Read_Reg2 = 3, Read_Data2 = 3, registers[Read_Reg2] = 3
#                 1900, ALUControl = 0010
#                 1901, PC = 9, PC_next = 10
#                 2100, instruciton = 10001100000001100000000000000011
#                 2100, Read_Reg2 = 6, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 2101, PC = 10, PC_next = 11
#                 2102, Read_Reg2 = 6, Read_Data2 = 3, registers[Read_Reg2] = 3
#                 2102, Write: register[6] = 3
#                 2300, instruciton = 00000000011000100010100000100010
#                 2300, In1 = 3, In2 = 10274, ALU_Result = 10277
#                 2300, In1 = 3, In2 = 2, ALU_Result = 5
#                 2300, In1 = 3, In2 = 2, ALU_Result = 1
#                 2300, Read_Reg2 = 2, Read_Data2 = 2, registers[Read_Reg2] = 2
#                 2300, ALUControl = 0110
#                 2301, PC = 11, PC_next = 12
#                 2302, Read_Reg2 = 2, Read_Data2 = 2, registers[Read_Reg2] = 2
#                 2302, Write: register[5] = 1
#                 2500, instruciton = 00100000000000010000000000001111
#                 2500, In1 = 0, In2 = 1, ALU_Result = 4294967295
#                 2500, In1 = 0, In2 = 15, ALU_Result = 0
#                 2500, In1 = 0, In2 = 15, ALU_Result = 15
#                 2500, Read_Reg2 = 1, Read_Data2 = 1, registers[Read_Reg2] = 1
#                 2500, ALUControl = 0010
#                 2501, PC = 12, PC_next = 13
#                 2502, Read_Reg2 = 1, Read_Data2 = 15, registers[Read_Reg2] = 15
#                 2502, Write: register[1] = 15
#                 2700, instruciton = 00010000000000000000000000000001
#                 2700, In1 = 0, In2 = 1, ALU_Result = 1
#                 2700, In1 = 0, In2 = 0, ALU_Result = 0
#                 2700, Read_Reg2 = 0, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 2700, ALUControl = 0110
#                 2701, PC = 14, PC_next = 15
#                 2900, instruciton = 00100000000000010000000000000111
#                 2900, In1 = 0, In2 = 15, ALU_Result = 4294967281
#                 2900, In1 = 0, In2 = 7, ALU_Result = 4294967289
#                 2900, In1 = 0, In2 = 7, ALU_Result = 7
#                 2900, Read_Reg2 = 1, Read_Data2 = 15, registers[Read_Reg2] = 15
#                 2900, ALUControl = 0010
#                 2901, PC = 15, PC_next = 16
#                 2902, Read_Reg2 = 1, Read_Data2 = 7, registers[Read_Reg2] = 7
#                 2902, Write: register[1] = 7
#                 3100, instruciton = 00100000000000010000000000001101
#                 3100, In1 = 0, In2 = 13, ALU_Result = 13
#                 3100, ALUControl = 0010
#                 3101, PC = 16, PC_next = 17
#                 3102, Read_Reg2 = 1, Read_Data2 = 13, registers[Read_Reg2] = 13
#                 3102, Write: register[1] = 13
#                 3300, instruciton = 00000000001000000000000000000000
#                 3300, In1 = 13, In2 = 0, ALU_Result = 13
#                 3300, In1 = 13, In2 = 0, ALU_Result = 0
#                 3300, Read_Reg2 = 0, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 3300, ALUControl = 0000
#                 3301, PC = 17, PC_next = 18
#                 3500, instruciton = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#                 3500, In1 = x, In2 = x, ALU_Result = x
#                 3500, Read_Reg2 = x, Read_Data2 = x, registers[Read_Reg2] = x
#                 3500, ALUControl = 0010
#                 3501, PC = 18, PC_next = 19
#                 3700, instruciton = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#                 3701, PC = 19, PC_next = 20
#                 3900, instruciton = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#                 3901, PC = 20, PC_next = 21
#                 4100, instruciton = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#                 4101, PC = 21, PC_next = 22
#                 4300, instruciton = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#                 4301, PC = 22, PC_next = 23
#                 4500, instruciton = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#                 4501, PC = 23, PC_next = 24
#                 4700, instruciton = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#                 4701, PC = 24, PC_next = 25
#                 4900, instruciton = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#                 4901, PC = 25, PC_next = 26
#                 5100, instruciton = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#                 5101, PC = 26, PC_next = 27
#                 5300, instruciton = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#                 5301, PC = 27, PC_next = 28
#                 5500, instruciton = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#                 5501, PC = 28, PC_next = 29
#                 5700, instruciton = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#                 5701, PC = 29, PC_next = 30
#                 5900, instruciton = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#                 5901, PC = 30, PC_next = 31
#                 6100, instruciton = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#                 6101, PC = 31, PC_next = 32
#                 6200 <<Simulation Complete>>
# ** Note: $stop    : E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/test.v(47)
#    Time: 6200 ns  Iteration: 0  Instance: /test
# Break in Module test at E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/test.v line 47
do MIPS_32bit_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/data_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:45 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 09:50:45 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/MIPS_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:45 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/MIPS_32bit.v 
# -- Compiling module MIPS_32bit
# 
# Top level modules:
# 	MIPS_32bit
# End time: 09:50:46 on Oct 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:46 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_32bit.v 
# -- Compiling module ALU_32bit
# -- Compiling module ALU_1bit_MSB
# -- Compiling module ALU_1bit
# -- Compiling module adder_1bit
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	ALU_32bit
# End time: 09:50:46 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_Control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:46 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_Control.v 
# -- Compiling module ALU_Control
# 
# Top level modules:
# 	ALU_Control
# End time: 09:50:46 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/Control_Unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:46 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/Control_Unit.v 
# -- Compiling module Control_Unit
# 
# Top level modules:
# 	Control_Unit
# End time: 09:50:46 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/top_level.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:46 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/top_level.v 
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 09:50:46 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/Instruction_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:46 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/Instruction_memory.v 
# -- Compiling module Instruction_memory
# 
# Top level modules:
# 	Instruction_memory
# End time: 09:50:46 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/register_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:46 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/register_file.v 
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# End time: 09:50:46 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/UTS_Current/Academics/2020\ Spring/48451\ Embedded\ Systems\ Studio\ A/MIPS_32bit {E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:46 on Oct 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit" E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/test.v 
# -- Compiling module test
# -- Compiling module test_reg_file
# -- Compiling module test_inst_mem
# -- Compiling module test_ALU
# 
# Top level modules:
# 	test
# 	test_reg_file
# 	test_inst_mem
# 	test_ALU
# End time: 09:50:46 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  test
# End time: 09:50:47 on Oct 29,2020, Elapsed time: 0:02:06
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" test 
# Start time: 09:50:47 on Oct 29,2020
# Loading work.test
# Loading work.top_level
# Loading work.MIPS_32bit
# Loading work.Instruction_memory
# Loading work.Control_Unit
# Loading work.register_file
# Loading work.ALU_Control
# Loading work.ALU_32bit
# Loading work.ALU_1bit
# Loading work.adder_1bit
# Loading work.mux_4x1
# Loading work.ALU_1bit_MSB
# Loading work.data_memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 <<Staring Simulation>>
#                    0, ALUControl = 0010
#                    0, PC = 0, PC_next = 1
#                    0, Read_Reg2 = x, Read_Data2 = x, registers[Read_Reg2] = x
#                  100, instruciton = 00100000000000010000000000000001
#                  100, In1 = 0, In2 = 0, ALU_Result = 0
#                  100, Read_Reg2 = 1, Read_Data2 = 0, registers[Read_Reg2] = 0
#                  100, ALUControl = 0010
#                  100, PC = 0, PC_next = 1
#                  150, In1 = 0, In2 = 1, ALU_Result = 1
#                  300, instruciton = 00100000000000010000000000000001
#                  301, PC = 1, PC_next = 2
#                  302, Read_Reg2 = 1, Read_Data2 = 1, registers[Read_Reg2] = 1
#                  302, Write: register[1] = 1
#                  500, instruciton = 00100000000000100000000000000010
#                  500, In1 = 0, In2 = 2, ALU_Result = 2
#                  500, Read_Reg2 = 2, Read_Data2 = 0, registers[Read_Reg2] = 0
#                  500, ALUControl = 0010
#                  501, PC = 2, PC_next = 3
#                  502, Read_Reg2 = 2, Read_Data2 = 2, registers[Read_Reg2] = 2
#                  502, Write: register[2] = 2
#                  700, instruciton = 00000000001000100001100000100000
#                  700, In1 = 1, In2 = 6176, ALU_Result = 6177
#                  700, In1 = 1, In2 = 2, ALU_Result = 3
#                  700, ALUControl = 0010
#                  701, PC = 3, PC_next = 4
#                  702, Read_Reg2 = 2, Read_Data2 = 2, registers[Read_Reg2] = 2
#                  702, Write: register[3] = 3
#                  900, instruciton = 00000000001000010010000000100000
#                  900, In1 = 1, In2 = 1, ALU_Result = 2
#                  900, Read_Reg2 = 1, Read_Data2 = 1, registers[Read_Reg2] = 1
#                  901, PC = 4, PC_next = 5
#                  902, Read_Reg2 = 1, Read_Data2 = 1, registers[Read_Reg2] = 1
#                  902, Write: register[4] = 2
#                 1100, instruciton = 00100000000010000000000000000011
#                 1100, In1 = 0, In2 = 0, ALU_Result = 0
#                 1100, In1 = 0, In2 = 3, ALU_Result = 0
#                 1100, In1 = 0, In2 = 3, ALU_Result = 3
#                 1100, Read_Reg2 = 8, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 1100, ALUControl = 0010
#                 1101, PC = 5, PC_next = 6
#                 1102, Read_Reg2 = 8, Read_Data2 = 3, registers[Read_Reg2] = 3
#                 1102, Write: register[8] = 3
#                 1300, instruciton = 00100000000011000000000000000011
#                 1300, Read_Reg2 = 12, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 1301, PC = 6, PC_next = 7
#                 1302, Read_Reg2 = 12, Read_Data2 = 3, registers[Read_Reg2] = 3
#                 1302, Write: register[12] = 3
#                 1500, instruciton = 10101100000000100000000000000000
#                 1500, In1 = 0, In2 = 0, ALU_Result = 0
#                 1500, Read_Reg2 = 2, Read_Data2 = 2, registers[Read_Reg2] = 2
#                 1500, ALUControl = 0010
#                 1501, PC = 7, PC_next = 8
#                 1700, instruciton = 10101100001000100000000000000000
#                 1700, In1 = 1, In2 = 0, ALU_Result = 1
#                 1701, PC = 8, PC_next = 9
#                 1900, instruciton = 10101100000000110000000000000011
#                 1900, In1 = 0, In2 = 3, ALU_Result = 3
#                 1900, Read_Reg2 = 3, Read_Data2 = 3, registers[Read_Reg2] = 3
#                 1900, ALUControl = 0010
#                 1901, PC = 9, PC_next = 10
#                 2100, instruciton = 10001100000001100000000000000011
#                 2100, Read_Reg2 = 6, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 2101, PC = 10, PC_next = 11
#                 2102, Read_Reg2 = 6, Read_Data2 = 3, registers[Read_Reg2] = 3
#                 2102, Write: register[6] = 3
#                 2300, instruciton = 00000000011000100010100000100010
#                 2300, In1 = 3, In2 = 10274, ALU_Result = 10277
#                 2300, In1 = 3, In2 = 2, ALU_Result = 5
#                 2300, In1 = 3, In2 = 2, ALU_Result = 1
#                 2300, Read_Reg2 = 2, Read_Data2 = 2, registers[Read_Reg2] = 2
#                 2300, ALUControl = 0110
#                 2301, PC = 11, PC_next = 12
#                 2302, Read_Reg2 = 2, Read_Data2 = 2, registers[Read_Reg2] = 2
#                 2302, Write: register[5] = 1
#                 2500, instruciton = 00100000000000010000000000001111
#                 2500, In1 = 0, In2 = 1, ALU_Result = 4294967295
#                 2500, In1 = 0, In2 = 15, ALU_Result = 0
#                 2500, In1 = 0, In2 = 15, ALU_Result = 15
#                 2500, Read_Reg2 = 1, Read_Data2 = 1, registers[Read_Reg2] = 1
#                 2500, ALUControl = 0010
#                 2501, PC = 12, PC_next = 13
#                 2502, Read_Reg2 = 1, Read_Data2 = 15, registers[Read_Reg2] = 15
#                 2502, Write: register[1] = 15
#                 2700, instruciton = 00010000000000000000000000000001
#                 2700, In1 = 0, In2 = 1, ALU_Result = 1
#                 2700, In1 = 0, In2 = 0, ALU_Result = 0
#                 2700, Read_Reg2 = 0, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 2700, ALUControl = 0110
#                 2701, PC = 14, PC_next = 15
#                 2900, instruciton = 00100000000000010000000000000111
#                 2900, In1 = 0, In2 = 15, ALU_Result = 4294967281
#                 2900, In1 = 0, In2 = 7, ALU_Result = 4294967289
#                 2900, In1 = 0, In2 = 7, ALU_Result = 7
#                 2900, Read_Reg2 = 1, Read_Data2 = 15, registers[Read_Reg2] = 15
#                 2900, ALUControl = 0010
#                 2901, PC = 15, PC_next = 16
#                 2902, Read_Reg2 = 1, Read_Data2 = 7, registers[Read_Reg2] = 7
#                 2902, Write: register[1] = 7
#                 3100, instruciton = 00100000000000010000000000001101
#                 3100, In1 = 0, In2 = 13, ALU_Result = 13
#                 3100, ALUControl = 0010
#                 3101, PC = 16, PC_next = 17
#                 3102, Read_Reg2 = 1, Read_Data2 = 13, registers[Read_Reg2] = 13
#                 3102, Write: register[1] = 13
#                 3300, instruciton = 00000000001000000000000000001000
#                 3300, In1 = 13, In2 = 8, ALU_Result = 21
#                 3300, In1 = 13, In2 = 0, ALU_Result = 13
#                 3300, In1 = 13, In2 = 0, ALU_Result = 0
#                 3300, Read_Reg2 = 0, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 3300, ALUControl = 0000
#                 3301, PC = 13, PC_next = 14
#                 3500, instruciton = 10101100000000010000000000000010
#                 3500, In1 = 0, In2 = 13, ALU_Result = 0
#                 3500, In1 = 0, In2 = 2, ALU_Result = 0
#                 3500, In1 = 0, In2 = 2, ALU_Result = 2
#                 3500, Read_Reg2 = 1, Read_Data2 = 13, registers[Read_Reg2] = 13
#                 3500, ALUControl = 0010
#                 3501, PC = 14, PC_next = 15
#                 3700, instruciton = 00100000000000010000000000000111
#                 3700, In1 = 0, In2 = 7, ALU_Result = 7
#                 3700, ALUControl = 0010
#                 3701, PC = 15, PC_next = 16
#                 3702, Read_Reg2 = 1, Read_Data2 = 7, registers[Read_Reg2] = 7
#                 3702, Write: register[1] = 7
#                 3900, instruciton = 00100000000000010000000000001101
#                 3900, In1 = 0, In2 = 13, ALU_Result = 13
#                 3900, ALUControl = 0010
#                 3901, PC = 16, PC_next = 17
#                 3902, Read_Reg2 = 1, Read_Data2 = 13, registers[Read_Reg2] = 13
#                 3902, Write: register[1] = 13
#                 4100, instruciton = 00000000001000000000000000001000
#                 4100, In1 = 13, In2 = 8, ALU_Result = 21
#                 4100, In1 = 13, In2 = 0, ALU_Result = 13
#                 4100, In1 = 13, In2 = 0, ALU_Result = 0
#                 4100, Read_Reg2 = 0, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 4100, ALUControl = 0000
#                 4101, PC = 13, PC_next = 14
#                 4300, instruciton = 10101100000000010000000000000010
#                 4300, In1 = 0, In2 = 13, ALU_Result = 0
#                 4300, In1 = 0, In2 = 2, ALU_Result = 0
#                 4300, In1 = 0, In2 = 2, ALU_Result = 2
#                 4300, Read_Reg2 = 1, Read_Data2 = 13, registers[Read_Reg2] = 13
#                 4300, ALUControl = 0010
#                 4301, PC = 14, PC_next = 15
#                 4500, instruciton = 00100000000000010000000000000111
#                 4500, In1 = 0, In2 = 7, ALU_Result = 7
#                 4500, ALUControl = 0010
#                 4501, PC = 15, PC_next = 16
#                 4502, Read_Reg2 = 1, Read_Data2 = 7, registers[Read_Reg2] = 7
#                 4502, Write: register[1] = 7
#                 4700, instruciton = 00100000000000010000000000001101
#                 4700, In1 = 0, In2 = 13, ALU_Result = 13
#                 4700, ALUControl = 0010
#                 4701, PC = 16, PC_next = 17
#                 4702, Read_Reg2 = 1, Read_Data2 = 13, registers[Read_Reg2] = 13
#                 4702, Write: register[1] = 13
#                 4900, instruciton = 00000000001000000000000000001000
#                 4900, In1 = 13, In2 = 8, ALU_Result = 21
#                 4900, In1 = 13, In2 = 0, ALU_Result = 13
#                 4900, In1 = 13, In2 = 0, ALU_Result = 0
#                 4900, Read_Reg2 = 0, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 4900, ALUControl = 0000
#                 4901, PC = 13, PC_next = 14
#                 5100, instruciton = 10101100000000010000000000000010
#                 5100, In1 = 0, In2 = 13, ALU_Result = 0
#                 5100, In1 = 0, In2 = 2, ALU_Result = 0
#                 5100, In1 = 0, In2 = 2, ALU_Result = 2
#                 5100, Read_Reg2 = 1, Read_Data2 = 13, registers[Read_Reg2] = 13
#                 5100, ALUControl = 0010
#                 5101, PC = 14, PC_next = 15
#                 5300, instruciton = 00100000000000010000000000000111
#                 5300, In1 = 0, In2 = 7, ALU_Result = 7
#                 5300, ALUControl = 0010
#                 5301, PC = 15, PC_next = 16
#                 5302, Read_Reg2 = 1, Read_Data2 = 7, registers[Read_Reg2] = 7
#                 5302, Write: register[1] = 7
#                 5500, instruciton = 00100000000000010000000000001101
#                 5500, In1 = 0, In2 = 13, ALU_Result = 13
#                 5500, ALUControl = 0010
#                 5501, PC = 16, PC_next = 17
#                 5502, Read_Reg2 = 1, Read_Data2 = 13, registers[Read_Reg2] = 13
#                 5502, Write: register[1] = 13
#                 5700, instruciton = 00000000001000000000000000001000
#                 5700, In1 = 13, In2 = 8, ALU_Result = 21
#                 5700, In1 = 13, In2 = 0, ALU_Result = 13
#                 5700, In1 = 13, In2 = 0, ALU_Result = 0
#                 5700, Read_Reg2 = 0, Read_Data2 = 0, registers[Read_Reg2] = 0
#                 5700, ALUControl = 0000
#                 5701, PC = 13, PC_next = 14
#                 5900, instruciton = 10101100000000010000000000000010
#                 5900, In1 = 0, In2 = 13, ALU_Result = 0
#                 5900, In1 = 0, In2 = 2, ALU_Result = 0
#                 5900, In1 = 0, In2 = 2, ALU_Result = 2
#                 5900, Read_Reg2 = 1, Read_Data2 = 13, registers[Read_Reg2] = 13
#                 5900, ALUControl = 0010
#                 5901, PC = 14, PC_next = 15
#                 6100, instruciton = 00100000000000010000000000000111
#                 6100, In1 = 0, In2 = 7, ALU_Result = 7
#                 6100, ALUControl = 0010
#                 6101, PC = 15, PC_next = 16
#                 6102, Read_Reg2 = 1, Read_Data2 = 7, registers[Read_Reg2] = 7
#                 6102, Write: register[1] = 7
#                 6200 <<Simulation Complete>>
# ** Note: $stop    : E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/test.v(47)
#    Time: 6200 ns  Iteration: 0  Instance: /test
# Break in Module test at E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/test.v line 47
