ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"system_stm32wbxx.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SystemInit,"ax",%progbits
  18              		.align	1
  19              		.global	SystemInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	SystemInit:
  27              	.LFB950:
  28              		.file 1 "Core/Src/system_stm32wbxx.c"
   1:Core/Src/system_stm32wbxx.c **** /**
   2:Core/Src/system_stm32wbxx.c ****   ******************************************************************************
   3:Core/Src/system_stm32wbxx.c ****   * @file    system_stm32wbxx.c
   4:Core/Src/system_stm32wbxx.c ****   * @author  MCD Application Team
   5:Core/Src/system_stm32wbxx.c ****   * @brief   CMSIS Cortex Device Peripheral Access Layer System Source File
   6:Core/Src/system_stm32wbxx.c ****   *
   7:Core/Src/system_stm32wbxx.c ****   *   This file provides two functions and one global variable to be called from
   8:Core/Src/system_stm32wbxx.c ****   *   user application:
   9:Core/Src/system_stm32wbxx.c ****   *      - SystemInit(): This function is called at startup just after reset and
  10:Core/Src/system_stm32wbxx.c ****   *                      before branch to main program. This call is made inside
  11:Core/Src/system_stm32wbxx.c ****   *                      the "startup_stm32wbxx.s" file.
  12:Core/Src/system_stm32wbxx.c ****   *
  13:Core/Src/system_stm32wbxx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:Core/Src/system_stm32wbxx.c ****   *                                  by the user application to setup the SysTick
  15:Core/Src/system_stm32wbxx.c ****   *                                  timer or configure other parameters.
  16:Core/Src/system_stm32wbxx.c ****   *
  17:Core/Src/system_stm32wbxx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Core/Src/system_stm32wbxx.c ****   *                                 be called whenever the core clock is changed
  19:Core/Src/system_stm32wbxx.c ****   *                                 during program execution.
  20:Core/Src/system_stm32wbxx.c ****   *
  21:Core/Src/system_stm32wbxx.c ****   *   After each device reset the MSI (4 MHz) is used as system clock source.
  22:Core/Src/system_stm32wbxx.c ****   *   Then SystemInit() function is called, in "startup_stm32wbxx.s" file, to
  23:Core/Src/system_stm32wbxx.c ****   *   configure the system clock before to branch to main program.
  24:Core/Src/system_stm32wbxx.c ****   *
  25:Core/Src/system_stm32wbxx.c ****   *   This file configures the system clock as follows:
  26:Core/Src/system_stm32wbxx.c ****   *=============================================================================
  27:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  28:Core/Src/system_stm32wbxx.c ****   *        System Clock source                    | MSI
  29:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  30:Core/Src/system_stm32wbxx.c ****   *        SYSCLK(Hz)                             | 4000000
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s 			page 2


  31:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  32:Core/Src/system_stm32wbxx.c ****   *        HCLK(Hz)                               | 4000000
  33:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  34:Core/Src/system_stm32wbxx.c ****   *        AHB Prescaler                          | 1
  35:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  36:Core/Src/system_stm32wbxx.c ****   *        APB1 Prescaler                         | 1
  37:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  38:Core/Src/system_stm32wbxx.c ****   *        APB2 Prescaler                         | 1
  39:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  40:Core/Src/system_stm32wbxx.c ****   *        PLL_M                                  | 1
  41:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  42:Core/Src/system_stm32wbxx.c ****   *        PLL_N                                  | 8
  43:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  44:Core/Src/system_stm32wbxx.c ****   *        PLL_P                                  | 7
  45:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  46:Core/Src/system_stm32wbxx.c ****   *        PLL_Q                                  | 2
  47:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  48:Core/Src/system_stm32wbxx.c ****   *        PLL_R                                  | 2
  49:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  50:Core/Src/system_stm32wbxx.c ****   *        PLLSAI1_P                              | NA
  51:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  52:Core/Src/system_stm32wbxx.c ****   *        PLLSAI1_Q                              | NA
  53:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  54:Core/Src/system_stm32wbxx.c ****   *        PLLSAI1_R                              | NA
  55:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  56:Core/Src/system_stm32wbxx.c ****   *        Require 48MHz for USB OTG FS,          | Disabled
  57:Core/Src/system_stm32wbxx.c ****   *        SDIO and RNG clock                     |
  58:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  59:Core/Src/system_stm32wbxx.c ****   *=============================================================================
  60:Core/Src/system_stm32wbxx.c ****   ******************************************************************************
  61:Core/Src/system_stm32wbxx.c ****   * @attention
  62:Core/Src/system_stm32wbxx.c ****   *
  63:Core/Src/system_stm32wbxx.c ****   * Copyright (c) 2019-2021 STMicroelectronics.
  64:Core/Src/system_stm32wbxx.c ****   * All rights reserved.
  65:Core/Src/system_stm32wbxx.c ****   *
  66:Core/Src/system_stm32wbxx.c ****   * This software is licensed under terms that can be found in the LICENSE file
  67:Core/Src/system_stm32wbxx.c ****   * in the root directory of this software component.
  68:Core/Src/system_stm32wbxx.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  69:Core/Src/system_stm32wbxx.c ****   *
  70:Core/Src/system_stm32wbxx.c ****   ******************************************************************************
  71:Core/Src/system_stm32wbxx.c ****   */
  72:Core/Src/system_stm32wbxx.c **** 
  73:Core/Src/system_stm32wbxx.c **** /** @addtogroup CMSIS
  74:Core/Src/system_stm32wbxx.c ****   * @{
  75:Core/Src/system_stm32wbxx.c ****   */
  76:Core/Src/system_stm32wbxx.c **** 
  77:Core/Src/system_stm32wbxx.c **** /** @addtogroup stm32WBxx_system
  78:Core/Src/system_stm32wbxx.c ****   * @{
  79:Core/Src/system_stm32wbxx.c ****   */
  80:Core/Src/system_stm32wbxx.c **** 
  81:Core/Src/system_stm32wbxx.c **** /** @addtogroup stm32WBxx_System_Private_Includes
  82:Core/Src/system_stm32wbxx.c ****   * @{
  83:Core/Src/system_stm32wbxx.c ****   */
  84:Core/Src/system_stm32wbxx.c **** 
  85:Core/Src/system_stm32wbxx.c **** #include "stm32wbxx.h"
  86:Core/Src/system_stm32wbxx.c **** 
  87:Core/Src/system_stm32wbxx.c **** #if !defined  (HSE_VALUE)
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s 			page 3


  88:Core/Src/system_stm32wbxx.c ****   #define HSE_VALUE    (32000000UL) /*!< Value of the External oscillator in Hz */
  89:Core/Src/system_stm32wbxx.c **** #endif /* HSE_VALUE */
  90:Core/Src/system_stm32wbxx.c **** 
  91:Core/Src/system_stm32wbxx.c **** #if !defined  (MSI_VALUE)
  92:Core/Src/system_stm32wbxx.c ****    #define MSI_VALUE    (4000000UL) /*!< Value of the Internal oscillator in Hz*/
  93:Core/Src/system_stm32wbxx.c **** #endif /* MSI_VALUE */
  94:Core/Src/system_stm32wbxx.c **** 
  95:Core/Src/system_stm32wbxx.c **** #if !defined  (HSI_VALUE)
  96:Core/Src/system_stm32wbxx.c ****   #define HSI_VALUE    (16000000UL) /*!< Value of the Internal oscillator in Hz*/
  97:Core/Src/system_stm32wbxx.c **** #endif /* HSI_VALUE */
  98:Core/Src/system_stm32wbxx.c **** 
  99:Core/Src/system_stm32wbxx.c **** #if !defined  (LSI_VALUE) 
 100:Core/Src/system_stm32wbxx.c ****  #define LSI_VALUE  (32000UL)       /*!< Value of LSI in Hz*/
 101:Core/Src/system_stm32wbxx.c **** #endif /* LSI_VALUE */ 
 102:Core/Src/system_stm32wbxx.c **** 
 103:Core/Src/system_stm32wbxx.c **** #if !defined  (LSE_VALUE)
 104:Core/Src/system_stm32wbxx.c ****   #define LSE_VALUE    (32768UL)    /*!< Value of LSE in Hz*/
 105:Core/Src/system_stm32wbxx.c **** #endif /* LSE_VALUE */
 106:Core/Src/system_stm32wbxx.c **** 
 107:Core/Src/system_stm32wbxx.c **** /**
 108:Core/Src/system_stm32wbxx.c ****   * @}
 109:Core/Src/system_stm32wbxx.c ****   */
 110:Core/Src/system_stm32wbxx.c **** 
 111:Core/Src/system_stm32wbxx.c **** /** @addtogroup STM32WBxx_System_Private_TypesDefinitions
 112:Core/Src/system_stm32wbxx.c ****   * @{
 113:Core/Src/system_stm32wbxx.c ****   */
 114:Core/Src/system_stm32wbxx.c **** 
 115:Core/Src/system_stm32wbxx.c **** /**
 116:Core/Src/system_stm32wbxx.c ****   * @}
 117:Core/Src/system_stm32wbxx.c ****   */
 118:Core/Src/system_stm32wbxx.c **** 
 119:Core/Src/system_stm32wbxx.c **** /** @addtogroup STM32WBxx_System_Private_Defines
 120:Core/Src/system_stm32wbxx.c ****   * @{
 121:Core/Src/system_stm32wbxx.c ****   */
 122:Core/Src/system_stm32wbxx.c **** 
 123:Core/Src/system_stm32wbxx.c **** /* Note: Following vector table addresses must be defined in line with linker
 124:Core/Src/system_stm32wbxx.c ****          configuration. */
 125:Core/Src/system_stm32wbxx.c **** /*!< Uncomment the following line if you need to relocate CPU1 CM4 and/or CPU2
 126:Core/Src/system_stm32wbxx.c ****      CM0+ vector table anywhere in Sram or Flash. Else vector table will be kept
 127:Core/Src/system_stm32wbxx.c ****      at address 0x00 which correspond to automatic remap of boot address selected */
 128:Core/Src/system_stm32wbxx.c **** /* #define USER_VECT_TAB_ADDRESS */
 129:Core/Src/system_stm32wbxx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 130:Core/Src/system_stm32wbxx.c ****  /*!< Uncomment this line for user vector table remap in Sram else user remap
 131:Core/Src/system_stm32wbxx.c ****       will be done in Flash. */
 132:Core/Src/system_stm32wbxx.c **** /* #define VECT_TAB_SRAM */
 133:Core/Src/system_stm32wbxx.c **** #if defined(VECT_TAB_SRAM)
 134:Core/Src/system_stm32wbxx.c **** #define VECT_TAB_BASE_ADDRESS   SRAM1_BASE      /*!< Vector Table base address field.
 135:Core/Src/system_stm32wbxx.c ****                                                      This value must be a multiple of 0x200. */
 136:Core/Src/system_stm32wbxx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
 137:Core/Src/system_stm32wbxx.c ****                                                      This value must be a multiple of 0x200. */
 138:Core/Src/system_stm32wbxx.c **** #else
 139:Core/Src/system_stm32wbxx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BASE      /*!< Vector Table base address field.
 140:Core/Src/system_stm32wbxx.c ****                                                      This value must be a multiple of 0x200. */
 141:Core/Src/system_stm32wbxx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
 142:Core/Src/system_stm32wbxx.c ****                                                      This value must be a multiple of 0x200. */
 143:Core/Src/system_stm32wbxx.c **** #endif
 144:Core/Src/system_stm32wbxx.c **** #endif
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s 			page 4


 145:Core/Src/system_stm32wbxx.c **** 
 146:Core/Src/system_stm32wbxx.c **** /**
 147:Core/Src/system_stm32wbxx.c ****   * @}
 148:Core/Src/system_stm32wbxx.c ****   */
 149:Core/Src/system_stm32wbxx.c **** 
 150:Core/Src/system_stm32wbxx.c **** /** @addtogroup STM32WBxx_System_Private_Macros
 151:Core/Src/system_stm32wbxx.c ****   * @{
 152:Core/Src/system_stm32wbxx.c ****   */
 153:Core/Src/system_stm32wbxx.c **** 
 154:Core/Src/system_stm32wbxx.c **** /**
 155:Core/Src/system_stm32wbxx.c ****   * @}
 156:Core/Src/system_stm32wbxx.c ****   */
 157:Core/Src/system_stm32wbxx.c **** 
 158:Core/Src/system_stm32wbxx.c **** /** @addtogroup STM32WBxx_System_Private_Variables
 159:Core/Src/system_stm32wbxx.c ****   * @{
 160:Core/Src/system_stm32wbxx.c ****   */
 161:Core/Src/system_stm32wbxx.c ****   /* The SystemCoreClock variable is updated in three ways:
 162:Core/Src/system_stm32wbxx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 163:Core/Src/system_stm32wbxx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 164:Core/Src/system_stm32wbxx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 165:Core/Src/system_stm32wbxx.c ****          Note: If you use this function to configure the system clock; then there
 166:Core/Src/system_stm32wbxx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 167:Core/Src/system_stm32wbxx.c ****                variable is updated automatically.
 168:Core/Src/system_stm32wbxx.c ****   */
 169:Core/Src/system_stm32wbxx.c ****   uint32_t SystemCoreClock  = 4000000UL ; /*CPU1: M4 on MSI clock after startup (4MHz)*/
 170:Core/Src/system_stm32wbxx.c **** 
 171:Core/Src/system_stm32wbxx.c ****   const uint32_t AHBPrescTable[16UL] = {1UL, 3UL, 5UL, 1UL, 1UL, 6UL, 10UL, 32UL, 2UL, 4UL, 8UL, 16
 172:Core/Src/system_stm32wbxx.c **** 
 173:Core/Src/system_stm32wbxx.c ****   const uint32_t APBPrescTable[8UL]  = {0UL, 0UL, 0UL, 0UL, 1UL, 2UL, 3UL, 4UL};
 174:Core/Src/system_stm32wbxx.c **** 
 175:Core/Src/system_stm32wbxx.c ****   const uint32_t MSIRangeTable[16UL] = {100000UL, 200000UL, 400000UL, 800000UL, 1000000UL, 2000000U
 176:Core/Src/system_stm32wbxx.c ****                                       4000000UL, 8000000UL, 16000000UL, 24000000UL, 32000000UL, 480
 177:Core/Src/system_stm32wbxx.c **** 
 178:Core/Src/system_stm32wbxx.c **** #if defined(STM32WB55xx) || defined(STM32WB5Mxx) || defined(STM32WB35xx) || defined (STM32WB15xx)
 179:Core/Src/system_stm32wbxx.c ****   const uint32_t SmpsPrescalerTable[4UL][6UL]={{1UL,3UL,2UL,2UL,1UL,2UL}, \
 180:Core/Src/system_stm32wbxx.c ****                                         {2UL,6UL,4UL,3UL,2UL,4UL}, \
 181:Core/Src/system_stm32wbxx.c ****                                         {4UL,12UL,8UL,6UL,4UL,8UL}, \
 182:Core/Src/system_stm32wbxx.c ****                                         {4UL,12UL,8UL,6UL,4UL,8UL}};
 183:Core/Src/system_stm32wbxx.c **** #endif
 184:Core/Src/system_stm32wbxx.c **** 
 185:Core/Src/system_stm32wbxx.c **** /**
 186:Core/Src/system_stm32wbxx.c ****   * @}
 187:Core/Src/system_stm32wbxx.c ****   */
 188:Core/Src/system_stm32wbxx.c **** 
 189:Core/Src/system_stm32wbxx.c **** /** @addtogroup STM32WBxx_System_Private_FunctionPrototypes
 190:Core/Src/system_stm32wbxx.c ****   * @{
 191:Core/Src/system_stm32wbxx.c ****   */
 192:Core/Src/system_stm32wbxx.c **** 
 193:Core/Src/system_stm32wbxx.c **** /**
 194:Core/Src/system_stm32wbxx.c ****   * @}
 195:Core/Src/system_stm32wbxx.c ****   */
 196:Core/Src/system_stm32wbxx.c **** 
 197:Core/Src/system_stm32wbxx.c **** /** @addtogroup STM32WBxx_System_Private_Functions
 198:Core/Src/system_stm32wbxx.c ****   * @{
 199:Core/Src/system_stm32wbxx.c ****   */
 200:Core/Src/system_stm32wbxx.c **** 
 201:Core/Src/system_stm32wbxx.c **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s 			page 5


 202:Core/Src/system_stm32wbxx.c ****   * @brief  Setup the microcontroller system.
 203:Core/Src/system_stm32wbxx.c ****   * @param  None
 204:Core/Src/system_stm32wbxx.c ****   * @retval None
 205:Core/Src/system_stm32wbxx.c ****   */
 206:Core/Src/system_stm32wbxx.c **** void SystemInit(void)
 207:Core/Src/system_stm32wbxx.c **** {
  29              		.loc 1 207 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 208:Core/Src/system_stm32wbxx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 209:Core/Src/system_stm32wbxx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 210:Core/Src/system_stm32wbxx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
 211:Core/Src/system_stm32wbxx.c **** #endif
 212:Core/Src/system_stm32wbxx.c **** 
 213:Core/Src/system_stm32wbxx.c ****   /* FPU settings ------------------------------------------------------------*/
 214:Core/Src/system_stm32wbxx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 215:Core/Src/system_stm32wbxx.c ****     SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
  34              		.loc 1 215 5 view .LVU1
  35              		.loc 1 215 16 is_stmt 0 view .LVU2
  36 0000 164A     		ldr	r2, .L2
  37 0002 D2F88830 		ldr	r3, [r2, #136]
  38 0006 43F47003 		orr	r3, r3, #15728640
  39 000a C2F88830 		str	r3, [r2, #136]
 216:Core/Src/system_stm32wbxx.c ****   #endif
 217:Core/Src/system_stm32wbxx.c ****   
 218:Core/Src/system_stm32wbxx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 219:Core/Src/system_stm32wbxx.c ****   /* Set MSION bit */
 220:Core/Src/system_stm32wbxx.c ****   RCC->CR |= RCC_CR_MSION;
  40              		.loc 1 220 3 is_stmt 1 view .LVU3
  41              		.loc 1 220 11 is_stmt 0 view .LVU4
  42 000e 4FF0B043 		mov	r3, #1476395008
  43 0012 1A68     		ldr	r2, [r3]
  44 0014 42F00102 		orr	r2, r2, #1
  45 0018 1A60     		str	r2, [r3]
 221:Core/Src/system_stm32wbxx.c **** 
 222:Core/Src/system_stm32wbxx.c ****   /* Reset CFGR register */
 223:Core/Src/system_stm32wbxx.c ****   RCC->CFGR = 0x00070000U;
  46              		.loc 1 223 3 is_stmt 1 view .LVU5
  47              		.loc 1 223 13 is_stmt 0 view .LVU6
  48 001a 4FF4E022 		mov	r2, #458752
  49 001e 9A60     		str	r2, [r3, #8]
 224:Core/Src/system_stm32wbxx.c **** 
 225:Core/Src/system_stm32wbxx.c ****   /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
 226:Core/Src/system_stm32wbxx.c ****   RCC->CR &= (uint32_t)0xFAF6FEFBU;
  50              		.loc 1 226 3 is_stmt 1 view .LVU7
  51              		.loc 1 226 11 is_stmt 0 view .LVU8
  52 0020 1968     		ldr	r1, [r3]
  53 0022 A2F1A262 		sub	r2, r2, #84934656
  54 0026 A2F20512 		subw	r2, r2, #261
  55 002a 0A40     		ands	r2, r2, r1
  56 002c 1A60     		str	r2, [r3]
 227:Core/Src/system_stm32wbxx.c **** 
 228:Core/Src/system_stm32wbxx.c ****   /*!< Reset LSI1 and LSI2 bits */
 229:Core/Src/system_stm32wbxx.c ****   RCC->CSR &= (uint32_t)0xFFFFFFFAU;
  57              		.loc 1 229 3 is_stmt 1 view .LVU9
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s 			page 6


  58              		.loc 1 229 12 is_stmt 0 view .LVU10
  59 002e D3F89420 		ldr	r2, [r3, #148]
  60 0032 22F00502 		bic	r2, r2, #5
  61 0036 C3F89420 		str	r2, [r3, #148]
 230:Core/Src/system_stm32wbxx.c ****   
 231:Core/Src/system_stm32wbxx.c ****   /*!< Reset HSI48ON  bit */
 232:Core/Src/system_stm32wbxx.c ****   RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
  62              		.loc 1 232 3 is_stmt 1 view .LVU11
  63              		.loc 1 232 14 is_stmt 0 view .LVU12
  64 003a D3F89820 		ldr	r2, [r3, #152]
  65 003e 22F00102 		bic	r2, r2, #1
  66 0042 C3F89820 		str	r2, [r3, #152]
 233:Core/Src/system_stm32wbxx.c ****     
 234:Core/Src/system_stm32wbxx.c ****   /* Reset PLLCFGR register */
 235:Core/Src/system_stm32wbxx.c ****   RCC->PLLCFGR = 0x22041000U;
  67              		.loc 1 235 3 is_stmt 1 view .LVU13
  68              		.loc 1 235 16 is_stmt 0 view .LVU14
  69 0046 064A     		ldr	r2, .L2+4
  70 0048 DA60     		str	r2, [r3, #12]
 236:Core/Src/system_stm32wbxx.c **** 
 237:Core/Src/system_stm32wbxx.c **** #if defined(STM32WB55xx) || defined(STM32WB5Mxx)
 238:Core/Src/system_stm32wbxx.c ****   /* Reset PLLSAI1CFGR register */
 239:Core/Src/system_stm32wbxx.c ****   RCC->PLLSAI1CFGR = 0x22041000U;
  71              		.loc 1 239 3 is_stmt 1 view .LVU15
  72              		.loc 1 239 20 is_stmt 0 view .LVU16
  73 004a 1A61     		str	r2, [r3, #16]
 240:Core/Src/system_stm32wbxx.c **** #endif
 241:Core/Src/system_stm32wbxx.c ****   
 242:Core/Src/system_stm32wbxx.c ****   /* Reset HSEBYP bit */
 243:Core/Src/system_stm32wbxx.c ****   RCC->CR &= 0xFFFBFFFFU;
  74              		.loc 1 243 3 is_stmt 1 view .LVU17
  75              		.loc 1 243 11 is_stmt 0 view .LVU18
  76 004c 1A68     		ldr	r2, [r3]
  77 004e 22F48022 		bic	r2, r2, #262144
  78 0052 1A60     		str	r2, [r3]
 244:Core/Src/system_stm32wbxx.c **** 
 245:Core/Src/system_stm32wbxx.c ****   /* Disable all interrupts */
 246:Core/Src/system_stm32wbxx.c ****   RCC->CIER = 0x00000000;
  79              		.loc 1 246 3 is_stmt 1 view .LVU19
  80              		.loc 1 246 13 is_stmt 0 view .LVU20
  81 0054 0022     		movs	r2, #0
  82 0056 9A61     		str	r2, [r3, #24]
 247:Core/Src/system_stm32wbxx.c **** }
  83              		.loc 1 247 1 view .LVU21
  84 0058 7047     		bx	lr
  85              	.L3:
  86 005a 00BF     		.align	2
  87              	.L2:
  88 005c 00ED00E0 		.word	-536810240
  89 0060 00100422 		.word	570691584
  90              		.cfi_endproc
  91              	.LFE950:
  93              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  94              		.align	1
  95              		.global	SystemCoreClockUpdate
  96              		.syntax unified
  97              		.thumb
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s 			page 7


  98              		.thumb_func
  99              		.fpu fpv4-sp-d16
 101              	SystemCoreClockUpdate:
 102              	.LFB951:
 248:Core/Src/system_stm32wbxx.c **** 
 249:Core/Src/system_stm32wbxx.c **** /**
 250:Core/Src/system_stm32wbxx.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 251:Core/Src/system_stm32wbxx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 252:Core/Src/system_stm32wbxx.c ****   *         be used by the user application to setup the SysTick timer or configure
 253:Core/Src/system_stm32wbxx.c ****   *         other parameters.
 254:Core/Src/system_stm32wbxx.c ****   *
 255:Core/Src/system_stm32wbxx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 256:Core/Src/system_stm32wbxx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 257:Core/Src/system_stm32wbxx.c ****   *         based on this variable will be incorrect.
 258:Core/Src/system_stm32wbxx.c ****   *
 259:Core/Src/system_stm32wbxx.c ****   * @note   - The system frequency computed by this function is not the real
 260:Core/Src/system_stm32wbxx.c ****   *           frequency in the chip. It is calculated based on the predefined
 261:Core/Src/system_stm32wbxx.c ****   *           constant and the selected clock source:
 262:Core/Src/system_stm32wbxx.c ****   *
 263:Core/Src/system_stm32wbxx.c ****   *           - If SYSCLK source is MSI, SystemCoreClock will contain the MSI_VALUE(*)
 264:Core/Src/system_stm32wbxx.c ****   *
 265:Core/Src/system_stm32wbxx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**)
 266:Core/Src/system_stm32wbxx.c ****   *
 267:Core/Src/system_stm32wbxx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
 268:Core/Src/system_stm32wbxx.c ****   *
 269:Core/Src/system_stm32wbxx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(***)
 270:Core/Src/system_stm32wbxx.c ****   *             or HSI_VALUE(*) or MSI_VALUE(*) multiplied/divided by the PLL factors.
 271:Core/Src/system_stm32wbxx.c ****   *
 272:Core/Src/system_stm32wbxx.c ****   *         (*) MSI_VALUE is a constant defined in stm32wbxx_hal.h file (default value
 273:Core/Src/system_stm32wbxx.c ****   *             4 MHz) but the real value may vary depending on the variations
 274:Core/Src/system_stm32wbxx.c ****   *             in voltage and temperature.
 275:Core/Src/system_stm32wbxx.c ****   *
 276:Core/Src/system_stm32wbxx.c ****   *         (**) HSI_VALUE is a constant defined in stm32wbxx_hal_conf.h file (default value
 277:Core/Src/system_stm32wbxx.c ****   *              16 MHz) but the real value may vary depending on the variations
 278:Core/Src/system_stm32wbxx.c ****   *              in voltage and temperature.
 279:Core/Src/system_stm32wbxx.c ****   *
 280:Core/Src/system_stm32wbxx.c ****   *         (***) HSE_VALUE is a constant defined in stm32wbxx_hal_conf.h file (default value
 281:Core/Src/system_stm32wbxx.c ****   *              32 MHz), user has to ensure that HSE_VALUE is same as the real
 282:Core/Src/system_stm32wbxx.c ****   *              frequency of the crystal used. Otherwise, this function may
 283:Core/Src/system_stm32wbxx.c ****   *              have wrong result.
 284:Core/Src/system_stm32wbxx.c ****   *
 285:Core/Src/system_stm32wbxx.c ****   *         - The result of this function could be not correct when using fractional
 286:Core/Src/system_stm32wbxx.c ****   *           value for HSE crystal.
 287:Core/Src/system_stm32wbxx.c ****   *
 288:Core/Src/system_stm32wbxx.c ****   * @param  None
 289:Core/Src/system_stm32wbxx.c ****   * @retval None
 290:Core/Src/system_stm32wbxx.c ****   */
 291:Core/Src/system_stm32wbxx.c **** void SystemCoreClockUpdate(void)
 292:Core/Src/system_stm32wbxx.c **** {
 103              		.loc 1 292 1 is_stmt 1 view -0
 104              		.cfi_startproc
 105              		@ args = 0, pretend = 0, frame = 0
 106              		@ frame_needed = 0, uses_anonymous_args = 0
 107              		@ link register save eliminated.
 293:Core/Src/system_stm32wbxx.c ****   uint32_t tmp, msirange, pllvco, pllr, pllsource , pllm;
 108              		.loc 1 293 3 view .LVU23
 294:Core/Src/system_stm32wbxx.c **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s 			page 8


 295:Core/Src/system_stm32wbxx.c ****   /* Get MSI Range frequency--------------------------------------------------*/
 296:Core/Src/system_stm32wbxx.c **** 
 297:Core/Src/system_stm32wbxx.c ****   /*MSI frequency range in Hz*/
 298:Core/Src/system_stm32wbxx.c ****   msirange = MSIRangeTable[(RCC->CR & RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos];
 109              		.loc 1 298 3 view .LVU24
 110              		.loc 1 298 32 is_stmt 0 view .LVU25
 111 0000 4FF0B042 		mov	r2, #1476395008
 112 0004 1368     		ldr	r3, [r2]
 113              		.loc 1 298 56 view .LVU26
 114 0006 C3F30313 		ubfx	r3, r3, #4, #4
 115              		.loc 1 298 12 view .LVU27
 116 000a 2949     		ldr	r1, .L17
 117 000c 51F82310 		ldr	r1, [r1, r3, lsl #2]
 118              	.LVL0:
 299:Core/Src/system_stm32wbxx.c **** 
 300:Core/Src/system_stm32wbxx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 301:Core/Src/system_stm32wbxx.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 119              		.loc 1 301 3 is_stmt 1 view .LVU28
 120              		.loc 1 301 14 is_stmt 0 view .LVU29
 121 0010 9368     		ldr	r3, [r2, #8]
 122              		.loc 1 301 21 view .LVU30
 123 0012 03F00C03 		and	r3, r3, #12
 124 0016 0C2B     		cmp	r3, #12
 125 0018 46D8     		bhi	.L5
 126 001a DFE803F0 		tbb	[pc, r3]
 127              	.L7:
 128 001e 07       		.byte	(.L10-.L7)/2
 129 001f 45       		.byte	(.L5-.L7)/2
 130 0020 45       		.byte	(.L5-.L7)/2
 131 0021 45       		.byte	(.L5-.L7)/2
 132 0022 17       		.byte	(.L9-.L7)/2
 133 0023 45       		.byte	(.L5-.L7)/2
 134 0024 45       		.byte	(.L5-.L7)/2
 135 0025 45       		.byte	(.L5-.L7)/2
 136 0026 1B       		.byte	(.L8-.L7)/2
 137 0027 45       		.byte	(.L5-.L7)/2
 138 0028 45       		.byte	(.L5-.L7)/2
 139 0029 45       		.byte	(.L5-.L7)/2
 140 002a 1F       		.byte	(.L6-.L7)/2
 141 002b 00       		.p2align 1
 142              	.L10:
 302:Core/Src/system_stm32wbxx.c ****   {
 303:Core/Src/system_stm32wbxx.c ****     case 0x00:   /* MSI used as system clock source */
 304:Core/Src/system_stm32wbxx.c ****       SystemCoreClock = msirange;
 143              		.loc 1 304 7 is_stmt 1 view .LVU31
 144              		.loc 1 304 23 is_stmt 0 view .LVU32
 145 002c 214B     		ldr	r3, .L17+4
 146 002e 1960     		str	r1, [r3]
 305:Core/Src/system_stm32wbxx.c ****       break;
 147              		.loc 1 305 7 is_stmt 1 view .LVU33
 148              	.LVL1:
 149              	.L11:
 306:Core/Src/system_stm32wbxx.c **** 
 307:Core/Src/system_stm32wbxx.c ****     case 0x04:  /* HSI used as system clock source */
 308:Core/Src/system_stm32wbxx.c ****       /* HSI used as system clock source */
 309:Core/Src/system_stm32wbxx.c ****         SystemCoreClock = HSI_VALUE;
 310:Core/Src/system_stm32wbxx.c ****       break;
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s 			page 9


 311:Core/Src/system_stm32wbxx.c **** 
 312:Core/Src/system_stm32wbxx.c ****     case 0x08:  /* HSE used as system clock source */
 313:Core/Src/system_stm32wbxx.c ****       SystemCoreClock = HSE_VALUE;
 314:Core/Src/system_stm32wbxx.c ****       break;
 315:Core/Src/system_stm32wbxx.c **** 
 316:Core/Src/system_stm32wbxx.c ****     case 0x0C: /* PLL used as system clock  source */
 317:Core/Src/system_stm32wbxx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
 318:Core/Src/system_stm32wbxx.c ****          SYSCLK = PLL_VCO / PLLR
 319:Core/Src/system_stm32wbxx.c ****          */
 320:Core/Src/system_stm32wbxx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 321:Core/Src/system_stm32wbxx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL ;
 322:Core/Src/system_stm32wbxx.c **** 
 323:Core/Src/system_stm32wbxx.c ****       if(pllsource == 0x02UL) /* HSI used as PLL clock source */
 324:Core/Src/system_stm32wbxx.c ****       {
 325:Core/Src/system_stm32wbxx.c ****         pllvco = (HSI_VALUE / pllm);
 326:Core/Src/system_stm32wbxx.c ****       }
 327:Core/Src/system_stm32wbxx.c ****       else if(pllsource == 0x03UL) /* HSE used as PLL clock source */
 328:Core/Src/system_stm32wbxx.c ****       {
 329:Core/Src/system_stm32wbxx.c ****         pllvco = (HSE_VALUE / pllm);
 330:Core/Src/system_stm32wbxx.c ****       }
 331:Core/Src/system_stm32wbxx.c ****       else /* MSI used as PLL clock source */
 332:Core/Src/system_stm32wbxx.c ****       {
 333:Core/Src/system_stm32wbxx.c ****         pllvco = (msirange / pllm);
 334:Core/Src/system_stm32wbxx.c ****       }
 335:Core/Src/system_stm32wbxx.c ****       
 336:Core/Src/system_stm32wbxx.c ****       pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 337:Core/Src/system_stm32wbxx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 338:Core/Src/system_stm32wbxx.c ****       
 339:Core/Src/system_stm32wbxx.c ****       SystemCoreClock = pllvco/pllr;
 340:Core/Src/system_stm32wbxx.c ****       break;
 341:Core/Src/system_stm32wbxx.c **** 
 342:Core/Src/system_stm32wbxx.c ****     default:
 343:Core/Src/system_stm32wbxx.c ****       SystemCoreClock = msirange;
 344:Core/Src/system_stm32wbxx.c ****       break;
 345:Core/Src/system_stm32wbxx.c ****   }
 346:Core/Src/system_stm32wbxx.c ****   
 347:Core/Src/system_stm32wbxx.c ****   /* Compute HCLK clock frequency --------------------------------------------*/
 348:Core/Src/system_stm32wbxx.c ****   /* Get HCLK1 prescaler */
 349:Core/Src/system_stm32wbxx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 150              		.loc 1 349 3 view .LVU34
 151              		.loc 1 349 28 is_stmt 0 view .LVU35
 152 0030 4FF0B043 		mov	r3, #1476395008
 153 0034 9B68     		ldr	r3, [r3, #8]
 154              		.loc 1 349 52 view .LVU36
 155 0036 C3F30313 		ubfx	r3, r3, #4, #4
 156              		.loc 1 349 7 view .LVU37
 157 003a 1F4A     		ldr	r2, .L17+8
 158 003c 52F82310 		ldr	r1, [r2, r3, lsl #2]
 159              	.LVL2:
 350:Core/Src/system_stm32wbxx.c ****   /* HCLK clock frequency */
 351:Core/Src/system_stm32wbxx.c ****   SystemCoreClock = SystemCoreClock / tmp;
 160              		.loc 1 351 3 is_stmt 1 view .LVU38
 161              		.loc 1 351 37 is_stmt 0 view .LVU39
 162 0040 1C4A     		ldr	r2, .L17+4
 163 0042 1368     		ldr	r3, [r2]
 164 0044 B3FBF1F3 		udiv	r3, r3, r1
 165              		.loc 1 351 19 view .LVU40
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s 			page 10


 166 0048 1360     		str	r3, [r2]
 352:Core/Src/system_stm32wbxx.c **** 
 353:Core/Src/system_stm32wbxx.c **** }
 167              		.loc 1 353 1 view .LVU41
 168 004a 7047     		bx	lr
 169              	.LVL3:
 170              	.L9:
 309:Core/Src/system_stm32wbxx.c ****       break;
 171              		.loc 1 309 9 is_stmt 1 view .LVU42
 309:Core/Src/system_stm32wbxx.c ****       break;
 172              		.loc 1 309 25 is_stmt 0 view .LVU43
 173 004c 194B     		ldr	r3, .L17+4
 174 004e 1B4A     		ldr	r2, .L17+12
 175 0050 1A60     		str	r2, [r3]
 310:Core/Src/system_stm32wbxx.c **** 
 176              		.loc 1 310 7 is_stmt 1 view .LVU44
 177 0052 EDE7     		b	.L11
 178              	.L8:
 313:Core/Src/system_stm32wbxx.c ****       break;
 179              		.loc 1 313 7 view .LVU45
 313:Core/Src/system_stm32wbxx.c ****       break;
 180              		.loc 1 313 23 is_stmt 0 view .LVU46
 181 0054 174B     		ldr	r3, .L17+4
 182 0056 1A4A     		ldr	r2, .L17+16
 183 0058 1A60     		str	r2, [r3]
 314:Core/Src/system_stm32wbxx.c **** 
 184              		.loc 1 314 7 is_stmt 1 view .LVU47
 185 005a E9E7     		b	.L11
 186              	.L6:
 320:Core/Src/system_stm32wbxx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL ;
 187              		.loc 1 320 7 view .LVU48
 320:Core/Src/system_stm32wbxx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL ;
 188              		.loc 1 320 23 is_stmt 0 view .LVU49
 189 005c 4FF0B043 		mov	r3, #1476395008
 190 0060 DA68     		ldr	r2, [r3, #12]
 320:Core/Src/system_stm32wbxx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL ;
 191              		.loc 1 320 17 view .LVU50
 192 0062 02F00302 		and	r2, r2, #3
 193              	.LVL4:
 321:Core/Src/system_stm32wbxx.c **** 
 194              		.loc 1 321 7 is_stmt 1 view .LVU51
 321:Core/Src/system_stm32wbxx.c **** 
 195              		.loc 1 321 19 is_stmt 0 view .LVU52
 196 0066 DB68     		ldr	r3, [r3, #12]
 321:Core/Src/system_stm32wbxx.c **** 
 197              		.loc 1 321 49 view .LVU53
 198 0068 C3F30213 		ubfx	r3, r3, #4, #3
 321:Core/Src/system_stm32wbxx.c **** 
 199              		.loc 1 321 12 view .LVU54
 200 006c 0133     		adds	r3, r3, #1
 201              	.LVL5:
 323:Core/Src/system_stm32wbxx.c ****       {
 202              		.loc 1 323 7 is_stmt 1 view .LVU55
 323:Core/Src/system_stm32wbxx.c ****       {
 203              		.loc 1 323 9 is_stmt 0 view .LVU56
 204 006e 022A     		cmp	r2, #2
 205 0070 12D0     		beq	.L15
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s 			page 11


 327:Core/Src/system_stm32wbxx.c ****       {
 206              		.loc 1 327 12 is_stmt 1 view .LVU57
 327:Core/Src/system_stm32wbxx.c ****       {
 207              		.loc 1 327 14 is_stmt 0 view .LVU58
 208 0072 032A     		cmp	r2, #3
 209 0074 14D0     		beq	.L16
 333:Core/Src/system_stm32wbxx.c ****       }
 210              		.loc 1 333 9 is_stmt 1 view .LVU59
 333:Core/Src/system_stm32wbxx.c ****       }
 211              		.loc 1 333 16 is_stmt 0 view .LVU60
 212 0076 B1FBF3F3 		udiv	r3, r1, r3
 213              	.LVL6:
 214              	.L13:
 336:Core/Src/system_stm32wbxx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 215              		.loc 1 336 7 is_stmt 1 view .LVU61
 336:Core/Src/system_stm32wbxx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 216              		.loc 1 336 30 is_stmt 0 view .LVU62
 217 007a 4FF0B041 		mov	r1, #1476395008
 218              	.LVL7:
 336:Core/Src/system_stm32wbxx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 219              		.loc 1 336 30 view .LVU63
 220 007e CA68     		ldr	r2, [r1, #12]
 336:Core/Src/system_stm32wbxx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 221              		.loc 1 336 60 view .LVU64
 222 0080 C2F30622 		ubfx	r2, r2, #8, #7
 336:Core/Src/system_stm32wbxx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 223              		.loc 1 336 14 view .LVU65
 224 0084 03FB02F3 		mul	r3, r3, r2
 225              	.LVL8:
 337:Core/Src/system_stm32wbxx.c ****       
 226              		.loc 1 337 7 is_stmt 1 view .LVU66
 337:Core/Src/system_stm32wbxx.c ****       
 227              		.loc 1 337 20 is_stmt 0 view .LVU67
 228 0088 CA68     		ldr	r2, [r1, #12]
 337:Core/Src/system_stm32wbxx.c ****       
 229              		.loc 1 337 50 view .LVU68
 230 008a 520F     		lsrs	r2, r2, #29
 337:Core/Src/system_stm32wbxx.c ****       
 231              		.loc 1 337 12 view .LVU69
 232 008c 0132     		adds	r2, r2, #1
 233              	.LVL9:
 339:Core/Src/system_stm32wbxx.c ****       break;
 234              		.loc 1 339 7 is_stmt 1 view .LVU70
 339:Core/Src/system_stm32wbxx.c ****       break;
 235              		.loc 1 339 31 is_stmt 0 view .LVU71
 236 008e B3FBF2F3 		udiv	r3, r3, r2
 237              	.LVL10:
 339:Core/Src/system_stm32wbxx.c ****       break;
 238              		.loc 1 339 23 view .LVU72
 239 0092 084A     		ldr	r2, .L17+4
 240              	.LVL11:
 339:Core/Src/system_stm32wbxx.c ****       break;
 241              		.loc 1 339 23 view .LVU73
 242 0094 1360     		str	r3, [r2]
 340:Core/Src/system_stm32wbxx.c **** 
 243              		.loc 1 340 7 is_stmt 1 view .LVU74
 244 0096 CBE7     		b	.L11
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s 			page 12


 245              	.LVL12:
 246              	.L15:
 325:Core/Src/system_stm32wbxx.c ****       }
 247              		.loc 1 325 9 view .LVU75
 325:Core/Src/system_stm32wbxx.c ****       }
 248              		.loc 1 325 16 is_stmt 0 view .LVU76
 249 0098 084A     		ldr	r2, .L17+12
 250              	.LVL13:
 325:Core/Src/system_stm32wbxx.c ****       }
 251              		.loc 1 325 16 view .LVU77
 252 009a B2FBF3F3 		udiv	r3, r2, r3
 253              	.LVL14:
 325:Core/Src/system_stm32wbxx.c ****       }
 254              		.loc 1 325 16 view .LVU78
 255 009e ECE7     		b	.L13
 256              	.LVL15:
 257              	.L16:
 329:Core/Src/system_stm32wbxx.c ****       }
 258              		.loc 1 329 9 is_stmt 1 view .LVU79
 329:Core/Src/system_stm32wbxx.c ****       }
 259              		.loc 1 329 16 is_stmt 0 view .LVU80
 260 00a0 074A     		ldr	r2, .L17+16
 261              	.LVL16:
 329:Core/Src/system_stm32wbxx.c ****       }
 262              		.loc 1 329 16 view .LVU81
 263 00a2 B2FBF3F3 		udiv	r3, r2, r3
 264              	.LVL17:
 329:Core/Src/system_stm32wbxx.c ****       }
 265              		.loc 1 329 16 view .LVU82
 266 00a6 E8E7     		b	.L13
 267              	.LVL18:
 268              	.L5:
 343:Core/Src/system_stm32wbxx.c ****       break;
 269              		.loc 1 343 7 is_stmt 1 view .LVU83
 343:Core/Src/system_stm32wbxx.c ****       break;
 270              		.loc 1 343 23 is_stmt 0 view .LVU84
 271 00a8 024B     		ldr	r3, .L17+4
 272 00aa 1960     		str	r1, [r3]
 344:Core/Src/system_stm32wbxx.c ****   }
 273              		.loc 1 344 7 is_stmt 1 view .LVU85
 274 00ac C0E7     		b	.L11
 275              	.L18:
 276 00ae 00BF     		.align	2
 277              	.L17:
 278 00b0 00000000 		.word	.LANCHOR0
 279 00b4 00000000 		.word	.LANCHOR1
 280 00b8 00000000 		.word	.LANCHOR2
 281 00bc 0024F400 		.word	16000000
 282 00c0 0048E801 		.word	32000000
 283              		.cfi_endproc
 284              	.LFE951:
 286              		.global	SmpsPrescalerTable
 287              		.global	MSIRangeTable
 288              		.global	APBPrescTable
 289              		.global	AHBPrescTable
 290              		.global	SystemCoreClock
 291              		.section	.data.SystemCoreClock,"aw"
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s 			page 13


 292              		.align	2
 293              		.set	.LANCHOR1,. + 0
 296              	SystemCoreClock:
 297 0000 00093D00 		.word	4000000
 298              		.section	.rodata.AHBPrescTable,"a"
 299              		.align	2
 300              		.set	.LANCHOR2,. + 0
 303              	AHBPrescTable:
 304 0000 01000000 		.word	1
 305 0004 03000000 		.word	3
 306 0008 05000000 		.word	5
 307 000c 01000000 		.word	1
 308 0010 01000000 		.word	1
 309 0014 06000000 		.word	6
 310 0018 0A000000 		.word	10
 311 001c 20000000 		.word	32
 312 0020 02000000 		.word	2
 313 0024 04000000 		.word	4
 314 0028 08000000 		.word	8
 315 002c 10000000 		.word	16
 316 0030 40000000 		.word	64
 317 0034 80000000 		.word	128
 318 0038 00010000 		.word	256
 319 003c 00020000 		.word	512
 320              		.section	.rodata.APBPrescTable,"a"
 321              		.align	2
 324              	APBPrescTable:
 325 0000 00000000 		.word	0
 326 0004 00000000 		.word	0
 327 0008 00000000 		.word	0
 328 000c 00000000 		.word	0
 329 0010 01000000 		.word	1
 330 0014 02000000 		.word	2
 331 0018 03000000 		.word	3
 332 001c 04000000 		.word	4
 333              		.section	.rodata.MSIRangeTable,"a"
 334              		.align	2
 335              		.set	.LANCHOR0,. + 0
 338              	MSIRangeTable:
 339 0000 A0860100 		.word	100000
 340 0004 400D0300 		.word	200000
 341 0008 801A0600 		.word	400000
 342 000c 00350C00 		.word	800000
 343 0010 40420F00 		.word	1000000
 344 0014 80841E00 		.word	2000000
 345 0018 00093D00 		.word	4000000
 346 001c 00127A00 		.word	8000000
 347 0020 0024F400 		.word	16000000
 348 0024 00366E01 		.word	24000000
 349 0028 0048E801 		.word	32000000
 350 002c 006CDC02 		.word	48000000
 351 0030 00000000 		.word	0
 352 0034 00000000 		.word	0
 353 0038 00000000 		.word	0
 354 003c 00000000 		.word	0
 355              		.section	.rodata.SmpsPrescalerTable,"a"
 356              		.align	2
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s 			page 14


 359              	SmpsPrescalerTable:
 360 0000 01000000 		.word	1
 361 0004 03000000 		.word	3
 362 0008 02000000 		.word	2
 363 000c 02000000 		.word	2
 364 0010 01000000 		.word	1
 365 0014 02000000 		.word	2
 366 0018 02000000 		.word	2
 367 001c 06000000 		.word	6
 368 0020 04000000 		.word	4
 369 0024 03000000 		.word	3
 370 0028 02000000 		.word	2
 371 002c 04000000 		.word	4
 372 0030 04000000 		.word	4
 373 0034 0C000000 		.word	12
 374 0038 08000000 		.word	8
 375 003c 06000000 		.word	6
 376 0040 04000000 		.word	4
 377 0044 08000000 		.word	8
 378 0048 04000000 		.word	4
 379 004c 0C000000 		.word	12
 380 0050 08000000 		.word	8
 381 0054 06000000 		.word	6
 382 0058 04000000 		.word	4
 383 005c 08000000 		.word	8
 384              		.text
 385              	.Letext0:
 386              		.file 2 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/machine/_de
 387              		.file 3 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_stdint
 388              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 389              		.file 5 "Drivers/CMSIS/Device/ST/STM32WBxx/Include/system_stm32wbxx.h"
 390              		.file 6 "Drivers/CMSIS/Device/ST/STM32WBxx/Include/stm32wb55xx.h"
 391              		.file 7 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_def.h"
 392              		.file 8 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_flash.h"
 393              		.file 9 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_uart.h"
 394              		.file 10 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal.h"
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32wbxx.c
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s:18     .text.SystemInit:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s:26     .text.SystemInit:0000000000000000 SystemInit
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s:88     .text.SystemInit:000000000000005c $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s:94     .text.SystemCoreClockUpdate:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s:101    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s:128    .text.SystemCoreClockUpdate:000000000000001e $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s:278    .text.SystemCoreClockUpdate:00000000000000b0 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s:359    .rodata.SmpsPrescalerTable:0000000000000000 SmpsPrescalerTable
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s:338    .rodata.MSIRangeTable:0000000000000000 MSIRangeTable
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s:324    .rodata.APBPrescTable:0000000000000000 APBPrescTable
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s:303    .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s:296    .data.SystemCoreClock:0000000000000000 SystemCoreClock
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s:292    .data.SystemCoreClock:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s:299    .rodata.AHBPrescTable:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s:321    .rodata.APBPrescTable:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s:334    .rodata.MSIRangeTable:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s:356    .rodata.SmpsPrescalerTable:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s:141    .text.SystemCoreClockUpdate:000000000000002b $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccPDWpNc.s:141    .text.SystemCoreClockUpdate:000000000000002c $t

NO UNDEFINED SYMBOLS
