{
  "family": "TLE985x",
  "architecture": "arm-cortex-m0",
  "vendor": "Infineon Technologies AG",
  "mcus": {
    "TLE985x": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "ADC": {
          "instances": [
            {
              "name": "ADC1",
              "base": "0x40004000",
              "irq": 3
            },
            {
              "name": "ADC2",
              "base": "0x4801C000",
              "irq": 2
            }
          ],
          "registers": {
            "CAL_CH0_1": {
              "offset": "0x48",
              "size": 32,
              "description": "Calibration for Channel 0 and 1"
            },
            "CAL_CH10_11": {
              "offset": "0x5C",
              "size": 32,
              "description": "Calibration for Channel 10 and 11"
            },
            "CAL_CH12_13": {
              "offset": "0x138",
              "size": 32,
              "description": "Calibration for Channel 12 and 13"
            },
            "CAL_CH2_3": {
              "offset": "0x4C",
              "size": 32,
              "description": "Calibration for Channel 2 and 3"
            },
            "CAL_CH4_5": {
              "offset": "0x50",
              "size": 32,
              "description": "Calibration for Channel 4 and 5"
            },
            "CAL_CH6_7": {
              "offset": "0x54",
              "size": 32,
              "description": "Calibration for Channel 6 and 7"
            },
            "CAL_CH8_9": {
              "offset": "0x58",
              "size": 32,
              "description": "Calibration for Channel 8 and 9"
            },
            "CHx_EIM": {
              "offset": "0x08",
              "size": 32,
              "description": "Channel Setting Bits for Exceptional Interrupt Measurement"
            },
            "CHx_ESM": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel Setting Bits for Exceptional Sequence Measurement"
            },
            "CNT0_3_LOWER": {
              "offset": "0xD8",
              "size": 32,
              "description": "Lower Counter Trigger Level Post-Processing-Channel 0-3"
            },
            "CNT0_3_UPPER": {
              "offset": "0xE8",
              "size": 32,
              "description": "Upper Counter Trigger Level Post-Processing-Channel 0-3"
            },
            "CNT4_7_LOWER": {
              "offset": "0xDC",
              "size": 32,
              "description": "Lower Counter Trigger Level Post-Processing-Channel 4-7"
            },
            "CNT4_7_UPPER": {
              "offset": "0xEC",
              "size": 32,
              "description": "Upper Counter Trigger Level Post-Processing-Channel 4-7"
            },
            "CTRL2": {
              "offset": "0x14",
              "size": 32,
              "description": "Measurement Unit 1 Control Register 2"
            },
            "CTRL3": {
              "offset": "0x18",
              "size": 32,
              "description": "Measurement Unit 1 Control Register 3"
            },
            "CTRL5": {
              "offset": "0x1C",
              "size": 32,
              "description": "Measurement Unit 1 Control Register 5"
            },
            "CTRL_STS": {
              "offset": "0x00",
              "size": 32,
              "description": "ADC1 Control and Status Register"
            },
            "DCHCNT1_4_LOWER": {
              "offset": "0xE4",
              "size": 32,
              "description": "Lower Counter Trigger Level DifferentialChannel 1"
            },
            "DCHCNT1_4_UPPER": {
              "offset": "0xF4",
              "size": 32,
              "description": "Upper Counter Trigger Level DifferentialChannel 1"
            },
            "DCHTH1_4_LOWER": {
              "offset": "0xC4",
              "size": 32,
              "description": "Lower Comparator Trigger Level Differential Channel 1"
            },
            "DCHTH1_4_UPPER": {
              "offset": "0xD4",
              "size": 32,
              "description": "Upper Comparator Trigger Level Differential Channel 1"
            },
            "DIFFCH_OUT1": {
              "offset": "0xA0",
              "size": 32,
              "description": "ADC1 Differential Channel Output 1"
            },
            "DUIN_SEL": {
              "offset": "0xFC",
              "size": 32,
              "description": "Measurement Unit 1 - Differential Unit Input Selection Register"
            },
            "FILT_OUT0": {
              "offset": "0x70",
              "size": 32,
              "description": "ADC1 or Filter Output Channel 0"
            },
            "FILT_OUT1": {
              "offset": "0x74",
              "size": 32,
              "description": "ADC1 or Filter Output Channel 1"
            },
            "FILT_OUT10": {
              "offset": "0x98",
              "size": 32,
              "description": "ADC1 or Filter Output Channel 10"
            },
            "FILT_OUT11": {
              "offset": "0x9C",
              "size": 32,
              "description": "ADC1 or Filter Output Channel 11"
            },
            "FILT_OUT12": {
              "offset": "0x110",
              "size": 32,
              "description": "ADC1 or Filter Output Channel 12"
            },
            "FILT_OUT13": {
              "offset": "0x140",
              "size": 32,
              "description": "ADC1 or Filter Output Channel 13"
            },
            "FILT_OUT2": {
              "offset": "0x78",
              "size": 32,
              "description": "ADC1 or Filter Output Channel 2"
            },
            "FILT_OUT3": {
              "offset": "0x7C",
              "size": 32,
              "description": "ADC1 or Filter Output Channel 3"
            },
            "FILT_OUT4": {
              "offset": "0x80",
              "size": 32,
              "description": "ADC1 or Filter Output Channel 4"
            },
            "FILT_OUT5": {
              "offset": "0x84",
              "size": 32,
              "description": "ADC1 or Filter Output Channel 5"
            },
            "FILT_OUT6": {
              "offset": "0x88",
              "size": 32,
              "description": "ADC1 or Filter Output Channel 6"
            },
            "FILT_OUT7": {
              "offset": "0x8C",
              "size": 32,
              "description": "ADC1 or Filter Output Channel 7"
            },
            "FILT_OUT8": {
              "offset": "0x90",
              "size": 32,
              "description": "ADC1 or Filter Output Channel 8"
            },
            "FILT_OUT9": {
              "offset": "0x94",
              "size": 32,
              "description": "ADC1 or Filter Output Channel 9"
            },
            "FILT_OUTEIM": {
              "offset": "0x120",
              "size": 32,
              "description": "ADC1 or Filter Output of EIM"
            },
            "FILT_UPLO_CTRL": {
              "offset": "0xB0",
              "size": 32,
              "description": "Upper And Lower Threshold Filter Enable"
            },
            "FILTCOEFF0_13": {
              "offset": "0x60",
              "size": 32,
              "description": "Filter Coefficients Measurement Unit Channel 0-13"
            },
            "IRQCLR_1": {
              "offset": "0x6C",
              "size": 32,
              "description": "ADC1 Interrupt Status Clear 1 Register"
            },
            "IRQCLR_2": {
              "offset": "0x108",
              "size": 32,
              "description": "ADC1 Interrupt Status Clear 2 Register"
            },
            "IRQEN_1": {
              "offset": "0x68",
              "size": 32,
              "description": "ADC1 Interrupt Enable 1 Register"
            },
            "IRQEN_2": {
              "offset": "0x10C",
              "size": 32,
              "description": "ADC1 Interrupt Enable 2 Register"
            },
            "IRQS_1": {
              "offset": "0x64",
              "size": 32,
              "description": "ADC1 Interrupt Status 1 Register"
            },
            "IRQS_2": {
              "offset": "0x100",
              "size": 32,
              "description": "ADC1 Interrupt Status 2 Register"
            },
            "MAX_TIME": {
              "offset": "0x10",
              "size": 32,
              "description": "Maximum Time for Software Mode"
            },
            "MMODE0_7": {
              "offset": "0xF8",
              "size": 32,
              "description": "Overvoltage Measurement Mode of Post-Processing-Channel 0-7"
            },
            "OFFSETCALIB": {
              "offset": "0x3C",
              "size": 32,
              "description": "ADC1 Offset Calibration Register"
            },
            "PP_MAP0_3": {
              "offset": "0x118",
              "size": 32,
              "description": "Post-Processing Mapping Channel 0-3"
            },
            "PP_MAP4_7": {
              "offset": "0x11C",
              "size": 32,
              "description": "Post-Processing Mapping Channel 4-7"
            },
            "SQ0_1": {
              "offset": "0x20",
              "size": 32,
              "description": "Measurement Unit 1 Channel Enable Bits for Cycle 0-1"
            },
            "SQ10_11": {
              "offset": "0x34",
              "size": 32,
              "description": "Measurement Unit 1 Channel Enable Bits for Cycle 10-11"
            },
            "SQ12_13": {
              "offset": "0x130",
              "size": 32,
              "description": "Measurement Unit 1 Channel Enable Bits for Cycle 12-13"
            },
            "SQ2_3": {
              "offset": "0x24",
              "size": 32,
              "description": "Measurement Unit 1 Channel Enable Bits for Cycle 2-3"
            },
            "SQ4_5": {
              "offset": "0x28",
              "size": 32,
              "description": "Measurement Unit 1 Channel Enable Bits for Cycle 4-5"
            },
            "SQ6_7": {
              "offset": "0x2C",
              "size": 32,
              "description": "Measurement Unit 1 Channel Enable Bits for Cycle 6-7"
            },
            "SQ8_9": {
              "offset": "0x30",
              "size": 32,
              "description": "Measurement Unit 1 Channel Enable Bits for Cycle 8-9"
            },
            "SQ_CH_MAP": {
              "offset": "0x38",
              "size": 32,
              "description": "ADC1 Channel Mapping for Sequencer"
            },
            "SQ_FB": {
              "offset": "0x04",
              "size": 32,
              "description": "Sequencer Feedback Register"
            },
            "STATUS": {
              "offset": "0xBC",
              "size": 32,
              "description": "ADC1 Status Register"
            },
            "STS_1": {
              "offset": "0x124",
              "size": 32,
              "description": "ADC1 Status 1Register"
            },
            "STS_2": {
              "offset": "0x104",
              "size": 32,
              "description": "ADC1 Status 2 Register"
            },
            "STSCLR_1": {
              "offset": "0x128",
              "size": 32,
              "description": "ADC1 Status Clear 1 Register"
            },
            "TH0_3_LOWER": {
              "offset": "0x40",
              "size": 32,
              "description": "Lower Comparator Trigger Level Post-Processing-Channel 0-3"
            },
            "TH0_3_UPPER": {
              "offset": "0xC8",
              "size": 32,
              "description": "Upper Comparator Trigger Level Post-Processing-Channel 0-3"
            },
            "TH4_7_LOWER": {
              "offset": "0x44",
              "size": 32,
              "description": "Lower Comparator Trigger Level Post-Processing-Channel 4-7"
            },
            "TH4_7_UPPER": {
              "offset": "0xCC",
              "size": 32,
              "description": "Upper Comparator Trigger Level Post-Processing-Channel 4-7"
            }
          },
          "bits": {
            "CAL_CH0_1": {
              "CALGAIN_CH1": {
                "bit": 24,
                "description": "Gain Calibration for channel 1",
                "width": 8
              },
              "CALOFFS_CH1": {
                "bit": 16,
                "description": "Offset Calibration for channel 1",
                "width": 5
              },
              "CALGAIN_CH0": {
                "bit": 8,
                "description": "Gain Calibration for channel 0",
                "width": 8
              },
              "CALOFFS_CH0": {
                "bit": 0,
                "description": "Offset Calibration for channel 0",
                "width": 5
              }
            },
            "CAL_CH10_11": {
              "CALGAIN_CH11": {
                "bit": 24,
                "description": "Gain Calibration for channel 11",
                "width": 8
              },
              "CALOFFS_CH11": {
                "bit": 16,
                "description": "Offset Calibration for channel 11",
                "width": 5
              },
              "CALGAIN_CH10": {
                "bit": 8,
                "description": "Gain Calibration for channel 10",
                "width": 8
              },
              "CALOFFS_CH10": {
                "bit": 0,
                "description": "Offset Calibration for channel 10",
                "width": 5
              }
            },
            "CAL_CH12_13": {
              "CALGAIN_CH13": {
                "bit": 24,
                "description": "Gain Calibration for channel 13",
                "width": 8
              },
              "CALOFFS_CH13": {
                "bit": 16,
                "description": "Offset Calibration for channel 13",
                "width": 5
              },
              "CALGAIN_CH12": {
                "bit": 8,
                "description": "Gain Calibration for channel 12",
                "width": 8
              },
              "CALOFFS_CH12": {
                "bit": 0,
                "description": "Offset Calibration for channel 12",
                "width": 5
              }
            },
            "CAL_CH2_3": {
              "CALGAIN_CH3": {
                "bit": 24,
                "description": "Gain Calibration for channel 3",
                "width": 8
              },
              "CALOFFS_CH3": {
                "bit": 16,
                "description": "Offset Calibration for channel 3",
                "width": 5
              },
              "CALGAIN_CH2": {
                "bit": 8,
                "description": "Gain Calibration for channel 2",
                "width": 8
              },
              "CALOFFS_CH2": {
                "bit": 0,
                "description": "Offset Calibration for channel 2",
                "width": 5
              }
            },
            "CAL_CH4_5": {
              "CALGAIN_CH5": {
                "bit": 24,
                "description": "Gain Calibration for channel 5",
                "width": 8
              },
              "CALOFFS_CH5": {
                "bit": 16,
                "description": "Offset Calibration for channel 5",
                "width": 5
              },
              "CALGAIN_CH4": {
                "bit": 8,
                "description": "Gain Calibration for channel 4",
                "width": 8
              },
              "CALOFFS_CH4": {
                "bit": 0,
                "description": "Offset Calibration for channel 4",
                "width": 5
              }
            },
            "CAL_CH6_7": {
              "CALGAIN_CH7": {
                "bit": 24,
                "description": "Gain Calibration for channel 7",
                "width": 8
              },
              "CALOFFS_CH7": {
                "bit": 16,
                "description": "Offset Calibration for channel 7",
                "width": 5
              },
              "CALGAIN_CH6": {
                "bit": 8,
                "description": "Gain Calibration for channel 6",
                "width": 8
              },
              "CALOFFS_CH6": {
                "bit": 0,
                "description": "Offset Calibration for channel 6",
                "width": 5
              }
            },
            "CAL_CH8_9": {
              "CALGAIN_CH9": {
                "bit": 24,
                "description": "Gain Calibration for channel 9",
                "width": 8
              },
              "CALOFFS_CH9": {
                "bit": 16,
                "description": "Offset Calibration for channel 9",
                "width": 5
              },
              "CALGAIN_CH8": {
                "bit": 8,
                "description": "Gain Calibration for channel 8",
                "width": 8
              },
              "CALOFFS_CH8": {
                "bit": 0,
                "description": "Offset Calibration for channel 8",
                "width": 5
              }
            },
            "CHx_EIM": {
              "ADC1_EIM_TRIG_SEL": {
                "bit": 16,
                "description": "Trigger selection for exceptional interrupt measurement (EIM)",
                "width": 3
              },
              "EIM_EN": {
                "bit": 11,
                "description": "Exceptional interrupt measurement (EIM) Trigger Event enable"
              },
              "EIM_REP": {
                "bit": 8,
                "description": "Repeat count for exceptional interrupt measurement (EIM)",
                "width": 3
              },
              "EIM_CHx": {
                "bit": 0,
                "description": "Channel set for exceptional interrupt measurement (EIM)",
                "width": 4
              }
            },
            "CHx_ESM": {
              "ESM_STS": {
                "bit": 31,
                "description": "Exceptional Sequence Measurement is finished"
              },
              "ESM_EN": {
                "bit": 30,
                "description": "Enable for Exceptional Sequence Measurement Trigger Event"
              },
              "ADC1_ESM_TRIG_SEL": {
                "bit": 16,
                "description": "Trigger selection for exceptional interrupt measurement (ESM)",
                "width": 3
              },
              "ESM_0": {
                "bit": 0,
                "description": "Channel Sequence for Exceptional Sequence Measurement (ESM)",
                "width": 14
              }
            },
            "CNT0_3_LOWER": {
              "HYST_LO_PP3": {
                "bit": 27,
                "description": "Post-Processing-Channel 3 lower hysteresis",
                "width": 2
              },
              "CNT_LO_PP3": {
                "bit": 24,
                "description": "Lower timer trigger threshold Post-Processing-Channel 3",
                "width": 2
              },
              "HYST_LO_PP2": {
                "bit": 19,
                "description": "Post-Processing-Channel 2 lower hysteresis",
                "width": 2
              },
              "CNT_LO_PP2": {
                "bit": 16,
                "description": "Lower timer trigger threshold Post-Processing-Channel 2",
                "width": 2
              },
              "HYST_LO_PP1": {
                "bit": 11,
                "description": "Post-Processing-Channel 1 lower hysteresis",
                "width": 2
              },
              "CNT_LO_PP1": {
                "bit": 8,
                "description": "Lower timer trigger threshold Post-Processing-Channel 1",
                "width": 2
              },
              "HYST_LO_PP0": {
                "bit": 3,
                "description": "Post-Processing-Channel 0 lower hysteresis",
                "width": 2
              },
              "CNT_LO_PP0": {
                "bit": 0,
                "description": "Lower timer trigger threshold Post-Processing-Channel 0",
                "width": 2
              }
            },
            "CNT0_3_UPPER": {
              "HYST_UP_PP3": {
                "bit": 27,
                "description": "Post-Processing-Channel 3 upper hysteresis",
                "width": 2
              },
              "CNT_UP_PP3": {
                "bit": 24,
                "description": "Upper timer trigger threshold Post-Processing-Channel 3",
                "width": 2
              },
              "HYST_UP_PP2": {
                "bit": 19,
                "description": "Post-Processing-Channel 2 upper hysteresis",
                "width": 2
              },
              "CNT_UP_PP2": {
                "bit": 16,
                "description": "Upper timer trigger threshold Post-Processing-Channel 2",
                "width": 2
              },
              "HYST_UP_PP1": {
                "bit": 11,
                "description": "Post-Processing-Channel 1 upper hysteresis",
                "width": 2
              },
              "CNT_UP_PP1": {
                "bit": 8,
                "description": "Upper timer trigger threshold Post-Processing-Channel 1",
                "width": 2
              },
              "HYST_UP_PP0": {
                "bit": 3,
                "description": "Post-Processing-Channel 0 upper hysteresis",
                "width": 2
              },
              "CNT_UP_PP0": {
                "bit": 0,
                "description": "Upper timer trigger threshold Post-Processing-Channel 0",
                "width": 2
              }
            },
            "CNT4_7_LOWER": {
              "HYST_LO_PP7": {
                "bit": 27,
                "description": "Post-Processing-Channel 7 lower hysteresis",
                "width": 2
              },
              "CNT_LO_PP7": {
                "bit": 24,
                "description": "Lower timer trigger threshold Post-Processing-Channel 7",
                "width": 2
              },
              "HYST_LO_PP6": {
                "bit": 19,
                "description": "Channel 6 lower hysteresis",
                "width": 2
              },
              "CNT_LO_PP6": {
                "bit": 16,
                "description": "Lower timer trigger threshold Post-Processing-Channel 6",
                "width": 2
              },
              "HYST_LO_PP5": {
                "bit": 11,
                "description": "Post-Processing-Channel 5 lower hysteresis",
                "width": 2
              },
              "CNT_LO_PP5": {
                "bit": 8,
                "description": "Lower timer trigger threshold Post-Processing-Channel 5",
                "width": 2
              },
              "HYST_LO_PP4": {
                "bit": 3,
                "description": "Post-Processing-Channel 4 lower hysteresis",
                "width": 2
              },
              "CNT_LO_PP4": {
                "bit": 0,
                "description": "Lower timer trigger threshold Post-Processing-Channel 4",
                "width": 2
              }
            },
            "CNT4_7_UPPER": {
              "HYST_UP_PP7": {
                "bit": 27,
                "description": "Post-Processing-Channel 7 upper hysteresis",
                "width": 2
              },
              "CNT_UP_PP7": {
                "bit": 24,
                "description": "Upper timer trigger threshold Post-Processing-Channel 7",
                "width": 2
              },
              "HYST_UP_PP6": {
                "bit": 19,
                "description": "Post-Processing-Channel 6 upper hysteresis",
                "width": 2
              },
              "CNT_UP_PP6": {
                "bit": 16,
                "description": "Upper timer trigger threshold Post-Processing-Channel 6",
                "width": 2
              },
              "HYST_UP_PP5": {
                "bit": 11,
                "description": "Post-Processing-Channel 5 upper hysteresis",
                "width": 2
              },
              "CNT_UP_PP5": {
                "bit": 8,
                "description": "Upper timer trigger threshold Post-Processing-Channel 5",
                "width": 2
              },
              "HYST_UP_PP4": {
                "bit": 3,
                "description": "Post-Processing-Channel 4 upper hysteresis",
                "width": 2
              },
              "CNT_UP_PP4": {
                "bit": 0,
                "description": "Upper timer trigger threshold Post-Processing-Channel 4",
                "width": 2
              }
            },
            "CTRL2": {
              "CAL_EN": {
                "bit": 0,
                "description": "Calibration Enable for Channels 0 to 13",
                "width": 14
              }
            },
            "CTRL3": {
              "SAMPLE_TIME_LVCH": {
                "bit": 16,
                "description": "Sample time of ADC1",
                "width": 4
              },
              "SAMPLE_TIME_HVCH": {
                "bit": 8,
                "description": "Sample time of ADC1",
                "width": 5
              },
              "MCM_RDY": {
                "bit": 7,
                "description": "Ready Signal for MCM after Power On or Reset"
              },
              "EoC_FAIL": {
                "bit": 6,
                "description": "Fail of ADC End of Conversion Signal"
              },
              "EoC_FAIL_CLR": {
                "bit": 4,
                "description": "Fail of ADC End of Conversion Signal Clear"
              },
              "SW_MODE": {
                "bit": 1,
                "description": "Flag to enter SW Mode"
              },
              "MCM_PD_N": {
                "bit": 0,
                "description": "Power Down Signal for MCM"
              }
            },
            "CTRL5": {
              "FILT_OUT_SEL_13_0": {
                "bit": 0,
                "description": "Output Filter Selection for Channels 0 to 13",
                "width": 14
              }
            },
            "CTRL_STS": {
              "STRTUP_DIS": {
                "bit": 18,
                "description": "DPP1 Startup Disable"
              },
              "SW_CH_SEL": {
                "bit": 8,
                "description": "Channel for software mode",
                "width": 4
              },
              "EOC": {
                "bit": 7,
                "description": "ADC1 End of Conversion (software mode)"
              },
              "CAL_SIGN": {
                "bit": 5,
                "description": "Output of Comparator to Steer Gain / Offset calibration"
              },
              "READY": {
                "bit": 4,
                "description": "HVADC Ready bit"
              },
              "SOS": {
                "bit": 2,
                "description": "ADC1 Start of Sampling/Conversion (software mode)"
              },
              "SOOC": {
                "bit": 1,
                "description": "ADC1 Start of Offset Calibration (software mode)"
              },
              "PD_N": {
                "bit": 0,
                "description": "ADC1 Power Down Signal"
              }
            },
            "DCHCNT1_4_LOWER": {
              "HYST_LO_DCH1": {
                "bit": 3,
                "description": "Post-Processing-Channel 4 lower hysteresis",
                "width": 2
              },
              "CNT_LO_DCH1": {
                "bit": 0,
                "description": "Lower timer trigger threshold Post-Processing-Channel 4",
                "width": 2
              }
            },
            "DCHCNT1_4_UPPER": {
              "HYST_UP_DCH1": {
                "bit": 3,
                "description": "Post-Processing-Channel 4 upper hysteresis",
                "width": 2
              },
              "CNT_UP_DCH1": {
                "bit": 0,
                "description": "Upper timer trigger threshold Post-Processing-Channel 4",
                "width": 2
              }
            },
            "DCHTH1_4_LOWER": {
              "DCH1_LOW": {
                "bit": 0,
                "description": "Differential Channel 1 lower trigger level",
                "width": 8
              }
            },
            "DCHTH1_4_UPPER": {
              "DCH1_UP": {
                "bit": 0,
                "description": "Differential Channel 1 upper trigger level",
                "width": 8
              }
            },
            "DIFFCH_OUT1": {
              "DOF1": {
                "bit": 18,
                "description": "Overrun Flag"
              },
              "DVF1": {
                "bit": 17,
                "description": "Valid Flag"
              },
              "DWFR1": {
                "bit": 16,
                "description": "Wait for Read Mode"
              },
              "DCH1": {
                "bit": 0,
                "description": "ADC differential output value 1",
                "width": 12
              }
            },
            "DUIN_SEL": {
              "DU1RES_NEG": {
                "bit": 4,
                "description": "Differential Unit 1 result negative"
              },
              "DU1_EN": {
                "bit": 0,
                "description": "Differential Unit 1 enable"
              }
            },
            "FILT_OUT0": {
              "OF0": {
                "bit": 18,
                "description": "Overrun Flag"
              },
              "VF0": {
                "bit": 17,
                "description": "Valid Flag"
              },
              "WFR0": {
                "bit": 16,
                "description": "Wait for Read Mode"
              },
              "FILT_OUT_CH0": {
                "bit": 0,
                "description": "ADC or filter output value channel 0",
                "width": 12
              }
            },
            "FILT_OUT1": {
              "OF1": {
                "bit": 18,
                "description": "Overrun Flag"
              },
              "VF1": {
                "bit": 17,
                "description": "Valid Flag"
              },
              "WFR1": {
                "bit": 16,
                "description": "Wait for Read Mode"
              },
              "FILT_OUT_CH1": {
                "bit": 0,
                "description": "ADC or filter output value channel 1",
                "width": 12
              }
            },
            "FILT_OUT10": {
              "OF10": {
                "bit": 18,
                "description": "Overrun Flag"
              },
              "VF10": {
                "bit": 17,
                "description": "Valid Flag"
              },
              "WFR10": {
                "bit": 16,
                "description": "Wait for Read Mode"
              },
              "FILT_OUT_CH10": {
                "bit": 0,
                "description": "ADC or filter output value channel 10",
                "width": 12
              }
            },
            "FILT_OUT11": {
              "OF11": {
                "bit": 18,
                "description": "Overrun Flag"
              },
              "VF11": {
                "bit": 17,
                "description": "Valid Flag"
              },
              "WFR11": {
                "bit": 16,
                "description": "Wait for Read Mode"
              },
              "FILT_OUT_CH11": {
                "bit": 0,
                "description": "ADC or filter output value channel 11",
                "width": 12
              }
            },
            "FILT_OUT12": {
              "OF12": {
                "bit": 18,
                "description": "Overrun Flag"
              },
              "VF12": {
                "bit": 17,
                "description": "Valid Flag"
              },
              "WFR12": {
                "bit": 16,
                "description": "Wait for Read Mode"
              },
              "FILT_OUT_CH12": {
                "bit": 0,
                "description": "ADC or filter output value channel 12",
                "width": 12
              }
            },
            "FILT_OUT13": {
              "OF13": {
                "bit": 18,
                "description": "Overrun Flag"
              },
              "VF13": {
                "bit": 17,
                "description": "Valid Flag"
              },
              "WFR13": {
                "bit": 16,
                "description": "Wait for Read Mode"
              },
              "FILT_OUT_CH13": {
                "bit": 0,
                "description": "ADC or filter output value channel 13",
                "width": 12
              }
            },
            "FILT_OUT2": {
              "OF2": {
                "bit": 18,
                "description": "Overrun Flag"
              },
              "VF2": {
                "bit": 17,
                "description": "Valid Flag"
              },
              "WFR2": {
                "bit": 16,
                "description": "Wait for Read Mode"
              },
              "FILT_OUT_CH2": {
                "bit": 0,
                "description": "ADC or filter output value channel 2",
                "width": 12
              }
            },
            "FILT_OUT3": {
              "OF3": {
                "bit": 18,
                "description": "Overrun Flag"
              },
              "VF3": {
                "bit": 17,
                "description": "Valid Flag"
              },
              "WFR3": {
                "bit": 16,
                "description": "Wait for Read Mode"
              },
              "FILT_OUT_CH3": {
                "bit": 0,
                "description": "ADC or filter output value channel 3",
                "width": 12
              }
            },
            "FILT_OUT4": {
              "OF4": {
                "bit": 18,
                "description": "Overrun Flag"
              },
              "VF4": {
                "bit": 17,
                "description": "Valid Flag"
              },
              "WFR4": {
                "bit": 16,
                "description": "Wait for Read Mode"
              },
              "FILT_OUT_CH4": {
                "bit": 0,
                "description": "ADC or filter output value channel 4",
                "width": 12
              }
            },
            "FILT_OUT5": {
              "OF5": {
                "bit": 18,
                "description": "Overrun Flag"
              },
              "VF5": {
                "bit": 17,
                "description": "Valid Flag"
              },
              "WFR5": {
                "bit": 16,
                "description": "Wait for Read Mode"
              },
              "FILT_OUT_CH5": {
                "bit": 0,
                "description": "ADC or filter output value channel 5",
                "width": 12
              }
            },
            "FILT_OUT6": {
              "OF6": {
                "bit": 18,
                "description": "Overrun Flag"
              },
              "VF6": {
                "bit": 17,
                "description": "Valid Flag"
              },
              "WFR6": {
                "bit": 16,
                "description": "Wait for Read Mode"
              },
              "FILT_OUT_CH6": {
                "bit": 0,
                "description": "ADC or filter output value channel 6",
                "width": 12
              }
            },
            "FILT_OUT7": {
              "OF7": {
                "bit": 18,
                "description": "Overrun Flag"
              },
              "VF7": {
                "bit": 17,
                "description": "Valid Flag"
              },
              "WFR7": {
                "bit": 16,
                "description": "Wait for Read Mode"
              },
              "FILT_OUT_CH7": {
                "bit": 0,
                "description": "ADC or filter output value channel 7",
                "width": 12
              }
            },
            "FILT_OUT8": {
              "OF8": {
                "bit": 18,
                "description": "Overrun Flag"
              },
              "VF8": {
                "bit": 17,
                "description": "Valid Flag"
              },
              "WFR8": {
                "bit": 16,
                "description": "Wait for Read Mode"
              },
              "FILT_OUT_CH8": {
                "bit": 0,
                "description": "ADC or filter output value channel 8",
                "width": 12
              }
            },
            "FILT_OUT9": {
              "OF9": {
                "bit": 18,
                "description": "Overrun Flag"
              },
              "VF9": {
                "bit": 17,
                "description": "Valid Flag"
              },
              "WFR9": {
                "bit": 16,
                "description": "Wait for Read Mode"
              },
              "FILT_OUT_CH9": {
                "bit": 0,
                "description": "ADC or filter output value channel 9",
                "width": 12
              }
            },
            "FILT_OUTEIM": {
              "OF_EIM": {
                "bit": 18,
                "description": "Overrun Flag"
              },
              "VF_EIM": {
                "bit": 17,
                "description": "Valid Flag"
              },
              "WFR_EIM": {
                "bit": 16,
                "description": "Wait for Read Mode"
              },
              "FILT_OUT_EIM": {
                "bit": 0,
                "description": "ADC or filter output value for last EIM measurement",
                "width": 12
              }
            },
            "FILT_UPLO_CTRL": {
              "FUL_PP_CH7_EN": {
                "bit": 7,
                "description": "Upper and lower threshold IIR filter enable Post-Processing-Channel 7"
              },
              "FUL_PP_CH6_EN": {
                "bit": 6,
                "description": "Upper and lower threshold IIR filter enable Post-Processing-Channel 6"
              },
              "FUL_PP_CH5_EN": {
                "bit": 5,
                "description": "Upper and lower threshold IIR filter enable Post-Processing-Channel 5"
              },
              "FUL_PP_CH4_EN": {
                "bit": 4,
                "description": "Upper and lower threshold IIR filter enable Post-Processing-Channel 4"
              },
              "FUL_PP_CH3_EN": {
                "bit": 3,
                "description": "Upper and lower threshold IIR filter enable Post-Processing-Channel 3"
              },
              "FUL_PP_CH2_EN": {
                "bit": 2,
                "description": "Upper and lower threshold IIR filter enable Post-Processing-Channel 2"
              },
              "FUL_PP_CH1_EN": {
                "bit": 1,
                "description": "Upper and lower threshold IIR filter enable Post-Processing-Channel 1"
              },
              "FUL_PP_CH0_EN": {
                "bit": 0,
                "description": "Upper and lower threshold IIR filter enable Post-Processing-Channel 0"
              }
            },
            "FILTCOEFF0_13": {
              "CH13": {
                "bit": 26,
                "description": "Filter Coefficients ADC channel 13",
                "width": 2
              },
              "CH12": {
                "bit": 24,
                "description": "Filter Coefficients ADC channel 12",
                "width": 2
              },
              "CH11": {
                "bit": 22,
                "description": "Filter Coefficients ADC channel 11",
                "width": 2
              },
              "CH10": {
                "bit": 20,
                "description": "Filter Coefficients ADC channel 10",
                "width": 2
              },
              "CH9": {
                "bit": 18,
                "description": "Filter Coefficients ADC channel 9",
                "width": 2
              },
              "CH8": {
                "bit": 16,
                "description": "Filter Coefficients ADC channel 8",
                "width": 2
              },
              "CH7": {
                "bit": 14,
                "description": "Filter Coefficients ADC channel 7",
                "width": 2
              },
              "CH6": {
                "bit": 12,
                "description": "Filter Coefficients ADC channel 6",
                "width": 2
              },
              "CH5": {
                "bit": 10,
                "description": "Filter Coefficients ADC channel 5",
                "width": 2
              },
              "CH4": {
                "bit": 8,
                "description": "Filter Coefficients ADC channel 4",
                "width": 2
              },
              "CH3": {
                "bit": 6,
                "description": "Filter Coefficients ADC channel 3",
                "width": 2
              },
              "CH2": {
                "bit": 4,
                "description": "Filter Coefficients ADC channel 2",
                "width": 2
              },
              "CH1": {
                "bit": 2,
                "description": "Filter Coefficients ADC channel 1",
                "width": 2
              },
              "CH0": {
                "bit": 0,
                "description": "Filter Coefficients ADC channel 0",
                "width": 2
              }
            },
            "IRQCLR_1": {
              "DU1UP_ISC": {
                "bit": 25,
                "description": "Differential Unit 1 lower Interrupt Status Clear"
              },
              "DU1LO_ISC": {
                "bit": 24,
                "description": "Differential Unit 1 lower Interrupt Status Clear"
              },
              "ESM_ISC": {
                "bit": 17,
                "description": "Exceptional Sequence Measurement (ESM) Status Clear"
              },
              "EIM_ISC": {
                "bit": 16,
                "description": "Exceptional Interrupt Measurement (EIM) Status Clear"
              },
              "IIR_CH13_ISC": {
                "bit": 13,
                "description": "ADC1 IIR-Filter-Channel 13 Interrupt Status Clear"
              },
              "IIR_CH12_ISC": {
                "bit": 12,
                "description": "ADC1 IIR-Filter-Channel 12 Interrupt Status Clear"
              },
              "IIR_CH11_ISC": {
                "bit": 11,
                "description": "ADC1 IIR-Filter-Channel 11 Interrupt Status Clear"
              },
              "IIR_CH10_ISC": {
                "bit": 10,
                "description": "ADC1 IIR-Filter-Channel 10 Interrupt Status Clear"
              },
              "IIR_CH9_ISC": {
                "bit": 9,
                "description": "ADC1 IIR-Filter-Channel 9 Interrupt Status Clear"
              },
              "IIR_CH8_ISC": {
                "bit": 8,
                "description": "ADC1 IIR-Filter-Channel 8 Interrupt Status Clear"
              },
              "IIR_CH7_ISC": {
                "bit": 7,
                "description": "ADC1 IIR-Filter-Channel 7 Interrupt Status Clear"
              },
              "IIR_CH6_ISC": {
                "bit": 6,
                "description": "ADC1 IIR-Filter-Channel 6 Interrupt Status Clear"
              },
              "IIR_CH5_ISC": {
                "bit": 5,
                "description": "ADC1 IIR-Filter-Channel 5 Interrupt Status Clear"
              },
              "IIR_CH4_ISC": {
                "bit": 4,
                "description": "ADC1 IIR-Filter-Channel 4 Interrupt Status Clear"
              },
              "IIR_CH3_ISC": {
                "bit": 3,
                "description": "ADC1 IIR-Filter-Channel 3 Interrupt Status Clear"
              },
              "IIR_CH2_ISC": {
                "bit": 2,
                "description": "ADC1 IIR-Filter-Channel 2 Interrupt Status Clear"
              },
              "VS_ISC": {
                "bit": 1,
                "description": "ADC1 IIR-Filter-Channel 1 Interrupt Status Clear"
              },
              "IIR_CH0_ISC": {
                "bit": 0,
                "description": "ADC1 IIR-Filter-Channel 0 Interrupt Status Clear"
              }
            },
            "IRQCLR_2": {
              "PP_CH7_UP_ISC": {
                "bit": 23,
                "description": "ADC1 Post-Processing-Channel 7 Upper Threshold Interrupt Status Clear"
              },
              "PP_CH6_UP_ISC": {
                "bit": 22,
                "description": "ADC1 Post-Processing-Channel 6 Upper Threshold Interrupt Status Clear"
              },
              "PP_CH5_UP_ISC": {
                "bit": 21,
                "description": "ADC1 Post-Processing-Channel 5 Upper Threshold Interrupt Status Clear"
              },
              "PP_CH4_UP_ISC": {
                "bit": 20,
                "description": "ADC1 Post-Processing-Channel 4 Upper Threshold Interrupt Status Clear"
              },
              "PP_CH3_UP_ISC": {
                "bit": 19,
                "description": "ADC1 Post-Processing-Channel 3 Upper Threshold Interrupt Status Clear"
              },
              "PP_CH2_UP_ISC": {
                "bit": 18,
                "description": "ADC1 Post-Processing-Channel 2 Upper Threshold Interrupt Status Clear"
              },
              "VS_UP_ISC": {
                "bit": 17,
                "description": "ADC1 Post-Processing-Channel 1 Upper Threshold Interrupt Status Clear"
              },
              "PP_CH0_UP_ISC": {
                "bit": 16,
                "description": "ADC1 Post-Processing-Channel 0 Upper Threshold Interrupt Status Clear"
              },
              "PP_CH7_LO_ISC": {
                "bit": 7,
                "description": "ADC1 Post-Processing-Channel 7 Lower Threshold Interrupt Status Clear"
              },
              "PP_CH6_LO_ISC": {
                "bit": 6,
                "description": "ADC1 Post-Processing-Channel 6 Lower Threshold Interrupt Status Clear"
              },
              "PP_CH5_LO_ISC": {
                "bit": 5,
                "description": "ADC1 Post-Processing-Channel 5 Lower Threshold Interrupt Status Clear"
              },
              "PP_CH4_LO_ISC": {
                "bit": 4,
                "description": "ADC1 Post-Processing-Channel 4 Lower Threshold Interrupt Status Clear"
              },
              "PP_CH3_LO_ISC": {
                "bit": 3,
                "description": "ADC1 Post-Processing-Channel 3 Lower Threshold Interrupt Status Clear"
              },
              "PP_CH2_LO_ISC": {
                "bit": 2,
                "description": "ADC1 Post-Processing-Channel 2 Lower Threshold Interrupt Status Clear"
              },
              "VS_LO_ISC": {
                "bit": 1,
                "description": "ADC1 Post-Processing-Channel 1 Lower Threshold Interrupt Status Clear"
              },
              "PP_CH0_LO_ISC": {
                "bit": 0,
                "description": "ADC1 Post-Processing-Channel 0 Lower Threshold Interrupt Status Clear"
              }
            },
            "IRQEN_1": {
              "DU1UP_IEN": {
                "bit": 25,
                "description": "Differential Unit 1 upper Interrupt Enable"
              },
              "DU1LO_IEN": {
                "bit": 24,
                "description": "Differential Unit 1 lower Interrupt Enable"
              },
              "ESM_IEN": {
                "bit": 17,
                "description": "Exceptional Sequence Measurement (ESM) Interrupt Enable"
              },
              "EIM_IEN": {
                "bit": 16,
                "description": "Exceptional Interrupt Measurement (EIM) Interrupt Enable"
              },
              "IIR_CH13_IEN": {
                "bit": 13,
                "description": "ADC1 IIR-Filter-Channel 13 Interrupt Enable"
              },
              "IIR_CH12_IEN": {
                "bit": 12,
                "description": "ADC1 IIR-Filter-Channel 12 Interrupt Enable"
              },
              "IIR_CH11_IEN": {
                "bit": 11,
                "description": "ADC1 IIR-Filter-Channel 11 Interrupt Enable"
              },
              "IIR_CH10_IEN": {
                "bit": 10,
                "description": "ADC1 IIR-Filter-Channel 10 Interrupt Enable"
              },
              "IIR_CH9_IEN": {
                "bit": 9,
                "description": "ADC1 IIR-Filter-Channel 9 Interrupt Enable"
              },
              "IIR_CH8_IEN": {
                "bit": 8,
                "description": "ADC1 IIR-Filter-Channel 8 Interrupt Enable"
              },
              "IIR_CH7_IEN": {
                "bit": 7,
                "description": "ADC1 IIR-Filter-Channel 7 Interrupt Enable"
              },
              "IIR_CH6_IEN": {
                "bit": 6,
                "description": "ADC1 IIR-Filter-Channel 6 Interrupt Enable"
              },
              "IIR_CH5_IEN": {
                "bit": 5,
                "description": "ADC1 IIR-Filter-Channel 5 Interrupt Enable"
              },
              "IIR_CH4_IEN": {
                "bit": 4,
                "description": "ADC1 IIR-Filter-Channel 4 Interrupt Enable"
              },
              "IIR_CH3_IEN": {
                "bit": 3,
                "description": "ADC1 IIR-Filter-Channel 3 Interrupt Enable"
              },
              "IIR_CH2_IEN": {
                "bit": 2,
                "description": "ADC1 IIR-Filter-Channel 2 Interrupt Enable"
              },
              "VS_IEN": {
                "bit": 1,
                "description": "ADC1 IIR-Filter-Channel 1 Interrupt Enable"
              },
              "IIR_CH0_IEN": {
                "bit": 0,
                "description": "ADC1 IIR-Filter-Channel 0 Interrupt Enable"
              }
            },
            "IRQEN_2": {
              "PP_CH7_UP_IEN": {
                "bit": 23,
                "description": "ADC1 Post-Processing-Channel 7 Upper Threshold Interrupt Enable"
              },
              "PP_CH6_UP_IEN": {
                "bit": 22,
                "description": "ADC1 Post-Processing-Channel 6 Upper Threshold Interrupt Enable"
              },
              "PP_CH5_UP_IEN": {
                "bit": 21,
                "description": "ADC1 Post-Processing-Channel 5 Upper Threshold Interrupt Enable"
              },
              "PP_CH4_UP_IEN": {
                "bit": 20,
                "description": "ADC1 Post-Processing-Channel 4 Upper Threshold Interrupt Enable"
              },
              "PP_CH3_UP_IEN": {
                "bit": 19,
                "description": "ADC1 Post-Processing-Channel 3 Upper Threshold Interrupt Enable"
              },
              "PP_CH2_UP_IEN": {
                "bit": 18,
                "description": "ADC1 Post-Processing-Channel 2 Upper Threshold Interrupt Enable"
              },
              "VS_UP_IEN": {
                "bit": 17,
                "description": "ADC1 Post-Processing-Channel 1 Upper Threshold Interrupt Enable"
              },
              "PP_CH0_UP_IEN": {
                "bit": 16,
                "description": "ADC1 Post-Processing-Channel 0 Upper Threshold Interrupt Enable"
              },
              "PP_CH7_LO_IEN": {
                "bit": 7,
                "description": "ADC1 Post-Processing-Channel 7 Lower Threshold Interrupt Enable"
              },
              "PP_CH6_LO_IEN": {
                "bit": 6,
                "description": "ADC1 Post-Processing-Channel 6 Lower Threshold Interrupt Enable"
              },
              "PP_CH5_LO_IEN": {
                "bit": 5,
                "description": "ADC1 Post-Processing-Channel 5 Lower Threshold Interrupt Enable"
              },
              "PP_CH4_LO_IEN": {
                "bit": 4,
                "description": "ADC1 Post-Processing-Channel 4 Lower Threshold Interrupt Enable"
              },
              "PP_CH3_LO_IEN": {
                "bit": 3,
                "description": "ADC1 Post-Processing-Channel 3 Lower Threshold Interrupt Enable"
              },
              "PP_CH2_LO_IEN": {
                "bit": 2,
                "description": "ADC1 Post-Processing-Channel 2 Lower Threshold Interrupt Enable"
              },
              "VS_LO_IEN": {
                "bit": 1,
                "description": "ADC1 Post-Processing-Channel 1 Lower Threshold Interrupt Enable"
              },
              "PP_CH0_LO_IEN": {
                "bit": 0,
                "description": "ADC1 Post-Processing-Channel 0 Lower Threshold Interrupt Enable"
              }
            },
            "IRQS_1": {
              "DU1UP_IS": {
                "bit": 25,
                "description": "ADC1 Differential Unit 1 (DU1) upper Channel Interrupt Status"
              },
              "DU1LO_IS": {
                "bit": 24,
                "description": "ADC1 Differential Unit 1 (DU1) lower Channel Interrupt Status"
              },
              "ESM_IS": {
                "bit": 17,
                "description": "Exceptional Sequence Measurement (ESM) Status"
              },
              "EIM_IS": {
                "bit": 16,
                "description": "Exceptional Interrupt Measurement (EIM) Status"
              },
              "IIR_CH13_IS": {
                "bit": 13,
                "description": "ADC1 IIR-Filter-Channel 13 Interrupt Status"
              },
              "IIR_CH12_IS": {
                "bit": 12,
                "description": "ADC1 IIR-Filter-Channel 12 Interrupt Status"
              },
              "IIR_CH11_IS": {
                "bit": 11,
                "description": "ADC1 IIR-Filter-Channel 11 Interrupt Status"
              },
              "IIR_CH10_IS": {
                "bit": 10,
                "description": "ADC1 IIR-Filter-Channel 10 Interrupt Status"
              },
              "IIR_CH9_IS": {
                "bit": 9,
                "description": "ADC1 IIR-Filter-Channel 9 Interrupt Status"
              },
              "IIR_CH8_IS": {
                "bit": 8,
                "description": "ADC1 IIR-Filter-Channel 8 Interrupt Status"
              },
              "IIR_CH7_IS": {
                "bit": 7,
                "description": "ADC1 IIR-Filter-Channel 7 Interrupt Status"
              },
              "IIR_CH6_IS": {
                "bit": 6,
                "description": "ADC1 IIR-Filter-Channel 6 Interrupt Status"
              },
              "IIR_CH5_IS": {
                "bit": 5,
                "description": "ADC1 IIR-Filter-Channel 5 Interrupt Status"
              },
              "IIR_CH4_IS": {
                "bit": 4,
                "description": "ADC1 IIR-Filter-Channel 4 Interrupt Status"
              },
              "IIR_CH3_IS": {
                "bit": 3,
                "description": "ADC1 IIR-Filter-Channel 3 Interrupt Status"
              },
              "IIR_CH2_IS": {
                "bit": 2,
                "description": "ADC1 IIR-Filter-Channel 2 Interrupt Status"
              },
              "VS_IS": {
                "bit": 1,
                "description": "ADC1 IIR-Filter-Channel 1 Interrupt Status"
              },
              "IIR_CH0_IS": {
                "bit": 0,
                "description": "ADC1 IIR-Filter-Channel 0 Interrupt Status"
              }
            },
            "IRQS_2": {
              "PP_CH7_UP_IS": {
                "bit": 23,
                "description": "ADC1 Post-Processing-Channel 7 Upper Threshold Interrupt Status"
              },
              "PP_CH6_UP_IS": {
                "bit": 22,
                "description": "ADC1 Post-Processing-Channel 6 Upper Threshold Interrupt Status"
              },
              "PP_CH5_UP_IS": {
                "bit": 21,
                "description": "ADC1 Post-Processing-Channel 5 Upper Threshold Interrupt Status"
              },
              "PP_CH4_UP_IS": {
                "bit": 20,
                "description": "ADC1 Post-Processing-Channel 4 Upper Threshold Interrupt Status"
              },
              "PP_CH3_UP_IS": {
                "bit": 19,
                "description": "ADC1 Post-Processing-Channel 3 Upper Threshold Interrupt Status"
              },
              "PP_CH2_UP_IS": {
                "bit": 18,
                "description": "ADC1 Post-Processing-Channel 2 Upper Threshold Interrupt Status"
              },
              "VS_UP_IS": {
                "bit": 17,
                "description": "ADC1 Post-Processing-Channel 1 Upper Threshold Interrupt Status"
              },
              "PP_CH0_UP_IS": {
                "bit": 16,
                "description": "ADC1 Post-Processing-Channel 0 Upper Threshold Interrupt Status"
              },
              "PP_CH7_LO_IS": {
                "bit": 7,
                "description": "ADC1 Post-Processing-Channel 7 Lower Threshold Interrupt Status"
              },
              "PP_CH6_LO_IS": {
                "bit": 6,
                "description": "ADC1 Post-Processing-Channel 6 Lower Threshold Interrupt Status"
              },
              "PP_CH5_LO_IS": {
                "bit": 5,
                "description": "ADC1 Post-Processing-Channel 5 Lower Threshold Interrupt Status"
              },
              "PP_CH4_LO_IS": {
                "bit": 4,
                "description": "ADC1 Post-Processing-Channel 4 Lower Threshold Interrupt Status"
              },
              "PP_CH3_LO_IS": {
                "bit": 3,
                "description": "ADC1 Post-Processing-Channel 3 Lower Threshold Interrupt Status"
              },
              "PP_CH2_LO_IS": {
                "bit": 2,
                "description": "ADC1 Post-Processing-Channel 2 Lower Threshold Interrupt Status"
              },
              "VS_LO_IS": {
                "bit": 1,
                "description": "ADC1 Post-Processing-Channel 1 Lower Threshold Interrupt Status"
              },
              "PP_CH0_LO_IS": {
                "bit": 0,
                "description": "ADC1 Post-Processing-Channel 0 Lower Threshold Interrupt Status"
              }
            },
            "MAX_TIME": {
              "MAX_TIME": {
                "bit": 0,
                "description": "Maximum Time in Software Mode",
                "width": 8
              }
            },
            "MMODE0_7": {
              "MMODE_D1": {
                "bit": 24,
                "description": "Measurement mode Differential Channel 1",
                "width": 2
              },
              "MMODE_7": {
                "bit": 14,
                "description": "Measurement mode Post-Processing-Channel 7",
                "width": 2
              },
              "MMODE_6": {
                "bit": 12,
                "description": "Measurement mode Post-Processing-Channel 6",
                "width": 2
              },
              "MMODE_5": {
                "bit": 10,
                "description": "Measurement mode Post-Processing-Channel 5",
                "width": 2
              },
              "MMODE_4": {
                "bit": 8,
                "description": "Measurement mode Post-Processing-Channel 4",
                "width": 2
              },
              "MMODE_3": {
                "bit": 6,
                "description": "Measurement mode Post-Processing-Channel 3",
                "width": 2
              },
              "MMODE_2": {
                "bit": 4,
                "description": "Measurement mode Post-Processing-Channel 2",
                "width": 2
              },
              "MMODE_1": {
                "bit": 2,
                "description": "Measurement mode Post-Processing-Channel 1",
                "width": 2
              },
              "MMODE_0": {
                "bit": 0,
                "description": "Measurement mode Post-Processing-Channel 0",
                "width": 2
              }
            },
            "OFFSETCALIB": {
              "OFFSET_DAC": {
                "bit": 8,
                "description": "Set the Value of the Offset Calibration DAC",
                "width": 5
              },
              "OFFSET_SHIFT": {
                "bit": 0,
                "description": "Set the Value of the Offset Shift DAC",
                "width": 3
              }
            },
            "PP_MAP0_3": {
              "EN_PP_MAP3": {
                "bit": 31,
                "description": "Mapping Enable for Post-Processing-Channel 3"
              },
              "RESET_PP_MAP3": {
                "bit": 30,
                "description": "Post-Processing Reset for Mapped Post-Processing-Channel 3"
              },
              "PP_MAP3": {
                "bit": 24,
                "description": "Mapping of Entry Channel to Post-Processing-Channel 3",
                "width": 4
              },
              "EN_PP_MAP2": {
                "bit": 23,
                "description": "Mapping Enable for Post-Processing-Channel 2"
              },
              "RESET_PP_MAP2": {
                "bit": 22,
                "description": "Post-Processing Reset for Mapped Post-Processing-Channel 2"
              },
              "PP_MAP2": {
                "bit": 16,
                "description": "Mapping of Entry Channel to Post-Processing-Channel 2",
                "width": 4
              },
              "EN_PP_MAP1": {
                "bit": 15,
                "description": "Mapping Enable for Post-Processing-Channel 1"
              },
              "RESET_PP_MAP1": {
                "bit": 14,
                "description": "Post-Processing Reset for Mapped Post-Processing-Channel 1"
              },
              "EN_PP_MAP0": {
                "bit": 7,
                "description": "Mapping Enable for Post-Processing-Channel 0"
              },
              "RESET_PP_MAP0": {
                "bit": 6,
                "description": "Post-Processing Reset for Mapped Post-Processing-Channel 0"
              }
            },
            "PP_MAP4_7": {
              "EN_PP_MAP7": {
                "bit": 31,
                "description": "Mapping Enable for Post-Processing-Channel 7"
              },
              "RESET_PP_MAP7": {
                "bit": 30,
                "description": "Post-Processing Reset for Mapped Post-Processing-Channel 7"
              },
              "PP_MAP7": {
                "bit": 24,
                "description": "Mapping of Entry Channel to Post-Processing-Channel 7",
                "width": 4
              },
              "EN_PP_MAP6": {
                "bit": 23,
                "description": "Mapping Enable for Post-Processing-Channel 6"
              },
              "RESET_PP_MAP6": {
                "bit": 22,
                "description": "Post-Processing Reset for Mapped Post-Processing-Channel 6"
              },
              "PP_MAP6": {
                "bit": 16,
                "description": "Mapping of Entry Channel to Post-Processing-Channel 6",
                "width": 4
              },
              "EN_PP_MAP5": {
                "bit": 15,
                "description": "Mapping Enable for Post-Processing-Channel 5"
              },
              "RESET_PP_MAP5": {
                "bit": 14,
                "description": "Post-Processing Reset for Mapped Post-Processing-Channel 5"
              },
              "PP_MAP5": {
                "bit": 8,
                "description": "Mapping of Entry Channel to Post-Processing-Channel 5",
                "width": 4
              },
              "EN_PP_MAP4": {
                "bit": 7,
                "description": "Mapping Enable for Post-Processing-Channel 4"
              },
              "RESET_PP_MAP4": {
                "bit": 6,
                "description": "Post-Processing Reset for Mapped Post-Processing-Channel 4"
              },
              "PP_MAP4": {
                "bit": 0,
                "description": "Mapping of Entry Channel to Post-Processing-Channel 4",
                "width": 4
              }
            },
            "SQ0_1": {
              "SQ1": {
                "bit": 16,
                "description": "Sequence 1 channel enable",
                "width": 14
              },
              "SQ0": {
                "bit": 0,
                "description": "Sequence 0 channel enable",
                "width": 14
              }
            },
            "SQ10_11": {
              "SQ11": {
                "bit": 16,
                "description": "Sequence 11 channel enable",
                "width": 14
              },
              "SQ10": {
                "bit": 0,
                "description": "Sequence 10 channel enable",
                "width": 14
              }
            },
            "SQ12_13": {
              "SQ13": {
                "bit": 16,
                "description": "Sequence 13 channel enable",
                "width": 14
              },
              "SQ12": {
                "bit": 0,
                "description": "Sequence 12 channel enable",
                "width": 14
              }
            },
            "SQ2_3": {
              "SQ3": {
                "bit": 16,
                "description": "Sequence 3 channel enable",
                "width": 14
              },
              "SQ2": {
                "bit": 0,
                "description": "Sequence 2 channel enable",
                "width": 14
              }
            },
            "SQ4_5": {
              "SQ5": {
                "bit": 16,
                "description": "Sequence 5 channel enable",
                "width": 14
              },
              "SQ4": {
                "bit": 0,
                "description": "Sequence 4 channel enable",
                "width": 14
              }
            },
            "SQ6_7": {
              "SQ7": {
                "bit": 16,
                "description": "Sequence 7 channel enable",
                "width": 14
              },
              "SQ6": {
                "bit": 0,
                "description": "Sequence 6 channel enable",
                "width": 14
              }
            },
            "SQ8_9": {
              "SQ9": {
                "bit": 16,
                "description": "Sequence 9 channel enable",
                "width": 14
              },
              "SQ8": {
                "bit": 0,
                "description": "Sequence 8 channel enable",
                "width": 14
              }
            },
            "SQ_CH_MAP": {
              "SQ_CH12_MAP": {
                "bit": 12,
                "description": "ADC mapping to CH12"
              },
              "SQ_CH6_MAP": {
                "bit": 6,
                "description": "ADC mapping to CH6"
              },
              "SQ_CH5_MAP": {
                "bit": 5,
                "description": "ADC mapping to CH5"
              }
            },
            "SQ_FB": {
              "CHx": {
                "bit": 16,
                "description": "Current ADC1 Channel",
                "width": 4
              },
              "SQx": {
                "bit": 11,
                "description": "Current Active ADC1 Sequence",
                "width": 4
              },
              "ESM_ACTIVE": {
                "bit": 10,
                "description": "ADC1 ESM active"
              },
              "EIM_ACTIVE": {
                "bit": 9,
                "description": "ADC1 EIM active"
              },
              "SQ_STOP": {
                "bit": 8,
                "description": "ADC1 Sequencer Stop Signal for DPP"
              },
              "SQ_FB": {
                "bit": 0,
                "description": "Current Sequence that caused software mode",
                "width": 5
              }
            },
            "STATUS": {
              "SD_FEEDB_ON": {
                "bit": 31,
                "description": "Sigma Delta Feedback Loop"
              },
              "SOC_JITTER": {
                "bit": 16,
                "description": "Programs Soc Clock Jitter",
                "width": 2
              },
              "DAC_IN": {
                "bit": 0,
                "description": "Programs the 2-bit DAC for functional test",
                "width": 3
              }
            },
            "STS_1": {
              "DU1UP_STS": {
                "bit": 25,
                "description": "ADC1 Differential Unit 1 (DU1) upper Channel Status"
              },
              "DU1LO_STS": {
                "bit": 24,
                "description": "ADC1 Differential Unit 1 (DU1) lower Channel Status"
              }
            },
            "STS_2": {
              "PP_CH7_UP_STS": {
                "bit": 23,
                "description": "ADC1 Post-Processing-Channel 7 Upper Threshold Status"
              },
              "PP_CH6_UP_STS": {
                "bit": 22,
                "description": "ADC1 Post-Processing-Channel 6 Upper Threshold Status"
              },
              "PP_CH5_UP_STS": {
                "bit": 21,
                "description": "ADC1 Post-Processing-Channel 5 Upper Threshold Status"
              },
              "PP_CH4_UP_STS": {
                "bit": 20,
                "description": "ADC1 Post-Processing-Channel 4 Upper Threshold Status"
              },
              "PP_CH3_UP_STS": {
                "bit": 19,
                "description": "ADC1 Post-Processing-Channel 3 Upper Threshold Status"
              },
              "PP_CH2_UP_STS": {
                "bit": 18,
                "description": "ADC1 Post-Processing-Channel 2 Upper Threshold Status"
              },
              "VS_UP_STS": {
                "bit": 17,
                "description": "ADC1 Post-Processing-Channel 1 Upper Threshold Status"
              },
              "PP_CH0_UP_STS": {
                "bit": 16,
                "description": "ADC1 Post-Processing-Channel 0 Upper Threshold Status"
              },
              "PP_CH7_LO_STS": {
                "bit": 7,
                "description": "ADC1 Post-Processing-Channel 7 Lower Threshold Status"
              },
              "PP_CH6_LO_STS": {
                "bit": 6,
                "description": "ADC1 Post-Processing-Channel 6 Lower Threshold Status"
              },
              "PP_CH5_LO_STS": {
                "bit": 5,
                "description": "ADC1 Post-Processing-Channel 5 Lower Threshold Status"
              },
              "PP_CH4_LO_STS": {
                "bit": 4,
                "description": "ADC1 Post-Processing-Channel 4 Lower Threshold Status"
              },
              "PP_CH3_LO_STS": {
                "bit": 3,
                "description": "ADC1 Post-Processing-Channel 3 Lower Threshold Status"
              },
              "PP_CH2_LO_STS": {
                "bit": 2,
                "description": "ADC1 Post-Processing-Channel 2 Lower Threshold Status"
              },
              "VS_LO_STS": {
                "bit": 1,
                "description": "ADC1 Post-Processing-Channel 1 Lower Threshold Status"
              },
              "PP_CH0_LO_STS": {
                "bit": 0,
                "description": "ADC1 Post-Processing-Channel 0 Lower Threshold Status"
              }
            },
            "STSCLR_1": {
              "DU1UP_SC": {
                "bit": 25,
                "description": "ADC1 Differential Unit 1 (DU1) upper Channel Status Clear"
              },
              "DU1LO_SC": {
                "bit": 24,
                "description": "ADC1 Differential Unit 1 (DU1) lower Channel Status Clear"
              }
            },
            "TH0_3_LOWER": {
              "PP_CH3_LOW": {
                "bit": 24,
                "description": "Post-Processing-Channel 3 lower trigger level",
                "width": 8
              },
              "PP_CH2_LOW": {
                "bit": 16,
                "description": "Post-Processing-Channel 2 lower trigger level",
                "width": 8
              },
              "PP_CH1_LOW": {
                "bit": 8,
                "description": "Post-Processing-Channel 1 lower trigger level",
                "width": 8
              },
              "PP_CH0_LOW": {
                "bit": 0,
                "description": "Post-Processing-Channel 0 lower trigger level",
                "width": 8
              }
            },
            "TH0_3_UPPER": {
              "PP_CH3_UP": {
                "bit": 24,
                "description": "Post-Processing-Channel 3 upper trigger level",
                "width": 8
              },
              "PP_CH2_UP": {
                "bit": 16,
                "description": "Post-Processing-Channel 2 upper trigger level",
                "width": 8
              },
              "PP_CH1_UP": {
                "bit": 8,
                "description": "Post-Processing-Channel 1 upper trigger level",
                "width": 8
              },
              "PP_CH0_UP": {
                "bit": 0,
                "description": "Post-Processing-Channel 0 upper trigger level",
                "width": 8
              }
            },
            "TH4_7_LOWER": {
              "PP_CH7_LOW": {
                "bit": 24,
                "description": "Post-Processing-Channel 7 lower trigger level",
                "width": 8
              },
              "PP_CH6_LOW": {
                "bit": 16,
                "description": "Post-Processing-Channel 6 lower trigger level",
                "width": 8
              },
              "PP_CH5_LOW": {
                "bit": 8,
                "description": "Post-Processing-Channel 5 lower trigger level",
                "width": 8
              },
              "PP_CH4_LOW": {
                "bit": 0,
                "description": "Post-Processing-Channel 4 lower trigger level",
                "width": 8
              }
            },
            "TH4_7_UPPER": {
              "PP_CH7_UP": {
                "bit": 24,
                "description": "Post-Processing-Channel 7 upper trigger level",
                "width": 8
              },
              "PP_CH6_UP": {
                "bit": 16,
                "description": "Post-Processing-Channel 6upper trigger level",
                "width": 8
              },
              "PP_CH5_UP": {
                "bit": 8,
                "description": "Post-Processing-Channel 5 upper trigger level",
                "width": 8
              },
              "PP_CH4_UP": {
                "bit": 0,
                "description": "Post-Processing-Channel 4 upper trigger level",
                "width": 8
              }
            }
          }
        },
        "BDRV": {
          "instances": [
            {
              "name": "BDRV",
              "base": "0x40034000",
              "irq": 17
            }
          ],
          "registers": {
            "ASEQC": {
              "offset": "0x90",
              "size": 32,
              "description": "Adaptive Slewrate Sequencer Control Register"
            },
            "ASEQERRCNT": {
              "offset": "0xD8",
              "size": 32,
              "description": "Adaptive Slewrate Sequencer Error Counter Control Register"
            },
            "ASEQIOFFMAX": {
              "offset": "0xB4",
              "size": 32,
              "description": "Adaptive Slewrate Sequencer Off Phase Maximum Current Setting"
            },
            "ASEQIOFFMIN": {
              "offset": "0xA4",
              "size": 32,
              "description": "Adaptive Slewrate Sequencer Off Phase Minimum Current Setting"
            },
            "ASEQIONMAX": {
              "offset": "0xB0",
              "size": 32,
              "description": "Adaptive Slewrate Sequencer On Phase Maximum Current Setting"
            },
            "ASEQIONMIN": {
              "offset": "0xA0",
              "size": 32,
              "description": "Adaptive Slewrate Sequencer On Phase Minimum Current Setting"
            },
            "ASEQSTS": {
              "offset": "0x94",
              "size": 32,
              "description": "Adaptive Slewrate Sequencer Status Register"
            },
            "CP_CLK_CTRL": {
              "offset": "0x24",
              "size": 32,
              "description": "Charge Pump Clock Control Register"
            },
            "CP_CTRL": {
              "offset": "0x20",
              "size": 32,
              "description": "Charge Pump Control and Status Register"
            },
            "CP_IRQCLR": {
              "offset": "0x44",
              "size": 32,
              "description": "Charge Pump Interrupt Status Clear Register"
            },
            "CP_IRQEN": {
              "offset": "0x48",
              "size": 32,
              "description": "Charge Pump Interrupt Enable Register"
            },
            "CP_IRQS": {
              "offset": "0x40",
              "size": 32,
              "description": "Charge Pump Status Register"
            },
            "CTRL1": {
              "offset": "0x00",
              "size": 32,
              "description": "H-Bridge Driver Control 1"
            },
            "CTRL2": {
              "offset": "0x04",
              "size": 32,
              "description": "H-Bridge Driver Control 2"
            },
            "CTRL3": {
              "offset": "0x08",
              "size": 32,
              "description": "H-Bridge Driver Control 3"
            },
            "DCTRIM_DRVx": {
              "offset": "0xE0",
              "size": 32,
              "description": "Current Trimming of Driver"
            },
            "HB1ASEQOFFVAL": {
              "offset": "0xBC",
              "size": 32,
              "description": "Half Bridge 1 Adaptive Sequencer Off Values"
            },
            "HB1ASEQONVAL": {
              "offset": "0xB8",
              "size": 32,
              "description": "Half Bridge 1 Adaptive Sequencer On Values"
            },
            "HB2ASEQOFFVAL": {
              "offset": "0xD4",
              "size": 32,
              "description": "Half Bridge 2 Adaptive Sequencer Off Values"
            },
            "HB2ASEQONVAL": {
              "offset": "0xD0",
              "size": 32,
              "description": "Half Bridge 2 Adaptive Sequencer On Values"
            },
            "IGATECLMPOFFC": {
              "offset": "0x34",
              "size": 32,
              "description": "Gate Current Clamping Value in OFF State"
            },
            "IGATECLMPONC": {
              "offset": "0x30",
              "size": 32,
              "description": "Gate Current Clamping Value in ON State"
            },
            "IRQCLR": {
              "offset": "0xF4",
              "size": 32,
              "description": "H-Bridge Driver Interrupt Status Clear Register"
            },
            "IRQEN": {
              "offset": "0xF8",
              "size": 32,
              "description": "H-Bridge Driver Control"
            },
            "IRQS": {
              "offset": "0xF0",
              "size": 32,
              "description": "H-Bridge Driver Interrupt Status"
            },
            "OFFASEQTMAX": {
              "offset": "0xAC",
              "size": 32,
              "description": "Adaptive Slewrate Off Sequencer Maximum Time Setting"
            },
            "OFFASEQTMIN": {
              "offset": "0x9C",
              "size": 32,
              "description": "Turn OFF Adaptive Slewrate Sequencer Minimum Time Setting"
            },
            "OFFSEQHB1IC": {
              "offset": "0x54",
              "size": 32,
              "description": "Turn-off Slewrate Sequencer Half Bridge 1 Current Control"
            },
            "OFFSEQHB1TC": {
              "offset": "0x50",
              "size": 32,
              "description": "Turn-off Slewrate Sequencer Half Bridge 1 Time Control"
            },
            "OFFSEQHB2IC": {
              "offset": "0x74",
              "size": 32,
              "description": "Turn-off Slewrate Sequencer Half Bridge 2 Current Control"
            },
            "OFFSEQHB2TC": {
              "offset": "0x70",
              "size": 32,
              "description": "Turn-off Slewrate Sequencer Half Bridge 2 Time Control"
            },
            "ONASEQTMAX": {
              "offset": "0xA8",
              "size": 32,
              "description": "Adaptive Slewrate On Sequencer Maximum Time Setting"
            },
            "ONASEQTMIN": {
              "offset": "0x98",
              "size": 32,
              "description": "Turn ON Adaptive Slewrate Sequencer Minimum Time Setting"
            },
            "ONSEQHB1IC": {
              "offset": "0x5C",
              "size": 32,
              "description": "Turn-on Slewrate Sequencer Half Bridge 1 Current Control"
            },
            "ONSEQHB1TC": {
              "offset": "0x58",
              "size": 32,
              "description": "Turn-on Slewrate Sequencer Half Bridge 1 Time Control"
            },
            "ONSEQHB2IC": {
              "offset": "0x7C",
              "size": 32,
              "description": "Turn-on Slewrate Sequencer Half Bridge 2 Current Control"
            },
            "ONSEQHB2TC": {
              "offset": "0x78",
              "size": 32,
              "description": "Turn-on Slewrate Sequencer Half Bridge 2 Time Control"
            },
            "PWMSRCSEL": {
              "offset": "0x0C",
              "size": 32,
              "description": "PWM Source Selection Register"
            },
            "SEQAFHB1CD": {
              "offset": "0x68",
              "size": 32,
              "description": "Slewrate Sequencer-Active Freewheeling- Half Bridge 1 Clamping Current Delay"
            },
            "SEQAFHB1IC": {
              "offset": "0x64",
              "size": 32,
              "description": "Slewrate Sequencer-Active Freewheeling-Half Bridge 1 Current Control"
            },
            "SEQAFHB2CD": {
              "offset": "0x88",
              "size": 32,
              "description": "Slewrate Sequencer-Active Freewheeling- Half Bridge 2 Clamping Current Delay"
            },
            "SEQAFHB2IC": {
              "offset": "0x84",
              "size": 32,
              "description": "Slewrate Sequencer-Active Freewheeling- Half Bridge 2 Current Control"
            },
            "SEQMAP": {
              "offset": "0x10",
              "size": 32,
              "description": "Slewrate Sequencer Mapping Register"
            },
            "TRIM_DRVx": {
              "offset": "0x18",
              "size": 32,
              "description": "Trimming of Driver"
            }
          },
          "bits": {
            "ASEQC": {
              "HB2OFFHYSTEN": {
                "bit": 23,
                "description": "Half Bridge 2 Optimizer Hysteresis for Switch Off Enable Bit"
              },
              "HB2ONHYSTEN": {
                "bit": 22,
                "description": "Half Bridge 2 Optimizer Hysteresis for Switch On Enable Bit"
              },
              "HB2OPTOFFACT": {
                "bit": 21,
                "description": "Half Bridge 2 Optimizer for Switch Off Active Bit"
              },
              "HB2OPTONACT": {
                "bit": 20,
                "description": "Half Bridge 2 Optimizer for Switch On Active Bit"
              },
              "HB2ASMOFFEN": {
                "bit": 17,
                "description": "Half Bridge 2 Adaptive Sequencer Mode for Switch Off Enable"
              },
              "HB2ASMONEN": {
                "bit": 16,
                "description": "Half Bridge 2 Adaptive Sequencer Mode for Switch On Enable"
              },
              "HB1OFFHYSTEN": {
                "bit": 7,
                "description": "Half Bridge 1 Optimizer Hysteresis for Switch Off Enable Bit"
              },
              "HB1ONHYSTEN": {
                "bit": 6,
                "description": "Half Bridge 1 Optimizer Hysteresis for Switch On Enable Bit"
              },
              "HB1OPTOFFACT": {
                "bit": 5,
                "description": "Half Bridge 1 Optimizer for Switch Off Active Bit"
              },
              "HB1OPTONACT": {
                "bit": 4,
                "description": "Half Bridge 1 Optimizer for Switch On Active Bit"
              },
              "HB1ASMOFFEN": {
                "bit": 1,
                "description": "Half Bridge 1 Adaptive Sequencer Mode for Switch Off Enable"
              },
              "HB1ASMONEN": {
                "bit": 0,
                "description": "Half Bridge 1 Adaptive Sequencer Mode for Switch On Enable"
              }
            },
            "ASEQERRCNT": {
              "HB2MFERRCNT": {
                "bit": 20,
                "description": "Half Bridge 2-Measurement Failure Error Counter Setting",
                "width": 2
              },
              "HB2T12ONERRCNT": {
                "bit": 18,
                "description": "Half Bridge 2-T12 On Error Counter Setting",
                "width": 2
              },
              "HB2T1OFFERRCNT": {
                "bit": 16,
                "description": "Half Bridge 2-T1 Off Error Counter Setting",
                "width": 2
              },
              "HB1MFERRCNT": {
                "bit": 4,
                "description": "Half Bridge 1-Measurement Failure Error Counter Setting",
                "width": 2
              },
              "HB1T12ONERRCNT": {
                "bit": 2,
                "description": "Half Bridge 1-T12 On Error Counter Setting",
                "width": 2
              },
              "HB1T1OFFERRCNT": {
                "bit": 0,
                "description": "Half Bridge 1-T1 Off Error Counter Setting",
                "width": 2
              }
            },
            "ASEQIOFFMAX": {
              "I1OFFMAX": {
                "bit": 0,
                "description": "Slew rate sequencer off-phase 1 max. current setting",
                "width": 6
              }
            },
            "ASEQIOFFMIN": {
              "I1OFFMIN": {
                "bit": 0,
                "description": "Slew rate sequencer off-phase 1 min. current setting",
                "width": 6
              }
            },
            "ASEQIONMAX": {
              "I1ONMAX": {
                "bit": 0,
                "description": "Slew rate sequencer on-phase 1 max. current setting",
                "width": 6
              }
            },
            "ASEQIONMIN": {
              "I1ONMIN": {
                "bit": 0,
                "description": "Slew rate sequencer on-phase 1 min. current setting",
                "width": 6
              }
            },
            "ASEQSTS": {
              "HB2ONMF": {
                "bit": 31,
                "description": "Half Bridge 2- On Adaptive Mode Measurement Failure"
              },
              "HB2OFFMF": {
                "bit": 30,
                "description": "Half Bridge 2- Off Adaptive Mode Measurement Failure"
              },
              "HB2I1ONMIN": {
                "bit": 23,
                "description": "Half Bridge 2-I1 On Min Value reached"
              },
              "HB2T12ONMIN": {
                "bit": 22,
                "description": "Half Bridge 2-T12 On Min Value reached"
              },
              "HB2I1ONMAX": {
                "bit": 21,
                "description": "Half Bridge 2-I1 On Max Value reached"
              },
              "HB2T12ONMAX": {
                "bit": 20,
                "description": "Half Bridge 2-T12 On Max Value reached"
              },
              "HB2I1OFFMIN": {
                "bit": 19,
                "description": "Half Bridge 2-I1 Off Min Value reached"
              },
              "HB2T1OFFMIN": {
                "bit": 18,
                "description": "Half Bridge 2-T1 Off Min Value reached"
              },
              "HB2I1OFFMAX": {
                "bit": 17,
                "description": "Half Bridge 2-I1 Off Max Value reached"
              },
              "HB2T1OFFMAX": {
                "bit": 16,
                "description": "Half Bridge 2-T1 Off Max Value reached"
              },
              "HB1ONMF": {
                "bit": 15,
                "description": "Half Bridge 1-On Adaptive Mode Measurement Failure"
              },
              "HB1OFFMF": {
                "bit": 14,
                "description": "Half Bridge 1-Off Adaptive Mode Measurement Failure"
              },
              "HB1I1ONMIN": {
                "bit": 7,
                "description": "Half Bridge 1-I1 On Min Value reached"
              },
              "HB1T12ONMIN": {
                "bit": 6,
                "description": "Half Bridge 1-T12 On Min Value reached"
              },
              "HB1I1ONMAX": {
                "bit": 5,
                "description": "Half Bridge 1-I1 On Max Value reached"
              },
              "HB1T12ONMAX": {
                "bit": 4,
                "description": "Half Bridge 1-T12 On Max Value reached"
              },
              "HB1I1OFFMIN": {
                "bit": 3,
                "description": "Half Bridge 1-I1 Off Min Value reached"
              },
              "HB1T1OFFMIN": {
                "bit": 2,
                "description": "Half Bridge 1-T1 Off Min Value reached"
              },
              "HB1I1OFFMAX": {
                "bit": 1,
                "description": "Half Bridge 1-I1 Off Max Value reached"
              },
              "HB1T1OFFMAX": {
                "bit": 0,
                "description": "Half Bridge 1-T1 Off Max Value reached"
              }
            },
            "CP_CLK_CTRL": {
              "CPCLKDIS_SET": {
                "bit": 16,
                "description": "Charge Pump Clock Set If Disabled"
              },
              "CPCLK_EN": {
                "bit": 15,
                "description": "Charge Pump Clock Enable"
              },
              "F_CP": {
                "bit": 13,
                "description": "MSB of CP_CLK divider",
                "width": 2
              },
              "DITH_UPPER": {
                "bit": 8,
                "description": "CP_CLK upper frequency boundary during dithering",
                "width": 5
              },
              "DITH_LOWER": {
                "bit": 0,
                "description": "CP_CLK lower frequency boundary during dithering",
                "width": 5
              }
            },
            "CP_CTRL": {
              "CP_STAGE_SEL": {
                "bit": 29,
                "description": "Charge Pump Output Voltage Trimming",
                "width": 2
              },
              "VCP14_15V_SEL": {
                "bit": 28,
                "description": "Charge Pump 15V/14V Output Voltage Sel"
              },
              "VTHVCP_TRIM": {
                "bit": 26,
                "description": "Charge Pump Output Voltage Trimming",
                "width": 2
              },
              "VCP9V_SET": {
                "bit": 25,
                "description": "Charge Pump 9 V Output Voltage Set"
              },
              "CPLOPWRM_EN": {
                "bit": 24,
                "description": "Charge Pump Low Power Mode Enable"
              },
              "DRVx_VSDUP_DIS": {
                "bit": 22,
                "description": "Driver On VSD Upper Voltage Disable"
              },
              "DRVx_VSDLO_DIS": {
                "bit": 20,
                "description": "Driver On VSD Lower Voltage Disable"
              },
              "DRVx_VCPUP_DIS": {
                "bit": 18,
                "description": "Driver On Charge Pump Upper Voltage Disable"
              },
              "DRVx_VCPLO_SDEN": {
                "bit": 17,
                "description": "Driver Charge Pump Low Voltage Shut-Down"
              },
              "DRVx_VCPLO_DIS": {
                "bit": 16,
                "description": "Driver On Charge Pump Low Voltage Disable"
              },
              "VCP_LOWTH2": {
                "bit": 8,
                "description": "Charge Pump Output Voltage Lower Threshold Detection Level",
                "width": 3
              },
              "CP_RDY_EN": {
                "bit": 2,
                "description": "Bridge Driver on Charge Pump Ready Enable"
              },
              "CP_EN": {
                "bit": 0,
                "description": "Charge Pump Enable"
              }
            },
            "CP_IRQCLR": {
              "VSD_UPTH_SC": {
                "bit": 31,
                "description": "Driver Supply MU High Status Clear"
              },
              "VSD_LOTH_SC": {
                "bit": 29,
                "description": "Driver Supply MU Low Status Clear"
              },
              "VCP_UPTH_SC": {
                "bit": 27,
                "description": "Charge Pump MU High Status Clear"
              },
              "VCP_LOTH1_SC": {
                "bit": 25,
                "description": "Charge Pump MU Low Status Clear"
              },
              "VCP_LOTH2_SC": {
                "bit": 24,
                "description": "Charge Pump Low Status Clear"
              },
              "VCP_OTSD_SC": {
                "bit": 20,
                "description": "Charge Pump Over-temperature Shutdown Status Clear"
              },
              "VCP_OTW_SC": {
                "bit": 16,
                "description": "Charge Pump Over-temperature Warning Status Clear"
              },
              "VSD_UPTH_ISC": {
                "bit": 15,
                "description": "Driver Supply MU High Interrupt Status Clear"
              },
              "VSD_LOTH_ISC": {
                "bit": 13,
                "description": "Driver Supply MU Low Interrupt Status Clear"
              },
              "VCP_UPTH_ISC": {
                "bit": 11,
                "description": "Charge Pump MU High Interrupt Status Clear"
              },
              "VCP_LOTH1_ISC": {
                "bit": 9,
                "description": "Charge Pump MU Low Interrupt Status Clear"
              },
              "VCP_LOTH2_ISC": {
                "bit": 8,
                "description": "Charge Pump Low Interrupt Status Clear"
              },
              "VCP_OTSD_ISC": {
                "bit": 4,
                "description": "Charge Pump Over-temperature Shutdown Interrupt Status Clear"
              },
              "VCP_OTW_ISC": {
                "bit": 0,
                "description": "Charge Pump Over-temperature Warning Interrupt Status Clear"
              }
            },
            "CP_IRQEN": {
              "VSD_UPTH_IEN": {
                "bit": 15,
                "description": "Driver Supply MU High Interrupt Enable"
              },
              "VSD_LOTH_IEN": {
                "bit": 13,
                "description": "Driver Supply MU Low Interrupt Enable"
              },
              "VCP_UPTH_IEN": {
                "bit": 11,
                "description": "Charge Pump MU High Interrupt Enable"
              },
              "VCP_LOTH1_IEN": {
                "bit": 9,
                "description": "Charge Pump MU Low Interrupt Enable"
              },
              "VCP_LOTH2_IEN": {
                "bit": 8,
                "description": "Charge Pump Low Interrupt Enable"
              },
              "VCP_OTSD_IEN": {
                "bit": 4,
                "description": "Charge Pump Over-temperature Shutdown Interrupt Enable"
              },
              "VCP_OTW_IEN": {
                "bit": 0,
                "description": "Charge Pump Over-temperature Warning Interrupt Enable"
              }
            },
            "CP_IRQS": {
              "VSD_UPTH_STS": {
                "bit": 31,
                "description": "Driver Supply MU High Status"
              },
              "VSD_LOTH_STS": {
                "bit": 29,
                "description": "Driver Supply MU Low Status"
              },
              "VCP_UPTH_STS": {
                "bit": 27,
                "description": "Charge Pump MU High Status"
              },
              "VCP_LOTH1_STS": {
                "bit": 25,
                "description": "Charge Pump MU Low Status"
              },
              "VCP_LOTH2_STS": {
                "bit": 24,
                "description": "Charge Pump Low Status"
              },
              "VCP_OTSD_STS": {
                "bit": 20,
                "description": "Charge Pump Overtemperature Shutdown Status"
              },
              "VCP_OTW_STS": {
                "bit": 16,
                "description": "Charge Pump Overtemperature Warning Status"
              },
              "VSD_UPTH_IS": {
                "bit": 15,
                "description": "Driver Supply MU High Interrupt Status"
              },
              "VSD_LOTH_IS": {
                "bit": 13,
                "description": "Driver Supply MU Low Interrupt Status"
              },
              "VCP_UPTH_IS": {
                "bit": 11,
                "description": "Charge Pump MU High Interrupt Status"
              },
              "VCP_LOTH1_IS": {
                "bit": 9,
                "description": "Charge Pump MU Low Interrupt Status"
              },
              "VCP_LOTH2_IS": {
                "bit": 8,
                "description": "Charge Pump Low Interrupt Status"
              },
              "VCP_OTSD_IS": {
                "bit": 4,
                "description": "Charge Pump Overtemperature Shutdown Interrupt Status"
              },
              "VCP_OTW_IS": {
                "bit": 0,
                "description": "Charge Pump Overtemperature Warning Interrupt Status"
              }
            },
            "CTRL1": {
              "HS2_OC_DIS": {
                "bit": 31,
                "description": "High Side Driver Overcurrent Shutdown Select"
              },
              "HS2_SUPERR_STS": {
                "bit": 29,
                "description": "High Side Driver 2 Supply Error Status"
              },
              "HS2_DCS_EN": {
                "bit": 27,
                "description": "High Side Driver 2 Diagnosis Current Source Enable"
              },
              "HS2_ON": {
                "bit": 26,
                "description": "High Side Driver 2 On"
              },
              "HS2_PWM": {
                "bit": 25,
                "description": "High Side Driver 2 PWM Enable"
              },
              "HS2_EN": {
                "bit": 24,
                "description": "High Side Driver 2 Enable"
              },
              "HS1_OC_DIS": {
                "bit": 23,
                "description": "High Side Driver Overcurrent Shutdown Select"
              },
              "HS1_SUPERR_STS": {
                "bit": 21,
                "description": "High Side Driver 1 Supply Error Status"
              },
              "HS1_DCS_EN": {
                "bit": 19,
                "description": "High Side Driver 1 Diagnosis Current Source Enable"
              },
              "HS1_ON": {
                "bit": 18,
                "description": "High Side Driver 1 On"
              },
              "HS1_PWM": {
                "bit": 17,
                "description": "High Side Driver 1 PWM Enable"
              },
              "HS1_EN": {
                "bit": 16,
                "description": "High Side Driver 1 Enable"
              },
              "LS2_OC_DIS": {
                "bit": 15,
                "description": "Low Side Driver Overcurrent Shutdown Select"
              },
              "LS2_SUPERR_STS": {
                "bit": 13,
                "description": "Low Side Driver 2 Supply Error Status"
              },
              "LS2_ON": {
                "bit": 10,
                "description": "Low Side Driver 2 On"
              },
              "LS2_PWM": {
                "bit": 9,
                "description": "Low Side Driver 2 PWM Enable"
              },
              "LS2_EN": {
                "bit": 8,
                "description": "Low Side Driver 2 Enable"
              },
              "LS1_OC_DIS": {
                "bit": 7,
                "description": "Low Side Driver 1 Overcurrent Shutdown Select"
              },
              "LS1_SUPERR_STS": {
                "bit": 5,
                "description": "Low Side Driver 1 Supply Error Status"
              },
              "LS1_ON": {
                "bit": 2,
                "description": "Low Side Driver 1 On"
              },
              "LS1_PWM": {
                "bit": 1,
                "description": "Low Side Driver 1 PWM Enable"
              },
              "LS1_EN": {
                "bit": 0,
                "description": "Low Side Driver 1 Enable"
              }
            },
            "CTRL2": {
              "DLY_DIAG_DIRSEL": {
                "bit": 31,
                "description": "Ext. power diag timer on / off select"
              },
              "DLY_DIAG_CHSEL": {
                "bit": 28,
                "description": "Ext. power diag timer channel select",
                "width": 3
              },
              "DLY_DIAG_STS": {
                "bit": 27,
                "description": "Ext. power diag timer valid flag"
              },
              "DLY_DIAG_SCLR": {
                "bit": 26,
                "description": "Ext. power diag timer valid flag clear"
              },
              "DLY_DIAG_TIM": {
                "bit": 16,
                "description": "Ext. power diag timer result register",
                "width": 10
              },
              "HB2OFFSEQCNF": {
                "bit": 3,
                "description": "Half Bridge 2 Off Sequencer Configuration"
              },
              "HB1OFFSEQCNF": {
                "bit": 2,
                "description": "Half Bridge 1 Off Sequencer Configuration"
              },
              "HB2ONSEQCNF": {
                "bit": 1,
                "description": "Half Bridge 2 On Sequencer Configuration"
              },
              "HB1ONSEQCNF": {
                "bit": 0,
                "description": "Half Bridge 1 On Sequencer Configuration"
              }
            },
            "CTRL3": {
              "DRV_CCP_DIS": {
                "bit": 30,
                "description": "Dynamic cross conduction protection Disable"
              },
              "DRV_CCP_TMUL": {
                "bit": 28,
                "description": "Multiplier bits for cross conduction time settings in register DRV_CCP_TIMSEL",
                "width": 2
              },
              "DRV_CCP_TIMSEL": {
                "bit": 24,
                "description": "Minimum cross conduction protection time setting",
                "width": 2
              },
              "DSMONVTH": {
                "bit": 16,
                "description": "Voltage Threshold for Drain-Source Monitoring of external FETs",
                "width": 3
              }
            },
            "DCTRIM_DRVx": {
              "COMPENS_LS": {
                "bit": 16,
                "description": "Gain Settings for Low Side Charge Current Compensation",
                "width": 3
              },
              "COMPENS_HS": {
                "bit": 8,
                "description": "Current Settings for High Side Charge Current Compensation",
                "width": 3
              }
            },
            "HB1ASEQOFFVAL": {
              "HB1_OFFVALVF_CLR": {
                "bit": 31,
                "description": "Half Bridge 1-Turn off slew rate values Valid Flag - Clear."
              },
              "HB1_OFFVALVF": {
                "bit": 30,
                "description": "Half Bridge 1-Turn off slew rate values - Valid Flag."
              },
              "HB1_T2MERR": {
                "bit": 22,
                "description": "Half Bridge 1-T2 Measurement Error."
              },
              "HB1_T2OFFCNT": {
                "bit": 16,
                "description": "Half Bridge 1-Turn off slew rate-time value measured from beginning of phase 2 to end of phase 2.",
                "width": 6
              },
              "HB1_I1OFFVAL": {
                "bit": 8,
                "description": "Half Bridge 1-slew rate sequencer off-phase 1 current setting",
                "width": 6
              },
              "HB1_T1OFFCNT": {
                "bit": 0,
                "description": "Half Bridge 1-Turn off slew rate-time value measured from beginning of phase 1 to end of phase 1.",
                "width": 8
              }
            },
            "HB1ASEQONVAL": {
              "HB1_ONVALVF_CLR": {
                "bit": 31,
                "description": "Half Bridge 1-Turn on slew rate values Valid Flag - Clear."
              },
              "HB1_ONVALVF": {
                "bit": 30,
                "description": "Half Bridge 1-Turn on slew rate values - Valid Flag."
              },
              "HB1_T3MERR": {
                "bit": 22,
                "description": "Half Bridge 1-T3 Measurement Error."
              },
              "HB1_T3ONCNT": {
                "bit": 16,
                "description": "Half Bridge 1-Turn on slew rate-time value measured from beginning of phase 3 to end of phase 3.",
                "width": 6
              },
              "HB1_I1ONVAL": {
                "bit": 8,
                "description": "Half Bridge 1-slew rate sequencer on-phase 1 current setting",
                "width": 6
              },
              "HB1_T12ONCNT": {
                "bit": 0,
                "description": "Half Bridge 1-Turn on slew rate-time value measured from beginning of phase 1 to end of phase 2.",
                "width": 8
              }
            },
            "HB2ASEQOFFVAL": {
              "HB2_OFFVALVF_CLR": {
                "bit": 31,
                "description": "Half Bridge 2-Turn off slew rate values Valid Flag - Clear."
              },
              "HB2_OFFVALVF": {
                "bit": 30,
                "description": "Half Bridge 2-Turn off slew rate values - Valid Flag."
              },
              "HB2_T2MERR": {
                "bit": 22,
                "description": "Half Bridge 2-T2 Measurement Error."
              },
              "HB2_T2OFFCNT": {
                "bit": 16,
                "description": "Half Bridge 2-Turn off slew rate-time value measured from beginning of phase 2 to end of phase 2.",
                "width": 6
              },
              "HB2_I1OFFVAL": {
                "bit": 8,
                "description": "Half Bridge 2-slew rate sequencer off-phase 1 current setting",
                "width": 6
              },
              "HB2_T1OFFCNT": {
                "bit": 0,
                "description": "Half Bridge 2-Turn off slew rate-time value measured from beginning of phase 1 to end of phase 1.",
                "width": 8
              }
            },
            "HB2ASEQONVAL": {
              "HB2_ONVALVF_CLR": {
                "bit": 31,
                "description": "Half Bridge 2-Turn on slew rate values Valid Flag - Clear."
              },
              "HB2_ONVALVF": {
                "bit": 30,
                "description": "Half Bridge 2-Turn on slew rate values - Valid Flag."
              },
              "HB2_T3MERR": {
                "bit": 22,
                "description": "Half Bridge 2-T3 Measurement Error."
              },
              "HB2_T3ONCNT": {
                "bit": 16,
                "description": "Half Bridge 2-Turn on slew rate-time value measured from beginning of phase 3 to end of phase 3.",
                "width": 6
              },
              "HB2_I1ONVAL": {
                "bit": 8,
                "description": "Half Bridge 2-slew rate sequencer on-phase 1 current setting",
                "width": 6
              },
              "HB2_T12ONCNT": {
                "bit": 0,
                "description": "Half Bridge 2-Turn on slew rate-time value measured from beginning of phase 1 to end of phase 2.",
                "width": 8
              }
            },
            "IGATECLMPOFFC": {
              "HB2AF_ICLMPOFF": {
                "bit": 24,
                "description": "Half Bridge 2-active freewheeling-current clamping value for OFF state",
                "width": 6
              },
              "HB1AF_ICLMPOFF": {
                "bit": 16,
                "description": "Half Bridge 1-active freewheeling-current clamping value for OFF state",
                "width": 6
              },
              "HB2_ICLMPOFF": {
                "bit": 8,
                "description": "Half Bridge 2-current clamping value for OFF state",
                "width": 6
              },
              "HB1_ICLMPOFF": {
                "bit": 0,
                "description": "Half Bridge 1-current clamping value for OFF state",
                "width": 6
              }
            },
            "IGATECLMPONC": {
              "HB2AF_ICLMPON": {
                "bit": 24,
                "description": "Half Bridge 2-active freewheeling-current clamping value for ON state",
                "width": 6
              },
              "HB1AF_ICLMPON": {
                "bit": 16,
                "description": "Half Bridge 1-active freewheeling-current clamping value for ON state",
                "width": 6
              },
              "HB2_ICLMPON": {
                "bit": 8,
                "description": "Half Bridge 2-current clamping value for ON state",
                "width": 6
              },
              "HB1_ICLMPON": {
                "bit": 0,
                "description": "Half Bridge 1-current clamping value for ON state",
                "width": 6
              }
            },
            "IRQCLR": {
              "SEQ_ERR_ISC": {
                "bit": 31,
                "description": "Driver Sequence Error Status Clear"
              },
              "HS2_OC_ISC": {
                "bit": 30,
                "description": "External High Side 2 FET Over-current Status Clear"
              },
              "HS2_DS_SC": {
                "bit": 29,
                "description": "High Side Driver 2 Drain Source Monitoring Status Clear in OFF-State"
              },
              "HS2_DS_ISC": {
                "bit": 28,
                "description": "High Side Driver 2 Drain Source Monitoring Interrupt Status Clear in OFF-State"
              },
              "HS1_OC_ISC": {
                "bit": 22,
                "description": "External High Side 1 FET Over-current Status Clear"
              },
              "HS1_DS_SC": {
                "bit": 21,
                "description": "High Side Driver 1 Drain Source Monitoring Status Clear in OFF-State"
              },
              "HS1_DS_ISC": {
                "bit": 20,
                "description": "High Side Driver 1 Drain Source Monitoring Interrupt Status Clear in OFF-State"
              },
              "LS2_OC_ISC": {
                "bit": 14,
                "description": "External Low Side 2 FET Over-current Status Clear"
              },
              "LS2_DS_SC": {
                "bit": 13,
                "description": "Low Side Driver 2 Drain Source Monitoring Status Clear in OFF-State"
              },
              "LS2_DS_ISC": {
                "bit": 12,
                "description": "Low Side Driver 2 Drain Source Monitoring Interrupt Status Clear in OFF-State"
              },
              "LS1_OC_ISC": {
                "bit": 6,
                "description": "External Low Side 1 FET Over-current Status Clear"
              },
              "LS1_DS_SC": {
                "bit": 5,
                "description": "Low Side Driver 1 Drain Source Monitoring Status Clear in OFF-State"
              },
              "LS1_DS_ISC": {
                "bit": 4,
                "description": "Low Side Driver 1 Drain Source Monitoring Interrupt Status Clear in OFF-State"
              },
              "HB2_ASEQ_ISC": {
                "bit": 1,
                "description": "Half Bridge 2 Adaptive Sequencer Interrupt Status Clear"
              },
              "HB1_ASEQ_ISC": {
                "bit": 0,
                "description": "Half Bridge 1 Adaptive Sequencer Interrupt Status Clear"
              }
            },
            "IRQEN": {
              "SEQ_ERR_IEN": {
                "bit": 31,
                "description": "Driver Sequence Error Interrupt Enable"
              },
              "HS2_OC_IEN": {
                "bit": 30,
                "description": "External High Side 2 FET Over-current Interrupt Enable"
              },
              "HS2_DS_IEN": {
                "bit": 28,
                "description": "High Side Driver 2 Drain Source Monitoring Interrupt Enable in OFF-State"
              },
              "HS1_OC_IEN": {
                "bit": 22,
                "description": "External High Side 1 FET Over-current Interrupt Enable"
              },
              "HS1_DS_IEN": {
                "bit": 20,
                "description": "High Side Driver 1 Drain Source Monitoring Interrupt Enable in OFF-State"
              },
              "LS2_OC_IEN": {
                "bit": 14,
                "description": "External Low Side 2 FET Over-current Interrupt Enable"
              },
              "LS2_DS_IEN": {
                "bit": 12,
                "description": "Low Side Driver 2 Drain Source Monitoring Interrupt Enable in OFF-State"
              },
              "LS1_OC_IEN": {
                "bit": 6,
                "description": "External Low Side 1 FET Over-current Interrupt Enable"
              },
              "LS1_DS_IEN": {
                "bit": 4,
                "description": "Low Side Driver 1 Drain Source Monitoring Interrupt Enable in OFF-State"
              },
              "HB2_ASEQ_IEN": {
                "bit": 1,
                "description": "Half Bridge 2 Adaptive Sequencer Interrupt Enable"
              },
              "HB1_ASEQ_IEN": {
                "bit": 0,
                "description": "Half Bridge 1 Adaptive Sequencer Interrupt Enable"
              }
            },
            "IRQS": {
              "SEQ_ERR_IS": {
                "bit": 31,
                "description": "Driver Sequence Error Interrupt Status"
              },
              "HS2_OC_IS": {
                "bit": 30,
                "description": "External High Side 2 FET Over-current Interrupt Status"
              },
              "HS2_DS_STS": {
                "bit": 29,
                "description": "High Side Driver 2 Drain Source Monitoring Status in OFF-State"
              },
              "HS2_DS_IS": {
                "bit": 28,
                "description": "High Side Driver 2 Drain Source Monitoring Interrupt Status in OFF-State"
              },
              "HS1_OC_IS": {
                "bit": 22,
                "description": "External High Side 1 FET Over-current Interrupt Status"
              },
              "HS1_DS_STS": {
                "bit": 21,
                "description": "High Side Driver 1 Drain Source Monitoring Status in OFF-State"
              },
              "HS1_DS_IS": {
                "bit": 20,
                "description": "High Side Driver 1 Drain Source Monitoring Interrupt Status in OFF-State"
              },
              "LS2_OC_IS": {
                "bit": 14,
                "description": "External Low Side 2 FET Over-current Interrupt Status"
              },
              "LS2_DS_STS": {
                "bit": 13,
                "description": "Low Side Driver 2 Drain Source Monitoring Status in OFF-State"
              },
              "LS2_DS_IS": {
                "bit": 12,
                "description": "Low Side Driver 2 Drain Source Monitoring Interrupt Status in OFF-State"
              },
              "LS1_OC_IS": {
                "bit": 6,
                "description": "External Low Side 1 FET Over-current Interrupt Status"
              },
              "LS1_DS_STS": {
                "bit": 5,
                "description": "Low Side Driver 1 Drain Source Monitoring Status in OFF-State"
              },
              "LS1_DS_IS": {
                "bit": 4,
                "description": "Low Side Driver 1 Drain Source Monitoring Interrupt Status in OFF-State"
              },
              "HB2_ASEQ_IS": {
                "bit": 1,
                "description": "Half Bridge 2 Adaptive Sequencer Interrupt Status"
              },
              "HB1_ASEQ_IS": {
                "bit": 0,
                "description": "Half Bridge 1 Adaptive Sequencer Interrupt Status"
              }
            },
            "OFFASEQTMAX": {
              "T1OFFMAX": {
                "bit": 0,
                "description": "Slew rate sequencer off-phase 1 max. time setting",
                "width": 8
              }
            },
            "OFFASEQTMIN": {
              "HB2T1OFFADDDLY": {
                "bit": 12,
                "description": "HB2 adaptive sequencer T1OFF additional delay setting.",
                "width": 4
              },
              "HB1T1OFFADDDLY": {
                "bit": 8,
                "description": "HB1 adaptive sequencer T1OFF additional delay setting.",
                "width": 4
              },
              "T1OFFMIN": {
                "bit": 0,
                "description": "Slew rate sequencer off-phase 1 min. time setting",
                "width": 8
              }
            },
            "OFFSEQHB1IC": {
              "HB1_I4OFF": {
                "bit": 24,
                "description": "Half Bridge 1-slew rate sequencer off-phase 4 current setting",
                "width": 6
              },
              "HB1_I3OFF": {
                "bit": 16,
                "description": "Half Bridge 1-slew rate sequencer off-phase 3 current setting",
                "width": 6
              },
              "HB1_I2OFF": {
                "bit": 8,
                "description": "Half Bridge 1-slew rate sequencer-off phase 2 current setting",
                "width": 6
              },
              "HB1_I1OFF": {
                "bit": 0,
                "description": "Half Bridge 1-slew rate sequencer off-phase 1 current setting",
                "width": 6
              }
            },
            "OFFSEQHB1TC": {
              "HB1_T4OFF": {
                "bit": 24,
                "description": "Half Bridge 1-slew rate sequencer off-phase 4 time setting",
                "width": 8
              },
              "HB1_T3OFF": {
                "bit": 16,
                "description": "Half Bridge 1-slew rate sequencer off-phase 3 time setting",
                "width": 6
              },
              "HB1_T2OFF": {
                "bit": 8,
                "description": "Half Bridge 1-slew rate sequencer off-phase 2 time setting",
                "width": 6
              },
              "HB1_T1OFF": {
                "bit": 0,
                "description": "Half Bridge 1-slew rate sequencer off-phase 1 time setting",
                "width": 8
              }
            },
            "OFFSEQHB2IC": {
              "HB2_I4OFF": {
                "bit": 24,
                "description": "Half Bridge 2-slew rate sequencer off-phase 4 current setting",
                "width": 6
              },
              "HB2_I3OFF": {
                "bit": 16,
                "description": "Half Bridge 2-slew rate sequencer off-phase 3 current setting",
                "width": 6
              },
              "HB2_I2OFF": {
                "bit": 8,
                "description": "Half Bridge 2-slew rate sequencer off-phase 2 current setting",
                "width": 6
              },
              "HB2_I1OFF": {
                "bit": 0,
                "description": "Half Bridge 2-slew rate sequencer off-phase 1 current setting",
                "width": 6
              }
            },
            "OFFSEQHB2TC": {
              "HB2_T4OFF": {
                "bit": 24,
                "description": "Half Bridge 2-slew rate sequencer off-phase 4 time setting",
                "width": 8
              },
              "HB2_T3OFF": {
                "bit": 16,
                "description": "Half Bridge 2-slew rate sequencer off-phase 3 time setting",
                "width": 6
              },
              "HB2_T2OFF": {
                "bit": 8,
                "description": "Half Bridge 2-slew rate sequencer off-phase 2 time setting",
                "width": 6
              },
              "HB2_T1OFF": {
                "bit": 0,
                "description": "Half Bridge 2-slew rate sequencer off-phase 1 time setting",
                "width": 8
              }
            },
            "ONASEQTMAX": {
              "T12ONMAX": {
                "bit": 0,
                "description": "Slew rate sequencer on-phase 12 max. time setting",
                "width": 8
              }
            },
            "ONASEQTMIN": {
              "T12ONMIN": {
                "bit": 0,
                "description": "Slew rate sequencer on-phase 12 min. time setting",
                "width": 8
              }
            },
            "ONSEQHB1IC": {
              "HB1_I4ON": {
                "bit": 24,
                "description": "Half Bridge 1-slew rate sequencer on-phase 4 current setting",
                "width": 6
              },
              "HB1_I3ON": {
                "bit": 16,
                "description": "Half Bridge 1-slew rate sequencer on-phase 3 current setting",
                "width": 6
              },
              "HB1_I2ON": {
                "bit": 8,
                "description": "Half Bridge 1-slew rate sequencer on-phase 2 current setting",
                "width": 6
              },
              "HB1_I1ON": {
                "bit": 0,
                "description": "Half Bridge 1-slew rate sequencer on-phase 1 current setting",
                "width": 6
              }
            },
            "ONSEQHB1TC": {
              "HB1_T4ON": {
                "bit": 24,
                "description": "Half Bridge 1-slew rate sequencer on-phase 4 time setting",
                "width": 8
              },
              "HB1_T3ON": {
                "bit": 16,
                "description": "Half Bridge 1-slew rate sequencer on-phase 3 time setting",
                "width": 6
              },
              "HB1_T2ON": {
                "bit": 8,
                "description": "Half Bridge 1-slew rate sequencer on-phase 2 time setting",
                "width": 6
              },
              "HB1_T1ON": {
                "bit": 0,
                "description": "Half Bridge 1-slew rate sequencer on-phase 1 time setting",
                "width": 8
              }
            },
            "ONSEQHB2IC": {
              "HB2_I4ON": {
                "bit": 24,
                "description": "Half Bridge 2-slew rate sequencer on-phase 4 current setting",
                "width": 6
              },
              "HB2_I3ON": {
                "bit": 16,
                "description": "Half Bridge 2-slew rate sequencer on-phase 3 current setting",
                "width": 6
              },
              "HB2_I2ON": {
                "bit": 8,
                "description": "Half Bridge 2-slew rate sequencer on-phase 2 current setting",
                "width": 6
              },
              "HB2_I1ON": {
                "bit": 0,
                "description": "Half Bridge 2-slew rate sequencer on-phase 1 current setting",
                "width": 6
              }
            },
            "ONSEQHB2TC": {
              "HB2_T4ON": {
                "bit": 24,
                "description": "Half Bridge 2-slew rate sequencer on-phase 4 time setting",
                "width": 8
              },
              "HB2_T3ON": {
                "bit": 16,
                "description": "Half Bridge 2-slew rate sequencer on-phase 3 time setting",
                "width": 6
              },
              "HB2_T2ON": {
                "bit": 8,
                "description": "Half Bridge 2-slew rate sequencer on-phase 2 time setting",
                "width": 6
              },
              "HB2_T1ON": {
                "bit": 0,
                "description": "Half Bridge 2-slew rate sequencer on-phase 1 time setting",
                "width": 8
              }
            },
            "PWMSRCSEL": {
              "HS2_SRC_SEL": {
                "bit": 19,
                "description": "HS2 PWM Source Selection",
                "width": 2
              },
              "HS1_SRC_SEL": {
                "bit": 16,
                "description": "HS1 PWM Source Selection",
                "width": 2
              },
              "LS2_SRC_SEL": {
                "bit": 3,
                "description": "LS2 PWM Source Selection",
                "width": 2
              },
              "LS1_SRC_SEL": {
                "bit": 0,
                "description": "LS1 PWM Source Selection",
                "width": 2
              }
            },
            "SEQAFHB1CD": {
              "HB1AF_TDICLMPON": {
                "bit": 8,
                "description": "Clamping current delay during active freewheeling for switch on",
                "width": 8
              },
              "HB1AF_TDICLMPOFF": {
                "bit": 0,
                "description": "Clamping current delay during active freewheeling for switch off",
                "width": 8
              }
            },
            "SEQAFHB1IC": {
              "HB1AF_ION": {
                "bit": 16,
                "description": "Half Bridge 1-active freewheeling-slew rate sequencer on-phase current setting",
                "width": 6
              },
              "HB1AF_IOFF": {
                "bit": 0,
                "description": "Half Bridge 1-active freewheeling-slew rate sequencer off-phase current setting",
                "width": 6
              }
            },
            "SEQAFHB2CD": {
              "HB2AF_TDICLMPON": {
                "bit": 8,
                "description": "Clamping current delay during active freewheeling for switch on",
                "width": 8
              },
              "HB2AF_TDICLMPOFF": {
                "bit": 0,
                "description": "Clamping current delay during active freewheeling for switch off",
                "width": 8
              }
            },
            "SEQAFHB2IC": {
              "HB2AF_ION": {
                "bit": 16,
                "description": "Half Bridge 2-active freewheeling-slew rate sequencer on-phase current setting",
                "width": 6
              },
              "HB2AF_IOFF": {
                "bit": 0,
                "description": "Half Bridge 2-active freewheeling-slew rate sequencer off-phase current setting",
                "width": 6
              }
            },
            "SEQMAP": {
              "HB2_SEQMAP": {
                "bit": 2,
                "description": "Half Bridge 2 Sequencer Mapping"
              },
              "HB1_SEQMAP": {
                "bit": 0,
                "description": "Half Bridge 1 Sequencer Mapping"
              }
            },
            "TRIM_DRVx": {
              "CPLOW_TFILT_SEL": {
                "bit": 28,
                "description": "Filter Time for Charge Pump Voltage Low Diagnosis",
                "width": 2
              },
              "HS2DRV_OCSDN_DIS": {
                "bit": 25,
                "description": "High Side 2 Predriver in overcurrent situation disable"
              },
              "HS1DRV_OCSDN_DIS": {
                "bit": 24,
                "description": "High Side 1 Predriver in overcurrent situation disable"
              },
              "HS2DRV_FDISCHG_DIS": {
                "bit": 21,
                "description": "High Side 2 Predriver fast discharge disable"
              },
              "HS1DRV_FDISCHG_DIS": {
                "bit": 20,
                "description": "High Side 1 Predriver fast discharge disable"
              },
              "HSDRV_DS_TFILT_SEL": {
                "bit": 18,
                "description": "Filter Time for Drain-Source Monitoring of High Side Drivers",
                "width": 2
              },
              "LS2DRV_OCSDN_DIS": {
                "bit": 15,
                "description": "Low Side 2 Predriver in overcurrent situation disable"
              },
              "LS1DRV_OCSDN_DIS": {
                "bit": 14,
                "description": "Low Side 1 Predriver in overcurrent situation disable"
              },
              "LS2DRV_FDISCHG_DIS": {
                "bit": 11,
                "description": "Low Side 2 Predriver fast discharge disable"
              },
              "LS1DRV_FDISCHG_DIS": {
                "bit": 10,
                "description": "Low Side 1 Predriver fast discharge disable"
              },
              "LSDRV_DS_TFILT_SEL": {
                "bit": 8,
                "description": "Filter Time for Drain-Source Monitoring of Low Side Drivers",
                "width": 2
              },
              "LS_HS_BT_TFILT_SEL": {
                "bit": 0,
                "description": "Blanking Time for Drain-Source Monitoring of Low / High Side Drivers",
                "width": 2
              }
            }
          }
        },
        "CCU6": {
          "instances": [
            {
              "name": "CCU6",
              "base": "0x4000C000",
              "irq": 4
            }
          ],
          "registers": {
            "CC60R": {
              "offset": "0x34",
              "size": 32,
              "description": "Capture/Compare Register for Channel CC60"
            },
            "CC60SR": {
              "offset": "0x14",
              "size": 32,
              "description": "Capture/Compare Shadow Register for Channel CC60"
            },
            "CC61R": {
              "offset": "0x38",
              "size": 32,
              "description": "Capture/Compare Register for Channel CC61"
            },
            "CC61SR": {
              "offset": "0x18",
              "size": 32,
              "description": "Capture/Compare Shadow Register for Channel CC61"
            },
            "CC62R": {
              "offset": "0x3C",
              "size": 32,
              "description": "Capture/Compare Register for Channel CC62"
            },
            "CC62SR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Capture/Compare Shadow Register for Channel CC62"
            },
            "CC63R": {
              "offset": "0x00",
              "size": 32,
              "description": "Capture/Compare Register for Channel CC63"
            },
            "CC63SR": {
              "offset": "0x20",
              "size": 32,
              "description": "Capture/Compare Shadow Register for Channel CC63"
            },
            "CMPMODIF": {
              "offset": "0x10",
              "size": 32,
              "description": "Compare State Modification Register"
            },
            "CMPSTAT": {
              "offset": "0x80",
              "size": 32,
              "description": "Compare State Register"
            },
            "IEN": {
              "offset": "0x44",
              "size": 32,
              "description": "Capture/Compare Interrupt Enable Register"
            },
            "INP": {
              "offset": "0x48",
              "size": 32,
              "description": "Capture/Compare Interrupt Node Pointer Register"
            },
            "IS": {
              "offset": "0x68",
              "size": 32,
              "description": "Capture/Compare Interrupt Status Register"
            },
            "ISR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Capture/Compare Interrupt Status Reset Register"
            },
            "ISS": {
              "offset": "0x4C",
              "size": 32,
              "description": "Capture/Compare Interrupt Status Set Register"
            },
            "MCMCTR": {
              "offset": "0x54",
              "size": 32,
              "description": "Multi-Channel Mode Control Register"
            },
            "MCMOUT": {
              "offset": "0x64",
              "size": 32,
              "description": "Multi-Channel Mode Output Register"
            },
            "MCMOUTS": {
              "offset": "0x08",
              "size": 32,
              "description": "Multi-Channel Mode Output Shadow Register"
            },
            "MODCTR": {
              "offset": "0x5C",
              "size": 32,
              "description": "Modulation Control Register"
            },
            "PISEL0": {
              "offset": "0x6C",
              "size": 32,
              "description": "Port Input Select Register 0"
            },
            "PISEL2": {
              "offset": "0x74",
              "size": 32,
              "description": "Port Input Select Register 2"
            },
            "PSLR": {
              "offset": "0x50",
              "size": 32,
              "description": "Passive State Level Register"
            },
            "T12": {
              "offset": "0x78",
              "size": 32,
              "description": "Timer T12 Counter Register"
            },
            "T12DTC": {
              "offset": "0x2C",
              "size": 32,
              "description": "Dead-Time Control Register for Timer T12 Low"
            },
            "T12MSEL": {
              "offset": "0x40",
              "size": 32,
              "description": "T12 Capture/Compare Mode Select Register"
            },
            "T12PR": {
              "offset": "0x24",
              "size": 32,
              "description": "Timer T12 Period Register"
            },
            "T13": {
              "offset": "0x7C",
              "size": 32,
              "description": "Timer T13 Counter Register"
            },
            "T13PR": {
              "offset": "0x28",
              "size": 32,
              "description": "Timer T13 Period Register"
            },
            "TCTR0": {
              "offset": "0x30",
              "size": 32,
              "description": "Timer Control Register 0"
            },
            "TCTR2": {
              "offset": "0x58",
              "size": 32,
              "description": "Timer Control Register 2"
            },
            "TCTR4": {
              "offset": "0x04",
              "size": 32,
              "description": "Timer Control Register 4"
            },
            "TRPCTR": {
              "offset": "0x60",
              "size": 32,
              "description": "Trap Control Register"
            }
          },
          "bits": {
            "CC60R": {
              "CCV": {
                "bit": 0,
                "description": "Channel 0 Capture/Compare Value",
                "width": 16
              }
            },
            "CC60SR": {
              "CCS": {
                "bit": 0,
                "description": "Shadow Register for Channel 0 Capture/Compare Value",
                "width": 16
              }
            },
            "CC61R": {
              "CCV": {
                "bit": 0,
                "description": "Channel 1 Capture/Compare Value",
                "width": 16
              }
            },
            "CC61SR": {
              "CCS": {
                "bit": 0,
                "description": "Shadow Register for Channel 1 Capture/Compare Value",
                "width": 16
              }
            },
            "CC62R": {
              "CCV": {
                "bit": 0,
                "description": "Channel 2 Capture/Compare Value",
                "width": 16
              }
            },
            "CC62SR": {
              "CCS": {
                "bit": 0,
                "description": "Shadow Register for Channel 2 Capture/Compare Value",
                "width": 16
              }
            },
            "CC63R": {
              "CCV": {
                "bit": 0,
                "description": "Channel CC63 Compare Value Low Byte",
                "width": 16
              }
            },
            "CC63SR": {
              "CCS": {
                "bit": 0,
                "description": "Shadow Register for Channel CC63 Compare Value",
                "width": 16
              }
            },
            "CMPMODIF": {
              "MCC63R": {
                "bit": 14,
                "description": "Capture/Compare Status Modification Bits (Reset)"
              },
              "MCC62R": {
                "bit": 10,
                "description": "Capture/Compare Status Modification Bit 2(Reset)"
              },
              "MCC61R": {
                "bit": 9,
                "description": "Capture/Compare Status Modification Bit 1(Reset)"
              },
              "MCC60R": {
                "bit": 8,
                "description": "Capture/Compare Status Modification Bit 0(Reset)"
              },
              "MCC63S": {
                "bit": 6,
                "description": "Capture/Compare Status Modification Bits (Set)"
              },
              "MCC62S": {
                "bit": 2,
                "description": "Capture/Compare Status Modification Bit 2 (Set)"
              },
              "MCC61S": {
                "bit": 1,
                "description": "Capture/Compare Status Modification Bit 1 (Set)"
              },
              "MCC60S": {
                "bit": 0,
                "description": "Capture/Compare Status Modification Bit 0 (Set)"
              }
            },
            "CMPSTAT": {
              "T13IM": {
                "bit": 15,
                "description": "T13 Inverted Modulation"
              },
              "COUT63PS": {
                "bit": 14,
                "description": "Passive State Select for Compare Outputs"
              },
              "COUT62PS": {
                "bit": 13,
                "description": "Passive State Select for Compare Outputs"
              },
              "CC62PS": {
                "bit": 12,
                "description": "Passive State Select for Compare Outputs"
              },
              "COUT61PS": {
                "bit": 11,
                "description": "Passive State Select for Compare Outputs"
              },
              "CC61PS": {
                "bit": 10,
                "description": "Passive State Select for Compare Outputs"
              },
              "COUT60PS": {
                "bit": 9,
                "description": "Passive State Select for Compare Outputs"
              },
              "CC60PS": {
                "bit": 8,
                "description": "Passive State Select for Compare Outputs"
              },
              "CC63ST": {
                "bit": 6,
                "description": "Capture/Compare State Bits"
              },
              "CCPOS2": {
                "bit": 5,
                "description": "Sampled Hall Pattern Bit 2"
              },
              "CCPOS1": {
                "bit": 4,
                "description": "Sampled Hall Pattern Bit 1"
              },
              "CCPOS0": {
                "bit": 3,
                "description": "Sampled Hall Pattern Bit 0"
              },
              "CC62ST": {
                "bit": 2,
                "description": "Capture/Compare State Bits"
              },
              "CC61ST": {
                "bit": 1,
                "description": "Capture/Compare State Bits"
              },
              "CC60ST": {
                "bit": 0,
                "description": "Capture/Compare State Bits"
              }
            },
            "IEN": {
              "ENSTR": {
                "bit": 15,
                "description": "Enable Multi-Channel Mode Shadow Transfer Interrupt"
              },
              "ENIDLE": {
                "bit": 14,
                "description": "Enable Idle"
              },
              "ENWHE": {
                "bit": 13,
                "description": "Enable Interrupt for Wrong Hall Event"
              },
              "ENCHE": {
                "bit": 12,
                "description": "Enable Interrupt for Correct Hall Event"
              },
              "ENTRPF": {
                "bit": 10,
                "description": "Enable Interrupt for Trap Flag"
              },
              "ENT13PM": {
                "bit": 9,
                "description": "Enable Interrupt for T13 Period-Match"
              },
              "ENT13CM": {
                "bit": 8,
                "description": "Enable Interrupt for T13 Compare-Match"
              },
              "ENT12PM": {
                "bit": 7,
                "description": "Enable Interrupt for T12 Period-Match"
              },
              "ENT12OM": {
                "bit": 6,
                "description": "Enable Interrupt for T12 One-Match"
              },
              "ENCC62F": {
                "bit": 5,
                "description": "Capture, Compare-Match Falling Edge Interrupt Enable for Channel 2"
              },
              "ENCC62R": {
                "bit": 4,
                "description": "Capture, Compare-Match Rising Edge Interrupt Enable for Channel 2"
              },
              "ENCC61F": {
                "bit": 3,
                "description": "Capture, Compare-Match Falling Edge Interrupt Enable for Channel 1"
              },
              "ENCC61R": {
                "bit": 2,
                "description": "Capture, Compare-Match Rising Edge Interrupt Enable for Channel 1"
              },
              "ENCC60F": {
                "bit": 1,
                "description": "Capture, Compare-Match Falling Edge Interrupt Enable for Channel 0"
              },
              "ENCC60R": {
                "bit": 0,
                "description": "Capture, Compare-Match Rising Edge Interrupt Enable for Channel 0"
              }
            },
            "INP": {
              "INPT13": {
                "bit": 12,
                "description": "Interrupt Node Pointer for Timer T13 Interrupts",
                "width": 2
              },
              "INPT12": {
                "bit": 10,
                "description": "Interrupt Node Pointer for Timer T12 Interrupts",
                "width": 2
              },
              "INPERR": {
                "bit": 8,
                "description": "Interrupt Node Pointer for Error Interrupts",
                "width": 2
              },
              "INPCHE": {
                "bit": 6,
                "description": "Interrupt Node Pointer for the CHE Interrupt",
                "width": 2
              },
              "INPCC62": {
                "bit": 4,
                "description": "Interrupt Node Pointer for Channel 2 Interrupts",
                "width": 2
              },
              "INPCC61": {
                "bit": 2,
                "description": "Interrupt Node Pointer for Channel 1 Interrupts",
                "width": 2
              },
              "INPCC60": {
                "bit": 0,
                "description": "Interrupt Node Pointer for Channel 0 Interrupts",
                "width": 2
              }
            },
            "IS": {
              "STR": {
                "bit": 15,
                "description": "Multi-Channel Mode Shadow Transfer Request"
              },
              "IDLE": {
                "bit": 14,
                "description": "IDLE State"
              },
              "WHE": {
                "bit": 13,
                "description": "Wrong Hall Event"
              },
              "CHE": {
                "bit": 12,
                "description": "Correct Hall Event"
              },
              "TRPS": {
                "bit": 11,
                "description": "Trap State"
              },
              "TRPF": {
                "bit": 10,
                "description": "Trap Flag"
              },
              "T13PM": {
                "bit": 9,
                "description": "Timer T13 Period-Match Flag"
              },
              "T13CM": {
                "bit": 8,
                "description": "Timer T13 Compare-Match Flag"
              },
              "T12PM": {
                "bit": 7,
                "description": "Timer T12 Period-Match Flag"
              },
              "T12OM": {
                "bit": 6,
                "description": "Timer T12 One-Match Flag"
              },
              "ICC62F": {
                "bit": 5,
                "description": "Capture, Compare-Match Falling Edge Flag"
              },
              "ICC62R": {
                "bit": 4,
                "description": "Capture, Compare-Match Rising Edge Flag"
              },
              "ICC61F": {
                "bit": 3,
                "description": "Capture, Compare-Match Falling Edge Flag"
              },
              "ICC61R": {
                "bit": 2,
                "description": "Capture, Compare-Match Rising Edge Flag"
              },
              "ICC60F": {
                "bit": 1,
                "description": "Capture, Compare-Match Falling Edge Flag"
              },
              "ICC60R": {
                "bit": 0,
                "description": "Capture, Compare-Match Rising Edge Flag"
              }
            },
            "ISR": {
              "RSTR": {
                "bit": 15,
                "description": "Reset STR Flag"
              },
              "RIDLE": {
                "bit": 14,
                "description": "Reset IDLE Flag"
              },
              "RWHE": {
                "bit": 13,
                "description": "Reset Wrong Hall Event Flag"
              },
              "RCHE": {
                "bit": 12,
                "description": "Reset Correct Hall Event Flag"
              },
              "RTRPF": {
                "bit": 10,
                "description": "Reset Trap Flag"
              },
              "RT13PM": {
                "bit": 9,
                "description": "Reset Timer T13 Period-Match Flag"
              },
              "RT13CM": {
                "bit": 8,
                "description": "Reset Timer T13 Compare-Match Flag"
              },
              "RT12PM": {
                "bit": 7,
                "description": "Reset Timer T12 Period-Match Flag"
              },
              "RT12OM": {
                "bit": 6,
                "description": "Reset Timer T12 One-Match Flag"
              },
              "RCC62F": {
                "bit": 5,
                "description": "Reset Capture, Compare-Match Falling Edge Flag"
              },
              "RCC62R": {
                "bit": 4,
                "description": "Reset Capture, Compare-Match Rising Edge Flag"
              },
              "RCC61F": {
                "bit": 3,
                "description": "Reset Capture, Compare-Match Falling Edge Flag"
              },
              "RCC61R": {
                "bit": 2,
                "description": "Reset Capture, Compare-Match Rising Edge Flag"
              },
              "RCC60F": {
                "bit": 1,
                "description": "Reset Capture, Compare-Match Falling Edge Flag"
              },
              "RCC60R": {
                "bit": 0,
                "description": "Reset Capture, Compare-Match Rising Edge Flag"
              }
            },
            "ISS": {
              "SSTR": {
                "bit": 15,
                "description": "Set STR Flag"
              },
              "SIDLE": {
                "bit": 14,
                "description": "Set IDLE Flag"
              },
              "SWHE": {
                "bit": 13,
                "description": "Set Wrong Hall Event Flag"
              },
              "SCHE": {
                "bit": 12,
                "description": "Set Correct Hall Event Flag"
              },
              "SWHC": {
                "bit": 11,
                "description": "Software Hall Compare"
              },
              "STRPF": {
                "bit": 10,
                "description": "Set Trap Flag"
              },
              "ST13PM": {
                "bit": 9,
                "description": "Set Timer T13 Period-Match Flag"
              },
              "ST13CM": {
                "bit": 8,
                "description": "Set Timer T13 Compare-Match Flag"
              },
              "ST12PM": {
                "bit": 7,
                "description": "Set Timer T12 Period-Match Flag"
              },
              "ST12OM": {
                "bit": 6,
                "description": "Set Timer T12 One-Match Flag"
              },
              "SCC62F": {
                "bit": 5,
                "description": "Set Capture, Compare-Match Falling Edge Flag"
              },
              "SCC62R": {
                "bit": 4,
                "description": "Set Capture, Compare-Match Rising Edge Flag"
              },
              "SCC61F": {
                "bit": 3,
                "description": "Set Capture, Compare-Match Falling Edge Flag"
              },
              "SCC61R": {
                "bit": 2,
                "description": "Set Capture, Compare-Match Rising Edge Flag"
              },
              "SCC60F": {
                "bit": 1,
                "description": "Set Capture, Compare-Match Falling Edge Flag"
              },
              "SCC60R": {
                "bit": 0,
                "description": "Set Capture, Compare-Match Rising Edge Flag"
              }
            },
            "MCMCTR": {
              "STE13U": {
                "bit": 10,
                "description": "Shadow Transfer Enable for T13 Upcounting"
              },
              "STE12D": {
                "bit": 9,
                "description": "Shadow Transfer Enable for T12 Downcounting"
              },
              "STE12U": {
                "bit": 8,
                "description": "Shadow Transfer Enable for T12 Upcounting"
              },
              "SWSYN": {
                "bit": 4,
                "description": "Switching Synchronization",
                "width": 2
              },
              "SWSEL": {
                "bit": 0,
                "description": "Switching Selection",
                "width": 3
              }
            },
            "MCMOUT": {
              "CURH": {
                "bit": 11,
                "description": "Current Hall Pattern",
                "width": 3
              },
              "EXPH": {
                "bit": 8,
                "description": "Expected Hall Pattern",
                "width": 3
              },
              "R": {
                "bit": 6,
                "description": "Reminder Flag"
              },
              "MCMP": {
                "bit": 0,
                "description": "Multi-Channel PWM Pattern",
                "width": 6
              }
            },
            "MCMOUTS": {
              "STRHP": {
                "bit": 15,
                "description": "Shadow Transfer Request for the Hall Pattern"
              },
              "CURHS": {
                "bit": 11,
                "description": "Current Hall Pattern Shadow",
                "width": 3
              },
              "EXPHS": {
                "bit": 8,
                "description": "Expected Hall Pattern Shadow",
                "width": 3
              },
              "STRMCM": {
                "bit": 7,
                "description": "Shadow Transfer Request for MCMPS"
              },
              "MCMPS": {
                "bit": 0,
                "description": "Multi-Channel PWM Pattern Shadow",
                "width": 6
              }
            },
            "MODCTR": {
              "ECT13O": {
                "bit": 15,
                "description": "Enable Compare Timer T13 Output"
              },
              "T13MODEN": {
                "bit": 8,
                "description": "T13 Modulation Enable",
                "width": 6
              },
              "MCMEN": {
                "bit": 7,
                "description": "Multi-Channel Mode Enable"
              },
              "T12MODEN": {
                "bit": 0,
                "description": "T12 Modulation Enable",
                "width": 6
              }
            },
            "PISEL0": {
              "IST12HR": {
                "bit": 14,
                "description": "Input Select for T12HR",
                "width": 2
              },
              "ISPOS2": {
                "bit": 12,
                "description": "Input Select for CCPOS2",
                "width": 2
              },
              "ISPOS1": {
                "bit": 10,
                "description": "Input Select for CCPOS1",
                "width": 2
              },
              "ISPOS0": {
                "bit": 8,
                "description": "Input Select for CCPOS0",
                "width": 2
              },
              "ISTRP": {
                "bit": 6,
                "description": "Input Select for CTRAP",
                "width": 2
              },
              "ISCC62": {
                "bit": 4,
                "description": "Input Select for CC62",
                "width": 2
              },
              "ISCC61": {
                "bit": 2,
                "description": "Input Select for CC61",
                "width": 2
              },
              "ISCC60": {
                "bit": 0,
                "description": "Input Select for CC60",
                "width": 2
              }
            },
            "PISEL2": {
              "T13EXT": {
                "bit": 7,
                "description": "Extension for T13HR Inputs"
              },
              "T12EXT": {
                "bit": 6,
                "description": "Extension for T12HR Inputs"
              },
              "ISCNT13": {
                "bit": 4,
                "description": "Input Select for T13 Counting Input",
                "width": 2
              },
              "ISCNT12": {
                "bit": 2,
                "description": "Input Select for T12 Counting Input",
                "width": 2
              },
              "IST13HR": {
                "bit": 0,
                "description": "Input Select for T13HR",
                "width": 2
              }
            },
            "PSLR": {
              "PSL63": {
                "bit": 7,
                "description": "Passive State Level of Output COUT63"
              },
              "PSL": {
                "bit": 0,
                "description": "Compare Outputs Passive State Level",
                "width": 6
              }
            },
            "T12": {
              "T12CV": {
                "bit": 0,
                "description": "Timer T12 Counter Value",
                "width": 16
              }
            },
            "T12DTC": {
              "DTR2": {
                "bit": 14,
                "description": "Dead-Time Run Indication Bit 2"
              },
              "DTR1": {
                "bit": 13,
                "description": "Dead-Time Run Indication Bit 1"
              },
              "DTR0": {
                "bit": 12,
                "description": "Dead-Time Run Indication Bit 0"
              },
              "DTE2": {
                "bit": 10,
                "description": "Dead-Time Enable Bit 2"
              },
              "DTE1": {
                "bit": 9,
                "description": "Dead-Time Enable Bit 1"
              },
              "DTE0": {
                "bit": 8,
                "description": "Dead-Time Enable Bit 0"
              },
              "DTM": {
                "bit": 0,
                "description": "Dead-Time",
                "width": 8
              }
            },
            "T12MSEL": {
              "DBYP": {
                "bit": 15,
                "description": "Delay Bypass"
              },
              "HSYNC": {
                "bit": 12,
                "description": "Hall Synchronization",
                "width": 3
              },
              "MSEL62": {
                "bit": 8,
                "description": "Capture/Compare Mode Selection",
                "width": 4
              },
              "MSEL61": {
                "bit": 4,
                "description": "Capture/Compare Mode Selection",
                "width": 4
              },
              "MSEL60": {
                "bit": 0,
                "description": "Capture/Compare Mode Selection",
                "width": 4
              }
            },
            "T12PR": {
              "T12PV": {
                "bit": 0,
                "description": "T12 Period Value",
                "width": 16
              }
            },
            "T13": {
              "T13CV": {
                "bit": 0,
                "description": "Timer T13 Counter Value",
                "width": 16
              }
            },
            "T13PR": {
              "T13PV": {
                "bit": 0,
                "description": "T13 Period Value",
                "width": 16
              }
            },
            "TCTR0": {
              "STE13": {
                "bit": 13,
                "description": "Timer T13 Shadow Transfer Enable"
              },
              "T13R": {
                "bit": 12,
                "description": "Timer T13 Run Bit"
              },
              "T13PRE": {
                "bit": 11,
                "description": "Timer T13 Prescaler Bit"
              },
              "T13CLK": {
                "bit": 8,
                "description": "Timer T13 Input Clock Select",
                "width": 3
              },
              "CTM": {
                "bit": 7,
                "description": "T12 Operating Mode"
              },
              "CDIR": {
                "bit": 6,
                "description": "Count Direction of Timer T12"
              },
              "STE12": {
                "bit": 5,
                "description": "Timer T12 Shadow Transfer Enable"
              },
              "T12R": {
                "bit": 4,
                "description": "Timer T12 Run Bit"
              },
              "T12PRE": {
                "bit": 3,
                "description": "Timer T12 Prescaler Bit"
              },
              "T12CLK": {
                "bit": 0,
                "description": "Timer T12 Input Clock Select",
                "width": 3
              }
            },
            "TCTR2": {
              "T13RSEL": {
                "bit": 10,
                "description": "Timer T13 External Run Selection",
                "width": 2
              },
              "T12RSEL": {
                "bit": 8,
                "description": "Timer T12 External Run Selection",
                "width": 2
              },
              "T13TED": {
                "bit": 5,
                "description": "Timer T13 Trigger Event Direction",
                "width": 2
              },
              "T13TEC": {
                "bit": 2,
                "description": "T13 Trigger Event Control",
                "width": 3
              },
              "T13SSC": {
                "bit": 1,
                "description": "Timer T13 Single Shot Control"
              },
              "T12SSC": {
                "bit": 0,
                "description": "Timer T12 Single Shot Control"
              }
            },
            "TCTR4": {
              "T13STD": {
                "bit": 15,
                "description": "Timer T13 Shadow Transfer Disable"
              },
              "T13STR": {
                "bit": 14,
                "description": "Timer T13 Shadow Transfer Request"
              },
              "T13CNT": {
                "bit": 13,
                "description": "Timer T13 Count Event"
              },
              "T13RES": {
                "bit": 10,
                "description": "Timer T13 Reset"
              },
              "T13RS": {
                "bit": 9,
                "description": "Timer T13 Run Set"
              },
              "T13RR": {
                "bit": 8,
                "description": "Timer T13 Run Reset"
              },
              "T12STD": {
                "bit": 7,
                "description": "Timer T12 Shadow Transfer Disable"
              },
              "T12STR": {
                "bit": 6,
                "description": "Timer T12 Shadow Transfer Request"
              },
              "T12CNT": {
                "bit": 5,
                "description": "Timer T12 Count Event"
              },
              "DTRES": {
                "bit": 3,
                "description": "Dead-Time Counter Reset"
              },
              "T12RES": {
                "bit": 2,
                "description": "Timer T12 Reset"
              },
              "T12RS": {
                "bit": 1,
                "description": "Timer T12 Run Set"
              },
              "T12RR": {
                "bit": 0,
                "description": "Timer T12 Run Reset"
              }
            },
            "TRPCTR": {
              "TRPPEN": {
                "bit": 15,
                "description": "Trap Pin Enable"
              },
              "TRPEN13": {
                "bit": 14,
                "description": "Trap Enable Control for Timer T13"
              },
              "TRPEN": {
                "bit": 8,
                "description": "Trap Enable Control",
                "width": 6
              },
              "TRPM2": {
                "bit": 2,
                "description": "Trap Mode Control Bit 2"
              },
              "TRPM10": {
                "bit": 0,
                "description": "Trap Mode Control Bits 1, 0",
                "width": 2
              }
            }
          }
        },
        "CPU": {
          "instances": [
            {
              "name": "CPU",
              "base": "0xE000E000"
            }
          ],
          "registers": {
            "AIRCR": {
              "offset": "0xD0C",
              "size": 32,
              "description": "Application Interrupt/Reset Control Register"
            },
            "CCR": {
              "offset": "0xD14",
              "size": 32,
              "description": "Configuration Control Register"
            },
            "CPUID": {
              "offset": "0xD00",
              "size": 32,
              "description": "CPU ID Base Register"
            },
            "ICSR": {
              "offset": "0xD04",
              "size": 32,
              "description": "Interrupt Control and State Register"
            },
            "NVIC_ICER": {
              "offset": "0x180",
              "size": 32,
              "description": "Interrupt Clear-Enable"
            },
            "NVIC_ICPR": {
              "offset": "0x280",
              "size": 32,
              "description": "Interrupt Clear-Pending"
            },
            "NVIC_IPR0": {
              "offset": "0x400",
              "size": 32,
              "description": "Interrupt Priority"
            },
            "NVIC_IPR1": {
              "offset": "0x404",
              "size": 32,
              "description": "Interrupt Priority"
            },
            "NVIC_IPR2": {
              "offset": "0x408",
              "size": 32,
              "description": "Interrupt Priority"
            },
            "NVIC_IPR3": {
              "offset": "0x40C",
              "size": 32,
              "description": "Interrupt Priority"
            },
            "NVIC_IPR4": {
              "offset": "0x410",
              "size": 32,
              "description": "Interrupt Priority"
            },
            "NVIC_IPR5": {
              "offset": "0x414",
              "size": 32,
              "description": "Interrupt Priority"
            },
            "NVIC_ISER": {
              "offset": "0x100",
              "size": 32,
              "description": "Interrupt Set-Enable"
            },
            "NVIC_ISPR": {
              "offset": "0x200",
              "size": 32,
              "description": "Interrupt Set-Pending"
            },
            "SCR": {
              "offset": "0xD10",
              "size": 32,
              "description": "System Control Register"
            },
            "SHCSR": {
              "offset": "0xD24",
              "size": 32,
              "description": "System Handler Control and State Register"
            },
            "SHPR2": {
              "offset": "0xD1C",
              "size": 32,
              "description": "System Handler Priority Register 2"
            },
            "SHPR3": {
              "offset": "0xD20",
              "size": 32,
              "description": "System Handler Priority Register 3"
            },
            "SYSTICK_CALIB": {
              "offset": "0x1C",
              "size": 32,
              "description": "SysTick Calibration Value Register"
            },
            "SYSTICK_CSR": {
              "offset": "0x10",
              "size": 32,
              "description": "SysTick Control and Status Register"
            },
            "SYSTICK_CVR": {
              "offset": "0x18",
              "size": 32,
              "description": "SysTick Current Value Register"
            },
            "SYSTICK_RVR": {
              "offset": "0x14",
              "size": 32,
              "description": "SysTick Reload Value Register"
            }
          },
          "bits": {
            "AIRCR": {
              "VECTKEY": {
                "bit": 16,
                "description": "Vector Key",
                "width": 16
              },
              "ENDIANNESS": {
                "bit": 15,
                "description": "Data Endianness"
              },
              "SYSRESETREQ": {
                "bit": 2,
                "description": "System Reset Request"
              },
              "VECTCLRACTIVE": {
                "bit": 1,
                "description": "VECTCLRACTIVE"
              }
            },
            "CCR": {
              "STKALIGN": {
                "bit": 9,
                "description": "STKALIGN"
              },
              "UNALIGN_TRP": {
                "bit": 3,
                "description": "UNALIGN_TRP"
              }
            },
            "CPUID": {
              "IMPLEMENTER": {
                "bit": 24,
                "description": "Implementer Code",
                "width": 8
              },
              "VARIANT": {
                "bit": 20,
                "description": "Variant Number",
                "width": 4
              },
              "CONSTANT": {
                "bit": 16,
                "description": "Constant",
                "width": 4
              },
              "PARTNO": {
                "bit": 4,
                "description": "Part Number",
                "width": 12
              },
              "REVISION": {
                "bit": 0,
                "description": "Revision Number",
                "width": 4
              }
            },
            "ICSR": {
              "NMIPENDSET": {
                "bit": 31,
                "description": "NMI Set Pending"
              },
              "PENDSVSET": {
                "bit": 28,
                "description": "PENDSV Set Pending"
              },
              "PENDSVCLR": {
                "bit": 27,
                "description": "PENDSV Clear Pending"
              },
              "PENDSTSET": {
                "bit": 26,
                "description": "SysTick Exception Set Pending"
              },
              "PENDSTCLR": {
                "bit": 25,
                "description": "SysTick Exception Clear Pending"
              },
              "ISRPENDING": {
                "bit": 22,
                "description": "Interrupt Pending Flag"
              },
              "VECTPENDING": {
                "bit": 12,
                "description": "VECTPENDING",
                "width": 6
              },
              "VECTACTIVE": {
                "bit": 0,
                "description": "VECTACTIVE",
                "width": 6
              }
            },
            "NVIC_ICER": {
              "Int_PORT2": {
                "bit": 23,
                "description": "Interrupt Clear for PORT2"
              },
              "Int_MON": {
                "bit": 22,
                "description": "Interrupt Clear for MON"
              },
              "Int_DU": {
                "bit": 21,
                "description": "Interrupt Clear for Differential Unit"
              },
              "Int_OPA": {
                "bit": 20,
                "description": "Interrupt Clear for Current Sense Amplifier"
              },
              "Int_HS": {
                "bit": 19,
                "description": "Interrupt Clear for High-Side Switch"
              },
              "Int_BDRV": {
                "bit": 18,
                "description": "Interrupt Clear for Bridge Driver"
              },
              "Int_CP": {
                "bit": 17,
                "description": "Interrupt Clear for Charge Pump"
              },
              "Int_MATHDIV": {
                "bit": 15,
                "description": "Interrupt Clear for Math Divider"
              },
              "Int_WAKEUP": {
                "bit": 14,
                "description": "Interrupt Clear for WAKEUP"
              },
              "Int_EXINT1": {
                "bit": 13,
                "description": "Interrupt Clear for External Int 1"
              },
              "Int_EXINT0": {
                "bit": 12,
                "description": "Interrupt Clear for External Int 0"
              },
              "Int_UART2": {
                "bit": 11,
                "description": "Interrupt Clear for UART2"
              },
              "Int_UART1": {
                "bit": 10,
                "description": "Interrupt Clear for UART1"
              },
              "Int_SSC2": {
                "bit": 9,
                "description": "Interrupt Clear for SSC2"
              },
              "Int_SSC1": {
                "bit": 8,
                "description": "Interrupt Clear for SSC1"
              },
              "Int_CCU6SR3": {
                "bit": 7,
                "description": "Interrupt Clear for CCU6 SR3"
              },
              "Int_CCU6SR2": {
                "bit": 6,
                "description": "Interrupt Clear for CCU6 SR2"
              },
              "Int_CCU6SR1": {
                "bit": 5,
                "description": "Interrupt Clear for CCU6 SR1"
              },
              "Int_CCU6SR0": {
                "bit": 4,
                "description": "Interrupt Clear for CCU6 SR0"
              },
              "Int_ADC1": {
                "bit": 3,
                "description": "Interrupt Clear for ADC1"
              },
              "Int_ADC2": {
                "bit": 2,
                "description": "Interrupt Clear for MU, ADC2"
              },
              "Int_GPT2": {
                "bit": 1,
                "description": "Interrupt Clear for GPT2"
              },
              "Int_GPT1": {
                "bit": 0,
                "description": "Interrupt Clear for GPT1"
              }
            },
            "NVIC_ICPR": {
              "Int_PORT2": {
                "bit": 23,
                "description": "Interrupt Clear Pending for PORT2"
              },
              "Int_MON": {
                "bit": 22,
                "description": "Interrupt Clear Pending for MON"
              },
              "Int_DU": {
                "bit": 21,
                "description": "Interrupt Clear Pending for Differential Unit"
              },
              "Int_OPA": {
                "bit": 20,
                "description": "Interrupt Clear Pending for Current Sense Amplifier"
              },
              "Int_HS": {
                "bit": 19,
                "description": "Interrupt Clear Pending for High-Side Switch"
              },
              "Int_BDRV": {
                "bit": 18,
                "description": "Interrupt Clear Pending for Bridge Driver"
              },
              "Int_CP": {
                "bit": 17,
                "description": "Interrupt Clear Pending for Charge Pump"
              },
              "Int_MATHDIV": {
                "bit": 15,
                "description": "Interrupt Clear Pending for Math Divider"
              },
              "Int_WAKEUP": {
                "bit": 14,
                "description": "Interrupt Clear Pending for WAKEUP"
              },
              "Int_EXINT1": {
                "bit": 13,
                "description": "Interrupt Clear Pending for External Int 1"
              },
              "Int_EXINT0": {
                "bit": 12,
                "description": "Interrupt Clear Pending for External Int 0"
              },
              "Int_UART2": {
                "bit": 11,
                "description": "Interrupt Clear Pending for UART2"
              },
              "Int_UART1": {
                "bit": 10,
                "description": "Interrupt Clear Pending for UART1"
              },
              "Int_SSC2": {
                "bit": 9,
                "description": "Interrupt Clear Pending for SSC2"
              },
              "Int_SSC1": {
                "bit": 8,
                "description": "Interrupt Clear Pending for SSC1"
              },
              "Int_CCU6SR3": {
                "bit": 7,
                "description": "Interrupt Clear Pending for CCU6 SR3"
              },
              "Int_CCU6SR2": {
                "bit": 6,
                "description": "Interrupt Clear Pending for CCU6 SR2"
              },
              "Int_CCU6SR1": {
                "bit": 5,
                "description": "Interrupt Clear Pending for CCU6 SR1"
              },
              "Int_CCU6SR0": {
                "bit": 4,
                "description": "Interrupt Clear Pending for CCU6 SR0"
              },
              "Int_ADC1": {
                "bit": 3,
                "description": "Interrupt Clear Pending for ADC1"
              },
              "Int_ADC2": {
                "bit": 2,
                "description": "Interrupt Clear Pending for MU, ADC2"
              },
              "Int_GPT2": {
                "bit": 1,
                "description": "Interrupt Clear Pending for GPT2"
              },
              "Int_GPT1": {
                "bit": 0,
                "description": "Interrupt Clear Pending for GPT1"
              }
            },
            "NVIC_IPR0": {
              "PRI_ADC1": {
                "bit": 30,
                "description": "Priority for ADC1",
                "width": 2
              },
              "PRI_ADC2": {
                "bit": 22,
                "description": "Priority for MU, ADC2",
                "width": 2
              },
              "PRI_GPT2": {
                "bit": 14,
                "description": "Priority for GPT2",
                "width": 2
              },
              "PRI_GPT1": {
                "bit": 6,
                "description": "Priority for GPT1",
                "width": 2
              }
            },
            "NVIC_IPR1": {
              "PRI_CCU6SR3": {
                "bit": 30,
                "description": "Priority for CCU6 SR3",
                "width": 2
              },
              "PRI_CCU6SR2": {
                "bit": 22,
                "description": "Priority for CCU6 SR2",
                "width": 2
              },
              "PRI_CCU6SR1": {
                "bit": 14,
                "description": "Priority for CCU6 SR1",
                "width": 2
              },
              "PRI_CCU6SR0": {
                "bit": 6,
                "description": "Priority for CCU6 SR0",
                "width": 2
              }
            },
            "NVIC_IPR2": {
              "PRI_UART2": {
                "bit": 30,
                "description": "Priority for UART2",
                "width": 2
              },
              "PRI_UART1": {
                "bit": 22,
                "description": "Priority for UART1",
                "width": 2
              },
              "PRI_SSC2": {
                "bit": 14,
                "description": "Priority for SSC2",
                "width": 2
              },
              "PRI_SSC1": {
                "bit": 6,
                "description": "Priority for SSC1",
                "width": 2
              }
            },
            "NVIC_IPR3": {
              "PRI_MATHDIV": {
                "bit": 30,
                "description": "Priority for Math Divider",
                "width": 2
              },
              "PRI_WAKEUP": {
                "bit": 22,
                "description": "Priority for WAKEUP",
                "width": 2
              },
              "PRI_EXINT1": {
                "bit": 14,
                "description": "Priority for External Int 1",
                "width": 2
              },
              "PRI_EXINT0": {
                "bit": 6,
                "description": "Priority for External Int 0",
                "width": 2
              }
            },
            "NVIC_IPR4": {
              "PRI_HS": {
                "bit": 30,
                "description": "Priority for High-Side Switch",
                "width": 2
              },
              "PRI_BDRV": {
                "bit": 22,
                "description": "Priority for Bridge Driver",
                "width": 2
              },
              "PRI_CP": {
                "bit": 14,
                "description": "Priority for Charge Pump",
                "width": 2
              }
            },
            "NVIC_IPR5": {
              "PRI_PORT2": {
                "bit": 30,
                "description": "Priority for PORT2",
                "width": 2
              },
              "PRI_MON": {
                "bit": 22,
                "description": "Priority for MON",
                "width": 2
              },
              "PRI_DU": {
                "bit": 14,
                "description": "Priority for Differential Unit",
                "width": 2
              },
              "PRI_OPA": {
                "bit": 6,
                "description": "Priority for Current Sense Amplifier",
                "width": 2
              }
            },
            "NVIC_ISER": {
              "Int_PORT2": {
                "bit": 23,
                "description": "Interrupt Set for PORT2"
              },
              "Int_MON": {
                "bit": 22,
                "description": "Interrupt Set for MON"
              },
              "Int_DU": {
                "bit": 21,
                "description": "Interrupt Set for Differential Unit"
              },
              "Int_OPA": {
                "bit": 20,
                "description": "Interrupt Set for Current Sense Amplifier"
              },
              "Int_HS": {
                "bit": 19,
                "description": "Interrupt Set for High-Side Switch"
              },
              "Int_BDRV": {
                "bit": 18,
                "description": "Interrupt Set for Bridge Driver"
              },
              "Int_CP": {
                "bit": 17,
                "description": "Interrupt Set for Charge Pump"
              },
              "Int_MATHDIV": {
                "bit": 15,
                "description": "Interrupt Set for Math Divider"
              },
              "Int_WAKEUP": {
                "bit": 14,
                "description": "Interrupt Set for WAKEUP"
              },
              "Int_EXINT1": {
                "bit": 13,
                "description": "Interrupt Set for External Int 1"
              },
              "Int_EXINT0": {
                "bit": 12,
                "description": "Interrupt Set for External Int 0"
              },
              "Int_UART2": {
                "bit": 11,
                "description": "Interrupt Set for UART2"
              },
              "Int_UART1": {
                "bit": 10,
                "description": "Interrupt Set for UART1"
              },
              "Int_SSC2": {
                "bit": 9,
                "description": "Interrupt Set for SSC2"
              },
              "Int_SSC1": {
                "bit": 8,
                "description": "Interrupt Set for SSC1"
              },
              "Int_CCU6SR3": {
                "bit": 7,
                "description": "Interrupt Set for CCU6 SR3"
              },
              "Int_CCU6SR2": {
                "bit": 6,
                "description": "Interrupt Set for CCU6 SR2"
              },
              "Int_CCU6SR1": {
                "bit": 5,
                "description": "Interrupt Set for CCU6 SR1"
              },
              "Int_CCU6SR0": {
                "bit": 4,
                "description": "Interrupt Set for CCU6 SR0"
              },
              "Int_ADC1": {
                "bit": 3,
                "description": "Interrupt Set for ADC1"
              },
              "Int_ADC2": {
                "bit": 2,
                "description": "Interrupt Set for MU, ADC2"
              },
              "Int_GPT2": {
                "bit": 1,
                "description": "Interrupt Set for GPT2"
              },
              "Int_GPT1": {
                "bit": 0,
                "description": "Interrupt Set for GPT1"
              }
            },
            "NVIC_ISPR": {
              "Int_PORT2": {
                "bit": 23,
                "description": "Interrupt Set Pending for PORT2"
              },
              "Int_MON": {
                "bit": 22,
                "description": "Interrupt Set Pending for MON"
              },
              "Int_DU": {
                "bit": 21,
                "description": "Interrupt Set Pending for Differential Unit"
              },
              "Int_OPA": {
                "bit": 20,
                "description": "Interrupt Set Pending for Current Sense Amplifier"
              },
              "Int_HS": {
                "bit": 19,
                "description": "Interrupt Set Pending for High-Side Switch"
              },
              "Int_BDRV": {
                "bit": 18,
                "description": "Interrupt Set Pending for Bridge Driver"
              },
              "Int_CP": {
                "bit": 17,
                "description": "Interrupt Set Pending for Charge Pump"
              },
              "Int_MATHDIV": {
                "bit": 15,
                "description": "Interrupt Set Pending for Math Divider"
              },
              "Int_WAKEUP": {
                "bit": 14,
                "description": "Interrupt Set Pending for WAKEUP"
              },
              "Int_EXINT1": {
                "bit": 13,
                "description": "Interrupt Set Pending for External Int 1"
              },
              "Int_EXINT0": {
                "bit": 12,
                "description": "Interrupt Set Pending for External Int 0"
              },
              "Int_UART2": {
                "bit": 11,
                "description": "Interrupt Set Pending for UART2"
              },
              "Int_UART1": {
                "bit": 10,
                "description": "Interrupt Set Pending for UART1"
              },
              "Int_SSC2": {
                "bit": 9,
                "description": "Interrupt Set Pending for SSC2"
              },
              "Int_SSC1": {
                "bit": 8,
                "description": "Interrupt Set Pending for SSC1"
              },
              "Int_CCU6SR3": {
                "bit": 7,
                "description": "Interrupt Set Pending for CCU6 SR3"
              },
              "Int_CCU6SR2": {
                "bit": 6,
                "description": "Interrupt Set Pending for CCU6 SR2"
              },
              "Int_CCU6SR1": {
                "bit": 5,
                "description": "Interrupt Set Pending for CCU6 SR1"
              },
              "Int_CCU6SR0": {
                "bit": 4,
                "description": "Interrupt Set Pending for CCU6 SR0"
              },
              "Int_ADC1": {
                "bit": 3,
                "description": "Interrupt Set Pending for ADC1"
              },
              "Int_ADC2": {
                "bit": 2,
                "description": "Interrupt Set Pending for MU, ADC2"
              },
              "Int_GPT2": {
                "bit": 1,
                "description": "Interrupt Set Pending for GPT2"
              },
              "Int_GPT1": {
                "bit": 0,
                "description": "Interrupt Set Pending for GPT1"
              }
            },
            "SCR": {
              "SEVONPEND": {
                "bit": 4,
                "description": "SEVONPEND"
              },
              "SLEEPDEEP": {
                "bit": 2,
                "description": "Sleep Deep"
              },
              "SLEEPONEXIT": {
                "bit": 1,
                "description": "Sleep on Exit"
              }
            },
            "SHCSR": {
              "SVCALLPENDED": {
                "bit": 15,
                "description": "SVCALLPENDED"
              }
            },
            "SHPR2": {
              "PRI_11": {
                "bit": 30,
                "description": "Priority of System Handler 11, SVCall",
                "width": 2
              }
            },
            "SHPR3": {
              "PRI_15": {
                "bit": 30,
                "description": "Priority of System Handler 15, SysTick",
                "width": 2
              },
              "PRI_14": {
                "bit": 22,
                "description": "Priority of System Handler 14, PendSV",
                "width": 2
              }
            },
            "SYSTICK_CALIB": {
              "NOREF": {
                "bit": 31,
                "description": "No Reference Clock"
              },
              "SKEW": {
                "bit": 30,
                "description": "Skew"
              },
              "TENMS": {
                "bit": 0,
                "description": "Tenms",
                "width": 24
              }
            },
            "SYSTICK_CSR": {
              "COUNTFLAG": {
                "bit": 16,
                "description": "Count Flag"
              },
              "CLKSOURCE": {
                "bit": 2,
                "description": "CLK Source"
              },
              "TICKINT": {
                "bit": 1,
                "description": "TICKINT"
              },
              "ENABLE": {
                "bit": 0,
                "description": "Enable"
              }
            },
            "SYSTICK_CVR": {
              "CURRENT": {
                "bit": 0,
                "description": "Current",
                "width": 24
              }
            },
            "SYSTICK_RVR": {
              "RELOAD": {
                "bit": 0,
                "description": "Reload",
                "width": 24
              }
            }
          }
        },
        "GPT12E": {
          "instances": [
            {
              "name": "GPT12E",
              "base": "0x40010000",
              "irq": 0
            }
          ],
          "registers": {
            "CAPREL": {
              "offset": "0x1C",
              "size": 32,
              "description": "Capture/Reload Register"
            },
            "ID": {
              "offset": "0x00",
              "size": 32,
              "description": "Module Identification Register"
            },
            "PISEL": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Input Select Register"
            },
            "T2": {
              "offset": "0x20",
              "size": 32,
              "description": "Timer T2 Count Register"
            },
            "T2CON": {
              "offset": "0x08",
              "size": 32,
              "description": "Timer T2 Control Register"
            },
            "T3": {
              "offset": "0x24",
              "size": 32,
              "description": "Timer T3 Count Register"
            },
            "T3CON": {
              "offset": "0x0C",
              "size": 32,
              "description": "Timer T3 Control Register"
            },
            "T4": {
              "offset": "0x28",
              "size": 32,
              "description": "Timer T4 Count Register"
            },
            "T4CON": {
              "offset": "0x10",
              "size": 32,
              "description": "Timer T4 Control Register"
            },
            "T5": {
              "offset": "0x2C",
              "size": 32,
              "description": "Timer 5 Count Register"
            },
            "T5CON": {
              "offset": "0x14",
              "size": 32,
              "description": "Timer T5 Control Register"
            },
            "T6": {
              "offset": "0x30",
              "size": 32,
              "description": "Timer 6 Count Register"
            },
            "T6CON": {
              "offset": "0x18",
              "size": 32,
              "description": "Timer T6 Control Register"
            }
          },
          "bits": {
            "CAPREL": {
              "CAPREL": {
                "bit": 0,
                "description": "Current reload value or Captured value",
                "width": 16
              }
            },
            "ID": {
              "MOD_TYPE": {
                "bit": 8,
                "description": "Module Identification Number",
                "width": 8
              },
              "MOD_REV": {
                "bit": 0,
                "description": "Module Revision Number",
                "width": 8
              }
            },
            "PISEL": {
              "ISCAPIN": {
                "bit": 14,
                "description": "Input Select for CAPIN",
                "width": 2
              },
              "IST6EUD": {
                "bit": 13,
                "description": "Input Select for T6EUD"
              },
              "IST6IN": {
                "bit": 12,
                "description": "Input Select for T6IN"
              },
              "IST5EUD": {
                "bit": 11,
                "description": "Input Select for T5EUD"
              },
              "IST5IN": {
                "bit": 10,
                "description": "Input Select for T5IN"
              },
              "IST4EUD": {
                "bit": 8,
                "description": "Input Select for TEUD",
                "width": 2
              },
              "IST4IN": {
                "bit": 6,
                "description": "Input Select for T4IN",
                "width": 2
              },
              "IST3EUD": {
                "bit": 4,
                "description": "Input Select for T3EUD",
                "width": 2
              },
              "IST3IN": {
                "bit": 2,
                "description": "Input Select for T3IN",
                "width": 2
              },
              "IST2EUD": {
                "bit": 1,
                "description": "Input Select for T2EUD"
              },
              "IST2IN": {
                "bit": 0,
                "description": "Input Select for T2IN"
              }
            },
            "T2": {
              "T2": {
                "bit": 0,
                "description": "Timer T2 Current Value",
                "width": 16
              }
            },
            "T2CON": {
              "T2DIR": {
                "bit": 15,
                "description": "Timer T2 Rotation Direction"
              },
              "T2CHDIR": {
                "bit": 14,
                "description": "Timer T2 Count Direction Change"
              },
              "T2EDGE": {
                "bit": 13,
                "description": "Timer T2 Edge Detection"
              },
              "T2IRIDIS": {
                "bit": 12,
                "description": "Timer T2 Interrupt Disable"
              },
              "T2RC": {
                "bit": 9,
                "description": "Timer T2 Remote Control"
              },
              "T2UDE": {
                "bit": 8,
                "description": "Timer T2 External Up/Down Enable"
              },
              "T2UD": {
                "bit": 7,
                "description": "Timer T2 Up/Down Control"
              },
              "T2R": {
                "bit": 6,
                "description": "Timer T2 Input Run Bit"
              },
              "T2M": {
                "bit": 3,
                "description": "Timer T2 Input Mode Control",
                "width": 3
              },
              "T2I": {
                "bit": 0,
                "description": "Timer T2 Input Parameter Selection",
                "width": 3
              }
            },
            "T3": {
              "T3": {
                "bit": 0,
                "description": "Timer T3 Current Value",
                "width": 16
              }
            },
            "T3CON": {
              "T3DIR": {
                "bit": 15,
                "description": "Timer T3 Rotation Direction Flag"
              },
              "T3CHDIR": {
                "bit": 14,
                "description": "Timer T3 Count Direction Change Flag"
              },
              "T3EDGE": {
                "bit": 13,
                "description": "Timer T3 Edge Detection Flag"
              },
              "BPS1": {
                "bit": 11,
                "description": "GPT1 Block Prescaler Control",
                "width": 2
              },
              "T3OTL": {
                "bit": 10,
                "description": "Timer T3 Overflow Toggle Latch"
              },
              "T3OE": {
                "bit": 9,
                "description": "Overflow/Underflow Output Enable"
              },
              "T3UDE": {
                "bit": 8,
                "description": "Timer T3 External Up/Down Enable"
              },
              "T3UD": {
                "bit": 7,
                "description": "Timer T3 Up/Down Control"
              },
              "T3R": {
                "bit": 6,
                "description": "Timer T3 Input Run Bit"
              },
              "T3M": {
                "bit": 3,
                "description": "Timer T3 Input Mode Control",
                "width": 3
              },
              "T3I": {
                "bit": 0,
                "description": "Timer T3 Input Parameter Selection",
                "width": 3
              }
            },
            "T4": {
              "T4": {
                "bit": 0,
                "description": "Timer T4 Current Value",
                "width": 16
              }
            },
            "T4CON": {
              "T4RDIR": {
                "bit": 15,
                "description": "Timer T4 Rotation Direction"
              },
              "T4CHDIR": {
                "bit": 14,
                "description": "Timer T4 Count Direction Change"
              },
              "T4EDGE": {
                "bit": 13,
                "description": "Timer T4 Edge Direction"
              },
              "T4IRDIS": {
                "bit": 12,
                "description": "Timer T4 Interrupt Disable"
              },
              "CLRT3EN": {
                "bit": 11,
                "description": "Clear Timer T3 Enable"
              },
              "CLRT2EN": {
                "bit": 10,
                "description": "Clear Timer T2 Enable"
              },
              "T4RC": {
                "bit": 9,
                "description": "Timer T4 Remote Control"
              },
              "T4UDE": {
                "bit": 8,
                "description": "Timer T4 External Up/Down Enable"
              },
              "T4UD": {
                "bit": 7,
                "description": "Timer T2 Up/Down Control"
              },
              "T4R": {
                "bit": 6,
                "description": "Timer T4 Input Run Bit"
              },
              "T4M": {
                "bit": 3,
                "description": "Timer T4 Mode Control (Basic Operating Mode)",
                "width": 3
              },
              "T4I": {
                "bit": 0,
                "description": "Timer T4 Input Parameter Selection",
                "width": 3
              }
            },
            "T5": {
              "T5": {
                "bit": 0,
                "description": "Timer T5 Current Value",
                "width": 16
              }
            },
            "T5CON": {
              "T5SC": {
                "bit": 15,
                "description": "Timer T5 Capture Mode Enable"
              },
              "T5CLR": {
                "bit": 14,
                "description": "Timer T5 Clear Enable Bit"
              },
              "CI": {
                "bit": 12,
                "description": "Register CAPREL Capture Trigger Selection",
                "width": 2
              },
              "CT3": {
                "bit": 10,
                "description": "Timer T3 Capture Trigger Enable"
              },
              "T5RC": {
                "bit": 9,
                "description": "Timer T5 Remote Control"
              },
              "T5UDE": {
                "bit": 8,
                "description": "Timer T5 External Up/Down Enable"
              },
              "T5UD": {
                "bit": 7,
                "description": "Timer T2 Up/Down Control"
              },
              "T5R": {
                "bit": 6,
                "description": "Timer T5 Run Bit"
              },
              "T5M": {
                "bit": 3,
                "description": "Timer T5 Input Mode Control",
                "width": 2
              },
              "T5I": {
                "bit": 0,
                "description": "Timer T5 Input Parameter Selection",
                "width": 3
              }
            },
            "T6": {
              "T6": {
                "bit": 0,
                "description": "Timer T6 Current Value",
                "width": 16
              }
            },
            "T6CON": {
              "T6SR": {
                "bit": 15,
                "description": "Timer T6 Reload Mode Enable"
              },
              "T6CLR": {
                "bit": 14,
                "description": "Timer T6 Clear Enable Bit"
              },
              "BPS2": {
                "bit": 11,
                "description": "GPT2 Block Prescaler Control",
                "width": 2
              },
              "T6OTL": {
                "bit": 10,
                "description": "Timer T6 Overflow Toggle Latch"
              },
              "T6OE": {
                "bit": 9,
                "description": "Overflow/Underflow Output Enable"
              },
              "T6UDE": {
                "bit": 8,
                "description": "Timer T6 External Up/Down Enable"
              },
              "T6UD": {
                "bit": 7,
                "description": "Timer T6 Up/Down Control"
              },
              "T6R": {
                "bit": 6,
                "description": "Timer T6 Input Run Bit"
              },
              "T6M": {
                "bit": 3,
                "description": "Timer T6 Mode Control",
                "width": 3
              },
              "T6I": {
                "bit": 0,
                "description": "Timer T6 Input Parameter Selection",
                "width": 3
              }
            }
          }
        },
        "HS": {
          "instances": [
            {
              "name": "HS",
              "base": "0x40024000"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "High Side Driver Control"
            },
            "IRQCLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "High Side Driver Interrupt Status Clear Register"
            },
            "IRQEN": {
              "offset": "0x10",
              "size": 32,
              "description": "High Side Driver Interrupt Enable Register"
            },
            "IRQS": {
              "offset": "0x08",
              "size": 32,
              "description": "High Side Driver Interrupt Status"
            },
            "PWMSRCSEL": {
              "offset": "0x24",
              "size": 32,
              "description": "High Side PWM Source Selection Register"
            },
            "TRIM": {
              "offset": "0x1C",
              "size": 32,
              "description": "High Side Driver 1 TRIM"
            }
          },
          "bits": {
            "CTRL": {
              "HS1_OC_SEL": {
                "bit": 12,
                "description": "High Side 1 Overcurrent Threshold Selection",
                "width": 2
              },
              "HS1_SR_CTRL_SEL": {
                "bit": 8,
                "description": "High Side 1 Slew Rate Control select",
                "width": 2
              },
              "HS1_OL_EN": {
                "bit": 3,
                "description": "High Side 1 Open Load Detection Enable"
              },
              "HS1_ON": {
                "bit": 2,
                "description": "High Side 1 On"
              },
              "HS1_PWM": {
                "bit": 1,
                "description": "High Side 1 PWM Enable"
              },
              "HS1_EN": {
                "bit": 0,
                "description": "High Side 1 Enable"
              }
            },
            "IRQCLR": {
              "HS1_OL_SC": {
                "bit": 14,
                "description": "High Side 1 Open Load Status Clear"
              },
              "HS1_OT_SC": {
                "bit": 13,
                "description": "High Side 1 Overtemperature Status Clear"
              },
              "HS1_OC_ISC": {
                "bit": 7,
                "description": "High Side 1 Overcurrent Interrupt Status Clear"
              },
              "HS1_OL_ISC": {
                "bit": 6,
                "description": "High Side 1 Open Load Interrupt Status Clear"
              },
              "HS1_OT_ISC": {
                "bit": 5,
                "description": "High Side 1 Overtemperature Interrupt Status Clear"
              }
            },
            "IRQEN": {
              "HS1_OC_IEN": {
                "bit": 7,
                "description": "High Side 1 Overcurrent Interrupt Enable"
              },
              "HS1_OL_IEN": {
                "bit": 6,
                "description": "High Side 1 Open Load Interrupt Enable"
              },
              "HS1_OT_IEN": {
                "bit": 5,
                "description": "High Side 1 Overtemperature Interrupt Enable"
              }
            },
            "IRQS": {
              "HS1_OL_STS": {
                "bit": 14,
                "description": "High Side 1 Open Load Status"
              },
              "HS1_OT_STS": {
                "bit": 13,
                "description": "High Side 1 Overtemperature Status"
              },
              "HS1_OC_IS": {
                "bit": 7,
                "description": "High Side 1 Overcurrent Interrupt Status"
              },
              "HS1_OL_IS": {
                "bit": 6,
                "description": "High Side 1 Open Load Interrupt Status"
              },
              "HS1_OT_IS": {
                "bit": 5,
                "description": "High Side 1 Overtemperature Interrupt Status"
              }
            },
            "PWMSRCSEL": {
              "HS1_SRC_SEL": {
                "bit": 3,
                "description": "HS1 PWM Source Selection",
                "width": 3
              }
            },
            "TRIM": {
              "HS1_OC_OT_BTFILT_SEL": {
                "bit": 8,
                "description": "Blanking Time Filter Select for HS1 overcurrent / overtemperature detection",
                "width": 2
              },
              "HS1_OL_BTFILT_SEL": {
                "bit": 0,
                "description": "Blanking Time Filter Select for HS1 open Load detection",
                "width": 2
              }
            }
          }
        },
        "LIN": {
          "instances": [
            {
              "name": "LIN",
              "base": "0x4801E000"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "LIN Transceiver Control"
            },
            "IRQCLR": {
              "offset": "0x08",
              "size": 32,
              "description": "LIN Transceiver Interrupt Status Register Clear"
            },
            "IRQEN": {
              "offset": "0x0C",
              "size": 32,
              "description": "LIN Transceiver Interrupt Enable Register"
            },
            "IRQS": {
              "offset": "0x04",
              "size": 32,
              "description": "LIN Transceiver Interrupt Status"
            }
          },
          "bits": {
            "CTRL": {
              "HV_MODE": {
                "bit": 21,
                "description": "LIN Transceiver High Voltage Input - Output Mode"
              },
              "FB_SM3": {
                "bit": 15,
                "description": "Feedback Signal 3 for Slope Mode Setting"
              },
              "FB_SM2": {
                "bit": 14,
                "description": "Feedback Signal 2 for Slope Mode Setting"
              },
              "FB_SM1": {
                "bit": 13,
                "description": "Feedback Signal 1 for Slope Mode Setting"
              },
              "SM": {
                "bit": 11,
                "description": "LIN Transmitter Slope mode control",
                "width": 2
              },
              "RXD": {
                "bit": 10,
                "description": "Output Signal of Receiver"
              },
              "TXD": {
                "bit": 9,
                "description": "LIN Transmitter switch on (only used when LIN_HV_MODE is set)"
              },
              "MODE_FB": {
                "bit": 4,
                "description": "Feedback Signals for LIN Transmitter Mode Settings",
                "width": 3
              },
              "MODE": {
                "bit": 1,
                "description": "LIN transceiver power mode control",
                "width": 2
              },
              "EN": {
                "bit": 0,
                "description": "LIN Transceiver enable"
              }
            },
            "IRQCLR": {
              "TXD_TMOUT_SC": {
                "bit": 11,
                "description": "LIN TXD time-out Status Clear"
              },
              "OT_SC": {
                "bit": 9,
                "description": "LIN Receiver Overtemperature Status Clear"
              },
              "M_SM_ERR_SC": {
                "bit": 8,
                "description": "LIN Transceiver Mode Error - Slope Mode Error Status Clear"
              },
              "TXD_TMOUT_ISC": {
                "bit": 6,
                "description": "LIN TXD time-out Interrupt Status Clear"
              },
              "OC_ISC": {
                "bit": 5,
                "description": "LIN Receiver Overcurrent Interrupt Status Clear"
              },
              "OT_ISC": {
                "bit": 4,
                "description": "LIN Receiver Overtemperature Interrupt Status / Status Clear"
              },
              "M_SM_ERR_ISC": {
                "bit": 3,
                "description": "LIN Transceiver Mode Error - Slope Mode Error Interrupt Status Clear"
              }
            },
            "IRQEN": {
              "TXD_TMOUT_IEN": {
                "bit": 6,
                "description": "LIN Transceiver TxD-Timeout interrupt enable"
              },
              "OC_IEN": {
                "bit": 5,
                "description": "LIN Transceiver Overcurrent interrupt enable"
              },
              "OT_IEN": {
                "bit": 4,
                "description": "LIN Transceiver Overtemperature interrupt enable"
              },
              "M_SM_ERR_IEN": {
                "bit": 3,
                "description": "LIN Transceiver Mode - Slope Mode Error interrupt enable"
              }
            },
            "IRQS": {
              "TXD_TMOUT_STS": {
                "bit": 11,
                "description": "LIN TXD time-out Status"
              },
              "OT_STS": {
                "bit": 9,
                "description": "LIN Receiver Overtemperature Status"
              },
              "M_SM_ERR_STS": {
                "bit": 8,
                "description": "LIN Transceiver Mode Error - Slope Mode Error Status"
              },
              "TXD_TMOUT_IS": {
                "bit": 6,
                "description": "LIN TXD time-out Interrupt Status"
              },
              "OC_IS": {
                "bit": 5,
                "description": "LIN Receiver Overcurrent Interrupt Status"
              },
              "OT_IS": {
                "bit": 4,
                "description": "LIN Receiver Overtemperature Interrupt Status"
              },
              "M_SM_ERR_IS": {
                "bit": 3,
                "description": "LIN Transceiver Mode Error - Slope Mode Error Interrupt Status"
              }
            }
          }
        },
        "MATH": {
          "instances": [
            {
              "name": "MATH",
              "base": "0x48013000",
              "irq": 15
            }
          ],
          "registers": {
            "DIVCON": {
              "offset": "0x34",
              "size": 32,
              "description": "Divider Control Register"
            },
            "DIVST": {
              "offset": "0x30",
              "size": 32,
              "description": "Divider Status Register"
            },
            "DVD": {
              "offset": "0x20",
              "size": 32,
              "description": "Dividend Register"
            },
            "DVS": {
              "offset": "0x24",
              "size": 32,
              "description": "Divisor Register"
            },
            "EVFCR": {
              "offset": "0x18",
              "size": 32,
              "description": "Event Flag Clear Register"
            },
            "EVFR": {
              "offset": "0x10",
              "size": 32,
              "description": "Event Flag Register"
            },
            "EVIER": {
              "offset": "0x0C",
              "size": 32,
              "description": "Event Interupt Enable Register"
            },
            "EVSFR": {
              "offset": "0x14",
              "size": 32,
              "description": "Event Flag Set Register"
            },
            "GLBCON": {
              "offset": "0x04",
              "size": 32,
              "description": "Global Control Register"
            },
            "MATH_ID": {
              "offset": "0x08",
              "size": 32,
              "description": "Module Identification Register"
            },
            "QUOT": {
              "offset": "0x28",
              "size": 32,
              "description": "Quotient Register"
            },
            "RMD": {
              "offset": "0x2C",
              "size": 32,
              "description": "Remainder Register"
            }
          },
          "bits": {
            "DIVCON": {
              "DVSSRC": {
                "bit": 24,
                "description": "Divisor Shift Right Count",
                "width": 5
              },
              "DVDSLC": {
                "bit": 16,
                "description": "Dividend Shift Left Count",
                "width": 5
              },
              "QSDIR": {
                "bit": 15,
                "description": "Quotient Shift Direction"
              },
              "QSCNT": {
                "bit": 8,
                "description": "Quotient Shift Count",
                "width": 5
              },
              "DIVMODE": {
                "bit": 3,
                "description": "Division Mode",
                "width": 2
              },
              "USIGN": {
                "bit": 2,
                "description": "Unsigned Division Enable"
              },
              "STMODE": {
                "bit": 1,
                "description": "Start Mode"
              },
              "ST": {
                "bit": 0,
                "description": "Start Bit"
              }
            },
            "DIVST": {
              "BSY": {
                "bit": 0,
                "description": "Busy Indication"
              }
            },
            "DVD": {
              "VAL": {
                "bit": 0,
                "description": "Dividend Value",
                "width": 32
              }
            },
            "DVS": {
              "VAL": {
                "bit": 0,
                "description": "Divisor Value",
                "width": 32
              }
            },
            "EVFCR": {
              "DIVERRC": {
                "bit": 1,
                "description": "Divider Error Event Flag Clear"
              },
              "DIVEOCC": {
                "bit": 0,
                "description": "Divider End of Calculation Event Flag Clear"
              }
            },
            "EVFR": {
              "DIVERR": {
                "bit": 1,
                "description": "Divider Error Event Flag"
              },
              "DIVEOC": {
                "bit": 0,
                "description": "Divider End of Calculation Event Flag"
              }
            },
            "EVIER": {
              "DIVERRIEN": {
                "bit": 1,
                "description": "Divider Error Interrupt Enable"
              },
              "DIVEOCIEN": {
                "bit": 0,
                "description": "Divider End of Calculation Interrupt Enable"
              }
            },
            "EVSFR": {
              "DIVERRS": {
                "bit": 1,
                "description": "Divider Error Event Flag Set"
              },
              "DIVEOCS": {
                "bit": 0,
                "description": "Divider End of Calculation Event Flag Set"
              }
            },
            "GLBCON": {
              "MATH_EN": {
                "bit": 31,
                "description": "Enable Math Module"
              },
              "SUSCFG": {
                "bit": 16,
                "description": "Suspend Mode Configuration",
                "width": 2
              },
              "DVSRC": {
                "bit": 3,
                "description": "Divisor Register Result Chaining",
                "width": 2
              },
              "DVDRC": {
                "bit": 0,
                "description": "Dividend Register Result Chaining",
                "width": 2
              }
            },
            "MATH_ID": {
              "MOD_NUMBER": {
                "bit": 16,
                "description": "Module Number Value",
                "width": 16
              },
              "MOD_TYPE": {
                "bit": 8,
                "description": "Module Type",
                "width": 8
              },
              "MOD_REV": {
                "bit": 0,
                "description": "Module Revision Number",
                "width": 8
              }
            },
            "QUOT": {
              "VAL": {
                "bit": 0,
                "description": "Quotient Value",
                "width": 32
              }
            },
            "RMD": {
              "VAL": {
                "bit": 0,
                "description": "Remainder Value",
                "width": 32
              }
            }
          }
        },
        "MF": {
          "instances": [
            {
              "name": "MF",
              "base": "0x48018000"
            }
          ],
          "registers": {
            "CSA_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "Current Sense Amplifier Control Register"
            },
            "REF1_STS": {
              "offset": "0x14",
              "size": 32,
              "description": "Reference 1 Status Register"
            }
          },
          "bits": {
            "CSA_CTRL": {
              "CSA_VZERO": {
                "bit": 8,
                "description": "Current Sense Output Selection"
              },
              "CSA_MI_EN": {
                "bit": 4,
                "description": "Enable Module Isolation Testmode"
              },
              "CSA_GAIN": {
                "bit": 1,
                "description": "Operational Amplifier Gain Setting",
                "width": 2
              },
              "CSA_EN": {
                "bit": 0,
                "description": "CSA Enable"
              }
            },
            "REF1_STS": {
              "VREF1V2_UPTHWARN_STS": {
                "bit": 5,
                "description": "Status for Overvoltage Threshold Measurement of internal VAREF"
              },
              "VREF1V2_LOTHWARN_STS": {
                "bit": 4,
                "description": "Status for Undervoltage Threshold Measurement of internal VAREF"
              }
            }
          }
        },
        "PMU": {
          "instances": [
            {
              "name": "PMU",
              "base": "0x50004000",
              "irq": 14
            }
          ],
          "registers": {
            "CNF_RST_TFB": {
              "offset": "0x6C",
              "size": 32,
              "description": "Reset Blind Time Register"
            },
            "CNF_WAKE_FILTER": {
              "offset": "0xAC",
              "size": 32,
              "description": "PMU Wake-up Timing Register"
            },
            "DRV_CTRL": {
              "offset": "0x24",
              "size": 32,
              "description": "PMU Bridge Driver Control"
            },
            "GPIO_WAKE_STATUS": {
              "offset": "0x04",
              "size": 32,
              "description": "GPIO Port wake status register"
            },
            "GPUDATA0to3": {
              "offset": "0xC0",
              "size": 32,
              "description": "General Purpose User DATA0to3"
            },
            "GPUDATA4to7": {
              "offset": "0xC4",
              "size": 32,
              "description": "General Purpose User DATA4to7"
            },
            "GPUDATA8to11": {
              "offset": "0xC8",
              "size": 32,
              "description": "General Purpose User DATA8to11"
            },
            "HIGHSIDE_CTRL": {
              "offset": "0x5C",
              "size": 32,
              "description": "Highside Control Register"
            },
            "LIN_WAKE_EN": {
              "offset": "0x50",
              "size": 32,
              "description": "LIN Wake Enable"
            },
            "MON_CNF1": {
              "offset": "0x34",
              "size": 32,
              "description": "Settings Monitor"
            },
            "MON_CNF2": {
              "offset": "0x38",
              "size": 32,
              "description": "Settings Monitor"
            },
            "OT_CTRL": {
              "offset": "0x54",
              "size": 32,
              "description": "Overtemperature Control Register"
            },
            "PORCFG": {
              "offset": "0xB4",
              "size": 32,
              "description": "POR Reset Configuration Register"
            },
            "RESET_STS": {
              "offset": "0x10",
              "size": 32,
              "description": "Reset Status Register"
            },
            "SLEEP": {
              "offset": "0x20",
              "size": 32,
              "description": "PMU Sleep Behavior Register"
            },
            "SUPPLY_STS": {
              "offset": "0x08",
              "size": 32,
              "description": "Voltage Reg Status Register"
            },
            "VDDEXT_CTRL": {
              "offset": "0x0C",
              "size": 32,
              "description": "VDDEXT Control"
            },
            "WAKE_CNF_GPIO0": {
              "offset": "0xBC",
              "size": 32,
              "description": "Wake Configuration GPIO Port 0 Register"
            },
            "WAKE_CNF_GPIO1": {
              "offset": "0xCC",
              "size": 32,
              "description": "Wake Configuration GPIO Port 1 Register"
            },
            "WAKE_STATUS": {
              "offset": "0x00",
              "size": 32,
              "description": "Main wake status register"
            },
            "WFS": {
              "offset": "0x70",
              "size": 32,
              "description": "WFS System Fail Register"
            }
          },
          "bits": {
            "CNF_RST_TFB": {
              "RST_TFB": {
                "bit": 0,
                "description": "Reset Pin Blind Time Selection Bits",
                "width": 2
              }
            },
            "CNF_WAKE_FILTER": {
              "CNF_GPIO_FT": {
                "bit": 2,
                "description": "Wake-up Filter time for General Purpose IO",
                "width": 2
              },
              "CNF_MON_FT": {
                "bit": 1,
                "description": "Wake-up Filter time for Monitoring Inputs"
              },
              "CNF_LIN_FT": {
                "bit": 0,
                "description": "Wake-up Filter time for LIN WAKE"
              }
            },
            "DRV_CTRL": {
              "CNF_OFF": {
                "bit": 6,
                "description": "CNF_OFF Function",
                "width": 2
              },
              "CNF_ON": {
                "bit": 4,
                "description": "CNF_ON Function",
                "width": 2
              },
              "GL2_HOLD_ON": {
                "bit": 3,
                "description": "GL2 Hold Mode On"
              },
              "GL2_CYC_ON": {
                "bit": 2,
                "description": "GL2 Cyclic On"
              },
              "GL1_HOLD_ON": {
                "bit": 1,
                "description": "GL1 Hold Mode On"
              },
              "GL1_CYC_ON": {
                "bit": 0,
                "description": "GL1 Cyclic On"
              }
            },
            "GPIO_WAKE_STATUS": {
              "GPIO1_STS_4": {
                "bit": 12,
                "description": "Wake GPIO1_4"
              },
              "GPIO1_STS_2": {
                "bit": 10,
                "description": "Wake GPIO1_2"
              },
              "GPIO1_STS_1": {
                "bit": 9,
                "description": "Wake GPIO1_1"
              },
              "GPIO1_STS_0": {
                "bit": 8,
                "description": "Wake GPIO1_0"
              },
              "GPIO0_STS_5": {
                "bit": 5,
                "description": "Status of GPIO0_5"
              },
              "GPIO0_STS_4": {
                "bit": 4,
                "description": "Status of GPIO0_4"
              },
              "GPIO0_STS_3": {
                "bit": 3,
                "description": "Status of GPIO0_3"
              },
              "GPIO0_STS_2": {
                "bit": 2,
                "description": "Status of GPIO0_2"
              },
              "GPIO0_STS_1": {
                "bit": 1,
                "description": "Status of GPIO0_1"
              },
              "GPIO0_STS_0": {
                "bit": 0,
                "description": "Status of GPIO0_0"
              }
            },
            "GPUDATA0to3": {
              "DATA3": {
                "bit": 24,
                "description": "DATA3 Storage Byte",
                "width": 8
              },
              "DATA2": {
                "bit": 16,
                "description": "DATA2 Storage Byte",
                "width": 8
              },
              "DATA1": {
                "bit": 8,
                "description": "DATA1 Storage Byte",
                "width": 8
              },
              "DATA0": {
                "bit": 0,
                "description": "DATA0 Storage Byte",
                "width": 8
              }
            },
            "GPUDATA4to7": {
              "DATA7": {
                "bit": 24,
                "description": "DATA7 Storage Byte",
                "width": 8
              },
              "DATA6": {
                "bit": 16,
                "description": "DATA6 Storage Byte",
                "width": 8
              },
              "DATA5": {
                "bit": 8,
                "description": "DATA5 Storage Byte",
                "width": 8
              },
              "DATA4": {
                "bit": 0,
                "description": "DATA4 Storage Byte",
                "width": 8
              }
            },
            "GPUDATA8to11": {
              "DATA11": {
                "bit": 24,
                "description": "DATA11 Storage Byte",
                "width": 8
              },
              "DATA10": {
                "bit": 16,
                "description": "DATA10 Storage Byte",
                "width": 8
              },
              "DATA9": {
                "bit": 8,
                "description": "DATA9 Storage Byte",
                "width": 8
              },
              "DATA8": {
                "bit": 0,
                "description": "DATA8 Storage Byte",
                "width": 8
              }
            },
            "HIGHSIDE_CTRL": {
              "SPARE": {
                "bit": 10,
                "description": "Spare"
              },
              "HS1_CYC_EN": {
                "bit": 2,
                "description": "High-Side 1 switch enable for cyclic sense"
              }
            },
            "LIN_WAKE_EN": {
              "LIN_WAKE_EN": {
                "bit": 7,
                "description": "Lin Wake enable"
              }
            },
            "MON_CNF1": {
              "MON4_STS": {
                "bit": 31,
                "description": "MON4 Status Input"
              },
              "MON4_NSLEEP_SPARE": {
                "bit": 30,
                "description": "MON4 Sleep Bit"
              },
              "MON4_PU": {
                "bit": 29,
                "description": "Pull-Up Current Source for MON4 Input Enable"
              },
              "MON4_PD": {
                "bit": 28,
                "description": "Pull-Down Current Source for MON4 Input Enable"
              },
              "MON4_CYC": {
                "bit": 27,
                "description": "MON4 for Cycle Sense Enable"
              },
              "MON4_RISE": {
                "bit": 26,
                "description": "MON4 Wake-up on Rising Edge Enable"
              },
              "MON4_FALL": {
                "bit": 25,
                "description": "MON4 Wake-up on Falling Edge Enable"
              },
              "MON4_EN": {
                "bit": 24,
                "description": "MON4 Enable"
              },
              "MON3_STS": {
                "bit": 23,
                "description": "MON3 Status Input"
              },
              "MON3_NSLEEP_SPARE": {
                "bit": 22,
                "description": "MON3 Sleep Bit"
              },
              "MON3_PU": {
                "bit": 21,
                "description": "Pull-Up Current Source for MON3 Input Enable"
              },
              "MON3_PD": {
                "bit": 20,
                "description": "Pull-Down Current Source for MON3 Input Enable"
              },
              "MON3_CYC": {
                "bit": 19,
                "description": "MON3 for Cycle Sense Enable"
              },
              "MON3_RISE": {
                "bit": 18,
                "description": "MON3 Wake-up on Rising Edge Enable"
              },
              "MON3_FALL": {
                "bit": 17,
                "description": "MON3 Wake-up on Falling Edge Enable"
              },
              "MON3_EN": {
                "bit": 16,
                "description": "MON3 Enable"
              },
              "MON2_STS": {
                "bit": 15,
                "description": "MON2 Status Input"
              },
              "MON2_NSLEEP_SPARE": {
                "bit": 14,
                "description": "MON2 Sleep Bit"
              },
              "MON2_PU": {
                "bit": 13,
                "description": "Pull-Up Current Source for MON2 Input Enable"
              },
              "MON2_PD": {
                "bit": 12,
                "description": "Pull-Down Current Source for MON2 Input Enable"
              },
              "MON2_CYC": {
                "bit": 11,
                "description": "MON2 for Cycle Sense Enable"
              },
              "MON2_RISE": {
                "bit": 10,
                "description": "MON2 Wake-up on Rising Edge Enable"
              },
              "MON2_FALL": {
                "bit": 9,
                "description": "MON2 Wake-up on Falling Edge Enable"
              },
              "MON2_EN": {
                "bit": 8,
                "description": "MON2 Enable"
              },
              "MON1_STS": {
                "bit": 7,
                "description": "MON1 Status Input"
              },
              "MON1_NSLEEP_SPARE": {
                "bit": 6,
                "description": "MON1 Sleep Bit"
              },
              "MON1_PU": {
                "bit": 5,
                "description": "Pull-Up Current Source for MON1 Input Enable"
              },
              "MON1_PD": {
                "bit": 4,
                "description": "Pull-Down Current Source for MON1 Input Enable"
              },
              "MON1_CYC": {
                "bit": 3,
                "description": "MON1 for Cycle Sense Enable"
              },
              "MON1_RISE": {
                "bit": 2,
                "description": "MON1 Wake-up on Rising Edge Enable"
              },
              "MON1_FALL": {
                "bit": 1,
                "description": "MON1 Wake-up on Falling Edge Enable"
              },
              "MON1_EN": {
                "bit": 0,
                "description": "MON1 Enable"
              }
            },
            "MON_CNF2": {
              "MON5_STS": {
                "bit": 7,
                "description": "MON5 Status Input"
              },
              "MON5_NSLEEP_SPARE": {
                "bit": 6,
                "description": "MON5 Sleep Bit"
              },
              "MON5_PU": {
                "bit": 5,
                "description": "Pull-Up Current Source for MON5 Input Enable"
              },
              "MON5_PD": {
                "bit": 4,
                "description": "Pull-Down Current Source for MON5 Input Enable"
              },
              "MON5_CYC": {
                "bit": 3,
                "description": "MON5 for Cycle Sense Enable"
              },
              "MON5_RISE": {
                "bit": 2,
                "description": "MON5 Wake-up on Rising Edge Enable"
              },
              "MON5_FALL": {
                "bit": 1,
                "description": "MON5 Wake-up on Falling Edge Enable"
              },
              "MON5_EN": {
                "bit": 0,
                "description": "MON5 Enable"
              }
            },
            "OT_CTRL": {
              "PMU_OT_EN": {
                "bit": 7,
                "description": "PMU Overtemperature Detection Enable"
              },
              "PMU_OT_WAKE_EN": {
                "bit": 6,
                "description": "PMU Wake On Overtemperature Enable"
              },
              "PMU_OT_INT_EN": {
                "bit": 5,
                "description": "PMU Overtemperature Interrupt Enable"
              },
              "PMU_OT_TH_CNF": {
                "bit": 0,
                "description": "PMU Overtemperature threshold",
                "width": 4
              }
            },
            "PORCFG": {
              "CNF_FILT": {
                "bit": 0,
                "description": "Configuration for reset filter",
                "width": 2
              }
            },
            "RESET_STS": {
              "LOCKUP": {
                "bit": 10,
                "description": "Lockup-Reset Flag"
              },
              "PMU_SOFT": {
                "bit": 9,
                "description": "Soft-Reset Flag"
              },
              "PMU_IntWDT": {
                "bit": 8,
                "description": "Internal Watchdog Reset Flag"
              },
              "PMU_VS_POR": {
                "bit": 7,
                "description": "Power-On Reset Flag"
              },
              "PMU_PIN": {
                "bit": 6,
                "description": "PIN-Reset Flag"
              },
              "PMU_ExtWDT": {
                "bit": 5,
                "description": "External Watchdog (WDT1) Reset Flag"
              },
              "PMU_ClkWDT": {
                "bit": 4,
                "description": "Clock Watchdog (CLKWDT) Reset Flag"
              },
              "PMU_LPR": {
                "bit": 3,
                "description": "Low Priority Resets (see PMU_RST_STS2)"
              },
              "PMU_SleepEX": {
                "bit": 2,
                "description": "Flag which indicates a reset caused by Sleep-Exit"
              },
              "PMU_WAKE": {
                "bit": 1,
                "description": "Flag which indicates a reset caused by Stop-Exit"
              },
              "SYS_FAIL": {
                "bit": 0,
                "description": "Flag which indicates a reset caused by a System Fail reported in the corresponding Fail Register"
              }
            },
            "SLEEP": {
              "CYC_SENSE_S_DEL": {
                "bit": 24,
                "description": "Sample Delay in Cyclic Sense",
                "width": 3
              },
              "CYC_WAKE_E01": {
                "bit": 20,
                "description": "Exponent",
                "width": 2
              },
              "CYC_WAKE_M03": {
                "bit": 16,
                "description": "Mantissa",
                "width": 4
              },
              "CYC_SENSE_E01": {
                "bit": 12,
                "description": "Exponent",
                "width": 2
              },
              "CYC_SENSE_M03": {
                "bit": 8,
                "description": "Mantissa",
                "width": 4
              },
              "CYC_SENSE_EN": {
                "bit": 3,
                "description": "Enabling Cyclic Sense"
              },
              "CYC_WAKE_EN": {
                "bit": 2,
                "description": "Enabling Cyclic Wake"
              },
              "EN_0V9_N": {
                "bit": 1,
                "description": "Enables the reduction of the VDDC regulator output to 0.9 V during Stop-Mode"
              },
              "WAKE_W_RST": {
                "bit": 0,
                "description": "Wake-up with reset execution"
              }
            },
            "SUPPLY_STS": {
              "PMU_5V_OVERLOAD_SC": {
                "bit": 13,
                "description": "Overload at VDDP regulator Status clear"
              },
              "PMU_5V_OVERVOLT_SC": {
                "bit": 12,
                "description": "Overvoltage at VDDP regulator Status clear"
              },
              "PMU_OVERTEMP_SC": {
                "bit": 11,
                "description": "Overtemperature Status clear"
              },
              "PMU_1V5_OVERLOAD_SC": {
                "bit": 9,
                "description": "Overload at VDDC regulator Status clear"
              },
              "PMU_1V5_OVERVOLT_SC": {
                "bit": 8,
                "description": "Overvoltage at VDDC regulator Status clear"
              },
              "PMU_5V_FAIL_EN": {
                "bit": 6,
                "description": "Enabling of VDDP status information as interrupt source"
              },
              "PMU_5V_OVERLOAD": {
                "bit": 5,
                "description": "Overload at VDDP regulator"
              },
              "PMU_5V_OVERVOLT": {
                "bit": 4,
                "description": "Overvoltage at VDDP regulator"
              },
              "PMU_OVERTEMP": {
                "bit": 3,
                "description": "PMU Overtemperature"
              },
              "PMU_1V5_FAIL_EN": {
                "bit": 2,
                "description": "Enabling of VDDC status information as interrupt source"
              },
              "PMU_1V5_OVERLOAD": {
                "bit": 1,
                "description": "Overload at VDDC regulator"
              },
              "PMU_1V5_OVERVOLT": {
                "bit": 0,
                "description": "Overvoltage at VDDC regulator"
              }
            },
            "VDDEXT_CTRL": {
              "VDDEXT_OT_SC": {
                "bit": 13,
                "description": "VDDEXT Supply Overtemperature Status clear"
              },
              "VDDEXT_UV_ISC": {
                "bit": 12,
                "description": "VDDEXT Supply Undervoltage Interrupt Status clear"
              },
              "VDDEXT_OT_ISC": {
                "bit": 11,
                "description": "VDDEXT Supply Overtemperature Interrupt Status clear"
              },
              "VDDEXT_STABLE": {
                "bit": 7,
                "description": "VDDEXT Supply Stable"
              },
              "VDDEXT_OT": {
                "bit": 6,
                "description": "VDDEXT Supply Overtemperature"
              },
              "VDDEXT_OT_STS": {
                "bit": 5,
                "description": "VDDEXT Supply Overtemperature Status"
              },
              "VDDEXT_UV_IS": {
                "bit": 4,
                "description": "VDDEXT Supply Undervoltage Interrupt Status"
              },
              "VDDEXT_OT_IS": {
                "bit": 3,
                "description": "VDDEXT Supply OverTemperature Interrupt Status"
              },
              "VDDEXT_FAIL_EN": {
                "bit": 2,
                "description": "Enabling of VDDEXT Supply status information as interrupt source"
              },
              "VDDEXT_CYC_EN": {
                "bit": 1,
                "description": "VDDEXT Supply for Cyclic Sense Enable"
              },
              "VDDEXT_ENABLE": {
                "bit": 0,
                "description": "VDDEXT Supply Enable"
              }
            },
            "WAKE_CNF_GPIO0": {
              "CYC_5": {
                "bit": 21,
                "description": "GPIO0_5 input for cycle sense enable"
              },
              "CYC_4": {
                "bit": 20,
                "description": "GPIO0_4 input for cycle sense enable"
              },
              "CYC_3": {
                "bit": 19,
                "description": "GPIO0_3 input for cycle sense enable"
              },
              "CYC_2": {
                "bit": 18,
                "description": "GPIO0_2 input for cycle sense enable"
              },
              "CYC_1": {
                "bit": 17,
                "description": "GPIO0_1 input for cycle sense enable"
              },
              "CYC_0": {
                "bit": 16,
                "description": "GPIO0_0 input for cycle sense enable"
              },
              "FA_5": {
                "bit": 13,
                "description": "Port 0_5 Wake-up on Falling Edge enable"
              },
              "FA_4": {
                "bit": 12,
                "description": "Port 0_4 Wake-up on Falling Edge enable"
              },
              "FA_3": {
                "bit": 11,
                "description": "Port 0_3 Wake-up on Falling Edge enable"
              },
              "FA_2": {
                "bit": 10,
                "description": "Port 0_2 Wake-up on Falling Edge enable"
              },
              "FA_1": {
                "bit": 9,
                "description": "Port 0_1 Wake-up on Falling Edge enable"
              },
              "FA_0": {
                "bit": 8,
                "description": "Port 0_0 Wake-up on Falling Edge enable"
              },
              "RI_5": {
                "bit": 5,
                "description": "Port 0_5 Wake-up on Rising Edge enable"
              },
              "RI_4": {
                "bit": 4,
                "description": "Port 0_4 Wake-up on Rising Edge enable"
              },
              "RI_3": {
                "bit": 3,
                "description": "Port 0_3 Wake-up on Rising Edge enable"
              },
              "RI_2": {
                "bit": 2,
                "description": "Port 0_2 Wake-up on Rising Edge enable"
              },
              "RI_1": {
                "bit": 1,
                "description": "Port 0_1 Wake-up on Rising Edge enable"
              },
              "RI_0": {
                "bit": 0,
                "description": "Port 0_0 Wake-up on Rising Edge enable"
              }
            },
            "WAKE_CNF_GPIO1": {
              "CYC_4": {
                "bit": 20,
                "description": "GPIO1_4 input for cycle sense enable"
              },
              "CYC_2": {
                "bit": 18,
                "description": "GPIO1_2 input for cycle sense enable"
              },
              "CYC_1": {
                "bit": 17,
                "description": "GPIO1_1 input for cycle sense enable"
              },
              "CYC_0": {
                "bit": 16,
                "description": "GPIO1_0 input for cycle sense enable"
              },
              "FA_4": {
                "bit": 12,
                "description": "Port 1_4 Wake-up on Falling Edge enable"
              },
              "FA_2": {
                "bit": 10,
                "description": "Port 1_2 Wake-up on Falling Edge enable"
              },
              "FA_1": {
                "bit": 9,
                "description": "Port 1_1 Wake-up on Falling Edge enable"
              },
              "FA_0": {
                "bit": 8,
                "description": "Port 1_0 Wake-up on Falling Edge enable"
              },
              "RI_4": {
                "bit": 4,
                "description": "Port 1_4 Wake-up on Rising Edge enable"
              },
              "RI_2": {
                "bit": 2,
                "description": "Port 1_2 Wake-up on Rising Edge enable"
              },
              "RI_1": {
                "bit": 1,
                "description": "Port 1_1 Wake-up on Rising Edge enable"
              },
              "RI_0": {
                "bit": 0,
                "description": "Port 1_0 Wake-up on Rising Edge enable"
              }
            },
            "WAKE_STATUS": {
              "VDDEXT_UV": {
                "bit": 18,
                "description": "Wake VDDEXT Undervoltage"
              },
              "VDDEXT_OT": {
                "bit": 17,
                "description": "Wake VDDEXT Overtemperature"
              },
              "PMU_OT": {
                "bit": 16,
                "description": "Wake PMU Overtemperature"
              },
              "MON5_WAKE_STS": {
                "bit": 12,
                "description": "Status of MON5"
              },
              "MON4_WAKE_STS": {
                "bit": 11,
                "description": "Status of MON4"
              },
              "MON3_WAKE_STS": {
                "bit": 10,
                "description": "Status of MON3"
              },
              "MON2_WAKE_STS": {
                "bit": 9,
                "description": "Status of MON2"
              },
              "MON1_WAKE_STS": {
                "bit": 8,
                "description": "Status of MON1"
              },
              "GPIO2": {
                "bit": 6,
                "description": "Wake-up via GPIO2 which is a logical OR combination of all Wake_STS_GPIO2 bits"
              },
              "FAIL": {
                "bit": 5,
                "description": "Wake-up after any Fail, which is a logical OR combination of PMU_OT, VDDEXT_OT, VDDEXT_UV"
              },
              "CYC_WAKE": {
                "bit": 4,
                "description": "Wake-up caused by Cyclic Wake"
              },
              "GPIO1": {
                "bit": 3,
                "description": "Wake-up via GPIO1 which is a logical OR combination of all Wake_STS_GPIO1 bits"
              },
              "GPIO0": {
                "bit": 2,
                "description": "Wake-up via GPIO0 which is a logical OR combination of all Wake_STS_GPIO0 bits"
              },
              "MON": {
                "bit": 1,
                "description": "Wake-up via MON which is a logical OR combination of all Wake_STS_MON bits"
              },
              "LIN_WAKE": {
                "bit": 0,
                "description": "Wake-up via LIN- Message"
              }
            },
            "WFS": {
              "PMU_OT_FAIL": {
                "bit": 8,
                "description": "PMU Overtemperature Indication Flag"
              },
              "LP_CLKWD": {
                "bit": 7,
                "description": "LP_CLKWD"
              },
              "WDT1_SEQ_FAIL": {
                "bit": 6,
                "description": "External Watchdog (WDT1) Sequential Fail"
              },
              "SYS_OT": {
                "bit": 5,
                "description": "System Overtemperature Indication Flag"
              },
              "SYS_CLK_WDT": {
                "bit": 4,
                "description": "System Clock (fsys)Watchdog Fail"
              },
              "PMU_5V_OVL": {
                "bit": 3,
                "description": "VDDP Overload Flag"
              },
              "PMU_1V5_OVL": {
                "bit": 2,
                "description": "VDDC Overload Flag"
              },
              "SUPP_TMOUT": {
                "bit": 1,
                "description": "Supply Time Out"
              },
              "SUPP_SHORT": {
                "bit": 0,
                "description": "Supply Short"
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "PORT",
              "base": "0x48028000",
              "irq": 23
            }
          ],
          "registers": {
            "P0_ALTSEL0": {
              "offset": "0x14",
              "size": 32,
              "description": "Port 0 Alternate Select Register 0"
            },
            "P0_ALTSEL1": {
              "offset": "0x18",
              "size": 32,
              "description": "Port 0 Alternate Select Register 1"
            },
            "P0_DATA": {
              "offset": "0x00",
              "size": 32,
              "description": "Port 0 Data Register"
            },
            "P0_DIR": {
              "offset": "0x04",
              "size": 32,
              "description": "Port 0 Direction Register"
            },
            "P0_OD": {
              "offset": "0x08",
              "size": 32,
              "description": "Port 0 Open Drain Control Register"
            },
            "P0_PUDEN": {
              "offset": "0x10",
              "size": 32,
              "description": "Port 0 Pull-Up/Pull-Down Enable Register"
            },
            "P0_PUDSEL": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port 0 Pull-Up/Pull-Down Select Register"
            },
            "P1_ALTSEL0": {
              "offset": "0x34",
              "size": 32,
              "description": "Port 1 Alternate Select Register 0"
            },
            "P1_ALTSEL1": {
              "offset": "0x38",
              "size": 32,
              "description": "Port 1 Alternate Select Register 1"
            },
            "P1_DATA": {
              "offset": "0x20",
              "size": 32,
              "description": "Port 1 Data Register"
            },
            "P1_DIR": {
              "offset": "0x24",
              "size": 32,
              "description": "Port 1 Direction Register"
            },
            "P1_OD": {
              "offset": "0x28",
              "size": 32,
              "description": "Port 1 Open Drain Control Register"
            },
            "P1_PUDEN": {
              "offset": "0x30",
              "size": 32,
              "description": "Port 1 Pull-Up/Pull-Down Enable Register"
            },
            "P1_PUDSEL": {
              "offset": "0x2C",
              "size": 32,
              "description": "Port 1 Pull-Up/Pull-Down Select Register"
            },
            "P2_DATA": {
              "offset": "0x40",
              "size": 32,
              "description": "Port 2 Data Register"
            },
            "P2_DIR": {
              "offset": "0x44",
              "size": 32,
              "description": "Port 2 Direction Register"
            },
            "P2_PUDEN": {
              "offset": "0x50",
              "size": 32,
              "description": "Port 2 Pull-Up/Pull-Down Enable Register"
            },
            "P2_PUDSEL": {
              "offset": "0x4C",
              "size": 32,
              "description": "Port 2 Pull-Up/Pull-Down Select Register"
            }
          },
          "bits": {
            "P0_ALTSEL0": {
              "PP5": {
                "bit": 5,
                "description": "See"
              },
              "PP4": {
                "bit": 4,
                "description": "See"
              },
              "PP3": {
                "bit": 3,
                "description": "See"
              },
              "PP2": {
                "bit": 2,
                "description": "See"
              },
              "PP1": {
                "bit": 1,
                "description": "See"
              },
              "PP0": {
                "bit": 0,
                "description": "See"
              }
            },
            "P0_ALTSEL1": {
              "PP5": {
                "bit": 5,
                "description": "See"
              },
              "PP4": {
                "bit": 4,
                "description": "See"
              },
              "PP3": {
                "bit": 3,
                "description": "See"
              },
              "PP2": {
                "bit": 2,
                "description": "See"
              },
              "PP1": {
                "bit": 1,
                "description": "See"
              },
              "PP0": {
                "bit": 0,
                "description": "See"
              }
            },
            "P0_DATA": {
              "PP5_STS": {
                "bit": 21,
                "description": "Port 0 Pin 5 Data Value (read back of Port Data when IO is configured as output)"
              },
              "PP4_STS": {
                "bit": 20,
                "description": "Port 0 Pin 4 Data Value (read back of Port Data when IO is configured as output)"
              },
              "PP3_STS": {
                "bit": 19,
                "description": "Port 0 Pin 3 Data Value (read back of Port Data when IO is configured as output)"
              },
              "PP2_STS": {
                "bit": 18,
                "description": "Port 0 Pin 2 Data Value (read back of Port Data when IO is configured as output)"
              },
              "PP1_STS": {
                "bit": 17,
                "description": "Port 0 Pin 1 Data Value (read back of Port Data when IO is configured as output)"
              },
              "PP0_STS": {
                "bit": 16,
                "description": "Port 0 Pin 0 Data Value (read back of Port Data when IO is configured as output)"
              },
              "PP5": {
                "bit": 5,
                "description": "Port 0 Pin 5 Data Value"
              },
              "PP4": {
                "bit": 4,
                "description": "Port 0 Pin 4 Data Value"
              },
              "PP3": {
                "bit": 3,
                "description": "Port 0 Pin 3 Data Value"
              },
              "PP2": {
                "bit": 2,
                "description": "Port 0 Pin 2 Data Value"
              },
              "PP1": {
                "bit": 1,
                "description": "Port 0 Pin 1 Data Value"
              },
              "PP0": {
                "bit": 0,
                "description": "Port 0 Pin 0 Data Value"
              }
            },
            "P0_DIR": {
              "PP5_INEN": {
                "bit": 21,
                "description": "Port 0 Pin 5 Input Schmitt Trigger enable (only valid if IO is configured as output)"
              },
              "PP4_INEN": {
                "bit": 20,
                "description": "Port 0 Pin 4 Input Schmitt Trigger enable (only valid if IO is configured as output)"
              },
              "PP3_INEN": {
                "bit": 19,
                "description": "Port 0 Pin 3 Input Schmitt Trigger enable (only valid if IO is configured as output)"
              },
              "PP2_INEN": {
                "bit": 18,
                "description": "Port 0 Pin 2 Input Schmitt Trigger enable (only valid if IO is configured as output)"
              },
              "PP1_INEN": {
                "bit": 17,
                "description": "Port 0 Pin 1 Input Schmitt Trigger enable (only valid if IO is configured as output)"
              },
              "PP0_INEN": {
                "bit": 16,
                "description": "Port 0 Pin 0 Input Schmitt Trigger enable (only valid if IO is configured as output)"
              },
              "PP5": {
                "bit": 5,
                "description": "Port 0 Pin 5 Direction Control"
              },
              "PP4": {
                "bit": 4,
                "description": "Port 0 Pin 4 Direction Control"
              },
              "PP3": {
                "bit": 3,
                "description": "Port 0 Pin 3 Direction Control"
              },
              "PP2": {
                "bit": 2,
                "description": "Port 0 Pin 2 Direction Control"
              },
              "PP1": {
                "bit": 1,
                "description": "Port 0 Pin 1 Direction Control"
              },
              "PP0": {
                "bit": 0,
                "description": "Port 0 Pin 0 Direction Control"
              }
            },
            "P0_OD": {
              "PP5": {
                "bit": 5,
                "description": "Port 0 Pin 5 Open Drain Mode"
              },
              "PP4": {
                "bit": 4,
                "description": "Port 0 Pin 4 Open Drain Mode"
              },
              "PP3": {
                "bit": 3,
                "description": "Port 0 Pin 3 Open Drain Mode"
              },
              "PP2": {
                "bit": 2,
                "description": "Port 0 Pin 2 Open Drain Mode"
              },
              "PP1": {
                "bit": 1,
                "description": "Port 0 Pin 1 Open Drain Mode"
              },
              "PP0": {
                "bit": 0,
                "description": "Port 0 Pin 0 Open Drain Mode"
              }
            },
            "P0_PUDEN": {
              "PP5": {
                "bit": 5,
                "description": "Pull-Up/Pull-Down Enable at Port 0 Bit 5"
              },
              "PP4": {
                "bit": 4,
                "description": "Pull-Up/Pull-Down Enable at Port 0 Bit 4"
              },
              "PP3": {
                "bit": 3,
                "description": "Pull-Up/Pull-Down Enable at Port 0 Bit 3"
              },
              "PP2": {
                "bit": 2,
                "description": "Pull-Up/Pull-Down Enable at Port 0 Bit 2"
              },
              "PP1": {
                "bit": 1,
                "description": "Pull-Up/Pull-Down Enable at Port 0 Bit 1"
              },
              "PP0": {
                "bit": 0,
                "description": "Pull-Up/Pull-Down Enable at Port 0 Bit 0"
              }
            },
            "P0_PUDSEL": {
              "PP5": {
                "bit": 5,
                "description": "Pull-Up/Pull-Down Select Port 0 Bit 5"
              },
              "PP4": {
                "bit": 4,
                "description": "Pull-Up/Pull-Down Select Port 0 Bit 4"
              },
              "PP3": {
                "bit": 3,
                "description": "Pull-Up/Pull-Down Select Port 0 Bit 3"
              },
              "PP2": {
                "bit": 2,
                "description": "Pull-Up/Pull-Down Select Port 0 Bit 2"
              },
              "PP1": {
                "bit": 1,
                "description": "Pull-Up/Pull-Down Select Port 0 Bit 1"
              },
              "PP0": {
                "bit": 0,
                "description": "Pull-Up/Pull-Down Select Port 0 Bit 0"
              }
            },
            "P1_ALTSEL0": {
              "PP4": {
                "bit": 4,
                "description": "See"
              },
              "PP2": {
                "bit": 2,
                "description": "See"
              },
              "PP1": {
                "bit": 1,
                "description": "See"
              },
              "PP0": {
                "bit": 0,
                "description": "See"
              }
            },
            "P1_ALTSEL1": {
              "PP4": {
                "bit": 4,
                "description": "See"
              },
              "PP2": {
                "bit": 2,
                "description": "See"
              },
              "PP1": {
                "bit": 1,
                "description": "See"
              },
              "PP0": {
                "bit": 0,
                "description": "See"
              }
            },
            "P1_DATA": {
              "PP4_STS": {
                "bit": 20,
                "description": "Port 1 Pin 4 Data Value (read back of Port Data when IO is configured as output)"
              },
              "PP2_STS": {
                "bit": 18,
                "description": "Port 1 Pin 2 Data Value (read back of Port Data when IO is configured as output)"
              },
              "PP1_STS": {
                "bit": 17,
                "description": "Port 1 Pin 1 Data Value (read back of Port Data when IO is configured as output)"
              },
              "PP0_STS": {
                "bit": 16,
                "description": "Port 1 Pin 0 Data Value (read back of Port Data when IO is configured as output)"
              },
              "PP4": {
                "bit": 4,
                "description": "Port 1 Pin 4 Data Value"
              },
              "PP2": {
                "bit": 2,
                "description": "Port 1 Pin 2 Data Value"
              },
              "PP1": {
                "bit": 1,
                "description": "Port 1 Pin 1 Data Value"
              },
              "PP0": {
                "bit": 0,
                "description": "Port 1 Pin 0 Data Value"
              }
            },
            "P1_DIR": {
              "PP4_INEN": {
                "bit": 20,
                "description": "Port 1 Pin 4 Input Schmitt Trigger enable (only valid if IO is configured as output)"
              },
              "PP2_INEN": {
                "bit": 18,
                "description": "Port 1 Pin 2 Input Schmitt Trigger enable (only valid if IO is configured as output)"
              },
              "PP1_INEN": {
                "bit": 17,
                "description": "Port 1 Pin 1 Input Schmitt Trigger enable (only valid if IO is configured as output)"
              },
              "PP0_INEN": {
                "bit": 16,
                "description": "Port 1 Pin 0 Input Schmitt Trigger enable (only valid if IO is configured as output)"
              },
              "PP4": {
                "bit": 4,
                "description": "Port 1 Pin 4 Direction Control"
              },
              "PP2": {
                "bit": 2,
                "description": "Port 1 Pin 2 Direction Control"
              },
              "PP1": {
                "bit": 1,
                "description": "Port 1 Pin 1 Direction Control"
              },
              "PP0": {
                "bit": 0,
                "description": "Port 1 Pin 0 Direction Control"
              }
            },
            "P1_OD": {
              "PP4": {
                "bit": 4,
                "description": "Port 1 Pin 4 Open Drain Mode"
              },
              "PP2": {
                "bit": 2,
                "description": "Port 1 Pin 2 Open Drain Mode"
              },
              "PP1": {
                "bit": 1,
                "description": "Port 1 Pin 1 Open Drain Mode"
              },
              "PP0": {
                "bit": 0,
                "description": "Port 1 Pin 0 Open Drain Mode"
              }
            },
            "P1_PUDEN": {
              "PP4": {
                "bit": 4,
                "description": "Pull-Up/Pull-Down Enable at Port 1 Bit 4"
              },
              "PP2": {
                "bit": 2,
                "description": "Pull-Up/Pull-Down Enable at Port 1 Bit 2"
              },
              "PP1": {
                "bit": 1,
                "description": "Pull-Up/Pull-Down Enable at Port 1 Bit 1"
              },
              "PP0": {
                "bit": 0,
                "description": "Pull-Up/Pull-Down Enable at Port 1 Bit 0"
              }
            },
            "P1_PUDSEL": {
              "PP4": {
                "bit": 4,
                "description": "Pull-Up/Pull-Down Select Port 1 Bit 4"
              },
              "PP2": {
                "bit": 2,
                "description": "Pull-Up/Pull-Down Select Port 1 Bit 2"
              },
              "PP1": {
                "bit": 1,
                "description": "Pull-Up/Pull-Down Select Port 1 Bit 1"
              },
              "PP0": {
                "bit": 0,
                "description": "Pull-Up/Pull-Down Select Port 1 Bit 0"
              }
            },
            "P2_DATA": {
              "PP7": {
                "bit": 7,
                "description": "Port 2 Pin 7 Data Value"
              },
              "PP3": {
                "bit": 3,
                "description": "Port 2 Pin 3 Data Value"
              },
              "PP2": {
                "bit": 2,
                "description": "Port 2 Pin 2 Data Value"
              },
              "PP1": {
                "bit": 1,
                "description": "Port 2 Pin 1 Data Value"
              },
              "PP0": {
                "bit": 0,
                "description": "Port 2 Pin 0 Data Value"
              }
            },
            "P2_DIR": {
              "PP7": {
                "bit": 7,
                "description": "Port 2 Pin 7 Driver Control"
              },
              "PP3": {
                "bit": 3,
                "description": "Port 2 Pin 3 Driver Control"
              },
              "PP2": {
                "bit": 2,
                "description": "Port 2 Pin 2 Driver Control"
              },
              "PP1": {
                "bit": 1,
                "description": "Port 2 Pin 1 Driver Control"
              },
              "PP0": {
                "bit": 0,
                "description": "Port 2 Pin 0 Driver Control"
              }
            },
            "P2_PUDEN": {
              "PP7": {
                "bit": 7,
                "description": "Pull-Up/Pull-Down Enable at Port 2 Bit 7"
              },
              "PP3": {
                "bit": 3,
                "description": "Pull-Up/Pull-Down Enable at Port 2 Bit 3"
              },
              "PP2": {
                "bit": 2,
                "description": "Pull-Up/Pull-Down Enable at Port 2 Bit 2"
              },
              "PP1": {
                "bit": 1,
                "description": "Pull-Up/Pull-Down Enable at Port 2 Bit 1"
              },
              "PP0": {
                "bit": 0,
                "description": "Pull-Up/Pull-Down Enable at Port 2 Bit 0"
              }
            },
            "P2_PUDSEL": {
              "PP7": {
                "bit": 7,
                "description": "Pull-Up/Pull-Down Select Port 2 Bit 7"
              },
              "PP3": {
                "bit": 3,
                "description": "Pull-Up/Pull-Down Select Port 2 Bit 3"
              },
              "PP2": {
                "bit": 2,
                "description": "Pull-Up/Pull-Down Select Port 2 Bit 2"
              },
              "PP1": {
                "bit": 1,
                "description": "Pull-Up/Pull-Down Select Port 2 Bit 1"
              },
              "PP0": {
                "bit": 0,
                "description": "Pull-Up/Pull-Down Select Port 2 Bit 0"
              }
            }
          }
        },
        "SCU": {
          "instances": [
            {
              "name": "SCU",
              "base": "0x50005000",
              "irq": 12
            }
          ],
          "registers": {
            "ADC1_CLK": {
              "offset": "0x6C",
              "size": 32,
              "description": "ADC1 Peripheral Clock Register"
            },
            "APCLK": {
              "offset": "0x58",
              "size": 32,
              "description": "Analog Peripheral Clock Register"
            },
            "APCLK_CTRL": {
              "offset": "0x54",
              "size": 32,
              "description": "Analog Peripheral Clock Control Register"
            },
            "APCLK_SCLR": {
              "offset": "0x64",
              "size": 32,
              "description": "Analog Peripheral Clock Status Clear Register"
            },
            "APCLK_STS": {
              "offset": "0x5C",
              "size": 32,
              "description": "Analog Peripheral Clock Status Register"
            },
            "BCON1": {
              "offset": "0x88",
              "size": 32,
              "description": "Baud Rate Control Register 1"
            },
            "BCON2": {
              "offset": "0x98",
              "size": 32,
              "description": "Baud Rate Control Register 2"
            },
            "BG1": {
              "offset": "0x90",
              "size": 32,
              "description": "Baud Rate Timer/Reload Register"
            },
            "BG2": {
              "offset": "0xA0",
              "size": 32,
              "description": "Baud Rate Timer/Reload Register"
            },
            "BGL1": {
              "offset": "0x8C",
              "size": 32,
              "description": "Baud Rate Timer/Reload Register, Low Byte 1"
            },
            "BGL2": {
              "offset": "0x9C",
              "size": 32,
              "description": "Baud Rate Timer/Reload Register, Low Byte 2"
            },
            "BRDRV_CLK": {
              "offset": "0x150",
              "size": 32,
              "description": "ADC1 Peripheral Clock Register"
            },
            "CMCON1": {
              "offset": "0x48",
              "size": 32,
              "description": "Clock Control Register 1"
            },
            "CMCON2": {
              "offset": "0x4C",
              "size": 32,
              "description": "Clock Control Register 2"
            },
            "COCON": {
              "offset": "0xB4",
              "size": 32,
              "description": "Clock Output Control Register"
            },
            "EDCCON": {
              "offset": "0xD4",
              "size": 32,
              "description": "Error Detection and Correction Control Register"
            },
            "EDCSCLR": {
              "offset": "0x10C",
              "size": 32,
              "description": "Error Detection and Correction Status Clear Register"
            },
            "EDCSTAT": {
              "offset": "0xD8",
              "size": 32,
              "description": "Error Detection and Correction Status Register"
            },
            "EXICON0": {
              "offset": "0x28",
              "size": 32,
              "description": "External Interrupt Control Register 0"
            },
            "EXICON1": {
              "offset": "0x2C",
              "size": 32,
              "description": "External Interrupt Control Register 1"
            },
            "GPT12ICLR": {
              "offset": "0x180",
              "size": 32,
              "description": "Timer and Counter Control/Status Clear Register"
            },
            "GPT12IEN": {
              "offset": "0x15C",
              "size": 32,
              "description": "General Purpose Timer 12 Interrupt Enable Register"
            },
            "GPT12IRC": {
              "offset": "0x160",
              "size": 32,
              "description": "Timer and Counter Control/Status Register"
            },
            "GPT12PISEL": {
              "offset": "0xD0",
              "size": 32,
              "description": "GPT12 Peripheral Input Select Register"
            },
            "ID": {
              "offset": "0xA8",
              "size": 32,
              "description": "Identity Register"
            },
            "IEN0": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt Enable Register 0"
            },
            "IRCON0": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Request Register 0"
            },
            "IRCON0CLR": {
              "offset": "0x178",
              "size": 32,
              "description": "Interrupt Request 0 Clear Register"
            },
            "IRCON1": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt Request Register 1"
            },
            "IRCON1CLR": {
              "offset": "0x17C",
              "size": 32,
              "description": "Interrupt Request 1 Clear Register"
            },
            "IRCON2": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Request Register 2"
            },
            "IRCON2CLR": {
              "offset": "0x190",
              "size": 32,
              "description": "Interrupt Request 2 Clear Register"
            },
            "IRCON3": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Request Register 3"
            },
            "IRCON3CLR": {
              "offset": "0x194",
              "size": 32,
              "description": "Interrupt Request 3 Clear Register"
            },
            "IRCON4": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt Request Register 4"
            },
            "IRCON4CLR": {
              "offset": "0x198",
              "size": 32,
              "description": "Interrupt Request 4 Clear Register"
            },
            "IRCON5": {
              "offset": "0xF0",
              "size": 32,
              "description": "Interrupt Request Register 5"
            },
            "IRCON5CLR": {
              "offset": "0x19C",
              "size": 32,
              "description": "Interrupt Request 5 Clear Register"
            },
            "LINSCLR": {
              "offset": "0xA4",
              "size": 32,
              "description": "LIN Status Clear Register"
            },
            "LINST": {
              "offset": "0x94",
              "size": 32,
              "description": "LIN Status Register"
            },
            "MEM_ACC_STS": {
              "offset": "0xE4",
              "size": 32,
              "description": "Memory Access Status Register"
            },
            "MEMSTAT": {
              "offset": "0xDC",
              "size": 32,
              "description": "Memory Status Register"
            },
            "MODIEN1": {
              "offset": "0x30",
              "size": 32,
              "description": "Peripheral Interrupt Enable Register 1"
            },
            "MODIEN2": {
              "offset": "0x34",
              "size": 32,
              "description": "Peripheral Interrupt Enable Register 2"
            },
            "MODIEN3": {
              "offset": "0x38",
              "size": 32,
              "description": "Peripheral Interrupt Enable Register 3"
            },
            "MODIEN4": {
              "offset": "0x3C",
              "size": 32,
              "description": "Peripheral Interrupt Enable Register 4"
            },
            "MODPISEL": {
              "offset": "0xB8",
              "size": 32,
              "description": "Peripheral Input Select Register"
            },
            "MODPISEL1": {
              "offset": "0xBC",
              "size": 32,
              "description": "Peripheral Input Select Register 1"
            },
            "MODPISEL2": {
              "offset": "0xC0",
              "size": 32,
              "description": "Peripheral Input Select Register 2"
            },
            "MODPISEL3": {
              "offset": "0xC4",
              "size": 32,
              "description": "Peripheral Input Select Register 3"
            },
            "MODPISEL4": {
              "offset": "0xFC",
              "size": 32,
              "description": "Peripheral Input Select Register 4"
            },
            "MODSUSP": {
              "offset": "0xC8",
              "size": 32,
              "description": "Module Suspend Control Register"
            },
            "MONIEN": {
              "offset": "0x18C",
              "size": 32,
              "description": "Monitoring Input Interrupt Enable Register"
            },
            "NMICON": {
              "offset": "0x24",
              "size": 32,
              "description": "NMI Control Register"
            },
            "NMISR": {
              "offset": "0x18",
              "size": 32,
              "description": "NMI Status Register"
            },
            "NMISRCLR": {
              "offset": "0x00",
              "size": 32,
              "description": "NMI Status Clear Register"
            },
            "NVM_PROT_STS": {
              "offset": "0xE0",
              "size": 32,
              "description": "NVM Protection Status Register"
            },
            "OSC_CON": {
              "offset": "0xB0",
              "size": 32,
              "description": "OSC Control Register"
            },
            "P0_POCON0": {
              "offset": "0xE8",
              "size": 32,
              "description": "Port Output Control Register"
            },
            "P1_POCON0": {
              "offset": "0xF8",
              "size": 32,
              "description": "Port Output Control Register"
            },
            "PASSWD": {
              "offset": "0xAC",
              "size": 32,
              "description": "Password Register"
            },
            "PLL_CON": {
              "offset": "0x44",
              "size": 32,
              "description": "PLL Control Register"
            },
            "PMCON": {
              "offset": "0x60",
              "size": 32,
              "description": "Peripheral Management Control Register"
            },
            "PMCON0": {
              "offset": "0x40",
              "size": 32,
              "description": "Power Mode Control Register 0"
            },
            "RSTCON": {
              "offset": "0x68",
              "size": 32,
              "description": "Reset Control Register"
            },
            "STACK_OVF_ADDR": {
              "offset": "0x148",
              "size": 32,
              "description": "Stack Overflow Control Register"
            },
            "STACK_OVF_CTRL": {
              "offset": "0x144",
              "size": 32,
              "description": "Stack Overflow Control Register"
            },
            "STACK_OVF_STS": {
              "offset": "0x14C",
              "size": 32,
              "description": "Stack Overflow Status Register"
            },
            "STACK_OVFCLR": {
              "offset": "0x12C",
              "size": 32,
              "description": "Stack Overflow Status Clear Register"
            },
            "SYS_STRTUP_STS": {
              "offset": "0x74",
              "size": 32,
              "description": "System Startup Status Register"
            },
            "SYSCON0": {
              "offset": "0x70",
              "size": 32,
              "description": "System Control Register 0"
            },
            "TCCR": {
              "offset": "0xF4",
              "size": 32,
              "description": "Temperature Compensation Control Register"
            },
            "VTOR": {
              "offset": "0x20",
              "size": 32,
              "description": "Vector Table Reallocation Register"
            },
            "WAKECON": {
              "offset": "0xEC",
              "size": 32,
              "description": "Wakeup Interrupt Control Register"
            },
            "WDT": {
              "offset": "0x80",
              "size": 32,
              "description": "Watchdog Timer"
            },
            "WDTCON": {
              "offset": "0x50",
              "size": 32,
              "description": "Watchdog Timer Control Register"
            },
            "WDTREL": {
              "offset": "0x78",
              "size": 32,
              "description": "Watchdog Timer Reload Register"
            },
            "WDTWINB": {
              "offset": "0x7C",
              "size": 32,
              "description": "Watchdog Window-Boundary Count"
            },
            "XTAL_CTRL": {
              "offset": "0x100",
              "size": 32,
              "description": "Peripheral Input Select Register"
            }
          },
          "bits": {
            "ADC1_CLK": {
              "DPP1_CLK_DIV": {
                "bit": 8,
                "description": "ADC1 Post processing clock divider",
                "width": 2
              },
              "ADC1_CLK_DIV": {
                "bit": 0,
                "description": "ADC1 Clock divider",
                "width": 4
              }
            },
            "APCLK": {
              "CPCLK_DIV": {
                "bit": 29,
                "description": "Charge Pump Clock Divider"
              },
              "CPCLK_SEL": {
                "bit": 28,
                "description": "Charge Pump Clock Selection"
              },
              "BGCLK_DIV": {
                "bit": 25,
                "description": "Bandgap Clock Divider"
              },
              "BGCLK_SEL": {
                "bit": 24,
                "description": "Bandgap Clock Selection"
              },
              "APCLK2FAC": {
                "bit": 8,
                "description": "Slow Down Clock Divider for TFILT_CLK Generation",
                "width": 5
              },
              "APCLK1FAC": {
                "bit": 0,
                "description": "Analog Module Clock Factor",
                "width": 2
              }
            },
            "APCLK_CTRL": {
              "CLKWDT_IE": {
                "bit": 8,
                "description": "Clock Watchdog Interrupt Enable"
              },
              "APCLK_SET": {
                "bit": 0,
                "description": "Set and Overtake Flag for Clock Settings"
              }
            },
            "APCLK_SCLR": {
              "APCLK3SCLR": {
                "bit": 16,
                "description": "Analog Peripherals Clock 3 Status Clear"
              },
              "APCLK2SCLR": {
                "bit": 8,
                "description": "Analog Peripherals Clock Status Clear"
              },
              "APCLK1SCLR": {
                "bit": 0,
                "description": "Analog Peripherals Clock Status Clear"
              }
            },
            "APCLK_STS": {
              "PLL_LOCK": {
                "bit": 24,
                "description": "PLL LOCK Status"
              },
              "BRDRV_CLK_ERR_STS": {
                "bit": 20,
                "description": "BRDRV CLK Error Status"
              },
              "APCLK3STS": {
                "bit": 16,
                "description": "Loss of Clock Status"
              },
              "APCLK2STS": {
                "bit": 8,
                "description": "Analog Peripherals Clock Status",
                "width": 2
              },
              "APCLK_ERR_STS": {
                "bit": 4,
                "description": "APCLK Error Status"
              },
              "APCLK1STS": {
                "bit": 0,
                "description": "Analog Peripherals Clock Status",
                "width": 2
              }
            },
            "BCON1": {
              "BR1_PRE": {
                "bit": 1,
                "description": "Prescaler Bit",
                "width": 3
              },
              "BR1_R": {
                "bit": 0,
                "description": "Baud Rate Generator Run Control Bit"
              }
            },
            "BCON2": {
              "BR2_PRE": {
                "bit": 1,
                "description": "Prescaler Bit",
                "width": 3
              },
              "BR2_R": {
                "bit": 0,
                "description": "Baud Rate Generator Run Control Bit"
              }
            },
            "BG1": {
              "BG1_TIM_VALUE": {
                "bit": 16,
                "description": "Baud Rate Timer Value",
                "width": 11
              },
              "BG1_BR_VALUE": {
                "bit": 0,
                "description": "Baud Rate Reload Value",
                "width": 11
              }
            },
            "BG2": {
              "BG2_TIM_VALUE": {
                "bit": 16,
                "description": "Baud Rate Timer Value",
                "width": 11
              },
              "BG2_BR_VALUE": {
                "bit": 0,
                "description": "Baud Rate Reload Value",
                "width": 11
              }
            },
            "BGL1": {
              "BG1_FD_SEL": {
                "bit": 0,
                "description": "Fractional Divider Selection",
                "width": 5
              }
            },
            "BGL2": {
              "BG2_FD_SEL": {
                "bit": 0,
                "description": "Fractional Divider Selection",
                "width": 5
              }
            },
            "BRDRV_CLK": {
              "BRDRV_TFILT_DIV": {
                "bit": 8,
                "description": "Slow Down Clock Divider for TFILT_CLK Generation",
                "width": 5
              },
              "BRDRV_CLK_DIV": {
                "bit": 0,
                "description": "Analog Module Clock Factorf",
                "width": 2
              }
            },
            "CMCON1": {
              "PDIV": {
                "bit": 8,
                "description": "PLL PDIV-Divider:",
                "width": 6
              },
              "K1DIV": {
                "bit": 7,
                "description": "PLL K1-Divider"
              },
              "K2DIV": {
                "bit": 4,
                "description": "PLL K2-Divider",
                "width": 3
              },
              "CLKREL": {
                "bit": 0,
                "description": "Slow Down Clock Divider for fCCLK Generation",
                "width": 4
              }
            },
            "CMCON2": {
              "PBA0CLKREL": {
                "bit": 0,
                "description": "PBA0 Clock Divider"
              }
            },
            "COCON": {
              "EN": {
                "bit": 7,
                "description": "CLKOUT Enable"
              },
              "COUTS1": {
                "bit": 6,
                "description": "Clock Out Source Select Bit 1"
              },
              "TLEN": {
                "bit": 5,
                "description": "Toggle Latch Enable"
              },
              "COUTS0": {
                "bit": 4,
                "description": "Clock Out Source Select Bit 0"
              },
              "COREL": {
                "bit": 0,
                "description": "Clock Output Divider",
                "width": 4
              }
            },
            "EDCCON": {
              "NVMIE": {
                "bit": 2,
                "description": "NVM Double Bit ECC Error Interrupt Enable"
              },
              "RIE": {
                "bit": 0,
                "description": "RAM Double Bit ECC Error Interrupt Enable"
              }
            },
            "EDCSCLR": {
              "RSBEC": {
                "bit": 4,
                "description": "RAM Single Bit Error Clear"
              },
              "NVMDBEC": {
                "bit": 2,
                "description": "NVM Double Bit Error Clear"
              },
              "RDBEC": {
                "bit": 0,
                "description": "RAM Double Bit Error Clear"
              }
            },
            "EDCSTAT": {
              "RSBE": {
                "bit": 4,
                "description": "RAM Single Bit Error"
              },
              "NVMDBE": {
                "bit": 2,
                "description": "NVM Double Bit Error"
              },
              "RDBE": {
                "bit": 0,
                "description": "RAM Double Bit Error"
              }
            },
            "EXICON0": {
              "EXINT2": {
                "bit": 4,
                "description": "External Interrupt 2 Trigger Select",
                "width": 2
              },
              "EXINT1": {
                "bit": 2,
                "description": "External Interrupt 1 Trigger Select",
                "width": 2
              },
              "EXINT0": {
                "bit": 0,
                "description": "External Interrupt 0 Trigger Select",
                "width": 2
              }
            },
            "EXICON1": {
              "MON4": {
                "bit": 6,
                "description": "MON4 Input Trigger Select",
                "width": 2
              },
              "MON3": {
                "bit": 4,
                "description": "MON3 Input Trigger Select",
                "width": 2
              },
              "MON2": {
                "bit": 2,
                "description": "MON2 Input Trigger Select",
                "width": 2
              },
              "MON1": {
                "bit": 0,
                "description": "MON1 Input Trigger Select",
                "width": 2
              }
            },
            "GPT12ICLR": {
              "GPT12CRC": {
                "bit": 5,
                "description": "GPT Module 1 Capture Reload Interrupt Status"
              },
              "GPT2T6C": {
                "bit": 4,
                "description": "GPT Module 2Timer6 Interrupt Status"
              },
              "GPT2T5C": {
                "bit": 3,
                "description": "GPT Module 2 Timer5 Interrupt Status"
              },
              "GPT1T4C": {
                "bit": 2,
                "description": "GPT Module 1 Timer4 Interrupt Status"
              },
              "GPT1T3C": {
                "bit": 1,
                "description": "GPT Module 1 Timer3 Interrupt Status"
              },
              "GPT1T2C": {
                "bit": 0,
                "description": "GPT Module 1 Timer 2 Interrupt Status"
              }
            },
            "GPT12IEN": {
              "CRIE": {
                "bit": 5,
                "description": "General Purpose Timer 12 Capture and Reload Interrupt Enable"
              },
              "T6IE": {
                "bit": 4,
                "description": "General Purpose Timer 12 T6 Interrupt Enable"
              },
              "T5IE": {
                "bit": 3,
                "description": "General Purpose Timer 12 T5 Interrupt Enable"
              },
              "T4IE": {
                "bit": 2,
                "description": "General Purpose Timer 12 T4 Interrupt Enable"
              },
              "T3IE": {
                "bit": 1,
                "description": "General Purpose Timer 12 T3 Interrupt Enable"
              },
              "T2IE": {
                "bit": 0,
                "description": "General Purpose Timer 12 T2 Interrupt Enable"
              }
            },
            "GPT12IRC": {
              "GPT12CR": {
                "bit": 5,
                "description": "GPT Module 1 Capture Reload Interrupt Status"
              },
              "GPT2T6": {
                "bit": 4,
                "description": "GPT Module 2Timer6 Interrupt Status"
              },
              "GPT2T5": {
                "bit": 3,
                "description": "GPT Module 2 Timer5 Interrupt Status"
              },
              "GPT1T4": {
                "bit": 2,
                "description": "GPT Module 1 Timer4 Interrupt Status"
              },
              "GPT1T3": {
                "bit": 1,
                "description": "GPT Module 1 Timer3 Interrupt Status"
              },
              "GPT1T2": {
                "bit": 0,
                "description": "GPT Module 1 Timer 2 Interrupt Status"
              }
            },
            "GPT12PISEL": {
              "GPT12_SEL": {
                "bit": 5,
                "description": "CCU6 Trigger Configuration."
              },
              "TRIG_CONF": {
                "bit": 4,
                "description": "CCU6 Trigger Configuration."
              },
              "GPT12": {
                "bit": 0,
                "description": "GPT12 TIN3B / TIN4D Input Select",
                "width": 4
              }
            },
            "ID": {
              "PRODID": {
                "bit": 3,
                "description": "Product ID",
                "width": 5
              },
              "VERID": {
                "bit": 0,
                "description": "Version ID",
                "width": 3
              }
            },
            "IEN0": {
              "EA": {
                "bit": 31,
                "description": "Global Interrupt Mask"
              }
            },
            "IRCON0": {
              "EXINT2F": {
                "bit": 5,
                "description": "Interrupt Flag for External Interrupt 2x on falling edge"
              },
              "EXINT2R": {
                "bit": 4,
                "description": "Interrupt Flag for External Interrupt 2x on rising edge"
              },
              "EXINT1F": {
                "bit": 3,
                "description": "Interrupt Flag for External Interrupt 1x on falling edge"
              },
              "EXINT1R": {
                "bit": 2,
                "description": "Interrupt Flag for External Interrupt 1x on rising edge"
              },
              "EXINT0F": {
                "bit": 1,
                "description": "Interrupt Flag for External Interrupt 0x on falling edge"
              },
              "EXINT0R": {
                "bit": 0,
                "description": "Interrupt Flag for External Interrupt 0x on rising edge"
              }
            },
            "IRCON0CLR": {
              "EXINT2FC": {
                "bit": 5,
                "description": "Interrupt Flag for External Interrupt 2x on falling edge"
              },
              "EXINT2RC": {
                "bit": 4,
                "description": "Interrupt Flag for External Interrupt 2x on rising edge"
              },
              "EXINT1FC": {
                "bit": 3,
                "description": "Interrupt Flag for External Interrupt 1x on falling edge"
              },
              "EXINT1RC": {
                "bit": 2,
                "description": "Interrupt Flag for External Interrupt 1x on rising edge"
              },
              "EXINT0FC": {
                "bit": 1,
                "description": "Interrupt Flag for External Interrupt 0x on falling edge"
              },
              "EXINT0RC": {
                "bit": 0,
                "description": "Interrupt Flag for External Interrupt 0x on rising edge"
              }
            },
            "IRCON1": {
              "MON4F": {
                "bit": 7,
                "description": "Interrupt Flag for MON4x on falling edge"
              },
              "MON4R": {
                "bit": 6,
                "description": "Interrupt Flag for MON4x on rising edge"
              },
              "MON3F": {
                "bit": 5,
                "description": "Interrupt Flag for MON3x on falling edge"
              },
              "MON3R": {
                "bit": 4,
                "description": "Interrupt Flag for MON3x on rising edge"
              },
              "MON2F": {
                "bit": 3,
                "description": "Interrupt Flag for MON2x on falling edge"
              },
              "MON2R": {
                "bit": 2,
                "description": "Interrupt Flag for MON2x on rising edge"
              },
              "MON1F": {
                "bit": 1,
                "description": "Interrupt Flag for MON1x on falling edge"
              },
              "MON1R": {
                "bit": 0,
                "description": "Interrupt Flag for MON1x on rising edge"
              }
            },
            "IRCON1CLR": {
              "MON4FC": {
                "bit": 7,
                "description": "Interrupt Flag for MON4x on falling edge"
              },
              "MON4RC": {
                "bit": 6,
                "description": "Interrupt Flag for MON4x on rising edge"
              },
              "MON3FC": {
                "bit": 5,
                "description": "Interrupt Flag for MON3x on falling edge"
              },
              "MON3RC": {
                "bit": 4,
                "description": "Interrupt Flag for MON3x on rising edge"
              },
              "MON2FC": {
                "bit": 3,
                "description": "Interrupt Flag for MON2x on falling edge"
              },
              "MON2RC": {
                "bit": 2,
                "description": "Interrupt Flag for MON2x on rising edge"
              },
              "MON1FC": {
                "bit": 1,
                "description": "Interrupt Flag for MON1x on falling edge"
              },
              "MON1RC": {
                "bit": 0,
                "description": "Interrupt Flag for MON1x on rising edge"
              }
            },
            "IRCON2": {
              "RIR1": {
                "bit": 2,
                "description": "Receive Interrupt Flag for SSC1"
              },
              "TIR1": {
                "bit": 1,
                "description": "Transmit Interrupt Flag for SSC1"
              },
              "EIR1": {
                "bit": 0,
                "description": "Error Interrupt Flag for SSC1"
              }
            },
            "IRCON2CLR": {
              "RIR1C": {
                "bit": 2,
                "description": "Receive Interrupt Flag for SSC1"
              },
              "TIR1C": {
                "bit": 1,
                "description": "Transmit Interrupt Flag for SSC1"
              },
              "EIR1C": {
                "bit": 0,
                "description": "Error Interrupt Flag for SSC1"
              }
            },
            "IRCON3": {
              "RIR2": {
                "bit": 2,
                "description": "Receive Interrupt Flag for SSC2"
              },
              "TIR2": {
                "bit": 1,
                "description": "Transmit Interrupt Flag for SSC2"
              },
              "EIR2": {
                "bit": 0,
                "description": "Error Interrupt Flag for SSC2"
              }
            },
            "IRCON3CLR": {
              "RIR2C": {
                "bit": 2,
                "description": "Receive Interrupt Flag for SSC2"
              },
              "TIR2C": {
                "bit": 1,
                "description": "Transmit Interrupt Flag for SSC2"
              },
              "EIR2C": {
                "bit": 0,
                "description": "Error Interrupt Flag for SSC2"
              }
            },
            "IRCON4": {
              "CCU6SR3": {
                "bit": 20,
                "description": "Interrupt Flag 1 for CCU6"
              },
              "CCU6SR2": {
                "bit": 16,
                "description": "Interrupt Flag 1 for CCU6"
              },
              "CCU6SR1": {
                "bit": 4,
                "description": "Interrupt Flag 1 for CCU6"
              },
              "CCU6SR0": {
                "bit": 0,
                "description": "Interrupt Flag 1 for CCU6"
              }
            },
            "IRCON4CLR": {
              "CCU6SR3C": {
                "bit": 20,
                "description": "Interrupt Flag 1 for CCU6"
              },
              "CCU6SR2C": {
                "bit": 16,
                "description": "Interrupt Flag 1 for CCU6"
              },
              "CCU6SR1C": {
                "bit": 4,
                "description": "Interrupt Flag 1 for CCU6"
              },
              "CCU6SR0C": {
                "bit": 0,
                "description": "Interrupt Flag 1 for CCU6"
              }
            },
            "IRCON5": {
              "WAKEUP": {
                "bit": 0,
                "description": "Interrupt Flag for Wakeup"
              }
            },
            "IRCON5CLR": {
              "WAKEUPC": {
                "bit": 0,
                "description": "Clear Flag for Wakeup Interrupt"
              }
            },
            "LINSCLR": {
              "ERRSYNC": {
                "bit": 5,
                "description": "SYN Byte Error Interrupt Flag"
              },
              "EOFSYNC": {
                "bit": 4,
                "description": "End of SYN Byte Interrupt Flag Clear"
              },
              "BRKC": {
                "bit": 3,
                "description": "Break Field Flag Clear"
              }
            },
            "LINST": {
              "SYNEN": {
                "bit": 6,
                "description": "End of SYN Byte and SYN Byte Error Interrupts Enable"
              },
              "ERRSYN": {
                "bit": 5,
                "description": "SYN Byte Error Interrupt Flag"
              },
              "EOFSYN": {
                "bit": 4,
                "description": "End of SYN Byte Interrupt Flag"
              },
              "BRK": {
                "bit": 3,
                "description": "Break Field Flag"
              },
              "BGSEL": {
                "bit": 1,
                "description": "Baud Rate Select for Detection",
                "width": 2
              },
              "BRDIS": {
                "bit": 0,
                "description": "Baud Rate Detection Disable"
              }
            },
            "MEM_ACC_STS": {
              "ROM_PROT_ERR": {
                "bit": 4,
                "description": "ROM Access Protection"
              },
              "NVM_SFR_ADDR_ERR": {
                "bit": 3,
                "description": "NVM SFR Address Protection"
              },
              "NVM_SFR_PROT_ERR": {
                "bit": 2,
                "description": "NVM SFR Access Protection"
              },
              "NVM_ADDR_ERR": {
                "bit": 1,
                "description": "NVM Address Protection"
              },
              "NVM_PROT_ERR": {
                "bit": 0,
                "description": "NVM Access Protection"
              }
            },
            "MEMSTAT": {
              "RAM_TEST_MODE": {
                "bit": 22,
                "description": "RAM Data Mode"
              },
              "RAM_VAL_KEYS": {
                "bit": 20,
                "description": "RAM valid keys",
                "width": 2
              },
              "NVM_DATA_MODE": {
                "bit": 18,
                "description": "NVM Data Mode"
              },
              "NVM_VAL_KEYS": {
                "bit": 16,
                "description": "NVM valid keys",
                "width": 2
              },
              "SASTATUS": {
                "bit": 6,
                "description": "Service Algorithm Status",
                "width": 2
              },
              "SECTORINFO": {
                "bit": 0,
                "description": "Sector Information",
                "width": 6
              }
            },
            "MODIEN1": {
              "RIREN2": {
                "bit": 10,
                "description": "SSC 2 Receive Interrupt Enable"
              },
              "TIREN2": {
                "bit": 9,
                "description": "SSC 2 Transmit Interrupt Enable"
              },
              "EIREN2": {
                "bit": 8,
                "description": "SSC 2 Error Interrupt Enable"
              },
              "RIREN1": {
                "bit": 2,
                "description": "SSC 1 Receive Interrupt Enable"
              },
              "TIREN1": {
                "bit": 1,
                "description": "SSC 1 Transmit Interrupt Enable"
              },
              "EIREN1": {
                "bit": 0,
                "description": "SSC 1 Error Interrupt Enable"
              }
            },
            "MODIEN2": {
              "TIEN2": {
                "bit": 7,
                "description": "UART 2 Transmit Interrupt Enable"
              },
              "RIEN2": {
                "bit": 6,
                "description": "UART 2 Receive Interrupt Enable"
              },
              "EXINT2_EN": {
                "bit": 5,
                "description": "External Interrupt 2 Enable"
              },
              "TIEN1": {
                "bit": 1,
                "description": "UART 1 Transmit Interrupt Enable"
              },
              "RIEN1": {
                "bit": 0,
                "description": "UART 1 Receive Interrupt Enable"
              }
            },
            "MODIEN3": {
              "IE0": {
                "bit": 0,
                "description": "External Interrupt Enable"
              }
            },
            "MODIEN4": {
              "IE1": {
                "bit": 0,
                "description": "External Interrupt Enable"
              }
            },
            "MODPISEL": {
              "SSC12_S_MRST_OUTSEL": {
                "bit": 18,
                "description": "Output selection for SSC12_S_MRST"
              },
              "SSC12_M_MTSR_OUTSEL": {
                "bit": 17,
                "description": "Output selection for SSC12_M_MTSR"
              },
              "SSC12_M_SCK_OUTSEL": {
                "bit": 16,
                "description": "Output selection for SSC12_M_SCK"
              },
              "U_TX_CONDIS": {
                "bit": 7,
                "description": "UART1 TxD Connection Disable"
              },
              "URIOS1": {
                "bit": 6,
                "description": "UART1 Input/Output Select"
              },
              "EXINT2IS": {
                "bit": 4,
                "description": "External Interrupt 2 Input Select",
                "width": 2
              },
              "EXINT1IS": {
                "bit": 2,
                "description": "External Interrupt 1 Input Select",
                "width": 2
              },
              "EXINT0IS": {
                "bit": 0,
                "description": "External Interrupt 0 Input Select",
                "width": 2
              }
            },
            "MODPISEL1": {
              "T21EXCON": {
                "bit": 7,
                "description": "Timer 21 External Input Control"
              },
              "T2EXCON": {
                "bit": 6,
                "description": "Timer 2 External Input Control"
              }
            },
            "MODPISEL2": {
              "T21EXISCNF": {
                "bit": 10,
                "description": "Timer 21 External Input Select Configuration",
                "width": 2
              },
              "T2EXISCNF": {
                "bit": 8,
                "description": "Timer 2 External Input Select Configuration",
                "width": 2
              },
              "T21EXIS": {
                "bit": 6,
                "description": "Timer 21 External Input Select",
                "width": 2
              },
              "T2EXIS": {
                "bit": 4,
                "description": "Timer 2 External Input Select",
                "width": 2
              },
              "T21IS": {
                "bit": 2,
                "description": "Timer 21 Input Select",
                "width": 2
              },
              "T2IS": {
                "bit": 0,
                "description": "Timer 2 Input Select",
                "width": 2
              }
            },
            "MODPISEL3": {
              "URIOS2": {
                "bit": 6,
                "description": "UART2 Input/Output Select"
              }
            },
            "MODPISEL4": {
              "DU4TRIGGEN": {
                "bit": 24,
                "description": "Differential Unit Trigger Enable",
                "width": 3
              },
              "DU3TRIGGEN": {
                "bit": 16,
                "description": "Differential Unit Trigger Enable",
                "width": 3
              },
              "DU2TRIGGEN": {
                "bit": 8,
                "description": "Differential Unit Trigger Enable",
                "width": 3
              },
              "DU1TRIGGEN": {
                "bit": 0,
                "description": "Differential Unit Trigger Enable",
                "width": 3
              }
            },
            "MODSUSP": {
              "ADC1_SUSP": {
                "bit": 10,
                "description": "ADC1 Unit Debug Suspend Bit"
              },
              "MU_SUSP": {
                "bit": 9,
                "description": "Measurement Unit Debug Suspend Bit"
              },
              "WDT1SUSP": {
                "bit": 7,
                "description": "Watchdog Timer 1 Debug Suspend Bit"
              },
              "T21_SUSP": {
                "bit": 6,
                "description": "Timer21 Debug Suspend Bit"
              },
              "GPT12_SUSP": {
                "bit": 4,
                "description": "GPT12 Debug Suspend Bit"
              },
              "T2_SUSP": {
                "bit": 3,
                "description": "Timer2 Debug Suspend Bit"
              },
              "T13SUSP": {
                "bit": 2,
                "description": "Timer 13 Debug Suspend Bit"
              },
              "T12SUSP": {
                "bit": 1,
                "description": "Timer 12 Debug Suspend Bit"
              },
              "WDTSUSP": {
                "bit": 0,
                "description": "SCU Watchdog Timer Debug Suspend Bit"
              }
            },
            "MONIEN": {
              "MON4IE": {
                "bit": 3,
                "description": "MON 4 Interrupt Enable"
              },
              "MON3IE": {
                "bit": 2,
                "description": "MON 3 Interrupt Enable"
              },
              "MON2IE": {
                "bit": 1,
                "description": "MON 2 Interrupt Enable"
              },
              "MON1IE": {
                "bit": 0,
                "description": "MON 1 Interrupt Enable"
              }
            },
            "NMICON": {
              "NMISTOF": {
                "bit": 8,
                "description": "Stack Overflow NMI Enable"
              },
              "NMISUP": {
                "bit": 7,
                "description": "Supply Prewarning NMI Enable"
              },
              "NMIECC": {
                "bit": 6,
                "description": "ECC Error NMI Enable"
              },
              "NMIMAP": {
                "bit": 5,
                "description": "NVM Map Error NMI Enable"
              },
              "NMIOWD": {
                "bit": 4,
                "description": "Oscillator Watchdog NMI Enable"
              },
              "NMIOT": {
                "bit": 3,
                "description": "NMI OT Enable"
              },
              "NMIPLL": {
                "bit": 1,
                "description": "PLL Loss of Lock NMI Enable"
              },
              "NMIWDT": {
                "bit": 0,
                "description": "Watchdog Timer NMI Enable"
              }
            },
            "NMISR": {
              "FNMISTOF": {
                "bit": 8,
                "description": "Stack Overflow NMI Flag"
              },
              "FNMISUP": {
                "bit": 7,
                "description": "Supply Prewarning NMI Flag"
              },
              "FNMIECC": {
                "bit": 6,
                "description": "ECC Error NMI Flag"
              },
              "FNMIMAP": {
                "bit": 5,
                "description": "NVM Map Error NMI Flag"
              },
              "FNMIOWD": {
                "bit": 4,
                "description": "Oscillator Watchdog NMI Flag"
              },
              "FNMIOT": {
                "bit": 3,
                "description": "Overtemperature NMI Flag"
              },
              "FNMIPLL": {
                "bit": 1,
                "description": "PLL NMI Flag"
              },
              "FNMIWDT": {
                "bit": 0,
                "description": "Watchdog Timer NMI Flag"
              }
            },
            "NMISRCLR": {
              "FNMIMAPC": {
                "bit": 5,
                "description": "NVM Map Error NMI Flag"
              },
              "FNMIOWDC": {
                "bit": 4,
                "description": "Oscillator Watchdog NMI Flag"
              },
              "FNMIPLLC": {
                "bit": 1,
                "description": "PLL NMI Flag"
              },
              "FNMIWDTC": {
                "bit": 0,
                "description": "Watchdog Timer NMI Flag"
              }
            },
            "NVM_PROT_STS": {
              "DAT_LIN_SIZE": {
                "bit": 26,
                "description": "Data linear Region Size Definition",
                "width": 2
              },
              "CUS_BSL_SIZE": {
                "bit": 24,
                "description": "CBSL Region Size Definition",
                "width": 2
              },
              "DAT_NL_PW": {
                "bit": 22,
                "description": "Status of Non-Linear Region Password / Protection"
              },
              "DAT_LIN_PW": {
                "bit": 21,
                "description": "Status of Data linear Region Password / Protection"
              },
              "COD_LIN_PW": {
                "bit": 20,
                "description": "Status of Linear Region Password / Protection"
              },
              "CUS_BSL_PW": {
                "bit": 19,
                "description": "Status of CBSL Region Password / Protection"
              },
              "DIS_RDUS_S0": {
                "bit": 18,
                "description": "Configuration of NVM Read Protection for Sector 0 with EN_RD_S0 = 0"
              },
              "DIS_RDUS": {
                "bit": 17,
                "description": "Configuration of NVM Read Protection for Sector 1...n with EN_RD_* = 0"
              },
              "EN_RD_S0": {
                "bit": 16,
                "description": "NVM Read Protection for Sector 0"
              },
              "EN_PRG_DAT_NL": {
                "bit": 7,
                "description": "NVM Protection of Data in Non-Linear Data Sectors"
              },
              "EN_RD_DAT_NL": {
                "bit": 6,
                "description": "NVM Read Protection of Data in Non-Linear Data Sectors"
              },
              "EN_PRG_DAT_LIN": {
                "bit": 5,
                "description": "NVM Protection of Data in Linear Data Sectors"
              },
              "EN_RD_DAT_LIN": {
                "bit": 4,
                "description": "NVM Read Protection of Data in Linear Data Sectors"
              },
              "EN_PRG_COD_LIN": {
                "bit": 3,
                "description": "NVM Protection of Data in Linear Code Sectors"
              },
              "EN_RD_COD_LIN": {
                "bit": 2,
                "description": "NVM Read Protection of Data in Linear Code Sectors"
              },
              "EN_PRG_CUS_BSL": {
                "bit": 1,
                "description": "NVM Protection of Data in Customer BSL Region"
              },
              "EN_RD_CUS_BSL": {
                "bit": 0,
                "description": "NVM Read Protection of Data in Customer BSL Region"
              }
            },
            "OSC_CON": {
              "XPD": {
                "bit": 4,
                "description": "XTAL (OSC_HP) Power Down Control"
              },
              "OSC2L": {
                "bit": 3,
                "description": "OSC-Too-Low Condition Flag"
              },
              "OSCWDTRST": {
                "bit": 2,
                "description": "Oscillator Watchdog Reset"
              },
              "OSCSS": {
                "bit": 0,
                "description": "Oscillator Source Select",
                "width": 2
              }
            },
            "P0_POCON0": {
              "P0_PDM6": {
                "bit": 24,
                "description": "P0.6 Port Driver Mode",
                "width": 3
              },
              "P0_PDM5": {
                "bit": 20,
                "description": "P0.5 Port Driver Mode",
                "width": 3
              },
              "P0_PDM4": {
                "bit": 16,
                "description": "P0.4 Port Driver Mode",
                "width": 3
              },
              "P0_PDM3": {
                "bit": 12,
                "description": "P0.3 Port Driver Mode",
                "width": 3
              },
              "P0_PDM2": {
                "bit": 8,
                "description": "P0.2 Port Driver Mode",
                "width": 3
              },
              "P0_PDM1": {
                "bit": 4,
                "description": "P0.1 Port Driver Mode",
                "width": 3
              },
              "P0_PDM0": {
                "bit": 0,
                "description": "P0.0 Port Driver Mode",
                "width": 3
              }
            },
            "P1_POCON0": {
              "P1_PDM4": {
                "bit": 16,
                "description": "P1.4 Port Driver Mode",
                "width": 3
              },
              "P1_PDM2": {
                "bit": 8,
                "description": "P1.2 Port Driver Mode",
                "width": 3
              },
              "P1_PDM1": {
                "bit": 4,
                "description": "P1.1 Port Driver Mode",
                "width": 3
              },
              "P1_PDM0": {
                "bit": 0,
                "description": "P1.0 Port Driver Mode",
                "width": 3
              }
            },
            "PASSWD": {
              "PASS": {
                "bit": 3,
                "description": "Password Bits",
                "width": 5
              },
              "PROTECT_S": {
                "bit": 2,
                "description": "Bit-Protection Signal Status Bit"
              },
              "PW_MODE": {
                "bit": 0,
                "description": "Bit-Protection Scheme Control Bit",
                "width": 2
              }
            },
            "PLL_CON": {
              "UNPROT_VCOBYP": {
                "bit": 19,
                "description": "Unprotect write access of VCO_BYP"
              },
              "UNPROT_OSCDISC": {
                "bit": 18,
                "description": "Unprotect write access of OSC_DISC"
              },
              "NDIV": {
                "bit": 8,
                "description": "PLL N-Divider",
                "width": 8
              },
              "VCOBYP": {
                "bit": 3,
                "description": "PLL VCO Bypass Mode Select"
              },
              "OSCDISC": {
                "bit": 2,
                "description": "Oscillator Disconnect"
              },
              "RESLD": {
                "bit": 1,
                "description": "Restart Lock Detection"
              },
              "LOCK": {
                "bit": 0,
                "description": "PLL Lock Status Flag"
              }
            },
            "PMCON": {
              "T21_DIS": {
                "bit": 10,
                "description": "T21 Disable Request. Active high."
              },
              "SSC2_DIS": {
                "bit": 8,
                "description": "SSC Disable Request. Active high."
              },
              "GPT12_DIS": {
                "bit": 4,
                "description": "General Purpose Timer 12 Disable Request. Active high."
              },
              "T2_DIS": {
                "bit": 3,
                "description": "T2 Disable Request. Active high."
              },
              "CCU_DIS": {
                "bit": 2,
                "description": "CCU Disable Request. Active high."
              },
              "SSC1_DIS": {
                "bit": 1,
                "description": "SSC Disable Request. Active high."
              },
              "ADC1_DIS": {
                "bit": 0,
                "description": "ADC1 Disable Request. Active high."
              }
            },
            "PMCON0": {
              "SD": {
                "bit": 3,
                "description": "Slow Down Mode Enable. Active High."
              },
              "PD": {
                "bit": 2,
                "description": "Power Down Mode Enable. Active High."
              },
              "SL": {
                "bit": 1,
                "description": "Sleep Mode Enable. Active High."
              },
              "XTAL_ON": {
                "bit": 0,
                "description": "OSC_HP Operation in Power Down Mode"
              }
            },
            "RSTCON": {
              "LOCKUP_EN": {
                "bit": 7,
                "description": "Lockup Reset Enable Flag"
              },
              "LOCKUP": {
                "bit": 0,
                "description": "Lockup Flag"
              }
            },
            "STACK_OVF_ADDR": {
              "STOF_ADDR_OFF_H": {
                "bit": 18,
                "description": "Stack Overflow High Address Offset",
                "width": 10
              },
              "STOF_ADDR_OFF_L": {
                "bit": 2,
                "description": "Stack Overflow Low Address Offset",
                "width": 10
              }
            },
            "STACK_OVF_CTRL": {
              "STOF_EN": {
                "bit": 0,
                "description": "Stack Overflow Enable"
              }
            },
            "STACK_OVF_STS": {
              "STOF_STS": {
                "bit": 0,
                "description": "Stack Overflow Status"
              }
            },
            "STACK_OVFCLR": {
              "STOF_STSC": {
                "bit": 0,
                "description": "Clear Stack Overflow Status"
              }
            },
            "SYS_STRTUP_STS": {
              "PG100TP_CHKS_ERR": {
                "bit": 2,
                "description": "100 TP Page Checksum Error"
              },
              "MRAMINITSTS": {
                "bit": 1,
                "description": "Map RAM Initialisation Status"
              },
              "PLL_LOCK_STS": {
                "bit": 0,
                "description": "PLL LOCK STATUS"
              }
            },
            "SYSCON0": {
              "SYSCLKSEL": {
                "bit": 6,
                "description": "System Clock Select",
                "width": 2
              },
              "NVMCLKFAC": {
                "bit": 4,
                "description": "NVM Access Clock Factor",
                "width": 2
              }
            },
            "TCCR": {
              "TCC": {
                "bit": 0,
                "description": "Temperature Compensation Control",
                "width": 2
              }
            },
            "VTOR": {
              "VTOR_BYP": {
                "bit": 0,
                "description": "Vector Table Bypass Mode",
                "width": 2
              }
            },
            "WAKECON": {
              "WAKEUPEN": {
                "bit": 0,
                "description": "Wakeup Interrupt Enable"
              }
            },
            "WDT": {
              "WDT": {
                "bit": 0,
                "description": "Watchdog Timer Current Value",
                "width": 16
              }
            },
            "WDTCON": {
              "WINBEN": {
                "bit": 5,
                "description": "Watchdog Window-Boundary Enable"
              },
              "WDTPR": {
                "bit": 4,
                "description": "Watchdog Prewarning Mode Flag"
              },
              "WDTEN": {
                "bit": 2,
                "description": "WDT Enable"
              },
              "WDTRS": {
                "bit": 1,
                "description": "WDT Refresh Start"
              },
              "WDTIN": {
                "bit": 0,
                "description": "Watchdog Timer Input Frequency Selection"
              }
            },
            "WDTREL": {
              "WDTREL": {
                "bit": 0,
                "description": "Watchdog Timer Reload Value",
                "width": 8
              }
            },
            "WDTWINB": {
              "WDTWINB": {
                "bit": 0,
                "description": "Watchdog Window-Boundary Count Value",
                "width": 8
              }
            },
            "XTAL_CTRL": {
              "XTALHYSCTRL": {
                "bit": 4,
                "description": "XTAL Hysteresis Control",
                "width": 2
              },
              "XTALHYSEN": {
                "bit": 1,
                "description": "XTAL Hysteresis Enable"
              },
              "XTAL12EN": {
                "bit": 0,
                "description": "Pins XTAL1/2 Enable Bit"
              }
            }
          }
        },
        "SCUPM": {
          "instances": [
            {
              "name": "SCUPM",
              "base": "0x50006000"
            }
          ],
          "registers": {
            "AMCLK_CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "Analog Module Clock Control Register"
            },
            "AMCLK_FREQ_STS": {
              "offset": "0x00",
              "size": 32,
              "description": "Analog Module Clock Frequency Status Register"
            },
            "AMCLK_TH_HYS": {
              "offset": "0x0C",
              "size": 32,
              "description": "Analog Module Clock Limit Register"
            },
            "PCU_CTRL_STS": {
              "offset": "0x30",
              "size": 32,
              "description": "Power Control Unit Control Status Register"
            },
            "STCALIB": {
              "offset": "0x6C",
              "size": 32,
              "description": "System Tick Calibration Register"
            },
            "SYS_IRQ_CTRL": {
              "offset": "0x28",
              "size": 32,
              "description": "System Interrupt Control Register"
            },
            "SYS_IS": {
              "offset": "0x18",
              "size": 32,
              "description": "System Interrupt Status Register"
            },
            "SYS_ISCLR": {
              "offset": "0x14",
              "size": 32,
              "description": "System Interrupt Status Clear Register"
            },
            "SYS_SUPPLY_IRQ_CLR": {
              "offset": "0x24",
              "size": 32,
              "description": "System Supply Interrupt Status Clear Register"
            },
            "SYS_SUPPLY_IRQ_CTRL": {
              "offset": "0x20",
              "size": 32,
              "description": "System Supply Interrupt Control Register"
            },
            "SYS_SUPPLY_IRQ_STS": {
              "offset": "0x1C",
              "size": 32,
              "description": "System Supply Interrupt Status Register"
            },
            "WDT1_TRIG": {
              "offset": "0x34",
              "size": 32,
              "description": "WDT1 Watchdog Control Register"
            }
          },
          "bits": {
            "AMCLK_CTRL": {
              "CLKWDT_PD_N": {
                "bit": 0,
                "description": "Clock Watchdog Powerdown"
              }
            },
            "AMCLK_FREQ_STS": {
              "AMCLK2_FREQ": {
                "bit": 8,
                "description": "Current frequency of Analog Module Clock 2 (TFILT_CLK)",
                "width": 6
              },
              "AMCLK1_FREQ": {
                "bit": 0,
                "description": "Current frequency of Analog Module Clock System Clock (MI_CLK)",
                "width": 6
              }
            },
            "AMCLK_TH_HYS": {
              "AMCLK2_LOW_HYS": {
                "bit": 30,
                "description": "Analog Module Clock 2 (TFILT_CLK) Lower Hysteresis",
                "width": 2
              },
              "AMCLK2_LOW_TH": {
                "bit": 24,
                "description": "Analog Module Clock 2 (TFILT_CLK) Lower Limit Threshold",
                "width": 6
              },
              "AMCLK2_UP_HYS": {
                "bit": 22,
                "description": "Analog Module Clock 2 (TFILT_CLK) Upper Hysteresis",
                "width": 2
              },
              "AMCLK2_UP_TH": {
                "bit": 16,
                "description": "Analog Module Clock 2 (TFILT_CLK) Upper Limit Threshold",
                "width": 6
              },
              "AMCLK1_LOW_HYS": {
                "bit": 14,
                "description": "Analog Module Clock 1 (MI_CLK) Lower Hysteresis",
                "width": 2
              },
              "AMCLK1_LOW_TH": {
                "bit": 8,
                "description": "Analog Module Clock 1 (MI_CLK) Lower Limit Threshold",
                "width": 6
              },
              "AMCLK1_UP_HYS": {
                "bit": 6,
                "description": "Analog Module Clock 1 (MI_CLK) Upper Hysteresis",
                "width": 2
              },
              "AMCLK1_UP_TH": {
                "bit": 0,
                "description": "Analog Module Clock 1 (MI_CLK) Upper Limit Threshold",
                "width": 6
              }
            },
            "PCU_CTRL_STS": {
              "CLKLOSS_RES_SD_DIS": {
                "bit": 27,
                "description": "Loss of Clock Reset Disable"
              },
              "CLKWDT_RES_SD_DIS": {
                "bit": 26,
                "description": "Clock Watchdog Reset Disable"
              },
              "CLKLOSS_SD_DIS": {
                "bit": 25,
                "description": "System Loss of Clock Shutdown Disable (AMCLK3)"
              },
              "SYS_OTWARN_PS_DIS": {
                "bit": 24,
                "description": "System Overtemperature Warning Power Switches Shutdown Disable"
              },
              "SYS_VS_OV_SLM_DIS": {
                "bit": 14,
                "description": "VS Overvoltage Shutdown for Peripherals Disable"
              },
              "SYS_VS_UV_SLM_DIS": {
                "bit": 13,
                "description": "VS Undervoltage Shutdown for Peripherals Disable"
              },
              "LIN_VS_UV_SD_DIS": {
                "bit": 8,
                "description": "LIN Module VS Undervoltage Transmitter Shutdown"
              },
              "FAIL_PS_DIS": {
                "bit": 7,
                "description": "Disable LIN Tx and HS and because of Overtemperature Warning or VS OV/UV"
              },
              "CLKWDT_SD_DIS": {
                "bit": 1,
                "description": "Power Modules Clock Watchdog Shutdown Disable"
              }
            },
            "STCALIB": {
              "STCALIB": {
                "bit": 0,
                "description": "System Tick Calibration",
                "width": 26
              }
            },
            "SYS_IRQ_CTRL": {
              "VREF1V2_OV_IE": {
                "bit": 13,
                "description": "8 Bit ADC2 Reference Overvoltage Interrupt Enable"
              },
              "VREF1V2_UV_IE": {
                "bit": 12,
                "description": "8 Bit ADC2 Reference Undervoltage Interrupt Enable"
              },
              "SYS_OT_IE": {
                "bit": 9,
                "description": "System Overtemperature Shutdown Interrupt Enable"
              },
              "SYS_OTWARN_IE": {
                "bit": 8,
                "description": "System Overtemperature Prewarning Interrupt Enable"
              }
            },
            "SYS_IS": {
              "SYS_SUPPLY_STS": {
                "bit": 30,
                "description": "System Supply Status"
              },
              "VREF1V2_OV_STS": {
                "bit": 29,
                "description": "8 Bit ADC2 Reference Overvoltage (ADC2, Channel 5) interrupt status"
              },
              "VREF1V2_UV_STS": {
                "bit": 28,
                "description": "8 Bit ADC2 Reference Undervoltage (ADC2, Channel 5) interrstatus"
              },
              "SYS_OT_STS": {
                "bit": 25,
                "description": "System Overtemperature Shutdown (ADC2, Channel 6) status"
              },
              "SYS_OTWARN_STS": {
                "bit": 24,
                "description": "System Overtemperature Prewarning (ADC2, Channel 6) status"
              },
              "HS_FAIL_STS": {
                "bit": 19,
                "description": "High Side Driver Fail Status"
              },
              "DRV_FAIL_STS": {
                "bit": 18,
                "description": "Gate Driver Fail Status"
              },
              "CP_FAIL_STS": {
                "bit": 17,
                "description": "Charge Pump Fail Status"
              },
              "LIN_FAIL_STS": {
                "bit": 16,
                "description": "LIN Fail Status"
              },
              "SYS_SUPPLY_IS": {
                "bit": 14,
                "description": "System Supply Interrupt Status"
              },
              "VREF1V2_OV_IS": {
                "bit": 13,
                "description": "8 Bit ADC2 Reference Overvoltage (ADC2, Channel 5) interrupt status"
              },
              "VREF1V2_UV_IS": {
                "bit": 12,
                "description": "8 Bit ADC2 Reference Undervoltage (ADC2, Channel 5) interrupt status"
              },
              "CLKWDT_IS": {
                "bit": 10,
                "description": "Clock Watchdog Interrupt Status"
              },
              "SYS_OT_IS": {
                "bit": 9,
                "description": "System Overtemperature Shutdown (ADC2, Channel 8) interrupt status"
              },
              "SYS_OTWARN_IS": {
                "bit": 8,
                "description": "System Overtemperature Prewarning (ADC2, Channel 8) interrupt status"
              },
              "HS_FAIL_IS": {
                "bit": 3,
                "description": "High Side Driver Fail Interrupt Status"
              },
              "DRV_FAIL_IS": {
                "bit": 2,
                "description": "Gate Driver Fail Interrupt Status"
              },
              "CP_FAIL_IS": {
                "bit": 1,
                "description": "Charge Pump Fail Interrupt Status"
              },
              "LIN_FAIL_IS": {
                "bit": 0,
                "description": "LIN Fail Interrupt Status"
              }
            },
            "SYS_ISCLR": {
              "VREF1V2_OV_SC": {
                "bit": 29,
                "description": "8 Bit ADC2 Reference Overvoltage Status Clear"
              },
              "VREF1V2_UV_SC": {
                "bit": 28,
                "description": "8 Bit ADC2 Reference Undervoltage Status Clear"
              },
              "SYS_OT_SC": {
                "bit": 25,
                "description": "System Overtemperature Shutdown Status Clear"
              },
              "SYS_OTWARN_SC": {
                "bit": 24,
                "description": "System Overtemperature Prewarning Status Clear"
              },
              "VREF1V2_OV_ISC": {
                "bit": 13,
                "description": "8 Bit ADC2 Reference Overvoltage Interrupt Status Clear"
              },
              "VREF1V2_UV_ISC": {
                "bit": 12,
                "description": "8 Bit ADC2 Reference Undervoltage Interrupt Status Clear"
              },
              "SYS_OT_ISC": {
                "bit": 9,
                "description": "System Overtemperature Shutdown Interrupt Status Clear"
              },
              "SYS_OTWARN_ISC": {
                "bit": 8,
                "description": "System Overtemperature Prewarning Interrupt Status Clear"
              }
            },
            "SYS_SUPPLY_IRQ_CLR": {
              "VDD1V5_OV_SC": {
                "bit": 30,
                "description": "VDDC Overvoltage Status clear"
              },
              "VDD5V_OV_SC": {
                "bit": 28,
                "description": "VDDP Overvoltage Status clear"
              },
              "VDDEXT_OV_SC": {
                "bit": 27,
                "description": "VDDEXT Overvoltage Status clear"
              },
              "VS_OV_SC": {
                "bit": 24,
                "description": "VS Overvoltage Status clear"
              },
              "VDD1V5_UV_SC": {
                "bit": 22,
                "description": "VDDC Undervoltage Status clear"
              },
              "VDD5V_UV_SC": {
                "bit": 20,
                "description": "VDDP Undervoltage Status clear"
              },
              "VDDEXT_UV_SC": {
                "bit": 19,
                "description": "VDDEXT Undervoltage Status clear"
              },
              "VS_UV_SC": {
                "bit": 16,
                "description": "VS Undervoltage Status clear"
              },
              "VDD1V5_OV_ISC": {
                "bit": 14,
                "description": "VDDC Overvoltage Interrupt Status clear"
              },
              "VDD5V_OV_ISC": {
                "bit": 12,
                "description": "VDDP Overvoltage Interrupt Status clear"
              },
              "VDDEXT_OV_ISC": {
                "bit": 11,
                "description": "VDDEXT Overvoltage Interrupt Status clear"
              },
              "VS_OV_ISC": {
                "bit": 8,
                "description": "VS Overvoltage Interrupt Status clear"
              },
              "VDD1V5_UV_ISC": {
                "bit": 6,
                "description": "VDDC Undervoltage Interrupt Status clear"
              },
              "VDD5V_UV_ISC": {
                "bit": 4,
                "description": "VDDP Undervoltage Interrupt Status clear"
              },
              "VDDEXT_UV_ISC": {
                "bit": 3,
                "description": "VDDEXT Undervoltage Interrupt Status clear"
              },
              "VS_UV_ISC": {
                "bit": 0,
                "description": "VS Undervoltage Interrupt Status clear"
              }
            },
            "SYS_SUPPLY_IRQ_CTRL": {
              "VDD1V5_OV_IE": {
                "bit": 14,
                "description": "VDDC Overvoltage Interrupt Enable"
              },
              "VDD5V_OV_IE": {
                "bit": 12,
                "description": "VDDP Overvoltage Interrupt Enable"
              },
              "VDDEXT_OV_IE": {
                "bit": 11,
                "description": "VDDEXT Overvoltage Interrupt Enable"
              },
              "VS_OV_IE": {
                "bit": 8,
                "description": "VS Overvoltage Interrupt Enable"
              },
              "VDD1V5_UV_IE": {
                "bit": 6,
                "description": "VDDC Undervoltage Interrupt Enable"
              },
              "VDD5V_UV_IE": {
                "bit": 4,
                "description": "VDDP Undervoltage Interrupt Enable"
              },
              "VDDEXT_UV_IE": {
                "bit": 3,
                "description": "VDDEXT Undervoltage Interrupt Enable"
              },
              "VS_UV_IE": {
                "bit": 0,
                "description": "VS Undervoltage Interrupt Enable"
              }
            },
            "SYS_SUPPLY_IRQ_STS": {
              "VDD1V5_OV_STS": {
                "bit": 30,
                "description": "VDDC Overvoltage Status (ADC2 channel 6)"
              },
              "VDD5V_OV_STS": {
                "bit": 28,
                "description": "VDDP Overvoltage Status (ADC2 channel 4)"
              },
              "VDDEXT_OV_STS": {
                "bit": 27,
                "description": "VDDEXT Overvoltage Status (ADC2 channel 3)"
              },
              "VS_OV_STS": {
                "bit": 24,
                "description": "VS Overvoltage Status (ADC2 channel 0)"
              },
              "VDD1V5_UV_STS": {
                "bit": 22,
                "description": "VDDC Undervoltage Status (ADC2 channel 6)"
              },
              "VDD5V_UV_STS": {
                "bit": 20,
                "description": "VDDP Undervoltage Status (ADC2 channel 4)"
              },
              "VDDEXT_UV_STS": {
                "bit": 19,
                "description": "VDDEXT Undervoltage Status (ADC2 channel 3)"
              },
              "VS_UV_STS": {
                "bit": 16,
                "description": "VS Undervoltage Status (ADC2 channel 0)"
              },
              "VDD1V5_OV_IS": {
                "bit": 14,
                "description": "VDDC Overvoltage Interrupt Status (ADC2 channel 6)"
              },
              "VDD5V_OV_IS": {
                "bit": 12,
                "description": "VDDP Overvoltage Interrupt Status (ADC2 channel 4)"
              },
              "VDDEXT_OV_IS": {
                "bit": 11,
                "description": "VDDEXT Overvoltage Interrupt Status (ADC2 channel 3)"
              },
              "VS_OV_IS": {
                "bit": 8,
                "description": "VS Overvoltage Interrupt Status (ADC2 channel 0)"
              },
              "VDD1V5_UV_IS": {
                "bit": 6,
                "description": "VDDC Undervoltage Interrupt Status (ADC2 channel 6)"
              },
              "VDD5V_UV_IS": {
                "bit": 4,
                "description": "VDDP Undervoltage Interrupt Status (ADC2 channel 4)"
              },
              "VDDEXT_UV_IS": {
                "bit": 3,
                "description": "VDDEXT Undervoltage Interrupt Status (ADC2 channel 3)"
              },
              "VS_UV_IS": {
                "bit": 0,
                "description": "VS Undervoltage Interrupt Status (ADC2 channel 0)"
              }
            },
            "WDT1_TRIG": {
              "SOWCONF": {
                "bit": 6,
                "description": "Short Open Window Configuration",
                "width": 2
              },
              "WDP_SEL": {
                "bit": 0,
                "description": "Watchdog Period Selection and trigger",
                "width": 6
              }
            }
          }
        },
        "SSC1": {
          "instances": [
            {
              "name": "SSC1",
              "base": "0x48024000",
              "irq": 8
            }
          ],
          "registers": {
            "BR": {
              "offset": "0x10",
              "size": 32,
              "description": "Baud Rate Timer Reload Register"
            },
            "CON": {
              "offset": "0x04",
              "size": 32,
              "description": "Control Register"
            },
            "ISRCLR": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt Status Register Clear"
            },
            "PISEL": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Input Select Register"
            },
            "RB": {
              "offset": "0x0C",
              "size": 32,
              "description": "Receiver Buffer Register"
            },
            "TB": {
              "offset": "0x08",
              "size": 32,
              "description": "Transmitter Buffer Register"
            }
          },
          "bits": {
            "BR": {
              "BR_VALUE": {
                "bit": 0,
                "description": "Baud Rate Timer/Reload Register Value",
                "width": 16
              }
            },
            "CON": {
              "BSY": {
                "bit": 28,
                "description": "Busy Flag"
              },
              "BE": {
                "bit": 27,
                "description": "Baud Rate Error Flag"
              },
              "PE": {
                "bit": 26,
                "description": "Phase Error Flag"
              },
              "RE": {
                "bit": 25,
                "description": "Receive Error Flag"
              },
              "TE": {
                "bit": 24,
                "description": "Transmit Error Flag"
              },
              "BC": {
                "bit": 16,
                "description": "Bit Count Field",
                "width": 4
              },
              "EN": {
                "bit": 15,
                "description": "Enable Bit"
              },
              "MS": {
                "bit": 14,
                "description": "Master Select"
              },
              "AREN": {
                "bit": 12,
                "description": "Automatic Reset Enable"
              },
              "BEN": {
                "bit": 11,
                "description": "Baud Rate Error Enable"
              },
              "PEN": {
                "bit": 10,
                "description": "Phase Error Enable"
              },
              "REN": {
                "bit": 9,
                "description": "Receive Error Enable"
              },
              "TEN": {
                "bit": 8,
                "description": "Transmit Error Enable"
              },
              "LB": {
                "bit": 7,
                "description": "Loop Back Control"
              },
              "PO": {
                "bit": 6,
                "description": "Clock Polarity Control"
              },
              "PH": {
                "bit": 5,
                "description": "Clock Phase Control"
              },
              "HB": {
                "bit": 4,
                "description": "Heading Control"
              },
              "BM": {
                "bit": 0,
                "description": "Data Width Selection",
                "width": 4
              }
            },
            "ISRCLR": {
              "BECLR": {
                "bit": 11,
                "description": "Baud Rate Error Flag Clear"
              },
              "PECLR": {
                "bit": 10,
                "description": "Phase Error Flag Clear"
              },
              "RECLR": {
                "bit": 9,
                "description": "Receive Error Flag Clear"
              },
              "TECLR": {
                "bit": 8,
                "description": "Transmit Error Flag Clear"
              }
            },
            "PISEL": {
              "GIS": {
                "bit": 4,
                "description": "Global SSC12 Input Select"
              },
              "MIS_1": {
                "bit": 3,
                "description": "Master Mode Input Select Bit 1 (Master Mode only)"
              },
              "CIS": {
                "bit": 2,
                "description": "Clock Input Select (Slave Mode only)"
              },
              "SIS": {
                "bit": 1,
                "description": "Slave Mode Input Select (Slave Mode only)"
              },
              "MIS_0": {
                "bit": 0,
                "description": "Master Mode Input Select Bit 0 (Master Mode only)"
              }
            },
            "RB": {
              "RB_VALUE": {
                "bit": 0,
                "description": "Receive Data Register Value",
                "width": 16
              }
            },
            "TB": {
              "TB_VALUE": {
                "bit": 0,
                "description": "Transmit Data Register Value",
                "width": 16
              }
            }
          }
        },
        "SSC2": {
          "instances": [
            {
              "name": "SSC2",
              "base": "0x48026000",
              "irq": 9
            }
          ],
          "registers": {
            "BR": {
              "offset": "0x10",
              "size": 32,
              "description": "Baud Rate Timer Reload Register"
            },
            "CON": {
              "offset": "0x04",
              "size": 32,
              "description": "Control Register"
            },
            "ISRCLR": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt Status Register Clear"
            },
            "PISEL": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Input Select Register"
            },
            "RB": {
              "offset": "0x0C",
              "size": 32,
              "description": "Receiver Buffer Register"
            },
            "TB": {
              "offset": "0x08",
              "size": 32,
              "description": "Transmitter Buffer Register"
            }
          },
          "bits": {
            "BR": {
              "BR_VALUE": {
                "bit": 0,
                "description": "Baud Rate Timer/Reload Register Value",
                "width": 16
              }
            },
            "CON": {
              "BSY": {
                "bit": 28,
                "description": "Busy Flag"
              },
              "BE": {
                "bit": 27,
                "description": "Baud Rate Error Flag"
              },
              "PE": {
                "bit": 26,
                "description": "Phase Error Flag"
              },
              "RE": {
                "bit": 25,
                "description": "Receive Error Flag"
              },
              "TE": {
                "bit": 24,
                "description": "Transmit Error Flag"
              },
              "BC": {
                "bit": 16,
                "description": "Bit Count Field",
                "width": 4
              },
              "EN": {
                "bit": 15,
                "description": "Enable Bit"
              },
              "MS": {
                "bit": 14,
                "description": "Master Select"
              },
              "AREN": {
                "bit": 12,
                "description": "Automatic Reset Enable"
              },
              "BEN": {
                "bit": 11,
                "description": "Baud Rate Error Enable"
              },
              "PEN": {
                "bit": 10,
                "description": "Phase Error Enable"
              },
              "REN": {
                "bit": 9,
                "description": "Receive Error Enable"
              },
              "TEN": {
                "bit": 8,
                "description": "Transmit Error Enable"
              },
              "LB": {
                "bit": 7,
                "description": "Loop Back Control"
              },
              "PO": {
                "bit": 6,
                "description": "Clock Polarity Control"
              },
              "PH": {
                "bit": 5,
                "description": "Clock Phase Control"
              },
              "HB": {
                "bit": 4,
                "description": "Heading Control"
              },
              "BM": {
                "bit": 0,
                "description": "Data Width Selection",
                "width": 4
              }
            },
            "ISRCLR": {
              "BECLR": {
                "bit": 11,
                "description": "Baud Rate Error Flag Clear"
              },
              "PECLR": {
                "bit": 10,
                "description": "Phase Error Flag Clear"
              },
              "RECLR": {
                "bit": 9,
                "description": "Receive Error Flag Clear"
              },
              "TECLR": {
                "bit": 8,
                "description": "Transmit Error Flag Clear"
              }
            },
            "PISEL": {
              "GIS": {
                "bit": 4,
                "description": "Global SSC12 Input Select"
              },
              "MIS_1": {
                "bit": 3,
                "description": "Master Mode Input Select Bit 1 (Master Mode only)"
              },
              "CIS": {
                "bit": 2,
                "description": "Clock Input Select (Slave Mode only)"
              },
              "SIS": {
                "bit": 1,
                "description": "Slave Mode Input Select (Slave Mode only)"
              },
              "MIS_0": {
                "bit": 0,
                "description": "Master Mode Input Select Bit 0 (Master Mode only)"
              }
            },
            "RB": {
              "RB_VALUE": {
                "bit": 0,
                "description": "Receive Data Register Value",
                "width": 16
              }
            },
            "TB": {
              "TB_VALUE": {
                "bit": 0,
                "description": "Transmit Data Register Value",
                "width": 16
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "TIMER2",
              "base": "0x48004000"
            },
            {
              "name": "TIMER21",
              "base": "0x48005000"
            }
          ],
          "registers": {
            "CNT": {
              "offset": "0x10",
              "size": 32,
              "description": "Timer 2 Count Register"
            },
            "CON": {
              "offset": "0x00",
              "size": 32,
              "description": "Timer 2 Control Register"
            },
            "CON1": {
              "offset": "0x1C",
              "size": 32,
              "description": "Timer 2 Control Register 1"
            },
            "ICLR": {
              "offset": "0x18",
              "size": 32,
              "description": "Timer 2 Interrupt Clear Register"
            },
            "MOD": {
              "offset": "0x04",
              "size": 32,
              "description": "Timer 2 Mode Register"
            },
            "RC": {
              "offset": "0x08",
              "size": 32,
              "description": "Timer 2 Reload/Capture Register"
            }
          },
          "bits": {
            "CNT": {
              "T2H": {
                "bit": 8,
                "description": "Timer 2 Value",
                "width": 8
              },
              "T2L": {
                "bit": 0,
                "description": "Timer 2 Value",
                "width": 8
              }
            },
            "CON": {
              "TF2": {
                "bit": 7,
                "description": "Timer 2 Overflow/Underflow Flag"
              },
              "EXF2": {
                "bit": 6,
                "description": "Timer 2 External Flag"
              },
              "EXEN2": {
                "bit": 3,
                "description": "Timer 2 External Enable Control"
              },
              "TR2": {
                "bit": 2,
                "description": "Timer 2 Start/Stop Control"
              },
              "C_T2": {
                "bit": 1,
                "description": "Timer or Counter Select"
              },
              "CP_RL2": {
                "bit": 0,
                "description": "Capture/Reload Select"
              }
            },
            "CON1": {
              "TF2EN": {
                "bit": 1,
                "description": "Overflow/Underflow Interrupt Enable"
              },
              "EXF2EN": {
                "bit": 0,
                "description": "External Interrupt Enable"
              }
            },
            "ICLR": {
              "TF2CLR": {
                "bit": 7,
                "description": "Overflow/Underflow Interrupt Clear Flag"
              },
              "EXF2CLR": {
                "bit": 6,
                "description": "External Interrupt Clear Flag"
              }
            },
            "MOD": {
              "T2REGS": {
                "bit": 7,
                "description": "Edge Select for Timer 2 External Start"
              },
              "T2RHEN": {
                "bit": 6,
                "description": "Timer 2 External Start Enable"
              },
              "EDGESEL": {
                "bit": 5,
                "description": "Edge Select in Capture Mode/Reload Mode"
              },
              "PREN": {
                "bit": 4,
                "description": "Prescaler Enable"
              },
              "T2PRE": {
                "bit": 1,
                "description": "Timer 2 Prescaler Bit",
                "width": 3
              },
              "DCEN": {
                "bit": 0,
                "description": "Up/Down Counter Enable"
              }
            },
            "RC": {
              "RCH2": {
                "bit": 8,
                "description": "Reload/Capture Value",
                "width": 8
              },
              "RCL2": {
                "bit": 0,
                "description": "Reload/Capture Value",
                "width": 8
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "UART1",
              "base": "0x48020000",
              "irq": 10
            },
            {
              "name": "UART2",
              "base": "0x48022000",
              "irq": 11
            }
          ],
          "registers": {
            "SBUF": {
              "offset": "0x04",
              "size": 32,
              "description": "Serial Data Buffer"
            },
            "SCON": {
              "offset": "0x00",
              "size": 32,
              "description": "Serial Channel Control Register"
            },
            "SCONCLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Serial Channel Control Clear Register"
            }
          },
          "bits": {
            "SBUF": {
              "VAL": {
                "bit": 0,
                "description": "Serial Interface Buffer Register",
                "width": 8
              }
            },
            "SCON": {
              "SM0": {
                "bit": 7,
                "description": "Serial Port Operating Mode Selection"
              },
              "SM1": {
                "bit": 6,
                "description": "Serial Port Operating Mode Selection"
              },
              "SM2": {
                "bit": 5,
                "description": "Enable Serial Port Multiprocessor Communication in Modes 2 and 3"
              },
              "REN": {
                "bit": 4,
                "description": "Enable Receiver of Serial Port"
              },
              "TB8": {
                "bit": 3,
                "description": "Serial Port Transmitter Bit 9"
              },
              "RB8": {
                "bit": 2,
                "description": "Serial Port Receiver Bit 9"
              },
              "TI": {
                "bit": 1,
                "description": "Transmit Interrupt Flag"
              },
              "RI": {
                "bit": 0,
                "description": "Receive Interrupt Flag"
              }
            },
            "SCONCLR": {
              "RB8CLR": {
                "bit": 2,
                "description": "SCON.RB8 Clear Flag"
              },
              "TICLR": {
                "bit": 1,
                "description": "SCON.TI Clear Flag"
              },
              "RICLR": {
                "bit": 0,
                "description": "SCON.RI Clear Flag"
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 40,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "INTISR0_IRQHandler"
          },
          {
            "number": 17,
            "name": "INTISR1_IRQHandler"
          },
          {
            "number": 18,
            "name": "INTISR2_IRQHandler"
          },
          {
            "number": 19,
            "name": "INTISR3_IRQHandler"
          },
          {
            "number": 20,
            "name": "INTISR4_IRQHandler"
          },
          {
            "number": 21,
            "name": "INTISR5_IRQHandler"
          },
          {
            "number": 22,
            "name": "INTISR6_IRQHandler"
          },
          {
            "number": 23,
            "name": "INTISR7_IRQHandler"
          },
          {
            "number": 24,
            "name": "INTISR8_IRQHandler"
          },
          {
            "number": 25,
            "name": "INTISR9_IRQHandler"
          },
          {
            "number": 26,
            "name": "INTISR10_IRQHandler"
          },
          {
            "number": 27,
            "name": "INTISR11_IRQHandler"
          },
          {
            "number": 28,
            "name": "INTISR12_IRQHandler"
          },
          {
            "number": 29,
            "name": "INTISR13_IRQHandler"
          },
          {
            "number": 30,
            "name": "INTISR14_IRQHandler"
          },
          {
            "number": 31,
            "name": "INTISR15_IRQHandler"
          },
          {
            "number": 33,
            "name": "INTISR17_IRQHandler"
          },
          {
            "number": 34,
            "name": "INTISR18_IRQHandler"
          },
          {
            "number": 35,
            "name": "INTISR19_IRQHandler"
          },
          {
            "number": 36,
            "name": "INTISR20_IRQHandler"
          },
          {
            "number": 37,
            "name": "INTISR21_IRQHandler"
          },
          {
            "number": 38,
            "name": "INTISR22_IRQHandler"
          },
          {
            "number": 39,
            "name": "INTISR23_IRQHandler"
          }
        ]
      }
    }
  }
}