# 多处理器的内存访问

一般的，多处理器在同时访问内存的时候，最终还是分先后的，这个由一个叫做memory arbiter的东西控制。也就是说，多线程同时访问（指的是汇编指令中的某些）一个align的int 是不需要加锁的。

另外，处理器访问内存的时候，会牵扯到cache。处理器为了处理某些操作比如原子加减，还会对总线加锁，这时候甚至会锁住对cache的访问。

另外，还有个缓存锁的东西，见http://www.infoq.com/cn/articles/atomic-operation。

整体上说就是，如果有总线锁，那么按这个时序，否则cpu 直接访问就是，但是会有别的保证出个时序。另外别忘记cache。


参考：
- http://blog.chinaunix.net/uid-20357359-id-1963542.html
关于lock指令。导致所lock的该条指令执行期间，对内存操作排他。

- http://blog.csdn.net/cassper/article/details/1676086
> In multiprocessor systems, all CPUs usually share the same memory; this means that RAM chips may be accessed concurrently by independent CPUs. Because read or write operations on a RAM chip must be performed serially, a hardware circuit called a memory arbiter is inserted between the bus and every RAM chip. Its role is to grant access to a CPU if the chip is free and to delay it if the chip is busy servicing a request by another processor. Even uniprocessor systems use memory arbiters , because they include specialized processors called DMA controllers that operate concurrently with the CPU (see the section "Direct Memory Access (DMA)" in Chapter 13). In the case of multiprocessor systems, the structure of the arbiter is more complex because it has more input ports. The dual Pentium, for instance, maintains a two-port arbiter at each chip entrance and requires that the two CPUs exchange synchronization messages before attempting to use the common bus. From the programming point of view, the arbiter is hidden because it is managed by hardware circuits.
