<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_B_0f5d69ac_A320140</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_B_0f5d69ac_A320140'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_B_0f5d69ac_A320140')">rsnoc_z_H_R_U_P_B_0f5d69ac_A320140</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.71</td>
<td class="s10 cl rt"><a href="mod2180.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2180.html#Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2180.html#Toggle" > 98.85</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2180.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_main/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_main/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2180.html#inst_tag_209264"  onclick="showContent('inst_tag_209264')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.usb_axi_m0_main.SpecificToGeneric.Req.Wp</a></td>
<td class="s8 cl rt"> 82.23</td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209264_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2180.html#inst_tag_209264_Cond" > 50.00</a></td>
<td class="s9 cl rt"><a href="mod2180.html#inst_tag_209264_Toggle" > 96.55</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2180.html#inst_tag_209264_Branch" > 82.35</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2180.html#inst_tag_209261"  onclick="showContent('inst_tag_209261')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Req.Wp</a></td>
<td class="s9 cl rt"> 99.43</td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209261_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209261_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2180.html#inst_tag_209261_Toggle" > 97.70</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209261_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2180.html#inst_tag_209260"  onclick="showContent('inst_tag_209260')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m0_main.SpecificToGeneric.Req.Wp</a></td>
<td class="s9 cl rt"> 99.71</td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209260_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209260_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2180.html#inst_tag_209260_Toggle" > 98.85</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209260_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2180.html#inst_tag_209262"  onclick="showContent('inst_tag_209262')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Req.Wp</a></td>
<td class="s9 cl rt"> 99.71</td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209262_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209262_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2180.html#inst_tag_209262_Toggle" > 98.85</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209262_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2180.html#inst_tag_209263"  onclick="showContent('inst_tag_209263')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m1_main.SpecificToGeneric.Req.Wp</a></td>
<td class="s9 cl rt"> 99.71</td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209263_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209263_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2180.html#inst_tag_209263_Toggle" > 98.85</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209263_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2180.html#inst_tag_209265"  onclick="showContent('inst_tag_209265')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Req.Wp</a></td>
<td class="s9 cl rt"> 99.71</td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209265_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209265_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2180.html#inst_tag_209265_Toggle" > 98.85</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209265_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_209264'>
<hr>
<a name="inst_tag_209264"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_209264" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.usb_axi_m0_main.SpecificToGeneric.Req.Wp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.23</td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209264_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2180.html#inst_tag_209264_Cond" > 50.00</a></td>
<td class="s9 cl rt"><a href="mod2180.html#inst_tag_209264_Toggle" > 96.55</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2180.html#inst_tag_209264_Branch" > 82.35</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.23</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 96.55</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.35</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 92.46</td>
<td class="s8 cl rt"> 86.36</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 91.57</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.89</td>
<td class="wht cl rt"></td>
<td><a href="mod2622.html#inst_tag_254307" >Req</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_209261'>
<hr>
<a name="inst_tag_209261"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_209261" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Req.Wp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.43</td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209261_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209261_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2180.html#inst_tag_209261_Toggle" > 97.70</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209261_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.43</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 97.70</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 91.24</td>
<td class="s9 cl rt"> 93.10</td>
<td class="s8 cl rt"> 86.67</td>
<td class="s9 cl rt"> 96.93</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.24</td>
<td class="wht cl rt"></td>
<td><a href="mod2367.html#inst_tag_228473" >Req</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_209260'>
<hr>
<a name="inst_tag_209260"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_209260" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m0_main.SpecificToGeneric.Req.Wp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.71</td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209260_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209260_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2180.html#inst_tag_209260_Toggle" > 98.85</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209260_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.71</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 98.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 88.37</td>
<td class="s8 cl rt"> 82.76</td>
<td class="s9 cl rt"> 96.67</td>
<td class="s8 cl rt"> 85.82</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.24</td>
<td class="wht cl rt"></td>
<td><a href="mod2367.html#inst_tag_228472" >Req</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_209262'>
<hr>
<a name="inst_tag_209262"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_209262" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Req.Wp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.71</td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209262_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209262_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2180.html#inst_tag_209262_Toggle" > 98.85</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209262_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.71</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 98.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 77.26</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s9 cl rt"> 95.00</td>
<td class="s7 cl rt"> 74.71</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.68</td>
<td class="wht cl rt"></td>
<td><a href="mod2622.html#inst_tag_254306" >Req</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_209263'>
<hr>
<a name="inst_tag_209263"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_209263" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m1_main.SpecificToGeneric.Req.Wp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.71</td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209263_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209263_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2180.html#inst_tag_209263_Toggle" > 98.85</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209263_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.71</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 98.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 88.37</td>
<td class="s8 cl rt"> 82.76</td>
<td class="s9 cl rt"> 96.67</td>
<td class="s8 cl rt"> 85.82</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.24</td>
<td class="wht cl rt"></td>
<td><a href="mod2367.html#inst_tag_228474" >Req</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_209265'>
<hr>
<a name="inst_tag_209265"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_209265" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Req.Wp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.71</td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209265_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209265_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2180.html#inst_tag_209265_Toggle" > 98.85</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2180.html#inst_tag_209265_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.71</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 98.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 82.10</td>
<td class="s6 cl rt"> 68.97</td>
<td class="s9 cl rt"> 96.67</td>
<td class="s8 cl rt"> 82.38</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.39</td>
<td class="wht cl rt"></td>
<td><a href="mod2367.html#inst_tag_228475" >Req</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_B_0f5d69ac_A320140'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2180.html" >rsnoc_z_H_R_U_P_B_0f5d69ac_A320140</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197797</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197805</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197812</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197819</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>197826</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
197796                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
197797     1/1          		if ( ! Sys_Clk_RstN )
197798     1/1          			Full &lt;= #1.0 ( 1'b0 );
197799     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
197800                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
197801                  	assign Sys_Pwr_WakeUp = 1'b0;
197802                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
197803                  	assign Tx_0 = RxInt_0;
197804                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
197805     1/1          		if ( ! Sys_Clk_RstN )
197806     1/1          			Reg_0 &lt;= #1.0 ( 32'b0 );
197807     1/1          		else if ( RxVld &amp; RxRdy )
197808     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
197809                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
197810                  	assign Tx_2 = RxInt_2;
197811                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
197812     1/1          		if ( ! Sys_Clk_RstN )
197813     1/1          			Reg_2 &lt;= #1.0 ( 1'b0 );
197814     1/1          		else if ( RxVld &amp; RxRdy )
197815     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
197816                  	assign RxInt_4 = Full ? Reg_4 : Rx_4;
197817                  	assign Tx_4 = RxInt_4;
197818                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
197819     1/1          		if ( ! Sys_Clk_RstN )
197820     1/1          			Reg_4 &lt;= #1.0 ( 4'b0 );
197821     1/1          		else if ( RxVld &amp; RxRdy )
197822     1/1          			Reg_4 &lt;= #1.0 ( Rx_4 );
                        MISSING_ELSE
197823                  	// synopsys translate_off
197824                  	// synthesis translate_off
197825                  	always @( posedge Sys_Clk )
197826     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
197827     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
197828     <font color = "grey">unreachable  </font>				dontStop = 0;
197829     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
197830     <font color = "grey">unreachable  </font>				if (!dontStop) begin
197831     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
197832     <font color = "grey">unreachable  </font>					$stop;
197833                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
197834                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2180.html" >rsnoc_z_H_R_U_P_B_0f5d69ac_A320140</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197802
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197809
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197816
 EXPRESSION (Full ? Reg_4 : Rx_4)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2180.html" >rsnoc_z_H_R_U_P_B_0f5d69ac_A320140</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">18</td>
<td class="rt">94.74 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">174</td>
<td class="rt">172</td>
<td class="rt">98.85 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">86</td>
<td class="rt">98.85 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">86</td>
<td class="rt">98.85 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">18</td>
<td class="rt">94.74 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">174</td>
<td class="rt">172</td>
<td class="rt">98.85 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">86</td>
<td class="rt">98.85 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">86</td>
<td class="rt">98.85 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2180.html" >rsnoc_z_H_R_U_P_B_0f5d69ac_A320140</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">17</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197802</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197809</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197816</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197797</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197805</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197812</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197819</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197802     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197809     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197816     	assign RxInt_4 = Full ? Reg_4 : Rx_4;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197797     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
197798     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
197799     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197805     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
197806     			Reg_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
197807     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
197808     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197812     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
197813     			Reg_2 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
197814     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
197815     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197819     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
197820     			Reg_4 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
197821     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
197822     			Reg_4 <= #1.0 ( Rx_4 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_209264'>
<a name="inst_tag_209264_Line"></a>
<b>Line Coverage for Instance : <a href="mod2180.html#inst_tag_209264" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.usb_axi_m0_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197797</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197805</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197812</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197819</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>197826</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
197796                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
197797     1/1          		if ( ! Sys_Clk_RstN )
197798     1/1          			Full &lt;= #1.0 ( 1'b0 );
197799     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
197800                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
197801                  	assign Sys_Pwr_WakeUp = 1'b0;
197802                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
197803                  	assign Tx_0 = RxInt_0;
197804                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
197805     1/1          		if ( ! Sys_Clk_RstN )
197806     1/1          			Reg_0 &lt;= #1.0 ( 32'b0 );
197807     1/1          		else if ( RxVld &amp; RxRdy )
197808     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
197809                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
197810                  	assign Tx_2 = RxInt_2;
197811                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
197812     1/1          		if ( ! Sys_Clk_RstN )
197813     1/1          			Reg_2 &lt;= #1.0 ( 1'b0 );
197814     1/1          		else if ( RxVld &amp; RxRdy )
197815     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
197816                  	assign RxInt_4 = Full ? Reg_4 : Rx_4;
197817                  	assign Tx_4 = RxInt_4;
197818                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
197819     1/1          		if ( ! Sys_Clk_RstN )
197820     1/1          			Reg_4 &lt;= #1.0 ( 4'b0 );
197821     1/1          		else if ( RxVld &amp; RxRdy )
197822     1/1          			Reg_4 &lt;= #1.0 ( Rx_4 );
                        MISSING_ELSE
197823                  	// synopsys translate_off
197824                  	// synthesis translate_off
197825                  	always @( posedge Sys_Clk )
197826     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
197827     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
197828     <font color = "grey">unreachable  </font>				dontStop = 0;
197829     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
197830     <font color = "grey">unreachable  </font>				if (!dontStop) begin
197831     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
197832     <font color = "grey">unreachable  </font>					$stop;
197833                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
197834                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_209264_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2180.html#inst_tag_209264" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.usb_axi_m0_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197802
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197809
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197816
 EXPRESSION (Full ? Reg_4 : Rx_4)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_209264_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2180.html#inst_tag_209264" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.usb_axi_m0_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">16</td>
<td class="rt">84.21 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">174</td>
<td class="rt">168</td>
<td class="rt">96.55 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">84</td>
<td class="rt">96.55 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">84</td>
<td class="rt">96.55 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">16</td>
<td class="rt">84.21 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">174</td>
<td class="rt">168</td>
<td class="rt">96.55 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">84</td>
<td class="rt">96.55 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">84</td>
<td class="rt">96.55 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_209264_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2180.html#inst_tag_209264" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.usb_axi_m0_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">14</td>
<td class="rt">82.35 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">197802</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">197809</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">197816</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197797</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197805</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197812</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197819</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197802     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197809     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197816     	assign RxInt_4 = Full ? Reg_4 : Rx_4;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197797     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
197798     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
197799     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197805     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
197806     			Reg_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
197807     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
197808     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197812     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
197813     			Reg_2 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
197814     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
197815     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197819     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
197820     			Reg_4 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
197821     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
197822     			Reg_4 <= #1.0 ( Rx_4 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_209261'>
<a name="inst_tag_209261_Line"></a>
<b>Line Coverage for Instance : <a href="mod2180.html#inst_tag_209261" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197797</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197805</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197812</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197819</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>197826</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
197796                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
197797     1/1          		if ( ! Sys_Clk_RstN )
197798     1/1          			Full &lt;= #1.0 ( 1'b0 );
197799     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
197800                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
197801                  	assign Sys_Pwr_WakeUp = 1'b0;
197802                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
197803                  	assign Tx_0 = RxInt_0;
197804                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
197805     1/1          		if ( ! Sys_Clk_RstN )
197806     1/1          			Reg_0 &lt;= #1.0 ( 32'b0 );
197807     1/1          		else if ( RxVld &amp; RxRdy )
197808     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
197809                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
197810                  	assign Tx_2 = RxInt_2;
197811                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
197812     1/1          		if ( ! Sys_Clk_RstN )
197813     1/1          			Reg_2 &lt;= #1.0 ( 1'b0 );
197814     1/1          		else if ( RxVld &amp; RxRdy )
197815     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
197816                  	assign RxInt_4 = Full ? Reg_4 : Rx_4;
197817                  	assign Tx_4 = RxInt_4;
197818                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
197819     1/1          		if ( ! Sys_Clk_RstN )
197820     1/1          			Reg_4 &lt;= #1.0 ( 4'b0 );
197821     1/1          		else if ( RxVld &amp; RxRdy )
197822     1/1          			Reg_4 &lt;= #1.0 ( Rx_4 );
                        MISSING_ELSE
197823                  	// synopsys translate_off
197824                  	// synthesis translate_off
197825                  	always @( posedge Sys_Clk )
197826     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
197827     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
197828     <font color = "grey">unreachable  </font>				dontStop = 0;
197829     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
197830     <font color = "grey">unreachable  </font>				if (!dontStop) begin
197831     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
197832     <font color = "grey">unreachable  </font>					$stop;
197833                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
197834                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_209261_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2180.html#inst_tag_209261" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197802
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197809
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197816
 EXPRESSION (Full ? Reg_4 : Rx_4)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_209261_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2180.html#inst_tag_209261" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">17</td>
<td class="rt">89.47 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">174</td>
<td class="rt">170</td>
<td class="rt">97.70 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">85</td>
<td class="rt">97.70 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">85</td>
<td class="rt">97.70 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">17</td>
<td class="rt">89.47 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">174</td>
<td class="rt">170</td>
<td class="rt">97.70 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">85</td>
<td class="rt">97.70 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">85</td>
<td class="rt">97.70 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_209261_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2180.html#inst_tag_209261" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">17</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197802</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197809</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197816</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197797</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197805</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197812</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197819</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197802     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197809     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197816     	assign RxInt_4 = Full ? Reg_4 : Rx_4;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197797     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
197798     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
197799     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197805     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
197806     			Reg_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
197807     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
197808     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197812     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
197813     			Reg_2 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
197814     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
197815     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197819     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
197820     			Reg_4 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
197821     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
197822     			Reg_4 <= #1.0 ( Rx_4 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_209260'>
<a name="inst_tag_209260_Line"></a>
<b>Line Coverage for Instance : <a href="mod2180.html#inst_tag_209260" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m0_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197797</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197805</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197812</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197819</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>197826</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
197796                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
197797     1/1          		if ( ! Sys_Clk_RstN )
197798     1/1          			Full &lt;= #1.0 ( 1'b0 );
197799     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
197800                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
197801                  	assign Sys_Pwr_WakeUp = 1'b0;
197802                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
197803                  	assign Tx_0 = RxInt_0;
197804                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
197805     1/1          		if ( ! Sys_Clk_RstN )
197806     1/1          			Reg_0 &lt;= #1.0 ( 32'b0 );
197807     1/1          		else if ( RxVld &amp; RxRdy )
197808     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
197809                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
197810                  	assign Tx_2 = RxInt_2;
197811                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
197812     1/1          		if ( ! Sys_Clk_RstN )
197813     1/1          			Reg_2 &lt;= #1.0 ( 1'b0 );
197814     1/1          		else if ( RxVld &amp; RxRdy )
197815     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
197816                  	assign RxInt_4 = Full ? Reg_4 : Rx_4;
197817                  	assign Tx_4 = RxInt_4;
197818                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
197819     1/1          		if ( ! Sys_Clk_RstN )
197820     1/1          			Reg_4 &lt;= #1.0 ( 4'b0 );
197821     1/1          		else if ( RxVld &amp; RxRdy )
197822     1/1          			Reg_4 &lt;= #1.0 ( Rx_4 );
                        MISSING_ELSE
197823                  	// synopsys translate_off
197824                  	// synthesis translate_off
197825                  	always @( posedge Sys_Clk )
197826     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
197827     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
197828     <font color = "grey">unreachable  </font>				dontStop = 0;
197829     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
197830     <font color = "grey">unreachable  </font>				if (!dontStop) begin
197831     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
197832     <font color = "grey">unreachable  </font>					$stop;
197833                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
197834                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_209260_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2180.html#inst_tag_209260" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m0_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197802
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197809
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197816
 EXPRESSION (Full ? Reg_4 : Rx_4)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_209260_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2180.html#inst_tag_209260" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m0_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">18</td>
<td class="rt">94.74 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">174</td>
<td class="rt">172</td>
<td class="rt">98.85 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">86</td>
<td class="rt">98.85 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">86</td>
<td class="rt">98.85 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">18</td>
<td class="rt">94.74 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">174</td>
<td class="rt">172</td>
<td class="rt">98.85 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">86</td>
<td class="rt">98.85 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">86</td>
<td class="rt">98.85 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_209260_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2180.html#inst_tag_209260" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m0_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">17</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197802</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197809</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197816</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197797</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197805</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197812</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197819</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197802     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197809     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197816     	assign RxInt_4 = Full ? Reg_4 : Rx_4;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197797     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
197798     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
197799     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197805     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
197806     			Reg_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
197807     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
197808     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197812     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
197813     			Reg_2 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
197814     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
197815     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197819     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
197820     			Reg_4 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
197821     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
197822     			Reg_4 <= #1.0 ( Rx_4 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_209262'>
<a name="inst_tag_209262_Line"></a>
<b>Line Coverage for Instance : <a href="mod2180.html#inst_tag_209262" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197797</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197805</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197812</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197819</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>197826</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
197796                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
197797     1/1          		if ( ! Sys_Clk_RstN )
197798     1/1          			Full &lt;= #1.0 ( 1'b0 );
197799     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
197800                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
197801                  	assign Sys_Pwr_WakeUp = 1'b0;
197802                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
197803                  	assign Tx_0 = RxInt_0;
197804                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
197805     1/1          		if ( ! Sys_Clk_RstN )
197806     1/1          			Reg_0 &lt;= #1.0 ( 32'b0 );
197807     1/1          		else if ( RxVld &amp; RxRdy )
197808     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
197809                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
197810                  	assign Tx_2 = RxInt_2;
197811                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
197812     1/1          		if ( ! Sys_Clk_RstN )
197813     1/1          			Reg_2 &lt;= #1.0 ( 1'b0 );
197814     1/1          		else if ( RxVld &amp; RxRdy )
197815     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
197816                  	assign RxInt_4 = Full ? Reg_4 : Rx_4;
197817                  	assign Tx_4 = RxInt_4;
197818                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
197819     1/1          		if ( ! Sys_Clk_RstN )
197820     1/1          			Reg_4 &lt;= #1.0 ( 4'b0 );
197821     1/1          		else if ( RxVld &amp; RxRdy )
197822     1/1          			Reg_4 &lt;= #1.0 ( Rx_4 );
                        MISSING_ELSE
197823                  	// synopsys translate_off
197824                  	// synthesis translate_off
197825                  	always @( posedge Sys_Clk )
197826     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
197827     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
197828     <font color = "grey">unreachable  </font>				dontStop = 0;
197829     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
197830     <font color = "grey">unreachable  </font>				if (!dontStop) begin
197831     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
197832     <font color = "grey">unreachable  </font>					$stop;
197833                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
197834                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_209262_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2180.html#inst_tag_209262" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197802
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197809
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197816
 EXPRESSION (Full ? Reg_4 : Rx_4)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_209262_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2180.html#inst_tag_209262" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">18</td>
<td class="rt">94.74 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">174</td>
<td class="rt">172</td>
<td class="rt">98.85 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">86</td>
<td class="rt">98.85 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">86</td>
<td class="rt">98.85 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">18</td>
<td class="rt">94.74 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">174</td>
<td class="rt">172</td>
<td class="rt">98.85 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">86</td>
<td class="rt">98.85 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">86</td>
<td class="rt">98.85 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_209262_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2180.html#inst_tag_209262" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">17</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197802</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197809</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197816</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197797</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197805</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197812</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197819</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197802     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197809     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197816     	assign RxInt_4 = Full ? Reg_4 : Rx_4;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197797     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
197798     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
197799     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197805     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
197806     			Reg_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
197807     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
197808     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197812     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
197813     			Reg_2 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
197814     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
197815     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197819     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
197820     			Reg_4 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
197821     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
197822     			Reg_4 <= #1.0 ( Rx_4 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_209263'>
<a name="inst_tag_209263_Line"></a>
<b>Line Coverage for Instance : <a href="mod2180.html#inst_tag_209263" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m1_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197797</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197805</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197812</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197819</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>197826</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
197796                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
197797     1/1          		if ( ! Sys_Clk_RstN )
197798     1/1          			Full &lt;= #1.0 ( 1'b0 );
197799     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
197800                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
197801                  	assign Sys_Pwr_WakeUp = 1'b0;
197802                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
197803                  	assign Tx_0 = RxInt_0;
197804                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
197805     1/1          		if ( ! Sys_Clk_RstN )
197806     1/1          			Reg_0 &lt;= #1.0 ( 32'b0 );
197807     1/1          		else if ( RxVld &amp; RxRdy )
197808     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
197809                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
197810                  	assign Tx_2 = RxInt_2;
197811                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
197812     1/1          		if ( ! Sys_Clk_RstN )
197813     1/1          			Reg_2 &lt;= #1.0 ( 1'b0 );
197814     1/1          		else if ( RxVld &amp; RxRdy )
197815     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
197816                  	assign RxInt_4 = Full ? Reg_4 : Rx_4;
197817                  	assign Tx_4 = RxInt_4;
197818                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
197819     1/1          		if ( ! Sys_Clk_RstN )
197820     1/1          			Reg_4 &lt;= #1.0 ( 4'b0 );
197821     1/1          		else if ( RxVld &amp; RxRdy )
197822     1/1          			Reg_4 &lt;= #1.0 ( Rx_4 );
                        MISSING_ELSE
197823                  	// synopsys translate_off
197824                  	// synthesis translate_off
197825                  	always @( posedge Sys_Clk )
197826     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
197827     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
197828     <font color = "grey">unreachable  </font>				dontStop = 0;
197829     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
197830     <font color = "grey">unreachable  </font>				if (!dontStop) begin
197831     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
197832     <font color = "grey">unreachable  </font>					$stop;
197833                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
197834                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_209263_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2180.html#inst_tag_209263" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m1_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197802
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197809
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197816
 EXPRESSION (Full ? Reg_4 : Rx_4)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_209263_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2180.html#inst_tag_209263" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m1_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">18</td>
<td class="rt">94.74 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">174</td>
<td class="rt">172</td>
<td class="rt">98.85 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">86</td>
<td class="rt">98.85 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">86</td>
<td class="rt">98.85 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">18</td>
<td class="rt">94.74 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">174</td>
<td class="rt">172</td>
<td class="rt">98.85 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">86</td>
<td class="rt">98.85 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">86</td>
<td class="rt">98.85 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_209263_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2180.html#inst_tag_209263" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m1_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">17</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197802</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197809</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197816</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197797</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197805</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197812</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197819</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197802     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197809     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197816     	assign RxInt_4 = Full ? Reg_4 : Rx_4;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197797     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
197798     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
197799     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197805     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
197806     			Reg_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
197807     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
197808     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197812     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
197813     			Reg_2 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
197814     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
197815     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197819     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
197820     			Reg_4 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
197821     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
197822     			Reg_4 <= #1.0 ( Rx_4 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_209265'>
<a name="inst_tag_209265_Line"></a>
<b>Line Coverage for Instance : <a href="mod2180.html#inst_tag_209265" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197797</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197805</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197812</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>197819</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>197826</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
197796                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
197797     1/1          		if ( ! Sys_Clk_RstN )
197798     1/1          			Full &lt;= #1.0 ( 1'b0 );
197799     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
197800                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
197801                  	assign Sys_Pwr_WakeUp = 1'b0;
197802                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
197803                  	assign Tx_0 = RxInt_0;
197804                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
197805     1/1          		if ( ! Sys_Clk_RstN )
197806     1/1          			Reg_0 &lt;= #1.0 ( 32'b0 );
197807     1/1          		else if ( RxVld &amp; RxRdy )
197808     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
197809                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
197810                  	assign Tx_2 = RxInt_2;
197811                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
197812     1/1          		if ( ! Sys_Clk_RstN )
197813     1/1          			Reg_2 &lt;= #1.0 ( 1'b0 );
197814     1/1          		else if ( RxVld &amp; RxRdy )
197815     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
197816                  	assign RxInt_4 = Full ? Reg_4 : Rx_4;
197817                  	assign Tx_4 = RxInt_4;
197818                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
197819     1/1          		if ( ! Sys_Clk_RstN )
197820     1/1          			Reg_4 &lt;= #1.0 ( 4'b0 );
197821     1/1          		else if ( RxVld &amp; RxRdy )
197822     1/1          			Reg_4 &lt;= #1.0 ( Rx_4 );
                        MISSING_ELSE
197823                  	// synopsys translate_off
197824                  	// synthesis translate_off
197825                  	always @( posedge Sys_Clk )
197826     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
197827     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
197828     <font color = "grey">unreachable  </font>				dontStop = 0;
197829     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
197830     <font color = "grey">unreachable  </font>				if (!dontStop) begin
197831     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
197832     <font color = "grey">unreachable  </font>					$stop;
197833                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
197834                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_209265_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2180.html#inst_tag_209265" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197802
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197809
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197816
 EXPRESSION (Full ? Reg_4 : Rx_4)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_209265_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2180.html#inst_tag_209265" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">18</td>
<td class="rt">94.74 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">174</td>
<td class="rt">172</td>
<td class="rt">98.85 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">86</td>
<td class="rt">98.85 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">86</td>
<td class="rt">98.85 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">18</td>
<td class="rt">94.74 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">174</td>
<td class="rt">172</td>
<td class="rt">98.85 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">86</td>
<td class="rt">98.85 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">86</td>
<td class="rt">98.85 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_209265_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2180.html#inst_tag_209265" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">17</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197802</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197809</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197816</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197797</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197805</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197812</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">197819</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197802     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197809     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197816     	assign RxInt_4 = Full ? Reg_4 : Rx_4;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197797     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
197798     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
197799     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197805     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
197806     			Reg_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
197807     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
197808     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197812     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
197813     			Reg_2 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
197814     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
197815     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197819     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
197820     			Reg_4 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
197821     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
197822     			Reg_4 <= #1.0 ( Rx_4 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_209260">
    <li>
      <a href="#inst_tag_209260_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_209260_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_209260_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_209260_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_209261">
    <li>
      <a href="#inst_tag_209261_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_209261_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_209261_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_209261_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_209262">
    <li>
      <a href="#inst_tag_209262_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_209262_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_209262_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_209262_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_209263">
    <li>
      <a href="#inst_tag_209263_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_209263_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_209263_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_209263_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_209264">
    <li>
      <a href="#inst_tag_209264_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_209264_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_209264_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_209264_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_209265">
    <li>
      <a href="#inst_tag_209265_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_209265_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_209265_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_209265_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_B_0f5d69ac_A320140">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
