<profile>

<section name = "Vivado HLS Report for 'CCLabel_preProcess'" level="0">
<item name = "Date">Mon Mar 06 15:02:56 2017
</item>
<item name = "Version">2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)</item>
<item name = "Project">ConnectedComponentLabeling_HLS</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">10.00, 8.67, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">66, 66, 66, 66, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">64, 64, 9, 8, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 106</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 88</column>
<column name="Register">-, -, 48, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_231_p2">+, 0, 0, 4, 4, 1</column>
<column name="lbImage_d0">Select, 0, 0, 1, 1, 1</column>
<column name="exitcond1_fu_225_p2">icmp, 0, 0, 5, 4, 5</column>
<column name="grp_fu_210_p2">icmp, 0, 0, 40, 32, 7</column>
<column name="tmp_2_1_fu_264_p2">or, 0, 0, 8, 6, 2</column>
<column name="tmp_2_2_fu_274_p2">or, 0, 0, 8, 6, 2</column>
<column name="tmp_2_3_fu_284_p2">or, 0, 0, 8, 6, 3</column>
<column name="tmp_2_4_fu_294_p2">or, 0, 0, 8, 6, 3</column>
<column name="tmp_2_5_fu_304_p2">or, 0, 0, 8, 6, 3</column>
<column name="tmp_2_6_fu_314_p2">or, 0, 0, 8, 6, 3</column>
<column name="tmp_2_s_fu_254_p2">or, 0, 0, 8, 6, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Image_r_Addr_A_orig">64, 9, 32, 288</column>
<column name="ap_NS_fsm">4, 11, 1, 11</column>
<column name="i_phi_fu_202_p4">4, 2, 4, 8</column>
<column name="i_reg_198">4, 2, 4, 8</column>
<column name="lbImage_address0">12, 9, 6, 54</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="exitcond1_reg_324">1, 0, 1, 0</column>
<column name="i_1_reg_328">4, 0, 4, 0</column>
<column name="i_reg_198">4, 0, 4, 0</column>
<column name="tmp_3_1_reg_354">3, 0, 64, 61</column>
<column name="tmp_3_2_reg_364">3, 0, 64, 61</column>
<column name="tmp_3_3_reg_374">3, 0, 64, 61</column>
<column name="tmp_3_4_reg_384">3, 0, 64, 61</column>
<column name="tmp_3_5_reg_394">3, 0, 64, 61</column>
<column name="tmp_3_6_reg_404">3, 0, 64, 61</column>
<column name="tmp_3_7_reg_414">3, 0, 64, 61</column>
<column name="tmp_3_reg_344">3, 0, 64, 61</column>
<column name="tmp_reg_333">3, 0, 6, 3</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, CCLabel_preProcess, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, CCLabel_preProcess, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, CCLabel_preProcess, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, CCLabel_preProcess, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, CCLabel_preProcess, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, CCLabel_preProcess, return value</column>
<column name="Image_r_Addr_A">out, 32, bram, Image_r, array</column>
<column name="Image_r_EN_A">out, 1, bram, Image_r, array</column>
<column name="Image_r_WEN_A">out, 4, bram, Image_r, array</column>
<column name="Image_r_Din_A">out, 32, bram, Image_r, array</column>
<column name="Image_r_Dout_A">in, 32, bram, Image_r, array</column>
<column name="lbImage_address0">out, 6, ap_memory, lbImage, array</column>
<column name="lbImage_ce0">out, 1, ap_memory, lbImage, array</column>
<column name="lbImage_we0">out, 1, ap_memory, lbImage, array</column>
<column name="lbImage_d0">out, 32, ap_memory, lbImage, array</column>
</table>
</item>
</section>
</profile>
