# ğŸ® Memory Game on FPGA (VHDL) + UART Python Logger â€” Nexys4 / Nexys A7 (Artix-7)

![FPGA](https://img.shields.io/badge/FPGA-Nexys4%20%2F%20Nexys%20A7-blue)
![VHDL](https://img.shields.io/badge/HDL-VHDL-8A2BE2)
![UART](https://img.shields.io/badge/Comm-UART-success)
![Python](https://img.shields.io/badge/Python-3.x-yellow)
![Vivado](https://img.shields.io/badge/Vivado-2024.2-orange)

A **memory game implemented on FPGA** in **VHDL** for **Nexys4 Artix-7 / Nexys A7**, using:
- âœ… **Pmod KYPD (4x4 keypad)** for input  
- âœ… **7-seg display (SSD)** for output (multiplexed)  
- âœ… **UART TX** to send results to PC  
- âœ… **Python logger** (timestamp + history + best score)

The FPGA generates a **pseudo-random digit sequence** (length depends on level), displays it **digit by digit**, then the player must re-enter the same sequence on the keypad.

---

## ğŸ“Œ Table of Contents
- [ğŸ¯ Game Idea](#-game-idea)
- [âœ… Features](#-features)
- [ğŸ§© Architecture](#-architecture)
- [ğŸ§  Game FSM](#-game-fsm)
- [ğŸ² Sequence Generator (LFSR)](#-sequence-generator-lfsr)
- [ğŸ”¢ SSD Display + Timing](#-ssd-display--timing)
- [âŒ¨ï¸ Keypad (Pmod KYPD)](#ï¸-keypad-pmod-kypd)
- [âœ… Check Logic (WIN/LOSE)](#-check-logic-winlose)
- [ğŸ”Œ UART + Python Logger](#-uart--python-logger)
- [ğŸ§° Hardware](#-hardware)
- [ğŸ§‘â€ğŸ’» Software / Tools](#-software--tools)
- [â–¶ï¸ How to Run](#ï¸-how-to-run)
- [ğŸ§ª Testing Scenarios](#-testing-scenarios)
- [ğŸ—‚ï¸ Repo Structure](#ï¸-repo-structure)
- [ğŸ—ºï¸ Roadmap](#ï¸-roadmap)
- [ğŸš€ Improvements](#-improvements)

---

## ğŸ¯ Game Idea

1. FPGA **generates** a digit sequence (length depends on the current level).
2. Sequence is **displayed** on the 7-seg, one digit at a time.
3. User re-enters the sequence on the **4x4 keypad**, in the same order.
4. If correct â†’ **WIN** â†’ next level (harder).
5. If incorrect â†’ **LOSE** â†’ same level, new sequence generated.
6. After every round, FPGA sends **level + result** over UART to the PC.
7. Python script logs everything with **timestamp** + **best score**.

Difficulty increases by:
- longer sequence length (higher level â†’ more digits)
- faster display (higher level â†’ shorter show time)

---

## âœ… Features

- **Game FSM** (stable control flow): generate â†’ show â†’ input â†’ check â†’ result  
- **Pseudo-random generator** using **16-bit LFSR**
- **SSD driver**: clean multiplexing (no flicker) + level-based timing
- **KYPD controller**: row/column scanning + debounce + `key_valid`
- **Edge-detect** in top module (`key_valid` rising edge = 1 press)
- **Element-by-element verification** for the entered sequence
- **UART TX**: sends `LEVEL` + `WIN/LOSE`
- **Python logger**: reads UART, timestamps, saves scores, tracks best score

---

## ğŸ§© Architecture

> Add your diagram to the repo and the README will show it automatically:

![Block Diagram](Diagrama_Block.png)

### ğŸ”— Top Integration
- `top_uart.vhd` â€” main Game FSM + module integration + UART messages

### ğŸ§± Modules
- `kypd_controller.vhd` â€” keypad scan + `key_valid` + `key_value`
- `random_digits_gen.vhd` â€” digit sequence generator (LFSR-based)
- `num_digits_select.vhd` â€” selects sequence length **N** based on level
- `ssd_divider.vhd` â€” timing: SSD mux clock + show period based on level
- `ssd.vhd` â€” 7-seg display driver (mux + decode digits/symbols)
- `uart_tx.vhd` â€” UART transmitter
- `game_log.py` â€” Python UART reader + score logger

---

## ğŸ§  Game FSM

Implemented with extra â€œhandshake-friendlyâ€ states for stability:

- **IDLE** â€” wait for start  
- **PRE_GEN** â€” 1-cycle buffer (signals settle, e.g. `num_digits`)  
- **GEN** â€” generate digits until `done_gen`  
- **TRIGGER_SSD** â€” one pulse to start showing sequence  
- **SHOW** â€” display sequence until `show_done`  
- **INPUT** â€” collect exactly **N** valid presses (edge-detect on `key_valid`)  
- **CHECK** â€” compare `seq_user[]` with `seq_gen[]`  
- **WIN** â€” show win symbol + send UART; next start â†’ level++  
- **LOSE** â€” show lose symbol + send UART; next start â†’ regenerate (same level)

---

## ğŸ² Sequence Generator (LFSR)

- **16-bit LFSR**, seed: `x"ACE1"`
- Taps polynomial:  
  **x^16 + x^14 + x^13 + x^11 + 1**

Each step:
1. Compute `lfsr_next`
2. Map bits â†’ digit **0..9**
3. Store into `seq_gen[i]` until **N digits** are generated

---

## ğŸ”¢ SSD Display + Timing

The SSD logic handles:
1) **Digit multiplexing** (stable, no flicker)  
2) Displaying the sequence **digit by digit**, speed depends on level

Example timing idea:
- `period = BASE_PERIOD - STEP_PERIOD * level`

Symbols:
- **WIN**: custom victory symbol (parallel lines / pattern)
- **LOSE**: `----` across all digits

---

## âŒ¨ï¸ Keypad (Pmod KYPD)

- Column scan (0..3), read rows  
- Press detected when row active under selected column

Outputs:
- `key_value` â€” decoded key/digit  
- `key_valid` â€” press detected

### âœ… Edge-detect (avoid duplicates)
In `top_uart.vhd`:
- store `key_valid_d` (previous)
- new press when: `key_valid=1` and `key_valid_d=0`

So holding a key wonâ€™t count multiple times.

---

## âœ… Check Logic (WIN/LOSE)

After exactly **N** digits entered:
- compare `seq_user[i]` with `seq_gen[i]` for `i = 0..N-1`
- all match â†’ **WIN**
- any mismatch â†’ **LOSE**

---

## ğŸ”Œ UART + Python Logger

After every round, FPGA transmits:
- **level**
- optionally: result (**WIN/LOSE**)

Example messages:
- `L: 5`
- `R: WIN`

Python reads serial, prints messages, and logs:
- timestamp
- level
- result
- best score

---

## ğŸ§° Hardware

- FPGA board: **Nexys4 Artix-7** or **Nexys A7**
- **Pmod KYPD** (4x4 keypad) connected to a PMOD (e.g. `JA`)
- UART to PC:
  - either **Pmod USB-UART**
  - or the boardâ€™s built-in UART (depending on setup)

---

## ğŸ§‘â€ğŸ’» Software / Tools

- **Vivado** (e.g. 2024.2)
- **Python 3.x**
- `pyserial`

Install:
```bash
pip install pyserial
