<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › include › mach-common › mach › highlander.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>highlander.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __ASM_SH_RENESAS_R7780RP_H</span>
<span class="cp">#define __ASM_SH_RENESAS_R7780RP_H</span>

<span class="cm">/* Box specific addresses.  */</span>
<span class="cp">#define PA_NORFLASH_ADDR	0x00000000</span>
<span class="cp">#define PA_NORFLASH_SIZE	0x04000000</span>

<span class="cp">#if defined(CONFIG_SH_R7780MP)</span>
<span class="cp">#define PA_BCR          0xa4000000      </span><span class="cm">/* FPGA */</span><span class="cp"></span>
<span class="cp">#define PA_SDPOW	(-1)</span>

<span class="cp">#define PA_IRLMSK       (PA_BCR+0x0000) </span><span class="cm">/* Interrupt Mask control */</span><span class="cp"></span>
<span class="cp">#define PA_IRLMON       (PA_BCR+0x0002) </span><span class="cm">/* Interrupt Status control */</span><span class="cp"></span>
<span class="cp">#define PA_IRLPRI1      (PA_BCR+0x0004) </span><span class="cm">/* Interrupt Priorty 1 */</span><span class="cp"></span>
<span class="cp">#define PA_IRLPRI2      (PA_BCR+0x0006) </span><span class="cm">/* Interrupt Priorty 2 */</span><span class="cp"></span>
<span class="cp">#define PA_IRLPRI3      (PA_BCR+0x0008) </span><span class="cm">/* Interrupt Priorty 3 */</span><span class="cp"></span>
<span class="cp">#define PA_IRLPRI4      (PA_BCR+0x000a) </span><span class="cm">/* Interrupt Priorty 4 */</span><span class="cp"></span>
<span class="cp">#define PA_RSTCTL       (PA_BCR+0x000c) </span><span class="cm">/* Reset Control */</span><span class="cp"></span>
<span class="cp">#define PA_PCIBD        (PA_BCR+0x000e) </span><span class="cm">/* PCI Board detect control */</span><span class="cp"></span>
<span class="cp">#define PA_PCICD        (PA_BCR+0x0010) </span><span class="cm">/* PCI Conector detect control */</span><span class="cp"></span>
<span class="cp">#define PA_EXTGIO       (PA_BCR+0x0016) </span><span class="cm">/* Extension GPIO Control */</span><span class="cp"></span>
<span class="cp">#define PA_IVDRMON      (PA_BCR+0x0018) </span><span class="cm">/* iVDR Moniter control */</span><span class="cp"></span>
<span class="cp">#define PA_IVDRCTL      (PA_BCR+0x001a) </span><span class="cm">/* iVDR control */</span><span class="cp"></span>
<span class="cp">#define PA_OBLED        (PA_BCR+0x001c) </span><span class="cm">/* On Board LED control */</span><span class="cp"></span>
<span class="cp">#define PA_OBSW         (PA_BCR+0x001e) </span><span class="cm">/* On Board Switch control */</span><span class="cp"></span>
<span class="cp">#define PA_AUDIOSEL     (PA_BCR+0x0020) </span><span class="cm">/* Sound Interface Select control */</span><span class="cp"></span>
<span class="cp">#define PA_EXTPLR       (PA_BCR+0x001e) </span><span class="cm">/* Extension Pin Polarity control */</span><span class="cp"></span>
<span class="cp">#define PA_TPCTL        (PA_BCR+0x0100) </span><span class="cm">/* Touch Panel Access control */</span><span class="cp"></span>
<span class="cp">#define PA_TPDCKCTL     (PA_BCR+0x0102) </span><span class="cm">/* Touch Panel Access data control */</span><span class="cp"></span>
<span class="cp">#define PA_TPCTLCLR     (PA_BCR+0x0104) </span><span class="cm">/* Touch Panel Access control */</span><span class="cp"></span>
<span class="cp">#define PA_TPXPOS       (PA_BCR+0x0106) </span><span class="cm">/* Touch Panel X position control */</span><span class="cp"></span>
<span class="cp">#define PA_TPYPOS       (PA_BCR+0x0108) </span><span class="cm">/* Touch Panel Y position control */</span><span class="cp"></span>
<span class="cp">#define PA_DBSW         (PA_BCR+0x0200) </span><span class="cm">/* Debug Board Switch control */</span><span class="cp"></span>
<span class="cp">#define PA_CFCTL        (PA_BCR+0x0300) </span><span class="cm">/* CF Timing control */</span><span class="cp"></span>
<span class="cp">#define PA_CFPOW        (PA_BCR+0x0302) </span><span class="cm">/* CF Power control */</span><span class="cp"></span>
<span class="cp">#define PA_CFCDINTCLR   (PA_BCR+0x0304) </span><span class="cm">/* CF Insert Interrupt clear */</span><span class="cp"></span>
<span class="cp">#define PA_SCSMR0       (PA_BCR+0x0400) </span><span class="cm">/* SCIF0 Serial mode control */</span><span class="cp"></span>
<span class="cp">#define PA_SCBRR0       (PA_BCR+0x0404) </span><span class="cm">/* SCIF0 Bit rate control */</span><span class="cp"></span>
<span class="cp">#define PA_SCSCR0       (PA_BCR+0x0408) </span><span class="cm">/* SCIF0 Serial control */</span><span class="cp"></span>
<span class="cp">#define PA_SCFTDR0      (PA_BCR+0x040c) </span><span class="cm">/* SCIF0 Send FIFO control */</span><span class="cp"></span>
<span class="cp">#define PA_SCFSR0       (PA_BCR+0x0410) </span><span class="cm">/* SCIF0 Serial status control */</span><span class="cp"></span>
<span class="cp">#define PA_SCFRDR0      (PA_BCR+0x0414) </span><span class="cm">/* SCIF0 Receive FIFO control */</span><span class="cp"></span>
<span class="cp">#define PA_SCFCR0       (PA_BCR+0x0418) </span><span class="cm">/* SCIF0 FIFO control */</span><span class="cp"></span>
<span class="cp">#define PA_SCTFDR0      (PA_BCR+0x041c) </span><span class="cm">/* SCIF0 Send FIFO data control */</span><span class="cp"></span>
<span class="cp">#define PA_SCRFDR0      (PA_BCR+0x0420) </span><span class="cm">/* SCIF0 Receive FIFO data control */</span><span class="cp"></span>
<span class="cp">#define PA_SCSPTR0      (PA_BCR+0x0424) </span><span class="cm">/* SCIF0 Serial Port control */</span><span class="cp"></span>
<span class="cp">#define PA_SCLSR0       (PA_BCR+0x0428) </span><span class="cm">/* SCIF0 Line Status control */</span><span class="cp"></span>
<span class="cp">#define PA_SCRER0       (PA_BCR+0x042c) </span><span class="cm">/* SCIF0 Serial Error control */</span><span class="cp"></span>
<span class="cp">#define PA_SCSMR1       (PA_BCR+0x0500) </span><span class="cm">/* SCIF1 Serial mode control */</span><span class="cp"></span>
<span class="cp">#define PA_SCBRR1       (PA_BCR+0x0504) </span><span class="cm">/* SCIF1 Bit rate control */</span><span class="cp"></span>
<span class="cp">#define PA_SCSCR1       (PA_BCR+0x0508) </span><span class="cm">/* SCIF1 Serial control */</span><span class="cp"></span>
<span class="cp">#define PA_SCFTDR1      (PA_BCR+0x050c) </span><span class="cm">/* SCIF1 Send FIFO control */</span><span class="cp"></span>
<span class="cp">#define PA_SCFSR1       (PA_BCR+0x0510) </span><span class="cm">/* SCIF1 Serial status control */</span><span class="cp"></span>
<span class="cp">#define PA_SCFRDR1      (PA_BCR+0x0514) </span><span class="cm">/* SCIF1 Receive FIFO control */</span><span class="cp"></span>
<span class="cp">#define PA_SCFCR1       (PA_BCR+0x0518) </span><span class="cm">/* SCIF1 FIFO control */</span><span class="cp"></span>
<span class="cp">#define PA_SCTFDR1      (PA_BCR+0x051c) </span><span class="cm">/* SCIF1 Send FIFO data control */</span><span class="cp"></span>
<span class="cp">#define PA_SCRFDR1      (PA_BCR+0x0520) </span><span class="cm">/* SCIF1 Receive FIFO data control */</span><span class="cp"></span>
<span class="cp">#define PA_SCSPTR1      (PA_BCR+0x0524) </span><span class="cm">/* SCIF1 Serial Port control */</span><span class="cp"></span>
<span class="cp">#define PA_SCLSR1       (PA_BCR+0x0528) </span><span class="cm">/* SCIF1 Line Status control */</span><span class="cp"></span>
<span class="cp">#define PA_SCRER1       (PA_BCR+0x052c) </span><span class="cm">/* SCIF1 Serial Error control */</span><span class="cp"></span>
<span class="cp">#define PA_SMCR         (PA_BCR+0x0600) </span><span class="cm">/* 2-wire Serial control */</span><span class="cp"></span>
<span class="cp">#define PA_SMSMADR      (PA_BCR+0x0602) </span><span class="cm">/* 2-wire Serial Slave control */</span><span class="cp"></span>
<span class="cp">#define PA_SMMR         (PA_BCR+0x0604) </span><span class="cm">/* 2-wire Serial Mode control */</span><span class="cp"></span>
<span class="cp">#define PA_SMSADR1      (PA_BCR+0x0606) </span><span class="cm">/* 2-wire Serial Address1 control */</span><span class="cp"></span>
<span class="cp">#define PA_SMTRDR1      (PA_BCR+0x0646) </span><span class="cm">/* 2-wire Serial Data1 control */</span><span class="cp"></span>
<span class="cp">#define PA_VERREG       (PA_BCR+0x0700) </span><span class="cm">/* FPGA Version Register */</span><span class="cp"></span>
<span class="cp">#define PA_POFF         (PA_BCR+0x0800) </span><span class="cm">/* System Power Off control */</span><span class="cp"></span>
<span class="cp">#define PA_PMR          (PA_BCR+0x0900) </span><span class="cm">/*  */</span><span class="cp"></span>

<span class="cp">#define IRLCNTR1        (PA_BCR + 0)    </span><span class="cm">/* Interrupt Control Register1 */</span><span class="cp"></span>
<span class="cp">#define IVDR_CK_ON	8		</span><span class="cm">/* iVDR Clock ON */</span><span class="cp"></span>

<span class="cp">#elif defined(CONFIG_SH_R7780RP)</span>
<span class="cp">#define PA_POFF		(-1)</span>

<span class="cp">#define PA_BCR		0xa5000000	</span><span class="cm">/* FPGA */</span><span class="cp"></span>
<span class="cp">#define	PA_IRLMSK	(PA_BCR+0x0000)	</span><span class="cm">/* Interrupt Mask control */</span><span class="cp"></span>
<span class="cp">#define PA_IRLMON	(PA_BCR+0x0002)	</span><span class="cm">/* Interrupt Status control */</span><span class="cp"></span>
<span class="cp">#define	PA_SDPOW	(PA_BCR+0x0004)	</span><span class="cm">/* SD Power control */</span><span class="cp"></span>
<span class="cp">#define	PA_RSTCTL	(PA_BCR+0x0006)	</span><span class="cm">/* Device Reset control */</span><span class="cp"></span>
<span class="cp">#define	PA_PCIBD	(PA_BCR+0x0008)	</span><span class="cm">/* PCI Board detect control */</span><span class="cp"></span>
<span class="cp">#define	PA_PCICD	(PA_BCR+0x000a)	</span><span class="cm">/* PCI Conector detect control */</span><span class="cp"></span>
<span class="cp">#define	PA_ZIGIO1	(PA_BCR+0x000c)	</span><span class="cm">/* Zigbee IO control 1 */</span><span class="cp"></span>
<span class="cp">#define	PA_ZIGIO2	(PA_BCR+0x000e)	</span><span class="cm">/* Zigbee IO control 2 */</span><span class="cp"></span>
<span class="cp">#define	PA_ZIGIO3	(PA_BCR+0x0010)	</span><span class="cm">/* Zigbee IO control 3 */</span><span class="cp"></span>
<span class="cp">#define	PA_ZIGIO4	(PA_BCR+0x0012)	</span><span class="cm">/* Zigbee IO control 4 */</span><span class="cp"></span>
<span class="cp">#define	PA_IVDRMON	(PA_BCR+0x0014)	</span><span class="cm">/* iVDR Moniter control */</span><span class="cp"></span>
<span class="cp">#define	PA_IVDRCTL	(PA_BCR+0x0016)	</span><span class="cm">/* iVDR control */</span><span class="cp"></span>
<span class="cp">#define PA_OBLED	(PA_BCR+0x0018)	</span><span class="cm">/* On Board LED control */</span><span class="cp"></span>
<span class="cp">#define PA_OBSW		(PA_BCR+0x001a)	</span><span class="cm">/* On Board Switch control */</span><span class="cp"></span>
<span class="cp">#define PA_AUDIOSEL	(PA_BCR+0x001c)	</span><span class="cm">/* Sound Interface Select control */</span><span class="cp"></span>
<span class="cp">#define PA_EXTPLR	(PA_BCR+0x001e)	</span><span class="cm">/* Extension Pin Polarity control */</span><span class="cp"></span>
<span class="cp">#define PA_TPCTL	(PA_BCR+0x0100)	</span><span class="cm">/* Touch Panel Access control */</span><span class="cp"></span>
<span class="cp">#define PA_TPDCKCTL	(PA_BCR+0x0102)	</span><span class="cm">/* Touch Panel Access data control */</span><span class="cp"></span>
<span class="cp">#define PA_TPCTLCLR	(PA_BCR+0x0104)	</span><span class="cm">/* Touch Panel Access control */</span><span class="cp"></span>
<span class="cp">#define PA_TPXPOS	(PA_BCR+0x0106)	</span><span class="cm">/* Touch Panel X position control */</span><span class="cp"></span>
<span class="cp">#define PA_TPYPOS	(PA_BCR+0x0108)	</span><span class="cm">/* Touch Panel Y position control */</span><span class="cp"></span>
<span class="cp">#define PA_DBDET	(PA_BCR+0x0200)	</span><span class="cm">/* Debug Board detect control */</span><span class="cp"></span>
<span class="cp">#define PA_DBDISPCTL	(PA_BCR+0x0202)	</span><span class="cm">/* Debug Board Dot timing control */</span><span class="cp"></span>
<span class="cp">#define PA_DBSW		(PA_BCR+0x0204)	</span><span class="cm">/* Debug Board Switch control */</span><span class="cp"></span>
<span class="cp">#define PA_CFCTL	(PA_BCR+0x0300)	</span><span class="cm">/* CF Timing control */</span><span class="cp"></span>
<span class="cp">#define PA_CFPOW	(PA_BCR+0x0302)	</span><span class="cm">/* CF Power control */</span><span class="cp"></span>
<span class="cp">#define PA_CFCDINTCLR	(PA_BCR+0x0304)	</span><span class="cm">/* CF Insert Interrupt clear */</span><span class="cp"></span>
<span class="cp">#define PA_SCSMR	(PA_BCR+0x0400)	</span><span class="cm">/* SCIF Serial mode control */</span><span class="cp"></span>
<span class="cp">#define PA_SCBRR	(PA_BCR+0x0402)	</span><span class="cm">/* SCIF Bit rate control */</span><span class="cp"></span>
<span class="cp">#define PA_SCSCR	(PA_BCR+0x0404)	</span><span class="cm">/* SCIF Serial control */</span><span class="cp"></span>
<span class="cp">#define PA_SCFDTR	(PA_BCR+0x0406)	</span><span class="cm">/* SCIF Send FIFO control */</span><span class="cp"></span>
<span class="cp">#define PA_SCFSR	(PA_BCR+0x0408)	</span><span class="cm">/* SCIF Serial status control */</span><span class="cp"></span>
<span class="cp">#define PA_SCFRDR	(PA_BCR+0x040a)	</span><span class="cm">/* SCIF Receive FIFO control */</span><span class="cp"></span>
<span class="cp">#define PA_SCFCR	(PA_BCR+0x040c)	</span><span class="cm">/* SCIF FIFO control */</span><span class="cp"></span>
<span class="cp">#define PA_SCFDR	(PA_BCR+0x040e)	</span><span class="cm">/* SCIF FIFO data control */</span><span class="cp"></span>
<span class="cp">#define PA_SCLSR	(PA_BCR+0x0412)	</span><span class="cm">/* SCIF Line Status control */</span><span class="cp"></span>
<span class="cp">#define PA_SMCR		(PA_BCR+0x0500)	</span><span class="cm">/* 2-wire Serial control */</span><span class="cp"></span>
<span class="cp">#define PA_SMSMADR	(PA_BCR+0x0502)	</span><span class="cm">/* 2-wire Serial Slave control */</span><span class="cp"></span>
<span class="cp">#define PA_SMMR		(PA_BCR+0x0504)	</span><span class="cm">/* 2-wire Serial Mode control */</span><span class="cp"></span>
<span class="cp">#define PA_SMSADR1	(PA_BCR+0x0506)	</span><span class="cm">/* 2-wire Serial Address1 control */</span><span class="cp"></span>
<span class="cp">#define PA_SMTRDR1	(PA_BCR+0x0546)	</span><span class="cm">/* 2-wire Serial Data1 control */</span><span class="cp"></span>
<span class="cp">#define PA_VERREG	(PA_BCR+0x0600)	</span><span class="cm">/* FPGA Version Register */</span><span class="cp"></span>

<span class="cp">#define PA_AX88796L	0xa5800400	</span><span class="cm">/* AX88796L Area */</span><span class="cp"></span>
<span class="cp">#define PA_SC1602BSLB	0xa6000000	</span><span class="cm">/* SC1602BSLB Area */</span><span class="cp"></span>
<span class="cp">#define PA_IDE_OFFSET	0x1f0		</span><span class="cm">/* CF IDE Offset */</span><span class="cp"></span>
<span class="cp">#define AX88796L_IO_BASE	0x1000	</span><span class="cm">/* AX88796L IO Base Address */</span><span class="cp"></span>

<span class="cp">#define IRLCNTR1	(PA_BCR + 0)	</span><span class="cm">/* Interrupt Control Register1 */</span><span class="cp"></span>

<span class="cp">#define IVDR_CK_ON	8		</span><span class="cm">/* iVDR Clock ON */</span><span class="cp"></span>

<span class="cp">#elif defined(CONFIG_SH_R7785RP)</span>
<span class="cp">#define PA_BCR		0xa4000000	</span><span class="cm">/* FPGA */</span><span class="cp"></span>
<span class="cp">#define PA_SDPOW	(-1)</span>

<span class="cp">#define	PA_PCISCR	(PA_BCR+0x0000)</span>
<span class="cp">#define PA_IRLPRA	(PA_BCR+0x0002)</span>
<span class="cp">#define	PA_IRLPRB	(PA_BCR+0x0004)</span>
<span class="cp">#define	PA_IRLPRC	(PA_BCR+0x0006)</span>
<span class="cp">#define	PA_IRLPRD	(PA_BCR+0x0008)</span>
<span class="cp">#define IRLCNTR1	(PA_BCR+0x0010)</span>
<span class="cp">#define	PA_IRLPRE	(PA_BCR+0x000a)</span>
<span class="cp">#define	PA_IRLPRF	(PA_BCR+0x000c)</span>
<span class="cp">#define	PA_EXIRLCR	(PA_BCR+0x000e)</span>
<span class="cp">#define	PA_IRLMCR1	(PA_BCR+0x0010)</span>
<span class="cp">#define	PA_IRLMCR2	(PA_BCR+0x0012)</span>
<span class="cp">#define	PA_IRLSSR1	(PA_BCR+0x0014)</span>
<span class="cp">#define	PA_IRLSSR2	(PA_BCR+0x0016)</span>
<span class="cp">#define PA_CFTCR	(PA_BCR+0x0100)</span>
<span class="cp">#define PA_CFPCR	(PA_BCR+0x0102)</span>
<span class="cp">#define PA_PCICR	(PA_BCR+0x0110)</span>
<span class="cp">#define PA_IVDRCTL	(PA_BCR+0x0112)</span>
<span class="cp">#define PA_IVDRSR	(PA_BCR+0x0114)</span>
<span class="cp">#define PA_PDRSTCR	(PA_BCR+0x0116)</span>
<span class="cp">#define PA_POFF		(PA_BCR+0x0120)</span>
<span class="cp">#define PA_LCDCR	(PA_BCR+0x0130)</span>
<span class="cp">#define PA_TPCR		(PA_BCR+0x0140)</span>
<span class="cp">#define PA_TPCKCR	(PA_BCR+0x0142)</span>
<span class="cp">#define PA_TPRSTR	(PA_BCR+0x0144)</span>
<span class="cp">#define PA_TPXPDR	(PA_BCR+0x0146)</span>
<span class="cp">#define PA_TPYPDR	(PA_BCR+0x0148)</span>
<span class="cp">#define PA_GPIOPFR	(PA_BCR+0x0150)</span>
<span class="cp">#define PA_GPIODR	(PA_BCR+0x0152)</span>
<span class="cp">#define PA_OBLED	(PA_BCR+0x0154)</span>
<span class="cp">#define PA_SWSR		(PA_BCR+0x0156)</span>
<span class="cp">#define PA_VERREG	(PA_BCR+0x0158)</span>
<span class="cp">#define PA_SMCR		(PA_BCR+0x0200)</span>
<span class="cp">#define PA_SMSMADR	(PA_BCR+0x0202)</span>
<span class="cp">#define PA_SMMR		(PA_BCR+0x0204)</span>
<span class="cp">#define PA_SMSADR1	(PA_BCR+0x0206)</span>
<span class="cp">#define PA_SMSADR32	(PA_BCR+0x0244)</span>
<span class="cp">#define PA_SMTRDR1	(PA_BCR+0x0246)</span>
<span class="cp">#define PA_SMTRDR16	(PA_BCR+0x0264)</span>
<span class="cp">#define PA_CU3MDR	(PA_BCR+0x0300)</span>
<span class="cp">#define PA_CU5MDR	(PA_BCR+0x0302)</span>
<span class="cp">#define PA_MMSR		(PA_BCR+0x0400)</span>

<span class="cp">#define IVDR_CK_ON	4		</span><span class="cm">/* iVDR Clock ON */</span><span class="cp"></span>
<span class="cp">#endif</span>

<span class="cp">#define HL_FPGA_IRQ_BASE	200</span>
<span class="cp">#define HL_NR_IRL		15</span>

<span class="cp">#define IRQ_AX88796		(HL_FPGA_IRQ_BASE + 0)</span>
<span class="cp">#define IRQ_CF			(HL_FPGA_IRQ_BASE + 1)</span>
<span class="cp">#define IRQ_PSW			(HL_FPGA_IRQ_BASE + 2)</span>
<span class="cp">#define IRQ_EXT0		(HL_FPGA_IRQ_BASE + 3)</span>
<span class="cp">#define IRQ_EXT1		(HL_FPGA_IRQ_BASE + 4)</span>
<span class="cp">#define IRQ_EXT2		(HL_FPGA_IRQ_BASE + 5)</span>
<span class="cp">#define IRQ_EXT3		(HL_FPGA_IRQ_BASE + 6)</span>
<span class="cp">#define IRQ_EXT4		(HL_FPGA_IRQ_BASE + 7)</span>
<span class="cp">#define IRQ_EXT5		(HL_FPGA_IRQ_BASE + 8)</span>
<span class="cp">#define IRQ_EXT6		(HL_FPGA_IRQ_BASE + 9)</span>
<span class="cp">#define IRQ_EXT7		(HL_FPGA_IRQ_BASE + 10)</span>
<span class="cp">#define IRQ_SMBUS		(HL_FPGA_IRQ_BASE + 11)</span>
<span class="cp">#define IRQ_TP			(HL_FPGA_IRQ_BASE + 12)</span>
<span class="cp">#define IRQ_RTC			(HL_FPGA_IRQ_BASE + 13)</span>
<span class="cp">#define IRQ_TH_ALERT		(HL_FPGA_IRQ_BASE + 14)</span>
<span class="cp">#define IRQ_SCIF0		(HL_FPGA_IRQ_BASE + 15)</span>
<span class="cp">#define IRQ_SCIF1		(HL_FPGA_IRQ_BASE + 16)</span>

<span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">highlander_plat_irq_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_SH_R7785RP</span>
<span class="kt">void</span> <span class="n">highlander_plat_pinmux_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="cp">#define highlander_plat_pinmux_setup()	do { } while (0)</span>
<span class="cp">#endif</span>

<span class="cp">#endif  </span><span class="cm">/* __ASM_SH_RENESAS_R7780RP */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
