
*** Running vivado
    with args -log gig_ethernet_pcs_pma_0.vds -m64 -mode batch -messageDb vivado.pb -source gig_ethernet_pcs_pma_0.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source gig_ethernet_pcs_pma_0.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7vx690tffg1761-2
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir {C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.cache/wt} [current_project]
# set_property parent.project_path {C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.xpr} [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property board_part xilinx.com:vc709:part0:1.0 [current_project]
# read_ip {{C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci}}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'gig_ethernet_pcs_pma_0' generated file not found 'c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'gig_ethernet_pcs_pma_0' generated file not found 'c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'gig_ethernet_pcs_pma_0' generated file not found 'c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'gig_ethernet_pcs_pma_0' generated file not found 'c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'gig_ethernet_pcs_pma_0' generated file not found 'c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_funcsim.vhdl'. Please regenerate to continue.
# set_property is_locked true [get_files {{C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci}}]
# catch { write_hwdef -file gig_ethernet_pcs_pma_0.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top gig_ethernet_pcs_pma_0 -part xc7vx690tffg1761-2 -mode out_of_context
Command: synth_design -top gig_ethernet_pcs_pma_0 -part xc7vx690tffg1761-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 253.543 ; gain = 94.414
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.v:89]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_support' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_support.v:64]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_block' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:89]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_v14_3' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:13262]
	Parameter C_ELABORATION_TRANSIENT_DIR bound to: BlankString - type: string 
	Parameter C_COMPONENT_NAME bound to: gig_ethernet_pcs_pma_0 - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_IS_SGMII bound to: 0 - type: bool 
	Parameter C_USE_TRANSCEIVER bound to: 1 - type: bool 
	Parameter C_HAS_TEMAC bound to: 1 - type: bool 
	Parameter C_USE_TBI bound to: 0 - type: bool 
	Parameter C_USE_LVDS bound to: 0 - type: bool 
	Parameter C_HAS_AN bound to: 1 - type: bool 
	Parameter C_HAS_MDIO bound to: 0 - type: bool 
	Parameter C_SGMII_PHY_MODE bound to: 0 - type: bool 
	Parameter C_DYNAMIC_SWITCHING bound to: 0 - type: bool 
	Parameter C_TRANSCEIVER_MODE bound to: A - type: string 
	Parameter C_SGMII_FABRIC_BUFFER bound to: 1 - type: bool 
	Parameter C_1588 bound to: 0 - type: integer 
	Parameter B_SHIFTER_ADDR bound to: 8'b01010000 
	Parameter RX_GT_NOMINAL_LATENCY bound to: 16'b0000000011010010 
	Parameter GT_RX_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPCS_PMA_GEN' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:11375]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_IS_SGMII bound to: 0 - type: bool 
	Parameter C_USE_TRANSCEIVER bound to: 1 - type: bool 
	Parameter C_HAS_TEMAC bound to: 1 - type: bool 
	Parameter C_USE_TBI bound to: 0 - type: bool 
	Parameter C_USE_LVDS bound to: 0 - type: bool 
	Parameter C_HAS_AN bound to: 1 - type: bool 
	Parameter C_HAS_MDIO bound to: 0 - type: bool 
	Parameter C_SGMII_PHY_MODE bound to: 0 - type: bool 
	Parameter C_DYNAMIC_SWITCHING bound to: 0 - type: bool 
	Parameter C_QSGMII bound to: 0 - type: bool 
	Parameter C_1588 bound to: 0 - type: integer 
	Parameter RX_GT_NOMINAL_LATENCY bound to: 16'b0000000011010010 
	Parameter B_SHIFTER_ADDR bound to: 8'b01010000 
	Parameter GT_RX_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:11385]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:11386]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:11387]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:11388]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:11486]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:11487]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:11488]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:11489]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:11490]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-113] binding component instance 'DELAY_RXDISPERR' to cell 'SRL16' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:11681]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-113] binding component instance 'DELAY_RXNOTINTABLE' to cell 'SRL16' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:11696]
	Parameter C_DYNAMIC_SWITCHING bound to: 0 - type: bool 
	Parameter C_IS_SGMII bound to: 0 - type: bool 
	Parameter C_SGMII_PHY_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'AUTO_NEG' declared at 'c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:6467' bound to instance 'AUTO_NEGOTIATION' of component 'AUTO_NEG' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:11908]
INFO: [Synth 8-638] synthesizing module 'AUTO_NEG__parameterized0' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:6559]
	Parameter C_DYNAMIC_SWITCHING bound to: 0 - type: bool 
	Parameter C_IS_SGMII bound to: 0 - type: bool 
	Parameter C_SGMII_PHY_MODE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'AUTO_NEG__parameterized0' (1#1) [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:6559]
	Parameter C_QSGMII bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'TX' declared at 'c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:2587' bound to instance 'TRANSMITTER' of component 'TX' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:11993]
INFO: [Synth 8-638] synthesizing module 'TX__parameterized0' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:2628]
	Parameter C_QSGMII bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'TX__parameterized0' (2#1) [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:2628]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:207' bound to instance 'SYNC_SIGNAL_DETECT' of component 'sync_block' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:12021]
INFO: [Synth 8-638] synthesizing module 'sync_block__parameterized0' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:223]
	Parameter INITIALISE bound to: 2'b00 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg1' to cell 'FD' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg2' to cell 'FD' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:266]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg3' to cell 'FD' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg4' to cell 'FD' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:286]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg5' to cell 'FD' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:296]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg6' to cell 'FD' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:306]
INFO: [Synth 8-256] done synthesizing module 'sync_block__parameterized0' (3#1) [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:223]
INFO: [Synth 8-3491] module 'SYNCHRONISE' declared at 'c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:7890' bound to instance 'SYNCHRONISATION' of component 'SYNCHRONISE' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:12030]
INFO: [Synth 8-638] synthesizing module 'SYNCHRONISE' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:7923]
INFO: [Synth 8-256] done synthesizing module 'SYNCHRONISE' (4#1) [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:7923]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_USE_TRANSCEIVER bound to: 1 - type: bool 
	Parameter C_USE_TBI bound to: 0 - type: bool 
	Parameter C_USE_LVDS bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'RX' declared at 'c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:3340' bound to instance 'RECEIVER' of component 'RX' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:12054]
INFO: [Synth 8-638] synthesizing module 'RX__parameterized0' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:3410]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_USE_TRANSCEIVER bound to: 1 - type: bool 
	Parameter C_USE_TBI bound to: 0 - type: bool 
	Parameter C_USE_LVDS bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'RX__parameterized0' (5#1) [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:3410]
INFO: [Synth 8-256] done synthesizing module 'GPCS_PMA_GEN' (6#1) [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:11375]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_v14_3' (7#1) [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:13262]
WARNING: [Synth 8-350] instance 'gig_ethernet_pcs_pma_0_core' of module 'gig_ethernet_pcs_pma_v14_3' requires 73 connections, but only 36 given [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_transceiver' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.v:63]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.v:62]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-638] synthesizing module 'FD' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:2773]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FD' (8#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:2773]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_sync_block' (9#1) [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.v:62]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_reset_wtd_timer' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_reset_wtd_timer.v:66]
	Parameter WAIT_TIME bound to: 24'b100011110000110100011000 
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_reset_wtd_timer' (10#1) [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_reset_wtd_timer.v:66]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_reset_sync' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.v:62]
	Parameter INITIALISE bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'FDP' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:2941]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'FDP' (11#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:2941]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_reset_sync' (12#1) [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.v:62]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard.v:72]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD_init' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_init.v:71]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
	Parameter RX_CDRLOCK_TIME bound to: 40000.000000 - type: float 
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD_multi_gt' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_multi_gt.v:72]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter QPLL_FBDIV_TOP bound to: 16 - type: integer 
	Parameter QPLL_FBDIV_IN bound to: 10'b0000100000 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD_GT' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gt.v:72]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter TXSYNC_OVRD_IN bound to: 1'b0 
	Parameter TXSYNC_MULTILANE_IN bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'GTHE2_CHANNEL' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3860]
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_SEQ_2_USE bound to: TRUE - type: string 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 2.0 - type: string 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter A_RXOSCALRESET bound to: 1'b0 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter IS_CLKRSVD0_INVERTED bound to: 1'b0 
	Parameter IS_CLKRSVD1_INVERTED bound to: 1'b0 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DMONITORCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_SIGVALIDCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter LOOPBACK_CFG bound to: 1'b0 
	Parameter RESET_POWERSAVE_DISABLE bound to: 1'b0 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXPI_CFG4 bound to: 1'b1 
	Parameter RXPI_CFG5 bound to: 1'b1 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSYNC_MULTILANE bound to: 1'b0 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_DFELPM_CFG1 bound to: 1'b0 
	Parameter RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter RX_DFE_AGC_OVRDEN bound to: 1'b1 
	Parameter RX_DFE_KL_LPM_KH_OVRDEN bound to: 1'b1 
	Parameter RX_DFE_KL_LPM_KL_OVRDEN bound to: 1'b1 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter TXOOB_CFG bound to: 1'b0 
	Parameter TXPI_CFG3 bound to: 1'b0 
	Parameter TXPI_CFG4 bound to: 1'b0 
	Parameter TXPI_GREY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXSYNC_MULTILANE bound to: 1'b0 
	Parameter TXSYNC_OVRD bound to: 1'b0 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter UCODEER_CLR bound to: 1'b0 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_H6_CFG bound to: 11'b00000100000 
	Parameter RX_DFE_H7_CFG bound to: 11'b00000100000 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RXLPM_HF_CFG bound to: 14'b00001000000000 
	Parameter RX_DEBUG_CFG bound to: 14'b00000000000000 
	Parameter TX_RXDETECT_CFG bound to: 14'b01100000110010 
	Parameter PMA_RSV4 bound to: 15'b000000000001000 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000010000 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000000010000000 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter RX_DFE_UT_CFG bound to: 17'b00011100000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011101010100011 
	Parameter TX_RXDETECT_PRECHARGE_TIME bound to: 17'b10101010111001100 
	Parameter RXLPM_LF_CFG bound to: 18'b001001000000000000 
	Parameter ADAPT_CFG0 bound to: 20'b00000000110000010000 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter RXPI_CFG0 bound to: 2'b00 
	Parameter RXPI_CFG1 bound to: 2'b00 
	Parameter RXPI_CFG2 bound to: 2'b00 
	Parameter RXPI_CFG3 bound to: 2'b11 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_DFE_AGC_CFG0 bound to: 2'b00 
	Parameter RX_DFE_KL_LPM_KH_CFG0 bound to: 2'b01 
	Parameter RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b10 
	Parameter TXPI_CFG0 bound to: 2'b00 
	Parameter TXPI_CFG1 bound to: 2'b00 
	Parameter TXPI_CFG2 bound to: 2'b00 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000000010000011000000 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b110000000000000000000010 
	Parameter RX_BIAS_CFG bound to: 24'b000011000000000000010000 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter CPLL_CFG bound to: 29'b00000101111000000011111011100 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter RXPI_CFG6 bound to: 3'b001 
	Parameter RX_DFE_AGC_CFG1 bound to: 3'b100 
	Parameter RX_DFE_KL_LPM_KH_CFG1 bound to: 3'b010 
	Parameter RX_DFE_KL_LPM_KL_CFG1 bound to: 3'b010 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter TERM_RCAL_OVRD bound to: 3'b000 
	Parameter TXPI_CFG5 bound to: 3'b100 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b000 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV2 bound to: 469762058 - type: integer 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter RX_DFE_KL_CFG bound to: 33'b001000001000000000000001100010000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter PMA_RSV5 bound to: 4'b0000 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RX_CM_TRIM bound to: 4'b1010 
	Parameter RX_DFELPM_CFG0 bound to: 4'b0110 
	Parameter RX_DFE_AGC_CFG2 bound to: 4'b0000 
	Parameter RX_DFE_KL_LPM_KH_CFG2 bound to: 4'b0010 
	Parameter RX_DFE_KL_LPM_KL_CFG2 bound to: 4'b0010 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter CFOK_CFG bound to: 42'b100100100000000000000001000000111010000000 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOSCALRESET_TIMEOUT bound to: 5'b00000 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter RX_DFE_ST_CFG bound to: 54'b000000111000010000000000000000000011000000000000111111 
	Parameter CFOK_CFG2 bound to: 6'b100000 
	Parameter CFOK_CFG3 bound to: 6'b100000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter TX_DEEMPH0 bound to: 6'b000000 
	Parameter TX_DEEMPH1 bound to: 6'b000000 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter RXCDR_CFG bound to: 83'b00000000000001000000000011111111110000010000000000011000010001000000000000000011000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b0001111111 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0110111100 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0001010000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0110111100 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0010110101 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ALIGN_COMMA_WORD bound to: 2 - type: integer 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_COR_MAX_LAT bound to: 36 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 33 - type: integer 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_LEN bound to: 2 - type: integer 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_UNDFLW bound to: 8 - type: integer 
	Parameter RXOUT_DIV bound to: 4 - type: integer 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter TXOUT_DIV bound to: 4 - type: integer 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GTHE2_CHANNEL' (13#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3860]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq.v:70]
	Parameter idle bound to: 3'b000 
	Parameter drp_rd bound to: 3'b001 
	Parameter wait_rd_data bound to: 3'b010 
	Parameter wr_16 bound to: 3'b011 
	Parameter wait_wr_done1 bound to: 3'b100 
	Parameter wait_pmareset bound to: 3'b101 
	Parameter wr_20 bound to: 3'b110 
	Parameter wait_wr_done2 bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq.v:196]
INFO: [Synth 8-226] default block is never used [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq.v:257]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq' (14#1) [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq.v:70]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_gtwizard_rxpmarst_seq' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxpmarst_seq.v:70]
	Parameter idle bound to: 3'b000 
	Parameter drp_rd bound to: 3'b001 
	Parameter wait_rd_data bound to: 3'b010 
	Parameter wr_16 bound to: 3'b011 
	Parameter wait_wr_done1 bound to: 3'b100 
	Parameter wait_pmareset bound to: 3'b101 
	Parameter wr_20 bound to: 3'b110 
	Parameter wait_wr_done2 bound to: 3'b111 
	Parameter wait_rxpmarst_low bound to: 3'b000 
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_reset_sync__parameterized0' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.v:62]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-638] synthesizing module 'FDP__parameterized0' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:2941]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDP__parameterized0' (14#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:2941]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_reset_sync__parameterized0' (14#1) [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.v:62]
WARNING: [Synth 8-151] case item 4'b0000 is unreachable [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxpmarst_seq.v:182]
WARNING: [Synth 8-151] case item 4'b0000 is unreachable [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxpmarst_seq.v:245]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_gtwizard_rxpmarst_seq' (15#1) [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxpmarst_seq.v:70]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (16#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD_GT' (17#1) [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gt.v:72]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD_multi_gt' (18#1) [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_multi_gt.v:72]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_TX_STARTUP_FSM' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.v:76]
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter TX_QPLL_USED bound to: FALSE - type: string 
	Parameter RX_QPLL_USED bound to: FALSE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
	Parameter INIT bound to: 4'b0000 
	Parameter ASSERT_ALL_RESETS bound to: 4'b0001 
	Parameter WAIT_FOR_PLL_LOCK bound to: 4'b0010 
	Parameter RELEASE_PLL_RESET bound to: 4'b0011 
	Parameter WAIT_FOR_TXOUTCLK bound to: 4'b0100 
	Parameter RELEASE_MMCM_RESET bound to: 4'b0101 
	Parameter WAIT_FOR_TXUSRCLK bound to: 4'b0110 
	Parameter WAIT_RESET_DONE bound to: 4'b0111 
	Parameter DO_PHASE_ALIGNMENT bound to: 4'b1000 
	Parameter RESET_FSM_DONE bound to: 4'b1001 
	Parameter MMCM_LOCK_CNT_MAX bound to: 1024 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 100 - type: integer 
	Parameter WAIT_MAX bound to: 110 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 400000 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 20000 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 100000 - type: integer 
	Parameter WAIT_1us_CYCLES bound to: 200 - type: integer 
	Parameter WAIT_1us bound to: 210 - type: integer 
	Parameter WAIT_TIME_MAX bound to: 2000 - type: integer 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 86784 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_TX_STARTUP_FSM' (19#1) [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.v:76]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_RX_STARTUP_FSM' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.v:75]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EQ_MODE bound to: DFE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: FALSE - type: string 
	Parameter RX_QPLL_USED bound to: FALSE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
	Parameter INIT bound to: 4'b0000 
	Parameter ASSERT_ALL_RESETS bound to: 4'b0001 
	Parameter WAIT_FOR_PLL_LOCK bound to: 4'b0010 
	Parameter RELEASE_PLL_RESET bound to: 4'b0011 
	Parameter VERIFY_RECCLK_STABLE bound to: 4'b0100 
	Parameter RELEASE_MMCM_RESET bound to: 4'b0101 
	Parameter WAIT_FOR_RXUSRCLK bound to: 4'b0110 
	Parameter WAIT_RESET_DONE bound to: 4'b0111 
	Parameter DO_PHASE_ALIGNMENT bound to: 4'b1000 
	Parameter MONITOR_DATA_VALID bound to: 4'b1001 
	Parameter FSM_DONE bound to: 4'b1010 
	Parameter MMCM_LOCK_CNT_MAX bound to: 1024 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 100 - type: integer 
	Parameter WAIT_MAX bound to: 110 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 600000 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 20000 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 100000 - type: integer 
	Parameter WAIT_TIMEOUT_1us bound to: 200 - type: integer 
	Parameter WAIT_TIMEOUT_100us bound to: 20000 - type: integer 
	Parameter WAIT_TIME_MAX bound to: 2000 - type: integer 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 5000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_RX_STARTUP_FSM' (20#1) [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.v:75]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD_init' (21#1) [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_init.v:71]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD' (22#1) [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard.v:72]
WARNING: [Synth 8-350] instance 'gtwizard_inst' of module 'gig_ethernet_pcs_pma_0_GTWIZARD' requires 86 connections, but only 85 given [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.v:461]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_transceiver' (23#1) [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.v:63]
INFO: [Synth 8-638] synthesizing module 'BUFMR' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:848]
INFO: [Synth 8-256] done synthesizing module 'BUFMR' (24#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:848]
INFO: [Synth 8-638] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:873]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: VIRTEX4 - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFR' (25#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:873]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_block' (26#1) [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:89]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_clocking' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_clocking.v:63]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10380]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (27#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10380]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15990]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 16.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 16.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (28#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15990]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_clocking' (29#1) [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_clocking.v:63]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_resets' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_resets.v:63]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_resets.v:74]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_resets' (30#1) [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_resets.v:63]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_gt_common' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_gt_common.v:70]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter QPLL_FBDIV_TOP bound to: 16 - type: integer 
	Parameter QPLL_FBDIV_IN bound to: 10'b0000100000 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'GTHE2_COMMON' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:4694]
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 2.0 - type: string 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_RP_COMP bound to: 1'b0 
	Parameter QPLL_LOCK_CFG bound to: 16'b0000010111101000 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter QPLL_VTRL_RESET bound to: 2'b00 
	Parameter RCAL_CFG bound to: 2'b00 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_CFG bound to: 27'b000010010000000000111000111 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter COMMON_CFG bound to: 28 - type: integer 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b1111 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000001010000 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_FBDIV bound to: 10'b0000100000 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GTHE2_COMMON' (31#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:4694]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_gt_common' (32#1) [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_gt_common.v:70]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_support' (33#1) [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_support.v:64]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0' (34#1) [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.v:89]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 298.520 ; gain = 139.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:link_timer_basex[8] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:link_timer_basex[7] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:link_timer_basex[6] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:link_timer_basex[5] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:link_timer_basex[4] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:link_timer_basex[3] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:link_timer_basex[2] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:link_timer_basex[1] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:link_timer_basex[0] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:link_timer_sgmii[8] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:link_timer_sgmii[7] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:link_timer_sgmii[6] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:link_timer_sgmii[5] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:link_timer_sgmii[4] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:link_timer_sgmii[3] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:link_timer_sgmii[2] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:link_timer_sgmii[1] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:link_timer_sgmii[0] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:gtx_clk to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:rx_code_group0[9] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:rx_code_group0[8] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:rx_code_group0[7] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:rx_code_group0[6] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:rx_code_group0[5] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:rx_code_group0[4] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:rx_code_group0[3] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:rx_code_group0[2] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:rx_code_group0[1] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:rx_code_group0[0] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:rx_code_group1[9] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:rx_code_group1[8] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:rx_code_group1[7] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:rx_code_group1[6] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:rx_code_group1[5] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:rx_code_group1[4] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:rx_code_group1[3] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:rx_code_group1[2] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:rx_code_group1[1] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:rx_code_group1[0] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:pma_rx_clk0 to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:pma_rx_clk1 to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:phyad[4] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:phyad[3] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:phyad[2] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:phyad[1] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:phyad[0] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:mdc to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:mdio_in to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:an_adv_config_val to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:configuration_valid to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:basex_or_sgmii to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:drp_dclk to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:drp_gnt to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:drp_drdy to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:drp_do[15] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:drp_do[14] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:drp_do[13] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:drp_do[12] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:drp_do[11] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:drp_do[10] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:drp_do[9] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:drp_do[8] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:drp_do[7] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:drp_do[6] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:drp_do[5] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:drp_do[4] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:drp_do[3] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:drp_do[2] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:drp_do[1] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:drp_do[0] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:systemtimer_s_field[47] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:systemtimer_s_field[46] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:systemtimer_s_field[45] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:systemtimer_s_field[44] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:systemtimer_s_field[43] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:systemtimer_s_field[42] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:systemtimer_s_field[41] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:systemtimer_s_field[40] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:systemtimer_s_field[39] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:systemtimer_s_field[38] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:systemtimer_s_field[37] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:systemtimer_s_field[36] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:systemtimer_s_field[35] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:systemtimer_s_field[34] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:systemtimer_s_field[33] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:systemtimer_s_field[32] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:systemtimer_s_field[31] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:systemtimer_s_field[30] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:systemtimer_s_field[29] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:systemtimer_s_field[28] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:systemtimer_s_field[27] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:systemtimer_s_field[26] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:systemtimer_s_field[25] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:systemtimer_s_field[24] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:systemtimer_s_field[23] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:systemtimer_s_field[22] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:systemtimer_s_field[21] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:systemtimer_s_field[20] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:systemtimer_s_field[19] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Synth 8-3295] tying undriven pin gig_ethernet_pcs_pma_0_core:systemtimer_s_field[18] to constant 0 [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v:213]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 298.520 ; gain = 139.391
---------------------------------------------------------------------------------
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/pcs_pma_block_i/rxrecclkbufr' of type 'BUFR' is 'VIRTEX4'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 172 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_ooc.xdc]
Finished Parsing XDC File [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_ooc.xdc]
Parsing XDC File [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc]
Finished Parsing XDC File [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc]
Parsing XDC File [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc]
Finished Parsing XDC File [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 170 instances were transformed.
  FD => FDRE: 126 instances
  FDP => FDPE: 42 instances
  SRL16 => SRL16E: 2 instances

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 799.430 ; gain = 1.195
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 799.430 ; gain = 640.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 799.430 ; gain = 640.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 799.430 ; gain = 640.301
---------------------------------------------------------------------------------
ROM "XMIT_CONFIG_INT" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "EXT_CODE" won't be mapped to RAM because it is too sparse.
ROM "XMIT_CONFIG_INT" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "EXT_CODE" won't be mapped to RAM because it is too sparse.
ROM "CONFIG_DATA" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "TX_CONFIG" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "C1_OR_C2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "TXDATA" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'SYNCHRONISE'
ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "NEXT_STATE" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "NEXT_STATE" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "NEXT_STATE" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "RX_CONFIG_REG_NULL" won't be mapped to RAM because it is too sparse.
ROM "MR_AN_COMPLETE" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "TX_CONFIG_REG_INT" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "TX_CONFIG_VALID" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "TOGGLE_TX" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "BASE_OR_NP" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "BASE_OR_NP" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "MASK_RUDI_BUFERR" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-802] inferred FSM for state register 'USE_ROCKET_IO.TX_RST_SM_reg' in module 'GPCS_PMA_GEN'
INFO: [Synth 8-802] inferred FSM for state register 'USE_ROCKET_IO.RX_RST_SM_reg' in module 'GPCS_PMA_GEN'
ROM "MGT_TX_RESET_INT" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "TX_RST_SM" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "MGT_RX_RESET_INT" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "RX_RST_SM" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'gig_ethernet_pcs_pma_0_TX_STARTUP_FSM'
ROM "init_wait_count" won't be mapped to RAM because it is too sparse.
ROM "init_wait_done" won't be mapped to RAM because it is too sparse.
ROM "time_out_counter" won't be mapped to RAM because address size (19) is larger than maximum supported(18) 
ROM "time_out_2ms" won't be mapped to RAM because address size (19) is larger than maximum supported(18) 
ROM "time_tlock_max" won't be mapped to RAM because address size (19) is larger than maximum supported(18) 
ROM "time_out_500us" won't be mapped to RAM because address size (19) is larger than maximum supported(18) 
ROM "wait_bypass_count" won't be mapped to RAM because it is too sparse.
ROM "time_out_wait_bypass" won't be mapped to RAM because it is too sparse.
ROM "TXUSERRDY" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "gttxreset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "MMCM_RESET" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "tx_fsm_reset_done_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "CPLL_RESET" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reset_time_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "run_phase_alignment_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'RXLPMLFHOLD_reg' into 'QPLL_RESET_reg' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.v:510]
INFO: [Synth 8-4471] merging register 'RXLPMHFHOLD_reg' into 'QPLL_RESET_reg' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.v:511]
INFO: [Synth 8-4471] merging register 'recclk_mon_count_reset_reg' into 'adapt_count_reset_reg' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.v:506]
INFO: [Synth 8-4471] merging register 'RXDFELFHOLD_reg' into 'RXDFEAGCHOLD_reg' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.v:509]
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'gig_ethernet_pcs_pma_0_RX_STARTUP_FSM'
ROM "adapt_count" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "time_out_adapt" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "init_wait_count" won't be mapped to RAM because it is too sparse.
ROM "init_wait_done" won't be mapped to RAM because it is too sparse.
ROM "time_out_1us" won't be mapped to RAM because address size (19) is larger than maximum supported(18) 
ROM "time_out_100us" won't be mapped to RAM because address size (19) is larger than maximum supported(18) 
ROM "wait_bypass_count" won't be mapped to RAM because it is too sparse.
ROM "time_out_wait_bypass" won't be mapped to RAM because it is too sparse.
ROM "retry_counter_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "gtrxreset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "mmcm_reset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "CPLL_RESET" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "run_phase_alignment_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rx_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "gt0_rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "gt0_rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'SYNCHRONISE'
INFO: [Synth 8-3354] encoded FSM with state register 'USE_ROCKET_IO.RX_RST_SM_reg' using encoding 'sequential' in module 'GPCS_PMA_GEN'
INFO: [Synth 8-3354] encoded FSM with state register 'USE_ROCKET_IO.TX_RST_SM_reg' using encoding 'sequential' in module 'GPCS_PMA_GEN'
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'gig_ethernet_pcs_pma_0_TX_STARTUP_FSM'
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'gig_ethernet_pcs_pma_0_RX_STARTUP_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 799.430 ; gain = 640.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 15    
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 18    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 25    
	                1 Bit    Registers := 247   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   5 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 14    
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  31 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  15 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 15    
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 126   
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 9     
	  11 Input      1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gig_ethernet_pcs_pma_0 
Detailed RTL Component Info : 
Module TX__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 2     
Module sync_block__parameterized0 
Detailed RTL Component Info : 
Module SYNCHRONISE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  31 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module RX__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 61    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
Module AUTO_NEG__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 5     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 57    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 38    
	   3 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module GPCS_PMA_GEN 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	  15 Input      1 Bit        Muxes := 2     
Module gig_ethernet_pcs_pma_v14_3 
Detailed RTL Component Info : 
Module gig_ethernet_pcs_pma_0_sync_block 
Detailed RTL Component Info : 
Module gig_ethernet_pcs_pma_0_reset_wtd_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gig_ethernet_pcs_pma_0_reset_sync 
Detailed RTL Component Info : 
Module gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module gig_ethernet_pcs_pma_0_reset_sync__parameterized0 
Detailed RTL Component Info : 
Module gig_ethernet_pcs_pma_0_gtwizard_rxpmarst_seq 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 5     
Module gig_ethernet_pcs_pma_0_GTWIZARD_GT 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module gig_ethernet_pcs_pma_0_GTWIZARD_multi_gt 
Detailed RTL Component Info : 
Module gig_ethernet_pcs_pma_0_TX_STARTUP_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	  10 Input      1 Bit        Muxes := 17    
Module gig_ethernet_pcs_pma_0_RX_STARTUP_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	  11 Input      1 Bit        Muxes := 21    
Module gig_ethernet_pcs_pma_0_GTWIZARD_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gig_ethernet_pcs_pma_0_GTWIZARD 
Detailed RTL Component Info : 
Module gig_ethernet_pcs_pma_0_transceiver 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module gig_ethernet_pcs_pma_0_block 
Detailed RTL Component Info : 
Module gig_ethernet_pcs_pma_0_clocking 
Detailed RTL Component Info : 
Module gig_ethernet_pcs_pma_0_resets 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module gig_ethernet_pcs_pma_0_gt_common 
Detailed RTL Component Info : 
Module gig_ethernet_pcs_pma_0_support 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 799.430 ; gain = 640.301
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_PAGE_RX_CLEAR_REG1_reg' into 'gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_NP_LOADED_SET_REG1_reg' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:7283]
INFO: [Synth 8-4471] merging register 'gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_PAGE_RX_CLEAR_REG2_reg' into 'gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_NP_LOADED_SET_REG2_reg' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:7284]
INFO: [Synth 8-4471] merging register 'gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/CLEAR_STATUS_REG1_reg' into 'gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_NP_LOADED_SET_REG1_reg' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:7534]
INFO: [Synth 8-4471] merging register 'gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/CLEAR_STATUS_REG2_reg' into 'gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_NP_LOADED_SET_REG2_reg' [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v14_3/hdl/gig_ethernet_pcs_pma_v14_3_rfs.vhd:7535]
ROM "gpcs_pma_inst/TRANSMITTER/EXT_CODE" won't be mapped to RAM because it is too sparse.
ROM "gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR" won't be mapped to RAM because it is too sparse.
ROM "gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_NULL" won't be mapped to RAM because it is too sparse.
ROM "inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count" won't be mapped to RAM because it is too sparse.
ROM "inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done" won't be mapped to RAM because it is too sparse.
ROM "inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter" won't be mapped to RAM because address size (19) is larger than maximum supported(18) 
ROM "inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_2ms" won't be mapped to RAM because address size (19) is larger than maximum supported(18) 
ROM "inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_tlock_max" won't be mapped to RAM because address size (19) is larger than maximum supported(18) 
ROM "inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_500us" won't be mapped to RAM because address size (19) is larger than maximum supported(18) 
ROM "inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count" won't be mapped to RAM because it is too sparse.
ROM "inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass" won't be mapped to RAM because it is too sparse.
ROM "inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count" won't be mapped to RAM because it is too sparse.
ROM "inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done" won't be mapped to RAM because it is too sparse.
ROM "inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_100us" won't be mapped to RAM because address size (19) is larger than maximum supported(18) 
ROM "inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_1us" won't be mapped to RAM because address size (19) is larger than maximum supported(18) 
ROM "inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_adapt" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count" won't be mapped to RAM because it is too sparse.
ROM "inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass" won't be mapped to RAM because it is too sparse.
ROM "inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 799.430 ; gain = 640.301
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 799.430 ; gain = 640.301

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_2ms_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/pcs_pma_block_i/transceiver_inst/rxrundisp_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync6 )
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst/reset_sync1 ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst/reset_sync2 ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst/reset_sync3 ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst/reset_sync4 ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst/reset_sync5 ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst/reset_sync6 ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync1 ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync2 ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync3 ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync4 ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync5 ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync6 ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_RXPMARESETDONE/data_sync_reg1 ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_RXPMARESETDONE/data_sync_reg2 ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_RXPMARESETDONE/data_sync_reg3 ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_RXPMARESETDONE/data_sync_reg4 ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_RXPMARESETDONE/data_sync_reg5 ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_RXPMARESETDONE/data_sync_reg6 ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rxpmareset_s_reg ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rxpmareset_ss_reg ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/state_reg[2] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/state_reg[1] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/state_reg[0] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rxpmareset_o_reg ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/drp_busy_i1_reg ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/flag_reg ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/drp_busy_i2_reg ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[15] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[14] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[13] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[12] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[11] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[10] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[9] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[8] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[7] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[6] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[5] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[4] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[3] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[2] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[1] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[0] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[15] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[14] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[13] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[12] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[11] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[10] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[9] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[8] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[7] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[6] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[5] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[4] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[3] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[2] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[1] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[0] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_2ms_reg ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/recclk_mon_restart_count_reg[1] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/recclk_mon_restart_count_reg[0] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/pll_reset_asserted_reg ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/rxrundisp_reg_reg[1] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/rxrundisp_reg_reg[0] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/rxrundisp_double_reg[1] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/rxrundisp_double_reg[0] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/rxrundisp_reg ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[1] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[0] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[0] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
INFO: [Synth 8-3332] Sequential element (\inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/state_reg[3] ) is unused and will be removed from module gig_ethernet_pcs_pma_0.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 799.430 ; gain = 640.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 799.430 ; gain = 640.301
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 799.430 ; gain = 640.301

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 799.430 ; gain = 640.301
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 799.430 ; gain = 640.301
---------------------------------------------------------------------------------
INFO: [Synth 8-139] cannot merge instances \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  and \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  and \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1  and \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1  and \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1  because of non-equivalent assertions
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 799.430 ; gain = 640.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\gpcs_pma_inst/RECEIVER/RX_INVALID_REG1_reg ) is unused and will be removed from module gig_ethernet_pcs_pma_v14_3.
INFO: [Synth 8-3332] Sequential element (\gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_reg[15] ) is unused and will be removed from module gig_ethernet_pcs_pma_v14_3.
INFO: [Synth 8-3332] Sequential element (\gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_reg[12] ) is unused and will be removed from module gig_ethernet_pcs_pma_v14_3.
INFO: [Synth 8-3332] Sequential element (\gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_reg[11] ) is unused and will be removed from module gig_ethernet_pcs_pma_v14_3.
INFO: [Synth 8-3332] Sequential element (\gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_reg[7] ) is unused and will be removed from module gig_ethernet_pcs_pma_v14_3.
INFO: [Synth 8-3332] Sequential element (\gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_reg[1] ) is unused and will be removed from module gig_ethernet_pcs_pma_v14_3.
INFO: [Synth 8-3332] Sequential element (\gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_NP_LOADED_reg ) is unused and will be removed from module gig_ethernet_pcs_pma_v14_3.
INFO: [Synth 8-3332] Sequential element (\gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[10] ) is unused and will be removed from module gig_ethernet_pcs_pma_v14_3.
INFO: [Synth 8-3332] Sequential element (\gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[9] ) is unused and will be removed from module gig_ethernet_pcs_pma_v14_3.
INFO: [Synth 8-3332] Sequential element (\gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[6] ) is unused and will be removed from module gig_ethernet_pcs_pma_v14_3.
INFO: [Synth 8-3332] Sequential element (\gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[4] ) is unused and will be removed from module gig_ethernet_pcs_pma_v14_3.
INFO: [Synth 8-3332] Sequential element (\gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[3] ) is unused and will be removed from module gig_ethernet_pcs_pma_v14_3.
INFO: [Synth 8-3332] Sequential element (\gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[2] ) is unused and will be removed from module gig_ethernet_pcs_pma_v14_3.
INFO: [Synth 8-3332] Sequential element (\gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[1] ) is unused and will be removed from module gig_ethernet_pcs_pma_v14_3.
INFO: [Synth 8-3332] Sequential element (\gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[0] ) is unused and will be removed from module gig_ethernet_pcs_pma_v14_3.
INFO: [Synth 8-3332] Sequential element (\gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[10] ) is unused and will be removed from module gig_ethernet_pcs_pma_v14_3.
INFO: [Synth 8-3332] Sequential element (\gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[9] ) is unused and will be removed from module gig_ethernet_pcs_pma_v14_3.
INFO: [Synth 8-3332] Sequential element (\gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[6] ) is unused and will be removed from module gig_ethernet_pcs_pma_v14_3.
INFO: [Synth 8-3332] Sequential element (\gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[4] ) is unused and will be removed from module gig_ethernet_pcs_pma_v14_3.
INFO: [Synth 8-3332] Sequential element (\gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[3] ) is unused and will be removed from module gig_ethernet_pcs_pma_v14_3.
INFO: [Synth 8-3332] Sequential element (\gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[2] ) is unused and will be removed from module gig_ethernet_pcs_pma_v14_3.
INFO: [Synth 8-3332] Sequential element (\gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[1] ) is unused and will be removed from module gig_ethernet_pcs_pma_v14_3.
INFO: [Synth 8-3332] Sequential element (\gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[0] ) is unused and will be removed from module gig_ethernet_pcs_pma_v14_3.
INFO: [Synth 8-3332] Sequential element (\gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/BASE_OR_NP_reg ) is unused and will be removed from module gig_ethernet_pcs_pma_v14_3.
INFO: [Synth 8-3332] Sequential element (\gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/SGMII_PHY_STATUS_reg ) is unused and will be removed from module gig_ethernet_pcs_pma_v14_3.
INFO: [Synth 8-3332] Sequential element (\gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/SGMII_SPEED_reg[1] ) is unused and will be removed from module gig_ethernet_pcs_pma_v14_3.
INFO: [Synth 8-3332] Sequential element (\gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/SGMII_SPEED_reg[0] ) is unused and will be removed from module gig_ethernet_pcs_pma_v14_3.
INFO: [Synth 8-3332] Sequential element (\gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_NP_LOADED_SET_REG1_reg ) is unused and will be removed from module gig_ethernet_pcs_pma_v14_3.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-139] cannot merge instances \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  and \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  and \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1  and \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1  and \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  and \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  and \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1  and \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1  and \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  and \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  and \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1  and \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1  and \inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1  because of non-equivalent assertions
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 799.430 ; gain = 640.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 799.430 ; gain = 640.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 799.430 ; gain = 640.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 799.430 ; gain = 640.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+---------------------------+------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                | RTL Name                                                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------+------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|gig_ethernet_pcs_pma_v14_3 | gpcs_pma_inst/RECEIVER/RXDATA_REG5_reg[7]                                                                  | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|gig_ethernet_pcs_pma_0     | inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[95]     | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|gig_ethernet_pcs_pma_0     | inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[127] | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
+---------------------------+------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     4|
|2     |BUFMR         |     1|
|3     |BUFR          |     1|
|4     |CARRY4        |    54|
|5     |GTHE2_CHANNEL |     1|
|6     |GTHE2_COMMON  |     1|
|7     |IBUFDS_GTE2   |     1|
|8     |LUT1          |   203|
|9     |LUT2          |    54|
|10    |LUT3          |   129|
|11    |LUT4          |   129|
|12    |LUT5          |   108|
|13    |LUT6          |   180|
|14    |MMCME2_ADV    |     1|
|15    |MUXCY_L       |    11|
|16    |MUXF7         |     5|
|17    |SRL16         |     2|
|18    |SRL16E        |     8|
|19    |SRLC32E       |     7|
|20    |XORCY         |    12|
|21    |FD            |   120|
|22    |FDCE          |    44|
|23    |FDP           |    30|
|24    |FDPE          |     6|
|25    |FDRE          |   729|
|26    |FDSE          |    37|
+------+--------------+------+

Report Instance Areas: 
+------+-------------------------------------------+----------------------------------------------+------+
|      |Instance                                   |Module                                        |Cells |
+------+-------------------------------------------+----------------------------------------------+------+
|1     |top                                        |                                              |  1878|
|2     |  inst                                     |gig_ethernet_pcs_pma_0_support                |  1878|
|3     |    core_clocking_i                        |gig_ethernet_pcs_pma_0_clocking               |     6|
|4     |    core_gt_common_i                       |gig_ethernet_pcs_pma_0_gt_common              |     1|
|5     |    core_resets_i                          |gig_ethernet_pcs_pma_0_resets                 |     4|
|6     |    pcs_pma_block_i                        |gig_ethernet_pcs_pma_0_block                  |  1867|
|7     |      gig_ethernet_pcs_pma_0_core          |gig_ethernet_pcs_pma_v14_3                    |   740|
|8     |        gpcs_pma_inst                      |GPCS_PMA_GEN                                  |   740|
|9     |          \HAS_AUTO_NEG.AUTO_NEGOTIATION   |AUTO_NEG__parameterized0                      |   278|
|10    |          RECEIVER                         |RX__parameterized0                            |   198|
|11    |          SYNCHRONISATION                  |SYNCHRONISE                                   |    36|
|12    |          SYNC_SIGNAL_DETECT               |sync_block__parameterized0                    |     8|
|13    |          TRANSMITTER                      |TX__parameterized0                            |   142|
|14    |      sync_block_reset_done                |gig_ethernet_pcs_pma_0_sync_block             |     6|
|15    |      transceiver_inst                     |gig_ethernet_pcs_pma_0_transceiver            |  1119|
|16    |        gtwizard_inst                      |gig_ethernet_pcs_pma_0_GTWIZARD               |   877|
|17    |          inst                             |gig_ethernet_pcs_pma_0_GTWIZARD_init          |   877|
|18    |            gt0_rxresetfsm_i               |gig_ethernet_pcs_pma_0_RX_STARTUP_FSM         |   353|
|19    |              sync_RXRESETDONE             |gig_ethernet_pcs_pma_0_sync_block_13          |     6|
|20    |              sync_cplllock                |gig_ethernet_pcs_pma_0_sync_block_14          |    10|
|21    |              sync_data_valid              |gig_ethernet_pcs_pma_0_sync_block_15          |    17|
|22    |              sync_mmcm_lock_reclocked     |gig_ethernet_pcs_pma_0_sync_block_16          |     8|
|23    |              sync_run_phase_alignment_int |gig_ethernet_pcs_pma_0_sync_block_17          |     6|
|24    |              sync_rx_fsm_reset_done_int   |gig_ethernet_pcs_pma_0_sync_block_18          |     6|
|25    |              sync_time_out_wait_bypass    |gig_ethernet_pcs_pma_0_sync_block_19          |     6|
|26    |            gt0_txresetfsm_i               |gig_ethernet_pcs_pma_0_TX_STARTUP_FSM         |   273|
|27    |              sync_TXRESETDONE             |gig_ethernet_pcs_pma_0_sync_block_7           |     6|
|28    |              sync_cplllock                |gig_ethernet_pcs_pma_0_sync_block_8           |    13|
|29    |              sync_mmcm_lock_reclocked     |gig_ethernet_pcs_pma_0_sync_block_9           |     8|
|30    |              sync_run_phase_alignment_int |gig_ethernet_pcs_pma_0_sync_block_10          |     6|
|31    |              sync_time_out_wait_bypass    |gig_ethernet_pcs_pma_0_sync_block_11          |     6|
|32    |              sync_tx_fsm_reset_done_int   |gig_ethernet_pcs_pma_0_sync_block_12          |     6|
|33    |            gtwizard_i                     |gig_ethernet_pcs_pma_0_GTWIZARD_multi_gt      |   134|
|34    |              gt0_GTWIZARD_i               |gig_ethernet_pcs_pma_0_GTWIZARD_GT            |   134|
|35    |                gtrxreset_seq_i            |gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq |   105|
|36    |                  sync_gtrxreset_in        |gig_ethernet_pcs_pma_0_reset_sync_4           |     6|
|37    |                  sync_rst                 |gig_ethernet_pcs_pma_0_reset_sync_5           |     6|
|38    |                  sync_rxpmaresetdone      |gig_ethernet_pcs_pma_0_sync_block_6           |     6|
|39    |            sync_block_gtrxreset           |gig_ethernet_pcs_pma_0_sync_block_3           |     6|
|40    |        reclock_encommaalign               |gig_ethernet_pcs_pma_0_reset_sync             |     6|
|41    |        reclock_rxreset                    |gig_ethernet_pcs_pma_0_reset_sync_0           |     6|
|42    |        reclock_txreset                    |gig_ethernet_pcs_pma_0_reset_sync_1           |     6|
|43    |        reset_wtd_timer                    |gig_ethernet_pcs_pma_0_reset_wtd_timer        |    77|
|44    |        sync_block_data_valid              |gig_ethernet_pcs_pma_0_sync_block_2           |     6|
+------+-------------------------------------------+----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 799.430 ; gain = 640.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:32 . Memory (MB): peak = 799.430 ; gain = 97.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 799.430 ; gain = 640.301
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/pcs_pma_block_i/rxrecclkbufr' of type 'BUFR' is 'VIRTEX4'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 231 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_ooc.xdc]
Finished Parsing XDC File [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_ooc.xdc]
Parsing XDC File [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc]
Finished Parsing XDC File [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc]
Parsing XDC File [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc]
Finished Parsing XDC File [c:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 155 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 3 instances
  FD => FDRE: 120 instances
  FDP => FDPE: 30 instances
  SRL16 => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
357 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 799.430 ; gain = 600.832
# rename_ref -prefix_all gig_ethernet_pcs_pma_0_
INFO: [Coretcl 2-1174] Renamed 43 cell refs.
# write_checkpoint -noxdef gig_ethernet_pcs_pma_0.dcp
# catch { report_utilization -file gig_ethernet_pcs_pma_0_utilization_synth.rpt -pb gig_ethernet_pcs_pma_0_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.192 . Memory (MB): peak = 799.430 ; gain = 0.000
# if { [catch {
#   file copy -force {C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/gig_ethernet_pcs_pma_0_synth_1/gig_ethernet_pcs_pma_0.dcp} {C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.dcp}
# } _RESULT ] } { 
#   error "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
# }
# if { [catch {
#   write_verilog -force -mode synth_stub {C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_stub.v}
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
# }
# if { [catch {
#   write_vhdl -force -mode synth_stub {C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_stub.vhdl}
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
# }
# if { [catch {
#   write_verilog -force -mode funcsim {C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_funcsim.v}
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
# }
# if { [catch {
#   write_vhdl -force -mode funcsim {C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_funcsim.vhdl}
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
# }
INFO: [Common 17-206] Exiting Vivado at Mon Mar 16 16:59:42 2015...
