VCD info: dumpfile wave.vcd opened for output.
Hint: Your FSM didn't pass the sample timing diagram posted with the problem statement. Perhaps try debugging that?
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob151_review2015_fsm_test.sv:76: $finish called at 25346 (1ps)
Hint: Output 'shift_ena' has 240 mismatches. First mismatch occurred at time 90.
Hint: Output 'counting' has 544 mismatches. First mismatch occurred at time 130.
Hint: Output 'done' has 318 mismatches. First mismatch occurred at time 2690.
Hint: Total mismatched samples is 788 out of 5069 samples

Simulation finished at 25346 ps
Mismatches: 788 in 5069 samples
