WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500123 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000123 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 44 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6250124 cumulative IPC: 4 (Simulation time: 00 hr 00 min 55 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6250124 cumulative IPC: 4 (Simulation time: 00 hr 00 min 55 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 14201063 heartbeat IPC: 1.087 cumulative IPC: 0.6289 (Simulation time: 00 hr 01 min 26 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 29511486 heartbeat IPC: 0.6531 cumulative IPC: 0.6448 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 45275109 heartbeat IPC: 0.6344 cumulative IPC: 0.6406 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 61052645 heartbeat IPC: 0.6338 cumulative IPC: 0.6387 (Simulation time: 00 hr 04 min 30 sec)
Heartbeat CPU 0 instructions: 70000002 cycles: 76628264 heartbeat IPC: 0.642 cumulative IPC: 0.6394 (Simulation time: 00 hr 05 min 32 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 92470147 heartbeat IPC: 0.6312 cumulative IPC: 0.6379 (Simulation time: 00 hr 06 min 34 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 108224369 heartbeat IPC: 0.6348 cumulative IPC: 0.6374 (Simulation time: 00 hr 07 min 36 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 123727554 heartbeat IPC: 0.645 cumulative IPC: 0.6384 (Simulation time: 00 hr 08 min 37 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv568.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000000 cycles: 139470403 heartbeat IPC: 0.6352 cumulative IPC: 0.638 (Simulation time: 00 hr 09 min 38 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 155144495 heartbeat IPC: 0.638 cumulative IPC: 0.638 (Simulation time: 00 hr 10 min 40 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 156539035 cumulative IPC: 0.6388 (Simulation time: 00 hr 11 min 10 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 156539035 cumulative IPC: 0.6388 (Simulation time: 00 hr 11 min 10 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv568.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6388 instructions: 100000002 cycles: 156539035
CPU 0 Branch Prediction Accuracy: 71.13% MPKI: 51.01 Average ROB Occupancy at Mispredict: 4.496
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.81
BRANCH_INDIRECT: 34.6
BRANCH_CONDITIONAL: 10
BRANCH_DIRECT_CALL: 2.13
BRANCH_INDIRECT_CALL: 2.07
BRANCH_RETURN: 1.39

LLC TOTAL        ACCESS:    1217959 HIT:    1155824 MISS:      62135
LLC LOAD         ACCESS:     809819 HIT:     786001 MISS:      23818
LLC RFO          ACCESS:     158821 HIT:     121801 MISS:      37020
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     245173 HIT:     245030 MISS:        143
LLC TRANSLATION  ACCESS:       4146 HIT:       2992 MISS:       1154
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 282.5 cycles
cpu0_DTLB TOTAL        ACCESS:   27080907 HIT:   25962800 MISS:    1118107
cpu0_DTLB LOAD         ACCESS:   27080907 HIT:   25962800 MISS:    1118107
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.559 cycles
cpu0_ITLB TOTAL        ACCESS:   10081512 HIT:    8298865 MISS:    1782647
cpu0_ITLB LOAD         ACCESS:   10081512 HIT:    8298865 MISS:    1782647
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.107 cycles
cpu0_L1D TOTAL        ACCESS:   33950054 HIT:   30692410 MISS:    3257644
cpu0_L1D LOAD         ACCESS:   20790387 HIT:   19076168 MISS:    1714219
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   13153602 HIT:   11615920 MISS:    1537682
cpu0_L1D TRANSLATION  ACCESS:       6065 HIT:        322 MISS:       5743
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 13.77 cycles
cpu0_L1I TOTAL        ACCESS:   11312416 HIT:    5142789 MISS:    6169627
cpu0_L1I LOAD         ACCESS:   11312416 HIT:    5142789 MISS:    6169627
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 9.578 cycles
cpu0_L2C TOTAL        ACCESS:    7830828 HIT:    6844858 MISS:     985970
cpu0_L2C LOAD         ACCESS:    6339511 HIT:    5529692 MISS:     809819
cpu0_L2C RFO          ACCESS:     549384 HIT:     390563 MISS:     158821
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     936195 HIT:     923011 MISS:      13184
cpu0_L2C TRANSLATION  ACCESS:       5738 HIT:       1592 MISS:       4146
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 37.62 cycles
cpu0_STLB TOTAL        ACCESS:    1791807 HIT:    1786184 MISS:       5623
cpu0_STLB LOAD         ACCESS:    1791807 HIT:    1786184 MISS:       5623
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 102.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      29399
  ROW_BUFFER_MISS:      32591
 AVG DBUS CONGESTED CYCLE: 3.975
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       2739
  FULL:      31247
