# ğŸ‘‹ Hi, I'm Van Huynh (Jack) Nguyen

ğŸ’» **FPGA Engineer** | ğŸ“¡ **4G/5G Baseband Developer** | âš™ï¸ **Digital Signal Processing Enthusiast**

---

## ğŸ§  About Me

I am an **FPGA design engineer** with hands-on experience in **4G/5G baseband development**, focusing on **Layer-1 physical layer design**, **signal processing**, and **high-speed interface integration**.  
My work bridges **hardware acceleration** and **wireless communications**, from Verilog implementation to system-level verification.

---

## ğŸ’¼ Professional Experience

### ğŸ”¹ FPGA Engineer â€“ 5G gNodeB (Physical Layer)
**Viettel High Technology Industries Corporation (Viettel R&D)**  
*June 2019 â€“ January 2024*  

- Designed and implemented **5G Layer-1 baseband modules** on FPGA (Xilinx VCU1525).  
- Developed and verified key blocks: **OFDM demodulation**, **PUCCH decoding**, **cross-correlation**.  
- Built **MATLAB reference models** for 3GPP-compliant signal validation.  
- Integrated **PCIe (x4/x8/x16)**, **CPRI**, and **FAPI** interfaces for real-time data transfer between L1 and L2.  

---

### ğŸ”¹ FPGA Engineer â€“ 4G eNodeB (Digital Front-End)
**Viettel High Technology Industries Corporation (Viettel R&D)**  
*January 2018 â€“ June 2019*  

- Implemented **LTE digital front-end (DFE)** modules on FPGA (Zynq-7000).  
- Integrated and optimized **signal-processing blocks**: DUC/DDC, CFR, DPD.  
- Validated **downlink/uplink performance**: EVM, ACLR, IMD, blocking tests per 3GPP specs.  
- Worked on **Remote Radio Unit (RRU)** architecture for commercial LTE base stations.  

---

## ğŸ§° Technical Skills

- **HDL:** Verilog, VHDL  
- **Tools:** Xilinx Vivado, System Generator, MATLAB, ModelSim  
- **Interfaces:** PCIe, CPRI, JESD204B  
- **Focus Areas:** Baseband signal processing, PHY design, hardware acceleration  

---

â­ï¸ *"Transforming wireless algorithms into real-time FPGA hardware."*
