<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
         Lattice Mapping Report File for Design Module 'top_tx_only'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a ECP5U -p LFE5U-85F -t CABGA381 -s 6 -oc Commercial
     UartTest_First_Implementation.ngd -o UartTest_First_Implementation_map.ncd
     -pr UartTest_First_Implementation.prf -mp UartTest_First_Implementation.mrp
     -lpf /home/user/SDR-HLS/3.Testing/Uart
     Test/First_Implementation/UartTest_First_Implementation.lpf -lpf
     /home/user/SDR-HLS/3.Testing/Uart Test/UartTest.lpf -gui -msgset
     /home/user/SDR-HLS/3.Testing/Uart Test/promote.xml 
Target Vendor:  LATTICE
Target Device:  LFE5U-85FCABGA381
Target Performance:   6
Mapper:  sa5p00,  version:  Diamond (64-bit) 3.13.0.56.2
Mapped on:  07/21/24  17:47:48


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:     26 out of 84255 (0%)
      PFU registers:           26 out of 83640 (0%)
      PIO registers:            0 out of   615 (0%)
   Number of SLICEs:        24 out of 41820 (0%)
      SLICEs as Logic/ROM:     24 out of 41820 (0%)
      SLICEs as RAM:            0 out of 31365 (0%)
      SLICEs as Carry:          9 out of 41820 (0%)
   Number of LUT4s:         45 out of 83640 (0%)
      Number used as logic LUTs:         27
      Number used as distributed RAM:     0
      Number used as ripple logic:       18
      Number used as shift registers:     0
   Number of PIO sites used: 10 out of 205 (5%)
   Number of block RAMs:  0 out of 208 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  0 out of 4 (0%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

        Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          0
   MULT9X9D            0

   ALU54B              0
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 312 (0 %)
   Number of Used DSP ALU Sites:  0 out of 156 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 312 (0 %)
   Number of clocks:  1
     Net clk_25mhz_c: 18 loads, 18 rising, 0 falling (Driver: PIO clk_25mhz )
   Number of Clock Enables:  4
     Net uart_tx1/clk_25mhz_c_enable_8: 2 loads, 2 LSLICEs
     Net uart_tx1/clk_25mhz_c_enable_9: 1 loads, 1 LSLICEs
     Net uart_tx1/r_SM_Main_2: 10 loads, 10 LSLICEs
     Net uart_tx1/clk_25mhz_c_enable_15: 1 loads, 1 LSLICEs
   Number of LSRs:  3
     Net uart_tx1/n343: 9 loads, 9 LSLICEs
     Net uart_tx1/r_SM_Main_2: 2 loads, 2 LSLICEs
     Net uart_tx1/n513: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net uart_tx1/r_SM_Main_2: 17 loads
     Net r_SM_Main_1: 12 loads
     Net uart_tx1/r_SM_Main_0: 12 loads
     Net uart_tx1/n343: 9 loads
     Net uart_tx1/n468: 6 loads
     Net uart_tx1/n537: 6 loads
     Net uart_tx1/n626: 6 loads
     Net uart_tx1/r_Bit_Index_0: 4 loads
     Net uart_tx1/r_Bit_Index_1: 4 loads
     Net uart_tx1/r_Bit_Index_2: 3 loads




   Number of warnings:  5
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

WARNING - map: /home/user/SDR-HLS/3.Testing/Uart Test/UartTest.lpf(18): Semantic
     error in "LOCATE COMP "i_Rx_Serial" SITE "M1" ;": COMP "i_Rx_Serial" cannot
     be found in design. This preference has been disabled.
WARNING - map: /home/user/SDR-HLS/3.Testing/Uart Test/UartTest.lpf(24): Semantic
     error in "IOBUF PORT "i_Rx_Serial" PULLMODE=UP IO_TYPE=LVCMOS33 ;": Port
     "i_Rx_Serial" does not exist in the design. This preference has been
     disabled.
WARNING - map: /home/user/SDR-HLS/3.Testing/Uart Test/UartTest.lpf(57): Semantic
     error in "LOCATE COMP "reset_n" SITE "R1" ;": COMP "reset_n" cannot be
     found in design. This preference has been disabled.
WARNING - map: /home/user/SDR-HLS/3.Testing/Uart Test/UartTest.lpf(64): Semantic
     error in "IOBUF PORT "reset_n" PULLMODE=DOWN IO_TYPE=LVCMOS33 DRIVE=4 ;":
     Port "reset_n" does not exist in the design. This preference has been
     disabled.

WARNING - map: PULLMODE=UP for o_Tx_Serial_pad/IOBUF violates legal combination
     and is ignored.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| led[7]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_Tx_Serial         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led[6]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led[5]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led[4]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led[3]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led[2]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led[1]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led[0]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| clk_25mhz           | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block GSR_INST undriven or does not drive anything - clipped.
Signal uart_tx1/clk_25mhz_c_enable_22 was merged into signal
     uart_tx1/r_SM_Main_2
Signal VCC_net undriven or does not drive anything - clipped.
Signal uart_tx1/r_Clock_Count_76_add_4_1/S0 undriven or does not drive anything
     - clipped.
Signal uart_tx1/r_Clock_Count_76_add_4_1/CI undriven or does not drive anything
     - clipped.
Signal uart_tx1/r_Clock_Count_76_add_4_17/S1 undriven or does not drive anything
     - clipped.
Signal uart_tx1/r_Clock_Count_76_add_4_17/CO undriven or does not drive anything
     - clipped.
Block uart_tx1/i2_1_lut_rep_12 was optimized away.
Block i2 was optimized away.

     



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 2 secs  
   Total REAL Time: 2 secs  

   Peak Memory Usage: 451 MB
        

























































Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
