Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Oct 15 17:37:46 2023
| Host         : DESKTOP-ACVK3GV running 64-bit major release  (build 9200)
| Command      : report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
| Design       : Top
| Device       : xc7a35tfgg484-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+---------+----------+------------------------------+------------+
| Rule    | Severity | Description                  | Violations |
+---------+----------+------------------------------+------------+
| LUTAR-1 | Warning  | LUT drives async reset alert | 1          |
+---------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Uart_TaskCtrl_Inst1_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Uart_TaskCtrl_Inst1/uart_taskctrl_data_rvd_rdn_reg[5]/CLR,
Uart_TaskCtrl_Inst1/uart_taskctrl_data_rvd_rdn_reg[6]/CLR,
Uart_TaskCtrl_Inst1/uart_taskctrl_data_rvd_rdn_reg[7]/CLR,
Uart_TaskCtrl_Inst1/uart_taskctrl_data_tobetxed_rdo_reg[0]/PRE,
Uart_TaskCtrl_Inst1/uart_taskctrl_data_tobetxed_rdo_reg[1]/PRE,
Uart_TaskCtrl_Inst1/uart_taskctrl_data_tobetxed_rdo_reg[2]/CLR,
Uart_TaskCtrl_Inst1/uart_taskctrl_data_tobetxed_rdo_reg[3]/CLR,
Uart_TaskCtrl_Inst1/uart_taskctrl_data_tobetxed_rdo_reg[4]/CLR,
Uart_TaskCtrl_Inst1/uart_taskctrl_data_tobetxed_rdo_reg[5]/CLR,
Uart_TaskCtrl_Inst1/uart_taskctrl_data_tobetxed_rdo_reg[6]/CLR,
Uart_TaskCtrl_Inst1/uart_taskctrl_data_tobetxed_rdo_reg[7]/CLR,
Uart_TaskCtrl_Inst1/uart_taskctrl_en_rsn_reg/CLR,
Uart_TaskCtrl_Inst1/uart_taskctrl_rx_busy_rfn_reg/CLR,
Uart_TaskCtrl_Inst1/uart_taskctrl_trigger_rfo_reg/CLR,
Uart_TaskCtrl_Inst1/uart_taskctrl_tx_done_rfn_reg/CLR
 (the first 15 of 351 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>


