$date
	Sat Oct 22 21:58:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#531386
b10 &
b10 %
1$
b10 !
1"
#531387
0"
#531390
b1 &
1#
b1 %
#531394
b0 &
b0 %
0#
0$
#1561607
b101 !
1"
#1561610
b101 &
b101 %
1$
#1561611
0"
#1561614
b10000 &
b10000 %
#1561618
b1000 &
b1000 %
#1561622
b100 &
b100 %
#1561626
b10 &
b10 %
#1561630
b1 &
1#
b1 %
#1561634
b0 &
b0 %
0#
0$
#2547524
b10110 !
1"
#2547526
b10110 &
b10110 %
1$
#2547527
0"
#2547530
b1011 &
b1011 %
#2547534
b100010 &
b100010 %
#2547538
b10001 &
b10001 %
#2547542
b110100 &
b110100 %
#2547546
b11010 &
b11010 %
#2547550
b1101 &
b1101 %
#2547554
b101000 &
b101000 %
#2547558
b10100 &
b10100 %
#2547562
b1010 &
b1010 %
#2547566
b101 &
b101 %
#2547570
b10000 &
b10000 %
#2547574
b1000 &
b1000 %
#2547578
b100 &
b100 %
#2547582
b10 &
b10 %
#2547586
b1 &
b1 %
1#
#2547590
b0 &
0#
b0 %
0$
#4500012
