Execute         source -notrace -encoding utf-8 /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute           source -encoding utf-8 /tools/software/xilinx/2025.1.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls opened at Sat Feb 21 19:09:13 EST 2026
Execute         send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute         write_component -config /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-2176@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/vitis-comp.json
Execute         write_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg -apsfile /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/hls.aps -filepaths relative 
Execute           send_msg_by_id INFO @200-1915@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg
Command       open_solution done; 0.23 sec.
Command     open_component done; 0.24 sec.
Execute     set_top top_kernel 
INFO: [HLS 200-1510] Running: set_top top_kernel 
Execute     add_files top.cpp 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute     add_files -tb host.cpp 
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute     config_unroll -tripcount_threshold 0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute     config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
Execute     set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
Execute       create_platform xczu3eg-sbva484-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx//2025.1.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx//2025.1.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
Command       create_platform done; 4.66 sec.
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.9 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.56 sec.
Execute       write_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg -apsfile /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector top.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.48 seconds. CPU system time: 0.1 seconds. Elapsed time: 8.14 seconds; current allocated memory: 690.164 MB.
Execute         set_directive_top top_kernel -name=top_kernel 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling top.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang top.cpp -foptimization-record-file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.cpp.clang.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/clang.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/.systemc_flag -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/all.directive.json -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.33 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 1.68 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.5 seconds. CPU system time: 1.07 seconds. Elapsed time: 7.72 seconds; current allocated memory: 692.145 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.0.bc -args  "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.g.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.0.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 3 sec.
Execute         run_link_or_opt -opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.43 sec.
Execute         run_link_or_opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_kernel -mllvm -hls-db-dir -mllvm /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=0 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,978 Compile/Link (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,978 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,102 Unroll/Inline (step 1) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,102 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 741 Unroll/Inline (step 2) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 741 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 617 Unroll/Inline (step 3) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 617 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 565 Unroll/Inline (step 4) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 565 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,418 Array/Struct (step 1) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,418 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,520 Array/Struct (step 2) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,520 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,520 Array/Struct (step 3) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,520 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,520 Array/Struct (step 4) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,520 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,522 Array/Struct (step 5) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,522 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,522 Performance (step 1) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,522 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,522 Performance (step 2) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,522 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,146 Performance (step 3) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,146 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,464 Performance (step 4) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 4,464 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,417 HW Transforms (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 4,417 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,372 HW Transforms (step 2) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 4,372 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_160_5' is marked as complete unroll implied by the pipeline pragma (top.cpp:160:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_105_1' is marked as complete unroll implied by the pipeline pragma (top.cpp:105:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_160_5' (top.cpp:160:27) in function 'top_kernel' completely with a factor of 16 (top.cpp:77:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_1' (top.cpp:105:27) in function 'top_kernel' completely with a factor of 16 (top.cpp:77:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:86:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:83:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'top_kernel(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const (*) [256], ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [256])::mem_A' due to pipeline pragma (top.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_10' due to pipeline pragma (top.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_11' due to pipeline pragma (top.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_12' due to pipeline pragma (top.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_13' due to pipeline pragma (top.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_14' due to pipeline pragma (top.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_15' due to pipeline pragma (top.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'top_kernel(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const (*) [256], ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [256])::mem_B' due to pipeline pragma (top.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_10' due to pipeline pragma (top.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_11' due to pipeline pragma (top.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_12' due to pipeline pragma (top.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_13' due to pipeline pragma (top.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_14' due to pipeline pragma (top.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_15' due to pipeline pragma (top.cpp:123:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_9': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_8': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_7': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_6': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_5': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_4': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_3': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_2': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_15': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_14': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_13': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_12': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_11': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_10': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_1': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_B_0': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_9': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_8': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_7': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_6': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_5': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_4': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_3': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_2': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_15': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_14': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_13': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_12': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_11': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_10': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_1': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_E5mem_A_0': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-115] Multiple burst reads of length 4096 and bit width 512 in loop 'load_loop'(top.cpp:102:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:102:5)
INFO: [HLS 214-115] Multiple burst writes of length 4096 and bit width 512 in loop 'store_loop'(top.cpp:157:5) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:157:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10.58 seconds. CPU system time: 1.05 seconds. Elapsed time: 16.21 seconds; current allocated memory: 703.539 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 703.539 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.0.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 1.05 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 711.980 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.1.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.7 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.2.prechk.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 715.035 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.1.bc to /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.o.1.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 4.2 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.o.1.tmp.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:134:53) to (top.cpp:145:25) in function 'top_kernel'... converting 4 basic blocks.
Command           transform done; 4.64 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8.7 seconds. CPU system time: 0.07 seconds. Elapsed time: 8.85 seconds; current allocated memory: 747.629 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.o.2.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_121_3'(top.cpp:121:27) and 'VITIS_LOOP_122_4'(top.cpp:122:31) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_118_2'(top.cpp:118:23) and 'VITIS_LOOP_121_3'(top.cpp:121:27) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_3' (top.cpp:121:27) in function 'top_kernel'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_121_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_2' (top.cpp:118:23) in function 'top_kernel'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:124:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:125:9) in loop 'VITIS_LOOP_121_3_VITIS_LOOP_122_4' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_118_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.72'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.73'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.74'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.75'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.76'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.77'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.78'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.79'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.80'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_A'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_A.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_A.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.81'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.82'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.83'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.84'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.85'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.86'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.64'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.65'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.66'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.67'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.68'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.69'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.70'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.71'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.87'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.88'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.89'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_B'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_B.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_B.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.72'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.73'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.74'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.75'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.76'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.77'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.78'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.79'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.80'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_A'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_A.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_A.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.81'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.82'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.83'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.84'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.85'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.86'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.64'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.65'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.66'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.67'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.68'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.69'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.70'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.71'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.87'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.88'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.89'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_B'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_B.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'top_kernel(ap_fixed const (*)[256],ap_fixed<24,8,0,0,0>(*)[256])mem_B.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2.44'.
Execute             auto_get_db
Command           transform done; 16.74 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.o.3.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.26 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 16.81 seconds. CPU system time: 0.07 seconds. Elapsed time: 17.01 seconds; current allocated memory: 771.219 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 27.67 sec.
Command       elaborate done; 51.61 sec.
Execute       ap_eval exec zip -j /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
Execute         ap_set_top_model top_kernel 
Execute         get_model_list top_kernel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_kernel 
Execute         preproc_iomode -model top_kernel_Pipeline_store_loop 
Execute         preproc_iomode -model top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 
Execute         preproc_iomode -model top_kernel_Pipeline_load_loop 
Execute         create_clock 
Execute           ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_kernel_Pipeline_load_loop top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 top_kernel_Pipeline_store_loop top_kernel
INFO-FLOW: Configuring Module : top_kernel_Pipeline_load_loop ...
Execute         set_default_model top_kernel_Pipeline_load_loop 
Execute         apply_spec_resource_limit top_kernel_Pipeline_load_loop 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 
Execute         apply_spec_resource_limit top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 
INFO-FLOW: Configuring Module : top_kernel_Pipeline_store_loop ...
Execute         set_default_model top_kernel_Pipeline_store_loop 
Execute         apply_spec_resource_limit top_kernel_Pipeline_store_loop 
INFO-FLOW: Configuring Module : top_kernel ...
Execute         set_default_model top_kernel 
Execute         apply_spec_resource_limit top_kernel 
INFO-FLOW: Model list for preprocess: top_kernel_Pipeline_load_loop top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 top_kernel_Pipeline_store_loop top_kernel
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_load_loop ...
Execute         set_default_model top_kernel_Pipeline_load_loop 
Execute         cdfg_preprocess -model top_kernel_Pipeline_load_loop 
Execute         rtl_gen_preprocess top_kernel_Pipeline_load_loop 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 ...
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 
Execute         cdfg_preprocess -model top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 
Command         cdfg_preprocess done; 0.5 sec.
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 
INFO-FLOW: Preprocessing Module: top_kernel_Pipeline_store_loop ...
Execute         set_default_model top_kernel_Pipeline_store_loop 
Execute         cdfg_preprocess -model top_kernel_Pipeline_store_loop 
Execute         rtl_gen_preprocess top_kernel_Pipeline_store_loop 
INFO-FLOW: Preprocessing Module: top_kernel ...
Execute         set_default_model top_kernel 
Execute         cdfg_preprocess -model top_kernel 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for synthesis: top_kernel_Pipeline_load_loop top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 top_kernel_Pipeline_store_loop top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_load_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_load_loop 
Execute         schedule -model top_kernel_Pipeline_load_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'load_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.81 seconds; current allocated memory: 772.207 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_load_loop.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command             ap_part_info done; 0.12 sec.
Command           list_part done; 0.12 sec.
Command         syn_report done; 0.18 sec.
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_load_loop.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_load_loop.
Execute         set_default_model top_kernel_Pipeline_load_loop 
Execute         bind -model top_kernel_Pipeline_load_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.22 seconds; current allocated memory: 772.219 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_load_loop.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_load_loop.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_load_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 
Execute         schedule -model top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 78.59 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 78 seconds. CPU system time: 0.16 seconds. Elapsed time: 78.67 seconds; current allocated memory: 844.473 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4.sched.adb -f 
Command         db_write done; 0.67 sec.
INFO-FLOW: Finish scheduling top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4.
Execute         set_default_model top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 
Execute         bind -model top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.73 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.21 seconds; current allocated memory: 844.473 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4.bind.adb -f 
Command         db_write done; 0.65 sec.
INFO-FLOW: Finish binding top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_store_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel_Pipeline_store_loop 
Execute         schedule -model top_kernel_Pipeline_store_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'store_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 844.473 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_store_loop.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_store_loop.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel_Pipeline_store_loop.
Execute         set_default_model top_kernel_Pipeline_store_loop 
Execute         bind -model top_kernel_Pipeline_store_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 844.473 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_store_loop.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_store_loop.bind.adb -f 
INFO-FLOW: Finish binding top_kernel_Pipeline_store_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel 
Execute         schedule -model top_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 844.473 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel.
Execute         set_default_model top_kernel 
Execute         bind -model top_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 844.473 MB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.bind.adb -f 
INFO-FLOW: Finish binding top_kernel.
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_kernel_Pipeline_load_loop 
Execute         rtl_gen_preprocess top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 
Execute         rtl_gen_preprocess top_kernel_Pipeline_store_loop 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for RTL generation: top_kernel_Pipeline_load_loop top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 top_kernel_Pipeline_store_loop top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_load_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_load_loop -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_load_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_load_loop' pipeline 'load_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_loop/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_loop/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_loop/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_loop/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_loop/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_loop/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_loop/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_loop/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_loop/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_loop/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_loop/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_load_loop/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_load_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 844.473 MB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_load_loop -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_load_loop 
Execute         gen_rtl top_kernel_Pipeline_load_loop -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_load_loop 
Execute         syn_report -csynth -model top_kernel_Pipeline_load_loop -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/top_kernel_Pipeline_load_loop_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_load_loop -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/top_kernel_Pipeline_load_loop_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_load_loop -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_load_loop.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_load_loop -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_load_loop.adb 
Execute         db_write -model top_kernel_Pipeline_load_loop -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_load_loop -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_load_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_44_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_43_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_42_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_26_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_25_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_24_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_23_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_22_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_21_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_20_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_19_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_18_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_17_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_16_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_15_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_14_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_13_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_12_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_11_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_10_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_9_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_8_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_7_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_6_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_5_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_4_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_3_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10Bew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_2_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10CeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10Ee0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_41_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_40_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10Gfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_39_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_38_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_37_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10JfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_36_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10KfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_2_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_top_keLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_1_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_top_keMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_top_keNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_35_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10OgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_34_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10PgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_33_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10QgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_32_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10Rg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_31_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10Shg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_30_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10Thq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_29_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10UhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_28_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10VhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_RAM_AUTO_1R1W' to 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10WhU' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4' pipeline 'VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4' is 5472 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_126_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_24_1_1': 96 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_3ns_2_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10bkb' using auto RAMs.
Command         create_rtl_model done; 10.63 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 10.84 seconds; current allocated memory: 848.562 MB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 
Command         gen_rtl done; 0.12 sec.
Execute         gen_rtl top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 
Command         gen_rtl done; 0.19 sec.
Execute         syn_report -csynth -model top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.3 sec.
Execute         syn_report -rtlxml -model top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.13 sec.
Execute         syn_report -verbosereport -model top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.35 sec.
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4.adb 
Command         db_write done; 0.74 sec.
Execute         db_write -model top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.12 sec.
Execute         gen_tb_info top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_store_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel_Pipeline_store_loop -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_store_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_store_loop' pipeline 'store_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_loop/m_axi_gmem1_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_loop/m_axi_gmem1_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_loop/m_axi_gmem1_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_loop/m_axi_gmem1_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_loop/m_axi_gmem1_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_loop/m_axi_gmem1_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_loop/m_axi_gmem1_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_loop/m_axi_gmem1_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_loop/m_axi_gmem1_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_loop/m_axi_gmem1_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_loop/m_axi_gmem1_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_loop/m_axi_gmem1_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_store_loop/m_axi_gmem1_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_store_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.76 seconds; current allocated memory: 920.957 MB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel_Pipeline_store_loop -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_top_kernel_Pipeline_store_loop 
Execute         gen_rtl top_kernel_Pipeline_store_loop -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_top_kernel_Pipeline_store_loop 
Execute         syn_report -csynth -model top_kernel_Pipeline_store_loop -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/top_kernel_Pipeline_store_loop_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel_Pipeline_store_loop -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/top_kernel_Pipeline_store_loop_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel_Pipeline_store_loop -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_store_loop.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model top_kernel_Pipeline_store_loop -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_store_loop.adb 
Execute         db_write -model top_kernel_Pipeline_store_loop -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel_Pipeline_store_loop -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_store_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel -top_prefix  -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_89_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25Xh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_71_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25Yie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_68_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25Zio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_65_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA250iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_62_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA251iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_59_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA252iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_56_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA253i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_53_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA254jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_50_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA255jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_47_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_86_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA257jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_83_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA258jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_80_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA259j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_77_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_74_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_88_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_70_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_67_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_64_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_61_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_58_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_55_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_52_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_49_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_46_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_85_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_82_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_79_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_76_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_73_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_87_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25brm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_69_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_66_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25btn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_63_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_60_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_57_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_54_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_51_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25byn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_48_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_45_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_84_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_81_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_78_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_75_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_72_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25bFp' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'A_in', 'A_out' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25Xh4' using auto RAMs.
Command         create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.53 seconds; current allocated memory: 920.957 MB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel 
Execute         syn_report -csynth -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/top_kernel_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/top_kernel_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.12 sec.
Execute         db_write -model top_kernel -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.adb 
Execute         db_write -model top_kernel -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel 
Command         gen_tb_info done; 0.15 sec.
Execute         export_constraint_db -f -tool general -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         syn_report -designview -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.design.xml 
Command         syn_report done; 0.2 sec.
Execute         syn_report -csynthDesign -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth.rpt -MHOut /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -wcfg -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.protoinst 
Execute         sc_get_clocks top_kernel 
Execute         sc_get_portdomain top_kernel 
INFO-FLOW: Model list for RTL component generation: top_kernel_Pipeline_load_loop top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 top_kernel_Pipeline_store_loop top_kernel
INFO-FLOW: Handling components in module [top_kernel_Pipeline_load_loop] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_load_loop.compgen.tcl 
INFO-FLOW: Found component top_kernel_mul_8ns_10ns_17_1_1.
INFO-FLOW: Append model top_kernel_mul_8ns_10ns_17_1_1
INFO-FLOW: Found component top_kernel_urem_8ns_3ns_2_12_1.
INFO-FLOW: Append model top_kernel_urem_8ns_3ns_2_12_1
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4.compgen.tcl 
INFO-FLOW: Found component top_kernel_mul_39s_24ns_63_1_1.
INFO-FLOW: Append model top_kernel_mul_39s_24ns_63_1_1
INFO-FLOW: Found component top_kernel_mul_39s_26ns_65_1_1.
INFO-FLOW: Append model top_kernel_mul_39s_26ns_65_1_1
INFO-FLOW: Found component top_kernel_mul_64ns_66ns_126_1_1.
INFO-FLOW: Append model top_kernel_mul_64ns_66ns_126_1_1
INFO-FLOW: Found component top_kernel_sparsemux_7_2_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_7_2_24_1_1
INFO-FLOW: Found component top_kernel_sparsemux_33_4_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_33_4_24_1_1
INFO-FLOW: Found component top_kernel_sparsemux_7_2_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_7_2_24_1_1
INFO-FLOW: Found component top_kernel_sparsemux_7_2_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_7_2_24_1_1
INFO-FLOW: Found component top_kernel_urem_9ns_3ns_2_13_1.
INFO-FLOW: Append model top_kernel_urem_9ns_3ns_2_13_1
INFO-FLOW: Found component top_kernel_mul_9ns_11ns_19_1_1.
INFO-FLOW: Append model top_kernel_mul_9ns_11ns_19_1_1
INFO-FLOW: Found component top_kernel_sparsemux_33_4_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_33_4_24_1_1
INFO-FLOW: Found component top_kernel_sparsemux_33_4_24_1_1.
INFO-FLOW: Append model top_kernel_sparsemux_33_4_24_1_1
INFO-FLOW: Found component top_kernel_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10bkb.
INFO-FLOW: Append model top_kernel_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10bkb
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel_Pipeline_store_loop] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_store_loop.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_kernel] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
INFO-FLOW: Found component top_kernel_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25Xh4.
INFO-FLOW: Append model top_kernel_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25Xh4
INFO-FLOW: Found component top_kernel_gmem0_m_axi.
INFO-FLOW: Append model top_kernel_gmem0_m_axi
INFO-FLOW: Found component top_kernel_gmem1_m_axi.
INFO-FLOW: Append model top_kernel_gmem1_m_axi
INFO-FLOW: Found component top_kernel_control_s_axi.
INFO-FLOW: Append model top_kernel_control_s_axi
INFO-FLOW: Append model top_kernel_Pipeline_load_loop
INFO-FLOW: Append model top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4
INFO-FLOW: Append model top_kernel_Pipeline_store_loop
INFO-FLOW: Append model top_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_kernel_mul_8ns_10ns_17_1_1 top_kernel_urem_8ns_3ns_2_12_1 top_kernel_flow_control_loop_pipe_sequential_init top_kernel_mul_39s_24ns_63_1_1 top_kernel_mul_39s_26ns_65_1_1 top_kernel_mul_64ns_66ns_126_1_1 top_kernel_sparsemux_7_2_24_1_1 top_kernel_sparsemux_33_4_24_1_1 top_kernel_sparsemux_7_2_24_1_1 top_kernel_sparsemux_7_2_24_1_1 top_kernel_urem_9ns_3ns_2_13_1 top_kernel_mul_9ns_11ns_19_1_1 top_kernel_sparsemux_33_4_24_1_1 top_kernel_sparsemux_33_4_24_1_1 top_kernel_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10bkb top_kernel_flow_control_loop_pipe_sequential_init top_kernel_flow_control_loop_pipe_sequential_init top_kernel_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25Xh4 top_kernel_gmem0_m_axi top_kernel_gmem1_m_axi top_kernel_control_s_axi top_kernel_Pipeline_load_loop top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 top_kernel_Pipeline_store_loop top_kernel
INFO-FLOW: Generating /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model top_kernel_mul_8ns_10ns_17_1_1
INFO-FLOW: To file: write model top_kernel_urem_8ns_3ns_2_12_1
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_mul_39s_24ns_63_1_1
INFO-FLOW: To file: write model top_kernel_mul_39s_26ns_65_1_1
INFO-FLOW: To file: write model top_kernel_mul_64ns_66ns_126_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_7_2_24_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_33_4_24_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_7_2_24_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_7_2_24_1_1
INFO-FLOW: To file: write model top_kernel_urem_9ns_3ns_2_13_1
INFO-FLOW: To file: write model top_kernel_mul_9ns_11ns_19_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_33_4_24_1_1
INFO-FLOW: To file: write model top_kernel_sparsemux_33_4_24_1_1
INFO-FLOW: To file: write model top_kernel_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10bkb
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_kernel_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25Xh4
INFO-FLOW: To file: write model top_kernel_gmem0_m_axi
INFO-FLOW: To file: write model top_kernel_gmem1_m_axi
INFO-FLOW: To file: write model top_kernel_control_s_axi
INFO-FLOW: To file: write model top_kernel_Pipeline_load_loop
INFO-FLOW: To file: write model top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4
INFO-FLOW: To file: write model top_kernel_Pipeline_store_loop
INFO-FLOW: To file: write model top_kernel
INFO-FLOW: Generating /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/vhdl' dstVlogDir='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/vlog' tclDir='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db' modelList='top_kernel_mul_8ns_10ns_17_1_1
top_kernel_urem_8ns_3ns_2_12_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_39s_24ns_63_1_1
top_kernel_mul_39s_26ns_65_1_1
top_kernel_mul_64ns_66ns_126_1_1
top_kernel_sparsemux_7_2_24_1_1
top_kernel_sparsemux_33_4_24_1_1
top_kernel_sparsemux_7_2_24_1_1
top_kernel_sparsemux_7_2_24_1_1
top_kernel_urem_9ns_3ns_2_13_1
top_kernel_mul_9ns_11ns_19_1_1
top_kernel_sparsemux_33_4_24_1_1
top_kernel_sparsemux_33_4_24_1_1
top_kernel_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10bkb
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25Xh4
top_kernel_gmem0_m_axi
top_kernel_gmem1_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_load_loop
top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4
top_kernel_Pipeline_store_loop
top_kernel
' expOnly='0'
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_load_loop.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_store_loop.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.96 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.56 seconds; current allocated memory: 928.957 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='top_kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.5 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='top_kernel_mul_8ns_10ns_17_1_1
top_kernel_urem_8ns_3ns_2_12_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_39s_24ns_63_1_1
top_kernel_mul_39s_26ns_65_1_1
top_kernel_mul_64ns_66ns_126_1_1
top_kernel_sparsemux_7_2_24_1_1
top_kernel_sparsemux_33_4_24_1_1
top_kernel_sparsemux_7_2_24_1_1
top_kernel_sparsemux_7_2_24_1_1
top_kernel_urem_9ns_3ns_2_13_1
top_kernel_mul_9ns_11ns_19_1_1
top_kernel_sparsemux_33_4_24_1_1
top_kernel_sparsemux_33_4_24_1_1
top_kernel_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10bkb
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25Xh4
top_kernel_gmem0_m_axi
top_kernel_gmem1_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_load_loop
top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4
top_kernel_Pipeline_store_loop
top_kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_load_loop.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_store_loop.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         sc_get_clocks top_kernel 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 114 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 29 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST top_kernel MODULE2INSTS {top_kernel top_kernel top_kernel_Pipeline_load_loop grp_top_kernel_Pipeline_load_loop_fu_291 top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394 top_kernel_Pipeline_store_loop grp_top_kernel_Pipeline_store_loop_fu_590} INST2MODULE {top_kernel top_kernel grp_top_kernel_Pipeline_load_loop_fu_291 top_kernel_Pipeline_load_loop grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394 top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 grp_top_kernel_Pipeline_store_loop_fu_590 top_kernel_Pipeline_store_loop} INSTDATA {top_kernel {DEPTH 1 CHILDREN {grp_top_kernel_Pipeline_load_loop_fu_291 grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394 grp_top_kernel_Pipeline_store_loop_fu_590}} grp_top_kernel_Pipeline_load_loop_fu_291 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394 {DEPTH 2 CHILDREN {}} grp_top_kernel_Pipeline_store_loop_fu_590 {DEPTH 2 CHILDREN {}}} MODULEDATA {top_kernel_Pipeline_load_loop {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln102_fu_875_p2 SOURCE top.cpp:102 VARIABLE icmp_ln102 LOOP load_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_fu_881_p2 SOURCE top.cpp:102 VARIABLE add_ln102 LOOP load_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U1 SOURCE top.cpp:113 VARIABLE mul_ln113 LOOP load_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 11 OPTYPE urem PRAGMA {} RTLNAME urem_8ns_3ns_2_12_1_U2 SOURCE top.cpp:113 VARIABLE urem_ln113 LOOP load_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln118_fu_10268_p2 SOURCE top.cpp:118 VARIABLE icmp_ln118 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_fu_10274_p2 SOURCE top.cpp:118 VARIABLE add_ln118 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME t_2_fu_10289_p2 SOURCE top.cpp:118 VARIABLE t_2 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln121_fu_10295_p2 SOURCE top.cpp:121 VARIABLE icmp_ln121 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln118_fu_10301_p3 SOURCE top.cpp:118 VARIABLE select_ln118 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next157533_fu_10309_p2 SOURCE {} VARIABLE indvars_iv_next157533 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln118_1_fu_10315_p3 SOURCE top.cpp:118 VARIABLE select_ln118_1 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln118_fu_10323_p2 SOURCE top.cpp:118 VARIABLE xor_ln118 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln122_fu_10329_p2 SOURCE top.cpp:122 VARIABLE icmp_ln122 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln118_fu_10335_p2 SOURCE top.cpp:118 VARIABLE and_ln118 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln118_2_fu_10341_p3 SOURCE top.cpp:118 VARIABLE select_ln118_2 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next1575_dup_fu_10349_p2 SOURCE top.cpp:118 VARIABLE indvars_iv_next1575_dup LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_fu_10355_p2 SOURCE top.cpp:118 VARIABLE empty LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME j_mid2_fu_10361_p3 SOURCE top.cpp:118 VARIABLE j_mid2 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next1575_mid1_fu_10369_p2 SOURCE top.cpp:118 VARIABLE indvars_iv_next1575_mid1 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME indvars_iv_next1575_mid2_fu_10375_p3 SOURCE top.cpp:118 VARIABLE indvars_iv_next1575_mid2 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln121_fu_10383_p3 SOURCE top.cpp:121 VARIABLE select_ln121 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U158 SOURCE top.cpp:121 VARIABLE mul_ln121 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 12 OPTYPE urem PRAGMA {} RTLNAME urem_9ns_3ns_2_13_1_U156 SOURCE top.cpp:121 VARIABLE urem_ln121 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_34_fu_10549_p2 SOURCE top.cpp:121 VARIABLE empty_34 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_126_1_1_U57 SOURCE top.cpp:121 VARIABLE mul20 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 16 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U157 SOURCE top.cpp:118 VARIABLE mul18 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_fu_10444_p2 SOURCE top.cpp:77 VARIABLE icmp_ln77 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_1_fu_10450_p2 SOURCE top.cpp:77 VARIABLE icmp_ln77_1 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln77_fu_10456_p2 SOURCE top.cpp:77 VARIABLE or_ln77 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_2_fu_10462_p2 SOURCE top.cpp:77 VARIABLE icmp_ln77_2 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_3_fu_10468_p2 SOURCE top.cpp:77 VARIABLE icmp_ln77_3 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln77_1_fu_10474_p2 SOURCE top.cpp:77 VARIABLE or_ln77_1 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_fu_10768_p2 SOURCE top.cpp:134 VARIABLE add_ln134 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_1_fu_10787_p2 SOURCE top.cpp:134 VARIABLE add_ln134_1 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_10845_p2 SOURCE top.cpp:136 VARIABLE add_ln136 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_fu_10903_p2 SOURCE top.cpp:138 VARIABLE add_ln138 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln135_fu_10961_p2 SOURCE top.cpp:135 VARIABLE add_ln135 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln135_1_fu_10980_p2 SOURCE top.cpp:135 VARIABLE add_ln135_1 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_11038_p2 SOURCE top.cpp:137 VARIABLE add_ln137 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_fu_11096_p2 SOURCE top.cpp:139 VARIABLE add_ln139 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U58 SOURCE top.cpp:131 VARIABLE tmp_34 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U59 SOURCE top.cpp:131 VARIABLE tmp_35 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U60 SOURCE top.cpp:131 VARIABLE tmp_36 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U61 SOURCE top.cpp:131 VARIABLE tmp_37 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U62 SOURCE top.cpp:131 VARIABLE tmp_38 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U63 SOURCE top.cpp:131 VARIABLE tmp_39 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U64 SOURCE top.cpp:131 VARIABLE tmp_40 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U65 SOURCE top.cpp:131 VARIABLE tmp_41 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U66 SOURCE top.cpp:131 VARIABLE tmp_42 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U67 SOURCE top.cpp:131 VARIABLE tmp_43 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U68 SOURCE top.cpp:131 VARIABLE tmp_44 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U69 SOURCE top.cpp:131 VARIABLE tmp_45 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U70 SOURCE top.cpp:131 VARIABLE tmp_46 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U71 SOURCE top.cpp:131 VARIABLE tmp_47 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U72 SOURCE top.cpp:131 VARIABLE tmp_48 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U73 SOURCE top.cpp:131 VARIABLE tmp_49 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U74 SOURCE top.cpp:131 VARIABLE tmp_50 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U75 SOURCE top.cpp:132 VARIABLE tmp_51 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U76 SOURCE top.cpp:132 VARIABLE tmp_52 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U77 SOURCE top.cpp:132 VARIABLE tmp_53 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U78 SOURCE top.cpp:132 VARIABLE tmp_54 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U79 SOURCE top.cpp:132 VARIABLE tmp_55 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U80 SOURCE top.cpp:132 VARIABLE tmp_56 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U81 SOURCE top.cpp:132 VARIABLE tmp_57 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U82 SOURCE top.cpp:132 VARIABLE tmp_58 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U83 SOURCE top.cpp:132 VARIABLE tmp_59 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U84 SOURCE top.cpp:132 VARIABLE tmp_60 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U85 SOURCE top.cpp:132 VARIABLE tmp_61 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U86 SOURCE top.cpp:132 VARIABLE tmp_62 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U87 SOURCE top.cpp:132 VARIABLE tmp_63 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U88 SOURCE top.cpp:132 VARIABLE tmp_64 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U89 SOURCE top.cpp:132 VARIABLE tmp_65 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U90 SOURCE top.cpp:132 VARIABLE tmp_66 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U159 SOURCE top.cpp:132 VARIABLE tmp_67 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U91 SOURCE top.cpp:133 VARIABLE tmp_68 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U92 SOURCE top.cpp:133 VARIABLE tmp_69 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U93 SOURCE top.cpp:133 VARIABLE tmp_70 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U94 SOURCE top.cpp:133 VARIABLE tmp_71 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U95 SOURCE top.cpp:133 VARIABLE tmp_72 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U96 SOURCE top.cpp:133 VARIABLE tmp_73 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U97 SOURCE top.cpp:133 VARIABLE tmp_74 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U98 SOURCE top.cpp:133 VARIABLE tmp_75 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U99 SOURCE top.cpp:133 VARIABLE tmp_76 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U100 SOURCE top.cpp:133 VARIABLE tmp_77 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U101 SOURCE top.cpp:133 VARIABLE tmp_78 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U102 SOURCE top.cpp:133 VARIABLE tmp_79 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U103 SOURCE top.cpp:133 VARIABLE tmp_80 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U104 SOURCE top.cpp:133 VARIABLE tmp_81 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U105 SOURCE top.cpp:133 VARIABLE tmp_82 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U106 SOURCE top.cpp:133 VARIABLE tmp_83 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U160 SOURCE top.cpp:133 VARIABLE tmp_84 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U58 SOURCE top.cpp:134 VARIABLE tmp_85 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U59 SOURCE top.cpp:134 VARIABLE tmp_86 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U60 SOURCE top.cpp:134 VARIABLE tmp_87 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U61 SOURCE top.cpp:134 VARIABLE tmp_88 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U62 SOURCE top.cpp:134 VARIABLE tmp_89 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U63 SOURCE top.cpp:134 VARIABLE tmp_90 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U64 SOURCE top.cpp:134 VARIABLE tmp_91 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U65 SOURCE top.cpp:134 VARIABLE tmp_92 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U66 SOURCE top.cpp:134 VARIABLE tmp_93 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U67 SOURCE top.cpp:134 VARIABLE tmp_94 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U68 SOURCE top.cpp:134 VARIABLE tmp_95 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U69 SOURCE top.cpp:134 VARIABLE tmp_96 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U70 SOURCE top.cpp:134 VARIABLE tmp_97 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U71 SOURCE top.cpp:134 VARIABLE tmp_98 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U72 SOURCE top.cpp:134 VARIABLE tmp_99 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U73 SOURCE top.cpp:134 VARIABLE tmp_100 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U161 SOURCE top.cpp:134 VARIABLE tmp_101 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U58 SOURCE top.cpp:135 VARIABLE tmp_102 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U59 SOURCE top.cpp:135 VARIABLE tmp_103 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U60 SOURCE top.cpp:135 VARIABLE tmp_104 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U61 SOURCE top.cpp:135 VARIABLE tmp_105 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U62 SOURCE top.cpp:135 VARIABLE tmp_106 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U63 SOURCE top.cpp:135 VARIABLE tmp_107 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U64 SOURCE top.cpp:135 VARIABLE tmp_108 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U65 SOURCE top.cpp:135 VARIABLE tmp_109 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U66 SOURCE top.cpp:135 VARIABLE tmp_110 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U67 SOURCE top.cpp:135 VARIABLE tmp_111 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U68 SOURCE top.cpp:135 VARIABLE tmp_112 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U69 SOURCE top.cpp:135 VARIABLE tmp_113 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U70 SOURCE top.cpp:135 VARIABLE tmp_114 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U71 SOURCE top.cpp:135 VARIABLE tmp_115 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U72 SOURCE top.cpp:135 VARIABLE tmp_116 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U73 SOURCE top.cpp:135 VARIABLE tmp_117 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U162 SOURCE top.cpp:135 VARIABLE tmp_118 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U75 SOURCE top.cpp:136 VARIABLE tmp_119 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U76 SOURCE top.cpp:136 VARIABLE tmp_120 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U77 SOURCE top.cpp:136 VARIABLE tmp_121 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U78 SOURCE top.cpp:136 VARIABLE tmp_122 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U79 SOURCE top.cpp:136 VARIABLE tmp_123 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U80 SOURCE top.cpp:136 VARIABLE tmp_124 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U81 SOURCE top.cpp:136 VARIABLE tmp_125 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U82 SOURCE top.cpp:136 VARIABLE tmp_126 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U83 SOURCE top.cpp:136 VARIABLE tmp_127 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U84 SOURCE top.cpp:136 VARIABLE tmp_128 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U85 SOURCE top.cpp:136 VARIABLE tmp_129 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U86 SOURCE top.cpp:136 VARIABLE tmp_130 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U87 SOURCE top.cpp:136 VARIABLE tmp_131 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U88 SOURCE top.cpp:136 VARIABLE tmp_132 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U89 SOURCE top.cpp:136 VARIABLE tmp_133 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U90 SOURCE top.cpp:136 VARIABLE tmp_134 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U163 SOURCE top.cpp:136 VARIABLE tmp_135 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U75 SOURCE top.cpp:137 VARIABLE tmp_136 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U76 SOURCE top.cpp:137 VARIABLE tmp_137 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U77 SOURCE top.cpp:137 VARIABLE tmp_138 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U78 SOURCE top.cpp:137 VARIABLE tmp_139 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U79 SOURCE top.cpp:137 VARIABLE tmp_140 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U80 SOURCE top.cpp:137 VARIABLE tmp_141 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U81 SOURCE top.cpp:137 VARIABLE tmp_142 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U82 SOURCE top.cpp:137 VARIABLE tmp_143 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U83 SOURCE top.cpp:137 VARIABLE tmp_144 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U84 SOURCE top.cpp:137 VARIABLE tmp_145 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U85 SOURCE top.cpp:137 VARIABLE tmp_146 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U86 SOURCE top.cpp:137 VARIABLE tmp_147 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U87 SOURCE top.cpp:137 VARIABLE tmp_148 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U88 SOURCE top.cpp:137 VARIABLE tmp_149 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U89 SOURCE top.cpp:137 VARIABLE tmp_150 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U90 SOURCE top.cpp:137 VARIABLE tmp_151 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U164 SOURCE top.cpp:137 VARIABLE tmp_152 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U91 SOURCE top.cpp:138 VARIABLE tmp_153 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U92 SOURCE top.cpp:138 VARIABLE tmp_154 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U93 SOURCE top.cpp:138 VARIABLE tmp_155 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U94 SOURCE top.cpp:138 VARIABLE tmp_156 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U95 SOURCE top.cpp:138 VARIABLE tmp_157 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U96 SOURCE top.cpp:138 VARIABLE tmp_158 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U97 SOURCE top.cpp:138 VARIABLE tmp_159 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U98 SOURCE top.cpp:138 VARIABLE tmp_160 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U99 SOURCE top.cpp:138 VARIABLE tmp_161 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U100 SOURCE top.cpp:138 VARIABLE tmp_162 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U101 SOURCE top.cpp:138 VARIABLE tmp_163 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U102 SOURCE top.cpp:138 VARIABLE tmp_164 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U103 SOURCE top.cpp:138 VARIABLE tmp_165 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U104 SOURCE top.cpp:138 VARIABLE tmp_166 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U105 SOURCE top.cpp:138 VARIABLE tmp_167 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U106 SOURCE top.cpp:138 VARIABLE tmp_168 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U165 SOURCE top.cpp:138 VARIABLE tmp_169 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U91 SOURCE top.cpp:139 VARIABLE tmp_170 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U92 SOURCE top.cpp:139 VARIABLE tmp_171 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U93 SOURCE top.cpp:139 VARIABLE tmp_172 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U94 SOURCE top.cpp:139 VARIABLE tmp_173 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U95 SOURCE top.cpp:139 VARIABLE tmp_174 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U96 SOURCE top.cpp:139 VARIABLE tmp_175 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U97 SOURCE top.cpp:139 VARIABLE tmp_176 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U98 SOURCE top.cpp:139 VARIABLE tmp_177 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U99 SOURCE top.cpp:139 VARIABLE tmp_178 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U100 SOURCE top.cpp:139 VARIABLE tmp_179 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U101 SOURCE top.cpp:139 VARIABLE tmp_180 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U102 SOURCE top.cpp:139 VARIABLE tmp_181 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U103 SOURCE top.cpp:139 VARIABLE tmp_182 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U104 SOURCE top.cpp:139 VARIABLE tmp_183 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U105 SOURCE top.cpp:139 VARIABLE tmp_184 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U106 SOURCE top.cpp:139 VARIABLE tmp_185 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U166 SOURCE top.cpp:139 VARIABLE tmp_186 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U107 SOURCE top.cpp:131 VARIABLE tmp_187 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U108 SOURCE top.cpp:131 VARIABLE tmp_188 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U109 SOURCE top.cpp:131 VARIABLE tmp_189 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U110 SOURCE top.cpp:131 VARIABLE tmp_190 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U111 SOURCE top.cpp:131 VARIABLE tmp_191 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U112 SOURCE top.cpp:131 VARIABLE tmp_192 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U113 SOURCE top.cpp:131 VARIABLE tmp_193 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U114 SOURCE top.cpp:131 VARIABLE tmp_194 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U115 SOURCE top.cpp:131 VARIABLE tmp_195 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U116 SOURCE top.cpp:131 VARIABLE tmp_196 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U117 SOURCE top.cpp:131 VARIABLE tmp_197 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U118 SOURCE top.cpp:131 VARIABLE tmp_198 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U119 SOURCE top.cpp:131 VARIABLE tmp_199 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U120 SOURCE top.cpp:131 VARIABLE tmp_200 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U121 SOURCE top.cpp:131 VARIABLE tmp_201 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U122 SOURCE top.cpp:131 VARIABLE tmp_202 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U123 SOURCE top.cpp:131 VARIABLE src_center LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U124 SOURCE top.cpp:132 VARIABLE tmp_203 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U125 SOURCE top.cpp:132 VARIABLE tmp_204 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U126 SOURCE top.cpp:132 VARIABLE tmp_205 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U127 SOURCE top.cpp:132 VARIABLE tmp_206 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U128 SOURCE top.cpp:132 VARIABLE tmp_207 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U129 SOURCE top.cpp:132 VARIABLE tmp_208 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U130 SOURCE top.cpp:132 VARIABLE tmp_209 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U131 SOURCE top.cpp:132 VARIABLE tmp_210 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U132 SOURCE top.cpp:132 VARIABLE tmp_211 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U133 SOURCE top.cpp:132 VARIABLE tmp_212 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U134 SOURCE top.cpp:132 VARIABLE tmp_213 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U135 SOURCE top.cpp:132 VARIABLE tmp_214 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U136 SOURCE top.cpp:132 VARIABLE tmp_215 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U137 SOURCE top.cpp:132 VARIABLE tmp_216 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U138 SOURCE top.cpp:132 VARIABLE tmp_217 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U139 SOURCE top.cpp:132 VARIABLE tmp_218 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U167 SOURCE top.cpp:132 VARIABLE src_u LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U140 SOURCE top.cpp:133 VARIABLE tmp_219 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U141 SOURCE top.cpp:133 VARIABLE tmp_220 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U142 SOURCE top.cpp:133 VARIABLE tmp_221 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U143 SOURCE top.cpp:133 VARIABLE tmp_222 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U144 SOURCE top.cpp:133 VARIABLE tmp_223 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U145 SOURCE top.cpp:133 VARIABLE tmp_224 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U146 SOURCE top.cpp:133 VARIABLE tmp_225 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U147 SOURCE top.cpp:133 VARIABLE tmp_226 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U148 SOURCE top.cpp:133 VARIABLE tmp_227 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U149 SOURCE top.cpp:133 VARIABLE tmp_228 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U150 SOURCE top.cpp:133 VARIABLE tmp_229 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U151 SOURCE top.cpp:133 VARIABLE tmp_230 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U152 SOURCE top.cpp:133 VARIABLE tmp_231 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U153 SOURCE top.cpp:133 VARIABLE tmp_232 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U154 SOURCE top.cpp:133 VARIABLE tmp_233 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U155 SOURCE top.cpp:133 VARIABLE tmp_234 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U168 SOURCE top.cpp:133 VARIABLE src_d LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U107 SOURCE top.cpp:134 VARIABLE tmp_235 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U108 SOURCE top.cpp:134 VARIABLE tmp_236 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U109 SOURCE top.cpp:134 VARIABLE tmp_237 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U110 SOURCE top.cpp:134 VARIABLE tmp_238 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U111 SOURCE top.cpp:134 VARIABLE tmp_239 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U112 SOURCE top.cpp:134 VARIABLE tmp_240 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U113 SOURCE top.cpp:134 VARIABLE tmp_241 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U114 SOURCE top.cpp:134 VARIABLE tmp_242 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U115 SOURCE top.cpp:134 VARIABLE tmp_243 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U116 SOURCE top.cpp:134 VARIABLE tmp_244 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U117 SOURCE top.cpp:134 VARIABLE tmp_245 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U118 SOURCE top.cpp:134 VARIABLE tmp_246 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U119 SOURCE top.cpp:134 VARIABLE tmp_247 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U120 SOURCE top.cpp:134 VARIABLE tmp_248 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U121 SOURCE top.cpp:134 VARIABLE tmp_249 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U122 SOURCE top.cpp:134 VARIABLE tmp_250 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U169 SOURCE top.cpp:134 VARIABLE src_l LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U107 SOURCE top.cpp:135 VARIABLE tmp_251 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U108 SOURCE top.cpp:135 VARIABLE tmp_252 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U109 SOURCE top.cpp:135 VARIABLE tmp_253 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U110 SOURCE top.cpp:135 VARIABLE tmp_254 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U111 SOURCE top.cpp:135 VARIABLE tmp_255 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U112 SOURCE top.cpp:135 VARIABLE tmp_256 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U113 SOURCE top.cpp:135 VARIABLE tmp_257 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U114 SOURCE top.cpp:135 VARIABLE tmp_258 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U115 SOURCE top.cpp:135 VARIABLE tmp_259 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U116 SOURCE top.cpp:135 VARIABLE tmp_260 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U117 SOURCE top.cpp:135 VARIABLE tmp_261 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U118 SOURCE top.cpp:135 VARIABLE tmp_262 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U119 SOURCE top.cpp:135 VARIABLE tmp_263 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U120 SOURCE top.cpp:135 VARIABLE tmp_264 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U121 SOURCE top.cpp:135 VARIABLE tmp_265 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U122 SOURCE top.cpp:135 VARIABLE tmp_266 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U170 SOURCE top.cpp:135 VARIABLE src_r LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U124 SOURCE top.cpp:136 VARIABLE tmp_267 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U125 SOURCE top.cpp:136 VARIABLE tmp_268 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U126 SOURCE top.cpp:136 VARIABLE tmp_269 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U127 SOURCE top.cpp:136 VARIABLE tmp_270 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U128 SOURCE top.cpp:136 VARIABLE tmp_271 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U129 SOURCE top.cpp:136 VARIABLE tmp_272 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U130 SOURCE top.cpp:136 VARIABLE tmp_273 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U131 SOURCE top.cpp:136 VARIABLE tmp_274 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U132 SOURCE top.cpp:136 VARIABLE tmp_275 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U133 SOURCE top.cpp:136 VARIABLE tmp_276 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U134 SOURCE top.cpp:136 VARIABLE tmp_277 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U135 SOURCE top.cpp:136 VARIABLE tmp_278 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U136 SOURCE top.cpp:136 VARIABLE tmp_279 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U137 SOURCE top.cpp:136 VARIABLE tmp_280 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U138 SOURCE top.cpp:136 VARIABLE tmp_281 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U139 SOURCE top.cpp:136 VARIABLE tmp_282 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U171 SOURCE top.cpp:136 VARIABLE src_ul LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U124 SOURCE top.cpp:137 VARIABLE tmp_283 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U125 SOURCE top.cpp:137 VARIABLE tmp_284 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U126 SOURCE top.cpp:137 VARIABLE tmp_285 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U127 SOURCE top.cpp:137 VARIABLE tmp_286 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U128 SOURCE top.cpp:137 VARIABLE tmp_287 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U129 SOURCE top.cpp:137 VARIABLE tmp_288 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U130 SOURCE top.cpp:137 VARIABLE tmp_289 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U131 SOURCE top.cpp:137 VARIABLE tmp_290 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U132 SOURCE top.cpp:137 VARIABLE tmp_291 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U133 SOURCE top.cpp:137 VARIABLE tmp_292 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U134 SOURCE top.cpp:137 VARIABLE tmp_293 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U135 SOURCE top.cpp:137 VARIABLE tmp_294 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U136 SOURCE top.cpp:137 VARIABLE tmp_295 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U137 SOURCE top.cpp:137 VARIABLE tmp_296 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U138 SOURCE top.cpp:137 VARIABLE tmp_297 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U139 SOURCE top.cpp:137 VARIABLE tmp_298 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U172 SOURCE top.cpp:137 VARIABLE src_ur LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U140 SOURCE top.cpp:138 VARIABLE tmp_299 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U141 SOURCE top.cpp:138 VARIABLE tmp_300 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U142 SOURCE top.cpp:138 VARIABLE tmp_301 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U143 SOURCE top.cpp:138 VARIABLE tmp_302 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U144 SOURCE top.cpp:138 VARIABLE tmp_303 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U145 SOURCE top.cpp:138 VARIABLE tmp_304 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U146 SOURCE top.cpp:138 VARIABLE tmp_305 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U147 SOURCE top.cpp:138 VARIABLE tmp_306 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U148 SOURCE top.cpp:138 VARIABLE tmp_307 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U149 SOURCE top.cpp:138 VARIABLE tmp_308 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U150 SOURCE top.cpp:138 VARIABLE tmp_309 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U151 SOURCE top.cpp:138 VARIABLE tmp_310 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U152 SOURCE top.cpp:138 VARIABLE tmp_311 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U153 SOURCE top.cpp:138 VARIABLE tmp_312 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U154 SOURCE top.cpp:138 VARIABLE tmp_313 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U155 SOURCE top.cpp:138 VARIABLE tmp_314 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U173 SOURCE top.cpp:138 VARIABLE src_dl LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U140 SOURCE top.cpp:139 VARIABLE tmp_315 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U141 SOURCE top.cpp:139 VARIABLE tmp_316 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U142 SOURCE top.cpp:139 VARIABLE tmp_317 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U143 SOURCE top.cpp:139 VARIABLE tmp_318 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U144 SOURCE top.cpp:139 VARIABLE tmp_319 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U145 SOURCE top.cpp:139 VARIABLE tmp_320 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U146 SOURCE top.cpp:139 VARIABLE tmp_321 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U147 SOURCE top.cpp:139 VARIABLE tmp_322 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U148 SOURCE top.cpp:139 VARIABLE tmp_323 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U149 SOURCE top.cpp:139 VARIABLE tmp_324 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U150 SOURCE top.cpp:139 VARIABLE tmp_325 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U151 SOURCE top.cpp:139 VARIABLE tmp_326 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U152 SOURCE top.cpp:139 VARIABLE tmp_327 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U153 SOURCE top.cpp:139 VARIABLE tmp_328 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U154 SOURCE top.cpp:139 VARIABLE tmp_329 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U155 SOURCE top.cpp:139 VARIABLE tmp_330 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U174 SOURCE top.cpp:139 VARIABLE tmp_331 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_37_fu_12356_p3 SOURCE top.cpp:118 VARIABLE empty_37 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_38_fu_12362_p3 SOURCE top.cpp:118 VARIABLE empty_38 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_39_fu_12368_p3 SOURCE top.cpp:118 VARIABLE empty_39 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_40_fu_12374_p3 SOURCE top.cpp:118 VARIABLE empty_40 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_41_fu_12380_p3 SOURCE top.cpp:118 VARIABLE empty_41 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_42_fu_12386_p3 SOURCE top.cpp:118 VARIABLE empty_42 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_1_fu_12404_p2 SOURCE top.cpp:141 VARIABLE add_ln141_1 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_12414_p2 SOURCE top.cpp:141 VARIABLE add_ln141 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_43_fu_12432_p3 SOURCE top.cpp:118 VARIABLE empty_43 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_axis_fu_12450_p2 SOURCE top.cpp:141 VARIABLE sum_axis LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_1_fu_12468_p2 SOURCE top.cpp:142 VARIABLE add_ln142_1 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_fu_12478_p2 SOURCE top.cpp:142 VARIABLE add_ln142 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_44_fu_12496_p3 SOURCE top.cpp:118 VARIABLE empty_44 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_diag_fu_12514_p2 SOURCE top.cpp:142 VARIABLE sum_diag LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_45_fu_12520_p3 SOURCE top.cpp:118 VARIABLE empty_45 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_26ns_65_1_1_U56 SOURCE top.cpp:143 VARIABLE mul_ln143 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_24ns_63_1_1_U55 SOURCE top.cpp:143 VARIABLE mul_ln143_1 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_1_fu_12597_p2 SOURCE top.cpp:143 VARIABLE out_1 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln143_fu_12615_p2 SOURCE top.cpp:143 VARIABLE xor_ln143 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_fu_12621_p2 SOURCE top.cpp:143 VARIABLE and_ln143 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln143_1_fu_12626_p2 SOURCE top.cpp:143 VARIABLE xor_ln143_1 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_2_fu_12631_p2 SOURCE top.cpp:143 VARIABLE or_ln143_2 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln143_2_fu_12637_p2 SOURCE top.cpp:143 VARIABLE xor_ln143_2 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln143_4_fu_12642_p2 SOURCE top.cpp:143 VARIABLE xor_ln143_4 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln143_3_fu_12647_p2 SOURCE top.cpp:143 VARIABLE xor_ln143_3 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_fu_12653_p2 SOURCE top.cpp:143 VARIABLE or_ln143 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_1_fu_12659_p2 SOURCE top.cpp:143 VARIABLE and_ln143_1 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_2_fu_12665_p2 SOURCE top.cpp:143 VARIABLE and_ln143_2 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_3_fu_12671_p2 SOURCE top.cpp:143 VARIABLE or_ln143_3 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln143_5_fu_12677_p2 SOURCE top.cpp:143 VARIABLE xor_ln143_5 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_3_fu_12683_p2 SOURCE top.cpp:143 VARIABLE and_ln143_3 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln143_fu_12688_p3 SOURCE top.cpp:143 VARIABLE select_ln143 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_1_fu_12696_p2 SOURCE top.cpp:143 VARIABLE or_ln143_1 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_2_fu_12702_p3 SOURCE top.cpp:143 VARIABLE out_2 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_12748_p2 SOURCE top.cpp:145 VARIABLE add_ln145 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln145_fu_12762_p2 SOURCE top.cpp:145 VARIABLE xor_ln145 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln145_fu_12768_p2 SOURCE top.cpp:145 VARIABLE and_ln145 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln145_1_fu_12774_p2 SOURCE top.cpp:145 VARIABLE xor_ln145_1 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln145_fu_12804_p2 SOURCE top.cpp:145 VARIABLE icmp_ln145 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln145_1_fu_12810_p2 SOURCE top.cpp:145 VARIABLE icmp_ln145_1 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln145_2_fu_12816_p2 SOURCE top.cpp:145 VARIABLE icmp_ln145_2 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln145_fu_12822_p3 SOURCE top.cpp:145 VARIABLE select_ln145 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln145_2_fu_12830_p2 SOURCE top.cpp:145 VARIABLE xor_ln145_2 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln145_1_fu_12836_p2 SOURCE top.cpp:145 VARIABLE and_ln145_1 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln145_1_fu_12842_p3 SOURCE top.cpp:145 VARIABLE select_ln145_1 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln145_2_fu_12850_p2 SOURCE top.cpp:145 VARIABLE and_ln145_2 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln145_3_fu_12856_p2 SOURCE top.cpp:145 VARIABLE xor_ln145_3 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln145_fu_12862_p2 SOURCE top.cpp:145 VARIABLE or_ln145 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln145_3_fu_12868_p2 SOURCE top.cpp:145 VARIABLE and_ln145_3 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln145_4_fu_12874_p2 SOURCE top.cpp:145 VARIABLE and_ln145_4 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln145_2_fu_12880_p2 SOURCE top.cpp:145 VARIABLE or_ln145_2 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln145_4_fu_12886_p2 SOURCE top.cpp:145 VARIABLE xor_ln145_4 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln145_5_fu_12892_p2 SOURCE top.cpp:145 VARIABLE and_ln145_5 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln145_2_fu_12898_p3 SOURCE top.cpp:145 VARIABLE select_ln145_2 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln145_1_fu_12906_p2 SOURCE top.cpp:145 VARIABLE or_ln145_1 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln145_3_fu_12912_p3 SOURCE top.cpp:145 VARIABLE select_ln145_3 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U58 SOURCE top.cpp:128 VARIABLE tmp_s LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U59 SOURCE top.cpp:128 VARIABLE tmp_1 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U60 SOURCE top.cpp:128 VARIABLE tmp_2 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U61 SOURCE top.cpp:128 VARIABLE tmp_3 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U62 SOURCE top.cpp:128 VARIABLE tmp_4 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U63 SOURCE top.cpp:128 VARIABLE tmp_5 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U64 SOURCE top.cpp:128 VARIABLE tmp_6 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U65 SOURCE top.cpp:128 VARIABLE tmp_7 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U66 SOURCE top.cpp:128 VARIABLE tmp_8 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U67 SOURCE top.cpp:128 VARIABLE tmp_9 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U68 SOURCE top.cpp:128 VARIABLE tmp_10 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U69 SOURCE top.cpp:128 VARIABLE tmp_11 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U70 SOURCE top.cpp:128 VARIABLE tmp_12 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U71 SOURCE top.cpp:128 VARIABLE tmp_13 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U72 SOURCE top.cpp:128 VARIABLE tmp_14 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U73 SOURCE top.cpp:128 VARIABLE tmp_15 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U74 SOURCE top.cpp:128 VARIABLE tmp_16 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U107 SOURCE top.cpp:129 VARIABLE tmp_17 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U108 SOURCE top.cpp:129 VARIABLE tmp_18 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U109 SOURCE top.cpp:129 VARIABLE tmp_19 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U110 SOURCE top.cpp:129 VARIABLE tmp_20 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U111 SOURCE top.cpp:129 VARIABLE tmp_21 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U112 SOURCE top.cpp:129 VARIABLE tmp_22 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U113 SOURCE top.cpp:129 VARIABLE tmp_23 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U114 SOURCE top.cpp:129 VARIABLE tmp_24 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U115 SOURCE top.cpp:129 VARIABLE tmp_25 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U116 SOURCE top.cpp:129 VARIABLE tmp_26 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U117 SOURCE top.cpp:129 VARIABLE tmp_27 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U118 SOURCE top.cpp:129 VARIABLE tmp_28 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U119 SOURCE top.cpp:129 VARIABLE tmp_29 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U120 SOURCE top.cpp:129 VARIABLE tmp_30 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U121 SOURCE top.cpp:129 VARIABLE tmp_31 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U122 SOURCE top.cpp:129 VARIABLE tmp_32 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_24_1_1_U123 SOURCE top.cpp:129 VARIABLE tmp_33 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_fu_10480_p2 SOURCE top.cpp:122 VARIABLE add_ln122 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_10486_p2 SOURCE top.cpp:121 VARIABLE add_ln121 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln121_1_fu_10492_p3 SOURCE top.cpp:121 VARIABLE select_ln121_1 LOOP VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_44_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_43_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_42_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_26_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_25_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_24_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_23_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_22_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_21_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_20_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_19_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_18_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_17_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_16_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_15_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_14_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_13_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_12_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_11_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_10_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_9_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_8_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_7_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_6_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_5_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_4_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_3_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_2_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_41_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_40_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_39_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_38_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_37_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_36_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_2_U SOURCE {} VARIABLE top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_1_U SOURCE {} VARIABLE top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_U SOURCE {} VARIABLE top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_35_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_34_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_33_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_32_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_31_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_30_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_29_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_28_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true}} AREA {DSP 24 BRAM 144 URAM 0}} top_kernel_Pipeline_store_loop {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln157_fu_828_p2 SOURCE top.cpp:157 VARIABLE icmp_ln157 LOOP store_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_fu_834_p2 SOURCE top.cpp:157 VARIABLE add_ln157 LOOP store_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U235 SOURCE top.cpp:163 VARIABLE mul_ln163 LOOP store_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 11 OPTYPE urem PRAGMA {} RTLNAME urem_8ns_3ns_2_12_1_U236 SOURCE top.cpp:163 VARIABLE urem_ln163 LOOP store_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U237 SOURCE top.cpp:163 VARIABLE val_16 LOOP store_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U238 SOURCE top.cpp:163 VARIABLE val_17 LOOP store_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U239 SOURCE top.cpp:163 VARIABLE val_18 LOOP store_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U240 SOURCE top.cpp:163 VARIABLE val_19 LOOP store_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U241 SOURCE top.cpp:163 VARIABLE val_20 LOOP store_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U242 SOURCE top.cpp:163 VARIABLE val_21 LOOP store_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U243 SOURCE top.cpp:163 VARIABLE val_22 LOOP store_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U244 SOURCE top.cpp:163 VARIABLE val_23 LOOP store_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U245 SOURCE top.cpp:163 VARIABLE val_24 LOOP store_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U246 SOURCE top.cpp:163 VARIABLE val_25 LOOP store_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U247 SOURCE top.cpp:163 VARIABLE val_26 LOOP store_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U248 SOURCE top.cpp:163 VARIABLE val_27 LOOP store_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U249 SOURCE top.cpp:163 VARIABLE val_28 LOOP store_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U250 SOURCE top.cpp:163 VARIABLE val_29 LOOP store_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U251 SOURCE top.cpp:163 VARIABLE val_30 LOOP store_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_24_1_1_U252 SOURCE top.cpp:163 VARIABLE val LOOP store_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_89_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_71_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_68_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_65_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_62_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_59_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_56_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_53_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_50_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_47_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_86_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_83_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_2_U SOURCE {} VARIABLE top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_80_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_77_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_74_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_88_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_70_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_67_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_64_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_61_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_58_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_55_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_52_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_49_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_46_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_85_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_82_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_1_U SOURCE {} VARIABLE top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_79_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_76_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_73_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_87_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_69_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_66_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_63_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_60_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_57_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_54_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_51_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_48_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_45_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_84_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_81_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_U SOURCE {} VARIABLE top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_78_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_75_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_72_U SOURCE {} VARIABLE p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 1376 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true}} AREA {DSP 24 BRAM 431 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.09 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.46 seconds; current allocated memory: 928.957 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
Execute         syn_report -model top_kernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 102.41 sec.
Command     csynth_design done; 162.22 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:02:42; Allocated memory: 255.793 MB.
Execute     cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute       ::AP::init_summary_file cosim 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.57 sec.
Execute       write_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg -apsfile /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/cosimDB.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Command       ap_part_info done; 0.17 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/host.cpp -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/host.cpp /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 4.82 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Command       ap_part_info done; 0.11 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/top.cpp -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/top.cpp /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 4.46 sec.
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Command       ap_part_info done; 0.12 sec.
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 45.25 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.DependenceCheck.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source dataflow_monitor_API.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 3277.34 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 3375.44 sec.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:56:15; Allocated memory: 126.176 MB.
Execute     export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
Execute       config_export -flow=impl -format=ip_catalog 
Execute       write_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg -apsfile /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg
Execute       ::AP::init_summary_file vivado-impl 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.58 sec.
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=top_kernel xml_exists=0
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/cosimDB.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to top_kernel
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=25 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='top_kernel_mul_8ns_10ns_17_1_1
top_kernel_urem_8ns_3ns_2_12_1
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_mul_39s_24ns_63_1_1
top_kernel_mul_39s_26ns_65_1_1
top_kernel_mul_64ns_66ns_126_1_1
top_kernel_sparsemux_7_2_24_1_1
top_kernel_sparsemux_33_4_24_1_1
top_kernel_sparsemux_7_2_24_1_1
top_kernel_sparsemux_7_2_24_1_1
top_kernel_urem_9ns_3ns_2_13_1
top_kernel_mul_9ns_11ns_19_1_1
top_kernel_sparsemux_33_4_24_1_1
top_kernel_sparsemux_33_4_24_1_1
top_kernel_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10bkb
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_flow_control_loop_pipe_sequential_init
top_kernel_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25Xh4
top_kernel_gmem0_m_axi
top_kernel_gmem1_m_axi
top_kernel_control_s_axi
top_kernel_Pipeline_load_loop
top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4
top_kernel_Pipeline_store_loop
top_kernel
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_load_loop.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_Pipeline_store_loop.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       sc_get_clocks top_kernel 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_part_info done; 0.11 sec.
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/impl.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix top_kernel_ TopModuleNoPrefix top_kernel TopModuleWithPrefix top_kernel' export_design_flow='impl' impl_dir='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7ff2a1feb4c8' export_design_flow='impl' export_rpt='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7ff2a1e8dd28' export_design_flow='syn' export_rpt='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute       send_msg_by_id INFO @200-802@%s project_1/hls/impl/export.zip 
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
Command     export_design done; 1049.29 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:17:29; Allocated memory: 0.000 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.29 sec.
