-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

-- DATE "01/30/2023 17:59:27"

-- 
-- Device: Altera 5CEBA4F23C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	CPUCircuit IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	KEY : IN std_logic_vector(3 DOWNTO 0);
	LEDR : OUT std_logic_vector(9 DOWNTO 0);
	SW : IN std_logic_vector(9 DOWNTO 0);
	RESET_N : IN std_logic;
	CLOCK_50 : IN std_logic;
	CLOCK2_50 : IN std_logic;
	CLOCK3_50 : IN std_logic;
	CLOCK4_50 : IN std_logic
	);
END CPUCircuit;

-- Design Ports Information
-- HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- CLOCK2_50	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK3_50	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK4_50	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF CPUCircuit IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_RESET_N : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_CLOCK2_50 : std_logic;
SIGNAL ww_CLOCK3_50 : std_logic;
SIGNAL ww_CLOCK4_50 : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \CLOCK2_50~input_o\ : std_logic;
SIGNAL \CLOCK3_50~input_o\ : std_logic;
SIGNAL \CLOCK4_50~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder_combout\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \CLKD|Add0~57_sumout\ : std_logic;
SIGNAL \CLKD|count[0]~0_combout\ : std_logic;
SIGNAL \CLKD|Add0~58\ : std_logic;
SIGNAL \CLKD|Add0~9_sumout\ : std_logic;
SIGNAL \CLKD|Equal0~1_combout\ : std_logic;
SIGNAL \CLKD|Equal0~4_combout\ : std_logic;
SIGNAL \CLKD|count[11]~DUPLICATE_q\ : std_logic;
SIGNAL \CLKD|count[13]~DUPLICATE_q\ : std_logic;
SIGNAL \CLKD|Equal0~3_combout\ : std_logic;
SIGNAL \CLKD|Add0~38\ : std_logic;
SIGNAL \CLKD|Add0~49_sumout\ : std_logic;
SIGNAL \CLKD|Add0~50\ : std_logic;
SIGNAL \CLKD|Add0~1_sumout\ : std_logic;
SIGNAL \CLKD|Add0~2\ : std_logic;
SIGNAL \CLKD|Add0~5_sumout\ : std_logic;
SIGNAL \CLKD|Equal0~0_combout\ : std_logic;
SIGNAL \CLKD|Equal0~5_combout\ : std_logic;
SIGNAL \CLKD|Add0~10\ : std_logic;
SIGNAL \CLKD|Add0~13_sumout\ : std_logic;
SIGNAL \CLKD|Add0~14\ : std_logic;
SIGNAL \CLKD|Add0~29_sumout\ : std_logic;
SIGNAL \CLKD|Add0~30\ : std_logic;
SIGNAL \CLKD|Add0~17_sumout\ : std_logic;
SIGNAL \CLKD|Add0~18\ : std_logic;
SIGNAL \CLKD|Add0~25_sumout\ : std_logic;
SIGNAL \CLKD|Add0~26\ : std_logic;
SIGNAL \CLKD|Add0~53_sumout\ : std_logic;
SIGNAL \CLKD|Add0~54\ : std_logic;
SIGNAL \CLKD|Add0~21_sumout\ : std_logic;
SIGNAL \CLKD|Add0~22\ : std_logic;
SIGNAL \CLKD|Add0~61_sumout\ : std_logic;
SIGNAL \CLKD|Add0~62\ : std_logic;
SIGNAL \CLKD|Add0~65_sumout\ : std_logic;
SIGNAL \CLKD|Add0~66\ : std_logic;
SIGNAL \CLKD|Add0~41_sumout\ : std_logic;
SIGNAL \CLKD|Add0~42\ : std_logic;
SIGNAL \CLKD|Add0~69_sumout\ : std_logic;
SIGNAL \CLKD|Add0~70\ : std_logic;
SIGNAL \CLKD|Add0~73_sumout\ : std_logic;
SIGNAL \CLKD|Add0~74\ : std_logic;
SIGNAL \CLKD|Add0~77_sumout\ : std_logic;
SIGNAL \CLKD|Add0~78\ : std_logic;
SIGNAL \CLKD|Add0~81_sumout\ : std_logic;
SIGNAL \CLKD|Add0~82\ : std_logic;
SIGNAL \CLKD|Add0~85_sumout\ : std_logic;
SIGNAL \CLKD|Add0~86\ : std_logic;
SIGNAL \CLKD|Add0~89_sumout\ : std_logic;
SIGNAL \CLKD|Add0~90\ : std_logic;
SIGNAL \CLKD|Add0~93_sumout\ : std_logic;
SIGNAL \CLKD|Add0~94\ : std_logic;
SIGNAL \CLKD|Add0~97_sumout\ : std_logic;
SIGNAL \CLKD|Add0~98\ : std_logic;
SIGNAL \CLKD|Add0~101_sumout\ : std_logic;
SIGNAL \CLKD|Add0~102\ : std_logic;
SIGNAL \CLKD|Add0~33_sumout\ : std_logic;
SIGNAL \CLKD|Add0~34\ : std_logic;
SIGNAL \CLKD|Add0~45_sumout\ : std_logic;
SIGNAL \CLKD|Add0~46\ : std_logic;
SIGNAL \CLKD|Add0~37_sumout\ : std_logic;
SIGNAL \CLKD|Equal0~2_combout\ : std_logic;
SIGNAL \CLKD|tmp~0_combout\ : std_logic;
SIGNAL \CLKD|tmp~q\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \RESET_N~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \keyenc|Equal1~0_combout\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \keyenc|clock_count[0]~3_combout\ : std_logic;
SIGNAL \keyenc|clock_count[1]~2_combout\ : std_logic;
SIGNAL \keyenc|Equal0~1_combout\ : std_logic;
SIGNAL \keyenc|clock_count[3]~0_combout\ : std_logic;
SIGNAL \keyenc|clock_count[2]~1_combout\ : std_logic;
SIGNAL \keyenc|Equal0~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCextD|jc2|dff1|q~q\ : std_logic;
SIGNAL \Processor|ctrl|JCextD|stop1~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCextD|jc1|dff1|q~q\ : std_logic;
SIGNAL \Processor|ctrl|JCextC|jc2|dff1|q~q\ : std_logic;
SIGNAL \Processor|ctrl|write~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|write~1_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \~QIC_CREATED_GND~I_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~6\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~feeder_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~10\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~feeder_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~14\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~feeder_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~18\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~feeder_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~22\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~feeder_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~26\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~feeder_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~30\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~feeder_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~34\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~feeder_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~0_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~2\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~feeder_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~6\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~feeder_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~10\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~feeder_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~14\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~feeder_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~18\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~feeder_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~22\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~feeder_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~26\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~2\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\ : std_logic;
SIGNAL \Processor|ctrl|Equal6~0_combout\ : std_logic;
SIGNAL \Processor|path|MuxDOut|q[6]~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCintB|jc2|dff1|q~q\ : std_logic;
SIGNAL \Processor|ctrl|JCintA|jc1|dff1|q~q\ : std_logic;
SIGNAL \Processor|ctrl|JCintF|jc3|dff1|q~q\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \Processor|path|IR|Generate_Registers:6:dffi|q~q\ : std_logic;
SIGNAL \Processor|ctrl|cJCextA~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCintC|stop1~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCintC|jc1|dff1|q~q\ : std_logic;
SIGNAL \Processor|ctrl|JCintC|jc2|dff1|q~q\ : std_logic;
SIGNAL \Processor|ctrl|incIP~0_combout\ : std_logic;
SIGNAL \Processor|path|IX|RegL|Generate_Registers:5:dffi|q~0_combout\ : std_logic;
SIGNAL \Processor|path|IX|RegL|Generate_Registers:3:dffi|q~q\ : std_logic;
SIGNAL \Processor|ctrl|Equal85~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|incIP~1_combout\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:0:adderi|s~0_combout\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:0:dffi|q~feeder_combout\ : std_logic;
SIGNAL \Processor|ctrl|Equal67~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|Equal68~0_combout\ : std_logic;
SIGNAL \Processor|path|IR|Generate_Registers:1:dffi|q~q\ : std_logic;
SIGNAL \Processor|ctrl|loadFZ~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|selMuxDIn~0_combout\ : std_logic;
SIGNAL \Processor|path|RegB|Generate_Registers:1:dffi|q~q\ : std_logic;
SIGNAL \Processor|ctrl|cs2~0_combout\ : std_logic;
SIGNAL \Processor|path|MuxDIn|q[1]~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCextE|stop1~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|Equal86~0_combout\ : std_logic;
SIGNAL \Processor|path|MuxDIn|q[1]~1_combout\ : std_logic;
SIGNAL \Processor|path|MuxDIn|q[1]~3_combout\ : std_logic;
SIGNAL \Processor|path|RegA|Generate_Registers:5:dffi|q~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|loadFZ~1_combout\ : std_logic;
SIGNAL \Processor|path|RegB|Generate_Registers:4:dffi|q~0_combout\ : std_logic;
SIGNAL \Processor|path|RegA|Generate_Registers:5:dffi|q~1_combout\ : std_logic;
SIGNAL \Processor|path|RegA|Generate_Registers:5:dffi|q~2_combout\ : std_logic;
SIGNAL \Processor|path|RegA|Generate_Registers:1:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|ALU|inB[0]~1_combout\ : std_logic;
SIGNAL \Processor|path|ALU|inA[1]~11_combout\ : std_logic;
SIGNAL \Processor|path|ALU|inB[1]~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|inA[0]~10_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder1|add_gen:0:adderi|s~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|Equal8~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|adder|add_gen:1:adderi|s~combout\ : std_logic;
SIGNAL \Processor|ctrl|modeALU[0]~1_combout\ : std_logic;
SIGNAL \Processor|ctrl|modeALU[3]~4_combout\ : std_logic;
SIGNAL \Processor|ctrl|modeALU[2]~3_combout\ : std_logic;
SIGNAL \Processor|ctrl|modeALU[1]~2_combout\ : std_logic;
SIGNAL \Processor|path|ALU|result~1_combout\ : std_logic;
SIGNAL \Processor|path|ALU|result~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|fout[3]~4_combout\ : std_logic;
SIGNAL \Processor|path|ALU|fout[3]~2_combout\ : std_logic;
SIGNAL \Processor|path|ALU|fout[3]~1_combout\ : std_logic;
SIGNAL \Processor|path|ALU|fout[1]~3_combout\ : std_logic;
SIGNAL \Processor|path|ALU|fout[3]~21_combout\ : std_logic;
SIGNAL \Processor|path|ALU|fout[1]~5_combout\ : std_logic;
SIGNAL \Processor|path|RegB|Generate_Registers:2:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|MuxDIn|q[2]~4_combout\ : std_logic;
SIGNAL \Processor|path|RegA|Generate_Registers:2:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|ALU|fout[2]~6_combout\ : std_logic;
SIGNAL \Processor|path|ALU|inB[2]~2_combout\ : std_logic;
SIGNAL \Processor|path|ALU|inA[2]~9_combout\ : std_logic;
SIGNAL \Processor|path|ALU|adder|add_gen:1:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|adder|add_gen:2:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder5|adder_generate:0:adderi|s~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|fout[2]~7_combout\ : std_logic;
SIGNAL \Processor|path|ALU|fout[0]~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|adder|add_gen:2:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|RegA|Generate_Registers:3:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|MuxDIn|q[3]~5_combout\ : std_logic;
SIGNAL \Processor|path|RegB|Generate_Registers:3:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|ALU|inB[3]~3_combout\ : std_logic;
SIGNAL \Processor|path|ALU|inA[3]~8_combout\ : std_logic;
SIGNAL \Processor|path|ALU|adder|add_gen:3:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder5|adder_generate:0:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|inA[7]~6_combout\ : std_logic;
SIGNAL \Processor|path|ALU|inA[7]~1_combout\ : std_logic;
SIGNAL \Processor|path|ALU|inA[5]~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder4|add_gen:1:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder1|add_gen:2:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder2|add_gen:0:adderi|s~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder5|adder_generate:1:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|fout[3]~8_combout\ : std_logic;
SIGNAL \Processor|path|ALU|fout[3]~9_combout\ : std_logic;
SIGNAL \Processor|path|ALU|Equal18~0_combout\ : std_logic;
SIGNAL \Processor|path|RegB|Generate_Registers:5:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|MuxDIn|q[5]~7_combout\ : std_logic;
SIGNAL \Processor|path|RegA|Generate_Registers:5:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|ALU|inA[5]~3_combout\ : std_logic;
SIGNAL \Processor|path|RegB|Generate_Registers:4:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder1|add_gen:3:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder2|add_gen:1:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder5|adder_generate:2:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|fout[4]~10_combout\ : std_logic;
SIGNAL \Processor|path|ALU|inB[4]~4_combout\ : std_logic;
SIGNAL \Processor|path|ALU|adder|add_gen:3:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|adder|add_gen:4:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|fout[4]~17_combout\ : std_logic;
SIGNAL \Processor|path|MuxDIn|q[4]~6_combout\ : std_logic;
SIGNAL \Processor|path|RegA|Generate_Registers:4:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|ALU|inA[4]~7_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder1|add_gen:4:adderi|s~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder1|add_gen:4:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder5|adder_generate:2:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder2|add_gen:2:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|inB[5]~5_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder3|add_gen:0:adderi|s~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder7|adder_generate:1:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|adder|add_gen:4:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|adder|add_gen:5:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|fout[5]~11_combout\ : std_logic;
SIGNAL \Processor|path|ALU|fout[5]~12_combout\ : std_logic;
SIGNAL \Processor|path|RegA|Generate_Registers:6:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|MuxDIn|q[6]~8_combout\ : std_logic;
SIGNAL \Processor|path|RegB|Generate_Registers:6:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|ALU|inB[6]~6_combout\ : std_logic;
SIGNAL \Processor|path|ALU|adder|add_gen:6:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder1|add_gen:3:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder1|add_gen:5:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder2|add_gen:3:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder5|adder_generate:4:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder3|add_gen:1:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder7|adder_generate:1:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder7|adder_generate:2:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|fout[6]~13_combout\ : std_logic;
SIGNAL \Processor|path|ALU|fout[6]~14_combout\ : std_logic;
SIGNAL \Processor|path|RegA|Generate_Registers:7:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|MuxDIn|q[7]~9_combout\ : std_logic;
SIGNAL \Processor|path|RegB|Generate_Registers:7:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|ALU|inB[7]~7_combout\ : std_logic;
SIGNAL \Processor|path|ALU|inA[7]~5_combout\ : std_logic;
SIGNAL \Processor|path|ALU|adder|add_gen:6:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|adder|add_gen:7:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|fout[7]~15_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder3|add_gen:2:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder4|add_gen:0:adderi|s~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder6|adder_generate:1:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder7|adder_generate:2:adderi|c~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder5|adder_generate:4:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder1|add_gen:5:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder1|add_gen:6:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder2|add_gen:3:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder2|add_gen:4:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder5|adder_generate:5:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder7|adder_generate:3:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|fout[7]~16_combout\ : std_logic;
SIGNAL \Processor|path|ALU|Equal18~1_combout\ : std_logic;
SIGNAL \Processor|path|FZ|dff1|q~0_combout\ : std_logic;
SIGNAL \Processor|path|FZ|dff1|q~q\ : std_logic;
SIGNAL \Processor|ctrl|JCintD|stop1~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCintD|stop1~1_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCintD|stop1~2_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCintD|jc1|dff1|q~q\ : std_logic;
SIGNAL \Processor|ctrl|modeALU~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|inA[1]~2_combout\ : std_logic;
SIGNAL \Processor|path|ALU|inA[6]~4_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder3|add_gen:3:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder3|add_gen:5:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder3|add_gen:6:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder3|add_gen:4:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder4|add_gen:2:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder3|add_gen:3:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder4|add_gen:1:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder6|adder_generate:1:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder6|adder_generate:3:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder4|add_gen:3:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder4|add_gen:3:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder4|add_gen:4:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder3|add_gen:5:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder6|adder_generate:5:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder3|add_gen:6:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder3|add_gen:7:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder4|add_gen:4:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder4|add_gen:5:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder4|add_gen:5:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder4|add_gen:6:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder6|adder_generate:5:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder3|add_gen:7:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder6|adder_generate:7:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder6|adder_generate:2:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder6|adder_generate:4:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder1|add_gen:7:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder2|add_gen:5:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder1|add_gen:7:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder5|adder_generate:6:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder2|add_gen:5:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder2|add_gen:6:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder5|adder_generate:7:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder2|add_gen:7:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder6|adder_generate:3:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder6|adder_generate:2:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder5|adder_generate:6:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder7|adder_generate:4:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder5|adder_generate:7:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder7|adder_generate:6:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder6|adder_generate:6:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder5|adder_generate:9:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder7|adder_generate:9:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder6|adder_generate:6:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder4|add_gen:6:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder6|adder_generate:8:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder7|adder_generate:4:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder7|adder_generate:6:adderi|s~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|c~1_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder7|adder_generate:11:adderi|s~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|cout~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|cout~1_combout\ : std_logic;
SIGNAL \Processor|path|FC|dff1|q~q\ : std_logic;
SIGNAL \Processor|path|MB|RegL|Generate_Registers:4:dffi|q~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|Equal31~0_combout\ : std_logic;
SIGNAL \Processor|path|MB|RegL|Generate_Registers:4:dffi|q~2_combout\ : std_logic;
SIGNAL \Processor|path|MB|RegL|Generate_Registers:0:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|MB|RegL|Generate_Registers:4:dffi|q~1_combout\ : std_logic;
SIGNAL \Processor|ctrl|inc2IP~0_combout\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:6:dffi|q~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|loadIP~0_combout\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:6:dffi|q~1_combout\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:0:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:1:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:1:dffi|q~feeder_combout\ : std_logic;
SIGNAL \Processor|path|MB|RegL|Generate_Registers:1:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:1:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:2:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:2:dffi|q~feeder_combout\ : std_logic;
SIGNAL \Processor|path|MB|RegL|Generate_Registers:2:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:2:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:2:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:3:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:3:dffi|q~feeder_combout\ : std_logic;
SIGNAL \Processor|path|MB|RegL|Generate_Registers:3:dffi|q~feeder_combout\ : std_logic;
SIGNAL \Processor|path|MB|RegL|Generate_Registers:3:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:3:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|MuxAddr|q[3]~3_combout\ : std_logic;
SIGNAL \Processor|path|IX|RegL|Generate_Registers:4:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:4:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:4:dffi|q~feeder_combout\ : std_logic;
SIGNAL \Processor|path|MB|RegL|Generate_Registers:4:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:4:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|MuxAddr|q[4]~4_combout\ : std_logic;
SIGNAL \Processor|path|IX|RegL|Generate_Registers:5:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:5:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:5:dffi|q~feeder_combout\ : std_logic;
SIGNAL \Processor|path|MB|RegL|Generate_Registers:5:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:5:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|MuxAddr|q[5]~5_combout\ : std_logic;
SIGNAL \Processor|path|IX|RegL|Generate_Registers:7:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:5:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:6:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:6:dffi|q~feeder_combout\ : std_logic;
SIGNAL \Processor|path|MB|RegL|Generate_Registers:6:dffi|q~feeder_combout\ : std_logic;
SIGNAL \Processor|path|MB|RegL|Generate_Registers:6:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:6:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:7:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:7:dffi|q~feeder_combout\ : std_logic;
SIGNAL \Processor|path|MB|RegL|Generate_Registers:7:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:7:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|MuxAddr|q[7]~7_combout\ : std_logic;
SIGNAL \Processor|path|RegC|Generate_Registers:7:dffi|q~0_combout\ : std_logic;
SIGNAL \Processor|path|RegC|Generate_Registers:1:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|MuxDOut|q[1]~2_combout\ : std_logic;
SIGNAL \Processor|path|RegC|Generate_Registers:2:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|MuxDOut|q[2]~3_combout\ : std_logic;
SIGNAL \Processor|path|RegC|Generate_Registers:3:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|MuxDOut|q[3]~4_combout\ : std_logic;
SIGNAL \Processor|path|RegC|Generate_Registers:4:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|MuxDOut|q[4]~5_combout\ : std_logic;
SIGNAL \Processor|path|RegC|Generate_Registers:5:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|MuxDOut|q[5]~6_combout\ : std_logic;
SIGNAL \Processor|path|RegC|Generate_Registers:6:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|MuxDOut|q[6]~7_combout\ : std_logic;
SIGNAL \Processor|path|RegC|Generate_Registers:7:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|MuxDOut|q[7]~8_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder_combout\ : std_logic;
SIGNAL \SelInput|q[1]~2_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\ : std_logic;
SIGNAL \Processor|path|IX|RegH|Generate_Registers:0:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:8:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:8:dffi|q~feeder_combout\ : std_logic;
SIGNAL \Processor|path|MB|RegH|Generate_Registers:7:dffi|q~0_combout\ : std_logic;
SIGNAL \Processor|path|MB|RegH|Generate_Registers:0:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:8:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|MuxAddr|q[8]~8_combout\ : std_logic;
SIGNAL \Processor|path|IX|RegH|Generate_Registers:1:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:8:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:9:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:9:dffi|q~feeder_combout\ : std_logic;
SIGNAL \Processor|path|MB|RegH|Generate_Registers:1:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:9:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|MuxAddr|q[9]~9_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder_combout\ : std_logic;
SIGNAL \SelInput|q[1]~3_combout\ : std_logic;
SIGNAL \Processor|path|IX|RegL|Generate_Registers:1:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|MuxAddr|q[1]~1_combout\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SelInput|q[4]~8_combout\ : std_logic;
SIGNAL \Processor|path|IR|Generate_Registers:4:dffi|q~q\ : std_logic;
SIGNAL \Processor|ctrl|JCintF|stop1~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCintF|stop1~1_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCintF|jc1|dff1|q~q\ : std_logic;
SIGNAL \Processor|ctrl|JCintF|jc2|dff1|q~q\ : std_logic;
SIGNAL \Processor|ctrl|Equal11~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCextB|stop1~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCintE|stop1~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCintE|jc1|dff1|q~q\ : std_logic;
SIGNAL \Processor|ctrl|JCintE|jc2|dff1|q~q\ : std_logic;
SIGNAL \Processor|ctrl|Equal12~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCintB|stop1~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCintB|stop1~1_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCintB|jc1|dff1|q~q\ : std_logic;
SIGNAL \Processor|path|IR|Generate_Registers:7:dffi|q~0_combout\ : std_logic;
SIGNAL \Processor|path|IR|Generate_Registers:0:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|RegB|Generate_Registers:4:dffi|q~2_combout\ : std_logic;
SIGNAL \Processor|path|RegB|Generate_Registers:4:dffi|q~1_combout\ : std_logic;
SIGNAL \Processor|path|RegB|Generate_Registers:0:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|MuxDIn|q[0]~2_combout\ : std_logic;
SIGNAL \Processor|path|RegA|Generate_Registers:0:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|RegC|Generate_Registers:0:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|MuxDOut|q[0]~1_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~feeder_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~feeder_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SelInput|q[5]~9_combout\ : std_logic;
SIGNAL \Processor|path|IR|Generate_Registers:5:dffi|q~q\ : std_logic;
SIGNAL \Processor|ctrl|cs2~combout\ : std_logic;
SIGNAL \Processor|ctrl|JCextB|stop1~1_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCextB|jc1|dff1|q~q\ : std_logic;
SIGNAL \Processor|ctrl|cJCextA~1_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCextA|stop1~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|cJCextA~2_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCextA|stop1~1_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCextA|jc1|dff1|q~q\ : std_logic;
SIGNAL \Processor|ctrl|read~0_combout\ : std_logic;
SIGNAL \SelInput|q[2]~4_combout\ : std_logic;
SIGNAL \SelInput|q[2]~5_combout\ : std_logic;
SIGNAL \Processor|path|IR|Generate_Registers:2:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|IX|RegH|Generate_Registers:5:dffi|q~0_combout\ : std_logic;
SIGNAL \Processor|path|IX|RegH|Generate_Registers:6:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:10:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:10:dffi|q~feeder_combout\ : std_logic;
SIGNAL \Processor|path|MB|RegH|Generate_Registers:2:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:10:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:11:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:11:dffi|q~feeder_combout\ : std_logic;
SIGNAL \Processor|path|MB|RegH|Generate_Registers:3:dffi|q~feeder_combout\ : std_logic;
SIGNAL \Processor|path|MB|RegH|Generate_Registers:3:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:11:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:11:adderi|c~0_combout\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:12:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:12:dffi|q~feeder_combout\ : std_logic;
SIGNAL \Processor|path|MB|RegH|Generate_Registers:4:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:12:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:13:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:13:dffi|q~feeder_combout\ : std_logic;
SIGNAL \Processor|path|MB|RegH|Generate_Registers:5:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:13:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:14:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:14:dffi|q~feeder_combout\ : std_logic;
SIGNAL \Processor|path|MB|RegH|Generate_Registers:6:dffi|q~feeder_combout\ : std_logic;
SIGNAL \Processor|path|MB|RegH|Generate_Registers:6:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:14:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|MuxAddr|q[14]~14_combout\ : std_logic;
SIGNAL \Processor|path|IX|RegH|Generate_Registers:5:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|MuxAddr|q[13]~13_combout\ : std_logic;
SIGNAL \InputCtrl|Equal0~3_combout\ : std_logic;
SIGNAL \InputCtrl|Equal0~4_combout\ : std_logic;
SIGNAL \SelInput|q[6]~10_combout\ : std_logic;
SIGNAL \Processor|path|IX|RegL|Generate_Registers:6:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|MuxAddr|q[6]~6_combout\ : std_logic;
SIGNAL \InputCtrl|Equal0~0_combout\ : std_logic;
SIGNAL \InputCtrl|Equal0~1_combout\ : std_logic;
SIGNAL \Processor|path|IX|RegH|Generate_Registers:2:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|MuxAddr|q[10]~10_combout\ : std_logic;
SIGNAL \Processor|path|IX|RegH|Generate_Registers:4:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|MuxAddr|q[12]~12_combout\ : std_logic;
SIGNAL \Processor|path|IX|RegH|Generate_Registers:3:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|MuxAddr|q[11]~11_combout\ : std_logic;
SIGNAL \InputCtrl|Equal0~2_combout\ : std_logic;
SIGNAL \SelInput|q[0]~0_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SelInput|q[0]~1_combout\ : std_logic;
SIGNAL \Processor|path|IX|RegL|Generate_Registers:0:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|MuxAddr|q[0]~0_combout\ : std_logic;
SIGNAL \SelInput|q[3]~6_combout\ : std_logic;
SIGNAL \SelInput|q[3]~7_combout\ : std_logic;
SIGNAL \Processor|path|IR|Generate_Registers:3:dffi|q~q\ : std_logic;
SIGNAL \Processor|ctrl|JCextC|stop1~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCextC|jc1|dff1|q~q\ : std_logic;
SIGNAL \Processor|ctrl|selMuxAddr~0_combout\ : std_logic;
SIGNAL \Processor|path|IX|RegH|Generate_Registers:7:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:15:adderi|s~combout\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:15:dffi|q~feeder_combout\ : std_logic;
SIGNAL \Processor|path|MB|RegH|Generate_Registers:7:dffi|q~feeder_combout\ : std_logic;
SIGNAL \Processor|path|MB|RegH|Generate_Registers:7:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:15:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|MuxAddr|q[15]~15_combout\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SelInput|q[7]~11_combout\ : std_logic;
SIGNAL \Processor|path|IR|Generate_Registers:7:dffi|q~q\ : std_logic;
SIGNAL \Processor|ctrl|loadhIX~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCextE|stop1~1_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCextE|stop1~2_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCextE|jc1|dff1|q~q\ : std_logic;
SIGNAL \Processor|ctrl|JCextE|jc2|dff1|q~q\ : std_logic;
SIGNAL \Processor|ctrl|JCextE|jc3|dff1|q~q\ : std_logic;
SIGNAL \Processor|path|IX|RegL|Generate_Registers:2:dffi|q~q\ : std_logic;
SIGNAL \Processor|path|MuxAddr|q[2]~2_combout\ : std_logic;
SIGNAL \SelOutput|q[2]~2_combout\ : std_logic;
SIGNAL \SelOutput|q[3]~3_combout\ : std_logic;
SIGNAL \SelOutput|q[1]~1_combout\ : std_logic;
SIGNAL \SelOutput|q[0]~0_combout\ : std_logic;
SIGNAL \DecHEX0|Mux6~0_combout\ : std_logic;
SIGNAL \DecHEX0|Mux5~0_combout\ : std_logic;
SIGNAL \DecHEX0|Mux4~0_combout\ : std_logic;
SIGNAL \DecHEX0|Mux3~0_combout\ : std_logic;
SIGNAL \DecHEX0|Mux2~0_combout\ : std_logic;
SIGNAL \DecHEX0|Mux1~0_combout\ : std_logic;
SIGNAL \DecHEX0|Mux0~0_combout\ : std_logic;
SIGNAL \SelOutput|q[4]~4_combout\ : std_logic;
SIGNAL \SelOutput|q[6]~6_combout\ : std_logic;
SIGNAL \SelOutput|q[5]~5_combout\ : std_logic;
SIGNAL \SelOutput|q[7]~7_combout\ : std_logic;
SIGNAL \DecHEX1|Mux6~0_combout\ : std_logic;
SIGNAL \DecHEX1|Mux5~0_combout\ : std_logic;
SIGNAL \DecHEX1|Mux4~0_combout\ : std_logic;
SIGNAL \DecHEX1|Mux3~0_combout\ : std_logic;
SIGNAL \DecHEX1|Mux2~0_combout\ : std_logic;
SIGNAL \DecHEX1|Mux1~0_combout\ : std_logic;
SIGNAL \DecHEX1|Mux0~0_combout\ : std_logic;
SIGNAL \SelOutput|q[9]~9_combout\ : std_logic;
SIGNAL \SelOutput|q[11]~11_combout\ : std_logic;
SIGNAL \SelOutput|q[10]~10_combout\ : std_logic;
SIGNAL \SelOutput|q[8]~8_combout\ : std_logic;
SIGNAL \DecHEX2|Mux6~0_combout\ : std_logic;
SIGNAL \DecHEX2|Mux5~0_combout\ : std_logic;
SIGNAL \DecHEX2|Mux4~0_combout\ : std_logic;
SIGNAL \DecHEX2|Mux3~0_combout\ : std_logic;
SIGNAL \DecHEX2|Mux2~0_combout\ : std_logic;
SIGNAL \DecHEX2|Mux1~0_combout\ : std_logic;
SIGNAL \DecHEX2|Mux0~0_combout\ : std_logic;
SIGNAL \SelOutput|q[12]~12_combout\ : std_logic;
SIGNAL \SelOutput|q[13]~13_combout\ : std_logic;
SIGNAL \SelOutput|q[14]~14_combout\ : std_logic;
SIGNAL \SelOutput|q[15]~15_combout\ : std_logic;
SIGNAL \DecHEX3|Mux6~0_combout\ : std_logic;
SIGNAL \DecHEX3|Mux5~0_combout\ : std_logic;
SIGNAL \DecHEX3|Mux4~0_combout\ : std_logic;
SIGNAL \DecHEX3|Mux3~0_combout\ : std_logic;
SIGNAL \DecHEX3|Mux2~0_combout\ : std_logic;
SIGNAL \DecHEX3|Mux1~0_combout\ : std_logic;
SIGNAL \DecHEX3|Mux0~0_combout\ : std_logic;
SIGNAL \DecHEX4|Mux6~0_combout\ : std_logic;
SIGNAL \DecHEX4|Mux5~0_combout\ : std_logic;
SIGNAL \DecHEX4|Mux4~0_combout\ : std_logic;
SIGNAL \DecHEX4|Mux3~0_combout\ : std_logic;
SIGNAL \DecHEX4|Mux2~0_combout\ : std_logic;
SIGNAL \DecHEX4|Mux1~0_combout\ : std_logic;
SIGNAL \DecHEX4|Mux0~0_combout\ : std_logic;
SIGNAL \DecHEX5|Mux6~0_combout\ : std_logic;
SIGNAL \DecHEX5|Mux5~0_combout\ : std_logic;
SIGNAL \DecHEX5|Mux4~0_combout\ : std_logic;
SIGNAL \DecHEX5|Mux3~0_combout\ : std_logic;
SIGNAL \DecHEX5|Mux2~0_combout\ : std_logic;
SIGNAL \DecHEX5|Mux1~0_combout\ : std_logic;
SIGNAL \DecHEX5|Mux0~0_combout\ : std_logic;
SIGNAL \CLK50|Add0~81_sumout\ : std_logic;
SIGNAL \CLK50|count~0_combout\ : std_logic;
SIGNAL \CLK50|Add0~82\ : std_logic;
SIGNAL \CLK50|Add0~113_sumout\ : std_logic;
SIGNAL \CLK50|Add0~114\ : std_logic;
SIGNAL \CLK50|Add0~117_sumout\ : std_logic;
SIGNAL \CLK50|Add0~118\ : std_logic;
SIGNAL \CLK50|Add0~1_sumout\ : std_logic;
SIGNAL \CLK50|Add0~2\ : std_logic;
SIGNAL \CLK50|Add0~29_sumout\ : std_logic;
SIGNAL \CLK50|count[4]~DUPLICATE_q\ : std_logic;
SIGNAL \CLK50|Add0~30\ : std_logic;
SIGNAL \CLK50|Add0~101_sumout\ : std_logic;
SIGNAL \CLK50|Add0~102\ : std_logic;
SIGNAL \CLK50|Add0~105_sumout\ : std_logic;
SIGNAL \CLK50|Add0~106\ : std_logic;
SIGNAL \CLK50|Add0~21_sumout\ : std_logic;
SIGNAL \CLK50|count[7]~DUPLICATE_q\ : std_logic;
SIGNAL \CLK50|Add0~22\ : std_logic;
SIGNAL \CLK50|Add0~17_sumout\ : std_logic;
SIGNAL \CLK50|count[8]~DUPLICATE_q\ : std_logic;
SIGNAL \CLK50|Add0~18\ : std_logic;
SIGNAL \CLK50|Add0~45_sumout\ : std_logic;
SIGNAL \CLK50|Add0~46\ : std_logic;
SIGNAL \CLK50|Add0~93_sumout\ : std_logic;
SIGNAL \CLK50|Add0~94\ : std_logic;
SIGNAL \CLK50|Add0~9_sumout\ : std_logic;
SIGNAL \CLK50|Add0~10\ : std_logic;
SIGNAL \CLK50|Add0~109_sumout\ : std_logic;
SIGNAL \CLK50|Add0~110\ : std_logic;
SIGNAL \CLK50|Add0~33_sumout\ : std_logic;
SIGNAL \CLK50|Add0~34\ : std_logic;
SIGNAL \CLK50|Add0~37_sumout\ : std_logic;
SIGNAL \CLK50|Add0~38\ : std_logic;
SIGNAL \CLK50|Add0~41_sumout\ : std_logic;
SIGNAL \CLK50|Add0~42\ : std_logic;
SIGNAL \CLK50|Add0~49_sumout\ : std_logic;
SIGNAL \CLK50|Add0~50\ : std_logic;
SIGNAL \CLK50|Add0~53_sumout\ : std_logic;
SIGNAL \CLK50|Add0~54\ : std_logic;
SIGNAL \CLK50|Add0~25_sumout\ : std_logic;
SIGNAL \CLK50|Add0~26\ : std_logic;
SIGNAL \CLK50|Add0~89_sumout\ : std_logic;
SIGNAL \CLK50|Add0~90\ : std_logic;
SIGNAL \CLK50|Add0~97_sumout\ : std_logic;
SIGNAL \CLK50|Add0~98\ : std_logic;
SIGNAL \CLK50|Add0~77_sumout\ : std_logic;
SIGNAL \CLK50|Add0~78\ : std_logic;
SIGNAL \CLK50|Add0~73_sumout\ : std_logic;
SIGNAL \CLK50|count[22]~DUPLICATE_q\ : std_logic;
SIGNAL \CLK50|Add0~74\ : std_logic;
SIGNAL \CLK50|Add0~69_sumout\ : std_logic;
SIGNAL \CLK50|Add0~70\ : std_logic;
SIGNAL \CLK50|Add0~65_sumout\ : std_logic;
SIGNAL \CLK50|Add0~66\ : std_logic;
SIGNAL \CLK50|Add0~61_sumout\ : std_logic;
SIGNAL \CLK50|Add0~62\ : std_logic;
SIGNAL \CLK50|Add0~57_sumout\ : std_logic;
SIGNAL \CLK50|Add0~58\ : std_logic;
SIGNAL \CLK50|Add0~125_sumout\ : std_logic;
SIGNAL \CLK50|Add0~126\ : std_logic;
SIGNAL \CLK50|Add0~121_sumout\ : std_logic;
SIGNAL \CLK50|Add0~122\ : std_logic;
SIGNAL \CLK50|Add0~85_sumout\ : std_logic;
SIGNAL \CLK50|Add0~86\ : std_logic;
SIGNAL \CLK50|Add0~5_sumout\ : std_logic;
SIGNAL \CLK50|count[3]~DUPLICATE_q\ : std_logic;
SIGNAL \CLK50|Equal0~0_combout\ : std_logic;
SIGNAL \CLK50|count[1]~DUPLICATE_q\ : std_logic;
SIGNAL \CLK50|Equal0~5_combout\ : std_logic;
SIGNAL \CLK50|count[11]~DUPLICATE_q\ : std_logic;
SIGNAL \CLK50|count[31]~DUPLICATE_q\ : std_logic;
SIGNAL \CLK50|Add0~6\ : std_logic;
SIGNAL \CLK50|Add0~13_sumout\ : std_logic;
SIGNAL \CLK50|Equal0~1_combout\ : std_logic;
SIGNAL \CLK50|Equal0~4_combout\ : std_logic;
SIGNAL \CLK50|count[14]~DUPLICATE_q\ : std_logic;
SIGNAL \CLK50|count[17]~DUPLICATE_q\ : std_logic;
SIGNAL \CLK50|Equal0~2_combout\ : std_logic;
SIGNAL \CLK50|Equal0~3_combout\ : std_logic;
SIGNAL \CLK50|Equal0~6_combout\ : std_logic;
SIGNAL \CLK50|tmp~0_combout\ : std_logic;
SIGNAL \CLK50|tmp~q\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \keyenc|clock_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLK50|count\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \rom|altsyncram_component|auto_generated|altsyncram1|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ram|altsyncram_component|auto_generated|altsyncram1|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rom|altsyncram_component|auto_generated|altsyncram1|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ram|altsyncram_component|auto_generated|altsyncram1|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \CLKD|count\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \keyenc|keyout_buf\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Processor|path|ALU|mult|largeboxB2\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \keyenc|keyin_buf\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLK50|ALT_INV_count\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Processor|ctrl|JCintF|jc2|dff1|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|ctrl|JCintB|jc1|dff1|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|ctrl|JCintB|jc2|dff1|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|ctrl|JCintC|jc2|dff1|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|ctrl|JCintC|jc1|dff1|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|ctrl|JCintF|jc1|dff1|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|ctrl|JCintF|jc3|dff1|ALT_INV_q~q\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Processor|ctrl|JCintD|jc1|dff1|ALT_INV_q~q\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Processor|path|FC|dff1|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|FZ|dff1|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IR|Generate_Registers:7:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:15:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IX|RegH|Generate_Registers:7:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IR|Generate_Registers:6:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:14:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IX|RegH|Generate_Registers:6:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IR|Generate_Registers:5:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:13:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IX|RegH|Generate_Registers:5:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IR|Generate_Registers:4:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:12:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IX|RegH|Generate_Registers:4:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:11:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IX|RegH|Generate_Registers:3:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IR|Generate_Registers:2:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:10:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IX|RegH|Generate_Registers:2:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IR|Generate_Registers:1:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:9:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IX|RegH|Generate_Registers:1:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:8:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IX|RegH|Generate_Registers:0:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|RegA|Generate_Registers:7:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|RegC|Generate_Registers:7:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:7:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IX|RegL|Generate_Registers:7:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|RegB|Generate_Registers:7:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|RegA|Generate_Registers:6:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|RegC|Generate_Registers:6:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:6:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IX|RegL|Generate_Registers:6:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|RegB|Generate_Registers:6:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|RegA|Generate_Registers:5:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|RegC|Generate_Registers:5:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:5:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IX|RegL|Generate_Registers:5:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|RegB|Generate_Registers:5:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|RegA|Generate_Registers:4:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|RegC|Generate_Registers:4:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:4:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IX|RegL|Generate_Registers:4:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|RegB|Generate_Registers:4:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|RegA|Generate_Registers:3:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|RegC|Generate_Registers:3:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:3:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IX|RegL|Generate_Registers:3:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|RegB|Generate_Registers:3:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|RegA|Generate_Registers:2:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|RegC|Generate_Registers:2:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:2:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IX|RegL|Generate_Registers:2:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|RegB|Generate_Registers:2:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|RegA|Generate_Registers:1:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|RegC|Generate_Registers:1:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:1:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IX|RegL|Generate_Registers:1:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|RegB|Generate_Registers:1:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|RegA|Generate_Registers:0:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|RegC|Generate_Registers:0:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IP|reg|Generate_Registers:0:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|ctrl|JCextD|jc2|dff1|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|ctrl|JCextD|jc1|dff1|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|ctrl|JCextB|jc1|dff1|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|ctrl|JCextC|jc2|dff1|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|ctrl|JCextC|jc1|dff1|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|ctrl|JCextE|jc1|dff1|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|ctrl|JCextE|jc2|dff1|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|ctrl|JCextE|jc3|dff1|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|IX|RegL|Generate_Registers:0:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|path|RegB|Generate_Registers:0:dffi|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|ctrl|JCintE|jc2|dff1|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|ctrl|JCintE|jc1|dff1|ALT_INV_q~q\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Processor|ctrl|JCextA|jc1|dff1|ALT_INV_q~q\ : std_logic;
SIGNAL \CLKD|ALT_INV_count\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \SelOutput|ALT_INV_q[1]~1_combout\ : std_logic;
SIGNAL \Processor|path|MuxDOut|ALT_INV_q[1]~2_combout\ : std_logic;
SIGNAL \Processor|path|MuxAddr|ALT_INV_q[1]~1_combout\ : std_logic;
SIGNAL \SelOutput|ALT_INV_q[0]~0_combout\ : std_logic;
SIGNAL \Processor|path|MuxDOut|ALT_INV_q[0]~1_combout\ : std_logic;
SIGNAL \Processor|path|MuxDOut|ALT_INV_q[6]~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|ALT_INV_Equal6~0_combout\ : std_logic;
SIGNAL \Processor|path|MuxAddr|ALT_INV_q[0]~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|ALT_INV_selMuxAddr~0_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_adapted_tdo~0_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_adapted_tdo~0_combout\ : std_logic;
SIGNAL \Processor|path|RegB|Generate_Registers:4:dffi|ALT_INV_q~2_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_fout[4]~17_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \CLKD|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \CLK50|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \Processor|path|MuxDIn|ALT_INV_q[1]~1_combout\ : std_logic;
SIGNAL \Processor|path|MuxDIn|ALT_INV_q[1]~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|ALT_INV_cs2~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|ALT_INV_Equal86~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|ALT_INV_loadhIX~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCextE|ALT_INV_stop1~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|ALT_INV_selMuxDIn~0_combout\ : std_logic;
SIGNAL \SelInput|ALT_INV_q[0]~1_combout\ : std_logic;
SIGNAL \SelInput|ALT_INV_q[0]~0_combout\ : std_logic;
SIGNAL \keyenc|ALT_INV_keyout_buf\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \InputCtrl|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \InputCtrl|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \InputCtrl|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \InputCtrl|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \InputCtrl|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_fout[0]~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|ALT_INV_modeALU[3]~4_combout\ : std_logic;
SIGNAL \Processor|ctrl|ALT_INV_modeALU[2]~3_combout\ : std_logic;
SIGNAL \Processor|ctrl|ALT_INV_modeALU[1]~2_combout\ : std_logic;
SIGNAL \Processor|ctrl|ALT_INV_modeALU[0]~1_combout\ : std_logic;
SIGNAL \Processor|ctrl|ALT_INV_loadFZ~1_combout\ : std_logic;
SIGNAL \Processor|ctrl|ALT_INV_loadFZ~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|ALT_INV_modeALU~0_combout\ : std_logic;
SIGNAL \CLKD|ALT_INV_tmp~q\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_bypass_reg_out~q\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_is_in_use_reg~q\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_bypass_reg_out~q\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_is_in_use_reg~q\ : std_logic;
SIGNAL \CLK50|ALT_INV_tmp~q\ : std_logic;
SIGNAL \DecHEX5|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \DecHEX4|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \DecHEX3|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \SelOutput|ALT_INV_q[15]~15_combout\ : std_logic;
SIGNAL \Processor|path|MuxAddr|ALT_INV_q[15]~15_combout\ : std_logic;
SIGNAL \SelOutput|ALT_INV_q[14]~14_combout\ : std_logic;
SIGNAL \Processor|path|MuxAddr|ALT_INV_q[14]~14_combout\ : std_logic;
SIGNAL \SelOutput|ALT_INV_q[13]~13_combout\ : std_logic;
SIGNAL \Processor|path|MuxAddr|ALT_INV_q[13]~13_combout\ : std_logic;
SIGNAL \SelOutput|ALT_INV_q[12]~12_combout\ : std_logic;
SIGNAL \Processor|path|MuxAddr|ALT_INV_q[12]~12_combout\ : std_logic;
SIGNAL \DecHEX2|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \SelOutput|ALT_INV_q[11]~11_combout\ : std_logic;
SIGNAL \Processor|path|MuxAddr|ALT_INV_q[11]~11_combout\ : std_logic;
SIGNAL \SelOutput|ALT_INV_q[10]~10_combout\ : std_logic;
SIGNAL \Processor|path|MuxAddr|ALT_INV_q[10]~10_combout\ : std_logic;
SIGNAL \SelOutput|ALT_INV_q[9]~9_combout\ : std_logic;
SIGNAL \Processor|path|MuxAddr|ALT_INV_q[9]~9_combout\ : std_logic;
SIGNAL \SelOutput|ALT_INV_q[8]~8_combout\ : std_logic;
SIGNAL \Processor|path|MuxAddr|ALT_INV_q[8]~8_combout\ : std_logic;
SIGNAL \DecHEX1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \SelOutput|ALT_INV_q[7]~7_combout\ : std_logic;
SIGNAL \Processor|path|MuxDOut|ALT_INV_q[7]~8_combout\ : std_logic;
SIGNAL \Processor|path|MuxAddr|ALT_INV_q[7]~7_combout\ : std_logic;
SIGNAL \SelOutput|ALT_INV_q[6]~6_combout\ : std_logic;
SIGNAL \Processor|path|MuxDOut|ALT_INV_q[6]~7_combout\ : std_logic;
SIGNAL \Processor|path|MuxAddr|ALT_INV_q[6]~6_combout\ : std_logic;
SIGNAL \SelOutput|ALT_INV_q[5]~5_combout\ : std_logic;
SIGNAL \Processor|path|MuxDOut|ALT_INV_q[5]~6_combout\ : std_logic;
SIGNAL \Processor|path|MuxAddr|ALT_INV_q[5]~5_combout\ : std_logic;
SIGNAL \SelOutput|ALT_INV_q[4]~4_combout\ : std_logic;
SIGNAL \Processor|path|MuxDOut|ALT_INV_q[4]~5_combout\ : std_logic;
SIGNAL \Processor|path|MuxAddr|ALT_INV_q[4]~4_combout\ : std_logic;
SIGNAL \DecHEX0|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \SelOutput|ALT_INV_q[3]~3_combout\ : std_logic;
SIGNAL \Processor|path|MuxDOut|ALT_INV_q[3]~4_combout\ : std_logic;
SIGNAL \Processor|path|MuxAddr|ALT_INV_q[3]~3_combout\ : std_logic;
SIGNAL \SelOutput|ALT_INV_q[2]~2_combout\ : std_logic;
SIGNAL \Processor|path|MuxDOut|ALT_INV_q[2]~3_combout\ : std_logic;
SIGNAL \Processor|path|MuxAddr|ALT_INV_q[2]~2_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder2|add_gen:3:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder1|add_gen:6:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder1|add_gen:5:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder5|adder_generate:4:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder7|adder_generate:2:adderi|ALT_INV_c~combout\ : std_logic;
SIGNAL \Processor|path|ALU|adder|add_gen:7:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|adder|add_gen:6:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_inB[7]~7_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_inA[7]~5_combout\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:6:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:5:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \SelInput|ALT_INV_q[6]~10_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_fout[6]~14_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_fout[6]~13_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder7|adder_generate:2:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder5|adder_generate:4:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder2|add_gen:3:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder1|add_gen:5:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder7|adder_generate:1:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder3|add_gen:1:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|adder|add_gen:6:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_inB[6]~6_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_inA[6]~4_combout\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:5:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \SelInput|ALT_INV_q[5]~9_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_fout[5]~12_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_fout[5]~11_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder7|adder_generate:1:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder2|add_gen:2:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder1|add_gen:4:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder1|add_gen:3:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder5|adder_generate:2:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder3|add_gen:0:adderi|ALT_INV_s~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|adder|add_gen:5:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|adder|add_gen:4:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_inB[5]~5_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_inA[5]~3_combout\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:4:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \SelInput|ALT_INV_q[4]~8_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_fout[4]~10_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder5|adder_generate:2:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder2|add_gen:1:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder1|add_gen:3:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|ALT_INV_largeboxB2\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Processor|path|ALU|adder|add_gen:4:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|adder|add_gen:3:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_inB[4]~4_combout\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:3:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:2:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \SelInput|ALT_INV_q[3]~7_combout\ : std_logic;
SIGNAL \SelInput|ALT_INV_q[3]~6_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_fout[3]~9_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_fout[3]~8_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder5|adder_generate:1:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder1|add_gen:2:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder4|add_gen:1:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder5|adder_generate:0:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder2|add_gen:0:adderi|ALT_INV_s~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|adder|add_gen:3:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|adder|add_gen:2:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_inB[3]~3_combout\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:2:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \SelInput|ALT_INV_q[2]~5_combout\ : std_logic;
SIGNAL \SelInput|ALT_INV_q[2]~4_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_fout[2]~7_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_fout[2]~6_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder5|adder_generate:0:adderi|ALT_INV_s~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|adder|add_gen:2:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|adder|add_gen:1:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_inB[2]~2_combout\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:1:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \SelInput|ALT_INV_q[1]~3_combout\ : std_logic;
SIGNAL \SelInput|ALT_INV_q[1]~2_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_fout[1]~5_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_fout[3]~4_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_result~1_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_result~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_fout[1]~3_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_fout[3]~2_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_fout[3]~1_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder1|add_gen:0:adderi|ALT_INV_s~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|adder|add_gen:1:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_inB[0]~1_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_inB[1]~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_Equal8~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_inA[1]~2_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_inA[7]~1_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_inA[5]~0_combout\ : std_logic;
SIGNAL \Processor|path|RegA|Generate_Registers:5:dffi|ALT_INV_q~1_combout\ : std_logic;
SIGNAL \Processor|path|RegA|Generate_Registers:5:dffi|ALT_INV_q~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCintA|jc1|dff1|ALT_INV_q~q\ : std_logic;
SIGNAL \Processor|ctrl|ALT_INV_inc2IP~0_combout\ : std_logic;
SIGNAL \Processor|path|MB|RegL|Generate_Registers:4:dffi|ALT_INV_q~1_combout\ : std_logic;
SIGNAL \Processor|path|MB|RegL|Generate_Registers:4:dffi|ALT_INV_q~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|ALT_INV_Equal68~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|ALT_INV_Equal67~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|ALT_INV_Equal11~0_combout\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:0:adderi|ALT_INV_s~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|ALT_INV_incIP~1_combout\ : std_logic;
SIGNAL \Processor|ctrl|ALT_INV_Equal85~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCextB|ALT_INV_stop1~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|ALT_INV_cJCextA~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|ALT_INV_cs2~combout\ : std_logic;
SIGNAL \Processor|ctrl|JCextE|ALT_INV_stop1~1_combout\ : std_logic;
SIGNAL \Processor|ctrl|ALT_INV_incIP~0_combout\ : std_logic;
SIGNAL \Processor|path|RegB|Generate_Registers:4:dffi|ALT_INV_q~0_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~0_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg[0]~0_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~0_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \CLK50|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \CLK50|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \CLK50|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \CLK50|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \CLK50|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \CLK50|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \CLK50|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|ALT_INV_c~1_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder7|adder_generate:4:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder7|adder_generate:6:adderi|ALT_INV_s~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder7|adder_generate:11:adderi|ALT_INV_s~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder7|adder_generate:9:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder6|adder_generate:7:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder6|adder_generate:6:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder6|adder_generate:5:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder7|adder_generate:6:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder6|adder_generate:4:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder6|adder_generate:3:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder5|adder_generate:7:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder2|add_gen:7:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder7|adder_generate:4:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder6|adder_generate:2:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder5|adder_generate:6:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder5|adder_generate:9:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder5|adder_generate:7:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder2|add_gen:6:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder5|adder_generate:6:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder2|add_gen:5:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder1|add_gen:7:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder1|add_gen:7:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder2|add_gen:5:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder6|adder_generate:8:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder4|add_gen:6:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder4|add_gen:6:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder4|add_gen:5:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder6|adder_generate:6:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder4|add_gen:5:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder4|add_gen:4:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder6|adder_generate:5:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder4|add_gen:4:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder4|add_gen:3:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder3|add_gen:6:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder4|add_gen:3:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder3|add_gen:5:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder6|adder_generate:3:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder4|add_gen:2:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder3|add_gen:4:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder6|adder_generate:2:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder4|add_gen:1:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder3|add_gen:3:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder6|adder_generate:1:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder3|add_gen:7:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder3|add_gen:7:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder3|add_gen:6:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder3|add_gen:5:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder3|add_gen:3:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_Equal18~0_combout\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:15:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:14:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:13:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:12:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:11:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:11:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:10:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:9:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:8:adderi|ALT_INV_c~0_combout\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:8:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|IP|adder|adder_generate:7:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \SelInput|ALT_INV_q[7]~11_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_fout[7]~16_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_fout[7]~15_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder7|adder_generate:3:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder6|adder_generate:1:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder3|add_gen:2:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder4|add_gen:0:adderi|ALT_INV_s~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder5|adder_generate:5:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder2|add_gen:4:adderi|ALT_INV_s~combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~7_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~5_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~5_combout\ : std_logic;
SIGNAL \keyenc|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \keyenc|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCextA|ALT_INV_stop1~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|ALT_INV_cJCextA~2_combout\ : std_logic;
SIGNAL \Processor|ctrl|ALT_INV_cJCextA~1_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg[0]~2_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter~3_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_clear_signal~combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter~2_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~3_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~0_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~3_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_clear_signal~combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~3_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~0_combout\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~3_combout\ : std_logic;
SIGNAL \keyenc|ALT_INV_keyin_buf\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Processor|ctrl|ALT_INV_Equal31~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCintB|ALT_INV_stop1~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|ALT_INV_Equal12~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCintF|ALT_INV_stop1~0_combout\ : std_logic;
SIGNAL \keyenc|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \keyenc|ALT_INV_clock_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Processor|ctrl|ALT_INV_write~0_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCintD|ALT_INV_stop1~1_combout\ : std_logic;
SIGNAL \Processor|ctrl|JCintD|ALT_INV_stop1~0_combout\ : std_logic;
SIGNAL \CLKD|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \CLKD|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \CLKD|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \CLKD|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \CLKD|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal11~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_1\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][5]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][5]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][5]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_inA[1]~11_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_inA[0]~10_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_fout[3]~21_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_inA[2]~9_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_inA[3]~8_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_inA[4]~7_combout\ : std_logic;
SIGNAL \Processor|path|ALU|mult|adder1|add_gen:4:adderi|ALT_INV_s~0_combout\ : std_logic;
SIGNAL \Processor|path|ALU|ALT_INV_inA[7]~6_combout\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[1]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[2]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg[8]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~DUPLICATE_q\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[4]~DUPLICATE_q\ : std_logic;
SIGNAL \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[2]~DUPLICATE_q\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \CLKD|ALT_INV_count[13]~DUPLICATE_q\ : std_logic;
SIGNAL \CLKD|ALT_INV_count[11]~DUPLICATE_q\ : std_logic;
SIGNAL \CLK50|ALT_INV_count[1]~DUPLICATE_q\ : std_logic;
SIGNAL \CLK50|ALT_INV_count[22]~DUPLICATE_q\ : std_logic;
SIGNAL \CLK50|ALT_INV_count[17]~DUPLICATE_q\ : std_logic;
SIGNAL \CLK50|ALT_INV_count[14]~DUPLICATE_q\ : std_logic;
SIGNAL \CLK50|ALT_INV_count[4]~DUPLICATE_q\ : std_logic;
SIGNAL \CLK50|ALT_INV_count[7]~DUPLICATE_q\ : std_logic;
SIGNAL \CLK50|ALT_INV_count[8]~DUPLICATE_q\ : std_logic;
SIGNAL \CLK50|ALT_INV_count[31]~DUPLICATE_q\ : std_logic;
SIGNAL \CLK50|ALT_INV_count[11]~DUPLICATE_q\ : std_logic;
SIGNAL \CLK50|ALT_INV_count[3]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_~QIC_CREATED_GND~I_combout\ : std_logic;
SIGNAL \ALT_INV_KEY[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_RESET_N~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[8]~input_o\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 2);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[4]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[4]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~14_combout\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
ww_KEY <= KEY;
LEDR <= ww_LEDR;
ww_SW <= SW;
ww_RESET_N <= RESET_N;
ww_CLOCK_50 <= CLOCK_50;
ww_CLOCK2_50 <= CLOCK2_50;
ww_CLOCK3_50 <= CLOCK3_50;
ww_CLOCK4_50 <= CLOCK4_50;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ <= (gnd & gnd & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ <= (gnd & gnd & \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7) & \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6) & 
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5) & \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4) & \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3) & 
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2) & \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1) & \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

\rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ <= (\Processor|path|MuxAddr|q[9]~9_combout\ & \Processor|path|MuxAddr|q[8]~8_combout\ & \Processor|path|MuxAddr|q[7]~7_combout\ & \Processor|path|MuxAddr|q[6]~6_combout\ & 
\Processor|path|MuxAddr|q[5]~5_combout\ & \Processor|path|MuxAddr|q[4]~4_combout\ & \Processor|path|MuxAddr|q[3]~3_combout\ & \Processor|path|MuxAddr|q[2]~2_combout\ & \Processor|path|MuxAddr|q[1]~1_combout\ & \Processor|path|MuxAddr|q[0]~0_combout\);

\rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ <= (\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~DUPLICATE_q\);

\rom|altsyncram_component|auto_generated|altsyncram1|q_a\(0) <= \rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(0);
\rom|altsyncram_component|auto_generated|altsyncram1|q_a\(1) <= \rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(1);
\rom|altsyncram_component|auto_generated|altsyncram1|q_a\(2) <= \rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(2);
\rom|altsyncram_component|auto_generated|altsyncram1|q_a\(3) <= \rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(3);
\rom|altsyncram_component|auto_generated|altsyncram1|q_a\(4) <= \rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(4);
\rom|altsyncram_component|auto_generated|altsyncram1|q_a\(5) <= \rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(5);
\rom|altsyncram_component|auto_generated|altsyncram1|q_a\(6) <= \rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(6);
\rom|altsyncram_component|auto_generated|altsyncram1|q_a\(7) <= \rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(7);

\rom|altsyncram_component|auto_generated|altsyncram1|q_b\(0) <= \rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(0);
\rom|altsyncram_component|auto_generated|altsyncram1|q_b\(1) <= \rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(1);
\rom|altsyncram_component|auto_generated|altsyncram1|q_b\(2) <= \rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(2);
\rom|altsyncram_component|auto_generated|altsyncram1|q_b\(3) <= \rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(3);
\rom|altsyncram_component|auto_generated|altsyncram1|q_b\(4) <= \rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(4);
\rom|altsyncram_component|auto_generated|altsyncram1|q_b\(5) <= \rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(5);
\rom|altsyncram_component|auto_generated|altsyncram1|q_b\(6) <= \rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(6);
\rom|altsyncram_component|auto_generated|altsyncram1|q_b\(7) <= \rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(7);

\ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \Processor|path|MuxDOut|q[7]~8_combout\ & \Processor|path|MuxDOut|q[6]~7_combout\ & 
\Processor|path|MuxDOut|q[5]~6_combout\ & \Processor|path|MuxDOut|q[4]~5_combout\ & \Processor|path|MuxDOut|q[3]~4_combout\ & \Processor|path|MuxDOut|q[2]~3_combout\ & \Processor|path|MuxDOut|q[1]~2_combout\ & \Processor|path|MuxDOut|q[0]~1_combout\);

\ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7) & 
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6) & \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5) & \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4) & 
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3) & \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2) & \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1) & 
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

\ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ <= (\Processor|path|MuxAddr|q[7]~7_combout\ & \Processor|path|MuxAddr|q[6]~6_combout\ & \Processor|path|MuxAddr|q[5]~5_combout\ & \Processor|path|MuxAddr|q[4]~4_combout\ & 
\Processor|path|MuxAddr|q[3]~3_combout\ & \Processor|path|MuxAddr|q[2]~2_combout\ & \Processor|path|MuxAddr|q[1]~1_combout\ & \Processor|path|MuxAddr|q[0]~0_combout\);

\ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ <= (\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\ram|altsyncram_component|auto_generated|altsyncram1|q_a\(0) <= \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(0);
\ram|altsyncram_component|auto_generated|altsyncram1|q_a\(1) <= \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(1);
\ram|altsyncram_component|auto_generated|altsyncram1|q_a\(2) <= \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(2);
\ram|altsyncram_component|auto_generated|altsyncram1|q_a\(3) <= \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(3);
\ram|altsyncram_component|auto_generated|altsyncram1|q_a\(4) <= \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(4);
\ram|altsyncram_component|auto_generated|altsyncram1|q_a\(5) <= \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(5);
\ram|altsyncram_component|auto_generated|altsyncram1|q_a\(6) <= \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(6);
\ram|altsyncram_component|auto_generated|altsyncram1|q_a\(7) <= \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(7);

\ram|altsyncram_component|auto_generated|altsyncram1|q_b\(0) <= \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(0);
\ram|altsyncram_component|auto_generated|altsyncram1|q_b\(1) <= \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(1);
\ram|altsyncram_component|auto_generated|altsyncram1|q_b\(2) <= \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(2);
\ram|altsyncram_component|auto_generated|altsyncram1|q_b\(3) <= \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(3);
\ram|altsyncram_component|auto_generated|altsyncram1|q_b\(4) <= \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(4);
\ram|altsyncram_component|auto_generated|altsyncram1|q_b\(5) <= \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(5);
\ram|altsyncram_component|auto_generated|altsyncram1|q_b\(6) <= \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(6);
\ram|altsyncram_component|auto_generated|altsyncram1|q_b\(7) <= \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(7);
\CLK50|ALT_INV_count\(3) <= NOT \CLK50|count\(3);
\Processor|ctrl|JCintF|jc2|dff1|ALT_INV_q~q\ <= NOT \Processor|ctrl|JCintF|jc2|dff1|q~q\;
\Processor|ctrl|JCintB|jc1|dff1|ALT_INV_q~q\ <= NOT \Processor|ctrl|JCintB|jc1|dff1|q~q\;
\Processor|ctrl|JCintB|jc2|dff1|ALT_INV_q~q\ <= NOT \Processor|ctrl|JCintB|jc2|dff1|q~q\;
\Processor|ctrl|JCintC|jc2|dff1|ALT_INV_q~q\ <= NOT \Processor|ctrl|JCintC|jc2|dff1|q~q\;
\Processor|ctrl|JCintC|jc1|dff1|ALT_INV_q~q\ <= NOT \Processor|ctrl|JCintC|jc1|dff1|q~q\;
\Processor|ctrl|JCintF|jc1|dff1|ALT_INV_q~q\ <= NOT \Processor|ctrl|JCintF|jc1|dff1|q~q\;
\Processor|ctrl|JCintF|jc3|dff1|ALT_INV_q~q\ <= NOT \Processor|ctrl|JCintF|jc3|dff1|q~q\;
\ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(1) <= NOT \ram|altsyncram_component|auto_generated|altsyncram1|q_b\(1);
\ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(2) <= NOT \ram|altsyncram_component|auto_generated|altsyncram1|q_b\(2);
\ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(3) <= NOT \ram|altsyncram_component|auto_generated|altsyncram1|q_b\(3);
\ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(4) <= NOT \ram|altsyncram_component|auto_generated|altsyncram1|q_b\(4);
\ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(5) <= NOT \ram|altsyncram_component|auto_generated|altsyncram1|q_b\(5);
\ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(6) <= NOT \ram|altsyncram_component|auto_generated|altsyncram1|q_b\(6);
\ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(7) <= NOT \ram|altsyncram_component|auto_generated|altsyncram1|q_b\(7);
\ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(1) <= NOT \ram|altsyncram_component|auto_generated|altsyncram1|q_a\(1);
\ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(2) <= NOT \ram|altsyncram_component|auto_generated|altsyncram1|q_a\(2);
\ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(3) <= NOT \ram|altsyncram_component|auto_generated|altsyncram1|q_a\(3);
\ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(4) <= NOT \ram|altsyncram_component|auto_generated|altsyncram1|q_a\(4);
\ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(5) <= NOT \ram|altsyncram_component|auto_generated|altsyncram1|q_a\(5);
\ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(6) <= NOT \ram|altsyncram_component|auto_generated|altsyncram1|q_a\(6);
\ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(7) <= NOT \ram|altsyncram_component|auto_generated|altsyncram1|q_a\(7);
\ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(0) <= NOT \ram|altsyncram_component|auto_generated|altsyncram1|q_b\(0);
\ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(0) <= NOT \ram|altsyncram_component|auto_generated|altsyncram1|q_a\(0);
\rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(1) <= NOT \rom|altsyncram_component|auto_generated|altsyncram1|q_b\(1);
\rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(2) <= NOT \rom|altsyncram_component|auto_generated|altsyncram1|q_b\(2);
\rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(3) <= NOT \rom|altsyncram_component|auto_generated|altsyncram1|q_b\(3);
\rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(4) <= NOT \rom|altsyncram_component|auto_generated|altsyncram1|q_b\(4);
\rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(5) <= NOT \rom|altsyncram_component|auto_generated|altsyncram1|q_b\(5);
\rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(6) <= NOT \rom|altsyncram_component|auto_generated|altsyncram1|q_b\(6);
\rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(7) <= NOT \rom|altsyncram_component|auto_generated|altsyncram1|q_b\(7);
\rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(1) <= NOT \rom|altsyncram_component|auto_generated|altsyncram1|q_a\(1);
\rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(2) <= NOT \rom|altsyncram_component|auto_generated|altsyncram1|q_a\(2);
\rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(3) <= NOT \rom|altsyncram_component|auto_generated|altsyncram1|q_a\(3);
\rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(4) <= NOT \rom|altsyncram_component|auto_generated|altsyncram1|q_a\(4);
\rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(5) <= NOT \rom|altsyncram_component|auto_generated|altsyncram1|q_a\(5);
\rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(6) <= NOT \rom|altsyncram_component|auto_generated|altsyncram1|q_a\(6);
\rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(7) <= NOT \rom|altsyncram_component|auto_generated|altsyncram1|q_a\(7);
\rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(0) <= NOT \rom|altsyncram_component|auto_generated|altsyncram1|q_b\(0);
\rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(0) <= NOT \rom|altsyncram_component|auto_generated|altsyncram1|q_a\(0);
\Processor|ctrl|JCintD|jc1|dff1|ALT_INV_q~q\ <= NOT \Processor|ctrl|JCintD|jc1|dff1|q~q\;
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(0) <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0);
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(0) <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0);
\Processor|path|FC|dff1|ALT_INV_q~q\ <= NOT \Processor|path|FC|dff1|q~q\;
\Processor|path|FZ|dff1|ALT_INV_q~q\ <= NOT \Processor|path|FZ|dff1|q~q\;
\Processor|path|IR|Generate_Registers:7:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IR|Generate_Registers:7:dffi|q~q\;
\Processor|path|IP|reg|Generate_Registers:15:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IP|reg|Generate_Registers:15:dffi|q~q\;
\Processor|path|IX|RegH|Generate_Registers:7:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IX|RegH|Generate_Registers:7:dffi|q~q\;
\Processor|path|IR|Generate_Registers:6:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IR|Generate_Registers:6:dffi|q~q\;
\Processor|path|IP|reg|Generate_Registers:14:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IP|reg|Generate_Registers:14:dffi|q~q\;
\Processor|path|IX|RegH|Generate_Registers:6:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IX|RegH|Generate_Registers:6:dffi|q~q\;
\Processor|path|IR|Generate_Registers:5:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IR|Generate_Registers:5:dffi|q~q\;
\Processor|path|IP|reg|Generate_Registers:13:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IP|reg|Generate_Registers:13:dffi|q~q\;
\Processor|path|IX|RegH|Generate_Registers:5:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IX|RegH|Generate_Registers:5:dffi|q~q\;
\Processor|path|IR|Generate_Registers:4:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IR|Generate_Registers:4:dffi|q~q\;
\Processor|path|IP|reg|Generate_Registers:12:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IP|reg|Generate_Registers:12:dffi|q~q\;
\Processor|path|IX|RegH|Generate_Registers:4:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IX|RegH|Generate_Registers:4:dffi|q~q\;
\Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IR|Generate_Registers:3:dffi|q~q\;
\Processor|path|IP|reg|Generate_Registers:11:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IP|reg|Generate_Registers:11:dffi|q~q\;
\Processor|path|IX|RegH|Generate_Registers:3:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IX|RegH|Generate_Registers:3:dffi|q~q\;
\Processor|path|IR|Generate_Registers:2:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IR|Generate_Registers:2:dffi|q~q\;
\Processor|path|IP|reg|Generate_Registers:10:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IP|reg|Generate_Registers:10:dffi|q~q\;
\Processor|path|IX|RegH|Generate_Registers:2:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IX|RegH|Generate_Registers:2:dffi|q~q\;
\Processor|path|IR|Generate_Registers:1:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IR|Generate_Registers:1:dffi|q~q\;
\Processor|path|IP|reg|Generate_Registers:9:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IP|reg|Generate_Registers:9:dffi|q~q\;
\Processor|path|IX|RegH|Generate_Registers:1:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IX|RegH|Generate_Registers:1:dffi|q~q\;
\Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IR|Generate_Registers:0:dffi|q~q\;
\Processor|path|IP|reg|Generate_Registers:8:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IP|reg|Generate_Registers:8:dffi|q~q\;
\Processor|path|IX|RegH|Generate_Registers:0:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IX|RegH|Generate_Registers:0:dffi|q~q\;
\Processor|path|RegA|Generate_Registers:7:dffi|ALT_INV_q~q\ <= NOT \Processor|path|RegA|Generate_Registers:7:dffi|q~q\;
\Processor|path|RegC|Generate_Registers:7:dffi|ALT_INV_q~q\ <= NOT \Processor|path|RegC|Generate_Registers:7:dffi|q~q\;
\Processor|path|IP|reg|Generate_Registers:7:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IP|reg|Generate_Registers:7:dffi|q~q\;
\Processor|path|IX|RegL|Generate_Registers:7:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IX|RegL|Generate_Registers:7:dffi|q~q\;
\Processor|path|RegB|Generate_Registers:7:dffi|ALT_INV_q~q\ <= NOT \Processor|path|RegB|Generate_Registers:7:dffi|q~q\;
\Processor|path|RegA|Generate_Registers:6:dffi|ALT_INV_q~q\ <= NOT \Processor|path|RegA|Generate_Registers:6:dffi|q~q\;
\Processor|path|RegC|Generate_Registers:6:dffi|ALT_INV_q~q\ <= NOT \Processor|path|RegC|Generate_Registers:6:dffi|q~q\;
\Processor|path|IP|reg|Generate_Registers:6:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IP|reg|Generate_Registers:6:dffi|q~q\;
\Processor|path|IX|RegL|Generate_Registers:6:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IX|RegL|Generate_Registers:6:dffi|q~q\;
\Processor|path|RegB|Generate_Registers:6:dffi|ALT_INV_q~q\ <= NOT \Processor|path|RegB|Generate_Registers:6:dffi|q~q\;
\Processor|path|RegA|Generate_Registers:5:dffi|ALT_INV_q~q\ <= NOT \Processor|path|RegA|Generate_Registers:5:dffi|q~q\;
\Processor|path|RegC|Generate_Registers:5:dffi|ALT_INV_q~q\ <= NOT \Processor|path|RegC|Generate_Registers:5:dffi|q~q\;
\Processor|path|IP|reg|Generate_Registers:5:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IP|reg|Generate_Registers:5:dffi|q~q\;
\Processor|path|IX|RegL|Generate_Registers:5:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IX|RegL|Generate_Registers:5:dffi|q~q\;
\Processor|path|RegB|Generate_Registers:5:dffi|ALT_INV_q~q\ <= NOT \Processor|path|RegB|Generate_Registers:5:dffi|q~q\;
\Processor|path|RegA|Generate_Registers:4:dffi|ALT_INV_q~q\ <= NOT \Processor|path|RegA|Generate_Registers:4:dffi|q~q\;
\Processor|path|RegC|Generate_Registers:4:dffi|ALT_INV_q~q\ <= NOT \Processor|path|RegC|Generate_Registers:4:dffi|q~q\;
\Processor|path|IP|reg|Generate_Registers:4:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IP|reg|Generate_Registers:4:dffi|q~q\;
\Processor|path|IX|RegL|Generate_Registers:4:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IX|RegL|Generate_Registers:4:dffi|q~q\;
\Processor|path|RegB|Generate_Registers:4:dffi|ALT_INV_q~q\ <= NOT \Processor|path|RegB|Generate_Registers:4:dffi|q~q\;
\Processor|path|RegA|Generate_Registers:3:dffi|ALT_INV_q~q\ <= NOT \Processor|path|RegA|Generate_Registers:3:dffi|q~q\;
\Processor|path|RegC|Generate_Registers:3:dffi|ALT_INV_q~q\ <= NOT \Processor|path|RegC|Generate_Registers:3:dffi|q~q\;
\Processor|path|IP|reg|Generate_Registers:3:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IP|reg|Generate_Registers:3:dffi|q~q\;
\Processor|path|IX|RegL|Generate_Registers:3:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IX|RegL|Generate_Registers:3:dffi|q~q\;
\Processor|path|RegB|Generate_Registers:3:dffi|ALT_INV_q~q\ <= NOT \Processor|path|RegB|Generate_Registers:3:dffi|q~q\;
\Processor|path|RegA|Generate_Registers:2:dffi|ALT_INV_q~q\ <= NOT \Processor|path|RegA|Generate_Registers:2:dffi|q~q\;
\Processor|path|RegC|Generate_Registers:2:dffi|ALT_INV_q~q\ <= NOT \Processor|path|RegC|Generate_Registers:2:dffi|q~q\;
\Processor|path|IP|reg|Generate_Registers:2:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IP|reg|Generate_Registers:2:dffi|q~q\;
\Processor|path|IX|RegL|Generate_Registers:2:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IX|RegL|Generate_Registers:2:dffi|q~q\;
\Processor|path|RegB|Generate_Registers:2:dffi|ALT_INV_q~q\ <= NOT \Processor|path|RegB|Generate_Registers:2:dffi|q~q\;
\Processor|path|RegA|Generate_Registers:1:dffi|ALT_INV_q~q\ <= NOT \Processor|path|RegA|Generate_Registers:1:dffi|q~q\;
\Processor|path|RegC|Generate_Registers:1:dffi|ALT_INV_q~q\ <= NOT \Processor|path|RegC|Generate_Registers:1:dffi|q~q\;
\Processor|path|IP|reg|Generate_Registers:1:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IP|reg|Generate_Registers:1:dffi|q~q\;
\Processor|path|IX|RegL|Generate_Registers:1:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IX|RegL|Generate_Registers:1:dffi|q~q\;
\Processor|path|RegB|Generate_Registers:1:dffi|ALT_INV_q~q\ <= NOT \Processor|path|RegB|Generate_Registers:1:dffi|q~q\;
\Processor|path|RegA|Generate_Registers:0:dffi|ALT_INV_q~q\ <= NOT \Processor|path|RegA|Generate_Registers:0:dffi|q~q\;
\Processor|path|RegC|Generate_Registers:0:dffi|ALT_INV_q~q\ <= NOT \Processor|path|RegC|Generate_Registers:0:dffi|q~q\;
\Processor|path|IP|reg|Generate_Registers:0:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IP|reg|Generate_Registers:0:dffi|q~q\;
\Processor|ctrl|JCextD|jc2|dff1|ALT_INV_q~q\ <= NOT \Processor|ctrl|JCextD|jc2|dff1|q~q\;
\Processor|ctrl|JCextD|jc1|dff1|ALT_INV_q~q\ <= NOT \Processor|ctrl|JCextD|jc1|dff1|q~q\;
\Processor|ctrl|JCextB|jc1|dff1|ALT_INV_q~q\ <= NOT \Processor|ctrl|JCextB|jc1|dff1|q~q\;
\Processor|ctrl|JCextC|jc2|dff1|ALT_INV_q~q\ <= NOT \Processor|ctrl|JCextC|jc2|dff1|q~q\;
\Processor|ctrl|JCextC|jc1|dff1|ALT_INV_q~q\ <= NOT \Processor|ctrl|JCextC|jc1|dff1|q~q\;
\Processor|ctrl|JCextE|jc1|dff1|ALT_INV_q~q\ <= NOT \Processor|ctrl|JCextE|jc1|dff1|q~q\;
\Processor|ctrl|JCextE|jc2|dff1|ALT_INV_q~q\ <= NOT \Processor|ctrl|JCextE|jc2|dff1|q~q\;
\Processor|ctrl|JCextE|jc3|dff1|ALT_INV_q~q\ <= NOT \Processor|ctrl|JCextE|jc3|dff1|q~q\;
\Processor|path|IX|RegL|Generate_Registers:0:dffi|ALT_INV_q~q\ <= NOT \Processor|path|IX|RegL|Generate_Registers:0:dffi|q~q\;
\Processor|path|RegB|Generate_Registers:0:dffi|ALT_INV_q~q\ <= NOT \Processor|path|RegB|Generate_Registers:0:dffi|q~q\;
\Processor|ctrl|JCintE|jc2|dff1|ALT_INV_q~q\ <= NOT \Processor|ctrl|JCintE|jc2|dff1|q~q\;
\Processor|ctrl|JCintE|jc1|dff1|ALT_INV_q~q\ <= NOT \Processor|ctrl|JCintE|jc1|dff1|q~q\;
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(7) <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7);
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(9) <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9);
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(8) <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8);
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(7) <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7);
\Processor|ctrl|JCextA|jc1|dff1|ALT_INV_q~q\ <= NOT \Processor|ctrl|JCextA|jc1|dff1|q~q\;
\CLKD|ALT_INV_count\(19) <= NOT \CLKD|count\(19);
\CLKD|ALT_INV_count\(18) <= NOT \CLKD|count\(18);
\CLKD|ALT_INV_count\(17) <= NOT \CLKD|count\(17);
\CLKD|ALT_INV_count\(16) <= NOT \CLKD|count\(16);
\CLKD|ALT_INV_count\(15) <= NOT \CLKD|count\(15);
\CLKD|ALT_INV_count\(14) <= NOT \CLKD|count\(14);
\CLKD|ALT_INV_count\(13) <= NOT \CLKD|count\(13);
\CLKD|ALT_INV_count\(12) <= NOT \CLKD|count\(12);
\CLKD|ALT_INV_count\(11) <= NOT \CLKD|count\(11);
\CLKD|ALT_INV_count\(9) <= NOT \CLKD|count\(9);
\CLKD|ALT_INV_count\(8) <= NOT \CLKD|count\(8);
\CLKD|ALT_INV_count\(6) <= NOT \CLKD|count\(6);
\CLKD|ALT_INV_count\(23) <= NOT \CLKD|count\(23);
\CLKD|ALT_INV_count\(21) <= NOT \CLKD|count\(21);
\CLKD|ALT_INV_count\(10) <= NOT \CLKD|count\(10);
\CLKD|ALT_INV_count\(22) <= NOT \CLKD|count\(22);
\CLKD|ALT_INV_count\(20) <= NOT \CLKD|count\(20);
\CLKD|ALT_INV_count\(3) <= NOT \CLKD|count\(3);
\CLKD|ALT_INV_count\(5) <= NOT \CLKD|count\(5);
\CLKD|ALT_INV_count\(7) <= NOT \CLKD|count\(7);
\CLKD|ALT_INV_count\(4) <= NOT \CLKD|count\(4);
\CLKD|ALT_INV_count\(2) <= NOT \CLKD|count\(2);
\CLKD|ALT_INV_count\(1) <= NOT \CLKD|count\(1);
\CLKD|ALT_INV_count\(25) <= NOT \CLKD|count\(25);
\CLKD|ALT_INV_count\(24) <= NOT \CLKD|count\(24);
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(6) <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6);
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(5) <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5);
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(4) <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4);
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(3) <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3);
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(2) <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2);
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(1) <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1);
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(0) <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0);
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(6) <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6);
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(5) <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5);
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(4) <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4);
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(3) <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3);
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(2) <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2);
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(1) <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1);
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(0) <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0);
\CLK50|ALT_INV_count\(27) <= NOT \CLK50|count\(27);
\CLK50|ALT_INV_count\(28) <= NOT \CLK50|count\(28);
\CLK50|ALT_INV_count\(2) <= NOT \CLK50|count\(2);
\CLK50|ALT_INV_count\(1) <= NOT \CLK50|count\(1);
\CLK50|ALT_INV_count\(12) <= NOT \CLK50|count\(12);
\CLK50|ALT_INV_count\(6) <= NOT \CLK50|count\(6);
\CLK50|ALT_INV_count\(5) <= NOT \CLK50|count\(5);
\CLK50|ALT_INV_count\(20) <= NOT \CLK50|count\(20);
\CLK50|ALT_INV_count\(10) <= NOT \CLK50|count\(10);
\CLK50|ALT_INV_count\(19) <= NOT \CLK50|count\(19);
\CLK50|ALT_INV_count\(29) <= NOT \CLK50|count\(29);
\CLK50|ALT_INV_count\(21) <= NOT \CLK50|count\(21);
\CLK50|ALT_INV_count\(22) <= NOT \CLK50|count\(22);
\CLK50|ALT_INV_count\(23) <= NOT \CLK50|count\(23);
\CLK50|ALT_INV_count\(24) <= NOT \CLK50|count\(24);
\CLK50|ALT_INV_count\(25) <= NOT \CLK50|count\(25);
\CLK50|ALT_INV_count\(26) <= NOT \CLK50|count\(26);
\CLK50|ALT_INV_count\(17) <= NOT \CLK50|count\(17);
\CLK50|ALT_INV_count\(16) <= NOT \CLK50|count\(16);
\CLK50|ALT_INV_count\(9) <= NOT \CLK50|count\(9);
\CLK50|ALT_INV_count\(15) <= NOT \CLK50|count\(15);
\CLK50|ALT_INV_count\(14) <= NOT \CLK50|count\(14);
\CLK50|ALT_INV_count\(13) <= NOT \CLK50|count\(13);
\CLK50|ALT_INV_count\(4) <= NOT \CLK50|count\(4);
\CLK50|ALT_INV_count\(18) <= NOT \CLK50|count\(18);
\CLK50|ALT_INV_count\(7) <= NOT \CLK50|count\(7);
\CLK50|ALT_INV_count\(8) <= NOT \CLK50|count\(8);
\CLK50|ALT_INV_count\(31) <= NOT \CLK50|count\(31);
\CLK50|ALT_INV_count\(11) <= NOT \CLK50|count\(11);
\CLK50|ALT_INV_count\(30) <= NOT \CLK50|count\(30);
\SelOutput|ALT_INV_q[1]~1_combout\ <= NOT \SelOutput|q[1]~1_combout\;
\Processor|path|MuxDOut|ALT_INV_q[1]~2_combout\ <= NOT \Processor|path|MuxDOut|q[1]~2_combout\;
\Processor|path|MuxAddr|ALT_INV_q[1]~1_combout\ <= NOT \Processor|path|MuxAddr|q[1]~1_combout\;
\SelOutput|ALT_INV_q[0]~0_combout\ <= NOT \SelOutput|q[0]~0_combout\;
\Processor|path|MuxDOut|ALT_INV_q[0]~1_combout\ <= NOT \Processor|path|MuxDOut|q[0]~1_combout\;
\Processor|path|MuxDOut|ALT_INV_q[6]~0_combout\ <= NOT \Processor|path|MuxDOut|q[6]~0_combout\;
\Processor|ctrl|ALT_INV_Equal6~0_combout\ <= NOT \Processor|ctrl|Equal6~0_combout\;
\Processor|path|MuxAddr|ALT_INV_q[0]~0_combout\ <= NOT \Processor|path|MuxAddr|q[0]~0_combout\;
\Processor|ctrl|ALT_INV_selMuxAddr~0_combout\ <= NOT \Processor|ctrl|selMuxAddr~0_combout\;
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_adapted_tdo~0_combout\ <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\;
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_adapted_tdo~0_combout\ <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\;
\Processor|path|RegB|Generate_Registers:4:dffi|ALT_INV_q~2_combout\ <= NOT \Processor|path|RegB|Generate_Registers:4:dffi|q~2_combout\;
\Processor|path|ALU|ALT_INV_fout[4]~17_combout\ <= NOT \Processor|path|ALU|fout[4]~17_combout\;
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~29_sumout\ <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout\;
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~37_sumout\ <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout\;
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~33_sumout\ <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout\;
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~29_sumout\ <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout\;
\CLKD|ALT_INV_Add0~57_sumout\ <= NOT \CLKD|Add0~57_sumout\;
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~25_sumout\ <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout\;
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~21_sumout\ <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout\;
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~17_sumout\ <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout\;
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~13_sumout\ <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout\;
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~9_sumout\ <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout\;
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~5_sumout\ <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout\;
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~1_sumout\ <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout\;
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~25_sumout\ <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout\;
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~21_sumout\ <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout\;
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~17_sumout\ <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout\;
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~13_sumout\ <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout\;
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~9_sumout\ <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout\;
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~5_sumout\ <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout\;
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~1_sumout\ <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout\;
\CLK50|ALT_INV_Add0~81_sumout\ <= NOT \CLK50|Add0~81_sumout\;
\Processor|path|MuxDIn|ALT_INV_q[1]~1_combout\ <= NOT \Processor|path|MuxDIn|q[1]~1_combout\;
\Processor|path|MuxDIn|ALT_INV_q[1]~0_combout\ <= NOT \Processor|path|MuxDIn|q[1]~0_combout\;
\Processor|ctrl|ALT_INV_cs2~0_combout\ <= NOT \Processor|ctrl|cs2~0_combout\;
\Processor|ctrl|ALT_INV_Equal86~0_combout\ <= NOT \Processor|ctrl|Equal86~0_combout\;
\Processor|ctrl|ALT_INV_loadhIX~0_combout\ <= NOT \Processor|ctrl|loadhIX~0_combout\;
\Processor|ctrl|JCextE|ALT_INV_stop1~0_combout\ <= NOT \Processor|ctrl|JCextE|stop1~0_combout\;
\Processor|ctrl|ALT_INV_selMuxDIn~0_combout\ <= NOT \Processor|ctrl|selMuxDIn~0_combout\;
\SelInput|ALT_INV_q[0]~1_combout\ <= NOT \SelInput|q[0]~1_combout\;
\SelInput|ALT_INV_q[0]~0_combout\ <= NOT \SelInput|q[0]~0_combout\;
\keyenc|ALT_INV_keyout_buf\(0) <= NOT \keyenc|keyout_buf\(0);
\InputCtrl|ALT_INV_Equal0~4_combout\ <= NOT \InputCtrl|Equal0~4_combout\;
\InputCtrl|ALT_INV_Equal0~3_combout\ <= NOT \InputCtrl|Equal0~3_combout\;
\InputCtrl|ALT_INV_Equal0~2_combout\ <= NOT \InputCtrl|Equal0~2_combout\;
\InputCtrl|ALT_INV_Equal0~1_combout\ <= NOT \InputCtrl|Equal0~1_combout\;
\InputCtrl|ALT_INV_Equal0~0_combout\ <= NOT \InputCtrl|Equal0~0_combout\;
\Processor|path|ALU|ALT_INV_fout[0]~0_combout\ <= NOT \Processor|path|ALU|fout[0]~0_combout\;
\Processor|ctrl|ALT_INV_modeALU[3]~4_combout\ <= NOT \Processor|ctrl|modeALU[3]~4_combout\;
\Processor|ctrl|ALT_INV_modeALU[2]~3_combout\ <= NOT \Processor|ctrl|modeALU[2]~3_combout\;
\Processor|ctrl|ALT_INV_modeALU[1]~2_combout\ <= NOT \Processor|ctrl|modeALU[1]~2_combout\;
\Processor|ctrl|ALT_INV_modeALU[0]~1_combout\ <= NOT \Processor|ctrl|modeALU[0]~1_combout\;
\Processor|ctrl|ALT_INV_loadFZ~1_combout\ <= NOT \Processor|ctrl|loadFZ~1_combout\;
\Processor|ctrl|ALT_INV_loadFZ~0_combout\ <= NOT \Processor|ctrl|loadFZ~0_combout\;
\Processor|ctrl|ALT_INV_modeALU~0_combout\ <= NOT \Processor|ctrl|modeALU~0_combout\;
\CLKD|ALT_INV_tmp~q\ <= NOT \CLKD|tmp~q\;
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_bypass_reg_out~q\ <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\;
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(0) <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0);
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(6) <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(6);
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(5) <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(5);
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(4) <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(4);
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(3) <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3);
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(2) <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2);
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(1) <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1);
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(0) <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0);
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_is_in_use_reg~q\ <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\;
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_bypass_reg_out~q\ <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\;
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(0) <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0);
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(6) <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(6);
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(5) <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(5);
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(4) <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(4);
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(3) <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3);
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(2) <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2);
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(1) <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1);
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(0) <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0);
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_is_in_use_reg~q\ <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\;
\CLK50|ALT_INV_tmp~q\ <= NOT \CLK50|tmp~q\;
\DecHEX5|ALT_INV_Mux0~0_combout\ <= NOT \DecHEX5|Mux0~0_combout\;
\DecHEX4|ALT_INV_Mux0~0_combout\ <= NOT \DecHEX4|Mux0~0_combout\;
\DecHEX3|ALT_INV_Mux0~0_combout\ <= NOT \DecHEX3|Mux0~0_combout\;
\SelOutput|ALT_INV_q[15]~15_combout\ <= NOT \SelOutput|q[15]~15_combout\;
\Processor|path|MuxAddr|ALT_INV_q[15]~15_combout\ <= NOT \Processor|path|MuxAddr|q[15]~15_combout\;
\SelOutput|ALT_INV_q[14]~14_combout\ <= NOT \SelOutput|q[14]~14_combout\;
\Processor|path|MuxAddr|ALT_INV_q[14]~14_combout\ <= NOT \Processor|path|MuxAddr|q[14]~14_combout\;
\SelOutput|ALT_INV_q[13]~13_combout\ <= NOT \SelOutput|q[13]~13_combout\;
\Processor|path|MuxAddr|ALT_INV_q[13]~13_combout\ <= NOT \Processor|path|MuxAddr|q[13]~13_combout\;
\SelOutput|ALT_INV_q[12]~12_combout\ <= NOT \SelOutput|q[12]~12_combout\;
\Processor|path|MuxAddr|ALT_INV_q[12]~12_combout\ <= NOT \Processor|path|MuxAddr|q[12]~12_combout\;
\DecHEX2|ALT_INV_Mux0~0_combout\ <= NOT \DecHEX2|Mux0~0_combout\;
\SelOutput|ALT_INV_q[11]~11_combout\ <= NOT \SelOutput|q[11]~11_combout\;
\Processor|path|MuxAddr|ALT_INV_q[11]~11_combout\ <= NOT \Processor|path|MuxAddr|q[11]~11_combout\;
\SelOutput|ALT_INV_q[10]~10_combout\ <= NOT \SelOutput|q[10]~10_combout\;
\Processor|path|MuxAddr|ALT_INV_q[10]~10_combout\ <= NOT \Processor|path|MuxAddr|q[10]~10_combout\;
\SelOutput|ALT_INV_q[9]~9_combout\ <= NOT \SelOutput|q[9]~9_combout\;
\Processor|path|MuxAddr|ALT_INV_q[9]~9_combout\ <= NOT \Processor|path|MuxAddr|q[9]~9_combout\;
\SelOutput|ALT_INV_q[8]~8_combout\ <= NOT \SelOutput|q[8]~8_combout\;
\Processor|path|MuxAddr|ALT_INV_q[8]~8_combout\ <= NOT \Processor|path|MuxAddr|q[8]~8_combout\;
\DecHEX1|ALT_INV_Mux0~0_combout\ <= NOT \DecHEX1|Mux0~0_combout\;
\SelOutput|ALT_INV_q[7]~7_combout\ <= NOT \SelOutput|q[7]~7_combout\;
\Processor|path|MuxDOut|ALT_INV_q[7]~8_combout\ <= NOT \Processor|path|MuxDOut|q[7]~8_combout\;
\Processor|path|MuxAddr|ALT_INV_q[7]~7_combout\ <= NOT \Processor|path|MuxAddr|q[7]~7_combout\;
\SelOutput|ALT_INV_q[6]~6_combout\ <= NOT \SelOutput|q[6]~6_combout\;
\Processor|path|MuxDOut|ALT_INV_q[6]~7_combout\ <= NOT \Processor|path|MuxDOut|q[6]~7_combout\;
\Processor|path|MuxAddr|ALT_INV_q[6]~6_combout\ <= NOT \Processor|path|MuxAddr|q[6]~6_combout\;
\SelOutput|ALT_INV_q[5]~5_combout\ <= NOT \SelOutput|q[5]~5_combout\;
\Processor|path|MuxDOut|ALT_INV_q[5]~6_combout\ <= NOT \Processor|path|MuxDOut|q[5]~6_combout\;
\Processor|path|MuxAddr|ALT_INV_q[5]~5_combout\ <= NOT \Processor|path|MuxAddr|q[5]~5_combout\;
\SelOutput|ALT_INV_q[4]~4_combout\ <= NOT \SelOutput|q[4]~4_combout\;
\Processor|path|MuxDOut|ALT_INV_q[4]~5_combout\ <= NOT \Processor|path|MuxDOut|q[4]~5_combout\;
\Processor|path|MuxAddr|ALT_INV_q[4]~4_combout\ <= NOT \Processor|path|MuxAddr|q[4]~4_combout\;
\DecHEX0|ALT_INV_Mux0~0_combout\ <= NOT \DecHEX0|Mux0~0_combout\;
\SelOutput|ALT_INV_q[3]~3_combout\ <= NOT \SelOutput|q[3]~3_combout\;
\Processor|path|MuxDOut|ALT_INV_q[3]~4_combout\ <= NOT \Processor|path|MuxDOut|q[3]~4_combout\;
\Processor|path|MuxAddr|ALT_INV_q[3]~3_combout\ <= NOT \Processor|path|MuxAddr|q[3]~3_combout\;
\SelOutput|ALT_INV_q[2]~2_combout\ <= NOT \SelOutput|q[2]~2_combout\;
\Processor|path|MuxDOut|ALT_INV_q[2]~3_combout\ <= NOT \Processor|path|MuxDOut|q[2]~3_combout\;
\Processor|path|MuxAddr|ALT_INV_q[2]~2_combout\ <= NOT \Processor|path|MuxAddr|q[2]~2_combout\;
\Processor|path|ALU|mult|adder2|add_gen:3:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|mult|adder2|add_gen:3:adderi|c~0_combout\;
\Processor|path|ALU|mult|adder1|add_gen:6:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder1|add_gen:6:adderi|s~combout\;
\Processor|path|ALU|mult|adder1|add_gen:5:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|mult|adder1|add_gen:5:adderi|c~0_combout\;
\Processor|path|ALU|mult|adder5|adder_generate:4:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|mult|adder5|adder_generate:4:adderi|c~0_combout\;
\Processor|path|ALU|mult|adder7|adder_generate:2:adderi|ALT_INV_c~combout\ <= NOT \Processor|path|ALU|mult|adder7|adder_generate:2:adderi|c~combout\;
\Processor|path|ALU|adder|add_gen:7:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|adder|add_gen:7:adderi|s~combout\;
\Processor|path|ALU|adder|add_gen:6:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|adder|add_gen:6:adderi|c~0_combout\;
\Processor|path|ALU|ALT_INV_inB[7]~7_combout\ <= NOT \Processor|path|ALU|inB[7]~7_combout\;
\Processor|path|ALU|ALT_INV_inA[7]~5_combout\ <= NOT \Processor|path|ALU|inA[7]~5_combout\;
\Processor|path|IP|adder|adder_generate:6:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|IP|adder|adder_generate:6:adderi|s~combout\;
\Processor|path|IP|adder|adder_generate:5:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|IP|adder|adder_generate:5:adderi|c~0_combout\;
\SelInput|ALT_INV_q[6]~10_combout\ <= NOT \SelInput|q[6]~10_combout\;
\Processor|path|ALU|ALT_INV_fout[6]~14_combout\ <= NOT \Processor|path|ALU|fout[6]~14_combout\;
\Processor|path|ALU|ALT_INV_fout[6]~13_combout\ <= NOT \Processor|path|ALU|fout[6]~13_combout\;
\Processor|path|ALU|mult|adder7|adder_generate:2:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder7|adder_generate:2:adderi|s~combout\;
\Processor|path|ALU|mult|adder5|adder_generate:4:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder5|adder_generate:4:adderi|s~combout\;
\Processor|path|ALU|mult|adder2|add_gen:3:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder2|add_gen:3:adderi|s~combout\;
\Processor|path|ALU|mult|adder1|add_gen:5:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder1|add_gen:5:adderi|s~combout\;
\Processor|path|ALU|mult|adder7|adder_generate:1:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|mult|adder7|adder_generate:1:adderi|c~0_combout\;
\Processor|path|ALU|mult|adder3|add_gen:1:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder3|add_gen:1:adderi|s~combout\;
\Processor|path|ALU|adder|add_gen:6:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|adder|add_gen:6:adderi|s~combout\;
\Processor|path|ALU|ALT_INV_inB[6]~6_combout\ <= NOT \Processor|path|ALU|inB[6]~6_combout\;
\Processor|path|ALU|ALT_INV_inA[6]~4_combout\ <= NOT \Processor|path|ALU|inA[6]~4_combout\;
\Processor|path|IP|adder|adder_generate:5:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|IP|adder|adder_generate:5:adderi|s~combout\;
\SelInput|ALT_INV_q[5]~9_combout\ <= NOT \SelInput|q[5]~9_combout\;
\Processor|path|ALU|ALT_INV_fout[5]~12_combout\ <= NOT \Processor|path|ALU|fout[5]~12_combout\;
\Processor|path|ALU|ALT_INV_fout[5]~11_combout\ <= NOT \Processor|path|ALU|fout[5]~11_combout\;
\Processor|path|ALU|mult|adder7|adder_generate:1:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder7|adder_generate:1:adderi|s~combout\;
\Processor|path|ALU|mult|adder2|add_gen:2:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder2|add_gen:2:adderi|s~combout\;
\Processor|path|ALU|mult|adder1|add_gen:4:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder1|add_gen:4:adderi|s~combout\;
\Processor|path|ALU|mult|adder1|add_gen:3:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|mult|adder1|add_gen:3:adderi|c~0_combout\;
\Processor|path|ALU|mult|adder5|adder_generate:2:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|mult|adder5|adder_generate:2:adderi|c~0_combout\;
\Processor|path|ALU|mult|adder3|add_gen:0:adderi|ALT_INV_s~0_combout\ <= NOT \Processor|path|ALU|mult|adder3|add_gen:0:adderi|s~0_combout\;
\Processor|path|ALU|adder|add_gen:5:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|adder|add_gen:5:adderi|s~combout\;
\Processor|path|ALU|adder|add_gen:4:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|adder|add_gen:4:adderi|c~0_combout\;
\Processor|path|ALU|ALT_INV_inB[5]~5_combout\ <= NOT \Processor|path|ALU|inB[5]~5_combout\;
\Processor|path|ALU|ALT_INV_inA[5]~3_combout\ <= NOT \Processor|path|ALU|inA[5]~3_combout\;
\Processor|path|IP|adder|adder_generate:4:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|IP|adder|adder_generate:4:adderi|s~combout\;
\SelInput|ALT_INV_q[4]~8_combout\ <= NOT \SelInput|q[4]~8_combout\;
\Processor|path|ALU|ALT_INV_fout[4]~10_combout\ <= NOT \Processor|path|ALU|fout[4]~10_combout\;
\Processor|path|ALU|mult|adder5|adder_generate:2:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder5|adder_generate:2:adderi|s~combout\;
\Processor|path|ALU|mult|adder2|add_gen:1:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder2|add_gen:1:adderi|s~combout\;
\Processor|path|ALU|mult|adder1|add_gen:3:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder1|add_gen:3:adderi|s~combout\;
\Processor|path|ALU|mult|ALT_INV_largeboxB2\(0) <= NOT \Processor|path|ALU|mult|largeboxB2\(0);
\Processor|path|ALU|adder|add_gen:4:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|adder|add_gen:4:adderi|s~combout\;
\Processor|path|ALU|adder|add_gen:3:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|adder|add_gen:3:adderi|c~0_combout\;
\Processor|path|ALU|ALT_INV_inB[4]~4_combout\ <= NOT \Processor|path|ALU|inB[4]~4_combout\;
\Processor|path|IP|adder|adder_generate:3:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|IP|adder|adder_generate:3:adderi|s~combout\;
\Processor|path|IP|adder|adder_generate:2:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|IP|adder|adder_generate:2:adderi|c~0_combout\;
\SelInput|ALT_INV_q[3]~7_combout\ <= NOT \SelInput|q[3]~7_combout\;
\SelInput|ALT_INV_q[3]~6_combout\ <= NOT \SelInput|q[3]~6_combout\;
\keyenc|ALT_INV_keyout_buf\(3) <= NOT \keyenc|keyout_buf\(3);
\Processor|path|ALU|ALT_INV_fout[3]~9_combout\ <= NOT \Processor|path|ALU|fout[3]~9_combout\;
\Processor|path|ALU|ALT_INV_fout[3]~8_combout\ <= NOT \Processor|path|ALU|fout[3]~8_combout\;
\Processor|path|ALU|mult|adder5|adder_generate:1:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder5|adder_generate:1:adderi|s~combout\;
\Processor|path|ALU|mult|adder1|add_gen:2:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder1|add_gen:2:adderi|s~combout\;
\Processor|path|ALU|mult|adder4|add_gen:1:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|mult|adder4|add_gen:1:adderi|c~0_combout\;
\Processor|path|ALU|mult|adder5|adder_generate:0:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|mult|adder5|adder_generate:0:adderi|c~0_combout\;
\Processor|path|ALU|mult|adder2|add_gen:0:adderi|ALT_INV_s~0_combout\ <= NOT \Processor|path|ALU|mult|adder2|add_gen:0:adderi|s~0_combout\;
\Processor|path|ALU|adder|add_gen:3:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|adder|add_gen:3:adderi|s~combout\;
\Processor|path|ALU|adder|add_gen:2:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|adder|add_gen:2:adderi|c~0_combout\;
\Processor|path|ALU|ALT_INV_inB[3]~3_combout\ <= NOT \Processor|path|ALU|inB[3]~3_combout\;
\Processor|path|IP|adder|adder_generate:2:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|IP|adder|adder_generate:2:adderi|s~combout\;
\SelInput|ALT_INV_q[2]~5_combout\ <= NOT \SelInput|q[2]~5_combout\;
\SelInput|ALT_INV_q[2]~4_combout\ <= NOT \SelInput|q[2]~4_combout\;
\keyenc|ALT_INV_keyout_buf\(2) <= NOT \keyenc|keyout_buf\(2);
\Processor|path|ALU|ALT_INV_fout[2]~7_combout\ <= NOT \Processor|path|ALU|fout[2]~7_combout\;
\Processor|path|ALU|ALT_INV_fout[2]~6_combout\ <= NOT \Processor|path|ALU|fout[2]~6_combout\;
\Processor|path|ALU|mult|adder5|adder_generate:0:adderi|ALT_INV_s~0_combout\ <= NOT \Processor|path|ALU|mult|adder5|adder_generate:0:adderi|s~0_combout\;
\Processor|path|ALU|adder|add_gen:2:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|adder|add_gen:2:adderi|s~combout\;
\Processor|path|ALU|adder|add_gen:1:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|adder|add_gen:1:adderi|c~0_combout\;
\Processor|path|ALU|ALT_INV_inB[2]~2_combout\ <= NOT \Processor|path|ALU|inB[2]~2_combout\;
\Processor|path|IP|adder|adder_generate:1:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|IP|adder|adder_generate:1:adderi|s~combout\;
\SelInput|ALT_INV_q[1]~3_combout\ <= NOT \SelInput|q[1]~3_combout\;
\SelInput|ALT_INV_q[1]~2_combout\ <= NOT \SelInput|q[1]~2_combout\;
\keyenc|ALT_INV_keyout_buf\(1) <= NOT \keyenc|keyout_buf\(1);
\Processor|path|ALU|ALT_INV_fout[1]~5_combout\ <= NOT \Processor|path|ALU|fout[1]~5_combout\;
\Processor|path|ALU|ALT_INV_fout[3]~4_combout\ <= NOT \Processor|path|ALU|fout[3]~4_combout\;
\Processor|path|ALU|ALT_INV_result~1_combout\ <= NOT \Processor|path|ALU|result~1_combout\;
\Processor|path|ALU|ALT_INV_result~0_combout\ <= NOT \Processor|path|ALU|result~0_combout\;
\Processor|path|ALU|ALT_INV_fout[1]~3_combout\ <= NOT \Processor|path|ALU|fout[1]~3_combout\;
\Processor|path|ALU|ALT_INV_fout[3]~2_combout\ <= NOT \Processor|path|ALU|fout[3]~2_combout\;
\Processor|path|ALU|ALT_INV_fout[3]~1_combout\ <= NOT \Processor|path|ALU|fout[3]~1_combout\;
\Processor|path|ALU|mult|adder1|add_gen:0:adderi|ALT_INV_s~0_combout\ <= NOT \Processor|path|ALU|mult|adder1|add_gen:0:adderi|s~0_combout\;
\Processor|path|ALU|adder|add_gen:1:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|adder|add_gen:1:adderi|s~combout\;
\Processor|path|ALU|ALT_INV_inB[0]~1_combout\ <= NOT \Processor|path|ALU|inB[0]~1_combout\;
\Processor|path|ALU|ALT_INV_inB[1]~0_combout\ <= NOT \Processor|path|ALU|inB[1]~0_combout\;
\Processor|path|ALU|ALT_INV_Equal8~0_combout\ <= NOT \Processor|path|ALU|Equal8~0_combout\;
\Processor|path|ALU|ALT_INV_inA[1]~2_combout\ <= NOT \Processor|path|ALU|inA[1]~2_combout\;
\Processor|path|ALU|ALT_INV_inA[7]~1_combout\ <= NOT \Processor|path|ALU|inA[7]~1_combout\;
\Processor|path|ALU|ALT_INV_inA[5]~0_combout\ <= NOT \Processor|path|ALU|inA[5]~0_combout\;
\Processor|path|RegA|Generate_Registers:5:dffi|ALT_INV_q~1_combout\ <= NOT \Processor|path|RegA|Generate_Registers:5:dffi|q~1_combout\;
\Processor|path|RegA|Generate_Registers:5:dffi|ALT_INV_q~0_combout\ <= NOT \Processor|path|RegA|Generate_Registers:5:dffi|q~0_combout\;
\Processor|ctrl|JCintA|jc1|dff1|ALT_INV_q~q\ <= NOT \Processor|ctrl|JCintA|jc1|dff1|q~q\;
\Processor|ctrl|ALT_INV_inc2IP~0_combout\ <= NOT \Processor|ctrl|inc2IP~0_combout\;
\Processor|path|MB|RegL|Generate_Registers:4:dffi|ALT_INV_q~1_combout\ <= NOT \Processor|path|MB|RegL|Generate_Registers:4:dffi|q~1_combout\;
\Processor|path|MB|RegL|Generate_Registers:4:dffi|ALT_INV_q~0_combout\ <= NOT \Processor|path|MB|RegL|Generate_Registers:4:dffi|q~0_combout\;
\Processor|ctrl|ALT_INV_Equal68~0_combout\ <= NOT \Processor|ctrl|Equal68~0_combout\;
\Processor|ctrl|ALT_INV_Equal67~0_combout\ <= NOT \Processor|ctrl|Equal67~0_combout\;
\Processor|ctrl|ALT_INV_Equal11~0_combout\ <= NOT \Processor|ctrl|Equal11~0_combout\;
\Processor|path|IP|adder|adder_generate:0:adderi|ALT_INV_s~0_combout\ <= NOT \Processor|path|IP|adder|adder_generate:0:adderi|s~0_combout\;
\Processor|ctrl|ALT_INV_incIP~1_combout\ <= NOT \Processor|ctrl|incIP~1_combout\;
\Processor|ctrl|ALT_INV_Equal85~0_combout\ <= NOT \Processor|ctrl|Equal85~0_combout\;
\Processor|ctrl|JCextB|ALT_INV_stop1~0_combout\ <= NOT \Processor|ctrl|JCextB|stop1~0_combout\;
\Processor|ctrl|ALT_INV_cJCextA~0_combout\ <= NOT \Processor|ctrl|cJCextA~0_combout\;
\Processor|ctrl|ALT_INV_cs2~combout\ <= NOT \Processor|ctrl|cs2~combout\;
\Processor|ctrl|JCextE|ALT_INV_stop1~1_combout\ <= NOT \Processor|ctrl|JCextE|stop1~1_combout\;
\Processor|ctrl|ALT_INV_incIP~0_combout\ <= NOT \Processor|ctrl|incIP~0_combout\;
\Processor|path|RegB|Generate_Registers:4:dffi|ALT_INV_q~0_combout\ <= NOT \Processor|path|RegB|Generate_Registers:4:dffi|q~0_combout\;
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(0) <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0);
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(2) <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2);
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(1) <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1);
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~0_combout\ <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\;
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(4) <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4);
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3) <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3);
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(2) <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2);
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1) <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1);
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(0) <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0);
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(1) <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1);
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\;
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg[0]~0_combout\ <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout\;
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(0) <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0);
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(2) <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2);
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(1) <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1);
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~0_combout\ <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\;
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(4) <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4);
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(2) <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2);
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1) <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1);
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3) <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3);
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(0) <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0);
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(1) <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1);
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\;
\CLK50|ALT_INV_Equal0~6_combout\ <= NOT \CLK50|Equal0~6_combout\;
\CLK50|ALT_INV_Equal0~5_combout\ <= NOT \CLK50|Equal0~5_combout\;
\CLK50|ALT_INV_Equal0~4_combout\ <= NOT \CLK50|Equal0~4_combout\;
\CLK50|ALT_INV_count\(0) <= NOT \CLK50|count\(0);
\CLK50|ALT_INV_Equal0~3_combout\ <= NOT \CLK50|Equal0~3_combout\;
\CLK50|ALT_INV_Equal0~2_combout\ <= NOT \CLK50|Equal0~2_combout\;
\CLK50|ALT_INV_Equal0~1_combout\ <= NOT \CLK50|Equal0~1_combout\;
\CLK50|ALT_INV_Equal0~0_combout\ <= NOT \CLK50|Equal0~0_combout\;
\Processor|path|ALU|ALT_INV_cout~0_combout\ <= NOT \Processor|path|ALU|cout~0_combout\;
\Processor|path|ALU|mult|ALT_INV_c~1_combout\ <= NOT \Processor|path|ALU|mult|c~1_combout\;
\Processor|path|ALU|mult|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|mult|c~0_combout\;
\Processor|path|ALU|mult|adder7|adder_generate:4:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder7|adder_generate:4:adderi|s~combout\;
\Processor|path|ALU|mult|adder7|adder_generate:6:adderi|ALT_INV_s~0_combout\ <= NOT \Processor|path|ALU|mult|adder7|adder_generate:6:adderi|s~0_combout\;
\Processor|path|ALU|mult|adder7|adder_generate:11:adderi|ALT_INV_s~0_combout\ <= NOT \Processor|path|ALU|mult|adder7|adder_generate:11:adderi|s~0_combout\;
\Processor|path|ALU|mult|adder7|adder_generate:9:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|mult|adder7|adder_generate:9:adderi|c~0_combout\;
\Processor|path|ALU|mult|adder6|adder_generate:7:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder6|adder_generate:7:adderi|s~combout\;
\Processor|path|ALU|mult|adder6|adder_generate:6:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder6|adder_generate:6:adderi|s~combout\;
\Processor|path|ALU|mult|adder6|adder_generate:5:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder6|adder_generate:5:adderi|s~combout\;
\Processor|path|ALU|mult|adder7|adder_generate:6:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|mult|adder7|adder_generate:6:adderi|c~0_combout\;
\Processor|path|ALU|mult|adder6|adder_generate:4:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder6|adder_generate:4:adderi|s~combout\;
\Processor|path|ALU|mult|adder6|adder_generate:3:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder6|adder_generate:3:adderi|s~combout\;
\Processor|path|ALU|mult|adder5|adder_generate:7:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder5|adder_generate:7:adderi|s~combout\;
\Processor|path|ALU|mult|adder2|add_gen:7:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder2|add_gen:7:adderi|s~combout\;
\Processor|path|ALU|mult|adder7|adder_generate:4:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|mult|adder7|adder_generate:4:adderi|c~0_combout\;
\Processor|path|ALU|mult|adder6|adder_generate:2:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder6|adder_generate:2:adderi|s~combout\;
\Processor|path|ALU|mult|adder5|adder_generate:6:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder5|adder_generate:6:adderi|s~combout\;
\Processor|path|ALU|mult|adder5|adder_generate:9:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder5|adder_generate:9:adderi|s~combout\;
\Processor|path|ALU|mult|adder5|adder_generate:7:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|mult|adder5|adder_generate:7:adderi|c~0_combout\;
\Processor|path|ALU|mult|adder2|add_gen:6:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder2|add_gen:6:adderi|s~combout\;
\Processor|path|ALU|mult|adder5|adder_generate:6:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|mult|adder5|adder_generate:6:adderi|c~0_combout\;
\Processor|path|ALU|mult|adder2|add_gen:5:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder2|add_gen:5:adderi|s~combout\;
\Processor|path|ALU|mult|adder1|add_gen:7:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder1|add_gen:7:adderi|s~combout\;
\Processor|path|ALU|mult|adder1|add_gen:7:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|mult|adder1|add_gen:7:adderi|c~0_combout\;
\Processor|path|ALU|mult|adder2|add_gen:5:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|mult|adder2|add_gen:5:adderi|c~0_combout\;
\Processor|path|ALU|mult|adder6|adder_generate:8:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder6|adder_generate:8:adderi|s~combout\;
\Processor|path|ALU|mult|adder4|add_gen:6:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|mult|adder4|add_gen:6:adderi|c~0_combout\;
\Processor|path|ALU|mult|adder4|add_gen:6:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder4|add_gen:6:adderi|s~combout\;
\Processor|path|ALU|mult|adder4|add_gen:5:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|mult|adder4|add_gen:5:adderi|c~0_combout\;
\Processor|path|ALU|mult|adder6|adder_generate:6:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|mult|adder6|adder_generate:6:adderi|c~0_combout\;
\Processor|path|ALU|mult|adder4|add_gen:5:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder4|add_gen:5:adderi|s~combout\;
\Processor|path|ALU|mult|adder4|add_gen:4:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|mult|adder4|add_gen:4:adderi|c~0_combout\;
\Processor|path|ALU|mult|adder6|adder_generate:5:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|mult|adder6|adder_generate:5:adderi|c~0_combout\;
\Processor|path|ALU|mult|adder4|add_gen:4:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder4|add_gen:4:adderi|s~combout\;
\Processor|path|ALU|mult|adder4|add_gen:3:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|mult|adder4|add_gen:3:adderi|c~0_combout\;
\Processor|path|ALU|mult|adder3|add_gen:6:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder3|add_gen:6:adderi|s~combout\;
\Processor|path|ALU|mult|adder4|add_gen:3:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder4|add_gen:3:adderi|s~combout\;
\Processor|path|ALU|mult|adder3|add_gen:5:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder3|add_gen:5:adderi|s~combout\;
\Processor|path|ALU|mult|adder6|adder_generate:3:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|mult|adder6|adder_generate:3:adderi|c~0_combout\;
\Processor|path|ALU|mult|adder4|add_gen:2:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder4|add_gen:2:adderi|s~combout\;
\Processor|path|ALU|mult|adder3|add_gen:4:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder3|add_gen:4:adderi|s~combout\;
\Processor|path|ALU|mult|adder6|adder_generate:2:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|mult|adder6|adder_generate:2:adderi|c~0_combout\;
\Processor|path|ALU|mult|adder4|add_gen:1:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder4|add_gen:1:adderi|s~combout\;
\Processor|path|ALU|mult|adder3|add_gen:3:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder3|add_gen:3:adderi|s~combout\;
\Processor|path|ALU|mult|adder6|adder_generate:1:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|mult|adder6|adder_generate:1:adderi|c~0_combout\;
\Processor|path|ALU|mult|adder3|add_gen:7:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder3|add_gen:7:adderi|s~combout\;
\Processor|path|ALU|mult|adder3|add_gen:7:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|mult|adder3|add_gen:7:adderi|c~0_combout\;
\Processor|path|ALU|mult|adder3|add_gen:6:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|mult|adder3|add_gen:6:adderi|c~0_combout\;
\Processor|path|ALU|mult|adder3|add_gen:5:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|mult|adder3|add_gen:5:adderi|c~0_combout\;
\Processor|path|ALU|mult|adder3|add_gen:3:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|ALU|mult|adder3|add_gen:3:adderi|c~0_combout\;
\Processor|path|ALU|ALT_INV_Equal18~0_combout\ <= NOT \Processor|path|ALU|Equal18~0_combout\;
\Processor|path|IP|adder|adder_generate:15:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|IP|adder|adder_generate:15:adderi|s~combout\;
\Processor|path|IP|adder|adder_generate:14:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|IP|adder|adder_generate:14:adderi|s~combout\;
\Processor|path|IP|adder|adder_generate:13:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|IP|adder|adder_generate:13:adderi|s~combout\;
\Processor|path|IP|adder|adder_generate:12:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|IP|adder|adder_generate:12:adderi|s~combout\;
\Processor|path|IP|adder|adder_generate:11:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|IP|adder|adder_generate:11:adderi|c~0_combout\;
\Processor|path|IP|adder|adder_generate:11:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|IP|adder|adder_generate:11:adderi|s~combout\;
\Processor|path|IP|adder|adder_generate:10:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|IP|adder|adder_generate:10:adderi|s~combout\;
\Processor|path|IP|adder|adder_generate:9:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|IP|adder|adder_generate:9:adderi|s~combout\;
\Processor|path|IP|adder|adder_generate:8:adderi|ALT_INV_c~0_combout\ <= NOT \Processor|path|IP|adder|adder_generate:8:adderi|c~0_combout\;
\Processor|path|IP|adder|adder_generate:8:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|IP|adder|adder_generate:8:adderi|s~combout\;
\Processor|path|IP|adder|adder_generate:7:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|IP|adder|adder_generate:7:adderi|s~combout\;
\SelInput|ALT_INV_q[7]~11_combout\ <= NOT \SelInput|q[7]~11_combout\;
\Processor|path|ALU|ALT_INV_fout[7]~16_combout\ <= NOT \Processor|path|ALU|fout[7]~16_combout\;
\Processor|path|ALU|ALT_INV_fout[7]~15_combout\ <= NOT \Processor|path|ALU|fout[7]~15_combout\;
\Processor|path|ALU|mult|adder7|adder_generate:3:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder7|adder_generate:3:adderi|s~combout\;
\Processor|path|ALU|mult|adder6|adder_generate:1:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder6|adder_generate:1:adderi|s~combout\;
\Processor|path|ALU|mult|adder3|add_gen:2:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder3|add_gen:2:adderi|s~combout\;
\Processor|path|ALU|mult|adder4|add_gen:0:adderi|ALT_INV_s~0_combout\ <= NOT \Processor|path|ALU|mult|adder4|add_gen:0:adderi|s~0_combout\;
\Processor|path|ALU|mult|adder5|adder_generate:5:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder5|adder_generate:5:adderi|s~combout\;
\Processor|path|ALU|mult|adder2|add_gen:4:adderi|ALT_INV_s~combout\ <= NOT \Processor|path|ALU|mult|adder2|add_gen:4:adderi|s~combout\;
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~7_combout\ <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\;
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~5_combout\ <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\;
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(3) <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3);
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(3) <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3);
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~5_combout\ <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\;
\keyenc|ALT_INV_Equal1~0_combout\ <= NOT \keyenc|Equal1~0_combout\;
\keyenc|ALT_INV_Equal0~1_combout\ <= NOT \keyenc|Equal0~1_combout\;
\Processor|ctrl|JCextA|ALT_INV_stop1~0_combout\ <= NOT \Processor|ctrl|JCextA|stop1~0_combout\;
\Processor|ctrl|ALT_INV_cJCextA~2_combout\ <= NOT \Processor|ctrl|cJCextA~2_combout\;
\Processor|ctrl|ALT_INV_cJCextA~1_combout\ <= NOT \Processor|ctrl|cJCextA~1_combout\;
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg[0]~2_combout\ <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\;
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter~3_combout\ <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout\;
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_clear_signal~combout\ <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\;
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter~2_combout\ <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout\;
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_Equal0~0_combout\ <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout\;
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~3_combout\ <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\;
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(2) <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2);
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~0_combout\ <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\;
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~3_combout\ <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\;
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_clear_signal~combout\ <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\;
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_Equal0~0_combout\ <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout\;
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~3_combout\ <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\;
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(2) <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2);
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~0_combout\ <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\;
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~3_combout\ <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\;
\keyenc|ALT_INV_keyin_buf\(3) <= NOT \keyenc|keyin_buf\(3);
\keyenc|ALT_INV_keyin_buf\(2) <= NOT \keyenc|keyin_buf\(2);
\keyenc|ALT_INV_keyin_buf\(1) <= NOT \keyenc|keyin_buf\(1);
\Processor|ctrl|ALT_INV_Equal31~0_combout\ <= NOT \Processor|ctrl|Equal31~0_combout\;
\Processor|ctrl|JCintB|ALT_INV_stop1~0_combout\ <= NOT \Processor|ctrl|JCintB|stop1~0_combout\;
\Processor|ctrl|ALT_INV_Equal12~0_combout\ <= NOT \Processor|ctrl|Equal12~0_combout\;
\Processor|ctrl|JCintF|ALT_INV_stop1~0_combout\ <= NOT \Processor|ctrl|JCintF|stop1~0_combout\;
\keyenc|ALT_INV_Equal0~0_combout\ <= NOT \keyenc|Equal0~0_combout\;
\keyenc|ALT_INV_clock_count\(0) <= NOT \keyenc|clock_count\(0);
\keyenc|ALT_INV_clock_count\(1) <= NOT \keyenc|clock_count\(1);
\keyenc|ALT_INV_clock_count\(2) <= NOT \keyenc|clock_count\(2);
\keyenc|ALT_INV_clock_count\(3) <= NOT \keyenc|clock_count\(3);
\keyenc|ALT_INV_keyin_buf\(0) <= NOT \keyenc|keyin_buf\(0);
\Processor|ctrl|ALT_INV_write~0_combout\ <= NOT \Processor|ctrl|write~0_combout\;
\Processor|ctrl|JCintD|ALT_INV_stop1~1_combout\ <= NOT \Processor|ctrl|JCintD|stop1~1_combout\;
\Processor|ctrl|JCintD|ALT_INV_stop1~0_combout\ <= NOT \Processor|ctrl|JCintD|stop1~0_combout\;
\CLKD|ALT_INV_Equal0~4_combout\ <= NOT \CLKD|Equal0~4_combout\;
\CLKD|ALT_INV_Equal0~3_combout\ <= NOT \CLKD|Equal0~3_combout\;
\CLKD|ALT_INV_count\(0) <= NOT \CLKD|count\(0);
\CLKD|ALT_INV_Equal0~2_combout\ <= NOT \CLKD|Equal0~2_combout\;
\CLKD|ALT_INV_Equal0~1_combout\ <= NOT \CLKD|Equal0~1_combout\;
\CLKD|ALT_INV_Equal0~0_combout\ <= NOT \CLKD|Equal0~0_combout\;
\ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg[0]~0_combout\ <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_dr_scan_proc~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(5) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(6) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(7) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(8) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(9) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~6_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~5_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~4_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~3_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal11~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(9) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_info_reg_ena~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_1\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(14) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(12) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(10) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(9) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][7]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][6]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][5]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][4]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][3]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][2]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][1]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][0]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][7]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][6]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][5]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][4]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][3]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][2]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][1]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][7]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][6]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][5]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][4]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][3]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][2]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(13) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(11) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(6) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1);
\ALT_INV_altera_internal_jtag~TDIUTAP\ <= NOT \altera_internal_jtag~TDIUTAP\;
\ALT_INV_altera_internal_jtag~TCKUTAP\ <= NOT \altera_internal_jtag~TCKUTAP\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\Processor|path|ALU|ALT_INV_inA[1]~11_combout\ <= NOT \Processor|path|ALU|inA[1]~11_combout\;
\Processor|path|ALU|ALT_INV_inA[0]~10_combout\ <= NOT \Processor|path|ALU|inA[0]~10_combout\;
\Processor|path|ALU|ALT_INV_fout[3]~21_combout\ <= NOT \Processor|path|ALU|fout[3]~21_combout\;
\Processor|path|ALU|ALT_INV_inA[2]~9_combout\ <= NOT \Processor|path|ALU|inA[2]~9_combout\;
\Processor|path|ALU|ALT_INV_inA[3]~8_combout\ <= NOT \Processor|path|ALU|inA[3]~8_combout\;
\Processor|path|ALU|ALT_INV_inA[4]~7_combout\ <= NOT \Processor|path|ALU|inA[4]~7_combout\;
\Processor|path|ALU|mult|adder1|add_gen:4:adderi|ALT_INV_s~0_combout\ <= NOT \Processor|path|ALU|mult|adder1|add_gen:4:adderi|s~0_combout\;
\Processor|path|ALU|ALT_INV_inA[7]~6_combout\ <= NOT \Processor|path|ALU|inA[7]~6_combout\;
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~7_combout\ <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[1]~DUPLICATE_q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[1]~DUPLICATE_q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[2]~DUPLICATE_q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[0]~DUPLICATE_q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg[8]~DUPLICATE_q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~DUPLICATE_q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~DUPLICATE_q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q\;
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[4]~DUPLICATE_q\ <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q\;
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\ <= NOT \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q\;
\rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q\ <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q\;
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[2]~DUPLICATE_q\ <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q\;
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\ <= NOT \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q\;
\CLKD|ALT_INV_count[13]~DUPLICATE_q\ <= NOT \CLKD|count[13]~DUPLICATE_q\;
\CLKD|ALT_INV_count[11]~DUPLICATE_q\ <= NOT \CLKD|count[11]~DUPLICATE_q\;
\CLK50|ALT_INV_count[1]~DUPLICATE_q\ <= NOT \CLK50|count[1]~DUPLICATE_q\;
\CLK50|ALT_INV_count[22]~DUPLICATE_q\ <= NOT \CLK50|count[22]~DUPLICATE_q\;
\CLK50|ALT_INV_count[17]~DUPLICATE_q\ <= NOT \CLK50|count[17]~DUPLICATE_q\;
\CLK50|ALT_INV_count[14]~DUPLICATE_q\ <= NOT \CLK50|count[14]~DUPLICATE_q\;
\CLK50|ALT_INV_count[4]~DUPLICATE_q\ <= NOT \CLK50|count[4]~DUPLICATE_q\;
\CLK50|ALT_INV_count[7]~DUPLICATE_q\ <= NOT \CLK50|count[7]~DUPLICATE_q\;
\CLK50|ALT_INV_count[8]~DUPLICATE_q\ <= NOT \CLK50|count[8]~DUPLICATE_q\;
\CLK50|ALT_INV_count[31]~DUPLICATE_q\ <= NOT \CLK50|count[31]~DUPLICATE_q\;
\CLK50|ALT_INV_count[11]~DUPLICATE_q\ <= NOT \CLK50|count[11]~DUPLICATE_q\;
\CLK50|ALT_INV_count[3]~DUPLICATE_q\ <= NOT \CLK50|count[3]~DUPLICATE_q\;
\ALT_INV_~QIC_CREATED_GND~I_combout\ <= NOT \~QIC_CREATED_GND~I_combout\;
\ALT_INV_KEY[2]~input_o\ <= NOT \KEY[2]~input_o\;
\ALT_INV_KEY[1]~input_o\ <= NOT \KEY[1]~input_o\;
\ALT_INV_KEY[3]~input_o\ <= NOT \KEY[3]~input_o\;
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;
\ALT_INV_SW[7]~input_o\ <= NOT \SW[7]~input_o\;
\ALT_INV_SW[6]~input_o\ <= NOT \SW[6]~input_o\;
\ALT_INV_SW[5]~input_o\ <= NOT \SW[5]~input_o\;
\ALT_INV_SW[4]~input_o\ <= NOT \SW[4]~input_o\;
\ALT_INV_SW[3]~input_o\ <= NOT \SW[3]~input_o\;
\ALT_INV_SW[2]~input_o\ <= NOT \SW[2]~input_o\;
\ALT_INV_SW[1]~input_o\ <= NOT \SW[1]~input_o\;
\ALT_INV_RESET_N~input_o\ <= NOT \RESET_N~input_o\;
\ALT_INV_SW[0]~input_o\ <= NOT \SW[0]~input_o\;
\ALT_INV_SW[9]~input_o\ <= NOT \SW[9]~input_o\;
\ALT_INV_SW[8]~input_o\ <= NOT \SW[8]~input_o\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~8_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~5_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~6_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~4_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[4]~9_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[4]~8_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[0]~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~3_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][0]~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~14_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout\;

-- Location: FF_X6_Y2_N55
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\);

-- Location: FF_X6_Y2_N59
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\);

-- Location: FF_X5_Y3_N55
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q\);

-- Location: FF_X5_Y3_N58
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q\);

-- Location: FF_X7_Y2_N49
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q\);

-- Location: FF_X7_Y2_N34
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q\);

-- Location: FF_X6_Y3_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q\);

-- Location: FF_X6_Y3_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q\);

-- Location: LABCELL_X7_Y2_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder_combout\);

-- Location: LABCELL_X7_Y2_N33
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder_combout\);

-- Location: LABCELL_X6_Y3_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][6]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder_combout\);

-- Location: LABCELL_X6_Y3_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][7]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder_combout\);

-- Location: LABCELL_X6_Y2_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][6]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout\);

-- Location: LABCELL_X6_Y2_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][7]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout\);

-- Location: LABCELL_X5_Y3_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][6]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder_combout\);

-- Location: LABCELL_X5_Y3_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][7]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder_combout\);

-- Location: IOOBUF_X52_Y0_N53
\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX0|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X51_Y0_N36
\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX0|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X48_Y0_N76
\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX0|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X50_Y0_N36
\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX0|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X48_Y0_N93
\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX0|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X50_Y0_N53
\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX0|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X46_Y0_N36
\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX0|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X44_Y0_N36
\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX1|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X40_Y0_N93
\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX1|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X44_Y0_N53
\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX1|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X43_Y0_N36
\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX1|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X38_Y0_N36
\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX1|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X43_Y0_N53
\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX1|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X51_Y0_N53
\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX1|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X48_Y0_N42
\HEX2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX2|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(0));

-- Location: IOOBUF_X38_Y0_N53
\HEX2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX2|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(1));

-- Location: IOOBUF_X22_Y0_N53
\HEX2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX2|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(2));

-- Location: IOOBUF_X36_Y0_N19
\HEX2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX2|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(3));

-- Location: IOOBUF_X38_Y0_N19
\HEX2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX2|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(4));

-- Location: IOOBUF_X46_Y0_N53
\HEX2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX2|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(5));

-- Location: IOOBUF_X40_Y0_N76
\HEX2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX2|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(6));

-- Location: IOOBUF_X40_Y0_N59
\HEX3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX3|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(0));

-- Location: IOOBUF_X46_Y0_N2
\HEX3[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX3|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(1));

-- Location: IOOBUF_X40_Y0_N42
\HEX3[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX3|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(2));

-- Location: IOOBUF_X46_Y0_N19
\HEX3[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX3|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(3));

-- Location: IOOBUF_X52_Y0_N2
\HEX3[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX3|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(4));

-- Location: IOOBUF_X51_Y0_N2
\HEX3[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX3|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(5));

-- Location: IOOBUF_X51_Y0_N19
\HEX3[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX3|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(6));

-- Location: IOOBUF_X52_Y0_N36
\HEX4[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX4|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(0));

-- Location: IOOBUF_X48_Y0_N59
\HEX4[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX4|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(1));

-- Location: IOOBUF_X44_Y0_N19
\HEX4[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX4|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(2));

-- Location: IOOBUF_X52_Y0_N19
\HEX4[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX4|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(3));

-- Location: IOOBUF_X43_Y0_N2
\HEX4[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX4|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(4));

-- Location: IOOBUF_X36_Y0_N2
\HEX4[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX4|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(5));

-- Location: IOOBUF_X29_Y0_N19
\HEX4[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX4|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(6));

-- Location: IOOBUF_X29_Y0_N2
\HEX5[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX5|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(0));

-- Location: IOOBUF_X22_Y0_N19
\HEX5[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX5|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(1));

-- Location: IOOBUF_X43_Y0_N19
\HEX5[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX5|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(2));

-- Location: IOOBUF_X50_Y0_N19
\HEX5[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX5|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(3));

-- Location: IOOBUF_X0_Y21_N56
\HEX5[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX5|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(4));

-- Location: IOOBUF_X0_Y21_N39
\HEX5[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX5|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(5));

-- Location: IOOBUF_X44_Y0_N2
\HEX5[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \DecHEX5|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(6));

-- Location: IOOBUF_X0_Y18_N79
\LEDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Processor|path|FZ|dff1|q~q\,
	devoe => ww_devoe,
	o => ww_LEDR(0));

-- Location: IOOBUF_X0_Y18_N96
\LEDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Processor|path|FC|dff1|q~q\,
	devoe => ww_devoe,
	o => ww_LEDR(1));

-- Location: IOOBUF_X0_Y18_N62
\LEDR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(2));

-- Location: IOOBUF_X0_Y18_N45
\LEDR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(3));

-- Location: IOOBUF_X0_Y19_N39
\LEDR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(4));

-- Location: IOOBUF_X0_Y19_N56
\LEDR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(5));

-- Location: IOOBUF_X0_Y19_N5
\LEDR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(6));

-- Location: IOOBUF_X0_Y19_N22
\LEDR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(7));

-- Location: IOOBUF_X0_Y20_N39
\LEDR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(8));

-- Location: IOOBUF_X0_Y20_N56
\LEDR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CLK50|tmp~q\,
	devoe => ww_devoe,
	o => ww_LEDR(9));

-- Location: IOOBUF_X2_Y0_N2
\altera_reserved_tdo~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X33_Y0_N92
\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X33_Y0_N75
\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: IOIBUF_X22_Y0_N1
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G6
\CLOCK_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~input_o\,
	outclk => \CLOCK_50~inputCLKENA0_outclk\);

-- Location: LABCELL_X21_Y4_N30
\CLKD|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Add0~57_sumout\ = SUM(( !\CLKD|count\(0) ) + ( VCC ) + ( !VCC ))
-- \CLKD|Add0~58\ = CARRY(( !\CLKD|count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CLKD|ALT_INV_count\(0),
	cin => GND,
	sumout => \CLKD|Add0~57_sumout\,
	cout => \CLKD|Add0~58\);

-- Location: LABCELL_X21_Y4_N12
\CLKD|count[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|count[0]~0_combout\ = ( !\CLKD|Add0~57_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \CLKD|ALT_INV_Add0~57_sumout\,
	combout => \CLKD|count[0]~0_combout\);

-- Location: FF_X21_Y4_N14
\CLKD|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLKD|count[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLKD|count\(0));

-- Location: LABCELL_X21_Y4_N33
\CLKD|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Add0~9_sumout\ = SUM(( \CLKD|count\(1) ) + ( GND ) + ( \CLKD|Add0~58\ ))
-- \CLKD|Add0~10\ = CARRY(( \CLKD|count\(1) ) + ( GND ) + ( \CLKD|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CLKD|ALT_INV_count\(1),
	cin => \CLKD|Add0~58\,
	sumout => \CLKD|Add0~9_sumout\,
	cout => \CLKD|Add0~10\);

-- Location: LABCELL_X21_Y4_N24
\CLKD|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Equal0~1_combout\ = ( !\CLKD|count\(4) & ( \CLKD|count\(1) & ( (!\CLKD|count\(2) & (!\CLKD|count\(5) & (!\CLKD|count\(7) & !\CLKD|count\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CLKD|ALT_INV_count\(2),
	datab => \CLKD|ALT_INV_count\(5),
	datac => \CLKD|ALT_INV_count\(7),
	datad => \CLKD|ALT_INV_count\(3),
	datae => \CLKD|ALT_INV_count\(4),
	dataf => \CLKD|ALT_INV_count\(1),
	combout => \CLKD|Equal0~1_combout\);

-- Location: LABCELL_X21_Y3_N54
\CLKD|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Equal0~4_combout\ = ( !\CLKD|count\(17) & ( !\CLKD|count\(16) & ( (!\CLKD|count\(18) & (!\CLKD|count\(15) & (!\CLKD|count\(19) & !\CLKD|count\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CLKD|ALT_INV_count\(18),
	datab => \CLKD|ALT_INV_count\(15),
	datac => \CLKD|ALT_INV_count\(19),
	datad => \CLKD|ALT_INV_count\(14),
	datae => \CLKD|ALT_INV_count\(17),
	dataf => \CLKD|ALT_INV_count\(16),
	combout => \CLKD|Equal0~4_combout\);

-- Location: FF_X21_Y3_N4
\CLKD|count[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLKD|Add0~69_sumout\,
	sclr => \CLKD|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLKD|count[11]~DUPLICATE_q\);

-- Location: FF_X21_Y3_N10
\CLKD|count[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLKD|Add0~77_sumout\,
	sclr => \CLKD|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLKD|count[13]~DUPLICATE_q\);

-- Location: LABCELL_X21_Y4_N6
\CLKD|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Equal0~3_combout\ = ( !\CLKD|count\(8) & ( \CLKD|count\(0) & ( (!\CLKD|count\(12) & (!\CLKD|count\(9) & (!\CLKD|count[11]~DUPLICATE_q\ & !\CLKD|count[13]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CLKD|ALT_INV_count\(12),
	datab => \CLKD|ALT_INV_count\(9),
	datac => \CLKD|ALT_INV_count[11]~DUPLICATE_q\,
	datad => \CLKD|ALT_INV_count[13]~DUPLICATE_q\,
	datae => \CLKD|ALT_INV_count\(8),
	dataf => \CLKD|ALT_INV_count\(0),
	combout => \CLKD|Equal0~3_combout\);

-- Location: LABCELL_X21_Y3_N36
\CLKD|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Add0~37_sumout\ = SUM(( \CLKD|count\(22) ) + ( GND ) + ( \CLKD|Add0~46\ ))
-- \CLKD|Add0~38\ = CARRY(( \CLKD|count\(22) ) + ( GND ) + ( \CLKD|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CLKD|ALT_INV_count\(22),
	cin => \CLKD|Add0~46\,
	sumout => \CLKD|Add0~37_sumout\,
	cout => \CLKD|Add0~38\);

-- Location: LABCELL_X21_Y3_N39
\CLKD|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Add0~49_sumout\ = SUM(( \CLKD|count\(23) ) + ( GND ) + ( \CLKD|Add0~38\ ))
-- \CLKD|Add0~50\ = CARRY(( \CLKD|count\(23) ) + ( GND ) + ( \CLKD|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CLKD|ALT_INV_count\(23),
	cin => \CLKD|Add0~38\,
	sumout => \CLKD|Add0~49_sumout\,
	cout => \CLKD|Add0~50\);

-- Location: FF_X21_Y3_N41
\CLKD|count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLKD|Add0~49_sumout\,
	sclr => \CLKD|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLKD|count\(23));

-- Location: LABCELL_X21_Y3_N42
\CLKD|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Add0~1_sumout\ = SUM(( \CLKD|count\(24) ) + ( GND ) + ( \CLKD|Add0~50\ ))
-- \CLKD|Add0~2\ = CARRY(( \CLKD|count\(24) ) + ( GND ) + ( \CLKD|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CLKD|ALT_INV_count\(24),
	cin => \CLKD|Add0~50\,
	sumout => \CLKD|Add0~1_sumout\,
	cout => \CLKD|Add0~2\);

-- Location: FF_X21_Y3_N44
\CLKD|count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLKD|Add0~1_sumout\,
	sclr => \CLKD|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLKD|count\(24));

-- Location: LABCELL_X21_Y3_N45
\CLKD|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Add0~5_sumout\ = SUM(( \CLKD|count\(25) ) + ( GND ) + ( \CLKD|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CLKD|ALT_INV_count\(25),
	cin => \CLKD|Add0~2\,
	sumout => \CLKD|Add0~5_sumout\);

-- Location: FF_X21_Y3_N46
\CLKD|count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLKD|Add0~5_sumout\,
	sclr => \CLKD|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLKD|count\(25));

-- Location: LABCELL_X21_Y4_N18
\CLKD|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Equal0~0_combout\ = ( !\CLKD|count\(24) & ( !\CLKD|count\(25) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CLKD|ALT_INV_count\(25),
	dataf => \CLKD|ALT_INV_count\(24),
	combout => \CLKD|Equal0~0_combout\);

-- Location: LABCELL_X21_Y4_N15
\CLKD|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Equal0~5_combout\ = ( \CLKD|Equal0~0_combout\ & ( (\CLKD|Equal0~1_combout\ & (\CLKD|Equal0~4_combout\ & (\CLKD|Equal0~3_combout\ & \CLKD|Equal0~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CLKD|ALT_INV_Equal0~1_combout\,
	datab => \CLKD|ALT_INV_Equal0~4_combout\,
	datac => \CLKD|ALT_INV_Equal0~3_combout\,
	datad => \CLKD|ALT_INV_Equal0~2_combout\,
	dataf => \CLKD|ALT_INV_Equal0~0_combout\,
	combout => \CLKD|Equal0~5_combout\);

-- Location: FF_X21_Y4_N35
\CLKD|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLKD|Add0~9_sumout\,
	sclr => \CLKD|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLKD|count\(1));

-- Location: LABCELL_X21_Y4_N36
\CLKD|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Add0~13_sumout\ = SUM(( \CLKD|count\(2) ) + ( GND ) + ( \CLKD|Add0~10\ ))
-- \CLKD|Add0~14\ = CARRY(( \CLKD|count\(2) ) + ( GND ) + ( \CLKD|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CLKD|ALT_INV_count\(2),
	cin => \CLKD|Add0~10\,
	sumout => \CLKD|Add0~13_sumout\,
	cout => \CLKD|Add0~14\);

-- Location: FF_X21_Y4_N38
\CLKD|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLKD|Add0~13_sumout\,
	sclr => \CLKD|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLKD|count\(2));

-- Location: LABCELL_X21_Y4_N39
\CLKD|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Add0~29_sumout\ = SUM(( \CLKD|count\(3) ) + ( GND ) + ( \CLKD|Add0~14\ ))
-- \CLKD|Add0~30\ = CARRY(( \CLKD|count\(3) ) + ( GND ) + ( \CLKD|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CLKD|ALT_INV_count\(3),
	cin => \CLKD|Add0~14\,
	sumout => \CLKD|Add0~29_sumout\,
	cout => \CLKD|Add0~30\);

-- Location: FF_X21_Y4_N41
\CLKD|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLKD|Add0~29_sumout\,
	sclr => \CLKD|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLKD|count\(3));

-- Location: LABCELL_X21_Y4_N42
\CLKD|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Add0~17_sumout\ = SUM(( \CLKD|count\(4) ) + ( GND ) + ( \CLKD|Add0~30\ ))
-- \CLKD|Add0~18\ = CARRY(( \CLKD|count\(4) ) + ( GND ) + ( \CLKD|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CLKD|ALT_INV_count\(4),
	cin => \CLKD|Add0~30\,
	sumout => \CLKD|Add0~17_sumout\,
	cout => \CLKD|Add0~18\);

-- Location: FF_X21_Y4_N43
\CLKD|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLKD|Add0~17_sumout\,
	sclr => \CLKD|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLKD|count\(4));

-- Location: LABCELL_X21_Y4_N45
\CLKD|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Add0~25_sumout\ = SUM(( \CLKD|count\(5) ) + ( GND ) + ( \CLKD|Add0~18\ ))
-- \CLKD|Add0~26\ = CARRY(( \CLKD|count\(5) ) + ( GND ) + ( \CLKD|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CLKD|ALT_INV_count\(5),
	cin => \CLKD|Add0~18\,
	sumout => \CLKD|Add0~25_sumout\,
	cout => \CLKD|Add0~26\);

-- Location: FF_X21_Y4_N47
\CLKD|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLKD|Add0~25_sumout\,
	sclr => \CLKD|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLKD|count\(5));

-- Location: LABCELL_X21_Y4_N48
\CLKD|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Add0~53_sumout\ = SUM(( \CLKD|count\(6) ) + ( GND ) + ( \CLKD|Add0~26\ ))
-- \CLKD|Add0~54\ = CARRY(( \CLKD|count\(6) ) + ( GND ) + ( \CLKD|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CLKD|ALT_INV_count\(6),
	cin => \CLKD|Add0~26\,
	sumout => \CLKD|Add0~53_sumout\,
	cout => \CLKD|Add0~54\);

-- Location: FF_X21_Y4_N50
\CLKD|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLKD|Add0~53_sumout\,
	sclr => \CLKD|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLKD|count\(6));

-- Location: LABCELL_X21_Y4_N51
\CLKD|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Add0~21_sumout\ = SUM(( \CLKD|count\(7) ) + ( GND ) + ( \CLKD|Add0~54\ ))
-- \CLKD|Add0~22\ = CARRY(( \CLKD|count\(7) ) + ( GND ) + ( \CLKD|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CLKD|ALT_INV_count\(7),
	cin => \CLKD|Add0~54\,
	sumout => \CLKD|Add0~21_sumout\,
	cout => \CLKD|Add0~22\);

-- Location: FF_X21_Y4_N53
\CLKD|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLKD|Add0~21_sumout\,
	sclr => \CLKD|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLKD|count\(7));

-- Location: LABCELL_X21_Y4_N54
\CLKD|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Add0~61_sumout\ = SUM(( \CLKD|count\(8) ) + ( GND ) + ( \CLKD|Add0~22\ ))
-- \CLKD|Add0~62\ = CARRY(( \CLKD|count\(8) ) + ( GND ) + ( \CLKD|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CLKD|ALT_INV_count\(8),
	cin => \CLKD|Add0~22\,
	sumout => \CLKD|Add0~61_sumout\,
	cout => \CLKD|Add0~62\);

-- Location: FF_X21_Y4_N55
\CLKD|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLKD|Add0~61_sumout\,
	sclr => \CLKD|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLKD|count\(8));

-- Location: LABCELL_X21_Y4_N57
\CLKD|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Add0~65_sumout\ = SUM(( \CLKD|count\(9) ) + ( GND ) + ( \CLKD|Add0~62\ ))
-- \CLKD|Add0~66\ = CARRY(( \CLKD|count\(9) ) + ( GND ) + ( \CLKD|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CLKD|ALT_INV_count\(9),
	cin => \CLKD|Add0~62\,
	sumout => \CLKD|Add0~65_sumout\,
	cout => \CLKD|Add0~66\);

-- Location: FF_X21_Y4_N59
\CLKD|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLKD|Add0~65_sumout\,
	sclr => \CLKD|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLKD|count\(9));

-- Location: LABCELL_X21_Y3_N0
\CLKD|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Add0~41_sumout\ = SUM(( \CLKD|count\(10) ) + ( GND ) + ( \CLKD|Add0~66\ ))
-- \CLKD|Add0~42\ = CARRY(( \CLKD|count\(10) ) + ( GND ) + ( \CLKD|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CLKD|ALT_INV_count\(10),
	cin => \CLKD|Add0~66\,
	sumout => \CLKD|Add0~41_sumout\,
	cout => \CLKD|Add0~42\);

-- Location: FF_X21_Y3_N2
\CLKD|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLKD|Add0~41_sumout\,
	sclr => \CLKD|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLKD|count\(10));

-- Location: LABCELL_X21_Y3_N3
\CLKD|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Add0~69_sumout\ = SUM(( \CLKD|count\(11) ) + ( GND ) + ( \CLKD|Add0~42\ ))
-- \CLKD|Add0~70\ = CARRY(( \CLKD|count\(11) ) + ( GND ) + ( \CLKD|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CLKD|ALT_INV_count\(11),
	cin => \CLKD|Add0~42\,
	sumout => \CLKD|Add0~69_sumout\,
	cout => \CLKD|Add0~70\);

-- Location: FF_X21_Y3_N5
\CLKD|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLKD|Add0~69_sumout\,
	sclr => \CLKD|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLKD|count\(11));

-- Location: LABCELL_X21_Y3_N6
\CLKD|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Add0~73_sumout\ = SUM(( \CLKD|count\(12) ) + ( GND ) + ( \CLKD|Add0~70\ ))
-- \CLKD|Add0~74\ = CARRY(( \CLKD|count\(12) ) + ( GND ) + ( \CLKD|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CLKD|ALT_INV_count\(12),
	cin => \CLKD|Add0~70\,
	sumout => \CLKD|Add0~73_sumout\,
	cout => \CLKD|Add0~74\);

-- Location: FF_X21_Y3_N7
\CLKD|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLKD|Add0~73_sumout\,
	sclr => \CLKD|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLKD|count\(12));

-- Location: LABCELL_X21_Y3_N9
\CLKD|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Add0~77_sumout\ = SUM(( \CLKD|count\(13) ) + ( GND ) + ( \CLKD|Add0~74\ ))
-- \CLKD|Add0~78\ = CARRY(( \CLKD|count\(13) ) + ( GND ) + ( \CLKD|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CLKD|ALT_INV_count\(13),
	cin => \CLKD|Add0~74\,
	sumout => \CLKD|Add0~77_sumout\,
	cout => \CLKD|Add0~78\);

-- Location: FF_X21_Y3_N11
\CLKD|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLKD|Add0~77_sumout\,
	sclr => \CLKD|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLKD|count\(13));

-- Location: LABCELL_X21_Y3_N12
\CLKD|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Add0~81_sumout\ = SUM(( \CLKD|count\(14) ) + ( GND ) + ( \CLKD|Add0~78\ ))
-- \CLKD|Add0~82\ = CARRY(( \CLKD|count\(14) ) + ( GND ) + ( \CLKD|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CLKD|ALT_INV_count\(14),
	cin => \CLKD|Add0~78\,
	sumout => \CLKD|Add0~81_sumout\,
	cout => \CLKD|Add0~82\);

-- Location: FF_X21_Y3_N14
\CLKD|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLKD|Add0~81_sumout\,
	sclr => \CLKD|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLKD|count\(14));

-- Location: LABCELL_X21_Y3_N15
\CLKD|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Add0~85_sumout\ = SUM(( \CLKD|count\(15) ) + ( GND ) + ( \CLKD|Add0~82\ ))
-- \CLKD|Add0~86\ = CARRY(( \CLKD|count\(15) ) + ( GND ) + ( \CLKD|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CLKD|ALT_INV_count\(15),
	cin => \CLKD|Add0~82\,
	sumout => \CLKD|Add0~85_sumout\,
	cout => \CLKD|Add0~86\);

-- Location: FF_X21_Y3_N17
\CLKD|count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLKD|Add0~85_sumout\,
	sclr => \CLKD|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLKD|count\(15));

-- Location: LABCELL_X21_Y3_N18
\CLKD|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Add0~89_sumout\ = SUM(( \CLKD|count\(16) ) + ( GND ) + ( \CLKD|Add0~86\ ))
-- \CLKD|Add0~90\ = CARRY(( \CLKD|count\(16) ) + ( GND ) + ( \CLKD|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CLKD|ALT_INV_count\(16),
	cin => \CLKD|Add0~86\,
	sumout => \CLKD|Add0~89_sumout\,
	cout => \CLKD|Add0~90\);

-- Location: FF_X21_Y3_N20
\CLKD|count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLKD|Add0~89_sumout\,
	sclr => \CLKD|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLKD|count\(16));

-- Location: LABCELL_X21_Y3_N21
\CLKD|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Add0~93_sumout\ = SUM(( \CLKD|count\(17) ) + ( GND ) + ( \CLKD|Add0~90\ ))
-- \CLKD|Add0~94\ = CARRY(( \CLKD|count\(17) ) + ( GND ) + ( \CLKD|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CLKD|ALT_INV_count\(17),
	cin => \CLKD|Add0~90\,
	sumout => \CLKD|Add0~93_sumout\,
	cout => \CLKD|Add0~94\);

-- Location: FF_X21_Y3_N23
\CLKD|count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLKD|Add0~93_sumout\,
	sclr => \CLKD|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLKD|count\(17));

-- Location: LABCELL_X21_Y3_N24
\CLKD|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Add0~97_sumout\ = SUM(( \CLKD|count\(18) ) + ( GND ) + ( \CLKD|Add0~94\ ))
-- \CLKD|Add0~98\ = CARRY(( \CLKD|count\(18) ) + ( GND ) + ( \CLKD|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CLKD|ALT_INV_count\(18),
	cin => \CLKD|Add0~94\,
	sumout => \CLKD|Add0~97_sumout\,
	cout => \CLKD|Add0~98\);

-- Location: FF_X21_Y3_N26
\CLKD|count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLKD|Add0~97_sumout\,
	sclr => \CLKD|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLKD|count\(18));

-- Location: LABCELL_X21_Y3_N27
\CLKD|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Add0~101_sumout\ = SUM(( \CLKD|count\(19) ) + ( GND ) + ( \CLKD|Add0~98\ ))
-- \CLKD|Add0~102\ = CARRY(( \CLKD|count\(19) ) + ( GND ) + ( \CLKD|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CLKD|ALT_INV_count\(19),
	cin => \CLKD|Add0~98\,
	sumout => \CLKD|Add0~101_sumout\,
	cout => \CLKD|Add0~102\);

-- Location: FF_X21_Y3_N29
\CLKD|count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLKD|Add0~101_sumout\,
	sclr => \CLKD|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLKD|count\(19));

-- Location: LABCELL_X21_Y3_N30
\CLKD|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Add0~33_sumout\ = SUM(( \CLKD|count\(20) ) + ( GND ) + ( \CLKD|Add0~102\ ))
-- \CLKD|Add0~34\ = CARRY(( \CLKD|count\(20) ) + ( GND ) + ( \CLKD|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CLKD|ALT_INV_count\(20),
	cin => \CLKD|Add0~102\,
	sumout => \CLKD|Add0~33_sumout\,
	cout => \CLKD|Add0~34\);

-- Location: FF_X21_Y3_N32
\CLKD|count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLKD|Add0~33_sumout\,
	sclr => \CLKD|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLKD|count\(20));

-- Location: LABCELL_X21_Y3_N33
\CLKD|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Add0~45_sumout\ = SUM(( \CLKD|count\(21) ) + ( GND ) + ( \CLKD|Add0~34\ ))
-- \CLKD|Add0~46\ = CARRY(( \CLKD|count\(21) ) + ( GND ) + ( \CLKD|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CLKD|ALT_INV_count\(21),
	cin => \CLKD|Add0~34\,
	sumout => \CLKD|Add0~45_sumout\,
	cout => \CLKD|Add0~46\);

-- Location: FF_X21_Y3_N35
\CLKD|count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLKD|Add0~45_sumout\,
	sclr => \CLKD|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLKD|count\(21));

-- Location: FF_X21_Y3_N38
\CLKD|count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLKD|Add0~37_sumout\,
	sclr => \CLKD|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLKD|count\(22));

-- Location: LABCELL_X21_Y3_N48
\CLKD|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|Equal0~2_combout\ = ( !\CLKD|count\(10) & ( !\CLKD|count\(6) & ( (!\CLKD|count\(22) & (!\CLKD|count\(20) & (!\CLKD|count\(21) & !\CLKD|count\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CLKD|ALT_INV_count\(22),
	datab => \CLKD|ALT_INV_count\(20),
	datac => \CLKD|ALT_INV_count\(21),
	datad => \CLKD|ALT_INV_count\(23),
	datae => \CLKD|ALT_INV_count\(10),
	dataf => \CLKD|ALT_INV_count\(6),
	combout => \CLKD|Equal0~2_combout\);

-- Location: LABCELL_X21_Y4_N0
\CLKD|tmp~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLKD|tmp~0_combout\ = ( \CLKD|tmp~q\ & ( \CLKD|Equal0~0_combout\ & ( (!\CLKD|Equal0~2_combout\) # ((!\CLKD|Equal0~3_combout\) # ((!\CLKD|Equal0~1_combout\) # (!\CLKD|Equal0~4_combout\))) ) ) ) # ( !\CLKD|tmp~q\ & ( \CLKD|Equal0~0_combout\ & ( 
-- (\CLKD|Equal0~2_combout\ & (\CLKD|Equal0~3_combout\ & (\CLKD|Equal0~1_combout\ & \CLKD|Equal0~4_combout\))) ) ) ) # ( \CLKD|tmp~q\ & ( !\CLKD|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000011111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CLKD|ALT_INV_Equal0~2_combout\,
	datab => \CLKD|ALT_INV_Equal0~3_combout\,
	datac => \CLKD|ALT_INV_Equal0~1_combout\,
	datad => \CLKD|ALT_INV_Equal0~4_combout\,
	datae => \CLKD|ALT_INV_tmp~q\,
	dataf => \CLKD|ALT_INV_Equal0~0_combout\,
	combout => \CLKD|tmp~0_combout\);

-- Location: FF_X21_Y4_N29
\CLKD|tmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	asdata => \CLKD|tmp~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLKD|tmp~q\);

-- Location: IOIBUF_X34_Y0_N18
\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X34_Y0_N52
\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X54_Y16_N55
\RESET_N~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RESET_N,
	o => \RESET_N~input_o\);

-- Location: IOIBUF_X34_Y0_N1
\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X14_Y0_N1
\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: FF_X7_Y3_N20
\keyenc|keyin_buf[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \KEY[2]~input_o\,
	clrn => \RESET_N~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \keyenc|keyin_buf\(2));

-- Location: IOIBUF_X10_Y0_N92
\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: IOIBUF_X11_Y0_N35
\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: FF_X7_Y3_N59
\keyenc|keyin_buf[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \KEY[1]~input_o\,
	clrn => \RESET_N~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \keyenc|keyin_buf\(1));

-- Location: FF_X7_Y3_N11
\keyenc|keyin_buf[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \KEY[0]~input_o\,
	clrn => \RESET_N~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \keyenc|keyin_buf\(0));

-- Location: LABCELL_X7_Y3_N18
\keyenc|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \keyenc|Equal1~0_combout\ = ( \KEY[2]~input_o\ & ( \keyenc|keyin_buf\(0) & ( (\KEY[0]~input_o\ & (\keyenc|keyin_buf\(2) & (!\keyenc|keyin_buf\(1) $ (\KEY[1]~input_o\)))) ) ) ) # ( !\KEY[2]~input_o\ & ( \keyenc|keyin_buf\(0) & ( (\KEY[0]~input_o\ & 
-- (!\keyenc|keyin_buf\(2) & (!\keyenc|keyin_buf\(1) $ (\KEY[1]~input_o\)))) ) ) ) # ( \KEY[2]~input_o\ & ( !\keyenc|keyin_buf\(0) & ( (!\KEY[0]~input_o\ & (\keyenc|keyin_buf\(2) & (!\keyenc|keyin_buf\(1) $ (\KEY[1]~input_o\)))) ) ) ) # ( !\KEY[2]~input_o\ & 
-- ( !\keyenc|keyin_buf\(0) & ( (!\KEY[0]~input_o\ & (!\keyenc|keyin_buf\(2) & (!\keyenc|keyin_buf\(1) $ (\KEY[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001000000000000000001000001001000001000000000000000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \keyenc|ALT_INV_keyin_buf\(1),
	datac => \ALT_INV_KEY[1]~input_o\,
	datad => \keyenc|ALT_INV_keyin_buf\(2),
	datae => \ALT_INV_KEY[2]~input_o\,
	dataf => \keyenc|ALT_INV_keyin_buf\(0),
	combout => \keyenc|Equal1~0_combout\);

-- Location: IOIBUF_X14_Y0_N18
\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: FF_X7_Y3_N23
\keyenc|keyin_buf[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \KEY[3]~input_o\,
	clrn => \RESET_N~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \keyenc|keyin_buf\(3));

-- Location: LABCELL_X7_Y3_N36
\keyenc|clock_count[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \keyenc|clock_count[0]~3_combout\ = ( \keyenc|Equal1~0_combout\ & ( ((!\keyenc|clock_count\(0) & (!\keyenc|keyin_buf\(3) $ (\KEY[3]~input_o\)))) # (\keyenc|Equal0~0_combout\) ) ) # ( !\keyenc|Equal1~0_combout\ & ( \keyenc|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111110011111000011111001111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \keyenc|ALT_INV_keyin_buf\(3),
	datab => \ALT_INV_KEY[3]~input_o\,
	datac => \keyenc|ALT_INV_Equal0~0_combout\,
	datad => \keyenc|ALT_INV_clock_count\(0),
	dataf => \keyenc|ALT_INV_Equal1~0_combout\,
	combout => \keyenc|clock_count[0]~3_combout\);

-- Location: FF_X7_Y3_N38
\keyenc|clock_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \keyenc|clock_count[0]~3_combout\,
	clrn => \RESET_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \keyenc|clock_count\(0));

-- Location: LABCELL_X7_Y3_N54
\keyenc|clock_count[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \keyenc|clock_count[1]~2_combout\ = ( \keyenc|clock_count\(1) & ( \keyenc|Equal0~0_combout\ ) ) # ( \keyenc|clock_count\(1) & ( !\keyenc|Equal0~0_combout\ & ( (!\keyenc|clock_count\(0) & (\keyenc|Equal1~0_combout\ & (!\KEY[3]~input_o\ $ 
-- (\keyenc|keyin_buf\(3))))) ) ) ) # ( !\keyenc|clock_count\(1) & ( !\keyenc|Equal0~0_combout\ & ( (\keyenc|clock_count\(0) & (\keyenc|Equal1~0_combout\ & (!\KEY[3]~input_o\ $ (\keyenc|keyin_buf\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000001000000001000001000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \keyenc|ALT_INV_clock_count\(0),
	datab => \ALT_INV_KEY[3]~input_o\,
	datac => \keyenc|ALT_INV_keyin_buf\(3),
	datad => \keyenc|ALT_INV_Equal1~0_combout\,
	datae => \keyenc|ALT_INV_clock_count\(1),
	dataf => \keyenc|ALT_INV_Equal0~0_combout\,
	combout => \keyenc|clock_count[1]~2_combout\);

-- Location: FF_X7_Y3_N56
\keyenc|clock_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \keyenc|clock_count[1]~2_combout\,
	clrn => \RESET_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \keyenc|clock_count\(1));

-- Location: LABCELL_X7_Y3_N39
\keyenc|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \keyenc|Equal0~1_combout\ = (\keyenc|clock_count\(1) & \keyenc|clock_count\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \keyenc|ALT_INV_clock_count\(1),
	datad => \keyenc|ALT_INV_clock_count\(0),
	combout => \keyenc|Equal0~1_combout\);

-- Location: LABCELL_X7_Y3_N12
\keyenc|clock_count[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \keyenc|clock_count[3]~0_combout\ = ( \keyenc|clock_count\(3) & ( \keyenc|clock_count\(2) & ( ((\keyenc|Equal1~0_combout\ & (!\KEY[3]~input_o\ $ (\keyenc|keyin_buf\(3))))) # (\keyenc|Equal0~1_combout\) ) ) ) # ( !\keyenc|clock_count\(3) & ( 
-- \keyenc|clock_count\(2) & ( (\keyenc|Equal1~0_combout\ & (\keyenc|Equal0~1_combout\ & (!\KEY[3]~input_o\ $ (\keyenc|keyin_buf\(3))))) ) ) ) # ( \keyenc|clock_count\(3) & ( !\keyenc|clock_count\(2) & ( (\keyenc|Equal1~0_combout\ & (!\KEY[3]~input_o\ $ 
-- (\keyenc|keyin_buf\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000010100000100000000010000010100000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \keyenc|ALT_INV_Equal1~0_combout\,
	datab => \ALT_INV_KEY[3]~input_o\,
	datac => \keyenc|ALT_INV_keyin_buf\(3),
	datad => \keyenc|ALT_INV_Equal0~1_combout\,
	datae => \keyenc|ALT_INV_clock_count\(3),
	dataf => \keyenc|ALT_INV_clock_count\(2),
	combout => \keyenc|clock_count[3]~0_combout\);

-- Location: FF_X7_Y3_N14
\keyenc|clock_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \keyenc|clock_count[3]~0_combout\,
	clrn => \RESET_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \keyenc|clock_count\(3));

-- Location: LABCELL_X7_Y3_N6
\keyenc|clock_count[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \keyenc|clock_count[2]~1_combout\ = ( \keyenc|clock_count\(2) & ( \KEY[3]~input_o\ & ( (!\keyenc|Equal0~1_combout\ & (\keyenc|Equal1~0_combout\ & (\keyenc|keyin_buf\(3)))) # (\keyenc|Equal0~1_combout\ & (((\keyenc|clock_count\(3))))) ) ) ) # ( 
-- !\keyenc|clock_count\(2) & ( \KEY[3]~input_o\ & ( (\keyenc|Equal1~0_combout\ & (\keyenc|Equal0~1_combout\ & \keyenc|keyin_buf\(3))) ) ) ) # ( \keyenc|clock_count\(2) & ( !\KEY[3]~input_o\ & ( (!\keyenc|Equal0~1_combout\ & (\keyenc|Equal1~0_combout\ & 
-- (!\keyenc|keyin_buf\(3)))) # (\keyenc|Equal0~1_combout\ & (((\keyenc|clock_count\(3))))) ) ) ) # ( !\keyenc|clock_count\(2) & ( !\KEY[3]~input_o\ & ( (\keyenc|Equal1~0_combout\ & (\keyenc|Equal0~1_combout\ & !\keyenc|keyin_buf\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000010000000111001100000001000000010000010000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \keyenc|ALT_INV_Equal1~0_combout\,
	datab => \keyenc|ALT_INV_Equal0~1_combout\,
	datac => \keyenc|ALT_INV_keyin_buf\(3),
	datad => \keyenc|ALT_INV_clock_count\(3),
	datae => \keyenc|ALT_INV_clock_count\(2),
	dataf => \ALT_INV_KEY[3]~input_o\,
	combout => \keyenc|clock_count[2]~1_combout\);

-- Location: FF_X7_Y3_N8
\keyenc|clock_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \keyenc|clock_count[2]~1_combout\,
	clrn => \RESET_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \keyenc|clock_count\(2));

-- Location: LABCELL_X7_Y3_N24
\keyenc|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \keyenc|Equal0~0_combout\ = ( \keyenc|clock_count\(3) & ( (\keyenc|clock_count\(2) & (\keyenc|clock_count\(1) & \keyenc|clock_count\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \keyenc|ALT_INV_clock_count\(2),
	datac => \keyenc|ALT_INV_clock_count\(1),
	datad => \keyenc|ALT_INV_clock_count\(0),
	dataf => \keyenc|ALT_INV_clock_count\(3),
	combout => \keyenc|Equal0~0_combout\);

-- Location: FF_X7_Y3_N35
\keyenc|keyout_buf[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \keyenc|keyin_buf\(2),
	clrn => \RESET_N~input_o\,
	sload => VCC,
	ena => \keyenc|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \keyenc|keyout_buf\(2));

-- Location: FF_X13_Y4_N32
\Processor|ctrl|JCextD|jc2|dff1|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|ctrl|JCextD|jc1|dff1|q~q\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|ctrl|JCextD|jc2|dff1|q~q\);

-- Location: MLABCELL_X13_Y4_N48
\Processor|ctrl|JCextD|stop1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|JCextD|stop1~0_combout\ = ( !\Processor|ctrl|JCextD|jc2|dff1|q~q\ & ( ((\Processor|path|IR|Generate_Registers:2:dffi|q~q\ & (!\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & \Processor|ctrl|JCextE|stop1~1_combout\))) # 
-- (\Processor|ctrl|JCextD|jc1|dff1|q~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101110011001100110111001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:2:dffi|ALT_INV_q~q\,
	datab => \Processor|ctrl|JCextD|jc1|dff1|ALT_INV_q~q\,
	datac => \Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\,
	datad => \Processor|ctrl|JCextE|ALT_INV_stop1~1_combout\,
	dataf => \Processor|ctrl|JCextD|jc2|dff1|ALT_INV_q~q\,
	combout => \Processor|ctrl|JCextD|stop1~0_combout\);

-- Location: FF_X13_Y4_N14
\Processor|ctrl|JCextD|jc1|dff1|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|ctrl|JCextD|stop1~0_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|ctrl|JCextD|jc1|dff1|q~q\);

-- Location: FF_X13_Y4_N47
\Processor|ctrl|JCextC|jc2|dff1|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|ctrl|JCextC|jc1|dff1|q~q\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|ctrl|JCextC|jc2|dff1|q~q\);

-- Location: LABCELL_X12_Y4_N54
\Processor|ctrl|write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|write~0_combout\ = ( \Processor|ctrl|JCextC|jc2|dff1|q~q\ & ( ((\Processor|ctrl|JCextD|jc1|dff1|q~q\ & \Processor|ctrl|JCextD|jc2|dff1|q~q\)) # (\Processor|ctrl|JCextC|jc1|dff1|q~q\) ) ) # ( !\Processor|ctrl|JCextC|jc2|dff1|q~q\ & ( 
-- (\Processor|ctrl|JCextD|jc1|dff1|q~q\ & \Processor|ctrl|JCextD|jc2|dff1|q~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|ctrl|JCextD|jc1|dff1|ALT_INV_q~q\,
	datac => \Processor|ctrl|JCextC|jc1|dff1|ALT_INV_q~q\,
	datad => \Processor|ctrl|JCextD|jc2|dff1|ALT_INV_q~q\,
	dataf => \Processor|ctrl|JCextC|jc2|dff1|ALT_INV_q~q\,
	combout => \Processor|ctrl|write~0_combout\);

-- Location: LABCELL_X12_Y4_N57
\Processor|ctrl|write~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|write~1_combout\ = ( \Processor|ctrl|JCextE|jc3|dff1|q~q\ & ( ((!\Processor|ctrl|JCextE|jc1|dff1|q~q\ & \Processor|ctrl|JCextE|jc2|dff1|q~q\)) # (\Processor|ctrl|write~0_combout\) ) ) # ( !\Processor|ctrl|JCextE|jc3|dff1|q~q\ & ( 
-- \Processor|ctrl|write~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001010111111110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|JCextE|jc1|dff1|ALT_INV_q~q\,
	datac => \Processor|ctrl|JCextE|jc2|dff1|ALT_INV_q~q\,
	datad => \Processor|ctrl|ALT_INV_write~0_combout\,
	dataf => \Processor|ctrl|JCextE|jc3|dff1|ALT_INV_q~q\,
	combout => \Processor|ctrl|write~1_combout\);

-- Location: IOIBUF_X2_Y0_N7
\altera_reserved_tms~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X3_Y0_N1
\altera_reserved_tck~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X3_Y0_N7
\altera_reserved_tdi~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: LABCELL_X5_Y1_N15
\~QIC_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):
-- \~QIC_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~QIC_CREATED_GND~I_combout\);

-- Location: JTAG_X0_Y4_N3
altera_internal_jtag : cyclonev_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LABCELL_X1_Y2_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\);

-- Location: FF_X1_Y2_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9));

-- Location: LABCELL_X1_Y2_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\);

-- Location: FF_X1_Y2_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10));

-- Location: LABCELL_X1_Y2_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111111111111001111111111111100111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(10),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(14),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(11),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\);

-- Location: FF_X1_Y3_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11));

-- Location: LABCELL_X1_Y2_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000001111111100000000001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(10),
	datad => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(11),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\);

-- Location: FF_X1_Y2_N59
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12));

-- Location: LABCELL_X1_Y3_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(12),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\);

-- Location: FF_X1_Y3_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13));

-- Location: LABCELL_X1_Y2_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\);

-- Location: FF_X1_Y2_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14));

-- Location: LABCELL_X1_Y2_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111000001110000011100000111000001110000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(14),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(12),
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: LABCELL_X1_Y2_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_dr_scan_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\);

-- Location: FF_X1_Y2_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15));

-- Location: LABCELL_X1_Y3_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\);

-- Location: FF_X1_Y3_N44
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4));

-- Location: LABCELL_X5_Y2_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\);

-- Location: FF_X5_Y2_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5));

-- Location: LABCELL_X1_Y3_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(6),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\);

-- Location: FF_X1_Y3_N47
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6));

-- Location: LABCELL_X1_Y3_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(6),
	dataf => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\);

-- Location: FF_X1_Y3_N53
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7));

-- Location: LABCELL_X1_Y3_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011111111100000000000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	datae => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\);

-- Location: FF_X1_Y3_N59
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8));

-- Location: LABCELL_X1_Y2_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X1_Y2_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0));

-- Location: LABCELL_X1_Y4_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X1_Y4_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1));

-- Location: LABCELL_X1_Y4_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X1_Y4_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2));

-- Location: LABCELL_X1_Y4_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110011001100110111001100110011011100110011001101110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0),
	datab => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(9),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\);

-- Location: LABCELL_X1_Y2_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout\);

-- Location: FF_X1_Y2_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0));

-- Location: LABCELL_X1_Y3_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\);

-- Location: FF_X1_Y3_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1));

-- Location: LABCELL_X1_Y3_N33
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15),
	datad => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\);

-- Location: FF_X1_Y3_N35
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2));

-- Location: LABCELL_X1_Y3_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\);

-- Location: FF_X1_Y3_N32
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3));

-- Location: LABCELL_X5_Y3_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000011000100110001001111111100111111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_~QIC_CREATED_GND~I_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \ALT_INV_~QIC_CREATED_GND~I_combout\,
	datad => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(9),
	datag => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14_combout\);

-- Location: LABCELL_X5_Y2_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000010110111110000001011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(9),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0_combout\);

-- Location: FF_X5_Y2_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8));

-- Location: LABCELL_X6_Y2_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(9),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\);

-- Location: LABCELL_X1_Y3_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\);

-- Location: LABCELL_X1_Y6_N30
\rom|altsyncram_component|auto_generated|mgl_prim2|Add0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(0),
	cin => GND,
	sumout => \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout\,
	cout => \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~2\);

-- Location: LABCELL_X1_Y6_N0
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~1_sumout\,
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~feeder_combout\);

-- Location: LABCELL_X7_Y2_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder_combout\);

-- Location: LABCELL_X5_Y3_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout\);

-- Location: LABCELL_X6_Y2_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000010001101111100000000111111110000000001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal11~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~DUPLICATE_q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\);

-- Location: FF_X6_Y2_N35
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1));

-- Location: LABCELL_X5_Y3_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout\);

-- Location: LABCELL_X5_Y3_N33
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000011000000000000001100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~14_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	datae => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\);

-- Location: FF_X7_Y2_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\);

-- Location: LABCELL_X6_Y2_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout\);

-- Location: LABCELL_X7_Y2_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001100010001000100110001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~DUPLICATE_q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\);

-- Location: LABCELL_X6_Y2_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~14_combout\,
	datad => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\);

-- Location: FF_X6_Y2_N50
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\);

-- Location: LABCELL_X7_Y2_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder_combout\);

-- Location: LABCELL_X1_Y6_N33
\rom|altsyncram_component|auto_generated|mgl_prim2|Add0~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(1),
	cin => \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~2\,
	sumout => \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout\,
	cout => \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~6\);

-- Location: LABCELL_X1_Y6_N36
\rom|altsyncram_component|auto_generated|mgl_prim2|Add0~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(2),
	cin => \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~6\,
	sumout => \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout\,
	cout => \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~10\);

-- Location: LABCELL_X1_Y6_N21
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~9_sumout\,
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~feeder_combout\);

-- Location: LABCELL_X1_Y6_N39
\rom|altsyncram_component|auto_generated|mgl_prim2|Add0~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(3),
	cin => \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~10\,
	sumout => \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout\,
	cout => \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~14\);

-- Location: LABCELL_X1_Y6_N15
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~13_sumout\,
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~feeder_combout\);

-- Location: LABCELL_X1_Y6_N42
\rom|altsyncram_component|auto_generated|mgl_prim2|Add0~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(4),
	cin => \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~14\,
	sumout => \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout\,
	cout => \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~18\);

-- Location: LABCELL_X1_Y6_N9
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~17_sumout\,
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~feeder_combout\);

-- Location: LABCELL_X1_Y6_N45
\rom|altsyncram_component|auto_generated|mgl_prim2|Add0~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(5),
	cin => \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~18\,
	sumout => \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout\,
	cout => \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~22\);

-- Location: LABCELL_X1_Y6_N6
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~21_sumout\,
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~feeder_combout\);

-- Location: LABCELL_X1_Y6_N48
\rom|altsyncram_component|auto_generated|mgl_prim2|Add0~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(6),
	cin => \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~22\,
	sumout => \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout\,
	cout => \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~26\);

-- Location: LABCELL_X1_Y6_N3
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~25_sumout\,
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~feeder_combout\);

-- Location: LABCELL_X1_Y6_N51
\rom|altsyncram_component|auto_generated|mgl_prim2|Add0~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(7),
	cin => \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~26\,
	sumout => \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout\,
	cout => \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~30\);

-- Location: LABCELL_X1_Y6_N27
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~29_sumout\,
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~feeder_combout\);

-- Location: LABCELL_X1_Y6_N54
\rom|altsyncram_component|auto_generated|mgl_prim2|Add0~33\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(8),
	cin => \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~30\,
	sumout => \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout\,
	cout => \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~34\);

-- Location: LABCELL_X1_Y6_N24
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~33_sumout\,
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~feeder_combout\);

-- Location: LABCELL_X1_Y6_N57
\rom|altsyncram_component|auto_generated|mgl_prim2|Add0~37\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(9),
	cin => \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~34\,
	sumout => \rom|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout\);

-- Location: LABCELL_X1_Y6_N12
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~37_sumout\,
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~feeder_combout\);

-- Location: LABCELL_X1_Y3_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\);

-- Location: LABCELL_X5_Y4_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000000110010000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(9),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\,
	datae => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	dataf => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\);

-- Location: FF_X1_Y2_N47
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9));

-- Location: LABCELL_X1_Y2_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X1_Y2_N41
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q\);

-- Location: LABCELL_X1_Y2_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg[8]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\);

-- Location: FF_X1_Y2_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7));

-- Location: LABCELL_X1_Y2_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\);

-- Location: FF_X1_Y2_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6));

-- Location: FF_X1_Y2_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5));

-- Location: FF_X1_Y2_N44
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4));

-- Location: LABCELL_X1_Y2_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\);

-- Location: FF_X1_Y2_N37
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3));

-- Location: LABCELL_X1_Y2_N33
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X1_Y2_N34
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2));

-- Location: FF_X1_Y2_N40
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8));

-- Location: LABCELL_X1_Y2_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(9),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(7),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(6),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\);

-- Location: LABCELL_X2_Y1_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X2_Y1_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1));

-- Location: LABCELL_X2_Y1_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X2_Y1_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0));

-- Location: LABCELL_X2_Y1_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(4),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\);

-- Location: FF_X2_Y1_N44
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\);

-- Location: LABCELL_X1_Y3_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110101010100010011000100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datae => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\);

-- Location: FF_X5_Y4_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3));

-- Location: LABCELL_X7_Y2_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder_combout\);

-- Location: FF_X7_Y2_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q\);

-- Location: LABCELL_X6_Y2_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][2]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout\);

-- Location: FF_X6_Y2_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\);

-- Location: LABCELL_X7_Y2_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder_combout\);

-- Location: FF_X7_Y2_N59
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q\);

-- Location: LABCELL_X6_Y2_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][1]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout\);

-- Location: FF_X6_Y2_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\);

-- Location: LABCELL_X2_Y2_N36
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout\);

-- Location: FF_X2_Y2_N52
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q\);

-- Location: LABCELL_X2_Y2_N21
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001111111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg[0]~0_combout\,
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(0),
	datad => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q\,
	dataf => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(2),
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout\);

-- Location: FF_X2_Y2_N35
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2));

-- Location: LABCELL_X2_Y2_N18
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001000110010001100100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(1),
	datab => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg[0]~0_combout\,
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(2),
	dataf => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(0),
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\);

-- Location: FF_X2_Y2_N17
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0));

-- Location: LABCELL_X2_Y2_N57
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001010110010101100101011001000110010001100100011001000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(1),
	datab => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(0),
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg[0]~0_combout\,
	dataf => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(2),
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout\);

-- Location: FF_X2_Y2_N53
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1));

-- Location: LABCELL_X2_Y2_N39
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\);

-- Location: LABCELL_X2_Y2_N30
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(1),
	datab => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(0),
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datae => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~0_combout\,
	dataf => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~3_combout\,
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout\);

-- Location: FF_X1_Y6_N14
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~feeder_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9));

-- Location: FF_X1_Y6_N26
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~feeder_combout\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8));

-- Location: FF_X1_Y6_N28
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~feeder_combout\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7));

-- Location: FF_X1_Y6_N4
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~feeder_combout\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6));

-- Location: FF_X1_Y6_N7
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~feeder_combout\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5));

-- Location: FF_X1_Y6_N10
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~feeder_combout\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4));

-- Location: FF_X1_Y6_N16
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~feeder_combout\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3));

-- Location: FF_X1_Y6_N22
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~feeder_combout\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2));

-- Location: LABCELL_X7_Y2_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder_combout\);

-- Location: MLABCELL_X4_Y2_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout\);

-- Location: MLABCELL_X4_Y2_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout\);

-- Location: LABCELL_X5_Y2_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010110000000110101011000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(9),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\);

-- Location: MLABCELL_X4_Y2_N24
\rom|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(3),
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\);

-- Location: MLABCELL_X4_Y2_N36
\rom|altsyncram_component|auto_generated|mgl_prim2|process_0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\);

-- Location: FF_X4_Y2_N26
\rom|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \rom|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\,
	clrn => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3));

-- Location: MLABCELL_X4_Y2_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010100000001000101010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(9),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8_combout\);

-- Location: FF_X4_Y2_N28
\rom|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	clrn => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(4));

-- Location: MLABCELL_X4_Y1_N0
\ram|altsyncram_component|auto_generated|mgl_prim2|Add0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(0),
	cin => GND,
	sumout => \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout\,
	cout => \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~2\);

-- Location: MLABCELL_X4_Y1_N24
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~1_sumout\,
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~feeder_combout\);

-- Location: LABCELL_X6_Y3_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder_combout\);

-- Location: LABCELL_X5_Y3_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000001100000000000000111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~14_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout\);

-- Location: FF_X6_Y3_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\);

-- Location: LABCELL_X5_Y3_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder_combout\);

-- Location: LABCELL_X6_Y2_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~DUPLICATE_q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(9),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout\);

-- Location: LABCELL_X6_Y2_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~14_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout\);

-- Location: FF_X5_Y3_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\);

-- Location: LABCELL_X5_Y4_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000010000000000000001100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(9),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\,
	datae => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	dataf => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\);

-- Location: FF_X5_Y4_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3));

-- Location: LABCELL_X6_Y3_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][3]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder_combout\);

-- Location: FF_X6_Y3_N59
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q\);

-- Location: LABCELL_X5_Y3_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][3]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder_combout\);

-- Location: FF_X5_Y3_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q\);

-- Location: MLABCELL_X4_Y3_N21
\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_1\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][3]~q\,
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\);

-- Location: LABCELL_X6_Y3_N33
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder_combout\);

-- Location: FF_X6_Y3_N34
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\);

-- Location: LABCELL_X5_Y3_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][1]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder_combout\);

-- Location: FF_X5_Y3_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\);

-- Location: LABCELL_X6_Y3_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][2]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder_combout\);

-- Location: FF_X6_Y3_N49
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q\);

-- Location: LABCELL_X5_Y3_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][2]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder_combout\);

-- Location: FF_X5_Y3_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q\);

-- Location: LABCELL_X2_Y3_N39
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][2]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_1\(3),
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\);

-- Location: LABCELL_X2_Y3_N36
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000010100000001000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_1\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][2]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout\);

-- Location: LABCELL_X2_Y3_N9
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100100010011001100010001001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(1),
	datab => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(2),
	datad => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg[0]~0_combout\,
	dataf => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(0),
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout\);

-- Location: FF_X2_Y3_N59
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2));

-- Location: LABCELL_X2_Y3_N18
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101001010010010100100101001001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(1),
	datab => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(2),
	datac => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg[0]~0_combout\,
	dataf => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(0),
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout\);

-- Location: FF_X2_Y3_N29
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1));

-- Location: LABCELL_X2_Y3_N21
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111101110000000001110111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(1),
	datab => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(2),
	datad => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg[0]~0_combout\,
	dataf => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(0),
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\);

-- Location: LABCELL_X2_Y3_N48
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg[0]~2_combout\,
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~feeder_combout\);

-- Location: FF_X2_Y3_N50
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0));

-- Location: LABCELL_X2_Y3_N54
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110111001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datab => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~0_combout\,
	datac => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(0),
	datad => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(2),
	datae => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(1),
	dataf => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~3_combout\,
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~0_combout\);

-- Location: FF_X4_Y1_N25
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~feeder_combout\,
	asdata => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

-- Location: MLABCELL_X4_Y1_N3
\ram|altsyncram_component|auto_generated|mgl_prim2|Add0~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(1),
	cin => \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~2\,
	sumout => \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout\,
	cout => \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~6\);

-- Location: MLABCELL_X4_Y1_N57
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~5_sumout\,
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~feeder_combout\);

-- Location: FF_X4_Y1_N58
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~feeder_combout\,
	asdata => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1));

-- Location: MLABCELL_X4_Y1_N6
\ram|altsyncram_component|auto_generated|mgl_prim2|Add0~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(2),
	cin => \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~6\,
	sumout => \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout\,
	cout => \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~10\);

-- Location: MLABCELL_X4_Y1_N39
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~9_sumout\,
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~feeder_combout\);

-- Location: FF_X4_Y1_N40
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~feeder_combout\,
	asdata => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2));

-- Location: MLABCELL_X4_Y1_N9
\ram|altsyncram_component|auto_generated|mgl_prim2|Add0~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(3),
	cin => \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~10\,
	sumout => \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout\,
	cout => \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~14\);

-- Location: MLABCELL_X4_Y1_N45
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~13_sumout\,
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~feeder_combout\);

-- Location: FF_X4_Y1_N46
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~feeder_combout\,
	asdata => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3));

-- Location: MLABCELL_X4_Y1_N12
\ram|altsyncram_component|auto_generated|mgl_prim2|Add0~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(4),
	cin => \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~14\,
	sumout => \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout\,
	cout => \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~18\);

-- Location: MLABCELL_X4_Y1_N48
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~17_sumout\,
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~feeder_combout\);

-- Location: MLABCELL_X4_Y1_N15
\ram|altsyncram_component|auto_generated|mgl_prim2|Add0~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(5),
	cin => \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~18\,
	sumout => \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout\,
	cout => \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~22\);

-- Location: MLABCELL_X4_Y1_N33
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~21_sumout\,
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~feeder_combout\);

-- Location: MLABCELL_X4_Y1_N18
\ram|altsyncram_component|auto_generated|mgl_prim2|Add0~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(6),
	cin => \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~22\,
	sumout => \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout\,
	cout => \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~26\);

-- Location: MLABCELL_X4_Y1_N30
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~25_sumout\,
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~feeder_combout\);

-- Location: MLABCELL_X4_Y1_N21
\ram|altsyncram_component|auto_generated|mgl_prim2|Add0~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(7),
	cin => \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~26\,
	sumout => \ram|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout\);

-- Location: MLABCELL_X4_Y1_N42
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~29_sumout\,
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~feeder_combout\);

-- Location: FF_X4_Y1_N44
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~feeder_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7));

-- Location: FF_X4_Y1_N31
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~feeder_combout\,
	asdata => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6));

-- Location: FF_X4_Y1_N34
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~feeder_combout\,
	asdata => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5));

-- Location: FF_X4_Y1_N49
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~feeder_combout\,
	asdata => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4));

-- Location: LABCELL_X6_Y3_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][4]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder_combout\);

-- Location: FF_X6_Y3_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q\);

-- Location: LABCELL_X5_Y3_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][4]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder_combout\);

-- Location: FF_X5_Y3_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q\);

-- Location: MLABCELL_X4_Y3_N27
\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][4]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\);

-- Location: MLABCELL_X4_Y3_N9
\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][3]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_1\(3),
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\);

-- Location: FF_X4_Y3_N1
\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	clrn => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(4));

-- Location: LABCELL_X5_Y2_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101011101010100010101110101000000011111110100000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(9),
	datad => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\);

-- Location: FF_X4_Y3_N4
\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	clrn => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(5));

-- Location: FF_X4_Y2_N20
\rom|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	clrn => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(5));

-- Location: LABCELL_X5_Y2_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011011111000000101101111100000111100011110000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(9),
	datac => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(5),
	datad => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(5),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\);

-- Location: FF_X4_Y3_N7
\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	clrn => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(6));

-- Location: MLABCELL_X4_Y2_N21
\rom|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(6),
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout\);

-- Location: FF_X4_Y2_N23
\rom|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \rom|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout\,
	clrn => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(6));

-- Location: LABCELL_X5_Y2_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010111111000001001011111100000111100011110000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(9),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	datac => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(6),
	datad => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(6),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\);

-- Location: MLABCELL_X4_Y2_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~3_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~2_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][0]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout\);

-- Location: FF_X5_Y2_N37
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7));

-- Location: FF_X5_Y2_N43
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6));

-- Location: FF_X5_Y2_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5));

-- Location: FF_X4_Y3_N46
\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	clrn => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3));

-- Location: LABCELL_X5_Y2_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011010100110000001100000011101000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4),
	datae => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9_combout\);

-- Location: MLABCELL_X4_Y2_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001100011100111111111101110011111111110111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][0]~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~3_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~2_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[4]~8_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[4]~9_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout\);

-- Location: FF_X5_Y2_N59
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4));

-- Location: FF_X7_Y2_N37
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q\);

-- Location: LABCELL_X6_Y2_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][4]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout\);

-- Location: FF_X6_Y2_N53
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\);

-- Location: MLABCELL_X4_Y2_N30
\rom|altsyncram_component|auto_generated|mgl_prim2|process_0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\);

-- Location: FF_X4_Y2_N46
\rom|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	clrn => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2));

-- Location: FF_X4_Y3_N19
\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	clrn => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2));

-- Location: LABCELL_X5_Y2_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100101111000011010010111100001000011111110000100001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(9),
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(2),
	datad => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout\);

-- Location: FF_X5_Y2_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3));

-- Location: FF_X7_Y2_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q\);

-- Location: LABCELL_X6_Y2_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][3]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout\);

-- Location: FF_X6_Y2_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\);

-- Location: LABCELL_X2_Y2_N12
\rom|altsyncram_component|auto_generated|mgl_prim2|process_0~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\);

-- Location: FF_X1_Y6_N2
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~feeder_combout\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

-- Location: LABCELL_X1_Y6_N18
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~5_sumout\,
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~feeder_combout\);

-- Location: FF_X1_Y6_N19
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~feeder_combout\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1));

-- Location: FF_X4_Y2_N43
\rom|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1));

-- Location: FF_X4_Y3_N52
\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1));

-- Location: LABCELL_X5_Y2_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100111011001100010011101100100000011111110010000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	datab => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(9),
	datad => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout\);

-- Location: FF_X5_Y2_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q\);

-- Location: LABCELL_X6_Y2_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000100000001000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal11~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~DUPLICATE_q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1_combout\);

-- Location: FF_X6_Y2_N47
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0));

-- Location: MLABCELL_X4_Y2_N51
\rom|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111000011110000111101011111010111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_is_in_use_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\);

-- Location: FF_X4_Y2_N50
\rom|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\);

-- Location: MLABCELL_X4_Y3_N3
\ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111100101111001011110010111100101111001011110010111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][4]~q\,
	datab => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_is_in_use_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\);

-- Location: FF_X1_Y1_N5
\ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\);

-- Location: LABCELL_X5_Y2_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100101111000011010010111100001000011111110000100001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(9),
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_is_in_use_reg~q\,
	datad => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_is_in_use_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout\);

-- Location: FF_X5_Y2_N49
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q\);

-- Location: FF_X1_Y2_N56
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\);

-- Location: LABCELL_X5_Y1_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111000000000000000000001111000011110000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~DUPLICATE_q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal11~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~DUPLICATE_q\,
	datag => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout\);

-- Location: FF_X5_Y1_N37
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2));

-- Location: LABCELL_X1_Y3_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\);

-- Location: FF_X5_Y3_N47
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\);

-- Location: FF_X5_Y3_N38
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9));

-- Location: MLABCELL_X4_Y3_N42
\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(0),
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\);

-- Location: FF_X4_Y3_N43
\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\,
	clrn => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0));

-- Location: FF_X1_Y6_N1
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~feeder_combout\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~DUPLICATE_q\);

-- Location: FF_X4_Y2_N34
\rom|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~DUPLICATE_q\,
	clrn => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0));

-- Location: LABCELL_X5_Y2_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010111111000001001011111100000111100011110000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(9),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	datac => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(0),
	datad => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout\);

-- Location: FF_X5_Y2_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1));

-- Location: LABCELL_X5_Y3_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~DUPLICATE_q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~DUPLICATE_q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\);

-- Location: MLABCELL_X4_Y4_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\);

-- Location: LABCELL_X2_Y4_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\);

-- Location: LABCELL_X1_Y4_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout\);

-- Location: LABCELL_X2_Y4_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100011111000111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout\);

-- Location: FF_X1_Y4_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0));

-- Location: LABCELL_X1_Y4_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[1]~DUPLICATE_q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\);

-- Location: FF_X1_Y4_N38
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q\);

-- Location: LABCELL_X1_Y4_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001001110010011100100111001001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[1]~DUPLICATE_q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\);

-- Location: FF_X1_Y4_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2));

-- Location: LABCELL_X1_Y4_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010101111111110101010111111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[1]~DUPLICATE_q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout\);

-- Location: FF_X1_Y4_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3));

-- Location: LABCELL_X1_Y4_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111100001111000011110000111101111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[1]~DUPLICATE_q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout\);

-- Location: FF_X1_Y4_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4));

-- Location: LABCELL_X1_Y4_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[1]~DUPLICATE_q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\);

-- Location: LABCELL_X5_Y1_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal11~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~DUPLICATE_q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\);

-- Location: FF_X4_Y4_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3));

-- Location: MLABCELL_X4_Y4_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\);

-- Location: FF_X4_Y4_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2));

-- Location: MLABCELL_X4_Y4_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\);

-- Location: FF_X4_Y4_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1));

-- Location: LABCELL_X5_Y3_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~DUPLICATE_q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\);

-- Location: MLABCELL_X4_Y3_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~DUPLICATE_q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\);

-- Location: FF_X4_Y4_N40
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1));

-- Location: LABCELL_X1_Y4_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011010011001100101101001100110010010100010001001001010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[1]~DUPLICATE_q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\);

-- Location: MLABCELL_X4_Y4_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\);

-- Location: FF_X4_Y4_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3));

-- Location: LABCELL_X1_Y4_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[0]~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~8_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(3),
	dataf => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\);

-- Location: MLABCELL_X4_Y4_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout\);

-- Location: FF_X1_Y4_N50
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3));

-- Location: FF_X1_Y3_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2));

-- Location: FF_X1_Y4_N37
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1));

-- Location: LABCELL_X1_Y4_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011100000001010101110000000100001000100000000000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\);

-- Location: LABCELL_X1_Y4_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000011011000010100001101101001110010111110100111001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[0]~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~6_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\);

-- Location: FF_X1_Y4_N52
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2));

-- Location: LABCELL_X1_Y4_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011000010110110000001100000000000100000001000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[1]~DUPLICATE_q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\);

-- Location: LABCELL_X1_Y4_N33
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011000000011010101101000101111011110100010111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[0]~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\);

-- Location: FF_X1_Y4_N35
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1));

-- Location: FF_X4_Y4_N34
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0));

-- Location: FF_X1_Y3_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0));

-- Location: LABCELL_X1_Y4_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000100000000100000010000000001111110000010000111111000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[1]~DUPLICATE_q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout\);

-- Location: LABCELL_X1_Y4_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000011011000010100001101101001110010111110100111001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[0]~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout\);

-- Location: FF_X1_Y4_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0));

-- Location: MLABCELL_X4_Y3_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\);

-- Location: MLABCELL_X4_Y3_N33
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\);

-- Location: LABCELL_X1_Y3_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\,
	dataf => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\);

-- Location: FF_X1_Y3_N56
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\);

-- Location: LABCELL_X5_Y3_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100000011001100110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~DUPLICATE_q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\);

-- Location: MLABCELL_X4_Y3_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000001010101010000000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~4_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_info_reg_ena~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~3_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\);

-- Location: MLABCELL_X4_Y3_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011100000010100000100000011110000110000001111000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~DUPLICATE_q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\);

-- Location: LABCELL_X2_Y4_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011111000100010001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout\);

-- Location: FF_X2_Y4_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0));

-- Location: LABCELL_X2_Y4_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\);

-- Location: FF_X2_Y4_N53
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1));

-- Location: FF_X2_Y4_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q\);

-- Location: FF_X2_Y4_N52
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q\);

-- Location: LABCELL_X2_Y4_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000000111000111100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout\);

-- Location: FF_X2_Y4_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4));

-- Location: LABCELL_X2_Y4_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011110000000000000000000000111000111100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[1]~DUPLICATE_q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[2]~DUPLICATE_q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout\);

-- Location: FF_X2_Y4_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3));

-- Location: LABCELL_X2_Y4_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[2]~DUPLICATE_q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout\);

-- Location: FF_X2_Y4_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q\);

-- Location: LABCELL_X2_Y4_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000110000110000000011000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[0]~DUPLICATE_q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\);

-- Location: FF_X2_Y4_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2));

-- Location: LABCELL_X2_Y4_N33
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010100000001001001010000000100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[1]~DUPLICATE_q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout\);

-- Location: LABCELL_X2_Y4_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101000000101010110100000010110101010010101011010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[1]~DUPLICATE_q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\);

-- Location: LABCELL_X2_Y4_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010100000000110001010000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[0]~DUPLICATE_q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\);

-- Location: LABCELL_X2_Y4_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000011110000111100110111001101110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2_combout\);

-- Location: FF_X2_Y4_N55
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3));

-- Location: LABCELL_X2_Y4_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010001000000001010101010100001101110111010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[2]~DUPLICATE_q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[1]~DUPLICATE_q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\);

-- Location: FF_X2_Y4_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2));

-- Location: LABCELL_X2_Y4_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010001000000001010101010100001101110111010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[2]~DUPLICATE_q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[1]~DUPLICATE_q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout\);

-- Location: FF_X2_Y4_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1));

-- Location: LABCELL_X2_Y4_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000001110000011100000111000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout\);

-- Location: FF_X2_Y4_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0));

-- Location: FF_X5_Y2_N32
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2));

-- Location: FF_X5_Y2_N50
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0));

-- Location: MLABCELL_X4_Y4_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\);

-- Location: FF_X2_Y4_N38
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3));

-- Location: LABCELL_X2_Y4_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\);

-- Location: FF_X2_Y4_N43
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2));

-- Location: LABCELL_X1_Y3_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\);

-- Location: FF_X1_Y3_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1));

-- Location: LABCELL_X1_Y3_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\);

-- Location: FF_X1_Y3_N40
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0));

-- Location: LABCELL_X5_Y2_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000001001100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal11~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\);

-- Location: MLABCELL_X13_Y4_N51
\Processor|ctrl|Equal6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|Equal6~0_combout\ = ( !\Processor|ctrl|JCextD|jc1|dff1|q~q\ & ( !\Processor|ctrl|JCextD|jc2|dff1|q~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Processor|ctrl|JCextD|jc2|dff1|ALT_INV_q~q\,
	dataf => \Processor|ctrl|JCextD|jc1|dff1|ALT_INV_q~q\,
	combout => \Processor|ctrl|Equal6~0_combout\);

-- Location: MLABCELL_X13_Y4_N42
\Processor|path|MuxDOut|q[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxDOut|q[6]~0_combout\ = ( !\Processor|ctrl|JCextD|jc1|dff1|q~q\ & ( (\Processor|ctrl|JCextE|jc3|dff1|q~q\ & (!\Processor|ctrl|JCextD|jc2|dff1|q~q\ & ((!\Processor|ctrl|JCextE|jc1|dff1|q~q\) # (\Processor|ctrl|JCextE|jc2|dff1|q~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000100010001000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|JCextE|jc3|dff1|ALT_INV_q~q\,
	datab => \Processor|ctrl|JCextD|jc2|dff1|ALT_INV_q~q\,
	datac => \Processor|ctrl|JCextE|jc2|dff1|ALT_INV_q~q\,
	datad => \Processor|ctrl|JCextE|jc1|dff1|ALT_INV_q~q\,
	dataf => \Processor|ctrl|JCextD|jc1|dff1|ALT_INV_q~q\,
	combout => \Processor|path|MuxDOut|q[6]~0_combout\);

-- Location: FF_X13_Y5_N53
\Processor|ctrl|JCintB|jc2|dff1|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|ctrl|JCintB|jc1|dff1|q~q\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|ctrl|JCintB|jc2|dff1|q~q\);

-- Location: FF_X14_Y5_N11
\Processor|ctrl|JCintA|jc1|dff1|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \RESET_N~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|ctrl|JCintA|jc1|dff1|q~q\);

-- Location: FF_X14_Y5_N2
\Processor|ctrl|JCintF|jc3|dff1|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|ctrl|JCintF|jc2|dff1|q~q\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|ctrl|JCintF|jc3|dff1|q~q\);

-- Location: IOIBUF_X33_Y0_N58
\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: FF_X12_Y5_N41
\Processor|path|IR|Generate_Registers:6:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[6]~10_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|IR|Generate_Registers:7:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IR|Generate_Registers:6:dffi|q~q\);

-- Location: LABCELL_X12_Y5_N15
\Processor|ctrl|cJCextA~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|cJCextA~0_combout\ = ( \Processor|ctrl|JCintB|jc2|dff1|q~q\ & ( (\Processor|path|IR|Generate_Registers:6:dffi|q~q\ & !\Processor|ctrl|JCintB|jc1|dff1|q~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Processor|path|IR|Generate_Registers:6:dffi|ALT_INV_q~q\,
	datad => \Processor|ctrl|JCintB|jc1|dff1|ALT_INV_q~q\,
	dataf => \Processor|ctrl|JCintB|jc2|dff1|ALT_INV_q~q\,
	combout => \Processor|ctrl|cJCextA~0_combout\);

-- Location: MLABCELL_X13_Y5_N54
\Processor|ctrl|JCintC|stop1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|JCintC|stop1~0_combout\ = ( \Processor|path|IR|Generate_Registers:4:dffi|q~q\ & ( \Processor|ctrl|JCintC|jc1|dff1|q~q\ & ( !\Processor|ctrl|JCintC|jc2|dff1|q~q\ ) ) ) # ( !\Processor|path|IR|Generate_Registers:4:dffi|q~q\ & ( 
-- \Processor|ctrl|JCintC|jc1|dff1|q~q\ & ( !\Processor|ctrl|JCintC|jc2|dff1|q~q\ ) ) ) # ( \Processor|path|IR|Generate_Registers:4:dffi|q~q\ & ( !\Processor|ctrl|JCintC|jc1|dff1|q~q\ & ( (!\Processor|path|IR|Generate_Registers:5:dffi|q~q\ & 
-- (!\Processor|ctrl|JCintC|jc2|dff1|q~q\ & (\Processor|path|IR|Generate_Registers:7:dffi|q~q\ & \Processor|ctrl|cJCextA~0_combout\))) ) ) ) # ( !\Processor|path|IR|Generate_Registers:4:dffi|q~q\ & ( !\Processor|ctrl|JCintC|jc1|dff1|q~q\ & ( 
-- (\Processor|path|IR|Generate_Registers:5:dffi|q~q\ & (!\Processor|ctrl|JCintC|jc2|dff1|q~q\ & (\Processor|path|IR|Generate_Registers:7:dffi|q~q\ & \Processor|ctrl|cJCextA~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000100011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:5:dffi|ALT_INV_q~q\,
	datab => \Processor|ctrl|JCintC|jc2|dff1|ALT_INV_q~q\,
	datac => \Processor|path|IR|Generate_Registers:7:dffi|ALT_INV_q~q\,
	datad => \Processor|ctrl|ALT_INV_cJCextA~0_combout\,
	datae => \Processor|path|IR|Generate_Registers:4:dffi|ALT_INV_q~q\,
	dataf => \Processor|ctrl|JCintC|jc1|dff1|ALT_INV_q~q\,
	combout => \Processor|ctrl|JCintC|stop1~0_combout\);

-- Location: FF_X13_Y5_N29
\Processor|ctrl|JCintC|jc1|dff1|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|ctrl|JCintC|stop1~0_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|ctrl|JCintC|jc1|dff1|q~q\);

-- Location: FF_X13_Y5_N59
\Processor|ctrl|JCintC|jc2|dff1|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|ctrl|JCintC|jc1|dff1|q~q\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|ctrl|JCintC|jc2|dff1|q~q\);

-- Location: LABCELL_X14_Y5_N42
\Processor|ctrl|incIP~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|incIP~0_combout\ = (!\Processor|path|IR|Generate_Registers:5:dffi|q~q\ & (\Processor|ctrl|JCintC|jc2|dff1|q~q\ & \Processor|ctrl|JCintC|jc1|dff1|q~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:5:dffi|ALT_INV_q~q\,
	datab => \Processor|ctrl|JCintC|jc2|dff1|ALT_INV_q~q\,
	datac => \Processor|ctrl|JCintC|jc1|dff1|ALT_INV_q~q\,
	combout => \Processor|ctrl|incIP~0_combout\);

-- Location: MLABCELL_X13_Y5_N48
\Processor|path|IX|RegL|Generate_Registers:5:dffi|q~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IX|RegL|Generate_Registers:5:dffi|q~0_combout\ = ( \Processor|path|IR|Generate_Registers:0:dffi|q~q\ & ( \Processor|ctrl|loadhIX~0_combout\ & ( (!\RESET_N~input_o\) # ((!\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & 
-- (!\Processor|path|IR|Generate_Registers:2:dffi|q~q\ & \Processor|ctrl|incIP~0_combout\))) ) ) ) # ( !\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & ( \Processor|ctrl|loadhIX~0_combout\ & ( !\RESET_N~input_o\ ) ) ) # ( 
-- \Processor|path|IR|Generate_Registers:0:dffi|q~q\ & ( !\Processor|ctrl|loadhIX~0_combout\ & ( !\RESET_N~input_o\ ) ) ) # ( !\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & ( !\Processor|ctrl|loadhIX~0_combout\ & ( !\RESET_N~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\,
	datab => \Processor|path|IR|Generate_Registers:2:dffi|ALT_INV_q~q\,
	datac => \ALT_INV_RESET_N~input_o\,
	datad => \Processor|ctrl|ALT_INV_incIP~0_combout\,
	datae => \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\,
	dataf => \Processor|ctrl|ALT_INV_loadhIX~0_combout\,
	combout => \Processor|path|IX|RegL|Generate_Registers:5:dffi|q~0_combout\);

-- Location: FF_X12_Y4_N5
\Processor|path|IX|RegL|Generate_Registers:3:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[3]~7_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|IX|RegL|Generate_Registers:5:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IX|RegL|Generate_Registers:3:dffi|q~q\);

-- Location: MLABCELL_X13_Y5_N9
\Processor|ctrl|Equal85~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|Equal85~0_combout\ = (!\Processor|ctrl|JCintF|jc3|dff1|q~q\ & (\Processor|ctrl|JCintF|jc2|dff1|q~q\ & \Processor|ctrl|JCintF|jc1|dff1|q~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|JCintF|jc3|dff1|ALT_INV_q~q\,
	datac => \Processor|ctrl|JCintF|jc2|dff1|ALT_INV_q~q\,
	datad => \Processor|ctrl|JCintF|jc1|dff1|ALT_INV_q~q\,
	combout => \Processor|ctrl|Equal85~0_combout\);

-- Location: LABCELL_X12_Y5_N36
\Processor|ctrl|incIP~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|incIP~1_combout\ = ( \Processor|path|IR|Generate_Registers:7:dffi|q~q\ & ( \Processor|ctrl|JCintB|jc2|dff1|q~q\ & ( (!\Processor|ctrl|Equal85~0_combout\ & (\Processor|ctrl|JCintB|jc1|dff1|q~q\ & 
-- ((!\Processor|path|IR|Generate_Registers:6:dffi|q~q\) # (!\Processor|ctrl|incIP~0_combout\)))) ) ) ) # ( !\Processor|path|IR|Generate_Registers:7:dffi|q~q\ & ( \Processor|ctrl|JCintB|jc2|dff1|q~q\ & ( (!\Processor|ctrl|Equal85~0_combout\ & 
-- \Processor|ctrl|JCintB|jc1|dff1|q~q\) ) ) ) # ( \Processor|path|IR|Generate_Registers:7:dffi|q~q\ & ( !\Processor|ctrl|JCintB|jc2|dff1|q~q\ & ( (!\Processor|ctrl|Equal85~0_combout\ & ((!\Processor|path|IR|Generate_Registers:6:dffi|q~q\) # 
-- (!\Processor|ctrl|incIP~0_combout\))) ) ) ) # ( !\Processor|path|IR|Generate_Registers:7:dffi|q~q\ & ( !\Processor|ctrl|JCintB|jc2|dff1|q~q\ & ( !\Processor|ctrl|Equal85~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010000000100010001000100010001000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|ALT_INV_Equal85~0_combout\,
	datab => \Processor|ctrl|JCintB|jc1|dff1|ALT_INV_q~q\,
	datac => \Processor|path|IR|Generate_Registers:6:dffi|ALT_INV_q~q\,
	datad => \Processor|ctrl|ALT_INV_incIP~0_combout\,
	datae => \Processor|path|IR|Generate_Registers:7:dffi|ALT_INV_q~q\,
	dataf => \Processor|ctrl|JCintB|jc2|dff1|ALT_INV_q~q\,
	combout => \Processor|ctrl|incIP~1_combout\);

-- Location: LABCELL_X5_Y4_N24
\Processor|path|IP|adder|adder_generate:0:adderi|s~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|adder|adder_generate:0:adderi|s~0_combout\ = ( \Processor|path|IP|reg|Generate_Registers:0:dffi|q~q\ & ( \Processor|ctrl|incIP~1_combout\ ) ) # ( !\Processor|path|IP|reg|Generate_Registers:0:dffi|q~q\ & ( 
-- !\Processor|ctrl|incIP~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Processor|path|IP|reg|Generate_Registers:0:dffi|ALT_INV_q~q\,
	dataf => \Processor|ctrl|ALT_INV_incIP~1_combout\,
	combout => \Processor|path|IP|adder|adder_generate:0:adderi|s~0_combout\);

-- Location: MLABCELL_X9_Y4_N12
\Processor|path|IP|reg|Generate_Registers:0:dffi|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|reg|Generate_Registers:0:dffi|q~feeder_combout\ = ( \Processor|path|IP|adder|adder_generate:0:adderi|s~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Processor|path|IP|adder|adder_generate:0:adderi|ALT_INV_s~0_combout\,
	combout => \Processor|path|IP|reg|Generate_Registers:0:dffi|q~feeder_combout\);

-- Location: LABCELL_X12_Y5_N21
\Processor|ctrl|Equal67~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|Equal67~0_combout\ = ( \Processor|path|IR|Generate_Registers:6:dffi|q~q\ & ( !\Processor|path|IR|Generate_Registers:7:dffi|q~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Processor|path|IR|Generate_Registers:7:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IR|Generate_Registers:6:dffi|ALT_INV_q~q\,
	combout => \Processor|ctrl|Equal67~0_combout\);

-- Location: LABCELL_X12_Y5_N0
\Processor|ctrl|Equal68~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|Equal68~0_combout\ = ( \Processor|path|IR|Generate_Registers:4:dffi|q~q\ & ( (\Processor|ctrl|Equal67~0_combout\ & !\Processor|path|IR|Generate_Registers:5:dffi|q~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Processor|ctrl|ALT_INV_Equal67~0_combout\,
	datad => \Processor|path|IR|Generate_Registers:5:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IR|Generate_Registers:4:dffi|ALT_INV_q~q\,
	combout => \Processor|ctrl|Equal68~0_combout\);

-- Location: FF_X14_Y5_N56
\Processor|path|IR|Generate_Registers:1:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[1]~3_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|IR|Generate_Registers:7:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IR|Generate_Registers:1:dffi|q~q\);

-- Location: LABCELL_X14_Y5_N36
\Processor|ctrl|loadFZ~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|loadFZ~0_combout\ = ( !\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( \Processor|path|IR|Generate_Registers:5:dffi|q~q\ & ( (!\Processor|path|IR|Generate_Registers:7:dffi|q~q\ & (\Processor|path|IR|Generate_Registers:2:dffi|q~q\ & 
-- (\Processor|path|IR|Generate_Registers:4:dffi|q~q\ & \Processor|ctrl|JCintD|jc1|dff1|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:7:dffi|ALT_INV_q~q\,
	datab => \Processor|path|IR|Generate_Registers:2:dffi|ALT_INV_q~q\,
	datac => \Processor|path|IR|Generate_Registers:4:dffi|ALT_INV_q~q\,
	datad => \Processor|ctrl|JCintD|jc1|dff1|ALT_INV_q~q\,
	datae => \Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IR|Generate_Registers:5:dffi|ALT_INV_q~q\,
	combout => \Processor|ctrl|loadFZ~0_combout\);

-- Location: LABCELL_X16_Y5_N36
\Processor|ctrl|selMuxDIn~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|selMuxDIn~0_combout\ = ( !\Processor|path|IR|Generate_Registers:1:dffi|q~q\ & ( \Processor|path|IR|Generate_Registers:6:dffi|q~q\ & ( \Processor|ctrl|loadFZ~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Processor|ctrl|ALT_INV_loadFZ~0_combout\,
	datae => \Processor|path|IR|Generate_Registers:1:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IR|Generate_Registers:6:dffi|ALT_INV_q~q\,
	combout => \Processor|ctrl|selMuxDIn~0_combout\);

-- Location: FF_X19_Y6_N26
\Processor|path|RegB|Generate_Registers:1:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|path|MuxDIn|q[1]~3_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|RegB|Generate_Registers:4:dffi|q~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|RegB|Generate_Registers:1:dffi|q~q\);

-- Location: LABCELL_X14_Y5_N3
\Processor|ctrl|cs2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|cs2~0_combout\ = ( \Processor|path|IR|Generate_Registers:6:dffi|q~q\ & ( (\Processor|path|IR|Generate_Registers:7:dffi|q~q\ & \Processor|ctrl|JCintC|jc1|dff1|q~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Processor|path|IR|Generate_Registers:7:dffi|ALT_INV_q~q\,
	datad => \Processor|ctrl|JCintC|jc1|dff1|ALT_INV_q~q\,
	dataf => \Processor|path|IR|Generate_Registers:6:dffi|ALT_INV_q~q\,
	combout => \Processor|ctrl|cs2~0_combout\);

-- Location: LABCELL_X14_Y5_N0
\Processor|path|MuxDIn|q[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxDIn|q[1]~0_combout\ = ( \Processor|path|IR|Generate_Registers:5:dffi|q~q\ & ( (!\Processor|path|IR|Generate_Registers:4:dffi|q~q\ & (!\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & \Processor|ctrl|cs2~0_combout\)) ) ) # ( 
-- !\Processor|path|IR|Generate_Registers:5:dffi|q~q\ & ( (\Processor|path|IR|Generate_Registers:4:dffi|q~q\ & (\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & \Processor|ctrl|cs2~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:4:dffi|ALT_INV_q~q\,
	datab => \Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\,
	datac => \Processor|ctrl|ALT_INV_cs2~0_combout\,
	dataf => \Processor|path|IR|Generate_Registers:5:dffi|ALT_INV_q~q\,
	combout => \Processor|path|MuxDIn|q[1]~0_combout\);

-- Location: MLABCELL_X13_Y5_N45
\Processor|ctrl|JCextE|stop1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|JCextE|stop1~0_combout\ = ( !\Processor|path|IR|Generate_Registers:2:dffi|q~q\ & ( \Processor|path|IR|Generate_Registers:3:dffi|q~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IR|Generate_Registers:2:dffi|ALT_INV_q~q\,
	combout => \Processor|ctrl|JCextE|stop1~0_combout\);

-- Location: MLABCELL_X13_Y5_N0
\Processor|ctrl|Equal86~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|Equal86~0_combout\ = ( \Processor|ctrl|loadhIX~0_combout\ & ( (!\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & (\Processor|path|IR|Generate_Registers:5:dffi|q~q\ & \Processor|ctrl|JCextE|stop1~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\,
	datac => \Processor|path|IR|Generate_Registers:5:dffi|ALT_INV_q~q\,
	datad => \Processor|ctrl|JCextE|ALT_INV_stop1~0_combout\,
	dataf => \Processor|ctrl|ALT_INV_loadhIX~0_combout\,
	combout => \Processor|ctrl|Equal86~0_combout\);

-- Location: LABCELL_X14_Y5_N12
\Processor|path|MuxDIn|q[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxDIn|q[1]~1_combout\ = ( \Processor|ctrl|JCintF|jc1|dff1|q~q\ & ( \Processor|path|IR|Generate_Registers:0:dffi|q~q\ & ( (!\Processor|path|MuxDIn|q[1]~0_combout\ & ((!\Processor|ctrl|Equal86~0_combout\) # 
-- (\Processor|ctrl|JCintF|jc3|dff1|q~q\))) ) ) ) # ( !\Processor|ctrl|JCintF|jc1|dff1|q~q\ & ( \Processor|path|IR|Generate_Registers:0:dffi|q~q\ & ( !\Processor|path|MuxDIn|q[1]~0_combout\ ) ) ) # ( \Processor|ctrl|JCintF|jc1|dff1|q~q\ & ( 
-- !\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & ( (!\Processor|path|MuxDIn|q[1]~0_combout\ & (!\Processor|ctrl|selMuxDIn~0_combout\ & ((!\Processor|ctrl|Equal86~0_combout\) # (\Processor|ctrl|JCintF|jc3|dff1|q~q\)))) ) ) ) # ( 
-- !\Processor|ctrl|JCintF|jc1|dff1|q~q\ & ( !\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & ( (!\Processor|path|MuxDIn|q[1]~0_combout\ & !\Processor|ctrl|selMuxDIn~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010000000100010101010101010101010101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|MuxDIn|ALT_INV_q[1]~0_combout\,
	datab => \Processor|ctrl|ALT_INV_selMuxDIn~0_combout\,
	datac => \Processor|ctrl|JCintF|jc3|dff1|ALT_INV_q~q\,
	datad => \Processor|ctrl|ALT_INV_Equal86~0_combout\,
	datae => \Processor|ctrl|JCintF|jc1|dff1|ALT_INV_q~q\,
	dataf => \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\,
	combout => \Processor|path|MuxDIn|q[1]~1_combout\);

-- Location: LABCELL_X14_Y6_N21
\Processor|path|MuxDIn|q[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxDIn|q[1]~3_combout\ = ( \Processor|path|RegB|Generate_Registers:1:dffi|q~q\ & ( \Processor|path|MuxDIn|q[1]~1_combout\ & ( (\Processor|path|ALU|fout[1]~5_combout\) # (\Processor|ctrl|selMuxDIn~0_combout\) ) ) ) # ( 
-- !\Processor|path|RegB|Generate_Registers:1:dffi|q~q\ & ( \Processor|path|MuxDIn|q[1]~1_combout\ & ( (!\Processor|ctrl|selMuxDIn~0_combout\ & \Processor|path|ALU|fout[1]~5_combout\) ) ) ) # ( \Processor|path|RegB|Generate_Registers:1:dffi|q~q\ & ( 
-- !\Processor|path|MuxDIn|q[1]~1_combout\ & ( (!\Processor|ctrl|selMuxDIn~0_combout\ & (\SelInput|q[1]~3_combout\)) # (\Processor|ctrl|selMuxDIn~0_combout\ & ((\Processor|path|RegA|Generate_Registers:1:dffi|q~q\))) ) ) ) # ( 
-- !\Processor|path|RegB|Generate_Registers:1:dffi|q~q\ & ( !\Processor|path|MuxDIn|q[1]~1_combout\ & ( (!\Processor|ctrl|selMuxDIn~0_combout\ & (\SelInput|q[1]~3_combout\)) # (\Processor|ctrl|selMuxDIn~0_combout\ & 
-- ((\Processor|path|RegA|Generate_Registers:1:dffi|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SelInput|ALT_INV_q[1]~3_combout\,
	datab => \Processor|ctrl|ALT_INV_selMuxDIn~0_combout\,
	datac => \Processor|path|ALU|ALT_INV_fout[1]~5_combout\,
	datad => \Processor|path|RegA|Generate_Registers:1:dffi|ALT_INV_q~q\,
	datae => \Processor|path|RegB|Generate_Registers:1:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|MuxDIn|ALT_INV_q[1]~1_combout\,
	combout => \Processor|path|MuxDIn|q[1]~3_combout\);

-- Location: LABCELL_X16_Y5_N51
\Processor|path|RegA|Generate_Registers:5:dffi|q~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|RegA|Generate_Registers:5:dffi|q~0_combout\ = ( !\Processor|path|IR|Generate_Registers:5:dffi|q~q\ & ( (\Processor|ctrl|modeALU~0_combout\ & !\Processor|path|IR|Generate_Registers:4:dffi|q~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Processor|ctrl|ALT_INV_modeALU~0_combout\,
	datad => \Processor|path|IR|Generate_Registers:4:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IR|Generate_Registers:5:dffi|ALT_INV_q~q\,
	combout => \Processor|path|RegA|Generate_Registers:5:dffi|q~0_combout\);

-- Location: LABCELL_X16_Y5_N57
\Processor|ctrl|loadFZ~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|loadFZ~1_combout\ = ( \Processor|path|IR|Generate_Registers:1:dffi|q~q\ & ( \Processor|path|IR|Generate_Registers:6:dffi|q~q\ & ( \Processor|ctrl|loadFZ~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|ALT_INV_loadFZ~0_combout\,
	datae => \Processor|path|IR|Generate_Registers:1:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IR|Generate_Registers:6:dffi|ALT_INV_q~q\,
	combout => \Processor|ctrl|loadFZ~1_combout\);

-- Location: LABCELL_X14_Y5_N24
\Processor|path|RegB|Generate_Registers:4:dffi|q~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|RegB|Generate_Registers:4:dffi|q~0_combout\ = ( !\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( \Processor|path|IR|Generate_Registers:5:dffi|q~q\ & ( (\Processor|ctrl|JCintC|jc1|dff1|q~q\ & (\Processor|ctrl|JCintC|jc2|dff1|q~q\ & 
-- (!\Processor|path|IR|Generate_Registers:4:dffi|q~q\ & !\Processor|path|IR|Generate_Registers:2:dffi|q~q\))) ) ) ) # ( \Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( !\Processor|path|IR|Generate_Registers:5:dffi|q~q\ & ( 
-- (\Processor|ctrl|JCintC|jc1|dff1|q~q\ & (\Processor|ctrl|JCintC|jc2|dff1|q~q\ & (\Processor|path|IR|Generate_Registers:4:dffi|q~q\ & !\Processor|path|IR|Generate_Registers:2:dffi|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|JCintC|jc1|dff1|ALT_INV_q~q\,
	datab => \Processor|ctrl|JCintC|jc2|dff1|ALT_INV_q~q\,
	datac => \Processor|path|IR|Generate_Registers:4:dffi|ALT_INV_q~q\,
	datad => \Processor|path|IR|Generate_Registers:2:dffi|ALT_INV_q~q\,
	datae => \Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IR|Generate_Registers:5:dffi|ALT_INV_q~q\,
	combout => \Processor|path|RegB|Generate_Registers:4:dffi|q~0_combout\);

-- Location: LABCELL_X16_Y5_N42
\Processor|path|RegA|Generate_Registers:5:dffi|q~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|RegA|Generate_Registers:5:dffi|q~1_combout\ = ( !\Processor|path|IR|Generate_Registers:1:dffi|q~q\ & ( \Processor|path|IR|Generate_Registers:7:dffi|q~q\ & ( (\Processor|path|IR|Generate_Registers:6:dffi|q~q\ & 
-- ((!\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & ((\Processor|path|RegB|Generate_Registers:4:dffi|q~0_combout\))) # (\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & (\Processor|ctrl|loadFZ~0_combout\)))) ) ) ) # ( 
-- !\Processor|path|IR|Generate_Registers:1:dffi|q~q\ & ( !\Processor|path|IR|Generate_Registers:7:dffi|q~q\ & ( (\Processor|ctrl|loadFZ~0_combout\ & (\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & \Processor|path|IR|Generate_Registers:6:dffi|q~q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000000000000000001101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|ALT_INV_loadFZ~0_combout\,
	datab => \Processor|path|RegB|Generate_Registers:4:dffi|ALT_INV_q~0_combout\,
	datac => \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\,
	datad => \Processor|path|IR|Generate_Registers:6:dffi|ALT_INV_q~q\,
	datae => \Processor|path|IR|Generate_Registers:1:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IR|Generate_Registers:7:dffi|ALT_INV_q~q\,
	combout => \Processor|path|RegA|Generate_Registers:5:dffi|q~1_combout\);

-- Location: LABCELL_X16_Y5_N48
\Processor|path|RegA|Generate_Registers:5:dffi|q~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|RegA|Generate_Registers:5:dffi|q~2_combout\ = ( \Processor|path|RegA|Generate_Registers:5:dffi|q~1_combout\ ) # ( !\Processor|path|RegA|Generate_Registers:5:dffi|q~1_combout\ & ( (!\RESET_N~input_o\) # 
-- (((!\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & \Processor|ctrl|loadFZ~1_combout\)) # (\Processor|path|RegA|Generate_Registers:5:dffi|q~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111101111110011111110111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\,
	datab => \ALT_INV_RESET_N~input_o\,
	datac => \Processor|path|RegA|Generate_Registers:5:dffi|ALT_INV_q~0_combout\,
	datad => \Processor|ctrl|ALT_INV_loadFZ~1_combout\,
	dataf => \Processor|path|RegA|Generate_Registers:5:dffi|ALT_INV_q~1_combout\,
	combout => \Processor|path|RegA|Generate_Registers:5:dffi|q~2_combout\);

-- Location: FF_X19_Y6_N11
\Processor|path|RegA|Generate_Registers:1:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|path|MuxDIn|q[1]~3_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|RegA|Generate_Registers:5:dffi|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|RegA|Generate_Registers:1:dffi|q~q\);

-- Location: MLABCELL_X18_Y6_N39
\Processor|path|ALU|inB[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|inB[0]~1_combout\ = ( \Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( \Processor|path|IR|Generate_Registers:2:dffi|q~q\ & ( !\Processor|path|RegB|Generate_Registers:0:dffi|q~q\ ) ) ) # ( 
-- !\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( \Processor|path|IR|Generate_Registers:2:dffi|q~q\ & ( (!\Processor|path|RegB|Generate_Registers:0:dffi|q~q\ & ((!\Processor|ctrl|modeALU~0_combout\) # 
-- (!\Processor|path|IR|Generate_Registers:1:dffi|q~q\ $ (\Processor|path|IR|Generate_Registers:0:dffi|q~q\)))) ) ) ) # ( \Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( !\Processor|path|IR|Generate_Registers:2:dffi|q~q\ & ( 
-- !\Processor|path|RegB|Generate_Registers:0:dffi|q~q\ ) ) ) # ( !\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( !\Processor|path|IR|Generate_Registers:2:dffi|q~q\ & ( !\Processor|path|RegB|Generate_Registers:0:dffi|q~q\ $ 
-- (((\Processor|ctrl|modeALU~0_combout\ & (!\Processor|path|IR|Generate_Registers:1:dffi|q~q\ & \Processor|path|IR|Generate_Registers:0:dffi|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010110100111100001111000011100000101100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|ALT_INV_modeALU~0_combout\,
	datab => \Processor|path|IR|Generate_Registers:1:dffi|ALT_INV_q~q\,
	datac => \Processor|path|RegB|Generate_Registers:0:dffi|ALT_INV_q~q\,
	datad => \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\,
	datae => \Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IR|Generate_Registers:2:dffi|ALT_INV_q~q\,
	combout => \Processor|path|ALU|inB[0]~1_combout\);

-- Location: MLABCELL_X18_Y6_N54
\Processor|path|ALU|inA[1]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|inA[1]~11_combout\ = ( \Processor|ctrl|modeALU~0_combout\ & ( \Processor|path|RegA|Generate_Registers:1:dffi|q~q\ & ( (!\Processor|path|IR|Generate_Registers:0:dffi|q~q\) # (((!\Processor|path|IR|Generate_Registers:3:dffi|q~q\) # 
-- (\Processor|path|IR|Generate_Registers:2:dffi|q~q\)) # (\Processor|path|IR|Generate_Registers:1:dffi|q~q\)) ) ) ) # ( !\Processor|ctrl|modeALU~0_combout\ & ( \Processor|path|RegA|Generate_Registers:1:dffi|q~q\ ) ) # ( \Processor|ctrl|modeALU~0_combout\ & 
-- ( !\Processor|path|RegA|Generate_Registers:1:dffi|q~q\ & ( (!\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & (\Processor|path|IR|Generate_Registers:1:dffi|q~q\ & (!\Processor|path|IR|Generate_Registers:2:dffi|q~q\ & 
-- \Processor|path|IR|Generate_Registers:3:dffi|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000011111111111111111111111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\,
	datab => \Processor|path|IR|Generate_Registers:1:dffi|ALT_INV_q~q\,
	datac => \Processor|path|IR|Generate_Registers:2:dffi|ALT_INV_q~q\,
	datad => \Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\,
	datae => \Processor|ctrl|ALT_INV_modeALU~0_combout\,
	dataf => \Processor|path|RegA|Generate_Registers:1:dffi|ALT_INV_q~q\,
	combout => \Processor|path|ALU|inA[1]~11_combout\);

-- Location: MLABCELL_X18_Y6_N42
\Processor|path|ALU|inB[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|inB[1]~0_combout\ = ( !\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( \Processor|path|RegB|Generate_Registers:1:dffi|q~q\ & ( (!\Processor|path|IR|Generate_Registers:1:dffi|q~q\ & (\Processor|ctrl|modeALU~0_combout\ & 
-- \Processor|path|IR|Generate_Registers:0:dffi|q~q\)) ) ) ) # ( \Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( !\Processor|path|RegB|Generate_Registers:1:dffi|q~q\ ) ) # ( !\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( 
-- !\Processor|path|RegB|Generate_Registers:1:dffi|q~q\ & ( (!\Processor|ctrl|modeALU~0_combout\) # ((!\Processor|path|IR|Generate_Registers:2:dffi|q~q\ & ((!\Processor|path|IR|Generate_Registers:0:dffi|q~q\) # 
-- (\Processor|path|IR|Generate_Registers:1:dffi|q~q\))) # (\Processor|path|IR|Generate_Registers:2:dffi|q~q\ & ((!\Processor|path|IR|Generate_Registers:1:dffi|q~q\) # (\Processor|path|IR|Generate_Registers:0:dffi|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011110111111111111111111100000000000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:2:dffi|ALT_INV_q~q\,
	datab => \Processor|path|IR|Generate_Registers:1:dffi|ALT_INV_q~q\,
	datac => \Processor|ctrl|ALT_INV_modeALU~0_combout\,
	datad => \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\,
	datae => \Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|RegB|Generate_Registers:1:dffi|ALT_INV_q~q\,
	combout => \Processor|path|ALU|inB[1]~0_combout\);

-- Location: MLABCELL_X18_Y5_N48
\Processor|path|ALU|inA[0]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|inA[0]~10_combout\ = ( \Processor|path|IR|Generate_Registers:0:dffi|q~q\ & ( \Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( (!\Processor|path|RegA|Generate_Registers:0:dffi|q~q\ & (((!\Processor|ctrl|modeALU~0_combout\) # 
-- (\Processor|path|IR|Generate_Registers:1:dffi|q~q\)) # (\Processor|path|IR|Generate_Registers:2:dffi|q~q\))) ) ) ) # ( !\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & ( \Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( 
-- (!\Processor|path|RegA|Generate_Registers:0:dffi|q~q\ & (((!\Processor|ctrl|modeALU~0_combout\) # (!\Processor|path|IR|Generate_Registers:1:dffi|q~q\)) # (\Processor|path|IR|Generate_Registers:2:dffi|q~q\))) ) ) ) # ( 
-- \Processor|path|IR|Generate_Registers:0:dffi|q~q\ & ( !\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( !\Processor|path|RegA|Generate_Registers:0:dffi|q~q\ ) ) ) # ( !\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & ( 
-- !\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( !\Processor|path|RegA|Generate_Registers:0:dffi|q~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110001001100010011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:2:dffi|ALT_INV_q~q\,
	datab => \Processor|path|RegA|Generate_Registers:0:dffi|ALT_INV_q~q\,
	datac => \Processor|ctrl|ALT_INV_modeALU~0_combout\,
	datad => \Processor|path|IR|Generate_Registers:1:dffi|ALT_INV_q~q\,
	datae => \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\,
	combout => \Processor|path|ALU|inA[0]~10_combout\);

-- Location: LABCELL_X21_Y6_N57
\Processor|path|ALU|mult|adder1|add_gen:0:adderi|s~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder1|add_gen:0:adderi|s~0_combout\ = ( \Processor|path|ALU|inA[0]~10_combout\ & ( (!\Processor|path|ALU|inB[0]~1_combout\ & \Processor|path|ALU|inA[1]~11_combout\) ) ) # ( !\Processor|path|ALU|inA[0]~10_combout\ & ( 
-- !\Processor|path|ALU|inB[1]~0_combout\ $ (((!\Processor|path|ALU|inB[0]~1_combout\ & \Processor|path|ALU|inA[1]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101001011010010110100101101001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inB[0]~1_combout\,
	datab => \Processor|path|ALU|ALT_INV_inA[1]~11_combout\,
	datac => \Processor|path|ALU|ALT_INV_inB[1]~0_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inA[0]~10_combout\,
	combout => \Processor|path|ALU|mult|adder1|add_gen:0:adderi|s~0_combout\);

-- Location: MLABCELL_X18_Y6_N48
\Processor|path|ALU|Equal8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|Equal8~0_combout\ = ( \Processor|path|IR|Generate_Registers:0:dffi|q~q\ & ( (!\Processor|path|IR|Generate_Registers:2:dffi|q~q\ & (!\Processor|path|IR|Generate_Registers:1:dffi|q~q\ & (\Processor|ctrl|modeALU~0_combout\ & 
-- !\Processor|path|IR|Generate_Registers:3:dffi|q~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:2:dffi|ALT_INV_q~q\,
	datab => \Processor|path|IR|Generate_Registers:1:dffi|ALT_INV_q~q\,
	datac => \Processor|ctrl|ALT_INV_modeALU~0_combout\,
	datad => \Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\,
	combout => \Processor|path|ALU|Equal8~0_combout\);

-- Location: LABCELL_X21_Y6_N15
\Processor|path|ALU|adder|add_gen:1:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|adder|add_gen:1:adderi|s~combout\ = ( \Processor|path|ALU|Equal8~0_combout\ & ( !\Processor|path|ALU|inB[1]~0_combout\ $ (!\Processor|path|ALU|inA[1]~11_combout\ $ (((!\Processor|path|ALU|inB[0]~1_combout\) # 
-- (!\Processor|path|ALU|inA[0]~10_combout\)))) ) ) # ( !\Processor|path|ALU|Equal8~0_combout\ & ( !\Processor|path|ALU|inB[1]~0_combout\ $ (!\Processor|path|ALU|inA[1]~11_combout\ $ (((!\Processor|path|ALU|inB[0]~1_combout\ & 
-- !\Processor|path|ALU|inA[0]~10_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001001101101100100100110110110011001001001101101100100100110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inB[0]~1_combout\,
	datab => \Processor|path|ALU|ALT_INV_inB[1]~0_combout\,
	datac => \Processor|path|ALU|ALT_INV_inA[0]~10_combout\,
	datad => \Processor|path|ALU|ALT_INV_inA[1]~11_combout\,
	dataf => \Processor|path|ALU|ALT_INV_Equal8~0_combout\,
	combout => \Processor|path|ALU|adder|add_gen:1:adderi|s~combout\);

-- Location: LABCELL_X16_Y6_N33
\Processor|ctrl|modeALU[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|modeALU[0]~1_combout\ = ( \Processor|ctrl|modeALU~0_combout\ & ( \Processor|path|IR|Generate_Registers:1:dffi|q~q\ & ( \Processor|path|IR|Generate_Registers:0:dffi|q~q\ ) ) ) # ( !\Processor|ctrl|modeALU~0_combout\ & ( 
-- \Processor|path|IR|Generate_Registers:1:dffi|q~q\ & ( (\Processor|path|IR|Generate_Registers:6:dffi|q~q\ & \Processor|ctrl|loadFZ~0_combout\) ) ) ) # ( \Processor|ctrl|modeALU~0_combout\ & ( !\Processor|path|IR|Generate_Registers:1:dffi|q~q\ & ( 
-- \Processor|path|IR|Generate_Registers:0:dffi|q~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000011000000110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\,
	datab => \Processor|path|IR|Generate_Registers:6:dffi|ALT_INV_q~q\,
	datac => \Processor|ctrl|ALT_INV_loadFZ~0_combout\,
	datae => \Processor|ctrl|ALT_INV_modeALU~0_combout\,
	dataf => \Processor|path|IR|Generate_Registers:1:dffi|ALT_INV_q~q\,
	combout => \Processor|ctrl|modeALU[0]~1_combout\);

-- Location: LABCELL_X16_Y6_N6
\Processor|ctrl|modeALU[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|modeALU[3]~4_combout\ = ( \Processor|ctrl|modeALU~0_combout\ & ( \Processor|path|IR|Generate_Registers:3:dffi|q~q\ ) ) # ( !\Processor|ctrl|modeALU~0_combout\ & ( \Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( 
-- (\Processor|path|IR|Generate_Registers:1:dffi|q~q\ & (\Processor|ctrl|loadFZ~0_combout\ & (\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & \Processor|path|IR|Generate_Registers:6:dffi|q~q\))) ) ) ) # ( !\Processor|ctrl|modeALU~0_combout\ & ( 
-- !\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( (\Processor|path|IR|Generate_Registers:1:dffi|q~q\ & (\Processor|ctrl|loadFZ~0_combout\ & (\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & \Processor|path|IR|Generate_Registers:6:dffi|q~q\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:1:dffi|ALT_INV_q~q\,
	datab => \Processor|ctrl|ALT_INV_loadFZ~0_combout\,
	datac => \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\,
	datad => \Processor|path|IR|Generate_Registers:6:dffi|ALT_INV_q~q\,
	datae => \Processor|ctrl|ALT_INV_modeALU~0_combout\,
	dataf => \Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\,
	combout => \Processor|ctrl|modeALU[3]~4_combout\);

-- Location: LABCELL_X16_Y6_N48
\Processor|ctrl|modeALU[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|modeALU[2]~3_combout\ = ( \Processor|path|IR|Generate_Registers:2:dffi|q~q\ & ( \Processor|path|IR|Generate_Registers:1:dffi|q~q\ & ( ((\Processor|ctrl|loadFZ~0_combout\ & (!\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & 
-- \Processor|path|IR|Generate_Registers:6:dffi|q~q\))) # (\Processor|ctrl|modeALU~0_combout\) ) ) ) # ( !\Processor|path|IR|Generate_Registers:2:dffi|q~q\ & ( \Processor|path|IR|Generate_Registers:1:dffi|q~q\ & ( (!\Processor|ctrl|modeALU~0_combout\ & 
-- (\Processor|ctrl|loadFZ~0_combout\ & (!\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & \Processor|path|IR|Generate_Registers:6:dffi|q~q\))) ) ) ) # ( \Processor|path|IR|Generate_Registers:2:dffi|q~q\ & ( 
-- !\Processor|path|IR|Generate_Registers:1:dffi|q~q\ & ( \Processor|ctrl|modeALU~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000001000000101010101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|ALT_INV_modeALU~0_combout\,
	datab => \Processor|ctrl|ALT_INV_loadFZ~0_combout\,
	datac => \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\,
	datad => \Processor|path|IR|Generate_Registers:6:dffi|ALT_INV_q~q\,
	datae => \Processor|path|IR|Generate_Registers:2:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IR|Generate_Registers:1:dffi|ALT_INV_q~q\,
	combout => \Processor|ctrl|modeALU[2]~3_combout\);

-- Location: LABCELL_X16_Y6_N42
\Processor|ctrl|modeALU[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|modeALU[1]~2_combout\ = ( \Processor|ctrl|loadFZ~0_combout\ & ( \Processor|path|IR|Generate_Registers:1:dffi|q~q\ & ( (\Processor|ctrl|modeALU~0_combout\) # (\Processor|path|IR|Generate_Registers:6:dffi|q~q\) ) ) ) # ( 
-- !\Processor|ctrl|loadFZ~0_combout\ & ( \Processor|path|IR|Generate_Registers:1:dffi|q~q\ & ( \Processor|ctrl|modeALU~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|path|IR|Generate_Registers:6:dffi|ALT_INV_q~q\,
	datac => \Processor|ctrl|ALT_INV_modeALU~0_combout\,
	datae => \Processor|ctrl|ALT_INV_loadFZ~0_combout\,
	dataf => \Processor|path|IR|Generate_Registers:1:dffi|ALT_INV_q~q\,
	combout => \Processor|ctrl|modeALU[1]~2_combout\);

-- Location: LABCELL_X16_Y6_N39
\Processor|path|ALU|result~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|result~1_combout\ = ( \Processor|ctrl|modeALU[1]~2_combout\ & ( (\Processor|ctrl|modeALU[0]~1_combout\ & (!\Processor|ctrl|modeALU[3]~4_combout\ $ (!\Processor|ctrl|modeALU[2]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101010100000000010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|ALT_INV_modeALU[0]~1_combout\,
	datac => \Processor|ctrl|ALT_INV_modeALU[3]~4_combout\,
	datad => \Processor|ctrl|ALT_INV_modeALU[2]~3_combout\,
	dataf => \Processor|ctrl|ALT_INV_modeALU[1]~2_combout\,
	combout => \Processor|path|ALU|result~1_combout\);

-- Location: LABCELL_X16_Y6_N18
\Processor|path|ALU|result~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|result~0_combout\ = ( \Processor|ctrl|modeALU[1]~2_combout\ & ( (!\Processor|ctrl|modeALU[0]~1_combout\ & (!\Processor|ctrl|modeALU[3]~4_combout\ $ (!\Processor|ctrl|modeALU[2]~3_combout\))) ) ) # ( 
-- !\Processor|ctrl|modeALU[1]~2_combout\ & ( (!\Processor|ctrl|modeALU[0]~1_combout\ & (!\Processor|ctrl|modeALU[3]~4_combout\ & !\Processor|ctrl|modeALU[2]~3_combout\)) # (\Processor|ctrl|modeALU[0]~1_combout\ & ((!\Processor|ctrl|modeALU[3]~4_combout\) # 
-- (!\Processor|ctrl|modeALU[2]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010011010100110101001101010000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|ALT_INV_modeALU[0]~1_combout\,
	datab => \Processor|ctrl|ALT_INV_modeALU[3]~4_combout\,
	datac => \Processor|ctrl|ALT_INV_modeALU[2]~3_combout\,
	dataf => \Processor|ctrl|ALT_INV_modeALU[1]~2_combout\,
	combout => \Processor|path|ALU|result~0_combout\);

-- Location: LABCELL_X17_Y6_N57
\Processor|path|ALU|fout[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|fout[3]~4_combout\ = ( !\Processor|path|ALU|result~0_combout\ & ( !\Processor|path|ALU|result~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Processor|path|ALU|ALT_INV_result~1_combout\,
	dataf => \Processor|path|ALU|ALT_INV_result~0_combout\,
	combout => \Processor|path|ALU|fout[3]~4_combout\);

-- Location: LABCELL_X16_Y6_N3
\Processor|path|ALU|fout[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|fout[3]~2_combout\ = ( \Processor|ctrl|modeALU[1]~2_combout\ & ( (!\Processor|ctrl|modeALU[0]~1_combout\ & (!\Processor|ctrl|modeALU[3]~4_combout\ & !\Processor|ctrl|modeALU[2]~3_combout\)) ) ) # ( 
-- !\Processor|ctrl|modeALU[1]~2_combout\ & ( (!\Processor|ctrl|modeALU[0]~1_combout\ & (\Processor|ctrl|modeALU[3]~4_combout\ & !\Processor|ctrl|modeALU[2]~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|ALT_INV_modeALU[0]~1_combout\,
	datac => \Processor|ctrl|ALT_INV_modeALU[3]~4_combout\,
	datad => \Processor|ctrl|ALT_INV_modeALU[2]~3_combout\,
	dataf => \Processor|ctrl|ALT_INV_modeALU[1]~2_combout\,
	combout => \Processor|path|ALU|fout[3]~2_combout\);

-- Location: LABCELL_X16_Y6_N0
\Processor|path|ALU|fout[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|fout[3]~1_combout\ = ( \Processor|ctrl|modeALU[1]~2_combout\ & ( (\Processor|ctrl|modeALU[0]~1_combout\ & (!\Processor|ctrl|modeALU[3]~4_combout\ & !\Processor|ctrl|modeALU[2]~3_combout\)) ) ) # ( !\Processor|ctrl|modeALU[1]~2_combout\ 
-- & ( (!\Processor|ctrl|modeALU[0]~1_combout\ & (!\Processor|ctrl|modeALU[3]~4_combout\ $ (!\Processor|ctrl|modeALU[2]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|ALT_INV_modeALU[0]~1_combout\,
	datab => \Processor|ctrl|ALT_INV_modeALU[3]~4_combout\,
	datac => \Processor|ctrl|ALT_INV_modeALU[2]~3_combout\,
	dataf => \Processor|ctrl|ALT_INV_modeALU[1]~2_combout\,
	combout => \Processor|path|ALU|fout[3]~1_combout\);

-- Location: LABCELL_X19_Y6_N12
\Processor|path|ALU|fout[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|fout[1]~3_combout\ = ( \Processor|path|RegB|Generate_Registers:1:dffi|q~q\ & ( (!\Processor|path|ALU|fout[3]~2_combout\ & ((\Processor|path|ALU|fout[3]~1_combout\))) # (\Processor|path|ALU|fout[3]~2_combout\ & 
-- (\Processor|path|RegA|Generate_Registers:1:dffi|q~q\ & !\Processor|path|ALU|fout[3]~1_combout\)) ) ) # ( !\Processor|path|RegB|Generate_Registers:1:dffi|q~q\ & ( (\Processor|path|ALU|fout[3]~1_combout\ & ((\Processor|path|ALU|fout[3]~2_combout\) # 
-- (\Processor|path|RegA|Generate_Registers:1:dffi|q~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111100000011111100000000001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|path|RegA|Generate_Registers:1:dffi|ALT_INV_q~q\,
	datac => \Processor|path|ALU|ALT_INV_fout[3]~2_combout\,
	datad => \Processor|path|ALU|ALT_INV_fout[3]~1_combout\,
	dataf => \Processor|path|RegB|Generate_Registers:1:dffi|ALT_INV_q~q\,
	combout => \Processor|path|ALU|fout[1]~3_combout\);

-- Location: LABCELL_X16_Y6_N21
\Processor|path|ALU|fout[3]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|fout[3]~21_combout\ = ( \Processor|ctrl|modeALU[2]~3_combout\ & ( (!\Processor|ctrl|modeALU[3]~4_combout\ & (!\Processor|ctrl|modeALU[0]~1_combout\ $ (\Processor|ctrl|modeALU[1]~2_combout\))) ) ) # ( 
-- !\Processor|ctrl|modeALU[2]~3_combout\ & ( (\Processor|ctrl|modeALU[0]~1_combout\ & (\Processor|ctrl|modeALU[3]~4_combout\ & \Processor|ctrl|modeALU[1]~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000110000100100001001000010010000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|ALT_INV_modeALU[0]~1_combout\,
	datab => \Processor|ctrl|ALT_INV_modeALU[3]~4_combout\,
	datac => \Processor|ctrl|ALT_INV_modeALU[1]~2_combout\,
	dataf => \Processor|ctrl|ALT_INV_modeALU[2]~3_combout\,
	combout => \Processor|path|ALU|fout[3]~21_combout\);

-- Location: LABCELL_X20_Y6_N0
\Processor|path|ALU|fout[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|fout[1]~5_combout\ = ( \Processor|path|ALU|fout[1]~3_combout\ & ( \Processor|path|ALU|fout[3]~21_combout\ & ( (!\Processor|path|ALU|fout[3]~4_combout\ & ((\Processor|path|ALU|mult|adder1|add_gen:0:adderi|s~0_combout\))) # 
-- (\Processor|path|ALU|fout[3]~4_combout\ & (!\Processor|path|RegA|Generate_Registers:1:dffi|q~q\)) ) ) ) # ( !\Processor|path|ALU|fout[1]~3_combout\ & ( \Processor|path|ALU|fout[3]~21_combout\ & ( (!\Processor|path|ALU|fout[3]~4_combout\ & 
-- ((\Processor|path|ALU|mult|adder1|add_gen:0:adderi|s~0_combout\))) # (\Processor|path|ALU|fout[3]~4_combout\ & (!\Processor|path|RegA|Generate_Registers:1:dffi|q~q\)) ) ) ) # ( \Processor|path|ALU|fout[1]~3_combout\ & ( 
-- !\Processor|path|ALU|fout[3]~21_combout\ & ( (!\Processor|path|ALU|adder|add_gen:1:adderi|s~combout\) # (\Processor|path|ALU|fout[3]~4_combout\) ) ) ) # ( !\Processor|path|ALU|fout[1]~3_combout\ & ( !\Processor|path|ALU|fout[3]~21_combout\ & ( 
-- (!\Processor|path|ALU|adder|add_gen:1:adderi|s~combout\ & !\Processor|path|ALU|fout[3]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100001111111100110011101010100011001110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|RegA|Generate_Registers:1:dffi|ALT_INV_q~q\,
	datab => \Processor|path|ALU|mult|adder1|add_gen:0:adderi|ALT_INV_s~0_combout\,
	datac => \Processor|path|ALU|adder|add_gen:1:adderi|ALT_INV_s~combout\,
	datad => \Processor|path|ALU|ALT_INV_fout[3]~4_combout\,
	datae => \Processor|path|ALU|ALT_INV_fout[1]~3_combout\,
	dataf => \Processor|path|ALU|ALT_INV_fout[3]~21_combout\,
	combout => \Processor|path|ALU|fout[1]~5_combout\);

-- Location: FF_X19_Y6_N41
\Processor|path|RegB|Generate_Registers:2:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|path|MuxDIn|q[2]~4_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|RegB|Generate_Registers:4:dffi|q~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|RegB|Generate_Registers:2:dffi|q~q\);

-- Location: LABCELL_X14_Y6_N36
\Processor|path|MuxDIn|q[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxDIn|q[2]~4_combout\ = ( \Processor|path|RegB|Generate_Registers:2:dffi|q~q\ & ( \Processor|path|MuxDIn|q[1]~1_combout\ & ( (\Processor|ctrl|selMuxDIn~0_combout\) # (\Processor|path|ALU|fout[2]~7_combout\) ) ) ) # ( 
-- !\Processor|path|RegB|Generate_Registers:2:dffi|q~q\ & ( \Processor|path|MuxDIn|q[1]~1_combout\ & ( (\Processor|path|ALU|fout[2]~7_combout\ & !\Processor|ctrl|selMuxDIn~0_combout\) ) ) ) # ( \Processor|path|RegB|Generate_Registers:2:dffi|q~q\ & ( 
-- !\Processor|path|MuxDIn|q[1]~1_combout\ & ( (!\Processor|ctrl|selMuxDIn~0_combout\ & (\SelInput|q[2]~5_combout\)) # (\Processor|ctrl|selMuxDIn~0_combout\ & ((\Processor|path|RegA|Generate_Registers:2:dffi|q~q\))) ) ) ) # ( 
-- !\Processor|path|RegB|Generate_Registers:2:dffi|q~q\ & ( !\Processor|path|MuxDIn|q[1]~1_combout\ & ( (!\Processor|ctrl|selMuxDIn~0_combout\ & (\SelInput|q[2]~5_combout\)) # (\Processor|ctrl|selMuxDIn~0_combout\ & 
-- ((\Processor|path|RegA|Generate_Registers:2:dffi|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SelInput|ALT_INV_q[2]~5_combout\,
	datab => \Processor|path|RegA|Generate_Registers:2:dffi|ALT_INV_q~q\,
	datac => \Processor|path|ALU|ALT_INV_fout[2]~7_combout\,
	datad => \Processor|ctrl|ALT_INV_selMuxDIn~0_combout\,
	datae => \Processor|path|RegB|Generate_Registers:2:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|MuxDIn|ALT_INV_q[1]~1_combout\,
	combout => \Processor|path|MuxDIn|q[2]~4_combout\);

-- Location: FF_X19_Y6_N59
\Processor|path|RegA|Generate_Registers:2:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|path|MuxDIn|q[2]~4_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|RegA|Generate_Registers:5:dffi|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|RegA|Generate_Registers:2:dffi|q~q\);

-- Location: LABCELL_X19_Y6_N21
\Processor|path|ALU|fout[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|fout[2]~6_combout\ = ( \Processor|path|RegB|Generate_Registers:2:dffi|q~q\ & ( (!\Processor|path|ALU|fout[3]~1_combout\ & (\Processor|path|RegA|Generate_Registers:2:dffi|q~q\ & \Processor|path|ALU|fout[3]~2_combout\)) # 
-- (\Processor|path|ALU|fout[3]~1_combout\ & ((!\Processor|path|ALU|fout[3]~2_combout\))) ) ) # ( !\Processor|path|RegB|Generate_Registers:2:dffi|q~q\ & ( (\Processor|path|ALU|fout[3]~1_combout\ & ((\Processor|path|ALU|fout[3]~2_combout\) # 
-- (\Processor|path|RegA|Generate_Registers:2:dffi|q~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010101010101000010100101010100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_fout[3]~1_combout\,
	datac => \Processor|path|RegA|Generate_Registers:2:dffi|ALT_INV_q~q\,
	datad => \Processor|path|ALU|ALT_INV_fout[3]~2_combout\,
	dataf => \Processor|path|RegB|Generate_Registers:2:dffi|ALT_INV_q~q\,
	combout => \Processor|path|ALU|fout[2]~6_combout\);

-- Location: MLABCELL_X18_Y6_N45
\Processor|path|ALU|inB[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|inB[2]~2_combout\ = ( !\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( \Processor|path|RegB|Generate_Registers:2:dffi|q~q\ & ( (!\Processor|path|IR|Generate_Registers:1:dffi|q~q\ & 
-- (\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & \Processor|ctrl|modeALU~0_combout\)) ) ) ) # ( \Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( !\Processor|path|RegB|Generate_Registers:2:dffi|q~q\ ) ) # ( 
-- !\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( !\Processor|path|RegB|Generate_Registers:2:dffi|q~q\ & ( (!\Processor|ctrl|modeALU~0_combout\) # ((!\Processor|path|IR|Generate_Registers:2:dffi|q~q\ & 
-- ((!\Processor|path|IR|Generate_Registers:0:dffi|q~q\) # (\Processor|path|IR|Generate_Registers:1:dffi|q~q\))) # (\Processor|path|IR|Generate_Registers:2:dffi|q~q\ & ((!\Processor|path|IR|Generate_Registers:1:dffi|q~q\) # 
-- (\Processor|path|IR|Generate_Registers:0:dffi|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111100111111111111111111100000000000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:2:dffi|ALT_INV_q~q\,
	datab => \Processor|path|IR|Generate_Registers:1:dffi|ALT_INV_q~q\,
	datac => \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\,
	datad => \Processor|ctrl|ALT_INV_modeALU~0_combout\,
	datae => \Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|RegB|Generate_Registers:2:dffi|ALT_INV_q~q\,
	combout => \Processor|path|ALU|inB[2]~2_combout\);

-- Location: MLABCELL_X18_Y6_N3
\Processor|path|ALU|inA[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|inA[2]~9_combout\ = ( \Processor|path|RegA|Generate_Registers:2:dffi|q~q\ & ( \Processor|path|IR|Generate_Registers:2:dffi|q~q\ ) ) # ( \Processor|path|RegA|Generate_Registers:2:dffi|q~q\ & ( 
-- !\Processor|path|IR|Generate_Registers:2:dffi|q~q\ & ( (!\Processor|ctrl|modeALU~0_combout\) # (((!\Processor|path|IR|Generate_Registers:3:dffi|q~q\) # (!\Processor|path|IR|Generate_Registers:0:dffi|q~q\)) # 
-- (\Processor|path|IR|Generate_Registers:1:dffi|q~q\)) ) ) ) # ( !\Processor|path|RegA|Generate_Registers:2:dffi|q~q\ & ( !\Processor|path|IR|Generate_Registers:2:dffi|q~q\ & ( (\Processor|ctrl|modeALU~0_combout\ & 
-- (\Processor|path|IR|Generate_Registers:1:dffi|q~q\ & (\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & !\Processor|path|IR|Generate_Registers:0:dffi|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000111111111111101100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|ALT_INV_modeALU~0_combout\,
	datab => \Processor|path|IR|Generate_Registers:1:dffi|ALT_INV_q~q\,
	datac => \Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\,
	datad => \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\,
	datae => \Processor|path|RegA|Generate_Registers:2:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IR|Generate_Registers:2:dffi|ALT_INV_q~q\,
	combout => \Processor|path|ALU|inA[2]~9_combout\);

-- Location: LABCELL_X21_Y6_N54
\Processor|path|ALU|adder|add_gen:1:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|adder|add_gen:1:adderi|c~0_combout\ = ( \Processor|path|ALU|inA[0]~10_combout\ & ( (!\Processor|path|ALU|inA[1]~11_combout\ & (!\Processor|path|ALU|inB[0]~1_combout\ & (\Processor|path|ALU|Equal8~0_combout\ & 
-- !\Processor|path|ALU|inB[1]~0_combout\))) # (\Processor|path|ALU|inA[1]~11_combout\ & ((!\Processor|path|ALU|inB[1]~0_combout\) # ((!\Processor|path|ALU|inB[0]~1_combout\ & \Processor|path|ALU|Equal8~0_combout\)))) ) ) # ( 
-- !\Processor|path|ALU|inA[0]~10_combout\ & ( (!\Processor|path|ALU|inA[1]~11_combout\ & (!\Processor|path|ALU|inB[1]~0_combout\ & ((!\Processor|path|ALU|inB[0]~1_combout\) # (\Processor|path|ALU|Equal8~0_combout\)))) # 
-- (\Processor|path|ALU|inA[1]~11_combout\ & ((!\Processor|path|ALU|inB[0]~1_combout\) # ((!\Processor|path|ALU|inB[1]~0_combout\) # (\Processor|path|ALU|Equal8~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111100100011101111110010001100111011000000100011101100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inB[0]~1_combout\,
	datab => \Processor|path|ALU|ALT_INV_inA[1]~11_combout\,
	datac => \Processor|path|ALU|ALT_INV_Equal8~0_combout\,
	datad => \Processor|path|ALU|ALT_INV_inB[1]~0_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inA[0]~10_combout\,
	combout => \Processor|path|ALU|adder|add_gen:1:adderi|c~0_combout\);

-- Location: LABCELL_X19_Y6_N27
\Processor|path|ALU|adder|add_gen:2:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|adder|add_gen:2:adderi|s~combout\ = !\Processor|path|ALU|inB[2]~2_combout\ $ (!\Processor|path|ALU|inA[2]~9_combout\ $ (\Processor|path|ALU|adder|add_gen:1:adderi|c~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001011010010110100101101001011010010110100101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inB[2]~2_combout\,
	datab => \Processor|path|ALU|ALT_INV_inA[2]~9_combout\,
	datac => \Processor|path|ALU|adder|add_gen:1:adderi|ALT_INV_c~0_combout\,
	combout => \Processor|path|ALU|adder|add_gen:2:adderi|s~combout\);

-- Location: LABCELL_X21_Y6_N36
\Processor|path|ALU|mult|adder5|adder_generate:0:adderi|s~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder5|adder_generate:0:adderi|s~0_combout\ = ( \Processor|path|ALU|inA[2]~9_combout\ & ( \Processor|path|ALU|inB[0]~1_combout\ & ( (!\Processor|path|ALU|inB[1]~0_combout\ & (!\Processor|path|ALU|inA[1]~11_combout\ $ 
-- (((\Processor|path|ALU|inA[0]~10_combout\) # (\Processor|path|ALU|inB[2]~2_combout\))))) # (\Processor|path|ALU|inB[1]~0_combout\ & (!\Processor|path|ALU|inB[2]~2_combout\ & ((!\Processor|path|ALU|inA[0]~10_combout\)))) ) ) ) # ( 
-- !\Processor|path|ALU|inA[2]~9_combout\ & ( \Processor|path|ALU|inB[0]~1_combout\ & ( (!\Processor|path|ALU|inB[1]~0_combout\ & (!\Processor|path|ALU|inA[1]~11_combout\ $ (((\Processor|path|ALU|inA[0]~10_combout\) # 
-- (\Processor|path|ALU|inB[2]~2_combout\))))) # (\Processor|path|ALU|inB[1]~0_combout\ & (!\Processor|path|ALU|inB[2]~2_combout\ & ((!\Processor|path|ALU|inA[0]~10_combout\)))) ) ) ) # ( \Processor|path|ALU|inA[2]~9_combout\ & ( 
-- !\Processor|path|ALU|inB[0]~1_combout\ & ( (!\Processor|path|ALU|inA[0]~10_combout\ & (((\Processor|path|ALU|inB[2]~2_combout\)))) # (\Processor|path|ALU|inA[0]~10_combout\ & (((!\Processor|path|ALU|inA[1]~11_combout\)) # 
-- (\Processor|path|ALU|inB[1]~0_combout\))) ) ) ) # ( !\Processor|path|ALU|inA[2]~9_combout\ & ( !\Processor|path|ALU|inB[0]~1_combout\ & ( (!\Processor|path|ALU|inA[0]~10_combout\ & (((!\Processor|path|ALU|inB[2]~2_combout\)))) # 
-- (\Processor|path|ALU|inA[0]~10_combout\ & (!\Processor|path|ALU|inB[1]~0_combout\ & ((\Processor|path|ALU|inA[1]~11_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000001010001100111111010111000110000010101100011000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inB[1]~0_combout\,
	datab => \Processor|path|ALU|ALT_INV_inB[2]~2_combout\,
	datac => \Processor|path|ALU|ALT_INV_inA[1]~11_combout\,
	datad => \Processor|path|ALU|ALT_INV_inA[0]~10_combout\,
	datae => \Processor|path|ALU|ALT_INV_inA[2]~9_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inB[0]~1_combout\,
	combout => \Processor|path|ALU|mult|adder5|adder_generate:0:adderi|s~0_combout\);

-- Location: LABCELL_X19_Y6_N0
\Processor|path|ALU|fout[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|fout[2]~7_combout\ = ( \Processor|path|ALU|fout[3]~21_combout\ & ( \Processor|path|ALU|mult|adder5|adder_generate:0:adderi|s~0_combout\ & ( (!\Processor|path|ALU|fout[3]~4_combout\) # 
-- (!\Processor|path|RegA|Generate_Registers:2:dffi|q~q\) ) ) ) # ( !\Processor|path|ALU|fout[3]~21_combout\ & ( \Processor|path|ALU|mult|adder5|adder_generate:0:adderi|s~0_combout\ & ( (!\Processor|path|ALU|fout[3]~4_combout\ & 
-- ((!\Processor|path|ALU|adder|add_gen:2:adderi|s~combout\))) # (\Processor|path|ALU|fout[3]~4_combout\ & (\Processor|path|ALU|fout[2]~6_combout\)) ) ) ) # ( \Processor|path|ALU|fout[3]~21_combout\ & ( 
-- !\Processor|path|ALU|mult|adder5|adder_generate:0:adderi|s~0_combout\ & ( (\Processor|path|ALU|fout[3]~4_combout\ & !\Processor|path|RegA|Generate_Registers:2:dffi|q~q\) ) ) ) # ( !\Processor|path|ALU|fout[3]~21_combout\ & ( 
-- !\Processor|path|ALU|mult|adder5|adder_generate:0:adderi|s~0_combout\ & ( (!\Processor|path|ALU|fout[3]~4_combout\ & ((!\Processor|path|ALU|adder|add_gen:2:adderi|s~combout\))) # (\Processor|path|ALU|fout[3]~4_combout\ & 
-- (\Processor|path|ALU|fout[2]~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000111010001001100110000000011010001110100011111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_fout[2]~6_combout\,
	datab => \Processor|path|ALU|ALT_INV_fout[3]~4_combout\,
	datac => \Processor|path|ALU|adder|add_gen:2:adderi|ALT_INV_s~combout\,
	datad => \Processor|path|RegA|Generate_Registers:2:dffi|ALT_INV_q~q\,
	datae => \Processor|path|ALU|ALT_INV_fout[3]~21_combout\,
	dataf => \Processor|path|ALU|mult|adder5|adder_generate:0:adderi|ALT_INV_s~0_combout\,
	combout => \Processor|path|ALU|fout[2]~7_combout\);

-- Location: LABCELL_X16_Y6_N27
\Processor|path|ALU|fout[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|fout[0]~0_combout\ = ( \Processor|path|RegB|Generate_Registers:0:dffi|q~q\ & ( \Processor|ctrl|modeALU[0]~1_combout\ & ( (!\Processor|ctrl|modeALU[2]~3_combout\ & ((!\Processor|path|RegA|Generate_Registers:0:dffi|q~q\ & 
-- (!\Processor|ctrl|modeALU[3]~4_combout\)) # (\Processor|path|RegA|Generate_Registers:0:dffi|q~q\ & ((\Processor|ctrl|modeALU[1]~2_combout\))))) # (\Processor|ctrl|modeALU[2]~3_combout\ & (!\Processor|ctrl|modeALU[3]~4_combout\ & 
-- (!\Processor|ctrl|modeALU[1]~2_combout\ $ (\Processor|path|RegA|Generate_Registers:0:dffi|q~q\)))) ) ) ) # ( !\Processor|path|RegB|Generate_Registers:0:dffi|q~q\ & ( \Processor|ctrl|modeALU[0]~1_combout\ & ( (!\Processor|ctrl|modeALU[2]~3_combout\ & 
-- ((!\Processor|ctrl|modeALU[3]~4_combout\ & ((\Processor|path|RegA|Generate_Registers:0:dffi|q~q\))) # (\Processor|ctrl|modeALU[3]~4_combout\ & (!\Processor|ctrl|modeALU[1]~2_combout\)))) # (\Processor|ctrl|modeALU[2]~3_combout\ & 
-- (!\Processor|ctrl|modeALU[3]~4_combout\ & (!\Processor|ctrl|modeALU[1]~2_combout\ & !\Processor|path|RegA|Generate_Registers:0:dffi|q~q\))) ) ) ) # ( \Processor|path|RegB|Generate_Registers:0:dffi|q~q\ & ( !\Processor|ctrl|modeALU[0]~1_combout\ & ( 
-- (!\Processor|ctrl|modeALU[3]~4_combout\ & (!\Processor|path|RegA|Generate_Registers:0:dffi|q~q\ $ (((!\Processor|ctrl|modeALU[2]~3_combout\ & \Processor|ctrl|modeALU[1]~2_combout\))))) ) ) ) # ( !\Processor|path|RegB|Generate_Registers:0:dffi|q~q\ & ( 
-- !\Processor|ctrl|modeALU[0]~1_combout\ & ( (!\Processor|ctrl|modeALU[2]~3_combout\ & (((!\Processor|ctrl|modeALU[1]~2_combout\ & \Processor|path|RegA|Generate_Registers:0:dffi|q~q\)) # (\Processor|ctrl|modeALU[3]~4_combout\))) # 
-- (\Processor|ctrl|modeALU[2]~3_combout\ & (!\Processor|ctrl|modeALU[3]~4_combout\ & ((!\Processor|path|RegA|Generate_Registers:0:dffi|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010100010110001000000100001100000101010001100100000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|ALT_INV_modeALU[2]~3_combout\,
	datab => \Processor|ctrl|ALT_INV_modeALU[3]~4_combout\,
	datac => \Processor|ctrl|ALT_INV_modeALU[1]~2_combout\,
	datad => \Processor|path|RegA|Generate_Registers:0:dffi|ALT_INV_q~q\,
	datae => \Processor|path|RegB|Generate_Registers:0:dffi|ALT_INV_q~q\,
	dataf => \Processor|ctrl|ALT_INV_modeALU[0]~1_combout\,
	combout => \Processor|path|ALU|fout[0]~0_combout\);

-- Location: LABCELL_X19_Y6_N15
\Processor|path|ALU|adder|add_gen:2:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|adder|add_gen:2:adderi|c~0_combout\ = ( \Processor|path|ALU|adder|add_gen:1:adderi|c~0_combout\ & ( (!\Processor|path|ALU|inB[2]~2_combout\) # (\Processor|path|ALU|inA[2]~9_combout\) ) ) # ( 
-- !\Processor|path|ALU|adder|add_gen:1:adderi|c~0_combout\ & ( (!\Processor|path|ALU|inB[2]~2_combout\ & \Processor|path|ALU|inA[2]~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101010101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inB[2]~2_combout\,
	datac => \Processor|path|ALU|ALT_INV_inA[2]~9_combout\,
	dataf => \Processor|path|ALU|adder|add_gen:1:adderi|ALT_INV_c~0_combout\,
	combout => \Processor|path|ALU|adder|add_gen:2:adderi|c~0_combout\);

-- Location: FF_X19_Y6_N44
\Processor|path|RegA|Generate_Registers:3:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|path|MuxDIn|q[3]~5_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|RegA|Generate_Registers:5:dffi|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|RegA|Generate_Registers:3:dffi|q~q\);

-- Location: LABCELL_X14_Y6_N30
\Processor|path|MuxDIn|q[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxDIn|q[3]~5_combout\ = ( \Processor|path|RegB|Generate_Registers:3:dffi|q~q\ & ( \Processor|path|MuxDIn|q[1]~1_combout\ & ( (\Processor|path|ALU|fout[3]~9_combout\) # (\Processor|ctrl|selMuxDIn~0_combout\) ) ) ) # ( 
-- !\Processor|path|RegB|Generate_Registers:3:dffi|q~q\ & ( \Processor|path|MuxDIn|q[1]~1_combout\ & ( (!\Processor|ctrl|selMuxDIn~0_combout\ & \Processor|path|ALU|fout[3]~9_combout\) ) ) ) # ( \Processor|path|RegB|Generate_Registers:3:dffi|q~q\ & ( 
-- !\Processor|path|MuxDIn|q[1]~1_combout\ & ( (!\Processor|ctrl|selMuxDIn~0_combout\ & ((\SelInput|q[3]~7_combout\))) # (\Processor|ctrl|selMuxDIn~0_combout\ & (\Processor|path|RegA|Generate_Registers:3:dffi|q~q\)) ) ) ) # ( 
-- !\Processor|path|RegB|Generate_Registers:3:dffi|q~q\ & ( !\Processor|path|MuxDIn|q[1]~1_combout\ & ( (!\Processor|ctrl|selMuxDIn~0_combout\ & ((\SelInput|q[3]~7_combout\))) # (\Processor|ctrl|selMuxDIn~0_combout\ & 
-- (\Processor|path|RegA|Generate_Registers:3:dffi|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|RegA|Generate_Registers:3:dffi|ALT_INV_q~q\,
	datab => \Processor|ctrl|ALT_INV_selMuxDIn~0_combout\,
	datac => \Processor|path|ALU|ALT_INV_fout[3]~9_combout\,
	datad => \SelInput|ALT_INV_q[3]~7_combout\,
	datae => \Processor|path|RegB|Generate_Registers:3:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|MuxDIn|ALT_INV_q[1]~1_combout\,
	combout => \Processor|path|MuxDIn|q[3]~5_combout\);

-- Location: FF_X19_Y6_N5
\Processor|path|RegB|Generate_Registers:3:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|path|MuxDIn|q[3]~5_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|RegB|Generate_Registers:4:dffi|q~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|RegB|Generate_Registers:3:dffi|q~q\);

-- Location: MLABCELL_X18_Y6_N24
\Processor|path|ALU|inB[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|inB[3]~3_combout\ = ( !\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( \Processor|path|RegB|Generate_Registers:3:dffi|q~q\ & ( (\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & (\Processor|ctrl|modeALU~0_combout\ & 
-- !\Processor|path|IR|Generate_Registers:1:dffi|q~q\)) ) ) ) # ( \Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( !\Processor|path|RegB|Generate_Registers:3:dffi|q~q\ ) ) # ( !\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( 
-- !\Processor|path|RegB|Generate_Registers:3:dffi|q~q\ & ( (!\Processor|ctrl|modeALU~0_combout\) # ((!\Processor|path|IR|Generate_Registers:2:dffi|q~q\ & ((!\Processor|path|IR|Generate_Registers:0:dffi|q~q\) # 
-- (\Processor|path|IR|Generate_Registers:1:dffi|q~q\))) # (\Processor|path|IR|Generate_Registers:2:dffi|q~q\ & ((!\Processor|path|IR|Generate_Registers:1:dffi|q~q\) # (\Processor|path|IR|Generate_Registers:0:dffi|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110111111011111111111111111100000011000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:2:dffi|ALT_INV_q~q\,
	datab => \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\,
	datac => \Processor|ctrl|ALT_INV_modeALU~0_combout\,
	datad => \Processor|path|IR|Generate_Registers:1:dffi|ALT_INV_q~q\,
	datae => \Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|RegB|Generate_Registers:3:dffi|ALT_INV_q~q\,
	combout => \Processor|path|ALU|inB[3]~3_combout\);

-- Location: MLABCELL_X18_Y6_N57
\Processor|path|ALU|inA[3]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|inA[3]~8_combout\ = ( \Processor|ctrl|modeALU~0_combout\ & ( \Processor|path|RegA|Generate_Registers:3:dffi|q~q\ & ( (!\Processor|path|IR|Generate_Registers:0:dffi|q~q\) # (((!\Processor|path|IR|Generate_Registers:3:dffi|q~q\) # 
-- (\Processor|path|IR|Generate_Registers:2:dffi|q~q\)) # (\Processor|path|IR|Generate_Registers:1:dffi|q~q\)) ) ) ) # ( !\Processor|ctrl|modeALU~0_combout\ & ( \Processor|path|RegA|Generate_Registers:3:dffi|q~q\ ) ) # ( \Processor|ctrl|modeALU~0_combout\ & 
-- ( !\Processor|path|RegA|Generate_Registers:3:dffi|q~q\ & ( (!\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & (\Processor|path|IR|Generate_Registers:1:dffi|q~q\ & (\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & 
-- !\Processor|path|IR|Generate_Registers:2:dffi|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000011111111111111111111101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\,
	datab => \Processor|path|IR|Generate_Registers:1:dffi|ALT_INV_q~q\,
	datac => \Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\,
	datad => \Processor|path|IR|Generate_Registers:2:dffi|ALT_INV_q~q\,
	datae => \Processor|ctrl|ALT_INV_modeALU~0_combout\,
	dataf => \Processor|path|RegA|Generate_Registers:3:dffi|ALT_INV_q~q\,
	combout => \Processor|path|ALU|inA[3]~8_combout\);

-- Location: LABCELL_X19_Y6_N48
\Processor|path|ALU|adder|add_gen:3:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|adder|add_gen:3:adderi|s~combout\ = !\Processor|path|ALU|adder|add_gen:2:adderi|c~0_combout\ $ (!\Processor|path|ALU|inB[3]~3_combout\ $ (\Processor|path|ALU|inA[3]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100111100110000110011110011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|path|ALU|adder|add_gen:2:adderi|ALT_INV_c~0_combout\,
	datac => \Processor|path|ALU|ALT_INV_inB[3]~3_combout\,
	datad => \Processor|path|ALU|ALT_INV_inA[3]~8_combout\,
	combout => \Processor|path|ALU|adder|add_gen:3:adderi|s~combout\);

-- Location: LABCELL_X21_Y6_N0
\Processor|path|ALU|mult|adder5|adder_generate:0:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder5|adder_generate:0:adderi|c~0_combout\ = ( !\Processor|path|ALU|inA[0]~10_combout\ & ( \Processor|path|ALU|inB[0]~1_combout\ & ( (!\Processor|path|ALU|inB[2]~2_combout\ & (\Processor|path|ALU|inA[1]~11_combout\ & 
-- !\Processor|path|ALU|inB[1]~0_combout\)) ) ) ) # ( !\Processor|path|ALU|inA[0]~10_combout\ & ( !\Processor|path|ALU|inB[0]~1_combout\ & ( (\Processor|path|ALU|inA[2]~9_combout\ & !\Processor|path|ALU|inB[2]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000000000000000000001100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inA[2]~9_combout\,
	datab => \Processor|path|ALU|ALT_INV_inB[2]~2_combout\,
	datac => \Processor|path|ALU|ALT_INV_inA[1]~11_combout\,
	datad => \Processor|path|ALU|ALT_INV_inB[1]~0_combout\,
	datae => \Processor|path|ALU|ALT_INV_inA[0]~10_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inB[0]~1_combout\,
	combout => \Processor|path|ALU|mult|adder5|adder_generate:0:adderi|c~0_combout\);

-- Location: MLABCELL_X13_Y4_N15
\Processor|path|ALU|inA[7]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|inA[7]~6_combout\ = ( \Processor|path|IR|Generate_Registers:0:dffi|q~q\ & ( (!\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & (\Processor|path|IR|Generate_Registers:1:dffi|q~q\ & ((\Processor|path|IR|Generate_Registers:2:dffi|q~q\) 
-- # (\Processor|path|IR|Generate_Registers:7:dffi|q~q\)))) # (\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & (\Processor|path|IR|Generate_Registers:7:dffi|q~q\)) ) ) # ( !\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & ( 
-- (!\Processor|path|IR|Generate_Registers:2:dffi|q~q\ & (((\Processor|path|IR|Generate_Registers:7:dffi|q~q\ & \Processor|path|IR|Generate_Registers:1:dffi|q~q\)))) # (\Processor|path|IR|Generate_Registers:2:dffi|q~q\ & 
-- ((!\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ((\Processor|path|IR|Generate_Registers:1:dffi|q~q\))) # (\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & (\Processor|path|IR|Generate_Registers:7:dffi|q~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100011011000100110001101100000011000110110001001100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\,
	datab => \Processor|path|IR|Generate_Registers:7:dffi|ALT_INV_q~q\,
	datac => \Processor|path|IR|Generate_Registers:1:dffi|ALT_INV_q~q\,
	datad => \Processor|path|IR|Generate_Registers:2:dffi|ALT_INV_q~q\,
	datae => \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\,
	combout => \Processor|path|ALU|inA[7]~6_combout\);

-- Location: LABCELL_X16_Y5_N12
\Processor|path|ALU|inA[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|inA[7]~1_combout\ = ( \Processor|ctrl|JCintD|jc1|dff1|q~q\ & ( \Processor|path|IR|Generate_Registers:7:dffi|q~q\ & ( (\Processor|path|ALU|inA[7]~6_combout\ & !\Processor|path|IR|Generate_Registers:6:dffi|q~q\) ) ) ) # ( 
-- \Processor|ctrl|JCintD|jc1|dff1|q~q\ & ( !\Processor|path|IR|Generate_Registers:7:dffi|q~q\ & ( (\Processor|path|IR|Generate_Registers:4:dffi|q~q\ & (\Processor|path|ALU|inA[7]~6_combout\ & (\Processor|path|IR|Generate_Registers:5:dffi|q~q\ & 
-- \Processor|path|IR|Generate_Registers:6:dffi|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:4:dffi|ALT_INV_q~q\,
	datab => \Processor|path|ALU|ALT_INV_inA[7]~6_combout\,
	datac => \Processor|path|IR|Generate_Registers:5:dffi|ALT_INV_q~q\,
	datad => \Processor|path|IR|Generate_Registers:6:dffi|ALT_INV_q~q\,
	datae => \Processor|ctrl|JCintD|jc1|dff1|ALT_INV_q~q\,
	dataf => \Processor|path|IR|Generate_Registers:7:dffi|ALT_INV_q~q\,
	combout => \Processor|path|ALU|inA[7]~1_combout\);

-- Location: MLABCELL_X18_Y6_N51
\Processor|path|ALU|inA[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|inA[5]~0_combout\ = ( \Processor|path|IR|Generate_Registers:0:dffi|q~q\ & ( (!\Processor|path|IR|Generate_Registers:2:dffi|q~q\ & (!\Processor|path|IR|Generate_Registers:1:dffi|q~q\ & (\Processor|ctrl|modeALU~0_combout\ & 
-- \Processor|path|IR|Generate_Registers:3:dffi|q~q\))) ) ) # ( !\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & ( (!\Processor|path|IR|Generate_Registers:2:dffi|q~q\ & (\Processor|path|IR|Generate_Registers:1:dffi|q~q\ & 
-- (\Processor|ctrl|modeALU~0_combout\ & \Processor|path|IR|Generate_Registers:3:dffi|q~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:2:dffi|ALT_INV_q~q\,
	datab => \Processor|path|IR|Generate_Registers:1:dffi|ALT_INV_q~q\,
	datac => \Processor|ctrl|ALT_INV_modeALU~0_combout\,
	datad => \Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\,
	combout => \Processor|path|ALU|inA[5]~0_combout\);

-- Location: MLABCELL_X18_Y7_N3
\Processor|path|ALU|mult|adder4|add_gen:1:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder4|add_gen:1:adderi|c~0_combout\ = ( \Processor|path|RegA|Generate_Registers:1:dffi|q~q\ & ( \Processor|path|ALU|inA[5]~0_combout\ & ( (!\Processor|path|ALU|inA[7]~1_combout\ & 
-- (((\Processor|path|RegA|Generate_Registers:2:dffi|q~q\) # (\Processor|path|RegA|Generate_Registers:0:dffi|q~q\)))) # (\Processor|path|ALU|inA[7]~1_combout\ & (!\Processor|path|ALU|inA[1]~2_combout\)) ) ) ) # ( 
-- !\Processor|path|RegA|Generate_Registers:1:dffi|q~q\ & ( \Processor|path|ALU|inA[5]~0_combout\ & ( (!\Processor|path|ALU|inA[1]~2_combout\ & \Processor|path|ALU|inA[7]~1_combout\) ) ) ) # ( \Processor|path|RegA|Generate_Registers:1:dffi|q~q\ & ( 
-- !\Processor|path|ALU|inA[5]~0_combout\ & ( (\Processor|path|RegA|Generate_Registers:2:dffi|q~q\) # (\Processor|path|RegA|Generate_Registers:0:dffi|q~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111111100100010001000100010111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inA[1]~2_combout\,
	datab => \Processor|path|ALU|ALT_INV_inA[7]~1_combout\,
	datac => \Processor|path|RegA|Generate_Registers:0:dffi|ALT_INV_q~q\,
	datad => \Processor|path|RegA|Generate_Registers:2:dffi|ALT_INV_q~q\,
	datae => \Processor|path|RegA|Generate_Registers:1:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|ALU|ALT_INV_inA[5]~0_combout\,
	combout => \Processor|path|ALU|mult|adder4|add_gen:1:adderi|c~0_combout\);

-- Location: LABCELL_X21_Y6_N42
\Processor|path|ALU|mult|adder1|add_gen:2:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder1|add_gen:2:adderi|s~combout\ = ( \Processor|path|ALU|inB[0]~1_combout\ & ( (\Processor|path|ALU|inA[2]~9_combout\ & !\Processor|path|ALU|inB[1]~0_combout\) ) ) # ( !\Processor|path|ALU|inB[0]~1_combout\ & ( 
-- !\Processor|path|ALU|inA[3]~8_combout\ $ (((!\Processor|path|ALU|inA[2]~9_combout\ $ (\Processor|path|ALU|mult|adder4|add_gen:1:adderi|c~0_combout\)) # (\Processor|path|ALU|inB[1]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001110010011011000111001001101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inA[2]~9_combout\,
	datab => \Processor|path|ALU|ALT_INV_inA[3]~8_combout\,
	datac => \Processor|path|ALU|ALT_INV_inB[1]~0_combout\,
	datad => \Processor|path|ALU|mult|adder4|add_gen:1:adderi|ALT_INV_c~0_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inB[0]~1_combout\,
	combout => \Processor|path|ALU|mult|adder1|add_gen:2:adderi|s~combout\);

-- Location: LABCELL_X21_Y6_N33
\Processor|path|ALU|mult|adder2|add_gen:0:adderi|s~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder2|add_gen:0:adderi|s~0_combout\ = ( \Processor|path|ALU|inA[0]~10_combout\ & ( (!\Processor|path|ALU|inB[2]~2_combout\ & \Processor|path|ALU|inA[1]~11_combout\) ) ) # ( !\Processor|path|ALU|inA[0]~10_combout\ & ( 
-- !\Processor|path|ALU|inB[3]~3_combout\ $ (((!\Processor|path|ALU|inB[2]~2_combout\ & \Processor|path|ALU|inA[1]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101001100110101010100110011000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inB[3]~3_combout\,
	datab => \Processor|path|ALU|ALT_INV_inB[2]~2_combout\,
	datad => \Processor|path|ALU|ALT_INV_inA[1]~11_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inA[0]~10_combout\,
	combout => \Processor|path|ALU|mult|adder2|add_gen:0:adderi|s~0_combout\);

-- Location: LABCELL_X20_Y6_N18
\Processor|path|ALU|mult|adder5|adder_generate:1:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder5|adder_generate:1:adderi|s~combout\ = ( \Processor|path|ALU|mult|adder2|add_gen:0:adderi|s~0_combout\ & ( !\Processor|path|ALU|mult|adder5|adder_generate:0:adderi|c~0_combout\ $ 
-- (\Processor|path|ALU|mult|adder1|add_gen:2:adderi|s~combout\) ) ) # ( !\Processor|path|ALU|mult|adder2|add_gen:0:adderi|s~0_combout\ & ( !\Processor|path|ALU|mult|adder5|adder_generate:0:adderi|c~0_combout\ $ 
-- (!\Processor|path|ALU|mult|adder1|add_gen:2:adderi|s~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Processor|path|ALU|mult|adder5|adder_generate:0:adderi|ALT_INV_c~0_combout\,
	datad => \Processor|path|ALU|mult|adder1|add_gen:2:adderi|ALT_INV_s~combout\,
	dataf => \Processor|path|ALU|mult|adder2|add_gen:0:adderi|ALT_INV_s~0_combout\,
	combout => \Processor|path|ALU|mult|adder5|adder_generate:1:adderi|s~combout\);

-- Location: LABCELL_X19_Y6_N18
\Processor|path|ALU|fout[3]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|fout[3]~8_combout\ = ( \Processor|path|RegA|Generate_Registers:3:dffi|q~q\ & ( !\Processor|path|ALU|fout[3]~1_combout\ $ (((!\Processor|path|RegB|Generate_Registers:3:dffi|q~q\) # (!\Processor|path|ALU|fout[3]~2_combout\))) ) ) # ( 
-- !\Processor|path|RegA|Generate_Registers:3:dffi|q~q\ & ( (\Processor|path|ALU|fout[3]~1_combout\ & (!\Processor|path|RegB|Generate_Registers:3:dffi|q~q\ $ (!\Processor|path|ALU|fout[3]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010000000001010101000001010101010110100101010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_fout[3]~1_combout\,
	datac => \Processor|path|RegB|Generate_Registers:3:dffi|ALT_INV_q~q\,
	datad => \Processor|path|ALU|ALT_INV_fout[3]~2_combout\,
	dataf => \Processor|path|RegA|Generate_Registers:3:dffi|ALT_INV_q~q\,
	combout => \Processor|path|ALU|fout[3]~8_combout\);

-- Location: LABCELL_X19_Y6_N45
\Processor|path|ALU|fout[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|fout[3]~9_combout\ = ( \Processor|path|ALU|fout[3]~4_combout\ & ( \Processor|path|ALU|fout[3]~8_combout\ & ( (!\Processor|path|RegA|Generate_Registers:3:dffi|q~q\) # (!\Processor|path|ALU|fout[3]~21_combout\) ) ) ) # ( 
-- !\Processor|path|ALU|fout[3]~4_combout\ & ( \Processor|path|ALU|fout[3]~8_combout\ & ( (!\Processor|path|ALU|fout[3]~21_combout\ & (!\Processor|path|ALU|adder|add_gen:3:adderi|s~combout\)) # (\Processor|path|ALU|fout[3]~21_combout\ & 
-- ((\Processor|path|ALU|mult|adder5|adder_generate:1:adderi|s~combout\))) ) ) ) # ( \Processor|path|ALU|fout[3]~4_combout\ & ( !\Processor|path|ALU|fout[3]~8_combout\ & ( (!\Processor|path|RegA|Generate_Registers:3:dffi|q~q\ & 
-- \Processor|path|ALU|fout[3]~21_combout\) ) ) ) # ( !\Processor|path|ALU|fout[3]~4_combout\ & ( !\Processor|path|ALU|fout[3]~8_combout\ & ( (!\Processor|path|ALU|fout[3]~21_combout\ & (!\Processor|path|ALU|adder|add_gen:3:adderi|s~combout\)) # 
-- (\Processor|path|ALU|fout[3]~21_combout\ & ((\Processor|path|ALU|mult|adder5|adder_generate:1:adderi|s~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000110011000000001111000010101010001100111111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|adder|add_gen:3:adderi|ALT_INV_s~combout\,
	datab => \Processor|path|ALU|mult|adder5|adder_generate:1:adderi|ALT_INV_s~combout\,
	datac => \Processor|path|RegA|Generate_Registers:3:dffi|ALT_INV_q~q\,
	datad => \Processor|path|ALU|ALT_INV_fout[3]~21_combout\,
	datae => \Processor|path|ALU|ALT_INV_fout[3]~4_combout\,
	dataf => \Processor|path|ALU|ALT_INV_fout[3]~8_combout\,
	combout => \Processor|path|ALU|fout[3]~9_combout\);

-- Location: LABCELL_X16_Y6_N36
\Processor|path|ALU|Equal18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|Equal18~0_combout\ = ( !\Processor|path|ALU|fout[3]~9_combout\ & ( (!\Processor|path|ALU|fout[1]~5_combout\ & (!\Processor|path|ALU|fout[2]~7_combout\ & !\Processor|path|ALU|fout[0]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|path|ALU|ALT_INV_fout[1]~5_combout\,
	datac => \Processor|path|ALU|ALT_INV_fout[2]~7_combout\,
	datad => \Processor|path|ALU|ALT_INV_fout[0]~0_combout\,
	dataf => \Processor|path|ALU|ALT_INV_fout[3]~9_combout\,
	combout => \Processor|path|ALU|Equal18~0_combout\);

-- Location: FF_X17_Y6_N5
\Processor|path|RegB|Generate_Registers:5:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|path|MuxDIn|q[5]~7_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|RegB|Generate_Registers:4:dffi|q~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|RegB|Generate_Registers:5:dffi|q~q\);

-- Location: LABCELL_X17_Y6_N0
\Processor|path|MuxDIn|q[5]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxDIn|q[5]~7_combout\ = ( \Processor|path|RegB|Generate_Registers:5:dffi|q~q\ & ( \Processor|ctrl|selMuxDIn~0_combout\ & ( (\Processor|path|RegA|Generate_Registers:5:dffi|q~q\) # (\Processor|path|MuxDIn|q[1]~1_combout\) ) ) ) # ( 
-- !\Processor|path|RegB|Generate_Registers:5:dffi|q~q\ & ( \Processor|ctrl|selMuxDIn~0_combout\ & ( (!\Processor|path|MuxDIn|q[1]~1_combout\ & \Processor|path|RegA|Generate_Registers:5:dffi|q~q\) ) ) ) # ( \Processor|path|RegB|Generate_Registers:5:dffi|q~q\ 
-- & ( !\Processor|ctrl|selMuxDIn~0_combout\ & ( (!\Processor|path|MuxDIn|q[1]~1_combout\ & (\SelInput|q[5]~9_combout\)) # (\Processor|path|MuxDIn|q[1]~1_combout\ & ((\Processor|path|ALU|fout[5]~12_combout\))) ) ) ) # ( 
-- !\Processor|path|RegB|Generate_Registers:5:dffi|q~q\ & ( !\Processor|ctrl|selMuxDIn~0_combout\ & ( (!\Processor|path|MuxDIn|q[1]~1_combout\ & (\SelInput|q[5]~9_combout\)) # (\Processor|path|MuxDIn|q[1]~1_combout\ & 
-- ((\Processor|path|ALU|fout[5]~12_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SelInput|ALT_INV_q[5]~9_combout\,
	datab => \Processor|path|MuxDIn|ALT_INV_q[1]~1_combout\,
	datac => \Processor|path|RegA|Generate_Registers:5:dffi|ALT_INV_q~q\,
	datad => \Processor|path|ALU|ALT_INV_fout[5]~12_combout\,
	datae => \Processor|path|RegB|Generate_Registers:5:dffi|ALT_INV_q~q\,
	dataf => \Processor|ctrl|ALT_INV_selMuxDIn~0_combout\,
	combout => \Processor|path|MuxDIn|q[5]~7_combout\);

-- Location: FF_X18_Y6_N23
\Processor|path|RegA|Generate_Registers:5:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|path|MuxDIn|q[5]~7_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|RegA|Generate_Registers:5:dffi|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|RegA|Generate_Registers:5:dffi|q~q\);

-- Location: MLABCELL_X18_Y7_N30
\Processor|path|ALU|inA[5]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|inA[5]~3_combout\ = ( \Processor|path|RegA|Generate_Registers:5:dffi|q~q\ & ( (!\Processor|path|ALU|inA[1]~2_combout\) # ((!\Processor|path|ALU|inA[5]~0_combout\) # (!\Processor|path|ALU|inA[7]~1_combout\)) ) ) # ( 
-- !\Processor|path|RegA|Generate_Registers:5:dffi|q~q\ & ( (!\Processor|path|ALU|inA[1]~2_combout\ & (\Processor|path|ALU|inA[5]~0_combout\ & \Processor|path|ALU|inA[7]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001011111111111011101111111111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inA[1]~2_combout\,
	datab => \Processor|path|ALU|ALT_INV_inA[5]~0_combout\,
	datad => \Processor|path|ALU|ALT_INV_inA[7]~1_combout\,
	dataf => \Processor|path|RegA|Generate_Registers:5:dffi|ALT_INV_q~q\,
	combout => \Processor|path|ALU|inA[5]~3_combout\);

-- Location: FF_X17_Y6_N41
\Processor|path|RegB|Generate_Registers:4:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|path|MuxDIn|q[4]~6_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|RegB|Generate_Registers:4:dffi|q~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|RegB|Generate_Registers:4:dffi|q~q\);

-- Location: LABCELL_X21_Y6_N48
\Processor|path|ALU|mult|adder1|add_gen:3:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder1|add_gen:3:adderi|s~combout\ = ( !\Processor|path|ALU|inB[1]~0_combout\ & ( \Processor|path|ALU|inB[0]~1_combout\ & ( \Processor|path|ALU|inA[3]~8_combout\ ) ) ) # ( \Processor|path|ALU|inB[1]~0_combout\ & ( 
-- !\Processor|path|ALU|inB[0]~1_combout\ & ( \Processor|path|ALU|inA[4]~7_combout\ ) ) ) # ( !\Processor|path|ALU|inB[1]~0_combout\ & ( !\Processor|path|ALU|inB[0]~1_combout\ & ( !\Processor|path|ALU|inA[4]~7_combout\ $ 
-- (((!\Processor|path|ALU|mult|adder4|add_gen:1:adderi|c~0_combout\ & ((!\Processor|path|ALU|inA[3]~8_combout\) # (\Processor|path|ALU|inA[2]~9_combout\))) # (\Processor|path|ALU|mult|adder4|add_gen:1:adderi|c~0_combout\ & 
-- ((!\Processor|path|ALU|inA[2]~9_combout\) # (\Processor|path|ALU|inA[3]~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010010101010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inA[4]~7_combout\,
	datab => \Processor|path|ALU|mult|adder4|add_gen:1:adderi|ALT_INV_c~0_combout\,
	datac => \Processor|path|ALU|ALT_INV_inA[2]~9_combout\,
	datad => \Processor|path|ALU|ALT_INV_inA[3]~8_combout\,
	datae => \Processor|path|ALU|ALT_INV_inB[1]~0_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inB[0]~1_combout\,
	combout => \Processor|path|ALU|mult|adder1|add_gen:3:adderi|s~combout\);

-- Location: LABCELL_X21_Y6_N30
\Processor|path|ALU|mult|adder2|add_gen:1:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder2|add_gen:1:adderi|s~combout\ = ( \Processor|path|ALU|inA[0]~10_combout\ & ( (!\Processor|path|ALU|inB[3]~3_combout\ & (!\Processor|path|ALU|inA[1]~11_combout\ $ (((!\Processor|path|ALU|inA[2]~9_combout\) # 
-- (\Processor|path|ALU|inB[2]~2_combout\))))) # (\Processor|path|ALU|inB[3]~3_combout\ & (!\Processor|path|ALU|inB[2]~2_combout\ & (\Processor|path|ALU|inA[2]~9_combout\))) ) ) # ( !\Processor|path|ALU|inA[0]~10_combout\ & ( 
-- (!\Processor|path|ALU|inB[2]~2_combout\ & (((\Processor|path|ALU|inA[2]~9_combout\)))) # (\Processor|path|ALU|inB[2]~2_combout\ & (!\Processor|path|ALU|inB[3]~3_combout\ & ((\Processor|path|ALU|inA[1]~11_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000101110000011000010111000001100101001100000110010100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inB[3]~3_combout\,
	datab => \Processor|path|ALU|ALT_INV_inB[2]~2_combout\,
	datac => \Processor|path|ALU|ALT_INV_inA[2]~9_combout\,
	datad => \Processor|path|ALU|ALT_INV_inA[1]~11_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inA[0]~10_combout\,
	combout => \Processor|path|ALU|mult|adder2|add_gen:1:adderi|s~combout\);

-- Location: LABCELL_X21_Y6_N21
\Processor|path|ALU|mult|adder5|adder_generate:2:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder5|adder_generate:2:adderi|s~combout\ = ( \Processor|path|ALU|mult|adder1|add_gen:2:adderi|s~combout\ & ( !\Processor|path|ALU|mult|adder1|add_gen:3:adderi|s~combout\ $ 
-- (!\Processor|path|ALU|mult|adder2|add_gen:1:adderi|s~combout\ $ (((\Processor|path|ALU|mult|adder5|adder_generate:0:adderi|c~0_combout\) # (\Processor|path|ALU|mult|adder2|add_gen:0:adderi|s~0_combout\)))) ) ) # ( 
-- !\Processor|path|ALU|mult|adder1|add_gen:2:adderi|s~combout\ & ( !\Processor|path|ALU|mult|adder1|add_gen:3:adderi|s~combout\ $ (!\Processor|path|ALU|mult|adder2|add_gen:1:adderi|s~combout\ $ 
-- (((\Processor|path|ALU|mult|adder2|add_gen:0:adderi|s~0_combout\ & \Processor|path|ALU|mult|adder5|adder_generate:0:adderi|c~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001101001011001100110100101101001100110010110100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder1|add_gen:3:adderi|ALT_INV_s~combout\,
	datab => \Processor|path|ALU|mult|adder2|add_gen:1:adderi|ALT_INV_s~combout\,
	datac => \Processor|path|ALU|mult|adder2|add_gen:0:adderi|ALT_INV_s~0_combout\,
	datad => \Processor|path|ALU|mult|adder5|adder_generate:0:adderi|ALT_INV_c~0_combout\,
	dataf => \Processor|path|ALU|mult|adder1|add_gen:2:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|ALU|mult|adder5|adder_generate:2:adderi|s~combout\);

-- Location: LABCELL_X17_Y6_N24
\Processor|path|ALU|fout[4]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|fout[4]~10_combout\ = ( \Processor|path|ALU|fout[3]~1_combout\ & ( (!\Processor|path|RegB|Generate_Registers:4:dffi|q~q\ & ((\Processor|path|ALU|fout[3]~2_combout\) # (\Processor|path|RegA|Generate_Registers:4:dffi|q~q\))) # 
-- (\Processor|path|RegB|Generate_Registers:4:dffi|q~q\ & ((!\Processor|path|ALU|fout[3]~2_combout\))) ) ) # ( !\Processor|path|ALU|fout[3]~1_combout\ & ( (\Processor|path|RegB|Generate_Registers:4:dffi|q~q\ & 
-- (\Processor|path|RegA|Generate_Registers:4:dffi|q~q\ & \Processor|path|ALU|fout[3]~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100111111110011000011111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|path|RegB|Generate_Registers:4:dffi|ALT_INV_q~q\,
	datac => \Processor|path|RegA|Generate_Registers:4:dffi|ALT_INV_q~q\,
	datad => \Processor|path|ALU|ALT_INV_fout[3]~2_combout\,
	dataf => \Processor|path|ALU|ALT_INV_fout[3]~1_combout\,
	combout => \Processor|path|ALU|fout[4]~10_combout\);

-- Location: MLABCELL_X18_Y6_N9
\Processor|path|ALU|inB[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|inB[4]~4_combout\ = ( !\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( \Processor|path|RegB|Generate_Registers:4:dffi|q~q\ & ( (\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & (\Processor|ctrl|modeALU~0_combout\ & 
-- !\Processor|path|IR|Generate_Registers:1:dffi|q~q\)) ) ) ) # ( \Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( !\Processor|path|RegB|Generate_Registers:4:dffi|q~q\ ) ) # ( !\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( 
-- !\Processor|path|RegB|Generate_Registers:4:dffi|q~q\ & ( (!\Processor|ctrl|modeALU~0_combout\) # ((!\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & ((!\Processor|path|IR|Generate_Registers:1:dffi|q~q\) # 
-- (!\Processor|path|IR|Generate_Registers:2:dffi|q~q\))) # (\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & ((\Processor|path|IR|Generate_Registers:2:dffi|q~q\) # (\Processor|path|IR|Generate_Registers:1:dffi|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111111111101111111111111111100010000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\,
	datab => \Processor|ctrl|ALT_INV_modeALU~0_combout\,
	datac => \Processor|path|IR|Generate_Registers:1:dffi|ALT_INV_q~q\,
	datad => \Processor|path|IR|Generate_Registers:2:dffi|ALT_INV_q~q\,
	datae => \Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|RegB|Generate_Registers:4:dffi|ALT_INV_q~q\,
	combout => \Processor|path|ALU|inB[4]~4_combout\);

-- Location: LABCELL_X19_Y6_N24
\Processor|path|ALU|adder|add_gen:3:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|adder|add_gen:3:adderi|c~0_combout\ = ( \Processor|path|ALU|adder|add_gen:2:adderi|c~0_combout\ & ( (!\Processor|path|ALU|inB[3]~3_combout\) # (\Processor|path|ALU|inA[3]~8_combout\) ) ) # ( 
-- !\Processor|path|ALU|adder|add_gen:2:adderi|c~0_combout\ & ( (\Processor|path|ALU|inA[3]~8_combout\ & !\Processor|path|ALU|inB[3]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Processor|path|ALU|ALT_INV_inA[3]~8_combout\,
	datad => \Processor|path|ALU|ALT_INV_inB[3]~3_combout\,
	dataf => \Processor|path|ALU|adder|add_gen:2:adderi|ALT_INV_c~0_combout\,
	combout => \Processor|path|ALU|adder|add_gen:3:adderi|c~0_combout\);

-- Location: MLABCELL_X18_Y6_N12
\Processor|path|ALU|adder|add_gen:4:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|adder|add_gen:4:adderi|s~combout\ = ( \Processor|path|ALU|inA[4]~7_combout\ & ( !\Processor|path|ALU|inB[4]~4_combout\ $ (\Processor|path|ALU|adder|add_gen:3:adderi|c~0_combout\) ) ) # ( !\Processor|path|ALU|inA[4]~7_combout\ & ( 
-- !\Processor|path|ALU|inB[4]~4_combout\ $ (!\Processor|path|ALU|adder|add_gen:3:adderi|c~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110011000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|path|ALU|ALT_INV_inB[4]~4_combout\,
	datac => \Processor|path|ALU|adder|add_gen:3:adderi|ALT_INV_c~0_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inA[4]~7_combout\,
	combout => \Processor|path|ALU|adder|add_gen:4:adderi|s~combout\);

-- Location: LABCELL_X20_Y7_N51
\Processor|path|ALU|mult|largeboxB2[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|largeboxB2\(0) = ( !\Processor|path|ALU|inA[0]~10_combout\ & ( !\Processor|path|ALU|inB[4]~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inB[4]~4_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inA[0]~10_combout\,
	combout => \Processor|path|ALU|mult|largeboxB2\(0));

-- Location: LABCELL_X17_Y6_N42
\Processor|path|ALU|fout[4]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|fout[4]~17_combout\ = ( !\Processor|path|ALU|fout[3]~4_combout\ & ( ((!\Processor|path|ALU|fout[3]~21_combout\ & (((!\Processor|path|ALU|adder|add_gen:4:adderi|s~combout\)))) # (\Processor|path|ALU|fout[3]~21_combout\ & 
-- (!\Processor|path|ALU|mult|adder5|adder_generate:2:adderi|s~combout\ $ ((!\Processor|path|ALU|mult|largeboxB2\(0)))))) ) ) # ( \Processor|path|ALU|fout[3]~4_combout\ & ( ((!\Processor|path|ALU|fout[3]~21_combout\ & 
-- (((\Processor|path|ALU|fout[4]~10_combout\)))) # (\Processor|path|ALU|fout[3]~21_combout\ & (!\Processor|path|RegA|Generate_Registers:4:dffi|q~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111111101011010000011111100110000000000010110100000111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder5|adder_generate:2:adderi|ALT_INV_s~combout\,
	datab => \Processor|path|RegA|Generate_Registers:4:dffi|ALT_INV_q~q\,
	datac => \Processor|path|ALU|ALT_INV_fout[4]~10_combout\,
	datad => \Processor|path|ALU|ALT_INV_fout[3]~21_combout\,
	datae => \Processor|path|ALU|ALT_INV_fout[3]~4_combout\,
	dataf => \Processor|path|ALU|adder|add_gen:4:adderi|ALT_INV_s~combout\,
	datag => \Processor|path|ALU|mult|ALT_INV_largeboxB2\(0),
	combout => \Processor|path|ALU|fout[4]~17_combout\);

-- Location: LABCELL_X17_Y6_N36
\Processor|path|MuxDIn|q[4]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxDIn|q[4]~6_combout\ = ( \Processor|path|ALU|fout[4]~17_combout\ & ( \Processor|path|RegA|Generate_Registers:4:dffi|q~q\ & ( (!\Processor|ctrl|selMuxDIn~0_combout\ & (((\Processor|path|MuxDIn|q[1]~1_combout\)) # 
-- (\SelInput|q[4]~8_combout\))) # (\Processor|ctrl|selMuxDIn~0_combout\ & (((!\Processor|path|MuxDIn|q[1]~1_combout\) # (\Processor|path|RegB|Generate_Registers:4:dffi|q~q\)))) ) ) ) # ( !\Processor|path|ALU|fout[4]~17_combout\ & ( 
-- \Processor|path|RegA|Generate_Registers:4:dffi|q~q\ & ( (!\Processor|ctrl|selMuxDIn~0_combout\ & (\SelInput|q[4]~8_combout\ & ((!\Processor|path|MuxDIn|q[1]~1_combout\)))) # (\Processor|ctrl|selMuxDIn~0_combout\ & 
-- (((!\Processor|path|MuxDIn|q[1]~1_combout\) # (\Processor|path|RegB|Generate_Registers:4:dffi|q~q\)))) ) ) ) # ( \Processor|path|ALU|fout[4]~17_combout\ & ( !\Processor|path|RegA|Generate_Registers:4:dffi|q~q\ & ( (!\Processor|ctrl|selMuxDIn~0_combout\ & 
-- (((\Processor|path|MuxDIn|q[1]~1_combout\)) # (\SelInput|q[4]~8_combout\))) # (\Processor|ctrl|selMuxDIn~0_combout\ & (((\Processor|path|RegB|Generate_Registers:4:dffi|q~q\ & \Processor|path|MuxDIn|q[1]~1_combout\)))) ) ) ) # ( 
-- !\Processor|path|ALU|fout[4]~17_combout\ & ( !\Processor|path|RegA|Generate_Registers:4:dffi|q~q\ & ( (!\Processor|ctrl|selMuxDIn~0_combout\ & (\SelInput|q[4]~8_combout\ & ((!\Processor|path|MuxDIn|q[1]~1_combout\)))) # 
-- (\Processor|ctrl|selMuxDIn~0_combout\ & (((\Processor|path|RegB|Generate_Registers:4:dffi|q~q\ & \Processor|path|MuxDIn|q[1]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SelInput|ALT_INV_q[4]~8_combout\,
	datab => \Processor|path|RegB|Generate_Registers:4:dffi|ALT_INV_q~q\,
	datac => \Processor|ctrl|ALT_INV_selMuxDIn~0_combout\,
	datad => \Processor|path|MuxDIn|ALT_INV_q[1]~1_combout\,
	datae => \Processor|path|ALU|ALT_INV_fout[4]~17_combout\,
	dataf => \Processor|path|RegA|Generate_Registers:4:dffi|ALT_INV_q~q\,
	combout => \Processor|path|MuxDIn|q[4]~6_combout\);

-- Location: FF_X18_Y6_N2
\Processor|path|RegA|Generate_Registers:4:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|path|MuxDIn|q[4]~6_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|RegA|Generate_Registers:5:dffi|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|RegA|Generate_Registers:4:dffi|q~q\);

-- Location: MLABCELL_X18_Y5_N57
\Processor|path|ALU|inA[4]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|inA[4]~7_combout\ = ( \Processor|ctrl|modeALU~0_combout\ & ( \Processor|path|RegA|Generate_Registers:4:dffi|q~q\ & ( (!\Processor|path|IR|Generate_Registers:3:dffi|q~q\) # ((!\Processor|path|IR|Generate_Registers:0:dffi|q~q\) # 
-- ((\Processor|path|IR|Generate_Registers:2:dffi|q~q\) # (\Processor|path|IR|Generate_Registers:1:dffi|q~q\))) ) ) ) # ( !\Processor|ctrl|modeALU~0_combout\ & ( \Processor|path|RegA|Generate_Registers:4:dffi|q~q\ ) ) # ( \Processor|ctrl|modeALU~0_combout\ & 
-- ( !\Processor|path|RegA|Generate_Registers:4:dffi|q~q\ & ( (\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & (!\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & (\Processor|path|IR|Generate_Registers:1:dffi|q~q\ & 
-- !\Processor|path|IR|Generate_Registers:2:dffi|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000011111111111111111110111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\,
	datab => \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\,
	datac => \Processor|path|IR|Generate_Registers:1:dffi|ALT_INV_q~q\,
	datad => \Processor|path|IR|Generate_Registers:2:dffi|ALT_INV_q~q\,
	datae => \Processor|ctrl|ALT_INV_modeALU~0_combout\,
	dataf => \Processor|path|RegA|Generate_Registers:4:dffi|ALT_INV_q~q\,
	combout => \Processor|path|ALU|inA[4]~7_combout\);

-- Location: LABCELL_X21_Y6_N12
\Processor|path|ALU|mult|adder1|add_gen:4:adderi|s~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder1|add_gen:4:adderi|s~0_combout\ = ( \Processor|path|ALU|inA[3]~8_combout\ & ( (!\Processor|path|ALU|inB[1]~0_combout\ & ((\Processor|path|ALU|inA[4]~7_combout\))) # (\Processor|path|ALU|inB[1]~0_combout\ & 
-- (!\Processor|path|ALU|inB[0]~1_combout\)) ) ) # ( !\Processor|path|ALU|inA[3]~8_combout\ & ( !\Processor|path|ALU|inB[0]~1_combout\ $ (((!\Processor|path|ALU|inB[1]~0_combout\ & \Processor|path|ALU|inA[4]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101001011010101010100101101000001010111110100000101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inB[0]~1_combout\,
	datac => \Processor|path|ALU|ALT_INV_inB[1]~0_combout\,
	datad => \Processor|path|ALU|ALT_INV_inA[4]~7_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inA[3]~8_combout\,
	combout => \Processor|path|ALU|mult|adder1|add_gen:4:adderi|s~0_combout\);

-- Location: LABCELL_X21_Y6_N6
\Processor|path|ALU|mult|adder1|add_gen:4:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder1|add_gen:4:adderi|s~combout\ = ( \Processor|path|ALU|inA[2]~9_combout\ & ( \Processor|path|ALU|mult|adder1|add_gen:4:adderi|s~0_combout\ & ( (\Processor|path|ALU|inA[5]~3_combout\) # (\Processor|path|ALU|inB[0]~1_combout\) ) 
-- ) ) # ( !\Processor|path|ALU|inA[2]~9_combout\ & ( \Processor|path|ALU|mult|adder1|add_gen:4:adderi|s~0_combout\ & ( (\Processor|path|ALU|inA[5]~3_combout\) # (\Processor|path|ALU|inB[0]~1_combout\) ) ) ) # ( \Processor|path|ALU|inA[2]~9_combout\ & ( 
-- !\Processor|path|ALU|mult|adder1|add_gen:4:adderi|s~0_combout\ & ( (!\Processor|path|ALU|inB[0]~1_combout\ & (!\Processor|path|ALU|inA[5]~3_combout\ $ (((!\Processor|path|ALU|inA[3]~8_combout\ & 
-- \Processor|path|ALU|mult|adder4|add_gen:1:adderi|c~0_combout\))))) ) ) ) # ( !\Processor|path|ALU|inA[2]~9_combout\ & ( !\Processor|path|ALU|mult|adder1|add_gen:4:adderi|s~0_combout\ & ( (!\Processor|path|ALU|inB[0]~1_combout\ & 
-- (!\Processor|path|ALU|inA[5]~3_combout\ $ (((\Processor|path|ALU|inA[3]~8_combout\ & !\Processor|path|ALU|mult|adder4|add_gen:1:adderi|c~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001010100000101000000010100001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inB[0]~1_combout\,
	datab => \Processor|path|ALU|ALT_INV_inA[3]~8_combout\,
	datac => \Processor|path|ALU|ALT_INV_inA[5]~3_combout\,
	datad => \Processor|path|ALU|mult|adder4|add_gen:1:adderi|ALT_INV_c~0_combout\,
	datae => \Processor|path|ALU|ALT_INV_inA[2]~9_combout\,
	dataf => \Processor|path|ALU|mult|adder1|add_gen:4:adderi|ALT_INV_s~0_combout\,
	combout => \Processor|path|ALU|mult|adder1|add_gen:4:adderi|s~combout\);

-- Location: LABCELL_X21_Y6_N18
\Processor|path|ALU|mult|adder5|adder_generate:2:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder5|adder_generate:2:adderi|c~0_combout\ = ( \Processor|path|ALU|mult|adder1|add_gen:2:adderi|s~combout\ & ( (!\Processor|path|ALU|mult|adder1|add_gen:3:adderi|s~combout\ & 
-- (\Processor|path|ALU|mult|adder2|add_gen:1:adderi|s~combout\ & ((\Processor|path|ALU|mult|adder5|adder_generate:0:adderi|c~0_combout\) # (\Processor|path|ALU|mult|adder2|add_gen:0:adderi|s~0_combout\)))) # 
-- (\Processor|path|ALU|mult|adder1|add_gen:3:adderi|s~combout\ & (((\Processor|path|ALU|mult|adder5|adder_generate:0:adderi|c~0_combout\) # (\Processor|path|ALU|mult|adder2|add_gen:0:adderi|s~0_combout\)) # 
-- (\Processor|path|ALU|mult|adder2|add_gen:1:adderi|s~combout\))) ) ) # ( !\Processor|path|ALU|mult|adder1|add_gen:2:adderi|s~combout\ & ( (!\Processor|path|ALU|mult|adder1|add_gen:3:adderi|s~combout\ & 
-- (\Processor|path|ALU|mult|adder2|add_gen:1:adderi|s~combout\ & (\Processor|path|ALU|mult|adder2|add_gen:0:adderi|s~0_combout\ & \Processor|path|ALU|mult|adder5|adder_generate:0:adderi|c~0_combout\))) # 
-- (\Processor|path|ALU|mult|adder1|add_gen:3:adderi|s~combout\ & (((\Processor|path|ALU|mult|adder2|add_gen:0:adderi|s~0_combout\ & \Processor|path|ALU|mult|adder5|adder_generate:0:adderi|c~0_combout\)) # 
-- (\Processor|path|ALU|mult|adder2|add_gen:1:adderi|s~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010111000100010001011100010111011101110001011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder1|add_gen:3:adderi|ALT_INV_s~combout\,
	datab => \Processor|path|ALU|mult|adder2|add_gen:1:adderi|ALT_INV_s~combout\,
	datac => \Processor|path|ALU|mult|adder2|add_gen:0:adderi|ALT_INV_s~0_combout\,
	datad => \Processor|path|ALU|mult|adder5|adder_generate:0:adderi|ALT_INV_c~0_combout\,
	dataf => \Processor|path|ALU|mult|adder1|add_gen:2:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|ALU|mult|adder5|adder_generate:2:adderi|c~0_combout\);

-- Location: LABCELL_X21_Y6_N45
\Processor|path|ALU|mult|adder2|add_gen:2:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder2|add_gen:2:adderi|s~combout\ = ( \Processor|path|ALU|inB[2]~2_combout\ & ( (\Processor|path|ALU|inA[2]~9_combout\ & !\Processor|path|ALU|inB[3]~3_combout\) ) ) # ( !\Processor|path|ALU|inB[2]~2_combout\ & ( 
-- !\Processor|path|ALU|inA[3]~8_combout\ $ (((!\Processor|path|ALU|inA[2]~9_combout\ $ (\Processor|path|ALU|mult|adder4|add_gen:1:adderi|c~0_combout\)) # (\Processor|path|ALU|inB[3]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100110011011010010011001101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inA[2]~9_combout\,
	datab => \Processor|path|ALU|ALT_INV_inA[3]~8_combout\,
	datac => \Processor|path|ALU|mult|adder4|add_gen:1:adderi|ALT_INV_c~0_combout\,
	datad => \Processor|path|ALU|ALT_INV_inB[3]~3_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inB[2]~2_combout\,
	combout => \Processor|path|ALU|mult|adder2|add_gen:2:adderi|s~combout\);

-- Location: MLABCELL_X18_Y6_N18
\Processor|path|ALU|inB[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|inB[5]~5_combout\ = ( !\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( \Processor|path|RegB|Generate_Registers:5:dffi|q~q\ & ( (\Processor|ctrl|modeALU~0_combout\ & (!\Processor|path|IR|Generate_Registers:1:dffi|q~q\ & 
-- \Processor|path|IR|Generate_Registers:0:dffi|q~q\)) ) ) ) # ( \Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( !\Processor|path|RegB|Generate_Registers:5:dffi|q~q\ ) ) # ( !\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( 
-- !\Processor|path|RegB|Generate_Registers:5:dffi|q~q\ & ( (!\Processor|ctrl|modeALU~0_combout\) # ((!\Processor|path|IR|Generate_Registers:1:dffi|q~q\ & ((!\Processor|path|IR|Generate_Registers:0:dffi|q~q\) # 
-- (\Processor|path|IR|Generate_Registers:2:dffi|q~q\))) # (\Processor|path|IR|Generate_Registers:1:dffi|q~q\ & ((!\Processor|path|IR|Generate_Registers:2:dffi|q~q\) # (\Processor|path|IR|Generate_Registers:0:dffi|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111010111111111111111111111100000000010001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|ALT_INV_modeALU~0_combout\,
	datab => \Processor|path|IR|Generate_Registers:1:dffi|ALT_INV_q~q\,
	datac => \Processor|path|IR|Generate_Registers:2:dffi|ALT_INV_q~q\,
	datad => \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\,
	datae => \Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|RegB|Generate_Registers:5:dffi|ALT_INV_q~q\,
	combout => \Processor|path|ALU|inB[5]~5_combout\);

-- Location: LABCELL_X20_Y7_N48
\Processor|path|ALU|mult|adder3|add_gen:0:adderi|s~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder3|add_gen:0:adderi|s~0_combout\ = ( \Processor|path|ALU|inA[1]~11_combout\ & ( !\Processor|path|ALU|inB[4]~4_combout\ $ (((!\Processor|path|ALU|inA[0]~10_combout\ & !\Processor|path|ALU|inB[5]~5_combout\))) ) ) # ( 
-- !\Processor|path|ALU|inA[1]~11_combout\ & ( (!\Processor|path|ALU|inA[0]~10_combout\ & !\Processor|path|ALU|inB[5]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000001011010101010100101101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inB[4]~4_combout\,
	datac => \Processor|path|ALU|ALT_INV_inA[0]~10_combout\,
	datad => \Processor|path|ALU|ALT_INV_inB[5]~5_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inA[1]~11_combout\,
	combout => \Processor|path|ALU|mult|adder3|add_gen:0:adderi|s~0_combout\);

-- Location: LABCELL_X20_Y7_N12
\Processor|path|ALU|mult|adder7|adder_generate:1:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder7|adder_generate:1:adderi|s~combout\ = ( \Processor|path|ALU|mult|adder2|add_gen:2:adderi|s~combout\ & ( \Processor|path|ALU|mult|adder3|add_gen:0:adderi|s~0_combout\ & ( 
-- !\Processor|path|ALU|mult|adder1|add_gen:4:adderi|s~combout\ $ (!\Processor|path|ALU|mult|adder5|adder_generate:2:adderi|c~0_combout\ $ (((\Processor|path|ALU|mult|adder5|adder_generate:2:adderi|s~combout\ & \Processor|path|ALU|mult|largeboxB2\(0))))) ) ) 
-- ) # ( !\Processor|path|ALU|mult|adder2|add_gen:2:adderi|s~combout\ & ( \Processor|path|ALU|mult|adder3|add_gen:0:adderi|s~0_combout\ & ( !\Processor|path|ALU|mult|adder1|add_gen:4:adderi|s~combout\ $ 
-- (!\Processor|path|ALU|mult|adder5|adder_generate:2:adderi|c~0_combout\ $ (((!\Processor|path|ALU|mult|adder5|adder_generate:2:adderi|s~combout\) # (!\Processor|path|ALU|mult|largeboxB2\(0))))) ) ) ) # ( 
-- \Processor|path|ALU|mult|adder2|add_gen:2:adderi|s~combout\ & ( !\Processor|path|ALU|mult|adder3|add_gen:0:adderi|s~0_combout\ & ( !\Processor|path|ALU|mult|adder1|add_gen:4:adderi|s~combout\ $ 
-- (!\Processor|path|ALU|mult|adder5|adder_generate:2:adderi|c~0_combout\ $ (((!\Processor|path|ALU|mult|adder5|adder_generate:2:adderi|s~combout\) # (!\Processor|path|ALU|mult|largeboxB2\(0))))) ) ) ) # ( 
-- !\Processor|path|ALU|mult|adder2|add_gen:2:adderi|s~combout\ & ( !\Processor|path|ALU|mult|adder3|add_gen:0:adderi|s~0_combout\ & ( !\Processor|path|ALU|mult|adder1|add_gen:4:adderi|s~combout\ $ 
-- (!\Processor|path|ALU|mult|adder5|adder_generate:2:adderi|c~0_combout\ $ (((\Processor|path|ALU|mult|adder5|adder_generate:2:adderi|s~combout\ & \Processor|path|ALU|mult|largeboxB2\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010101001101010010101011010101001010101100101011010101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder1|add_gen:4:adderi|ALT_INV_s~combout\,
	datab => \Processor|path|ALU|mult|adder5|adder_generate:2:adderi|ALT_INV_s~combout\,
	datac => \Processor|path|ALU|mult|ALT_INV_largeboxB2\(0),
	datad => \Processor|path|ALU|mult|adder5|adder_generate:2:adderi|ALT_INV_c~0_combout\,
	datae => \Processor|path|ALU|mult|adder2|add_gen:2:adderi|ALT_INV_s~combout\,
	dataf => \Processor|path|ALU|mult|adder3|add_gen:0:adderi|ALT_INV_s~0_combout\,
	combout => \Processor|path|ALU|mult|adder7|adder_generate:1:adderi|s~combout\);

-- Location: MLABCELL_X18_Y7_N51
\Processor|path|ALU|adder|add_gen:4:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|adder|add_gen:4:adderi|c~0_combout\ = ( \Processor|path|ALU|adder|add_gen:3:adderi|c~0_combout\ & ( (!\Processor|path|ALU|inB[4]~4_combout\) # (\Processor|path|ALU|inA[4]~7_combout\) ) ) # ( 
-- !\Processor|path|ALU|adder|add_gen:3:adderi|c~0_combout\ & ( (\Processor|path|ALU|inA[4]~7_combout\ & !\Processor|path|ALU|inB[4]~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Processor|path|ALU|ALT_INV_inA[4]~7_combout\,
	datad => \Processor|path|ALU|ALT_INV_inB[4]~4_combout\,
	dataf => \Processor|path|ALU|adder|add_gen:3:adderi|ALT_INV_c~0_combout\,
	combout => \Processor|path|ALU|adder|add_gen:4:adderi|c~0_combout\);

-- Location: LABCELL_X20_Y7_N57
\Processor|path|ALU|adder|add_gen:5:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|adder|add_gen:5:adderi|s~combout\ = ( \Processor|path|ALU|adder|add_gen:4:adderi|c~0_combout\ & ( !\Processor|path|ALU|inA[5]~3_combout\ $ (\Processor|path|ALU|inB[5]~5_combout\) ) ) # ( 
-- !\Processor|path|ALU|adder|add_gen:4:adderi|c~0_combout\ & ( !\Processor|path|ALU|inA[5]~3_combout\ $ (!\Processor|path|ALU|inB[5]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Processor|path|ALU|ALT_INV_inA[5]~3_combout\,
	datad => \Processor|path|ALU|ALT_INV_inB[5]~5_combout\,
	dataf => \Processor|path|ALU|adder|add_gen:4:adderi|ALT_INV_c~0_combout\,
	combout => \Processor|path|ALU|adder|add_gen:5:adderi|s~combout\);

-- Location: LABCELL_X17_Y6_N21
\Processor|path|ALU|fout[5]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|fout[5]~11_combout\ = ( \Processor|path|ALU|fout[3]~2_combout\ & ( (!\Processor|path|RegB|Generate_Registers:5:dffi|q~q\ & (\Processor|path|ALU|fout[3]~1_combout\)) # (\Processor|path|RegB|Generate_Registers:5:dffi|q~q\ & 
-- (!\Processor|path|ALU|fout[3]~1_combout\ & \Processor|path|RegA|Generate_Registers:5:dffi|q~q\)) ) ) # ( !\Processor|path|ALU|fout[3]~2_combout\ & ( (\Processor|path|ALU|fout[3]~1_combout\ & ((\Processor|path|RegA|Generate_Registers:5:dffi|q~q\) # 
-- (\Processor|path|RegB|Generate_Registers:5:dffi|q~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111100001010010110100000101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|RegB|Generate_Registers:5:dffi|ALT_INV_q~q\,
	datac => \Processor|path|ALU|ALT_INV_fout[3]~1_combout\,
	datad => \Processor|path|RegA|Generate_Registers:5:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|ALU|ALT_INV_fout[3]~2_combout\,
	combout => \Processor|path|ALU|fout[5]~11_combout\);

-- Location: LABCELL_X19_Y6_N36
\Processor|path|ALU|fout[5]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|fout[5]~12_combout\ = ( \Processor|path|ALU|fout[3]~21_combout\ & ( \Processor|path|ALU|fout[5]~11_combout\ & ( (!\Processor|path|ALU|fout[3]~4_combout\ & ((\Processor|path|ALU|mult|adder7|adder_generate:1:adderi|s~combout\))) # 
-- (\Processor|path|ALU|fout[3]~4_combout\ & (!\Processor|path|RegA|Generate_Registers:5:dffi|q~q\)) ) ) ) # ( !\Processor|path|ALU|fout[3]~21_combout\ & ( \Processor|path|ALU|fout[5]~11_combout\ & ( (!\Processor|path|ALU|adder|add_gen:5:adderi|s~combout\) # 
-- (\Processor|path|ALU|fout[3]~4_combout\) ) ) ) # ( \Processor|path|ALU|fout[3]~21_combout\ & ( !\Processor|path|ALU|fout[5]~11_combout\ & ( (!\Processor|path|ALU|fout[3]~4_combout\ & ((\Processor|path|ALU|mult|adder7|adder_generate:1:adderi|s~combout\))) 
-- # (\Processor|path|ALU|fout[3]~4_combout\ & (!\Processor|path|RegA|Generate_Registers:5:dffi|q~q\)) ) ) ) # ( !\Processor|path|ALU|fout[3]~21_combout\ & ( !\Processor|path|ALU|fout[5]~11_combout\ & ( (!\Processor|path|ALU|adder|add_gen:5:adderi|s~combout\ 
-- & !\Processor|path|ALU|fout[3]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000001100111010101011110000111111110011001110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|RegA|Generate_Registers:5:dffi|ALT_INV_q~q\,
	datab => \Processor|path|ALU|mult|adder7|adder_generate:1:adderi|ALT_INV_s~combout\,
	datac => \Processor|path|ALU|adder|add_gen:5:adderi|ALT_INV_s~combout\,
	datad => \Processor|path|ALU|ALT_INV_fout[3]~4_combout\,
	datae => \Processor|path|ALU|ALT_INV_fout[3]~21_combout\,
	dataf => \Processor|path|ALU|ALT_INV_fout[5]~11_combout\,
	combout => \Processor|path|ALU|fout[5]~12_combout\);

-- Location: FF_X18_Y6_N38
\Processor|path|RegA|Generate_Registers:6:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|path|MuxDIn|q[6]~8_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|RegA|Generate_Registers:5:dffi|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|RegA|Generate_Registers:6:dffi|q~q\);

-- Location: LABCELL_X17_Y6_N12
\Processor|path|MuxDIn|q[6]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxDIn|q[6]~8_combout\ = ( \Processor|path|RegA|Generate_Registers:6:dffi|q~q\ & ( \SelInput|q[6]~10_combout\ & ( (!\Processor|path|MuxDIn|q[1]~1_combout\) # ((!\Processor|ctrl|selMuxDIn~0_combout\ & 
-- ((\Processor|path|ALU|fout[6]~14_combout\))) # (\Processor|ctrl|selMuxDIn~0_combout\ & (\Processor|path|RegB|Generate_Registers:6:dffi|q~q\))) ) ) ) # ( !\Processor|path|RegA|Generate_Registers:6:dffi|q~q\ & ( \SelInput|q[6]~10_combout\ & ( 
-- (!\Processor|ctrl|selMuxDIn~0_combout\ & (((!\Processor|path|MuxDIn|q[1]~1_combout\) # (\Processor|path|ALU|fout[6]~14_combout\)))) # (\Processor|ctrl|selMuxDIn~0_combout\ & (\Processor|path|RegB|Generate_Registers:6:dffi|q~q\ & 
-- ((\Processor|path|MuxDIn|q[1]~1_combout\)))) ) ) ) # ( \Processor|path|RegA|Generate_Registers:6:dffi|q~q\ & ( !\SelInput|q[6]~10_combout\ & ( (!\Processor|ctrl|selMuxDIn~0_combout\ & (((\Processor|path|ALU|fout[6]~14_combout\ & 
-- \Processor|path|MuxDIn|q[1]~1_combout\)))) # (\Processor|ctrl|selMuxDIn~0_combout\ & (((!\Processor|path|MuxDIn|q[1]~1_combout\)) # (\Processor|path|RegB|Generate_Registers:6:dffi|q~q\))) ) ) ) # ( !\Processor|path|RegA|Generate_Registers:6:dffi|q~q\ & ( 
-- !\SelInput|q[6]~10_combout\ & ( (\Processor|path|MuxDIn|q[1]~1_combout\ & ((!\Processor|ctrl|selMuxDIn~0_combout\ & ((\Processor|path|ALU|fout[6]~14_combout\))) # (\Processor|ctrl|selMuxDIn~0_combout\ & 
-- (\Processor|path|RegB|Generate_Registers:6:dffi|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|ALT_INV_selMuxDIn~0_combout\,
	datab => \Processor|path|RegB|Generate_Registers:6:dffi|ALT_INV_q~q\,
	datac => \Processor|path|ALU|ALT_INV_fout[6]~14_combout\,
	datad => \Processor|path|MuxDIn|ALT_INV_q[1]~1_combout\,
	datae => \Processor|path|RegA|Generate_Registers:6:dffi|ALT_INV_q~q\,
	dataf => \SelInput|ALT_INV_q[6]~10_combout\,
	combout => \Processor|path|MuxDIn|q[6]~8_combout\);

-- Location: FF_X17_Y6_N17
\Processor|path|RegB|Generate_Registers:6:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|path|MuxDIn|q[6]~8_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|RegB|Generate_Registers:4:dffi|q~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|RegB|Generate_Registers:6:dffi|q~q\);

-- Location: MLABCELL_X18_Y6_N27
\Processor|path|ALU|inB[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|inB[6]~6_combout\ = ( !\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( \Processor|path|RegB|Generate_Registers:6:dffi|q~q\ & ( (\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & 
-- (!\Processor|path|IR|Generate_Registers:1:dffi|q~q\ & \Processor|ctrl|modeALU~0_combout\)) ) ) ) # ( \Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( !\Processor|path|RegB|Generate_Registers:6:dffi|q~q\ ) ) # ( 
-- !\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( !\Processor|path|RegB|Generate_Registers:6:dffi|q~q\ & ( (!\Processor|ctrl|modeALU~0_combout\) # ((!\Processor|path|IR|Generate_Registers:2:dffi|q~q\ & 
-- ((!\Processor|path|IR|Generate_Registers:0:dffi|q~q\) # (\Processor|path|IR|Generate_Registers:1:dffi|q~q\))) # (\Processor|path|IR|Generate_Registers:2:dffi|q~q\ & ((!\Processor|path|IR|Generate_Registers:1:dffi|q~q\) # 
-- (\Processor|path|IR|Generate_Registers:0:dffi|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111011011111111111111111100000000001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:2:dffi|ALT_INV_q~q\,
	datab => \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\,
	datac => \Processor|path|IR|Generate_Registers:1:dffi|ALT_INV_q~q\,
	datad => \Processor|ctrl|ALT_INV_modeALU~0_combout\,
	datae => \Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|RegB|Generate_Registers:6:dffi|ALT_INV_q~q\,
	combout => \Processor|path|ALU|inB[6]~6_combout\);

-- Location: LABCELL_X20_Y7_N6
\Processor|path|ALU|adder|add_gen:6:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|adder|add_gen:6:adderi|s~combout\ = ( \Processor|path|ALU|inB[6]~6_combout\ & ( !\Processor|path|ALU|inA[6]~4_combout\ $ (((!\Processor|path|ALU|adder|add_gen:4:adderi|c~0_combout\ & (!\Processor|path|ALU|inB[5]~5_combout\ & 
-- \Processor|path|ALU|inA[5]~3_combout\)) # (\Processor|path|ALU|adder|add_gen:4:adderi|c~0_combout\ & ((!\Processor|path|ALU|inB[5]~5_combout\) # (\Processor|path|ALU|inA[5]~3_combout\))))) ) ) # ( !\Processor|path|ALU|inB[6]~6_combout\ & ( 
-- !\Processor|path|ALU|inA[6]~4_combout\ $ (((!\Processor|path|ALU|adder|add_gen:4:adderi|c~0_combout\ & ((!\Processor|path|ALU|inA[5]~3_combout\) # (\Processor|path|ALU|inB[5]~5_combout\))) # (\Processor|path|ALU|adder|add_gen:4:adderi|c~0_combout\ & 
-- (\Processor|path|ALU|inB[5]~5_combout\ & !\Processor|path|ALU|inA[5]~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100101111010010010010111101001010110100001011011011010000101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|adder|add_gen:4:adderi|ALT_INV_c~0_combout\,
	datab => \Processor|path|ALU|ALT_INV_inB[5]~5_combout\,
	datac => \Processor|path|ALU|ALT_INV_inA[6]~4_combout\,
	datad => \Processor|path|ALU|ALT_INV_inA[5]~3_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inB[6]~6_combout\,
	combout => \Processor|path|ALU|adder|add_gen:6:adderi|s~combout\);

-- Location: LABCELL_X21_Y6_N24
\Processor|path|ALU|mult|adder1|add_gen:3:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder1|add_gen:3:adderi|c~0_combout\ = ( !\Processor|path|ALU|inB[1]~0_combout\ & ( !\Processor|path|ALU|inB[0]~1_combout\ & ( (!\Processor|path|ALU|inA[2]~9_combout\ & (\Processor|path|ALU|inA[3]~8_combout\ & 
-- ((\Processor|path|ALU|mult|adder4|add_gen:1:adderi|c~0_combout\) # (\Processor|path|ALU|inA[4]~7_combout\)))) # (\Processor|path|ALU|inA[2]~9_combout\ & (((\Processor|path|ALU|inA[4]~7_combout\ & 
-- \Processor|path|ALU|mult|adder4|add_gen:1:adderi|c~0_combout\)) # (\Processor|path|ALU|inA[3]~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100110111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inA[2]~9_combout\,
	datab => \Processor|path|ALU|ALT_INV_inA[3]~8_combout\,
	datac => \Processor|path|ALU|ALT_INV_inA[4]~7_combout\,
	datad => \Processor|path|ALU|mult|adder4|add_gen:1:adderi|ALT_INV_c~0_combout\,
	datae => \Processor|path|ALU|ALT_INV_inB[1]~0_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inB[0]~1_combout\,
	combout => \Processor|path|ALU|mult|adder1|add_gen:3:adderi|c~0_combout\);

-- Location: LABCELL_X20_Y6_N51
\Processor|path|ALU|mult|adder1|add_gen:5:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder1|add_gen:5:adderi|s~combout\ = ( \Processor|path|ALU|inB[1]~0_combout\ & ( \Processor|path|ALU|mult|adder1|add_gen:3:adderi|c~0_combout\ & ( (!\Processor|path|ALU|inB[0]~1_combout\ & (!\Processor|path|ALU|inA[6]~4_combout\ $ 
-- (!\Processor|path|ALU|inA[5]~3_combout\))) ) ) ) # ( !\Processor|path|ALU|inB[1]~0_combout\ & ( \Processor|path|ALU|mult|adder1|add_gen:3:adderi|c~0_combout\ & ( (!\Processor|path|ALU|inB[0]~1_combout\ & (!\Processor|path|ALU|inA[6]~4_combout\ $ 
-- (((!\Processor|path|ALU|inA[4]~7_combout\) # (\Processor|path|ALU|inA[5]~3_combout\))))) # (\Processor|path|ALU|inB[0]~1_combout\ & (!\Processor|path|ALU|inA[4]~7_combout\ $ (((!\Processor|path|ALU|inA[5]~3_combout\))))) ) ) ) # ( 
-- \Processor|path|ALU|inB[1]~0_combout\ & ( !\Processor|path|ALU|mult|adder1|add_gen:3:adderi|c~0_combout\ & ( (\Processor|path|ALU|inA[6]~4_combout\ & !\Processor|path|ALU|inB[0]~1_combout\) ) ) ) # ( !\Processor|path|ALU|inB[1]~0_combout\ & ( 
-- !\Processor|path|ALU|mult|adder1|add_gen:3:adderi|c~0_combout\ & ( (!\Processor|path|ALU|inB[0]~1_combout\ & (!\Processor|path|ALU|inA[6]~4_combout\ $ (((!\Processor|path|ALU|inA[5]~3_combout\) # (\Processor|path|ALU|inA[4]~7_combout\))))) # 
-- (\Processor|path|ALU|inB[0]~1_combout\ & (((\Processor|path|ALU|inA[5]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100100001111001100110000000001100011010110100011110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inA[4]~7_combout\,
	datab => \Processor|path|ALU|ALT_INV_inA[6]~4_combout\,
	datac => \Processor|path|ALU|ALT_INV_inA[5]~3_combout\,
	datad => \Processor|path|ALU|ALT_INV_inB[0]~1_combout\,
	datae => \Processor|path|ALU|ALT_INV_inB[1]~0_combout\,
	dataf => \Processor|path|ALU|mult|adder1|add_gen:3:adderi|ALT_INV_c~0_combout\,
	combout => \Processor|path|ALU|mult|adder1|add_gen:5:adderi|s~combout\);

-- Location: LABCELL_X21_Y6_N51
\Processor|path|ALU|mult|adder2|add_gen:3:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder2|add_gen:3:adderi|s~combout\ = ( !\Processor|path|ALU|inB[3]~3_combout\ & ( \Processor|path|ALU|inB[2]~2_combout\ & ( \Processor|path|ALU|inA[3]~8_combout\ ) ) ) # ( \Processor|path|ALU|inB[3]~3_combout\ & ( 
-- !\Processor|path|ALU|inB[2]~2_combout\ & ( \Processor|path|ALU|inA[4]~7_combout\ ) ) ) # ( !\Processor|path|ALU|inB[3]~3_combout\ & ( !\Processor|path|ALU|inB[2]~2_combout\ & ( !\Processor|path|ALU|inA[4]~7_combout\ $ 
-- (((!\Processor|path|ALU|mult|adder4|add_gen:1:adderi|c~0_combout\ & ((!\Processor|path|ALU|inA[3]~8_combout\) # (\Processor|path|ALU|inA[2]~9_combout\))) # (\Processor|path|ALU|mult|adder4|add_gen:1:adderi|c~0_combout\ & 
-- ((!\Processor|path|ALU|inA[2]~9_combout\) # (\Processor|path|ALU|inA[3]~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100101100101010101010101010100001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inA[4]~7_combout\,
	datab => \Processor|path|ALU|mult|adder4|add_gen:1:adderi|ALT_INV_c~0_combout\,
	datac => \Processor|path|ALU|ALT_INV_inA[3]~8_combout\,
	datad => \Processor|path|ALU|ALT_INV_inA[2]~9_combout\,
	datae => \Processor|path|ALU|ALT_INV_inB[3]~3_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inB[2]~2_combout\,
	combout => \Processor|path|ALU|mult|adder2|add_gen:3:adderi|s~combout\);

-- Location: LABCELL_X26_Y4_N33
\Processor|path|ALU|mult|adder5|adder_generate:4:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder5|adder_generate:4:adderi|s~combout\ = ( \Processor|path|ALU|mult|adder2|add_gen:2:adderi|s~combout\ & ( !\Processor|path|ALU|mult|adder1|add_gen:5:adderi|s~combout\ $ 
-- (!\Processor|path|ALU|mult|adder2|add_gen:3:adderi|s~combout\ $ (((\Processor|path|ALU|mult|adder5|adder_generate:2:adderi|c~0_combout\) # (\Processor|path|ALU|mult|adder1|add_gen:4:adderi|s~combout\)))) ) ) # ( 
-- !\Processor|path|ALU|mult|adder2|add_gen:2:adderi|s~combout\ & ( !\Processor|path|ALU|mult|adder1|add_gen:5:adderi|s~combout\ $ (!\Processor|path|ALU|mult|adder2|add_gen:3:adderi|s~combout\ $ (((\Processor|path|ALU|mult|adder1|add_gen:4:adderi|s~combout\ 
-- & \Processor|path|ALU|mult|adder5|adder_generate:2:adderi|c~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011011001001001101101100100101101100100100110110110010010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder1|add_gen:4:adderi|ALT_INV_s~combout\,
	datab => \Processor|path|ALU|mult|adder1|add_gen:5:adderi|ALT_INV_s~combout\,
	datac => \Processor|path|ALU|mult|adder5|adder_generate:2:adderi|ALT_INV_c~0_combout\,
	datad => \Processor|path|ALU|mult|adder2|add_gen:3:adderi|ALT_INV_s~combout\,
	dataf => \Processor|path|ALU|mult|adder2|add_gen:2:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|ALU|mult|adder5|adder_generate:4:adderi|s~combout\);

-- Location: LABCELL_X20_Y7_N36
\Processor|path|ALU|mult|adder3|add_gen:1:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder3|add_gen:1:adderi|s~combout\ = ( \Processor|path|ALU|inA[1]~11_combout\ & ( (!\Processor|path|ALU|inB[4]~4_combout\ & (!\Processor|path|ALU|inA[2]~9_combout\ $ (((!\Processor|path|ALU|inA[0]~10_combout\) # 
-- (\Processor|path|ALU|inB[5]~5_combout\))))) # (\Processor|path|ALU|inB[4]~4_combout\ & (((!\Processor|path|ALU|inB[5]~5_combout\)))) ) ) # ( !\Processor|path|ALU|inA[1]~11_combout\ & ( (!\Processor|path|ALU|inB[4]~4_combout\ & 
-- \Processor|path|ALU|inA[2]~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001001111101001000100111110100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inB[4]~4_combout\,
	datab => \Processor|path|ALU|ALT_INV_inA[2]~9_combout\,
	datac => \Processor|path|ALU|ALT_INV_inA[0]~10_combout\,
	datad => \Processor|path|ALU|ALT_INV_inB[5]~5_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inA[1]~11_combout\,
	combout => \Processor|path|ALU|mult|adder3|add_gen:1:adderi|s~combout\);

-- Location: LABCELL_X20_Y7_N30
\Processor|path|ALU|mult|adder7|adder_generate:1:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder7|adder_generate:1:adderi|c~0_combout\ = ( \Processor|path|ALU|mult|adder2|add_gen:2:adderi|s~combout\ & ( \Processor|path|ALU|mult|adder3|add_gen:0:adderi|s~0_combout\ & ( 
-- (!\Processor|path|ALU|mult|adder5|adder_generate:2:adderi|s~combout\ & (!\Processor|path|ALU|mult|adder1|add_gen:4:adderi|s~combout\ $ (((\Processor|path|ALU|mult|adder5|adder_generate:2:adderi|c~0_combout\))))) # 
-- (\Processor|path|ALU|mult|adder5|adder_generate:2:adderi|s~combout\ & ((!\Processor|path|ALU|mult|adder1|add_gen:4:adderi|s~combout\ $ (\Processor|path|ALU|mult|adder5|adder_generate:2:adderi|c~0_combout\)) # (\Processor|path|ALU|mult|largeboxB2\(0)))) ) 
-- ) ) # ( !\Processor|path|ALU|mult|adder2|add_gen:2:adderi|s~combout\ & ( \Processor|path|ALU|mult|adder3|add_gen:0:adderi|s~0_combout\ & ( (!\Processor|path|ALU|mult|adder5|adder_generate:2:adderi|s~combout\ & 
-- (!\Processor|path|ALU|mult|adder1|add_gen:4:adderi|s~combout\ $ (((!\Processor|path|ALU|mult|adder5|adder_generate:2:adderi|c~0_combout\))))) # (\Processor|path|ALU|mult|adder5|adder_generate:2:adderi|s~combout\ & 
-- ((!\Processor|path|ALU|mult|adder1|add_gen:4:adderi|s~combout\ $ (!\Processor|path|ALU|mult|adder5|adder_generate:2:adderi|c~0_combout\)) # (\Processor|path|ALU|mult|largeboxB2\(0)))) ) ) ) # ( \Processor|path|ALU|mult|adder2|add_gen:2:adderi|s~combout\ & 
-- ( !\Processor|path|ALU|mult|adder3|add_gen:0:adderi|s~0_combout\ & ( (\Processor|path|ALU|mult|adder5|adder_generate:2:adderi|s~combout\ & (\Processor|path|ALU|mult|largeboxB2\(0) & (!\Processor|path|ALU|mult|adder1|add_gen:4:adderi|s~combout\ $ 
-- (\Processor|path|ALU|mult|adder5|adder_generate:2:adderi|c~0_combout\)))) ) ) ) # ( !\Processor|path|ALU|mult|adder2|add_gen:2:adderi|s~combout\ & ( !\Processor|path|ALU|mult|adder3|add_gen:0:adderi|s~0_combout\ & ( 
-- (\Processor|path|ALU|mult|adder5|adder_generate:2:adderi|s~combout\ & (\Processor|path|ALU|mult|largeboxB2\(0) & (!\Processor|path|ALU|mult|adder1|add_gen:4:adderi|s~combout\ $ (!\Processor|path|ALU|mult|adder5|adder_generate:2:adderi|c~0_combout\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000010000000100000000101010111101010111010101101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder1|add_gen:4:adderi|ALT_INV_s~combout\,
	datab => \Processor|path|ALU|mult|adder5|adder_generate:2:adderi|ALT_INV_s~combout\,
	datac => \Processor|path|ALU|mult|ALT_INV_largeboxB2\(0),
	datad => \Processor|path|ALU|mult|adder5|adder_generate:2:adderi|ALT_INV_c~0_combout\,
	datae => \Processor|path|ALU|mult|adder2|add_gen:2:adderi|ALT_INV_s~combout\,
	dataf => \Processor|path|ALU|mult|adder3|add_gen:0:adderi|ALT_INV_s~0_combout\,
	combout => \Processor|path|ALU|mult|adder7|adder_generate:1:adderi|c~0_combout\);

-- Location: LABCELL_X20_Y7_N0
\Processor|path|ALU|mult|adder7|adder_generate:2:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder7|adder_generate:2:adderi|s~combout\ = ( \Processor|path|ALU|mult|adder7|adder_generate:1:adderi|c~0_combout\ & ( !\Processor|path|ALU|mult|adder5|adder_generate:4:adderi|s~combout\ $ 
-- (!\Processor|path|ALU|mult|adder3|add_gen:1:adderi|s~combout\ $ (((\Processor|path|ALU|inB[6]~6_combout\) # (\Processor|path|ALU|inA[0]~10_combout\)))) ) ) # ( !\Processor|path|ALU|mult|adder7|adder_generate:1:adderi|c~0_combout\ & ( 
-- !\Processor|path|ALU|mult|adder5|adder_generate:4:adderi|s~combout\ $ (!\Processor|path|ALU|mult|adder3|add_gen:1:adderi|s~combout\ $ (((!\Processor|path|ALU|inA[0]~10_combout\ & !\Processor|path|ALU|inB[6]~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000011101111000100001110111100001111000100001110111100010000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inA[0]~10_combout\,
	datab => \Processor|path|ALU|ALT_INV_inB[6]~6_combout\,
	datac => \Processor|path|ALU|mult|adder5|adder_generate:4:adderi|ALT_INV_s~combout\,
	datad => \Processor|path|ALU|mult|adder3|add_gen:1:adderi|ALT_INV_s~combout\,
	dataf => \Processor|path|ALU|mult|adder7|adder_generate:1:adderi|ALT_INV_c~0_combout\,
	combout => \Processor|path|ALU|mult|adder7|adder_generate:2:adderi|s~combout\);

-- Location: MLABCELL_X18_Y6_N15
\Processor|path|ALU|fout[6]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|fout[6]~13_combout\ = ( \Processor|path|RegB|Generate_Registers:6:dffi|q~q\ & ( (!\Processor|path|ALU|fout[3]~2_combout\ & ((\Processor|path|ALU|fout[3]~1_combout\))) # (\Processor|path|ALU|fout[3]~2_combout\ & 
-- (\Processor|path|RegA|Generate_Registers:6:dffi|q~q\ & !\Processor|path|ALU|fout[3]~1_combout\)) ) ) # ( !\Processor|path|RegB|Generate_Registers:6:dffi|q~q\ & ( (\Processor|path|ALU|fout[3]~1_combout\ & ((\Processor|path|ALU|fout[3]~2_combout\) # 
-- (\Processor|path|RegA|Generate_Registers:6:dffi|q~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111100000101111100000000010111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|RegA|Generate_Registers:6:dffi|ALT_INV_q~q\,
	datac => \Processor|path|ALU|ALT_INV_fout[3]~2_combout\,
	datad => \Processor|path|ALU|ALT_INV_fout[3]~1_combout\,
	dataf => \Processor|path|RegB|Generate_Registers:6:dffi|ALT_INV_q~q\,
	combout => \Processor|path|ALU|fout[6]~13_combout\);

-- Location: LABCELL_X19_Y6_N54
\Processor|path|ALU|fout[6]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|fout[6]~14_combout\ = ( \Processor|path|ALU|fout[3]~21_combout\ & ( \Processor|path|ALU|fout[6]~13_combout\ & ( (!\Processor|path|ALU|fout[3]~4_combout\ & (\Processor|path|ALU|mult|adder7|adder_generate:2:adderi|s~combout\)) # 
-- (\Processor|path|ALU|fout[3]~4_combout\ & ((!\Processor|path|RegA|Generate_Registers:6:dffi|q~q\))) ) ) ) # ( !\Processor|path|ALU|fout[3]~21_combout\ & ( \Processor|path|ALU|fout[6]~13_combout\ & ( (!\Processor|path|ALU|adder|add_gen:6:adderi|s~combout\) 
-- # (\Processor|path|ALU|fout[3]~4_combout\) ) ) ) # ( \Processor|path|ALU|fout[3]~21_combout\ & ( !\Processor|path|ALU|fout[6]~13_combout\ & ( (!\Processor|path|ALU|fout[3]~4_combout\ & (\Processor|path|ALU|mult|adder7|adder_generate:2:adderi|s~combout\)) 
-- # (\Processor|path|ALU|fout[3]~4_combout\ & ((!\Processor|path|RegA|Generate_Registers:6:dffi|q~q\))) ) ) ) # ( !\Processor|path|ALU|fout[3]~21_combout\ & ( !\Processor|path|ALU|fout[6]~13_combout\ & ( 
-- (!\Processor|path|ALU|adder|add_gen:6:adderi|s~combout\ & !\Processor|path|ALU|fout[3]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000001100111111000010101010111111110011001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|adder|add_gen:6:adderi|ALT_INV_s~combout\,
	datab => \Processor|path|ALU|mult|adder7|adder_generate:2:adderi|ALT_INV_s~combout\,
	datac => \Processor|path|RegA|Generate_Registers:6:dffi|ALT_INV_q~q\,
	datad => \Processor|path|ALU|ALT_INV_fout[3]~4_combout\,
	datae => \Processor|path|ALU|ALT_INV_fout[3]~21_combout\,
	dataf => \Processor|path|ALU|ALT_INV_fout[6]~13_combout\,
	combout => \Processor|path|ALU|fout[6]~14_combout\);

-- Location: FF_X16_Y6_N47
\Processor|path|RegA|Generate_Registers:7:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|path|MuxDIn|q[7]~9_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|RegA|Generate_Registers:5:dffi|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|RegA|Generate_Registers:7:dffi|q~q\);

-- Location: LABCELL_X14_Y6_N24
\Processor|path|MuxDIn|q[7]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxDIn|q[7]~9_combout\ = ( \Processor|path|ALU|fout[7]~16_combout\ & ( \SelInput|q[7]~11_combout\ & ( (!\Processor|ctrl|selMuxDIn~0_combout\) # ((!\Processor|path|MuxDIn|q[1]~1_combout\ & 
-- (\Processor|path|RegA|Generate_Registers:7:dffi|q~q\)) # (\Processor|path|MuxDIn|q[1]~1_combout\ & ((\Processor|path|RegB|Generate_Registers:7:dffi|q~q\)))) ) ) ) # ( !\Processor|path|ALU|fout[7]~16_combout\ & ( \SelInput|q[7]~11_combout\ & ( 
-- (!\Processor|path|MuxDIn|q[1]~1_combout\ & (((!\Processor|ctrl|selMuxDIn~0_combout\)) # (\Processor|path|RegA|Generate_Registers:7:dffi|q~q\))) # (\Processor|path|MuxDIn|q[1]~1_combout\ & (((\Processor|path|RegB|Generate_Registers:7:dffi|q~q\ & 
-- \Processor|ctrl|selMuxDIn~0_combout\)))) ) ) ) # ( \Processor|path|ALU|fout[7]~16_combout\ & ( !\SelInput|q[7]~11_combout\ & ( (!\Processor|path|MuxDIn|q[1]~1_combout\ & (\Processor|path|RegA|Generate_Registers:7:dffi|q~q\ & 
-- ((\Processor|ctrl|selMuxDIn~0_combout\)))) # (\Processor|path|MuxDIn|q[1]~1_combout\ & (((!\Processor|ctrl|selMuxDIn~0_combout\) # (\Processor|path|RegB|Generate_Registers:7:dffi|q~q\)))) ) ) ) # ( !\Processor|path|ALU|fout[7]~16_combout\ & ( 
-- !\SelInput|q[7]~11_combout\ & ( (\Processor|ctrl|selMuxDIn~0_combout\ & ((!\Processor|path|MuxDIn|q[1]~1_combout\ & (\Processor|path|RegA|Generate_Registers:7:dffi|q~q\)) # (\Processor|path|MuxDIn|q[1]~1_combout\ & 
-- ((\Processor|path|RegB|Generate_Registers:7:dffi|q~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|RegA|Generate_Registers:7:dffi|ALT_INV_q~q\,
	datab => \Processor|path|MuxDIn|ALT_INV_q[1]~1_combout\,
	datac => \Processor|path|RegB|Generate_Registers:7:dffi|ALT_INV_q~q\,
	datad => \Processor|ctrl|ALT_INV_selMuxDIn~0_combout\,
	datae => \Processor|path|ALU|ALT_INV_fout[7]~16_combout\,
	dataf => \SelInput|ALT_INV_q[7]~11_combout\,
	combout => \Processor|path|MuxDIn|q[7]~9_combout\);

-- Location: FF_X17_Y6_N50
\Processor|path|RegB|Generate_Registers:7:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|path|MuxDIn|q[7]~9_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|RegB|Generate_Registers:4:dffi|q~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|RegB|Generate_Registers:7:dffi|q~q\);

-- Location: MLABCELL_X18_Y6_N6
\Processor|path|ALU|inB[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|inB[7]~7_combout\ = ( !\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( \Processor|path|RegB|Generate_Registers:7:dffi|q~q\ & ( (\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & (\Processor|ctrl|modeALU~0_combout\ & 
-- !\Processor|path|IR|Generate_Registers:1:dffi|q~q\)) ) ) ) # ( \Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( !\Processor|path|RegB|Generate_Registers:7:dffi|q~q\ ) ) # ( !\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( 
-- !\Processor|path|RegB|Generate_Registers:7:dffi|q~q\ & ( (!\Processor|ctrl|modeALU~0_combout\) # ((!\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & ((!\Processor|path|IR|Generate_Registers:2:dffi|q~q\) # 
-- (!\Processor|path|IR|Generate_Registers:1:dffi|q~q\))) # (\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & ((\Processor|path|IR|Generate_Registers:1:dffi|q~q\) # (\Processor|path|IR|Generate_Registers:2:dffi|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111111111101111111111111111100010001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\,
	datab => \Processor|ctrl|ALT_INV_modeALU~0_combout\,
	datac => \Processor|path|IR|Generate_Registers:2:dffi|ALT_INV_q~q\,
	datad => \Processor|path|IR|Generate_Registers:1:dffi|ALT_INV_q~q\,
	datae => \Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|RegB|Generate_Registers:7:dffi|ALT_INV_q~q\,
	combout => \Processor|path|ALU|inB[7]~7_combout\);

-- Location: MLABCELL_X18_Y7_N6
\Processor|path|ALU|inA[7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|inA[7]~5_combout\ = ( \Processor|path|ALU|inA[5]~0_combout\ & ( (!\Processor|path|ALU|inA[7]~1_combout\ & (\Processor|path|RegA|Generate_Registers:7:dffi|q~q\)) # (\Processor|path|ALU|inA[7]~1_combout\ & 
-- ((!\Processor|path|ALU|inA[1]~2_combout\))) ) ) # ( !\Processor|path|ALU|inA[5]~0_combout\ & ( \Processor|path|RegA|Generate_Registers:7:dffi|q~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011111100000011001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|path|RegA|Generate_Registers:7:dffi|ALT_INV_q~q\,
	datac => \Processor|path|ALU|ALT_INV_inA[1]~2_combout\,
	datad => \Processor|path|ALU|ALT_INV_inA[7]~1_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inA[5]~0_combout\,
	combout => \Processor|path|ALU|inA[7]~5_combout\);

-- Location: LABCELL_X20_Y7_N9
\Processor|path|ALU|adder|add_gen:6:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|adder|add_gen:6:adderi|c~0_combout\ = ( \Processor|path|ALU|inA[6]~4_combout\ & ( (!\Processor|path|ALU|inB[6]~6_combout\) # ((!\Processor|path|ALU|adder|add_gen:4:adderi|c~0_combout\ & (!\Processor|path|ALU|inB[5]~5_combout\ & 
-- \Processor|path|ALU|inA[5]~3_combout\)) # (\Processor|path|ALU|adder|add_gen:4:adderi|c~0_combout\ & ((!\Processor|path|ALU|inB[5]~5_combout\) # (\Processor|path|ALU|inA[5]~3_combout\)))) ) ) # ( !\Processor|path|ALU|inA[6]~4_combout\ & ( 
-- (!\Processor|path|ALU|inB[6]~6_combout\ & ((!\Processor|path|ALU|adder|add_gen:4:adderi|c~0_combout\ & (!\Processor|path|ALU|inB[5]~5_combout\ & \Processor|path|ALU|inA[5]~3_combout\)) # (\Processor|path|ALU|adder|add_gen:4:adderi|c~0_combout\ & 
-- ((!\Processor|path|ALU|inB[5]~5_combout\) # (\Processor|path|ALU|inA[5]~3_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000011010000010000001101000011110100111111011111010011111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|adder|add_gen:4:adderi|ALT_INV_c~0_combout\,
	datab => \Processor|path|ALU|ALT_INV_inB[5]~5_combout\,
	datac => \Processor|path|ALU|ALT_INV_inB[6]~6_combout\,
	datad => \Processor|path|ALU|ALT_INV_inA[5]~3_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inA[6]~4_combout\,
	combout => \Processor|path|ALU|adder|add_gen:6:adderi|c~0_combout\);

-- Location: LABCELL_X19_Y6_N30
\Processor|path|ALU|adder|add_gen:7:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|adder|add_gen:7:adderi|s~combout\ = ( \Processor|path|ALU|adder|add_gen:6:adderi|c~0_combout\ & ( !\Processor|path|ALU|inB[7]~7_combout\ $ (\Processor|path|ALU|inA[7]~5_combout\) ) ) # ( 
-- !\Processor|path|ALU|adder|add_gen:6:adderi|c~0_combout\ & ( !\Processor|path|ALU|inB[7]~7_combout\ $ (!\Processor|path|ALU|inA[7]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110011000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|path|ALU|ALT_INV_inB[7]~7_combout\,
	datac => \Processor|path|ALU|ALT_INV_inA[7]~5_combout\,
	dataf => \Processor|path|ALU|adder|add_gen:6:adderi|ALT_INV_c~0_combout\,
	combout => \Processor|path|ALU|adder|add_gen:7:adderi|s~combout\);

-- Location: LABCELL_X19_Y6_N33
\Processor|path|ALU|fout[7]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|fout[7]~15_combout\ = ( \Processor|path|RegA|Generate_Registers:7:dffi|q~q\ & ( !\Processor|path|ALU|fout[3]~1_combout\ $ (((!\Processor|path|RegB|Generate_Registers:7:dffi|q~q\) # (!\Processor|path|ALU|fout[3]~2_combout\))) ) ) # ( 
-- !\Processor|path|RegA|Generate_Registers:7:dffi|q~q\ & ( (\Processor|path|ALU|fout[3]~1_combout\ & (!\Processor|path|RegB|Generate_Registers:7:dffi|q~q\ $ (!\Processor|path|ALU|fout[3]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010000000001010101000001010101010110100101010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_fout[3]~1_combout\,
	datac => \Processor|path|RegB|Generate_Registers:7:dffi|ALT_INV_q~q\,
	datad => \Processor|path|ALU|ALT_INV_fout[3]~2_combout\,
	dataf => \Processor|path|RegA|Generate_Registers:7:dffi|ALT_INV_q~q\,
	combout => \Processor|path|ALU|fout[7]~15_combout\);

-- Location: LABCELL_X20_Y7_N39
\Processor|path|ALU|mult|adder3|add_gen:2:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder3|add_gen:2:adderi|s~combout\ = ( \Processor|path|ALU|inA[3]~8_combout\ & ( (!\Processor|path|ALU|inB[5]~5_combout\ & (!\Processor|path|ALU|inA[2]~9_combout\ $ (((\Processor|path|ALU|mult|adder4|add_gen:1:adderi|c~0_combout\) 
-- # (\Processor|path|ALU|inB[4]~4_combout\))))) # (\Processor|path|ALU|inB[5]~5_combout\ & (!\Processor|path|ALU|inB[4]~4_combout\)) ) ) # ( !\Processor|path|ALU|inA[3]~8_combout\ & ( (!\Processor|path|ALU|inB[5]~5_combout\ & 
-- (!\Processor|path|ALU|inA[2]~9_combout\ $ (((!\Processor|path|ALU|mult|adder4|add_gen:1:adderi|c~0_combout\) # (\Processor|path|ALU|inB[4]~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000010010000001100001001000010011010001110101001101000111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inB[4]~4_combout\,
	datab => \Processor|path|ALU|ALT_INV_inA[2]~9_combout\,
	datac => \Processor|path|ALU|ALT_INV_inB[5]~5_combout\,
	datad => \Processor|path|ALU|mult|adder4|add_gen:1:adderi|ALT_INV_c~0_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inA[3]~8_combout\,
	combout => \Processor|path|ALU|mult|adder3|add_gen:2:adderi|s~combout\);

-- Location: LABCELL_X20_Y7_N24
\Processor|path|ALU|mult|adder4|add_gen:0:adderi|s~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder4|add_gen:0:adderi|s~0_combout\ = ( \Processor|path|ALU|inA[1]~11_combout\ & ( !\Processor|path|ALU|inB[6]~6_combout\ $ (((!\Processor|path|ALU|inA[0]~10_combout\ & !\Processor|path|ALU|inB[7]~7_combout\))) ) ) # ( 
-- !\Processor|path|ALU|inA[1]~11_combout\ & ( (!\Processor|path|ALU|inA[0]~10_combout\ & !\Processor|path|ALU|inB[7]~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000001101100011011000110110001101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inA[0]~10_combout\,
	datab => \Processor|path|ALU|ALT_INV_inB[6]~6_combout\,
	datac => \Processor|path|ALU|ALT_INV_inB[7]~7_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inA[1]~11_combout\,
	combout => \Processor|path|ALU|mult|adder4|add_gen:0:adderi|s~0_combout\);

-- Location: LABCELL_X20_Y7_N27
\Processor|path|ALU|mult|adder6|adder_generate:1:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder6|adder_generate:1:adderi|s~combout\ = ( \Processor|path|ALU|mult|adder4|add_gen:0:adderi|s~0_combout\ & ( !\Processor|path|ALU|mult|adder3|add_gen:2:adderi|s~combout\ $ (((!\Processor|path|ALU|inA[0]~10_combout\ & 
-- (!\Processor|path|ALU|inB[6]~6_combout\ & \Processor|path|ALU|mult|adder3|add_gen:1:adderi|s~combout\)))) ) ) # ( !\Processor|path|ALU|mult|adder4|add_gen:0:adderi|s~0_combout\ & ( !\Processor|path|ALU|mult|adder3|add_gen:2:adderi|s~combout\ $ 
-- ((((!\Processor|path|ALU|mult|adder3|add_gen:1:adderi|s~combout\) # (\Processor|path|ALU|inB[6]~6_combout\)) # (\Processor|path|ALU|inA[0]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110000111000011111000011111110000011110001111000001111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inA[0]~10_combout\,
	datab => \Processor|path|ALU|ALT_INV_inB[6]~6_combout\,
	datac => \Processor|path|ALU|mult|adder3|add_gen:2:adderi|ALT_INV_s~combout\,
	datad => \Processor|path|ALU|mult|adder3|add_gen:1:adderi|ALT_INV_s~combout\,
	dataf => \Processor|path|ALU|mult|adder4|add_gen:0:adderi|ALT_INV_s~0_combout\,
	combout => \Processor|path|ALU|mult|adder6|adder_generate:1:adderi|s~combout\);

-- Location: LABCELL_X20_Y7_N21
\Processor|path|ALU|mult|adder7|adder_generate:2:adderi|c\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder7|adder_generate:2:adderi|c~combout\ = ( \Processor|path|ALU|inA[0]~10_combout\ & ( (!\Processor|path|ALU|mult|adder3|add_gen:1:adderi|s~combout\ & (\Processor|path|ALU|mult|adder7|adder_generate:1:adderi|c~0_combout\ & 
-- \Processor|path|ALU|mult|adder5|adder_generate:4:adderi|s~combout\)) # (\Processor|path|ALU|mult|adder3|add_gen:1:adderi|s~combout\ & ((\Processor|path|ALU|mult|adder5|adder_generate:4:adderi|s~combout\) # 
-- (\Processor|path|ALU|mult|adder7|adder_generate:1:adderi|c~0_combout\))) ) ) # ( !\Processor|path|ALU|inA[0]~10_combout\ & ( (!\Processor|path|ALU|mult|adder7|adder_generate:1:adderi|c~0_combout\ & 
-- (\Processor|path|ALU|mult|adder5|adder_generate:4:adderi|s~combout\ & (!\Processor|path|ALU|mult|adder3|add_gen:1:adderi|s~combout\ $ (\Processor|path|ALU|inB[6]~6_combout\)))) # (\Processor|path|ALU|mult|adder7|adder_generate:1:adderi|c~0_combout\ & 
-- ((!\Processor|path|ALU|mult|adder3|add_gen:1:adderi|s~combout\ $ (\Processor|path|ALU|inB[6]~6_combout\)) # (\Processor|path|ALU|mult|adder5|adder_generate:4:adderi|s~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100110011111000010011001111100000101010111110000010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder3|add_gen:1:adderi|ALT_INV_s~combout\,
	datab => \Processor|path|ALU|ALT_INV_inB[6]~6_combout\,
	datac => \Processor|path|ALU|mult|adder7|adder_generate:1:adderi|ALT_INV_c~0_combout\,
	datad => \Processor|path|ALU|mult|adder5|adder_generate:4:adderi|ALT_INV_s~combout\,
	dataf => \Processor|path|ALU|ALT_INV_inA[0]~10_combout\,
	combout => \Processor|path|ALU|mult|adder7|adder_generate:2:adderi|c~combout\);

-- Location: LABCELL_X26_Y4_N30
\Processor|path|ALU|mult|adder5|adder_generate:4:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder5|adder_generate:4:adderi|c~0_combout\ = ( \Processor|path|ALU|mult|adder5|adder_generate:2:adderi|c~0_combout\ & ( (!\Processor|path|ALU|mult|adder1|add_gen:5:adderi|s~combout\ & 
-- (\Processor|path|ALU|mult|adder2|add_gen:3:adderi|s~combout\ & ((\Processor|path|ALU|mult|adder2|add_gen:2:adderi|s~combout\) # (\Processor|path|ALU|mult|adder1|add_gen:4:adderi|s~combout\)))) # (\Processor|path|ALU|mult|adder1|add_gen:5:adderi|s~combout\ 
-- & (((\Processor|path|ALU|mult|adder2|add_gen:3:adderi|s~combout\) # (\Processor|path|ALU|mult|adder2|add_gen:2:adderi|s~combout\)) # (\Processor|path|ALU|mult|adder1|add_gen:4:adderi|s~combout\))) ) ) # ( 
-- !\Processor|path|ALU|mult|adder5|adder_generate:2:adderi|c~0_combout\ & ( (!\Processor|path|ALU|mult|adder1|add_gen:5:adderi|s~combout\ & (\Processor|path|ALU|mult|adder1|add_gen:4:adderi|s~combout\ & 
-- (\Processor|path|ALU|mult|adder2|add_gen:2:adderi|s~combout\ & \Processor|path|ALU|mult|adder2|add_gen:3:adderi|s~combout\))) # (\Processor|path|ALU|mult|adder1|add_gen:5:adderi|s~combout\ & (((\Processor|path|ALU|mult|adder1|add_gen:4:adderi|s~combout\ & 
-- \Processor|path|ALU|mult|adder2|add_gen:2:adderi|s~combout\)) # (\Processor|path|ALU|mult|adder2|add_gen:3:adderi|s~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110111000000010011011100010011011111110001001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder1|add_gen:4:adderi|ALT_INV_s~combout\,
	datab => \Processor|path|ALU|mult|adder1|add_gen:5:adderi|ALT_INV_s~combout\,
	datac => \Processor|path|ALU|mult|adder2|add_gen:2:adderi|ALT_INV_s~combout\,
	datad => \Processor|path|ALU|mult|adder2|add_gen:3:adderi|ALT_INV_s~combout\,
	dataf => \Processor|path|ALU|mult|adder5|adder_generate:2:adderi|ALT_INV_c~0_combout\,
	combout => \Processor|path|ALU|mult|adder5|adder_generate:4:adderi|c~0_combout\);

-- Location: LABCELL_X20_Y6_N6
\Processor|path|ALU|mult|adder1|add_gen:5:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder1|add_gen:5:adderi|c~0_combout\ = ( \Processor|path|ALU|inA[6]~4_combout\ & ( \Processor|path|ALU|mult|adder1|add_gen:3:adderi|c~0_combout\ & ( (!\Processor|path|ALU|inB[0]~1_combout\ & 
-- (((\Processor|path|ALU|inA[4]~7_combout\ & !\Processor|path|ALU|inB[1]~0_combout\)) # (\Processor|path|ALU|inA[5]~3_combout\))) # (\Processor|path|ALU|inB[0]~1_combout\ & (\Processor|path|ALU|inA[5]~3_combout\ & (\Processor|path|ALU|inA[4]~7_combout\ & 
-- !\Processor|path|ALU|inB[1]~0_combout\))) ) ) ) # ( !\Processor|path|ALU|inA[6]~4_combout\ & ( \Processor|path|ALU|mult|adder1|add_gen:3:adderi|c~0_combout\ & ( (\Processor|path|ALU|inA[5]~3_combout\ & (!\Processor|path|ALU|inB[1]~0_combout\ & 
-- ((!\Processor|path|ALU|inB[0]~1_combout\) # (\Processor|path|ALU|inA[4]~7_combout\)))) ) ) ) # ( \Processor|path|ALU|inA[6]~4_combout\ & ( !\Processor|path|ALU|mult|adder1|add_gen:3:adderi|c~0_combout\ & ( (!\Processor|path|ALU|inB[0]~1_combout\ & 
-- (\Processor|path|ALU|inA[5]~3_combout\ & !\Processor|path|ALU|inB[1]~0_combout\)) ) ) ) # ( !\Processor|path|ALU|inA[6]~4_combout\ & ( !\Processor|path|ALU|mult|adder1|add_gen:3:adderi|c~0_combout\ & ( (!\Processor|path|ALU|inB[0]~1_combout\ & 
-- (\Processor|path|ALU|inA[5]~3_combout\ & (\Processor|path|ALU|inA[4]~7_combout\ & !\Processor|path|ALU|inB[1]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000001000100000000000100011000000000010101100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inB[0]~1_combout\,
	datab => \Processor|path|ALU|ALT_INV_inA[5]~3_combout\,
	datac => \Processor|path|ALU|ALT_INV_inA[4]~7_combout\,
	datad => \Processor|path|ALU|ALT_INV_inB[1]~0_combout\,
	datae => \Processor|path|ALU|ALT_INV_inA[6]~4_combout\,
	dataf => \Processor|path|ALU|mult|adder1|add_gen:3:adderi|ALT_INV_c~0_combout\,
	combout => \Processor|path|ALU|mult|adder1|add_gen:5:adderi|c~0_combout\);

-- Location: LABCELL_X20_Y6_N36
\Processor|path|ALU|mult|adder1|add_gen:6:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder1|add_gen:6:adderi|s~combout\ = ( \Processor|path|ALU|mult|adder1|add_gen:5:adderi|c~0_combout\ & ( (!\Processor|path|ALU|inB[0]~1_combout\ & (!\Processor|path|ALU|inA[7]~5_combout\ $ (((\Processor|path|ALU|inA[6]~4_combout\ 
-- & !\Processor|path|ALU|inB[1]~0_combout\))))) # (\Processor|path|ALU|inB[0]~1_combout\ & ((!\Processor|path|ALU|inA[6]~4_combout\) # ((\Processor|path|ALU|inB[1]~0_combout\)))) ) ) # ( !\Processor|path|ALU|mult|adder1|add_gen:5:adderi|c~0_combout\ & ( 
-- (!\Processor|path|ALU|inB[0]~1_combout\ & (!\Processor|path|ALU|inA[7]~5_combout\ $ (((!\Processor|path|ALU|inA[6]~4_combout\) # (\Processor|path|ALU|inB[1]~0_combout\))))) # (\Processor|path|ALU|inB[0]~1_combout\ & (\Processor|path|ALU|inA[6]~4_combout\ 
-- & ((!\Processor|path|ALU|inB[1]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100100001010001110010000101011000110111101011100011011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inB[0]~1_combout\,
	datab => \Processor|path|ALU|ALT_INV_inA[6]~4_combout\,
	datac => \Processor|path|ALU|ALT_INV_inA[7]~5_combout\,
	datad => \Processor|path|ALU|ALT_INV_inB[1]~0_combout\,
	dataf => \Processor|path|ALU|mult|adder1|add_gen:5:adderi|ALT_INV_c~0_combout\,
	combout => \Processor|path|ALU|mult|adder1|add_gen:6:adderi|s~combout\);

-- Location: LABCELL_X21_Y6_N27
\Processor|path|ALU|mult|adder2|add_gen:3:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder2|add_gen:3:adderi|c~0_combout\ = ( !\Processor|path|ALU|inB[3]~3_combout\ & ( !\Processor|path|ALU|inB[2]~2_combout\ & ( (!\Processor|path|ALU|inA[2]~9_combout\ & (\Processor|path|ALU|inA[3]~8_combout\ & 
-- ((\Processor|path|ALU|inA[4]~7_combout\) # (\Processor|path|ALU|mult|adder4|add_gen:1:adderi|c~0_combout\)))) # (\Processor|path|ALU|inA[2]~9_combout\ & (((\Processor|path|ALU|mult|adder4|add_gen:1:adderi|c~0_combout\ & 
-- \Processor|path|ALU|inA[4]~7_combout\)) # (\Processor|path|ALU|inA[3]~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100110111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inA[2]~9_combout\,
	datab => \Processor|path|ALU|ALT_INV_inA[3]~8_combout\,
	datac => \Processor|path|ALU|mult|adder4|add_gen:1:adderi|ALT_INV_c~0_combout\,
	datad => \Processor|path|ALU|ALT_INV_inA[4]~7_combout\,
	datae => \Processor|path|ALU|ALT_INV_inB[3]~3_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inB[2]~2_combout\,
	combout => \Processor|path|ALU|mult|adder2|add_gen:3:adderi|c~0_combout\);

-- Location: LABCELL_X20_Y6_N30
\Processor|path|ALU|mult|adder2|add_gen:4:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder2|add_gen:4:adderi|s~combout\ = ( \Processor|path|ALU|mult|adder2|add_gen:3:adderi|c~0_combout\ & ( \Processor|path|ALU|inA[5]~3_combout\ & ( !\Processor|path|ALU|inB[2]~2_combout\ $ (((!\Processor|path|ALU|inA[4]~7_combout\) 
-- # (\Processor|path|ALU|inB[3]~3_combout\))) ) ) ) # ( !\Processor|path|ALU|mult|adder2|add_gen:3:adderi|c~0_combout\ & ( \Processor|path|ALU|inA[5]~3_combout\ & ( !\Processor|path|ALU|inB[2]~2_combout\ $ (((!\Processor|path|ALU|inB[3]~3_combout\ & 
-- \Processor|path|ALU|inA[4]~7_combout\))) ) ) ) # ( \Processor|path|ALU|mult|adder2|add_gen:3:adderi|c~0_combout\ & ( !\Processor|path|ALU|inA[5]~3_combout\ & ( (!\Processor|path|ALU|inA[4]~7_combout\) # (\Processor|path|ALU|inB[3]~3_combout\) ) ) ) # ( 
-- !\Processor|path|ALU|mult|adder2|add_gen:3:adderi|c~0_combout\ & ( !\Processor|path|ALU|inA[5]~3_combout\ & ( (!\Processor|path|ALU|inB[3]~3_combout\ & \Processor|path|ALU|inA[4]~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010111101011111010111000110110001100011100100111001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inB[3]~3_combout\,
	datab => \Processor|path|ALU|ALT_INV_inB[2]~2_combout\,
	datac => \Processor|path|ALU|ALT_INV_inA[4]~7_combout\,
	datae => \Processor|path|ALU|mult|adder2|add_gen:3:adderi|ALT_INV_c~0_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inA[5]~3_combout\,
	combout => \Processor|path|ALU|mult|adder2|add_gen:4:adderi|s~combout\);

-- Location: LABCELL_X20_Y6_N39
\Processor|path|ALU|mult|adder5|adder_generate:5:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder5|adder_generate:5:adderi|s~combout\ = ( \Processor|path|ALU|mult|adder2|add_gen:4:adderi|s~combout\ & ( !\Processor|path|ALU|mult|adder5|adder_generate:4:adderi|c~0_combout\ $ 
-- (\Processor|path|ALU|mult|adder1|add_gen:6:adderi|s~combout\) ) ) # ( !\Processor|path|ALU|mult|adder2|add_gen:4:adderi|s~combout\ & ( !\Processor|path|ALU|mult|adder5|adder_generate:4:adderi|c~0_combout\ $ 
-- (!\Processor|path|ALU|mult|adder1|add_gen:6:adderi|s~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Processor|path|ALU|mult|adder5|adder_generate:4:adderi|ALT_INV_c~0_combout\,
	datad => \Processor|path|ALU|mult|adder1|add_gen:6:adderi|ALT_INV_s~combout\,
	dataf => \Processor|path|ALU|mult|adder2|add_gen:4:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|ALU|mult|adder5|adder_generate:5:adderi|s~combout\);

-- Location: LABCELL_X19_Y7_N3
\Processor|path|ALU|mult|adder7|adder_generate:3:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder7|adder_generate:3:adderi|s~combout\ = ( \Processor|path|ALU|mult|adder5|adder_generate:5:adderi|s~combout\ & ( !\Processor|path|ALU|mult|adder6|adder_generate:1:adderi|s~combout\ $ 
-- (\Processor|path|ALU|mult|adder7|adder_generate:2:adderi|c~combout\) ) ) # ( !\Processor|path|ALU|mult|adder5|adder_generate:5:adderi|s~combout\ & ( !\Processor|path|ALU|mult|adder6|adder_generate:1:adderi|s~combout\ $ 
-- (!\Processor|path|ALU|mult|adder7|adder_generate:2:adderi|c~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Processor|path|ALU|mult|adder6|adder_generate:1:adderi|ALT_INV_s~combout\,
	datad => \Processor|path|ALU|mult|adder7|adder_generate:2:adderi|ALT_INV_c~combout\,
	dataf => \Processor|path|ALU|mult|adder5|adder_generate:5:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|ALU|mult|adder7|adder_generate:3:adderi|s~combout\);

-- Location: LABCELL_X19_Y6_N6
\Processor|path|ALU|fout[7]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|fout[7]~16_combout\ = ( \Processor|path|ALU|fout[3]~4_combout\ & ( \Processor|path|RegA|Generate_Registers:7:dffi|q~q\ & ( (!\Processor|path|ALU|fout[3]~21_combout\ & \Processor|path|ALU|fout[7]~15_combout\) ) ) ) # ( 
-- !\Processor|path|ALU|fout[3]~4_combout\ & ( \Processor|path|RegA|Generate_Registers:7:dffi|q~q\ & ( (!\Processor|path|ALU|fout[3]~21_combout\ & (!\Processor|path|ALU|adder|add_gen:7:adderi|s~combout\)) # (\Processor|path|ALU|fout[3]~21_combout\ & 
-- ((\Processor|path|ALU|mult|adder7|adder_generate:3:adderi|s~combout\))) ) ) ) # ( \Processor|path|ALU|fout[3]~4_combout\ & ( !\Processor|path|RegA|Generate_Registers:7:dffi|q~q\ & ( (\Processor|path|ALU|fout[7]~15_combout\) # 
-- (\Processor|path|ALU|fout[3]~21_combout\) ) ) ) # ( !\Processor|path|ALU|fout[3]~4_combout\ & ( !\Processor|path|RegA|Generate_Registers:7:dffi|q~q\ & ( (!\Processor|path|ALU|fout[3]~21_combout\ & (!\Processor|path|ALU|adder|add_gen:7:adderi|s~combout\)) 
-- # (\Processor|path|ALU|fout[3]~21_combout\ & ((\Processor|path|ALU|mult|adder7|adder_generate:3:adderi|s~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100011011101010111110101111110001000110111010000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_fout[3]~21_combout\,
	datab => \Processor|path|ALU|adder|add_gen:7:adderi|ALT_INV_s~combout\,
	datac => \Processor|path|ALU|ALT_INV_fout[7]~15_combout\,
	datad => \Processor|path|ALU|mult|adder7|adder_generate:3:adderi|ALT_INV_s~combout\,
	datae => \Processor|path|ALU|ALT_INV_fout[3]~4_combout\,
	dataf => \Processor|path|RegA|Generate_Registers:7:dffi|ALT_INV_q~q\,
	combout => \Processor|path|ALU|fout[7]~16_combout\);

-- Location: LABCELL_X16_Y6_N15
\Processor|path|ALU|Equal18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|Equal18~1_combout\ = ( !\Processor|path|ALU|fout[4]~17_combout\ & ( !\Processor|path|ALU|fout[7]~16_combout\ & ( (\Processor|path|ALU|Equal18~0_combout\ & (!\Processor|path|ALU|fout[5]~12_combout\ & 
-- !\Processor|path|ALU|fout[6]~14_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_Equal18~0_combout\,
	datab => \Processor|path|ALU|ALT_INV_fout[5]~12_combout\,
	datac => \Processor|path|ALU|ALT_INV_fout[6]~14_combout\,
	datae => \Processor|path|ALU|ALT_INV_fout[4]~17_combout\,
	dataf => \Processor|path|ALU|ALT_INV_fout[7]~16_combout\,
	combout => \Processor|path|ALU|Equal18~1_combout\);

-- Location: LABCELL_X16_Y6_N54
\Processor|path|FZ|dff1|q~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|FZ|dff1|q~0_combout\ = ( \Processor|path|IR|Generate_Registers:1:dffi|q~q\ & ( ((!\RESET_N~input_o\) # ((\Processor|path|IR|Generate_Registers:6:dffi|q~q\ & \Processor|ctrl|loadFZ~0_combout\))) # (\Processor|ctrl|modeALU~0_combout\) ) ) # 
-- ( !\Processor|path|IR|Generate_Registers:1:dffi|q~q\ & ( (!\RESET_N~input_o\) # (\Processor|ctrl|modeALU~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101111101011111010111110101111101111111010111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|ALT_INV_modeALU~0_combout\,
	datab => \Processor|path|IR|Generate_Registers:6:dffi|ALT_INV_q~q\,
	datac => \ALT_INV_RESET_N~input_o\,
	datad => \Processor|ctrl|ALT_INV_loadFZ~0_combout\,
	dataf => \Processor|path|IR|Generate_Registers:1:dffi|ALT_INV_q~q\,
	combout => \Processor|path|FZ|dff1|q~0_combout\);

-- Location: FF_X16_Y6_N17
\Processor|path|FZ|dff1|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	d => \Processor|path|ALU|Equal18~1_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	ena => \Processor|path|FZ|dff1|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|FZ|dff1|q~q\);

-- Location: LABCELL_X12_Y5_N18
\Processor|ctrl|JCintD|stop1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|JCintD|stop1~0_combout\ = ( \Processor|path|IR|Generate_Registers:2:dffi|q~q\ & ( (!\Processor|path|IR|Generate_Registers:5:dffi|q~q\ & ((!\Processor|path|FZ|dff1|q~q\))) # (\Processor|path|IR|Generate_Registers:5:dffi|q~q\ & 
-- (!\Processor|path|IR|Generate_Registers:3:dffi|q~q\)) ) ) # ( !\Processor|path|IR|Generate_Registers:2:dffi|q~q\ & ( (!\Processor|path|FZ|dff1|q~q\ & !\Processor|path|IR|Generate_Registers:5:dffi|q~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000110011001111000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\,
	datac => \Processor|path|FZ|dff1|ALT_INV_q~q\,
	datad => \Processor|path|IR|Generate_Registers:5:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IR|Generate_Registers:2:dffi|ALT_INV_q~q\,
	combout => \Processor|ctrl|JCintD|stop1~0_combout\);

-- Location: LABCELL_X12_Y5_N30
\Processor|ctrl|JCintD|stop1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|JCintD|stop1~1_combout\ = ( \Processor|path|IR|Generate_Registers:5:dffi|q~q\ & ( \Processor|ctrl|JCintD|stop1~0_combout\ & ( (!\Processor|path|IR|Generate_Registers:6:dffi|q~q\ & ((\Processor|path|IR|Generate_Registers:7:dffi|q~q\))) # 
-- (\Processor|path|IR|Generate_Registers:6:dffi|q~q\ & (\Processor|path|IR|Generate_Registers:4:dffi|q~q\ & !\Processor|path|IR|Generate_Registers:7:dffi|q~q\)) ) ) ) # ( !\Processor|path|IR|Generate_Registers:5:dffi|q~q\ & ( 
-- \Processor|ctrl|JCintD|stop1~0_combout\ & ( (!\Processor|path|IR|Generate_Registers:6:dffi|q~q\ & (((!\Processor|path|IR|Generate_Registers:4:dffi|q~q\) # (\Processor|path|IR|Generate_Registers:7:dffi|q~q\)))) # 
-- (\Processor|path|IR|Generate_Registers:6:dffi|q~q\ & (!\Processor|path|IR|Generate_Registers:7:dffi|q~q\ & ((!\Processor|path|FC|dff1|q~q\) # (\Processor|path|IR|Generate_Registers:4:dffi|q~q\)))) ) ) ) # ( 
-- \Processor|path|IR|Generate_Registers:5:dffi|q~q\ & ( !\Processor|ctrl|JCintD|stop1~0_combout\ & ( (!\Processor|path|IR|Generate_Registers:6:dffi|q~q\ & \Processor|path|IR|Generate_Registers:7:dffi|q~q\) ) ) ) # ( 
-- !\Processor|path|IR|Generate_Registers:5:dffi|q~q\ & ( !\Processor|ctrl|JCintD|stop1~0_combout\ & ( (!\Processor|path|IR|Generate_Registers:7:dffi|q~q\ & (!\Processor|path|IR|Generate_Registers:4:dffi|q~q\ & 
-- ((!\Processor|path|IR|Generate_Registers:6:dffi|q~q\) # (!\Processor|path|FC|dff1|q~q\)))) # (\Processor|path|IR|Generate_Registers:7:dffi|q~q\ & (!\Processor|path|IR|Generate_Registers:6:dffi|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000010101010000000001010101011100101101010100000010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:6:dffi|ALT_INV_q~q\,
	datab => \Processor|path|FC|dff1|ALT_INV_q~q\,
	datac => \Processor|path|IR|Generate_Registers:4:dffi|ALT_INV_q~q\,
	datad => \Processor|path|IR|Generate_Registers:7:dffi|ALT_INV_q~q\,
	datae => \Processor|path|IR|Generate_Registers:5:dffi|ALT_INV_q~q\,
	dataf => \Processor|ctrl|JCintD|ALT_INV_stop1~0_combout\,
	combout => \Processor|ctrl|JCintD|stop1~1_combout\);

-- Location: LABCELL_X12_Y5_N3
\Processor|ctrl|JCintD|stop1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|JCintD|stop1~2_combout\ = ( \Processor|ctrl|JCintD|stop1~1_combout\ & ( (\Processor|ctrl|JCintB|jc2|dff1|q~q\ & (!\Processor|ctrl|JCintB|jc1|dff1|q~q\ & !\Processor|ctrl|JCintD|jc1|dff1|q~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|JCintB|jc2|dff1|ALT_INV_q~q\,
	datab => \Processor|ctrl|JCintB|jc1|dff1|ALT_INV_q~q\,
	datac => \Processor|ctrl|JCintD|jc1|dff1|ALT_INV_q~q\,
	dataf => \Processor|ctrl|JCintD|ALT_INV_stop1~1_combout\,
	combout => \Processor|ctrl|JCintD|stop1~2_combout\);

-- Location: FF_X12_Y5_N32
\Processor|ctrl|JCintD|jc1|dff1|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|ctrl|JCintD|stop1~2_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|ctrl|JCintD|jc1|dff1|q~q\);

-- Location: LABCELL_X14_Y5_N57
\Processor|ctrl|modeALU~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|modeALU~0_combout\ = ( \Processor|ctrl|JCintD|jc1|dff1|q~q\ & ( (!\Processor|path|IR|Generate_Registers:6:dffi|q~q\ & \Processor|path|IR|Generate_Registers:7:dffi|q~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:6:dffi|ALT_INV_q~q\,
	datac => \Processor|path|IR|Generate_Registers:7:dffi|ALT_INV_q~q\,
	dataf => \Processor|ctrl|JCintD|jc1|dff1|ALT_INV_q~q\,
	combout => \Processor|ctrl|modeALU~0_combout\);

-- Location: MLABCELL_X18_Y5_N39
\Processor|path|ALU|inA[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|inA[1]~2_combout\ = ( \Processor|ctrl|modeALU~0_combout\ & ( \Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( (!\Processor|path|IR|Generate_Registers:1:dffi|q~q\ & (\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & 
-- !\Processor|path|IR|Generate_Registers:2:dffi|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|path|IR|Generate_Registers:1:dffi|ALT_INV_q~q\,
	datac => \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\,
	datad => \Processor|path|IR|Generate_Registers:2:dffi|ALT_INV_q~q\,
	datae => \Processor|ctrl|ALT_INV_modeALU~0_combout\,
	dataf => \Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\,
	combout => \Processor|path|ALU|inA[1]~2_combout\);

-- Location: MLABCELL_X18_Y7_N33
\Processor|path|ALU|inA[6]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|inA[6]~4_combout\ = ( \Processor|path|RegA|Generate_Registers:6:dffi|q~q\ & ( (!\Processor|path|ALU|inA[1]~2_combout\) # ((!\Processor|path|ALU|inA[5]~0_combout\) # (!\Processor|path|ALU|inA[7]~1_combout\)) ) ) # ( 
-- !\Processor|path|RegA|Generate_Registers:6:dffi|q~q\ & ( (!\Processor|path|ALU|inA[1]~2_combout\ & (\Processor|path|ALU|inA[5]~0_combout\ & \Processor|path|ALU|inA[7]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001011111110111111101111111011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inA[1]~2_combout\,
	datab => \Processor|path|ALU|ALT_INV_inA[5]~0_combout\,
	datac => \Processor|path|ALU|ALT_INV_inA[7]~1_combout\,
	dataf => \Processor|path|RegA|Generate_Registers:6:dffi|ALT_INV_q~q\,
	combout => \Processor|path|ALU|inA[6]~4_combout\);

-- Location: MLABCELL_X18_Y7_N12
\Processor|path|ALU|mult|adder3|add_gen:3:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder3|add_gen:3:adderi|c~0_combout\ = ( !\Processor|path|ALU|inB[5]~5_combout\ & ( !\Processor|path|ALU|inB[4]~4_combout\ & ( (!\Processor|path|ALU|mult|adder4|add_gen:1:adderi|c~0_combout\ & 
-- (\Processor|path|ALU|inA[3]~8_combout\ & ((\Processor|path|ALU|inA[2]~9_combout\) # (\Processor|path|ALU|inA[4]~7_combout\)))) # (\Processor|path|ALU|mult|adder4|add_gen:1:adderi|c~0_combout\ & (((\Processor|path|ALU|inA[4]~7_combout\ & 
-- \Processor|path|ALU|inA[2]~9_combout\)) # (\Processor|path|ALU|inA[3]~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100110111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder4|add_gen:1:adderi|ALT_INV_c~0_combout\,
	datab => \Processor|path|ALU|ALT_INV_inA[3]~8_combout\,
	datac => \Processor|path|ALU|ALT_INV_inA[4]~7_combout\,
	datad => \Processor|path|ALU|ALT_INV_inA[2]~9_combout\,
	datae => \Processor|path|ALU|ALT_INV_inB[5]~5_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inB[4]~4_combout\,
	combout => \Processor|path|ALU|mult|adder3|add_gen:3:adderi|c~0_combout\);

-- Location: MLABCELL_X18_Y7_N42
\Processor|path|ALU|mult|adder3|add_gen:5:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder3|add_gen:5:adderi|c~0_combout\ = ( \Processor|path|ALU|inA[4]~7_combout\ & ( \Processor|path|ALU|inB[5]~5_combout\ & ( (\Processor|path|ALU|inA[6]~4_combout\ & (\Processor|path|ALU|inA[5]~3_combout\ & 
-- (!\Processor|path|ALU|inB[4]~4_combout\ & \Processor|path|ALU|mult|adder3|add_gen:3:adderi|c~0_combout\))) ) ) ) # ( !\Processor|path|ALU|inA[4]~7_combout\ & ( \Processor|path|ALU|inB[5]~5_combout\ & ( (\Processor|path|ALU|inA[6]~4_combout\ & 
-- (\Processor|path|ALU|inA[5]~3_combout\ & (!\Processor|path|ALU|inB[4]~4_combout\ & \Processor|path|ALU|mult|adder3|add_gen:3:adderi|c~0_combout\))) ) ) ) # ( \Processor|path|ALU|inA[4]~7_combout\ & ( !\Processor|path|ALU|inB[5]~5_combout\ & ( 
-- (!\Processor|path|ALU|inA[5]~3_combout\ & (\Processor|path|ALU|inA[6]~4_combout\ & (!\Processor|path|ALU|inB[4]~4_combout\ & \Processor|path|ALU|mult|adder3|add_gen:3:adderi|c~0_combout\))) # (\Processor|path|ALU|inA[5]~3_combout\ & 
-- (((!\Processor|path|ALU|inB[4]~4_combout\) # (\Processor|path|ALU|mult|adder3|add_gen:3:adderi|c~0_combout\)))) ) ) ) # ( !\Processor|path|ALU|inA[4]~7_combout\ & ( !\Processor|path|ALU|inB[5]~5_combout\ & ( (\Processor|path|ALU|inA[5]~3_combout\ & 
-- (!\Processor|path|ALU|inB[4]~4_combout\ & ((\Processor|path|ALU|mult|adder3|add_gen:3:adderi|c~0_combout\) # (\Processor|path|ALU|inA[6]~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000110000001100000111001100000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inA[6]~4_combout\,
	datab => \Processor|path|ALU|ALT_INV_inA[5]~3_combout\,
	datac => \Processor|path|ALU|ALT_INV_inB[4]~4_combout\,
	datad => \Processor|path|ALU|mult|adder3|add_gen:3:adderi|ALT_INV_c~0_combout\,
	datae => \Processor|path|ALU|ALT_INV_inA[4]~7_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inB[5]~5_combout\,
	combout => \Processor|path|ALU|mult|adder3|add_gen:5:adderi|c~0_combout\);

-- Location: MLABCELL_X18_Y7_N39
\Processor|path|ALU|mult|adder3|add_gen:6:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder3|add_gen:6:adderi|s~combout\ = ( \Processor|path|ALU|inB[5]~5_combout\ & ( !\Processor|path|ALU|mult|adder3|add_gen:5:adderi|c~0_combout\ $ (((!\Processor|path|ALU|inA[7]~5_combout\) # 
-- (\Processor|path|ALU|inB[4]~4_combout\))) ) ) # ( !\Processor|path|ALU|inB[5]~5_combout\ & ( !\Processor|path|ALU|inA[6]~4_combout\ $ (!\Processor|path|ALU|mult|adder3|add_gen:5:adderi|c~0_combout\ $ (((\Processor|path|ALU|inA[7]~5_combout\ & 
-- !\Processor|path|ALU|inB[4]~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101011010011010010101101000111100000011110011110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inA[6]~4_combout\,
	datab => \Processor|path|ALU|ALT_INV_inA[7]~5_combout\,
	datac => \Processor|path|ALU|mult|adder3|add_gen:5:adderi|ALT_INV_c~0_combout\,
	datad => \Processor|path|ALU|ALT_INV_inB[4]~4_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inB[5]~5_combout\,
	combout => \Processor|path|ALU|mult|adder3|add_gen:6:adderi|s~combout\);

-- Location: MLABCELL_X18_Y7_N24
\Processor|path|ALU|mult|adder3|add_gen:4:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder3|add_gen:4:adderi|s~combout\ = ( \Processor|path|ALU|mult|adder3|add_gen:3:adderi|c~0_combout\ & ( (!\Processor|path|ALU|inA[4]~7_combout\ & ((!\Processor|path|ALU|inA[5]~3_combout\) # 
-- ((\Processor|path|ALU|inB[4]~4_combout\)))) # (\Processor|path|ALU|inA[4]~7_combout\ & (!\Processor|path|ALU|inB[5]~5_combout\ $ (((!\Processor|path|ALU|inA[5]~3_combout\) # (\Processor|path|ALU|inB[4]~4_combout\))))) ) ) # ( 
-- !\Processor|path|ALU|mult|adder3|add_gen:3:adderi|c~0_combout\ & ( (!\Processor|path|ALU|inA[4]~7_combout\ & (\Processor|path|ALU|inA[5]~3_combout\ & (!\Processor|path|ALU|inB[4]~4_combout\))) # (\Processor|path|ALU|inA[4]~7_combout\ & 
-- (!\Processor|path|ALU|inB[5]~5_combout\ $ (((\Processor|path|ALU|inA[5]~3_combout\ & !\Processor|path|ALU|inB[4]~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010100110000011001010011000010011010110011111001101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inA[4]~7_combout\,
	datab => \Processor|path|ALU|ALT_INV_inA[5]~3_combout\,
	datac => \Processor|path|ALU|ALT_INV_inB[4]~4_combout\,
	datad => \Processor|path|ALU|ALT_INV_inB[5]~5_combout\,
	dataf => \Processor|path|ALU|mult|adder3|add_gen:3:adderi|ALT_INV_c~0_combout\,
	combout => \Processor|path|ALU|mult|adder3|add_gen:4:adderi|s~combout\);

-- Location: LABCELL_X20_Y7_N54
\Processor|path|ALU|mult|adder4|add_gen:2:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder4|add_gen:2:adderi|s~combout\ = ( \Processor|path|ALU|inA[3]~8_combout\ & ( (!\Processor|path|ALU|inB[7]~7_combout\ & (!\Processor|path|ALU|inA[2]~9_combout\ $ (((\Processor|path|ALU|mult|adder4|add_gen:1:adderi|c~0_combout\) 
-- # (\Processor|path|ALU|inB[6]~6_combout\))))) # (\Processor|path|ALU|inB[7]~7_combout\ & (!\Processor|path|ALU|inB[6]~6_combout\)) ) ) # ( !\Processor|path|ALU|inA[3]~8_combout\ & ( (!\Processor|path|ALU|inB[7]~7_combout\ & 
-- (!\Processor|path|ALU|inA[2]~9_combout\ $ (((!\Processor|path|ALU|mult|adder4|add_gen:1:adderi|c~0_combout\) # (\Processor|path|ALU|inB[6]~6_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010100010000010001010001011000100011011101100010001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inB[7]~7_combout\,
	datab => \Processor|path|ALU|ALT_INV_inB[6]~6_combout\,
	datac => \Processor|path|ALU|mult|adder4|add_gen:1:adderi|ALT_INV_c~0_combout\,
	datad => \Processor|path|ALU|ALT_INV_inA[2]~9_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inA[3]~8_combout\,
	combout => \Processor|path|ALU|mult|adder4|add_gen:2:adderi|s~combout\);

-- Location: MLABCELL_X18_Y7_N18
\Processor|path|ALU|mult|adder3|add_gen:3:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder3|add_gen:3:adderi|s~combout\ = ( !\Processor|path|ALU|inB[4]~4_combout\ & ( \Processor|path|ALU|inB[5]~5_combout\ & ( \Processor|path|ALU|inA[4]~7_combout\ ) ) ) # ( \Processor|path|ALU|inB[4]~4_combout\ & ( 
-- !\Processor|path|ALU|inB[5]~5_combout\ & ( \Processor|path|ALU|inA[3]~8_combout\ ) ) ) # ( !\Processor|path|ALU|inB[4]~4_combout\ & ( !\Processor|path|ALU|inB[5]~5_combout\ & ( !\Processor|path|ALU|inA[4]~7_combout\ $ 
-- (((!\Processor|path|ALU|mult|adder4|add_gen:1:adderi|c~0_combout\ & ((!\Processor|path|ALU|inA[3]~8_combout\) # (\Processor|path|ALU|inA[2]~9_combout\))) # (\Processor|path|ALU|mult|adder4|add_gen:1:adderi|c~0_combout\ & 
-- ((!\Processor|path|ALU|inA[2]~9_combout\) # (\Processor|path|ALU|inA[3]~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111010000111000000001111111100001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder4|add_gen:1:adderi|ALT_INV_c~0_combout\,
	datab => \Processor|path|ALU|ALT_INV_inA[2]~9_combout\,
	datac => \Processor|path|ALU|ALT_INV_inA[4]~7_combout\,
	datad => \Processor|path|ALU|ALT_INV_inA[3]~8_combout\,
	datae => \Processor|path|ALU|ALT_INV_inB[4]~4_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inB[5]~5_combout\,
	combout => \Processor|path|ALU|mult|adder3|add_gen:3:adderi|s~combout\);

-- Location: LABCELL_X20_Y7_N3
\Processor|path|ALU|mult|adder4|add_gen:1:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder4|add_gen:1:adderi|s~combout\ = ( \Processor|path|ALU|inA[1]~11_combout\ & ( (!\Processor|path|ALU|inB[6]~6_combout\ & (!\Processor|path|ALU|inA[2]~9_combout\ $ (((!\Processor|path|ALU|inA[0]~10_combout\) # 
-- (\Processor|path|ALU|inB[7]~7_combout\))))) # (\Processor|path|ALU|inB[6]~6_combout\ & (((!\Processor|path|ALU|inB[7]~7_combout\)))) ) ) # ( !\Processor|path|ALU|inA[1]~11_combout\ & ( (!\Processor|path|ALU|inB[6]~6_combout\ & 
-- \Processor|path|ALU|inA[2]~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110001111011000011000111101100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inA[0]~10_combout\,
	datab => \Processor|path|ALU|ALT_INV_inB[6]~6_combout\,
	datac => \Processor|path|ALU|ALT_INV_inA[2]~9_combout\,
	datad => \Processor|path|ALU|ALT_INV_inB[7]~7_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inA[1]~11_combout\,
	combout => \Processor|path|ALU|mult|adder4|add_gen:1:adderi|s~combout\);

-- Location: LABCELL_X20_Y7_N18
\Processor|path|ALU|mult|adder6|adder_generate:1:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder6|adder_generate:1:adderi|c~0_combout\ = ( \Processor|path|ALU|mult|adder3|add_gen:2:adderi|s~combout\ & ( ((\Processor|path|ALU|mult|adder3|add_gen:1:adderi|s~combout\ & (!\Processor|path|ALU|inB[6]~6_combout\ & 
-- !\Processor|path|ALU|inA[0]~10_combout\))) # (\Processor|path|ALU|mult|adder4|add_gen:0:adderi|s~0_combout\) ) ) # ( !\Processor|path|ALU|mult|adder3|add_gen:2:adderi|s~combout\ & ( (\Processor|path|ALU|mult|adder3|add_gen:1:adderi|s~combout\ & 
-- (!\Processor|path|ALU|inB[6]~6_combout\ & (\Processor|path|ALU|mult|adder4|add_gen:0:adderi|s~0_combout\ & !\Processor|path|ALU|inA[0]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000001001111000011110100111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder3|add_gen:1:adderi|ALT_INV_s~combout\,
	datab => \Processor|path|ALU|ALT_INV_inB[6]~6_combout\,
	datac => \Processor|path|ALU|mult|adder4|add_gen:0:adderi|ALT_INV_s~0_combout\,
	datad => \Processor|path|ALU|ALT_INV_inA[0]~10_combout\,
	dataf => \Processor|path|ALU|mult|adder3|add_gen:2:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|ALU|mult|adder6|adder_generate:1:adderi|c~0_combout\);

-- Location: LABCELL_X19_Y7_N39
\Processor|path|ALU|mult|adder6|adder_generate:3:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder6|adder_generate:3:adderi|c~0_combout\ = ( \Processor|path|ALU|mult|adder6|adder_generate:1:adderi|c~0_combout\ & ( (!\Processor|path|ALU|mult|adder3|add_gen:4:adderi|s~combout\ & 
-- (\Processor|path|ALU|mult|adder4|add_gen:2:adderi|s~combout\ & ((\Processor|path|ALU|mult|adder4|add_gen:1:adderi|s~combout\) # (\Processor|path|ALU|mult|adder3|add_gen:3:adderi|s~combout\)))) # (\Processor|path|ALU|mult|adder3|add_gen:4:adderi|s~combout\ 
-- & (((\Processor|path|ALU|mult|adder4|add_gen:1:adderi|s~combout\) # (\Processor|path|ALU|mult|adder3|add_gen:3:adderi|s~combout\)) # (\Processor|path|ALU|mult|adder4|add_gen:2:adderi|s~combout\))) ) ) # ( 
-- !\Processor|path|ALU|mult|adder6|adder_generate:1:adderi|c~0_combout\ & ( (!\Processor|path|ALU|mult|adder3|add_gen:4:adderi|s~combout\ & (\Processor|path|ALU|mult|adder4|add_gen:2:adderi|s~combout\ & 
-- (\Processor|path|ALU|mult|adder3|add_gen:3:adderi|s~combout\ & \Processor|path|ALU|mult|adder4|add_gen:1:adderi|s~combout\))) # (\Processor|path|ALU|mult|adder3|add_gen:4:adderi|s~combout\ & (((\Processor|path|ALU|mult|adder3|add_gen:3:adderi|s~combout\ & 
-- \Processor|path|ALU|mult|adder4|add_gen:1:adderi|s~combout\)) # (\Processor|path|ALU|mult|adder4|add_gen:2:adderi|s~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010111000100010001011100010111011101110001011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder3|add_gen:4:adderi|ALT_INV_s~combout\,
	datab => \Processor|path|ALU|mult|adder4|add_gen:2:adderi|ALT_INV_s~combout\,
	datac => \Processor|path|ALU|mult|adder3|add_gen:3:adderi|ALT_INV_s~combout\,
	datad => \Processor|path|ALU|mult|adder4|add_gen:1:adderi|ALT_INV_s~combout\,
	dataf => \Processor|path|ALU|mult|adder6|adder_generate:1:adderi|ALT_INV_c~0_combout\,
	combout => \Processor|path|ALU|mult|adder6|adder_generate:3:adderi|c~0_combout\);

-- Location: MLABCELL_X18_Y7_N21
\Processor|path|ALU|mult|adder4|add_gen:3:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder4|add_gen:3:adderi|s~combout\ = ( !\Processor|path|ALU|inB[6]~6_combout\ & ( \Processor|path|ALU|inB[7]~7_combout\ & ( \Processor|path|ALU|inA[4]~7_combout\ ) ) ) # ( \Processor|path|ALU|inB[6]~6_combout\ & ( 
-- !\Processor|path|ALU|inB[7]~7_combout\ & ( \Processor|path|ALU|inA[3]~8_combout\ ) ) ) # ( !\Processor|path|ALU|inB[6]~6_combout\ & ( !\Processor|path|ALU|inB[7]~7_combout\ & ( !\Processor|path|ALU|inA[4]~7_combout\ $ 
-- (((!\Processor|path|ALU|mult|adder4|add_gen:1:adderi|c~0_combout\ & ((!\Processor|path|ALU|inA[3]~8_combout\) # (\Processor|path|ALU|inA[2]~9_combout\))) # (\Processor|path|ALU|mult|adder4|add_gen:1:adderi|c~0_combout\ & 
-- ((!\Processor|path|ALU|inA[2]~9_combout\) # (\Processor|path|ALU|inA[3]~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100011100111000011110000111100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder4|add_gen:1:adderi|ALT_INV_c~0_combout\,
	datab => \Processor|path|ALU|ALT_INV_inA[2]~9_combout\,
	datac => \Processor|path|ALU|ALT_INV_inA[3]~8_combout\,
	datad => \Processor|path|ALU|ALT_INV_inA[4]~7_combout\,
	datae => \Processor|path|ALU|ALT_INV_inB[6]~6_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inB[7]~7_combout\,
	combout => \Processor|path|ALU|mult|adder4|add_gen:3:adderi|s~combout\);

-- Location: MLABCELL_X18_Y7_N15
\Processor|path|ALU|mult|adder4|add_gen:3:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder4|add_gen:3:adderi|c~0_combout\ = ( !\Processor|path|ALU|inB[6]~6_combout\ & ( !\Processor|path|ALU|inB[7]~7_combout\ & ( (!\Processor|path|ALU|mult|adder4|add_gen:1:adderi|c~0_combout\ & 
-- (\Processor|path|ALU|inA[3]~8_combout\ & ((\Processor|path|ALU|inA[4]~7_combout\) # (\Processor|path|ALU|inA[2]~9_combout\)))) # (\Processor|path|ALU|mult|adder4|add_gen:1:adderi|c~0_combout\ & (((\Processor|path|ALU|inA[2]~9_combout\ & 
-- \Processor|path|ALU|inA[4]~7_combout\)) # (\Processor|path|ALU|inA[3]~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100110111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder4|add_gen:1:adderi|ALT_INV_c~0_combout\,
	datab => \Processor|path|ALU|ALT_INV_inA[3]~8_combout\,
	datac => \Processor|path|ALU|ALT_INV_inA[2]~9_combout\,
	datad => \Processor|path|ALU|ALT_INV_inA[4]~7_combout\,
	datae => \Processor|path|ALU|ALT_INV_inB[6]~6_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inB[7]~7_combout\,
	combout => \Processor|path|ALU|mult|adder4|add_gen:3:adderi|c~0_combout\);

-- Location: MLABCELL_X18_Y7_N27
\Processor|path|ALU|mult|adder4|add_gen:4:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder4|add_gen:4:adderi|s~combout\ = ( \Processor|path|ALU|inB[7]~7_combout\ & ( !\Processor|path|ALU|mult|adder4|add_gen:3:adderi|c~0_combout\ $ (((!\Processor|path|ALU|inA[5]~3_combout\) # 
-- (\Processor|path|ALU|inB[6]~6_combout\))) ) ) # ( !\Processor|path|ALU|inB[7]~7_combout\ & ( !\Processor|path|ALU|inA[4]~7_combout\ $ (!\Processor|path|ALU|mult|adder4|add_gen:3:adderi|c~0_combout\ $ (((\Processor|path|ALU|inA[5]~3_combout\ & 
-- !\Processor|path|ALU|inB[6]~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101011010011010010101101000111100000011110011110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inA[4]~7_combout\,
	datab => \Processor|path|ALU|ALT_INV_inA[5]~3_combout\,
	datac => \Processor|path|ALU|mult|adder4|add_gen:3:adderi|ALT_INV_c~0_combout\,
	datad => \Processor|path|ALU|ALT_INV_inB[6]~6_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inB[7]~7_combout\,
	combout => \Processor|path|ALU|mult|adder4|add_gen:4:adderi|s~combout\);

-- Location: MLABCELL_X18_Y7_N54
\Processor|path|ALU|mult|adder3|add_gen:5:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder3|add_gen:5:adderi|s~combout\ = ( \Processor|path|ALU|inA[4]~7_combout\ & ( \Processor|path|ALU|inB[5]~5_combout\ & ( (!\Processor|path|ALU|inB[4]~4_combout\ & (!\Processor|path|ALU|inA[6]~4_combout\ $ 
-- (((!\Processor|path|ALU|inA[5]~3_combout\) # (!\Processor|path|ALU|mult|adder3|add_gen:3:adderi|c~0_combout\))))) ) ) ) # ( !\Processor|path|ALU|inA[4]~7_combout\ & ( \Processor|path|ALU|inB[5]~5_combout\ & ( (!\Processor|path|ALU|inB[4]~4_combout\ & 
-- (!\Processor|path|ALU|inA[6]~4_combout\ $ (((!\Processor|path|ALU|inA[5]~3_combout\) # (!\Processor|path|ALU|mult|adder3|add_gen:3:adderi|c~0_combout\))))) ) ) ) # ( \Processor|path|ALU|inA[4]~7_combout\ & ( !\Processor|path|ALU|inB[5]~5_combout\ & ( 
-- (!\Processor|path|ALU|inB[4]~4_combout\ & (!\Processor|path|ALU|inA[6]~4_combout\ $ (((!\Processor|path|ALU|mult|adder3|add_gen:3:adderi|c~0_combout\) # (\Processor|path|ALU|inA[5]~3_combout\))))) # (\Processor|path|ALU|inB[4]~4_combout\ & 
-- ((!\Processor|path|ALU|inA[5]~3_combout\ $ (!\Processor|path|ALU|mult|adder3|add_gen:3:adderi|c~0_combout\)))) ) ) ) # ( !\Processor|path|ALU|inA[4]~7_combout\ & ( !\Processor|path|ALU|inB[5]~5_combout\ & ( (!\Processor|path|ALU|inB[4]~4_combout\ & 
-- (!\Processor|path|ALU|inA[6]~4_combout\ $ (((!\Processor|path|ALU|inA[5]~3_combout\) # (\Processor|path|ALU|mult|adder3|add_gen:3:adderi|c~0_combout\))))) # (\Processor|path|ALU|inB[4]~4_combout\ & (((\Processor|path|ALU|inA[5]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001101010011010100111001110001010000011000000101000001100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inA[6]~4_combout\,
	datab => \Processor|path|ALU|ALT_INV_inA[5]~3_combout\,
	datac => \Processor|path|ALU|ALT_INV_inB[4]~4_combout\,
	datad => \Processor|path|ALU|mult|adder3|add_gen:3:adderi|ALT_INV_c~0_combout\,
	datae => \Processor|path|ALU|ALT_INV_inA[4]~7_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inB[5]~5_combout\,
	combout => \Processor|path|ALU|mult|adder3|add_gen:5:adderi|s~combout\);

-- Location: LABCELL_X19_Y7_N54
\Processor|path|ALU|mult|adder6|adder_generate:5:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder6|adder_generate:5:adderi|s~combout\ = ( \Processor|path|ALU|mult|adder3|add_gen:5:adderi|s~combout\ & ( !\Processor|path|ALU|mult|adder3|add_gen:6:adderi|s~combout\ $ 
-- (!\Processor|path|ALU|mult|adder4|add_gen:4:adderi|s~combout\ $ (((\Processor|path|ALU|mult|adder4|add_gen:3:adderi|s~combout\) # (\Processor|path|ALU|mult|adder6|adder_generate:3:adderi|c~0_combout\)))) ) ) # ( 
-- !\Processor|path|ALU|mult|adder3|add_gen:5:adderi|s~combout\ & ( !\Processor|path|ALU|mult|adder3|add_gen:6:adderi|s~combout\ $ (!\Processor|path|ALU|mult|adder4|add_gen:4:adderi|s~combout\ $ 
-- (((\Processor|path|ALU|mult|adder6|adder_generate:3:adderi|c~0_combout\ & \Processor|path|ALU|mult|adder4|add_gen:3:adderi|s~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010101001010101101010100101101010100101010110101010010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder3|add_gen:6:adderi|ALT_INV_s~combout\,
	datab => \Processor|path|ALU|mult|adder6|adder_generate:3:adderi|ALT_INV_c~0_combout\,
	datac => \Processor|path|ALU|mult|adder4|add_gen:3:adderi|ALT_INV_s~combout\,
	datad => \Processor|path|ALU|mult|adder4|add_gen:4:adderi|ALT_INV_s~combout\,
	dataf => \Processor|path|ALU|mult|adder3|add_gen:5:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|ALU|mult|adder6|adder_generate:5:adderi|s~combout\);

-- Location: MLABCELL_X18_Y7_N36
\Processor|path|ALU|mult|adder3|add_gen:6:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder3|add_gen:6:adderi|c~0_combout\ = ( \Processor|path|ALU|mult|adder3|add_gen:5:adderi|c~0_combout\ & ( (!\Processor|path|ALU|inA[6]~4_combout\ & (\Processor|path|ALU|inA[7]~5_combout\ & 
-- (!\Processor|path|ALU|inB[4]~4_combout\))) # (\Processor|path|ALU|inA[6]~4_combout\ & ((!\Processor|path|ALU|inB[5]~5_combout\) # ((\Processor|path|ALU|inA[7]~5_combout\ & !\Processor|path|ALU|inB[4]~4_combout\)))) ) ) # ( 
-- !\Processor|path|ALU|mult|adder3|add_gen:5:adderi|c~0_combout\ & ( (\Processor|path|ALU|inA[6]~4_combout\ & (\Processor|path|ALU|inA[7]~5_combout\ & (!\Processor|path|ALU|inB[4]~4_combout\ & !\Processor|path|ALU|inB[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000001110101001100000111010100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inA[6]~4_combout\,
	datab => \Processor|path|ALU|ALT_INV_inA[7]~5_combout\,
	datac => \Processor|path|ALU|ALT_INV_inB[4]~4_combout\,
	datad => \Processor|path|ALU|ALT_INV_inB[5]~5_combout\,
	dataf => \Processor|path|ALU|mult|adder3|add_gen:5:adderi|ALT_INV_c~0_combout\,
	combout => \Processor|path|ALU|mult|adder3|add_gen:6:adderi|c~0_combout\);

-- Location: MLABCELL_X18_Y7_N48
\Processor|path|ALU|mult|adder3|add_gen:7:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder3|add_gen:7:adderi|c~0_combout\ = (\Processor|path|ALU|inA[7]~5_combout\ & (!\Processor|path|ALU|inB[5]~5_combout\ & \Processor|path|ALU|mult|adder3|add_gen:6:adderi|c~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|path|ALU|ALT_INV_inA[7]~5_combout\,
	datac => \Processor|path|ALU|ALT_INV_inB[5]~5_combout\,
	datad => \Processor|path|ALU|mult|adder3|add_gen:6:adderi|ALT_INV_c~0_combout\,
	combout => \Processor|path|ALU|mult|adder3|add_gen:7:adderi|c~0_combout\);

-- Location: LABCELL_X19_Y5_N12
\Processor|path|ALU|mult|adder4|add_gen:4:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder4|add_gen:4:adderi|c~0_combout\ = ( \Processor|path|ALU|inA[5]~3_combout\ & ( (!\Processor|path|ALU|inB[6]~6_combout\ & (((!\Processor|path|ALU|inB[7]~7_combout\ & \Processor|path|ALU|inA[4]~7_combout\)) # 
-- (\Processor|path|ALU|mult|adder4|add_gen:3:adderi|c~0_combout\))) # (\Processor|path|ALU|inB[6]~6_combout\ & (!\Processor|path|ALU|inB[7]~7_combout\ & (\Processor|path|ALU|mult|adder4|add_gen:3:adderi|c~0_combout\ & 
-- \Processor|path|ALU|inA[4]~7_combout\))) ) ) # ( !\Processor|path|ALU|inA[5]~3_combout\ & ( (!\Processor|path|ALU|inB[7]~7_combout\ & (\Processor|path|ALU|mult|adder4|add_gen:3:adderi|c~0_combout\ & \Processor|path|ALU|inA[4]~7_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000001010100011100000101010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inB[6]~6_combout\,
	datab => \Processor|path|ALU|ALT_INV_inB[7]~7_combout\,
	datac => \Processor|path|ALU|mult|adder4|add_gen:3:adderi|ALT_INV_c~0_combout\,
	datad => \Processor|path|ALU|ALT_INV_inA[4]~7_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inA[5]~3_combout\,
	combout => \Processor|path|ALU|mult|adder4|add_gen:4:adderi|c~0_combout\);

-- Location: LABCELL_X19_Y5_N42
\Processor|path|ALU|mult|adder4|add_gen:5:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder4|add_gen:5:adderi|s~combout\ = ( \Processor|path|ALU|inB[7]~7_combout\ & ( !\Processor|path|ALU|mult|adder4|add_gen:4:adderi|c~0_combout\ $ (((!\Processor|path|ALU|inA[6]~4_combout\) # 
-- (\Processor|path|ALU|inB[6]~6_combout\))) ) ) # ( !\Processor|path|ALU|inB[7]~7_combout\ & ( !\Processor|path|ALU|inA[5]~3_combout\ $ (!\Processor|path|ALU|mult|adder4|add_gen:4:adderi|c~0_combout\ $ (((!\Processor|path|ALU|inB[6]~6_combout\ & 
-- \Processor|path|ALU|inA[6]~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010010110011001101001011000110011110000110011001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inA[5]~3_combout\,
	datab => \Processor|path|ALU|mult|adder4|add_gen:4:adderi|ALT_INV_c~0_combout\,
	datac => \Processor|path|ALU|ALT_INV_inB[6]~6_combout\,
	datad => \Processor|path|ALU|ALT_INV_inA[6]~4_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inB[7]~7_combout\,
	combout => \Processor|path|ALU|mult|adder4|add_gen:5:adderi|s~combout\);

-- Location: LABCELL_X19_Y5_N45
\Processor|path|ALU|mult|adder4|add_gen:5:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder4|add_gen:5:adderi|c~0_combout\ = ( \Processor|path|ALU|inB[7]~7_combout\ & ( (\Processor|path|ALU|mult|adder4|add_gen:4:adderi|c~0_combout\ & (\Processor|path|ALU|inA[6]~4_combout\ & !\Processor|path|ALU|inB[6]~6_combout\)) 
-- ) ) # ( !\Processor|path|ALU|inB[7]~7_combout\ & ( (!\Processor|path|ALU|inA[5]~3_combout\ & (\Processor|path|ALU|mult|adder4|add_gen:4:adderi|c~0_combout\ & (\Processor|path|ALU|inA[6]~4_combout\ & !\Processor|path|ALU|inB[6]~6_combout\))) # 
-- (\Processor|path|ALU|inA[5]~3_combout\ & (((\Processor|path|ALU|inA[6]~4_combout\ & !\Processor|path|ALU|inB[6]~6_combout\)) # (\Processor|path|ALU|mult|adder4|add_gen:4:adderi|c~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011100010001000101110001000100000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inA[5]~3_combout\,
	datab => \Processor|path|ALU|mult|adder4|add_gen:4:adderi|ALT_INV_c~0_combout\,
	datac => \Processor|path|ALU|ALT_INV_inA[6]~4_combout\,
	datad => \Processor|path|ALU|ALT_INV_inB[6]~6_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inB[7]~7_combout\,
	combout => \Processor|path|ALU|mult|adder4|add_gen:5:adderi|c~0_combout\);

-- Location: LABCELL_X19_Y5_N15
\Processor|path|ALU|mult|adder4|add_gen:6:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder4|add_gen:6:adderi|s~combout\ = ( \Processor|path|ALU|inA[6]~4_combout\ & ( !\Processor|path|ALU|inB[7]~7_combout\ $ (!\Processor|path|ALU|mult|adder4|add_gen:5:adderi|c~0_combout\ $ (((!\Processor|path|ALU|inA[7]~5_combout\) 
-- # (\Processor|path|ALU|inB[6]~6_combout\)))) ) ) # ( !\Processor|path|ALU|inA[6]~4_combout\ & ( !\Processor|path|ALU|mult|adder4|add_gen:5:adderi|c~0_combout\ $ (((!\Processor|path|ALU|inA[7]~5_combout\) # (\Processor|path|ALU|inB[6]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110100101000011111010010111000011011010011100001101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inB[6]~6_combout\,
	datab => \Processor|path|ALU|ALT_INV_inB[7]~7_combout\,
	datac => \Processor|path|ALU|mult|adder4|add_gen:5:adderi|ALT_INV_c~0_combout\,
	datad => \Processor|path|ALU|ALT_INV_inA[7]~5_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inA[6]~4_combout\,
	combout => \Processor|path|ALU|mult|adder4|add_gen:6:adderi|s~combout\);

-- Location: LABCELL_X19_Y7_N57
\Processor|path|ALU|mult|adder6|adder_generate:5:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder6|adder_generate:5:adderi|c~0_combout\ = ( \Processor|path|ALU|mult|adder3|add_gen:5:adderi|s~combout\ & ( (!\Processor|path|ALU|mult|adder3|add_gen:6:adderi|s~combout\ & 
-- (\Processor|path|ALU|mult|adder4|add_gen:4:adderi|s~combout\ & ((\Processor|path|ALU|mult|adder4|add_gen:3:adderi|s~combout\) # (\Processor|path|ALU|mult|adder6|adder_generate:3:adderi|c~0_combout\)))) # 
-- (\Processor|path|ALU|mult|adder3|add_gen:6:adderi|s~combout\ & (((\Processor|path|ALU|mult|adder4|add_gen:3:adderi|s~combout\) # (\Processor|path|ALU|mult|adder4|add_gen:4:adderi|s~combout\)) # 
-- (\Processor|path|ALU|mult|adder6|adder_generate:3:adderi|c~0_combout\))) ) ) # ( !\Processor|path|ALU|mult|adder3|add_gen:5:adderi|s~combout\ & ( (!\Processor|path|ALU|mult|adder3|add_gen:6:adderi|s~combout\ & 
-- (\Processor|path|ALU|mult|adder6|adder_generate:3:adderi|c~0_combout\ & (\Processor|path|ALU|mult|adder4|add_gen:4:adderi|s~combout\ & \Processor|path|ALU|mult|adder4|add_gen:3:adderi|s~combout\))) # 
-- (\Processor|path|ALU|mult|adder3|add_gen:6:adderi|s~combout\ & (((\Processor|path|ALU|mult|adder6|adder_generate:3:adderi|c~0_combout\ & \Processor|path|ALU|mult|adder4|add_gen:3:adderi|s~combout\)) # 
-- (\Processor|path|ALU|mult|adder4|add_gen:4:adderi|s~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010111000001010001011100010111010111110001011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder3|add_gen:6:adderi|ALT_INV_s~combout\,
	datab => \Processor|path|ALU|mult|adder6|adder_generate:3:adderi|ALT_INV_c~0_combout\,
	datac => \Processor|path|ALU|mult|adder4|add_gen:4:adderi|ALT_INV_s~combout\,
	datad => \Processor|path|ALU|mult|adder4|add_gen:3:adderi|ALT_INV_s~combout\,
	dataf => \Processor|path|ALU|mult|adder3|add_gen:5:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|ALU|mult|adder6|adder_generate:5:adderi|c~0_combout\);

-- Location: MLABCELL_X18_Y7_N9
\Processor|path|ALU|mult|adder3|add_gen:7:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder3|add_gen:7:adderi|s~combout\ = !\Processor|path|ALU|mult|adder3|add_gen:6:adderi|c~0_combout\ $ (((!\Processor|path|ALU|inA[7]~5_combout\) # (\Processor|path|ALU|inB[5]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011110101000010101111010100001010111101010000101011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inB[5]~5_combout\,
	datac => \Processor|path|ALU|ALT_INV_inA[7]~5_combout\,
	datad => \Processor|path|ALU|mult|adder3|add_gen:6:adderi|ALT_INV_c~0_combout\,
	combout => \Processor|path|ALU|mult|adder3|add_gen:7:adderi|s~combout\);

-- Location: LABCELL_X19_Y5_N39
\Processor|path|ALU|mult|adder6|adder_generate:7:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder6|adder_generate:7:adderi|s~combout\ = ( \Processor|path|ALU|mult|adder6|adder_generate:5:adderi|c~0_combout\ & ( \Processor|path|ALU|mult|adder3|add_gen:7:adderi|s~combout\ & ( 
-- !\Processor|path|ALU|mult|adder3|add_gen:7:adderi|c~0_combout\ $ (\Processor|path|ALU|mult|adder4|add_gen:6:adderi|s~combout\) ) ) ) # ( !\Processor|path|ALU|mult|adder6|adder_generate:5:adderi|c~0_combout\ & ( 
-- \Processor|path|ALU|mult|adder3|add_gen:7:adderi|s~combout\ & ( !\Processor|path|ALU|mult|adder3|add_gen:7:adderi|c~0_combout\ $ (!\Processor|path|ALU|mult|adder4|add_gen:5:adderi|s~combout\ $ (\Processor|path|ALU|mult|adder4|add_gen:6:adderi|s~combout\)) 
-- ) ) ) # ( \Processor|path|ALU|mult|adder6|adder_generate:5:adderi|c~0_combout\ & ( !\Processor|path|ALU|mult|adder3|add_gen:7:adderi|s~combout\ & ( !\Processor|path|ALU|mult|adder3|add_gen:7:adderi|c~0_combout\ $ 
-- (!\Processor|path|ALU|mult|adder4|add_gen:5:adderi|s~combout\ $ (\Processor|path|ALU|mult|adder4|add_gen:6:adderi|s~combout\)) ) ) ) # ( !\Processor|path|ALU|mult|adder6|adder_generate:5:adderi|c~0_combout\ & ( 
-- !\Processor|path|ALU|mult|adder3|add_gen:7:adderi|s~combout\ & ( !\Processor|path|ALU|mult|adder3|add_gen:7:adderi|c~0_combout\ $ (!\Processor|path|ALU|mult|adder4|add_gen:6:adderi|s~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010011010010110100101101001011010011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder3|add_gen:7:adderi|ALT_INV_c~0_combout\,
	datab => \Processor|path|ALU|mult|adder4|add_gen:5:adderi|ALT_INV_s~combout\,
	datac => \Processor|path|ALU|mult|adder4|add_gen:6:adderi|ALT_INV_s~combout\,
	datae => \Processor|path|ALU|mult|adder6|adder_generate:5:adderi|ALT_INV_c~0_combout\,
	dataf => \Processor|path|ALU|mult|adder3|add_gen:7:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|ALU|mult|adder6|adder_generate:7:adderi|s~combout\);

-- Location: LABCELL_X19_Y7_N9
\Processor|path|ALU|mult|adder6|adder_generate:2:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder6|adder_generate:2:adderi|c~0_combout\ = ( \Processor|path|ALU|mult|adder6|adder_generate:1:adderi|c~0_combout\ & ( (\Processor|path|ALU|mult|adder4|add_gen:1:adderi|s~combout\) # 
-- (\Processor|path|ALU|mult|adder3|add_gen:3:adderi|s~combout\) ) ) # ( !\Processor|path|ALU|mult|adder6|adder_generate:1:adderi|c~0_combout\ & ( (\Processor|path|ALU|mult|adder3|add_gen:3:adderi|s~combout\ & 
-- \Processor|path|ALU|mult|adder4|add_gen:1:adderi|s~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Processor|path|ALU|mult|adder3|add_gen:3:adderi|ALT_INV_s~combout\,
	datad => \Processor|path|ALU|mult|adder4|add_gen:1:adderi|ALT_INV_s~combout\,
	dataf => \Processor|path|ALU|mult|adder6|adder_generate:1:adderi|ALT_INV_c~0_combout\,
	combout => \Processor|path|ALU|mult|adder6|adder_generate:2:adderi|c~0_combout\);

-- Location: LABCELL_X19_Y7_N27
\Processor|path|ALU|mult|adder6|adder_generate:4:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder6|adder_generate:4:adderi|s~combout\ = ( \Processor|path|ALU|mult|adder3|add_gen:4:adderi|s~combout\ & ( !\Processor|path|ALU|mult|adder3|add_gen:5:adderi|s~combout\ $ 
-- (!\Processor|path|ALU|mult|adder4|add_gen:3:adderi|s~combout\ $ (((\Processor|path|ALU|mult|adder4|add_gen:2:adderi|s~combout\) # (\Processor|path|ALU|mult|adder6|adder_generate:2:adderi|c~0_combout\)))) ) ) # ( 
-- !\Processor|path|ALU|mult|adder3|add_gen:4:adderi|s~combout\ & ( !\Processor|path|ALU|mult|adder3|add_gen:5:adderi|s~combout\ $ (!\Processor|path|ALU|mult|adder4|add_gen:3:adderi|s~combout\ $ 
-- (((\Processor|path|ALU|mult|adder6|adder_generate:2:adderi|c~0_combout\ & \Processor|path|ALU|mult|adder4|add_gen:2:adderi|s~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010101001010101101010100101101010100101010110101010010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder3|add_gen:5:adderi|ALT_INV_s~combout\,
	datab => \Processor|path|ALU|mult|adder6|adder_generate:2:adderi|ALT_INV_c~0_combout\,
	datac => \Processor|path|ALU|mult|adder4|add_gen:2:adderi|ALT_INV_s~combout\,
	datad => \Processor|path|ALU|mult|adder4|add_gen:3:adderi|ALT_INV_s~combout\,
	dataf => \Processor|path|ALU|mult|adder3|add_gen:4:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|ALU|mult|adder6|adder_generate:4:adderi|s~combout\);

-- Location: LABCELL_X20_Y6_N54
\Processor|path|ALU|mult|adder1|add_gen:7:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder1|add_gen:7:adderi|c~0_combout\ = ( \Processor|path|ALU|mult|adder1|add_gen:5:adderi|c~0_combout\ & ( (\Processor|path|ALU|inA[7]~5_combout\ & (!\Processor|path|ALU|inB[1]~0_combout\ & 
-- ((!\Processor|path|ALU|inB[0]~1_combout\) # (\Processor|path|ALU|inA[6]~4_combout\)))) ) ) # ( !\Processor|path|ALU|mult|adder1|add_gen:5:adderi|c~0_combout\ & ( (\Processor|path|ALU|inA[7]~5_combout\ & (\Processor|path|ALU|inA[6]~4_combout\ & 
-- (!\Processor|path|ALU|inB[0]~1_combout\ & !\Processor|path|ALU|inB[1]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000001010001000000000101000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inA[7]~5_combout\,
	datab => \Processor|path|ALU|ALT_INV_inA[6]~4_combout\,
	datac => \Processor|path|ALU|ALT_INV_inB[0]~1_combout\,
	datad => \Processor|path|ALU|ALT_INV_inB[1]~0_combout\,
	dataf => \Processor|path|ALU|mult|adder1|add_gen:5:adderi|ALT_INV_c~0_combout\,
	combout => \Processor|path|ALU|mult|adder1|add_gen:7:adderi|c~0_combout\);

-- Location: LABCELL_X20_Y6_N24
\Processor|path|ALU|mult|adder2|add_gen:5:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder2|add_gen:5:adderi|s~combout\ = ( \Processor|path|ALU|inA[4]~7_combout\ & ( \Processor|path|ALU|inA[5]~3_combout\ & ( (!\Processor|path|ALU|inB[2]~2_combout\ & (!\Processor|path|ALU|inA[6]~4_combout\ $ 
-- (((!\Processor|path|ALU|inB[3]~3_combout\) # (!\Processor|path|ALU|mult|adder2|add_gen:3:adderi|c~0_combout\))))) # (\Processor|path|ALU|inB[2]~2_combout\ & (!\Processor|path|ALU|inB[3]~3_combout\ & 
-- (!\Processor|path|ALU|mult|adder2|add_gen:3:adderi|c~0_combout\))) ) ) ) # ( !\Processor|path|ALU|inA[4]~7_combout\ & ( \Processor|path|ALU|inA[5]~3_combout\ & ( !\Processor|path|ALU|inB[3]~3_combout\ $ (((!\Processor|path|ALU|inB[2]~2_combout\ & 
-- (!\Processor|path|ALU|mult|adder2|add_gen:3:adderi|c~0_combout\ $ (!\Processor|path|ALU|inA[6]~4_combout\))))) ) ) ) # ( \Processor|path|ALU|inA[4]~7_combout\ & ( !\Processor|path|ALU|inA[5]~3_combout\ & ( (!\Processor|path|ALU|inB[3]~3_combout\ & 
-- (!\Processor|path|ALU|mult|adder2|add_gen:3:adderi|c~0_combout\ $ (((!\Processor|path|ALU|inA[6]~4_combout\) # (\Processor|path|ALU|inB[2]~2_combout\))))) # (\Processor|path|ALU|inB[3]~3_combout\ & (!\Processor|path|ALU|inB[2]~2_combout\ & 
-- ((\Processor|path|ALU|inA[6]~4_combout\)))) ) ) ) # ( !\Processor|path|ALU|inA[4]~7_combout\ & ( !\Processor|path|ALU|inA[5]~3_combout\ & ( (!\Processor|path|ALU|inB[2]~2_combout\ & \Processor|path|ALU|inA[6]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000010101100011010100110011010100010010011101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inB[3]~3_combout\,
	datab => \Processor|path|ALU|ALT_INV_inB[2]~2_combout\,
	datac => \Processor|path|ALU|mult|adder2|add_gen:3:adderi|ALT_INV_c~0_combout\,
	datad => \Processor|path|ALU|ALT_INV_inA[6]~4_combout\,
	datae => \Processor|path|ALU|ALT_INV_inA[4]~7_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inA[5]~3_combout\,
	combout => \Processor|path|ALU|mult|adder2|add_gen:5:adderi|s~combout\);

-- Location: LABCELL_X20_Y6_N21
\Processor|path|ALU|mult|adder1|add_gen:7:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder1|add_gen:7:adderi|s~combout\ = ( \Processor|path|ALU|inA[7]~5_combout\ & ( (!\Processor|path|ALU|inB[0]~1_combout\ & ((!\Processor|path|ALU|mult|adder1|add_gen:5:adderi|c~0_combout\ & (!\Processor|path|ALU|inA[6]~4_combout\ 
-- & !\Processor|path|ALU|inB[1]~0_combout\)) # (\Processor|path|ALU|mult|adder1|add_gen:5:adderi|c~0_combout\ & ((\Processor|path|ALU|inB[1]~0_combout\))))) # (\Processor|path|ALU|inB[0]~1_combout\ & (!\Processor|path|ALU|inB[1]~0_combout\ & 
-- ((!\Processor|path|ALU|inA[6]~4_combout\) # (!\Processor|path|ALU|mult|adder1|add_gen:5:adderi|c~0_combout\)))) ) ) # ( !\Processor|path|ALU|inA[7]~5_combout\ & ( (\Processor|path|ALU|inA[6]~4_combout\ & 
-- (\Processor|path|ALU|mult|adder1|add_gen:5:adderi|c~0_combout\ & !\Processor|path|ALU|inB[1]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000011010100000010101101010000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inB[0]~1_combout\,
	datab => \Processor|path|ALU|ALT_INV_inA[6]~4_combout\,
	datac => \Processor|path|ALU|mult|adder1|add_gen:5:adderi|ALT_INV_c~0_combout\,
	datad => \Processor|path|ALU|ALT_INV_inB[1]~0_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inA[7]~5_combout\,
	combout => \Processor|path|ALU|mult|adder1|add_gen:7:adderi|s~combout\);

-- Location: LABCELL_X20_Y6_N42
\Processor|path|ALU|mult|adder5|adder_generate:6:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder5|adder_generate:6:adderi|c~0_combout\ = ( \Processor|path|ALU|mult|adder2|add_gen:4:adderi|s~combout\ & ( (!\Processor|path|ALU|mult|adder2|add_gen:5:adderi|s~combout\ & 
-- (\Processor|path|ALU|mult|adder1|add_gen:7:adderi|s~combout\ & ((\Processor|path|ALU|mult|adder5|adder_generate:4:adderi|c~0_combout\) # (\Processor|path|ALU|mult|adder1|add_gen:6:adderi|s~combout\)))) # 
-- (\Processor|path|ALU|mult|adder2|add_gen:5:adderi|s~combout\ & (((\Processor|path|ALU|mult|adder1|add_gen:7:adderi|s~combout\) # (\Processor|path|ALU|mult|adder5|adder_generate:4:adderi|c~0_combout\)) # 
-- (\Processor|path|ALU|mult|adder1|add_gen:6:adderi|s~combout\))) ) ) # ( !\Processor|path|ALU|mult|adder2|add_gen:4:adderi|s~combout\ & ( (!\Processor|path|ALU|mult|adder2|add_gen:5:adderi|s~combout\ & 
-- (\Processor|path|ALU|mult|adder1|add_gen:6:adderi|s~combout\ & (\Processor|path|ALU|mult|adder5|adder_generate:4:adderi|c~0_combout\ & \Processor|path|ALU|mult|adder1|add_gen:7:adderi|s~combout\))) # 
-- (\Processor|path|ALU|mult|adder2|add_gen:5:adderi|s~combout\ & (((\Processor|path|ALU|mult|adder1|add_gen:6:adderi|s~combout\ & \Processor|path|ALU|mult|adder5|adder_generate:4:adderi|c~0_combout\)) # 
-- (\Processor|path|ALU|mult|adder1|add_gen:7:adderi|s~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100011111000000010001111100000111011111110000011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder1|add_gen:6:adderi|ALT_INV_s~combout\,
	datab => \Processor|path|ALU|mult|adder5|adder_generate:4:adderi|ALT_INV_c~0_combout\,
	datac => \Processor|path|ALU|mult|adder2|add_gen:5:adderi|ALT_INV_s~combout\,
	datad => \Processor|path|ALU|mult|adder1|add_gen:7:adderi|ALT_INV_s~combout\,
	dataf => \Processor|path|ALU|mult|adder2|add_gen:4:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|ALU|mult|adder5|adder_generate:6:adderi|c~0_combout\);

-- Location: LABCELL_X20_Y6_N12
\Processor|path|ALU|mult|adder2|add_gen:5:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder2|add_gen:5:adderi|c~0_combout\ = ( \Processor|path|ALU|inA[4]~7_combout\ & ( \Processor|path|ALU|inA[5]~3_combout\ & ( (!\Processor|path|ALU|inB[3]~3_combout\ & ((!\Processor|path|ALU|inB[2]~2_combout\) # 
-- ((\Processor|path|ALU|mult|adder2|add_gen:3:adderi|c~0_combout\)))) # (\Processor|path|ALU|inB[3]~3_combout\ & (!\Processor|path|ALU|inB[2]~2_combout\ & (\Processor|path|ALU|mult|adder2|add_gen:3:adderi|c~0_combout\ & 
-- \Processor|path|ALU|inA[6]~4_combout\))) ) ) ) # ( !\Processor|path|ALU|inA[4]~7_combout\ & ( \Processor|path|ALU|inA[5]~3_combout\ & ( (!\Processor|path|ALU|inB[2]~2_combout\ & ((!\Processor|path|ALU|inB[3]~3_combout\ & 
-- ((\Processor|path|ALU|inA[6]~4_combout\) # (\Processor|path|ALU|mult|adder2|add_gen:3:adderi|c~0_combout\))) # (\Processor|path|ALU|inB[3]~3_combout\ & (\Processor|path|ALU|mult|adder2|add_gen:3:adderi|c~0_combout\ & 
-- \Processor|path|ALU|inA[6]~4_combout\)))) ) ) ) # ( \Processor|path|ALU|inA[4]~7_combout\ & ( !\Processor|path|ALU|inA[5]~3_combout\ & ( (!\Processor|path|ALU|inB[3]~3_combout\ & (!\Processor|path|ALU|inB[2]~2_combout\ & 
-- (\Processor|path|ALU|mult|adder2|add_gen:3:adderi|c~0_combout\ & \Processor|path|ALU|inA[6]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000001000100011001000101010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inB[3]~3_combout\,
	datab => \Processor|path|ALU|ALT_INV_inB[2]~2_combout\,
	datac => \Processor|path|ALU|mult|adder2|add_gen:3:adderi|ALT_INV_c~0_combout\,
	datad => \Processor|path|ALU|ALT_INV_inA[6]~4_combout\,
	datae => \Processor|path|ALU|ALT_INV_inA[4]~7_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inA[5]~3_combout\,
	combout => \Processor|path|ALU|mult|adder2|add_gen:5:adderi|c~0_combout\);

-- Location: LABCELL_X20_Y6_N57
\Processor|path|ALU|mult|adder2|add_gen:6:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder2|add_gen:6:adderi|s~combout\ = ( \Processor|path|ALU|mult|adder2|add_gen:5:adderi|c~0_combout\ & ( (!\Processor|path|ALU|inA[7]~5_combout\ & ((!\Processor|path|ALU|inA[6]~4_combout\) # 
-- ((\Processor|path|ALU|inB[3]~3_combout\)))) # (\Processor|path|ALU|inA[7]~5_combout\ & (!\Processor|path|ALU|inB[2]~2_combout\ $ (((!\Processor|path|ALU|inA[6]~4_combout\) # (\Processor|path|ALU|inB[3]~3_combout\))))) ) ) # ( 
-- !\Processor|path|ALU|mult|adder2|add_gen:5:adderi|c~0_combout\ & ( (!\Processor|path|ALU|inA[7]~5_combout\ & (\Processor|path|ALU|inA[6]~4_combout\ & ((!\Processor|path|ALU|inB[3]~3_combout\)))) # (\Processor|path|ALU|inA[7]~5_combout\ & 
-- (!\Processor|path|ALU|inB[2]~2_combout\ $ (((\Processor|path|ALU|inA[6]~4_combout\ & !\Processor|path|ALU|inB[3]~3_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001101010000011000110101000010011100101011111001110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inA[7]~5_combout\,
	datab => \Processor|path|ALU|ALT_INV_inA[6]~4_combout\,
	datac => \Processor|path|ALU|ALT_INV_inB[2]~2_combout\,
	datad => \Processor|path|ALU|ALT_INV_inB[3]~3_combout\,
	dataf => \Processor|path|ALU|mult|adder2|add_gen:5:adderi|ALT_INV_c~0_combout\,
	combout => \Processor|path|ALU|mult|adder2|add_gen:6:adderi|s~combout\);

-- Location: LABCELL_X19_Y7_N24
\Processor|path|ALU|mult|adder5|adder_generate:7:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder5|adder_generate:7:adderi|c~0_combout\ = ( \Processor|path|ALU|mult|adder2|add_gen:6:adderi|s~combout\ & ( (\Processor|path|ALU|mult|adder5|adder_generate:6:adderi|c~0_combout\) # 
-- (\Processor|path|ALU|mult|adder1|add_gen:7:adderi|c~0_combout\) ) ) # ( !\Processor|path|ALU|mult|adder2|add_gen:6:adderi|s~combout\ & ( (\Processor|path|ALU|mult|adder1|add_gen:7:adderi|c~0_combout\ & 
-- \Processor|path|ALU|mult|adder5|adder_generate:6:adderi|c~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Processor|path|ALU|mult|adder1|add_gen:7:adderi|ALT_INV_c~0_combout\,
	datad => \Processor|path|ALU|mult|adder5|adder_generate:6:adderi|ALT_INV_c~0_combout\,
	dataf => \Processor|path|ALU|mult|adder2|add_gen:6:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|ALU|mult|adder5|adder_generate:7:adderi|c~0_combout\);

-- Location: LABCELL_X19_Y7_N0
\Processor|path|ALU|mult|adder2|add_gen:7:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder2|add_gen:7:adderi|s~combout\ = ( \Processor|path|ALU|inB[2]~2_combout\ & ( (!\Processor|path|ALU|inB[3]~3_combout\ & (!\Processor|path|ALU|inA[7]~5_combout\ $ (((!\Processor|path|ALU|inA[6]~4_combout\) # 
-- (!\Processor|path|ALU|mult|adder2|add_gen:5:adderi|c~0_combout\))))) ) ) # ( !\Processor|path|ALU|inB[2]~2_combout\ & ( (!\Processor|path|ALU|inA[6]~4_combout\ & (\Processor|path|ALU|inA[7]~5_combout\ & 
-- (!\Processor|path|ALU|mult|adder2|add_gen:5:adderi|c~0_combout\ $ (\Processor|path|ALU|inB[3]~3_combout\)))) # (\Processor|path|ALU|inA[6]~4_combout\ & (\Processor|path|ALU|mult|adder2|add_gen:5:adderi|c~0_combout\ & 
-- (!\Processor|path|ALU|inA[7]~5_combout\ $ (\Processor|path|ALU|inB[3]~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100001000000101010000100000010101010110000000000101011000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inA[7]~5_combout\,
	datab => \Processor|path|ALU|ALT_INV_inA[6]~4_combout\,
	datac => \Processor|path|ALU|mult|adder2|add_gen:5:adderi|ALT_INV_c~0_combout\,
	datad => \Processor|path|ALU|ALT_INV_inB[3]~3_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inB[2]~2_combout\,
	combout => \Processor|path|ALU|mult|adder2|add_gen:7:adderi|s~combout\);

-- Location: LABCELL_X19_Y7_N36
\Processor|path|ALU|mult|adder6|adder_generate:3:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder6|adder_generate:3:adderi|s~combout\ = ( \Processor|path|ALU|mult|adder6|adder_generate:2:adderi|c~0_combout\ & ( !\Processor|path|ALU|mult|adder3|add_gen:4:adderi|s~combout\ $ 
-- (\Processor|path|ALU|mult|adder4|add_gen:2:adderi|s~combout\) ) ) # ( !\Processor|path|ALU|mult|adder6|adder_generate:2:adderi|c~0_combout\ & ( !\Processor|path|ALU|mult|adder3|add_gen:4:adderi|s~combout\ $ 
-- (!\Processor|path|ALU|mult|adder4|add_gen:2:adderi|s~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101010101010010101011010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder3|add_gen:4:adderi|ALT_INV_s~combout\,
	datad => \Processor|path|ALU|mult|adder4|add_gen:2:adderi|ALT_INV_s~combout\,
	dataf => \Processor|path|ALU|mult|adder6|adder_generate:2:adderi|ALT_INV_c~0_combout\,
	combout => \Processor|path|ALU|mult|adder6|adder_generate:3:adderi|s~combout\);

-- Location: LABCELL_X19_Y7_N15
\Processor|path|ALU|mult|adder6|adder_generate:2:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder6|adder_generate:2:adderi|s~combout\ = ( \Processor|path|ALU|mult|adder6|adder_generate:1:adderi|c~0_combout\ & ( !\Processor|path|ALU|mult|adder3|add_gen:3:adderi|s~combout\ $ 
-- (\Processor|path|ALU|mult|adder4|add_gen:1:adderi|s~combout\) ) ) # ( !\Processor|path|ALU|mult|adder6|adder_generate:1:adderi|c~0_combout\ & ( !\Processor|path|ALU|mult|adder3|add_gen:3:adderi|s~combout\ $ 
-- (!\Processor|path|ALU|mult|adder4|add_gen:1:adderi|s~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Processor|path|ALU|mult|adder3|add_gen:3:adderi|ALT_INV_s~combout\,
	datad => \Processor|path|ALU|mult|adder4|add_gen:1:adderi|ALT_INV_s~combout\,
	dataf => \Processor|path|ALU|mult|adder6|adder_generate:1:adderi|ALT_INV_c~0_combout\,
	combout => \Processor|path|ALU|mult|adder6|adder_generate:2:adderi|s~combout\);

-- Location: LABCELL_X20_Y6_N45
\Processor|path|ALU|mult|adder5|adder_generate:6:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder5|adder_generate:6:adderi|s~combout\ = ( \Processor|path|ALU|mult|adder2|add_gen:5:adderi|s~combout\ & ( !\Processor|path|ALU|mult|adder1|add_gen:7:adderi|s~combout\ $ 
-- (((!\Processor|path|ALU|mult|adder1|add_gen:6:adderi|s~combout\ & (\Processor|path|ALU|mult|adder5|adder_generate:4:adderi|c~0_combout\ & \Processor|path|ALU|mult|adder2|add_gen:4:adderi|s~combout\)) # 
-- (\Processor|path|ALU|mult|adder1|add_gen:6:adderi|s~combout\ & ((\Processor|path|ALU|mult|adder2|add_gen:4:adderi|s~combout\) # (\Processor|path|ALU|mult|adder5|adder_generate:4:adderi|c~0_combout\))))) ) ) # ( 
-- !\Processor|path|ALU|mult|adder2|add_gen:5:adderi|s~combout\ & ( !\Processor|path|ALU|mult|adder1|add_gen:7:adderi|s~combout\ $ (((!\Processor|path|ALU|mult|adder1|add_gen:6:adderi|s~combout\ & 
-- ((!\Processor|path|ALU|mult|adder5|adder_generate:4:adderi|c~0_combout\) # (!\Processor|path|ALU|mult|adder2|add_gen:4:adderi|s~combout\))) # (\Processor|path|ALU|mult|adder1|add_gen:6:adderi|s~combout\ & 
-- (!\Processor|path|ALU|mult|adder5|adder_generate:4:adderi|c~0_combout\ & !\Processor|path|ALU|mult|adder2|add_gen:4:adderi|s~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011111101000000101111110100011101000000101111110100000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder1|add_gen:6:adderi|ALT_INV_s~combout\,
	datab => \Processor|path|ALU|mult|adder5|adder_generate:4:adderi|ALT_INV_c~0_combout\,
	datac => \Processor|path|ALU|mult|adder2|add_gen:4:adderi|ALT_INV_s~combout\,
	datad => \Processor|path|ALU|mult|adder1|add_gen:7:adderi|ALT_INV_s~combout\,
	dataf => \Processor|path|ALU|mult|adder2|add_gen:5:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|ALU|mult|adder5|adder_generate:6:adderi|s~combout\);

-- Location: LABCELL_X19_Y7_N33
\Processor|path|ALU|mult|adder7|adder_generate:4:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder7|adder_generate:4:adderi|c~0_combout\ = ( \Processor|path|ALU|mult|adder5|adder_generate:5:adderi|s~combout\ & ( (!\Processor|path|ALU|mult|adder6|adder_generate:2:adderi|s~combout\ & 
-- (\Processor|path|ALU|mult|adder5|adder_generate:6:adderi|s~combout\ & ((\Processor|path|ALU|mult|adder6|adder_generate:1:adderi|s~combout\) # (\Processor|path|ALU|mult|adder7|adder_generate:2:adderi|c~combout\)))) # 
-- (\Processor|path|ALU|mult|adder6|adder_generate:2:adderi|s~combout\ & (((\Processor|path|ALU|mult|adder6|adder_generate:1:adderi|s~combout\) # (\Processor|path|ALU|mult|adder5|adder_generate:6:adderi|s~combout\)) # 
-- (\Processor|path|ALU|mult|adder7|adder_generate:2:adderi|c~combout\))) ) ) # ( !\Processor|path|ALU|mult|adder5|adder_generate:5:adderi|s~combout\ & ( (!\Processor|path|ALU|mult|adder6|adder_generate:2:adderi|s~combout\ & 
-- (\Processor|path|ALU|mult|adder7|adder_generate:2:adderi|c~combout\ & (\Processor|path|ALU|mult|adder5|adder_generate:6:adderi|s~combout\ & \Processor|path|ALU|mult|adder6|adder_generate:1:adderi|s~combout\))) # 
-- (\Processor|path|ALU|mult|adder6|adder_generate:2:adderi|s~combout\ & (((\Processor|path|ALU|mult|adder7|adder_generate:2:adderi|c~combout\ & \Processor|path|ALU|mult|adder6|adder_generate:1:adderi|s~combout\)) # 
-- (\Processor|path|ALU|mult|adder5|adder_generate:6:adderi|s~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010111000000110001011100010111001111110001011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder7|adder_generate:2:adderi|ALT_INV_c~combout\,
	datab => \Processor|path|ALU|mult|adder6|adder_generate:2:adderi|ALT_INV_s~combout\,
	datac => \Processor|path|ALU|mult|adder5|adder_generate:6:adderi|ALT_INV_s~combout\,
	datad => \Processor|path|ALU|mult|adder6|adder_generate:1:adderi|ALT_INV_s~combout\,
	dataf => \Processor|path|ALU|mult|adder5|adder_generate:5:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|ALU|mult|adder7|adder_generate:4:adderi|c~0_combout\);

-- Location: LABCELL_X19_Y7_N51
\Processor|path|ALU|mult|adder5|adder_generate:7:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder5|adder_generate:7:adderi|s~combout\ = ( \Processor|path|ALU|mult|adder5|adder_generate:6:adderi|c~0_combout\ & ( !\Processor|path|ALU|mult|adder1|add_gen:7:adderi|c~0_combout\ $ 
-- (\Processor|path|ALU|mult|adder2|add_gen:6:adderi|s~combout\) ) ) # ( !\Processor|path|ALU|mult|adder5|adder_generate:6:adderi|c~0_combout\ & ( !\Processor|path|ALU|mult|adder1|add_gen:7:adderi|c~0_combout\ $ 
-- (!\Processor|path|ALU|mult|adder2|add_gen:6:adderi|s~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder1|add_gen:7:adderi|ALT_INV_c~0_combout\,
	datab => \Processor|path|ALU|mult|adder2|add_gen:6:adderi|ALT_INV_s~combout\,
	dataf => \Processor|path|ALU|mult|adder5|adder_generate:6:adderi|ALT_INV_c~0_combout\,
	combout => \Processor|path|ALU|mult|adder5|adder_generate:7:adderi|s~combout\);

-- Location: LABCELL_X20_Y7_N45
\Processor|path|ALU|mult|adder7|adder_generate:6:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder7|adder_generate:6:adderi|c~0_combout\ = ( \Processor|path|ALU|mult|adder7|adder_generate:4:adderi|c~0_combout\ & ( \Processor|path|ALU|mult|adder5|adder_generate:7:adderi|s~combout\ & ( 
-- (!\Processor|path|ALU|mult|adder5|adder_generate:7:adderi|c~0_combout\ $ (!\Processor|path|ALU|mult|adder2|add_gen:7:adderi|s~combout\)) # (\Processor|path|ALU|mult|adder6|adder_generate:4:adderi|s~combout\) ) ) ) # ( 
-- !\Processor|path|ALU|mult|adder7|adder_generate:4:adderi|c~0_combout\ & ( \Processor|path|ALU|mult|adder5|adder_generate:7:adderi|s~combout\ & ( (!\Processor|path|ALU|mult|adder6|adder_generate:4:adderi|s~combout\ & 
-- (\Processor|path|ALU|mult|adder6|adder_generate:3:adderi|s~combout\ & (!\Processor|path|ALU|mult|adder5|adder_generate:7:adderi|c~0_combout\ $ (!\Processor|path|ALU|mult|adder2|add_gen:7:adderi|s~combout\)))) # 
-- (\Processor|path|ALU|mult|adder6|adder_generate:4:adderi|s~combout\ & ((!\Processor|path|ALU|mult|adder5|adder_generate:7:adderi|c~0_combout\ $ (!\Processor|path|ALU|mult|adder2|add_gen:7:adderi|s~combout\)) # 
-- (\Processor|path|ALU|mult|adder6|adder_generate:3:adderi|s~combout\))) ) ) ) # ( \Processor|path|ALU|mult|adder7|adder_generate:4:adderi|c~0_combout\ & ( !\Processor|path|ALU|mult|adder5|adder_generate:7:adderi|s~combout\ & ( 
-- (!\Processor|path|ALU|mult|adder6|adder_generate:4:adderi|s~combout\ & (\Processor|path|ALU|mult|adder6|adder_generate:3:adderi|s~combout\ & (!\Processor|path|ALU|mult|adder5|adder_generate:7:adderi|c~0_combout\ $ 
-- (!\Processor|path|ALU|mult|adder2|add_gen:7:adderi|s~combout\)))) # (\Processor|path|ALU|mult|adder6|adder_generate:4:adderi|s~combout\ & ((!\Processor|path|ALU|mult|adder5|adder_generate:7:adderi|c~0_combout\ $ 
-- (!\Processor|path|ALU|mult|adder2|add_gen:7:adderi|s~combout\)) # (\Processor|path|ALU|mult|adder6|adder_generate:3:adderi|s~combout\))) ) ) ) # ( !\Processor|path|ALU|mult|adder7|adder_generate:4:adderi|c~0_combout\ & ( 
-- !\Processor|path|ALU|mult|adder5|adder_generate:7:adderi|s~combout\ & ( (\Processor|path|ALU|mult|adder6|adder_generate:4:adderi|s~combout\ & (!\Processor|path|ALU|mult|adder5|adder_generate:7:adderi|c~0_combout\ $ 
-- (!\Processor|path|ALU|mult|adder2|add_gen:7:adderi|s~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000101000111110100010100011111010111110101111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder6|adder_generate:4:adderi|ALT_INV_s~combout\,
	datab => \Processor|path|ALU|mult|adder5|adder_generate:7:adderi|ALT_INV_c~0_combout\,
	datac => \Processor|path|ALU|mult|adder2|add_gen:7:adderi|ALT_INV_s~combout\,
	datad => \Processor|path|ALU|mult|adder6|adder_generate:3:adderi|ALT_INV_s~combout\,
	datae => \Processor|path|ALU|mult|adder7|adder_generate:4:adderi|ALT_INV_c~0_combout\,
	dataf => \Processor|path|ALU|mult|adder5|adder_generate:7:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|ALU|mult|adder7|adder_generate:6:adderi|c~0_combout\);

-- Location: LABCELL_X19_Y5_N51
\Processor|path|ALU|mult|adder6|adder_generate:6:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder6|adder_generate:6:adderi|s~combout\ = ( \Processor|path|ALU|mult|adder6|adder_generate:5:adderi|c~0_combout\ & ( !\Processor|path|ALU|mult|adder3|add_gen:7:adderi|s~combout\ $ 
-- (\Processor|path|ALU|mult|adder4|add_gen:5:adderi|s~combout\) ) ) # ( !\Processor|path|ALU|mult|adder6|adder_generate:5:adderi|c~0_combout\ & ( !\Processor|path|ALU|mult|adder3|add_gen:7:adderi|s~combout\ $ 
-- (!\Processor|path|ALU|mult|adder4|add_gen:5:adderi|s~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110011000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|path|ALU|mult|adder3|add_gen:7:adderi|ALT_INV_s~combout\,
	datac => \Processor|path|ALU|mult|adder4|add_gen:5:adderi|ALT_INV_s~combout\,
	dataf => \Processor|path|ALU|mult|adder6|adder_generate:5:adderi|ALT_INV_c~0_combout\,
	combout => \Processor|path|ALU|mult|adder6|adder_generate:6:adderi|s~combout\);

-- Location: LABCELL_X19_Y7_N18
\Processor|path|ALU|mult|adder5|adder_generate:9:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder5|adder_generate:9:adderi|s~combout\ = ( \Processor|path|ALU|inA[7]~5_combout\ & ( \Processor|path|ALU|inB[2]~2_combout\ & ( (!\Processor|path|ALU|inB[3]~3_combout\ & 
-- (((\Processor|path|ALU|mult|adder2|add_gen:5:adderi|c~0_combout\ & \Processor|path|ALU|inA[6]~4_combout\)) # (\Processor|path|ALU|mult|adder5|adder_generate:7:adderi|c~0_combout\))) ) ) ) # ( !\Processor|path|ALU|inA[7]~5_combout\ & ( 
-- \Processor|path|ALU|inB[2]~2_combout\ & ( (\Processor|path|ALU|mult|adder2|add_gen:5:adderi|c~0_combout\ & (\Processor|path|ALU|inA[6]~4_combout\ & (\Processor|path|ALU|mult|adder5|adder_generate:7:adderi|c~0_combout\ & 
-- !\Processor|path|ALU|inB[3]~3_combout\))) ) ) ) # ( \Processor|path|ALU|inA[7]~5_combout\ & ( !\Processor|path|ALU|inB[2]~2_combout\ & ( (!\Processor|path|ALU|mult|adder2|add_gen:5:adderi|c~0_combout\ & (!\Processor|path|ALU|inB[3]~3_combout\ & 
-- ((\Processor|path|ALU|mult|adder5|adder_generate:7:adderi|c~0_combout\) # (\Processor|path|ALU|inA[6]~4_combout\)))) # (\Processor|path|ALU|mult|adder2|add_gen:5:adderi|c~0_combout\ & (((!\Processor|path|ALU|inB[3]~3_combout\) # 
-- (\Processor|path|ALU|mult|adder5|adder_generate:7:adderi|c~0_combout\)))) ) ) ) # ( !\Processor|path|ALU|inA[7]~5_combout\ & ( !\Processor|path|ALU|inB[2]~2_combout\ & ( (\Processor|path|ALU|mult|adder2|add_gen:5:adderi|c~0_combout\ & 
-- (\Processor|path|ALU|inA[6]~4_combout\ & (\Processor|path|ALU|mult|adder5|adder_generate:7:adderi|c~0_combout\ & !\Processor|path|ALU|inB[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000011111110000010100000001000000000001111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder2|add_gen:5:adderi|ALT_INV_c~0_combout\,
	datab => \Processor|path|ALU|ALT_INV_inA[6]~4_combout\,
	datac => \Processor|path|ALU|mult|adder5|adder_generate:7:adderi|ALT_INV_c~0_combout\,
	datad => \Processor|path|ALU|ALT_INV_inB[3]~3_combout\,
	datae => \Processor|path|ALU|ALT_INV_inA[7]~5_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inB[2]~2_combout\,
	combout => \Processor|path|ALU|mult|adder5|adder_generate:9:adderi|s~combout\);

-- Location: LABCELL_X19_Y7_N6
\Processor|path|ALU|mult|adder7|adder_generate:9:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder7|adder_generate:9:adderi|c~0_combout\ = ( \Processor|path|ALU|mult|adder5|adder_generate:9:adderi|s~combout\ & ( (\Processor|path|ALU|mult|adder6|adder_generate:7:adderi|s~combout\ & 
-- (\Processor|path|ALU|mult|adder6|adder_generate:6:adderi|s~combout\ & ((\Processor|path|ALU|mult|adder7|adder_generate:6:adderi|c~0_combout\) # (\Processor|path|ALU|mult|adder6|adder_generate:5:adderi|s~combout\)))) ) ) # ( 
-- !\Processor|path|ALU|mult|adder5|adder_generate:9:adderi|s~combout\ & ( (\Processor|path|ALU|mult|adder6|adder_generate:5:adderi|s~combout\ & (\Processor|path|ALU|mult|adder6|adder_generate:7:adderi|s~combout\ & 
-- (\Processor|path|ALU|mult|adder7|adder_generate:6:adderi|c~0_combout\ & \Processor|path|ALU|mult|adder6|adder_generate:6:adderi|s~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000100110000000000010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder6|adder_generate:5:adderi|ALT_INV_s~combout\,
	datab => \Processor|path|ALU|mult|adder6|adder_generate:7:adderi|ALT_INV_s~combout\,
	datac => \Processor|path|ALU|mult|adder7|adder_generate:6:adderi|ALT_INV_c~0_combout\,
	datad => \Processor|path|ALU|mult|adder6|adder_generate:6:adderi|ALT_INV_s~combout\,
	dataf => \Processor|path|ALU|mult|adder5|adder_generate:9:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|ALU|mult|adder7|adder_generate:9:adderi|c~0_combout\);

-- Location: LABCELL_X19_Y5_N3
\Processor|path|ALU|mult|adder6|adder_generate:6:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder6|adder_generate:6:adderi|c~0_combout\ = ( \Processor|path|ALU|mult|adder3|add_gen:7:adderi|s~combout\ & ( (\Processor|path|ALU|mult|adder6|adder_generate:5:adderi|c~0_combout\) # 
-- (\Processor|path|ALU|mult|adder4|add_gen:5:adderi|s~combout\) ) ) # ( !\Processor|path|ALU|mult|adder3|add_gen:7:adderi|s~combout\ & ( (\Processor|path|ALU|mult|adder4|add_gen:5:adderi|s~combout\ & 
-- \Processor|path|ALU|mult|adder6|adder_generate:5:adderi|c~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Processor|path|ALU|mult|adder4|add_gen:5:adderi|ALT_INV_s~combout\,
	datad => \Processor|path|ALU|mult|adder6|adder_generate:5:adderi|ALT_INV_c~0_combout\,
	dataf => \Processor|path|ALU|mult|adder3|add_gen:7:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|ALU|mult|adder6|adder_generate:6:adderi|c~0_combout\);

-- Location: LABCELL_X19_Y5_N0
\Processor|path|ALU|mult|adder4|add_gen:6:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder4|add_gen:6:adderi|c~0_combout\ = ( \Processor|path|ALU|inB[7]~7_combout\ & ( (\Processor|path|ALU|inA[7]~5_combout\ & (\Processor|path|ALU|mult|adder4|add_gen:5:adderi|c~0_combout\ & !\Processor|path|ALU|inB[6]~6_combout\)) 
-- ) ) # ( !\Processor|path|ALU|inB[7]~7_combout\ & ( (!\Processor|path|ALU|mult|adder4|add_gen:5:adderi|c~0_combout\ & (\Processor|path|ALU|inA[7]~5_combout\ & (!\Processor|path|ALU|inB[6]~6_combout\ & \Processor|path|ALU|inA[6]~4_combout\))) # 
-- (\Processor|path|ALU|mult|adder4|add_gen:5:adderi|c~0_combout\ & (((\Processor|path|ALU|inA[7]~5_combout\ & !\Processor|path|ALU|inB[6]~6_combout\)) # (\Processor|path|ALU|inA[6]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001110011000100000111001100010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inA[7]~5_combout\,
	datab => \Processor|path|ALU|mult|adder4|add_gen:5:adderi|ALT_INV_c~0_combout\,
	datac => \Processor|path|ALU|ALT_INV_inB[6]~6_combout\,
	datad => \Processor|path|ALU|ALT_INV_inA[6]~4_combout\,
	dataf => \Processor|path|ALU|ALT_INV_inB[7]~7_combout\,
	combout => \Processor|path|ALU|mult|adder4|add_gen:6:adderi|c~0_combout\);

-- Location: LABCELL_X19_Y5_N30
\Processor|path|ALU|mult|adder6|adder_generate:8:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder6|adder_generate:8:adderi|s~combout\ = ( \Processor|path|ALU|mult|adder4|add_gen:6:adderi|c~0_combout\ & ( \Processor|path|ALU|mult|adder3|add_gen:7:adderi|c~0_combout\ & ( 
-- (!\Processor|path|ALU|mult|adder6|adder_generate:6:adderi|c~0_combout\ & (!\Processor|path|ALU|mult|adder4|add_gen:6:adderi|s~combout\ $ (((!\Processor|path|ALU|inB[7]~7_combout\ & \Processor|path|ALU|inA[7]~5_combout\))))) # 
-- (\Processor|path|ALU|mult|adder6|adder_generate:6:adderi|c~0_combout\ & (!\Processor|path|ALU|inB[7]~7_combout\ & (\Processor|path|ALU|inA[7]~5_combout\))) ) ) ) # ( !\Processor|path|ALU|mult|adder4|add_gen:6:adderi|c~0_combout\ & ( 
-- \Processor|path|ALU|mult|adder3|add_gen:7:adderi|c~0_combout\ & ( (!\Processor|path|ALU|mult|adder6|adder_generate:6:adderi|c~0_combout\ & (!\Processor|path|ALU|mult|adder4|add_gen:6:adderi|s~combout\ $ (((!\Processor|path|ALU|inA[7]~5_combout\) # 
-- (\Processor|path|ALU|inB[7]~7_combout\))))) # (\Processor|path|ALU|mult|adder6|adder_generate:6:adderi|c~0_combout\ & (((!\Processor|path|ALU|inA[7]~5_combout\)) # (\Processor|path|ALU|inB[7]~7_combout\))) ) ) ) # ( 
-- \Processor|path|ALU|mult|adder4|add_gen:6:adderi|c~0_combout\ & ( !\Processor|path|ALU|mult|adder3|add_gen:7:adderi|c~0_combout\ & ( (!\Processor|path|ALU|mult|adder6|adder_generate:6:adderi|c~0_combout\ & (((!\Processor|path|ALU|inA[7]~5_combout\)) # 
-- (\Processor|path|ALU|inB[7]~7_combout\))) # (\Processor|path|ALU|mult|adder6|adder_generate:6:adderi|c~0_combout\ & (!\Processor|path|ALU|mult|adder4|add_gen:6:adderi|s~combout\ $ (((!\Processor|path|ALU|inB[7]~7_combout\ & 
-- \Processor|path|ALU|inA[7]~5_combout\))))) ) ) ) # ( !\Processor|path|ALU|mult|adder4|add_gen:6:adderi|c~0_combout\ & ( !\Processor|path|ALU|mult|adder3|add_gen:7:adderi|c~0_combout\ & ( 
-- (!\Processor|path|ALU|mult|adder6|adder_generate:6:adderi|c~0_combout\ & (!\Processor|path|ALU|inB[7]~7_combout\ & (\Processor|path|ALU|inA[7]~5_combout\))) # (\Processor|path|ALU|mult|adder6|adder_generate:6:adderi|c~0_combout\ & 
-- (!\Processor|path|ALU|mult|adder4|add_gen:6:adderi|s~combout\ $ (((!\Processor|path|ALU|inA[7]~5_combout\) # (\Processor|path|ALU|inB[7]~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001011001111100111010011001011001111100111010011000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder6|adder_generate:6:adderi|ALT_INV_c~0_combout\,
	datab => \Processor|path|ALU|ALT_INV_inB[7]~7_combout\,
	datac => \Processor|path|ALU|ALT_INV_inA[7]~5_combout\,
	datad => \Processor|path|ALU|mult|adder4|add_gen:6:adderi|ALT_INV_s~combout\,
	datae => \Processor|path|ALU|mult|adder4|add_gen:6:adderi|ALT_INV_c~0_combout\,
	dataf => \Processor|path|ALU|mult|adder3|add_gen:7:adderi|ALT_INV_c~0_combout\,
	combout => \Processor|path|ALU|mult|adder6|adder_generate:8:adderi|s~combout\);

-- Location: LABCELL_X19_Y7_N30
\Processor|path|ALU|mult|adder7|adder_generate:4:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder7|adder_generate:4:adderi|s~combout\ = ( \Processor|path|ALU|mult|adder5|adder_generate:6:adderi|s~combout\ & ( !\Processor|path|ALU|mult|adder6|adder_generate:2:adderi|s~combout\ $ 
-- (((!\Processor|path|ALU|mult|adder7|adder_generate:2:adderi|c~combout\ & (\Processor|path|ALU|mult|adder6|adder_generate:1:adderi|s~combout\ & \Processor|path|ALU|mult|adder5|adder_generate:5:adderi|s~combout\)) # 
-- (\Processor|path|ALU|mult|adder7|adder_generate:2:adderi|c~combout\ & ((\Processor|path|ALU|mult|adder5|adder_generate:5:adderi|s~combout\) # (\Processor|path|ALU|mult|adder6|adder_generate:1:adderi|s~combout\))))) ) ) # ( 
-- !\Processor|path|ALU|mult|adder5|adder_generate:6:adderi|s~combout\ & ( !\Processor|path|ALU|mult|adder6|adder_generate:2:adderi|s~combout\ $ (((!\Processor|path|ALU|mult|adder7|adder_generate:2:adderi|c~combout\ & 
-- ((!\Processor|path|ALU|mult|adder6|adder_generate:1:adderi|s~combout\) # (!\Processor|path|ALU|mult|adder5|adder_generate:5:adderi|s~combout\))) # (\Processor|path|ALU|mult|adder7|adder_generate:2:adderi|c~combout\ & 
-- (!\Processor|path|ALU|mult|adder6|adder_generate:1:adderi|s~combout\ & !\Processor|path|ALU|mult|adder5|adder_generate:5:adderi|s~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011001101100001101100110110011001001100100111100100110010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder7|adder_generate:2:adderi|ALT_INV_c~combout\,
	datab => \Processor|path|ALU|mult|adder6|adder_generate:2:adderi|ALT_INV_s~combout\,
	datac => \Processor|path|ALU|mult|adder6|adder_generate:1:adderi|ALT_INV_s~combout\,
	datad => \Processor|path|ALU|mult|adder5|adder_generate:5:adderi|ALT_INV_s~combout\,
	dataf => \Processor|path|ALU|mult|adder5|adder_generate:6:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|ALU|mult|adder7|adder_generate:4:adderi|s~combout\);

-- Location: LABCELL_X19_Y7_N48
\Processor|path|ALU|mult|adder7|adder_generate:6:adderi|s~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder7|adder_generate:6:adderi|s~0_combout\ = ( \Processor|path|ALU|mult|adder2|add_gen:7:adderi|s~combout\ & ( !\Processor|path|ALU|mult|adder6|adder_generate:4:adderi|s~combout\ $ 
-- (((!\Processor|path|ALU|mult|adder1|add_gen:7:adderi|c~0_combout\ & (\Processor|path|ALU|mult|adder2|add_gen:6:adderi|s~combout\ & \Processor|path|ALU|mult|adder5|adder_generate:6:adderi|c~0_combout\)) # 
-- (\Processor|path|ALU|mult|adder1|add_gen:7:adderi|c~0_combout\ & ((\Processor|path|ALU|mult|adder5|adder_generate:6:adderi|c~0_combout\) # (\Processor|path|ALU|mult|adder2|add_gen:6:adderi|s~combout\))))) ) ) # ( 
-- !\Processor|path|ALU|mult|adder2|add_gen:7:adderi|s~combout\ & ( !\Processor|path|ALU|mult|adder6|adder_generate:4:adderi|s~combout\ $ (((!\Processor|path|ALU|mult|adder1|add_gen:7:adderi|c~0_combout\ & 
-- ((!\Processor|path|ALU|mult|adder2|add_gen:6:adderi|s~combout\) # (!\Processor|path|ALU|mult|adder5|adder_generate:6:adderi|c~0_combout\))) # (\Processor|path|ALU|mult|adder1|add_gen:7:adderi|c~0_combout\ & 
-- (!\Processor|path|ALU|mult|adder2|add_gen:6:adderi|s~combout\ & !\Processor|path|ALU|mult|adder5|adder_generate:6:adderi|c~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111001111000000111100111100011100001100001111110000110000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder1|add_gen:7:adderi|ALT_INV_c~0_combout\,
	datab => \Processor|path|ALU|mult|adder2|add_gen:6:adderi|ALT_INV_s~combout\,
	datac => \Processor|path|ALU|mult|adder6|adder_generate:4:adderi|ALT_INV_s~combout\,
	datad => \Processor|path|ALU|mult|adder5|adder_generate:6:adderi|ALT_INV_c~0_combout\,
	dataf => \Processor|path|ALU|mult|adder2|add_gen:7:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|ALU|mult|adder7|adder_generate:6:adderi|s~0_combout\);

-- Location: LABCELL_X19_Y7_N12
\Processor|path|ALU|mult|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|c~0_combout\ = ( \Processor|path|ALU|mult|adder7|adder_generate:4:adderi|c~0_combout\ & ( (!\Processor|path|ALU|mult|adder7|adder_generate:4:adderi|s~combout\ & (\Processor|path|ALU|mult|adder7|adder_generate:6:adderi|s~0_combout\ 
-- & (!\Processor|path|ALU|mult|adder5|adder_generate:7:adderi|s~combout\ $ (!\Processor|path|ALU|mult|adder6|adder_generate:3:adderi|s~combout\)))) ) ) # ( !\Processor|path|ALU|mult|adder7|adder_generate:4:adderi|c~0_combout\ & ( 
-- (!\Processor|path|ALU|mult|adder7|adder_generate:4:adderi|s~combout\ & ((!\Processor|path|ALU|mult|adder5|adder_generate:7:adderi|s~combout\ & (!\Processor|path|ALU|mult|adder7|adder_generate:6:adderi|s~0_combout\ & 
-- !\Processor|path|ALU|mult|adder6|adder_generate:3:adderi|s~combout\)) # (\Processor|path|ALU|mult|adder5|adder_generate:7:adderi|s~combout\ & (\Processor|path|ALU|mult|adder7|adder_generate:6:adderi|s~0_combout\ & 
-- \Processor|path|ALU|mult|adder6|adder_generate:3:adderi|s~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000100100000000000010000000100000010000000010000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder5|adder_generate:7:adderi|ALT_INV_s~combout\,
	datab => \Processor|path|ALU|mult|adder7|adder_generate:4:adderi|ALT_INV_s~combout\,
	datac => \Processor|path|ALU|mult|adder7|adder_generate:6:adderi|ALT_INV_s~0_combout\,
	datad => \Processor|path|ALU|mult|adder6|adder_generate:3:adderi|ALT_INV_s~combout\,
	dataf => \Processor|path|ALU|mult|adder7|adder_generate:4:adderi|ALT_INV_c~0_combout\,
	combout => \Processor|path|ALU|mult|c~0_combout\);

-- Location: LABCELL_X19_Y7_N42
\Processor|path|ALU|mult|c~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|c~1_combout\ = ( \Processor|path|ALU|mult|adder6|adder_generate:5:adderi|s~combout\ & ( \Processor|path|ALU|mult|adder6|adder_generate:7:adderi|s~combout\ & ( (\Processor|path|ALU|mult|c~0_combout\ & 
-- (\Processor|path|ALU|mult|adder6|adder_generate:6:adderi|s~combout\ & (!\Processor|path|ALU|mult|adder7|adder_generate:6:adderi|c~0_combout\ $ (!\Processor|path|ALU|mult|adder5|adder_generate:9:adderi|s~combout\)))) ) ) ) # ( 
-- !\Processor|path|ALU|mult|adder6|adder_generate:5:adderi|s~combout\ & ( \Processor|path|ALU|mult|adder6|adder_generate:7:adderi|s~combout\ & ( (\Processor|path|ALU|mult|adder7|adder_generate:6:adderi|c~0_combout\ & (\Processor|path|ALU|mult|c~0_combout\ & 
-- (\Processor|path|ALU|mult|adder5|adder_generate:9:adderi|s~combout\ & \Processor|path|ALU|mult|adder6|adder_generate:6:adderi|s~combout\))) ) ) ) # ( !\Processor|path|ALU|mult|adder6|adder_generate:5:adderi|s~combout\ & ( 
-- !\Processor|path|ALU|mult|adder6|adder_generate:7:adderi|s~combout\ & ( (!\Processor|path|ALU|mult|adder7|adder_generate:6:adderi|c~0_combout\ & (\Processor|path|ALU|mult|c~0_combout\ & (!\Processor|path|ALU|mult|adder5|adder_generate:9:adderi|s~combout\ 
-- & !\Processor|path|ALU|mult|adder6|adder_generate:6:adderi|s~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000010000000000010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder7|adder_generate:6:adderi|ALT_INV_c~0_combout\,
	datab => \Processor|path|ALU|mult|ALT_INV_c~0_combout\,
	datac => \Processor|path|ALU|mult|adder5|adder_generate:9:adderi|ALT_INV_s~combout\,
	datad => \Processor|path|ALU|mult|adder6|adder_generate:6:adderi|ALT_INV_s~combout\,
	datae => \Processor|path|ALU|mult|adder6|adder_generate:5:adderi|ALT_INV_s~combout\,
	dataf => \Processor|path|ALU|mult|adder6|adder_generate:7:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|ALU|mult|c~1_combout\);

-- Location: LABCELL_X19_Y5_N6
\Processor|path|ALU|mult|adder7|adder_generate:11:adderi|s~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|mult|adder7|adder_generate:11:adderi|s~0_combout\ = ( \Processor|path|ALU|mult|adder4|add_gen:6:adderi|c~0_combout\ & ( \Processor|path|ALU|mult|adder3|add_gen:7:adderi|c~0_combout\ & ( (((!\Processor|path|ALU|inB[7]~7_combout\ & 
-- \Processor|path|ALU|inA[7]~5_combout\)) # (\Processor|path|ALU|mult|adder4|add_gen:6:adderi|s~combout\)) # (\Processor|path|ALU|mult|adder6|adder_generate:6:adderi|c~0_combout\) ) ) ) # ( !\Processor|path|ALU|mult|adder4|add_gen:6:adderi|c~0_combout\ & ( 
-- \Processor|path|ALU|mult|adder3|add_gen:7:adderi|c~0_combout\ & ( (!\Processor|path|ALU|inB[7]~7_combout\ & (\Processor|path|ALU|inA[7]~5_combout\ & ((\Processor|path|ALU|mult|adder4|add_gen:6:adderi|s~combout\) # 
-- (\Processor|path|ALU|mult|adder6|adder_generate:6:adderi|c~0_combout\)))) ) ) ) # ( \Processor|path|ALU|mult|adder4|add_gen:6:adderi|c~0_combout\ & ( !\Processor|path|ALU|mult|adder3|add_gen:7:adderi|c~0_combout\ & ( 
-- (!\Processor|path|ALU|mult|adder6|adder_generate:6:adderi|c~0_combout\ & (!\Processor|path|ALU|inB[7]~7_combout\ & (\Processor|path|ALU|inA[7]~5_combout\))) # (\Processor|path|ALU|mult|adder6|adder_generate:6:adderi|c~0_combout\ & 
-- (((!\Processor|path|ALU|inB[7]~7_combout\ & \Processor|path|ALU|inA[7]~5_combout\)) # (\Processor|path|ALU|mult|adder4|add_gen:6:adderi|s~combout\))) ) ) ) # ( !\Processor|path|ALU|mult|adder4|add_gen:6:adderi|c~0_combout\ & ( 
-- !\Processor|path|ALU|mult|adder3|add_gen:7:adderi|c~0_combout\ & ( (\Processor|path|ALU|mult|adder6|adder_generate:6:adderi|c~0_combout\ & (!\Processor|path|ALU|inB[7]~7_combout\ & (\Processor|path|ALU|inA[7]~5_combout\ & 
-- \Processor|path|ALU|mult|adder4|add_gen:6:adderi|s~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000011000101110100000100000011000101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder6|adder_generate:6:adderi|ALT_INV_c~0_combout\,
	datab => \Processor|path|ALU|ALT_INV_inB[7]~7_combout\,
	datac => \Processor|path|ALU|ALT_INV_inA[7]~5_combout\,
	datad => \Processor|path|ALU|mult|adder4|add_gen:6:adderi|ALT_INV_s~combout\,
	datae => \Processor|path|ALU|mult|adder4|add_gen:6:adderi|ALT_INV_c~0_combout\,
	dataf => \Processor|path|ALU|mult|adder3|add_gen:7:adderi|ALT_INV_c~0_combout\,
	combout => \Processor|path|ALU|mult|adder7|adder_generate:11:adderi|s~0_combout\);

-- Location: LABCELL_X19_Y6_N51
\Processor|path|ALU|cout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|cout~0_combout\ = ( \Processor|path|ALU|adder|add_gen:6:adderi|c~0_combout\ & ( (!\Processor|path|ALU|inB[7]~7_combout\) # (\Processor|path|ALU|inA[7]~5_combout\) ) ) # ( !\Processor|path|ALU|adder|add_gen:6:adderi|c~0_combout\ & ( 
-- (\Processor|path|ALU|inA[7]~5_combout\ & !\Processor|path|ALU|inB[7]~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|ALT_INV_inA[7]~5_combout\,
	datac => \Processor|path|ALU|ALT_INV_inB[7]~7_combout\,
	dataf => \Processor|path|ALU|adder|add_gen:6:adderi|ALT_INV_c~0_combout\,
	combout => \Processor|path|ALU|cout~0_combout\);

-- Location: MLABCELL_X18_Y6_N30
\Processor|path|ALU|cout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|ALU|cout~1_combout\ = ( \Processor|path|ALU|mult|adder7|adder_generate:11:adderi|s~0_combout\ & ( \Processor|path|ALU|cout~0_combout\ & ( (!\Processor|path|ALU|mult|adder7|adder_generate:9:adderi|c~0_combout\) # 
-- ((!\Processor|path|ALU|mult|adder6|adder_generate:8:adderi|s~combout\) # ((!\Processor|path|ALU|mult|c~1_combout\) # (!\Processor|path|ALU|result~1_combout\))) ) ) ) # ( !\Processor|path|ALU|mult|adder7|adder_generate:11:adderi|s~0_combout\ & ( 
-- \Processor|path|ALU|cout~0_combout\ & ( (((!\Processor|path|ALU|mult|c~1_combout\) # (!\Processor|path|ALU|result~1_combout\)) # (\Processor|path|ALU|mult|adder6|adder_generate:8:adderi|s~combout\)) # 
-- (\Processor|path|ALU|mult|adder7|adder_generate:9:adderi|c~0_combout\) ) ) ) # ( \Processor|path|ALU|mult|adder7|adder_generate:11:adderi|s~0_combout\ & ( !\Processor|path|ALU|cout~0_combout\ & ( (\Processor|path|ALU|result~1_combout\ & 
-- ((!\Processor|path|ALU|mult|adder7|adder_generate:9:adderi|c~0_combout\) # ((!\Processor|path|ALU|mult|adder6|adder_generate:8:adderi|s~combout\) # (!\Processor|path|ALU|mult|c~1_combout\)))) ) ) ) # ( 
-- !\Processor|path|ALU|mult|adder7|adder_generate:11:adderi|s~0_combout\ & ( !\Processor|path|ALU|cout~0_combout\ & ( (\Processor|path|ALU|result~1_combout\ & (((!\Processor|path|ALU|mult|c~1_combout\) # 
-- (\Processor|path|ALU|mult|adder6|adder_generate:8:adderi|s~combout\)) # (\Processor|path|ALU|mult|adder7|adder_generate:9:adderi|c~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110111000000001111111011111111111101111111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|ALU|mult|adder7|adder_generate:9:adderi|ALT_INV_c~0_combout\,
	datab => \Processor|path|ALU|mult|adder6|adder_generate:8:adderi|ALT_INV_s~combout\,
	datac => \Processor|path|ALU|mult|ALT_INV_c~1_combout\,
	datad => \Processor|path|ALU|ALT_INV_result~1_combout\,
	datae => \Processor|path|ALU|mult|adder7|adder_generate:11:adderi|ALT_INV_s~0_combout\,
	dataf => \Processor|path|ALU|ALT_INV_cout~0_combout\,
	combout => \Processor|path|ALU|cout~1_combout\);

-- Location: FF_X18_Y6_N32
\Processor|path|FC|dff1|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	d => \Processor|path|ALU|cout~1_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	ena => \Processor|path|FZ|dff1|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|FC|dff1|q~q\);

-- Location: LABCELL_X12_Y5_N42
\Processor|path|MB|RegL|Generate_Registers:4:dffi|q~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MB|RegL|Generate_Registers:4:dffi|q~0_combout\ = ( \Processor|ctrl|Equal67~0_combout\ & ( \Processor|path|FC|dff1|q~q\ & ( !\Processor|path|IR|Generate_Registers:4:dffi|q~q\ ) ) ) # ( \Processor|ctrl|Equal67~0_combout\ & ( 
-- !\Processor|path|FC|dff1|q~q\ & ( (\Processor|path|IR|Generate_Registers:5:dffi|q~q\ & !\Processor|path|IR|Generate_Registers:4:dffi|q~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|path|IR|Generate_Registers:5:dffi|ALT_INV_q~q\,
	datac => \Processor|path|IR|Generate_Registers:4:dffi|ALT_INV_q~q\,
	datae => \Processor|ctrl|ALT_INV_Equal67~0_combout\,
	dataf => \Processor|path|FC|dff1|ALT_INV_q~q\,
	combout => \Processor|path|MB|RegL|Generate_Registers:4:dffi|q~0_combout\);

-- Location: MLABCELL_X13_Y5_N30
\Processor|ctrl|Equal31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|Equal31~0_combout\ = (\Processor|ctrl|JCintF|jc3|dff1|q~q\ & (\Processor|ctrl|JCintF|jc2|dff1|q~q\ & !\Processor|ctrl|JCintF|jc1|dff1|q~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000000010001000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|JCintF|jc3|dff1|ALT_INV_q~q\,
	datab => \Processor|ctrl|JCintF|jc2|dff1|ALT_INV_q~q\,
	datad => \Processor|ctrl|JCintF|jc1|dff1|ALT_INV_q~q\,
	combout => \Processor|ctrl|Equal31~0_combout\);

-- Location: LABCELL_X12_Y5_N57
\Processor|path|MB|RegL|Generate_Registers:4:dffi|q~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MB|RegL|Generate_Registers:4:dffi|q~2_combout\ = ( \Processor|ctrl|Equal31~0_combout\ & ( (!\RESET_N~input_o\) # (((\Processor|ctrl|Equal68~0_combout\ & \Processor|path|FZ|dff1|q~q\)) # 
-- (\Processor|path|MB|RegL|Generate_Registers:4:dffi|q~0_combout\)) ) ) # ( !\Processor|ctrl|Equal31~0_combout\ & ( !\RESET_N~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001111110111111100111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|ALT_INV_Equal68~0_combout\,
	datab => \ALT_INV_RESET_N~input_o\,
	datac => \Processor|path|MB|RegL|Generate_Registers:4:dffi|ALT_INV_q~0_combout\,
	datad => \Processor|path|FZ|dff1|ALT_INV_q~q\,
	dataf => \Processor|ctrl|ALT_INV_Equal31~0_combout\,
	combout => \Processor|path|MB|RegL|Generate_Registers:4:dffi|q~2_combout\);

-- Location: FF_X10_Y4_N49
\Processor|path|MB|RegL|Generate_Registers:0:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[0]~1_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|MB|RegL|Generate_Registers:4:dffi|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|MB|RegL|Generate_Registers:0:dffi|q~q\);

-- Location: LABCELL_X12_Y5_N48
\Processor|path|MB|RegL|Generate_Registers:4:dffi|q~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MB|RegL|Generate_Registers:4:dffi|q~1_combout\ = ( \Processor|path|FZ|dff1|q~q\ & ( (!\Processor|path|MB|RegL|Generate_Registers:4:dffi|q~0_combout\ & !\Processor|ctrl|Equal68~0_combout\) ) ) # ( !\Processor|path|FZ|dff1|q~q\ & ( 
-- !\Processor|path|MB|RegL|Generate_Registers:4:dffi|q~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110000001100000011001100110011001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|path|MB|RegL|Generate_Registers:4:dffi|ALT_INV_q~0_combout\,
	datac => \Processor|ctrl|ALT_INV_Equal68~0_combout\,
	datae => \Processor|path|FZ|dff1|ALT_INV_q~q\,
	combout => \Processor|path|MB|RegL|Generate_Registers:4:dffi|q~1_combout\);

-- Location: LABCELL_X12_Y5_N6
\Processor|ctrl|inc2IP~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|inc2IP~0_combout\ = ( \Processor|ctrl|Equal67~0_combout\ & ( \Processor|path|FC|dff1|q~q\ & ( (!\Processor|path|FZ|dff1|q~q\ & (\Processor|ctrl|JCintD|jc1|dff1|q~q\ & (\Processor|path|IR|Generate_Registers:4:dffi|q~q\ & 
-- !\Processor|path|IR|Generate_Registers:5:dffi|q~q\))) ) ) ) # ( \Processor|ctrl|Equal67~0_combout\ & ( !\Processor|path|FC|dff1|q~q\ & ( (\Processor|ctrl|JCintD|jc1|dff1|q~q\ & (!\Processor|path|IR|Generate_Registers:5:dffi|q~q\ & 
-- ((!\Processor|path|FZ|dff1|q~q\) # (!\Processor|path|IR|Generate_Registers:4:dffi|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100100000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|FZ|dff1|ALT_INV_q~q\,
	datab => \Processor|ctrl|JCintD|jc1|dff1|ALT_INV_q~q\,
	datac => \Processor|path|IR|Generate_Registers:4:dffi|ALT_INV_q~q\,
	datad => \Processor|path|IR|Generate_Registers:5:dffi|ALT_INV_q~q\,
	datae => \Processor|ctrl|ALT_INV_Equal67~0_combout\,
	dataf => \Processor|path|FC|dff1|ALT_INV_q~q\,
	combout => \Processor|ctrl|inc2IP~0_combout\);

-- Location: LABCELL_X5_Y4_N6
\Processor|path|IP|reg|Generate_Registers:6:dffi|q~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|reg|Generate_Registers:6:dffi|q~0_combout\ = ( \Processor|ctrl|Equal11~0_combout\ & ( \Processor|ctrl|incIP~1_combout\ & ( (!\RESET_N~input_o\) # ((\Processor|path|MB|RegL|Generate_Registers:4:dffi|q~1_combout\ & 
-- !\Processor|ctrl|inc2IP~0_combout\)) ) ) ) # ( !\Processor|ctrl|Equal11~0_combout\ & ( \Processor|ctrl|incIP~1_combout\ & ( (!\RESET_N~input_o\) # (!\Processor|ctrl|inc2IP~0_combout\) ) ) ) # ( \Processor|ctrl|Equal11~0_combout\ & ( 
-- !\Processor|ctrl|incIP~1_combout\ & ( !\RESET_N~input_o\ ) ) ) # ( !\Processor|ctrl|Equal11~0_combout\ & ( !\Processor|ctrl|incIP~1_combout\ & ( !\RESET_N~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111100111111001101110011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|MB|RegL|Generate_Registers:4:dffi|ALT_INV_q~1_combout\,
	datab => \ALT_INV_RESET_N~input_o\,
	datac => \Processor|ctrl|ALT_INV_inc2IP~0_combout\,
	datae => \Processor|ctrl|ALT_INV_Equal11~0_combout\,
	dataf => \Processor|ctrl|ALT_INV_incIP~1_combout\,
	combout => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~0_combout\);

-- Location: LABCELL_X5_Y4_N39
\Processor|ctrl|loadIP~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|loadIP~0_combout\ = ( !\Processor|path|MB|RegL|Generate_Registers:4:dffi|q~1_combout\ & ( \Processor|ctrl|Equal11~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Processor|ctrl|ALT_INV_Equal11~0_combout\,
	datae => \Processor|path|MB|RegL|Generate_Registers:4:dffi|ALT_INV_q~1_combout\,
	combout => \Processor|ctrl|loadIP~0_combout\);

-- Location: LABCELL_X5_Y4_N54
\Processor|path|IP|reg|Generate_Registers:6:dffi|q~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|reg|Generate_Registers:6:dffi|q~1_combout\ = ( \Processor|path|MB|RegL|Generate_Registers:4:dffi|q~1_combout\ & ( \Processor|ctrl|incIP~1_combout\ & ( (!\Processor|ctrl|JCintA|jc1|dff1|q~q\) # ((!\RESET_N~input_o\) # 
-- (\Processor|ctrl|inc2IP~0_combout\)) ) ) ) # ( !\Processor|path|MB|RegL|Generate_Registers:4:dffi|q~1_combout\ & ( \Processor|ctrl|incIP~1_combout\ & ( (!\Processor|ctrl|JCintA|jc1|dff1|q~q\) # (((!\RESET_N~input_o\) # (\Processor|ctrl|inc2IP~0_combout\)) 
-- # (\Processor|ctrl|Equal11~0_combout\)) ) ) ) # ( \Processor|path|MB|RegL|Generate_Registers:4:dffi|q~1_combout\ & ( !\Processor|ctrl|incIP~1_combout\ ) ) # ( !\Processor|path|MB|RegL|Generate_Registers:4:dffi|q~1_combout\ & ( 
-- !\Processor|ctrl|incIP~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111101111111111111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|JCintA|jc1|dff1|ALT_INV_q~q\,
	datab => \Processor|ctrl|ALT_INV_Equal11~0_combout\,
	datac => \Processor|ctrl|ALT_INV_inc2IP~0_combout\,
	datad => \ALT_INV_RESET_N~input_o\,
	datae => \Processor|path|MB|RegL|Generate_Registers:4:dffi|ALT_INV_q~1_combout\,
	dataf => \Processor|ctrl|ALT_INV_incIP~1_combout\,
	combout => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~1_combout\);

-- Location: FF_X9_Y4_N14
\Processor|path|IP|reg|Generate_Registers:0:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	d => \Processor|path|IP|reg|Generate_Registers:0:dffi|q~feeder_combout\,
	asdata => \Processor|path|MB|RegL|Generate_Registers:0:dffi|q~q\,
	sclr => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~0_combout\,
	sload => \Processor|ctrl|loadIP~0_combout\,
	ena => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IP|reg|Generate_Registers:0:dffi|q~q\);

-- Location: LABCELL_X5_Y4_N51
\Processor|path|IP|adder|adder_generate:1:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|adder|adder_generate:1:adderi|s~combout\ = ( \Processor|path|IP|reg|Generate_Registers:0:dffi|q~q\ & ( \Processor|ctrl|incIP~1_combout\ & ( !\Processor|path|IP|reg|Generate_Registers:1:dffi|q~q\ ) ) ) # ( 
-- !\Processor|path|IP|reg|Generate_Registers:0:dffi|q~q\ & ( \Processor|ctrl|incIP~1_combout\ & ( !\Processor|path|IP|reg|Generate_Registers:1:dffi|q~q\ ) ) ) # ( \Processor|path|IP|reg|Generate_Registers:0:dffi|q~q\ & ( !\Processor|ctrl|incIP~1_combout\ & 
-- ( !\Processor|path|IP|reg|Generate_Registers:1:dffi|q~q\ ) ) ) # ( !\Processor|path|IP|reg|Generate_Registers:0:dffi|q~q\ & ( !\Processor|ctrl|incIP~1_combout\ & ( \Processor|path|IP|reg|Generate_Registers:1:dffi|q~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IP|reg|Generate_Registers:1:dffi|ALT_INV_q~q\,
	datae => \Processor|path|IP|reg|Generate_Registers:0:dffi|ALT_INV_q~q\,
	dataf => \Processor|ctrl|ALT_INV_incIP~1_combout\,
	combout => \Processor|path|IP|adder|adder_generate:1:adderi|s~combout\);

-- Location: MLABCELL_X9_Y4_N42
\Processor|path|IP|reg|Generate_Registers:1:dffi|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|reg|Generate_Registers:1:dffi|q~feeder_combout\ = \Processor|path|IP|adder|adder_generate:1:adderi|s~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|path|IP|adder|adder_generate:1:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|IP|reg|Generate_Registers:1:dffi|q~feeder_combout\);

-- Location: FF_X10_Y4_N7
\Processor|path|MB|RegL|Generate_Registers:1:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[1]~3_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|MB|RegL|Generate_Registers:4:dffi|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|MB|RegL|Generate_Registers:1:dffi|q~q\);

-- Location: FF_X9_Y4_N44
\Processor|path|IP|reg|Generate_Registers:1:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	d => \Processor|path|IP|reg|Generate_Registers:1:dffi|q~feeder_combout\,
	asdata => \Processor|path|MB|RegL|Generate_Registers:1:dffi|q~q\,
	sclr => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~0_combout\,
	sload => \Processor|ctrl|loadIP~0_combout\,
	ena => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IP|reg|Generate_Registers:1:dffi|q~q\);

-- Location: LABCELL_X5_Y4_N30
\Processor|path|IP|adder|adder_generate:2:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|adder|adder_generate:2:adderi|s~combout\ = ( \Processor|ctrl|incIP~1_combout\ & ( !\Processor|path|IP|reg|Generate_Registers:2:dffi|q~q\ $ (!\Processor|path|IP|reg|Generate_Registers:1:dffi|q~q\) ) ) # ( 
-- !\Processor|ctrl|incIP~1_combout\ & ( !\Processor|path|IP|reg|Generate_Registers:2:dffi|q~q\ $ (((!\Processor|path|IP|reg|Generate_Registers:1:dffi|q~q\) # (!\Processor|path|IP|reg|Generate_Registers:0:dffi|q~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111100001100110011110000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|path|IP|reg|Generate_Registers:2:dffi|ALT_INV_q~q\,
	datac => \Processor|path|IP|reg|Generate_Registers:1:dffi|ALT_INV_q~q\,
	datad => \Processor|path|IP|reg|Generate_Registers:0:dffi|ALT_INV_q~q\,
	dataf => \Processor|ctrl|ALT_INV_incIP~1_combout\,
	combout => \Processor|path|IP|adder|adder_generate:2:adderi|s~combout\);

-- Location: MLABCELL_X9_Y4_N45
\Processor|path|IP|reg|Generate_Registers:2:dffi|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|reg|Generate_Registers:2:dffi|q~feeder_combout\ = \Processor|path|IP|adder|adder_generate:2:adderi|s~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IP|adder|adder_generate:2:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|IP|reg|Generate_Registers:2:dffi|q~feeder_combout\);

-- Location: FF_X10_Y4_N5
\Processor|path|MB|RegL|Generate_Registers:2:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[2]~5_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|MB|RegL|Generate_Registers:4:dffi|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|MB|RegL|Generate_Registers:2:dffi|q~q\);

-- Location: FF_X9_Y4_N47
\Processor|path|IP|reg|Generate_Registers:2:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	d => \Processor|path|IP|reg|Generate_Registers:2:dffi|q~feeder_combout\,
	asdata => \Processor|path|MB|RegL|Generate_Registers:2:dffi|q~q\,
	sclr => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~0_combout\,
	sload => \Processor|ctrl|loadIP~0_combout\,
	ena => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IP|reg|Generate_Registers:2:dffi|q~q\);

-- Location: LABCELL_X5_Y4_N33
\Processor|path|IP|adder|adder_generate:2:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|adder|adder_generate:2:adderi|c~0_combout\ = ( \Processor|ctrl|incIP~1_combout\ & ( (\Processor|path|IP|reg|Generate_Registers:1:dffi|q~q\ & \Processor|path|IP|reg|Generate_Registers:2:dffi|q~q\) ) ) # ( 
-- !\Processor|ctrl|incIP~1_combout\ & ( (\Processor|path|IP|reg|Generate_Registers:1:dffi|q~q\ & (\Processor|path|IP|reg|Generate_Registers:2:dffi|q~q\ & \Processor|path|IP|reg|Generate_Registers:0:dffi|q~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IP|reg|Generate_Registers:1:dffi|ALT_INV_q~q\,
	datab => \Processor|path|IP|reg|Generate_Registers:2:dffi|ALT_INV_q~q\,
	datad => \Processor|path|IP|reg|Generate_Registers:0:dffi|ALT_INV_q~q\,
	dataf => \Processor|ctrl|ALT_INV_incIP~1_combout\,
	combout => \Processor|path|IP|adder|adder_generate:2:adderi|c~0_combout\);

-- Location: LABCELL_X5_Y4_N12
\Processor|path|IP|adder|adder_generate:3:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|adder|adder_generate:3:adderi|s~combout\ = !\Processor|path|IP|adder|adder_generate:2:adderi|c~0_combout\ $ (!\Processor|path|IP|reg|Generate_Registers:3:dffi|q~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IP|adder|adder_generate:2:adderi|ALT_INV_c~0_combout\,
	datab => \Processor|path|IP|reg|Generate_Registers:3:dffi|ALT_INV_q~q\,
	combout => \Processor|path|IP|adder|adder_generate:3:adderi|s~combout\);

-- Location: MLABCELL_X9_Y4_N15
\Processor|path|IP|reg|Generate_Registers:3:dffi|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|reg|Generate_Registers:3:dffi|q~feeder_combout\ = ( \Processor|path|IP|adder|adder_generate:3:adderi|s~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Processor|path|IP|adder|adder_generate:3:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|IP|reg|Generate_Registers:3:dffi|q~feeder_combout\);

-- Location: LABCELL_X10_Y4_N30
\Processor|path|MB|RegL|Generate_Registers:3:dffi|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MB|RegL|Generate_Registers:3:dffi|q~feeder_combout\ = ( \SelInput|q[3]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \SelInput|ALT_INV_q[3]~7_combout\,
	combout => \Processor|path|MB|RegL|Generate_Registers:3:dffi|q~feeder_combout\);

-- Location: FF_X10_Y4_N31
\Processor|path|MB|RegL|Generate_Registers:3:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	d => \Processor|path|MB|RegL|Generate_Registers:3:dffi|q~feeder_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	ena => \Processor|path|MB|RegL|Generate_Registers:4:dffi|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|MB|RegL|Generate_Registers:3:dffi|q~q\);

-- Location: FF_X9_Y4_N17
\Processor|path|IP|reg|Generate_Registers:3:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	d => \Processor|path|IP|reg|Generate_Registers:3:dffi|q~feeder_combout\,
	asdata => \Processor|path|MB|RegL|Generate_Registers:3:dffi|q~q\,
	sclr => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~0_combout\,
	sload => \Processor|ctrl|loadIP~0_combout\,
	ena => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IP|reg|Generate_Registers:3:dffi|q~q\);

-- Location: LABCELL_X12_Y4_N3
\Processor|path|MuxAddr|q[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxAddr|q[3]~3_combout\ = ( \Processor|path|IX|RegL|Generate_Registers:3:dffi|q~q\ & ( \Processor|path|IP|reg|Generate_Registers:3:dffi|q~q\ ) ) # ( !\Processor|path|IX|RegL|Generate_Registers:3:dffi|q~q\ & ( 
-- \Processor|path|IP|reg|Generate_Registers:3:dffi|q~q\ & ( (\Processor|ctrl|selMuxAddr~0_combout\ & ((!\Processor|ctrl|JCextE|jc3|dff1|q~q\) # ((!\Processor|ctrl|JCextE|jc2|dff1|q~q\ & \Processor|ctrl|JCextE|jc1|dff1|q~q\)))) ) ) ) # ( 
-- \Processor|path|IX|RegL|Generate_Registers:3:dffi|q~q\ & ( !\Processor|path|IP|reg|Generate_Registers:3:dffi|q~q\ & ( (!\Processor|ctrl|selMuxAddr~0_combout\) # ((\Processor|ctrl|JCextE|jc3|dff1|q~q\ & ((!\Processor|ctrl|JCextE|jc1|dff1|q~q\) # 
-- (\Processor|ctrl|JCextE|jc2|dff1|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111011100110100100010001100101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|JCextE|jc3|dff1|ALT_INV_q~q\,
	datab => \Processor|ctrl|ALT_INV_selMuxAddr~0_combout\,
	datac => \Processor|ctrl|JCextE|jc2|dff1|ALT_INV_q~q\,
	datad => \Processor|ctrl|JCextE|jc1|dff1|ALT_INV_q~q\,
	datae => \Processor|path|IX|RegL|Generate_Registers:3:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IP|reg|Generate_Registers:3:dffi|ALT_INV_q~q\,
	combout => \Processor|path|MuxAddr|q[3]~3_combout\);

-- Location: FF_X12_Y4_N8
\Processor|path|IX|RegL|Generate_Registers:4:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[4]~8_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|IX|RegL|Generate_Registers:5:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IX|RegL|Generate_Registers:4:dffi|q~q\);

-- Location: LABCELL_X5_Y4_N15
\Processor|path|IP|adder|adder_generate:4:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|adder|adder_generate:4:adderi|s~combout\ = !\Processor|path|IP|reg|Generate_Registers:4:dffi|q~q\ $ (((!\Processor|path|IP|adder|adder_generate:2:adderi|c~0_combout\) # (!\Processor|path|IP|reg|Generate_Registers:3:dffi|q~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000011110000111100001111000011110000111100001111000011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IP|adder|adder_generate:2:adderi|ALT_INV_c~0_combout\,
	datab => \Processor|path|IP|reg|Generate_Registers:3:dffi|ALT_INV_q~q\,
	datac => \Processor|path|IP|reg|Generate_Registers:4:dffi|ALT_INV_q~q\,
	combout => \Processor|path|IP|adder|adder_generate:4:adderi|s~combout\);

-- Location: MLABCELL_X9_Y4_N0
\Processor|path|IP|reg|Generate_Registers:4:dffi|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|reg|Generate_Registers:4:dffi|q~feeder_combout\ = \Processor|path|IP|adder|adder_generate:4:adderi|s~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Processor|path|IP|adder|adder_generate:4:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|IP|reg|Generate_Registers:4:dffi|q~feeder_combout\);

-- Location: FF_X10_Y4_N53
\Processor|path|MB|RegL|Generate_Registers:4:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[4]~8_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|MB|RegL|Generate_Registers:4:dffi|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|MB|RegL|Generate_Registers:4:dffi|q~q\);

-- Location: FF_X9_Y4_N2
\Processor|path|IP|reg|Generate_Registers:4:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	d => \Processor|path|IP|reg|Generate_Registers:4:dffi|q~feeder_combout\,
	asdata => \Processor|path|MB|RegL|Generate_Registers:4:dffi|q~q\,
	sclr => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~0_combout\,
	sload => \Processor|ctrl|loadIP~0_combout\,
	ena => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IP|reg|Generate_Registers:4:dffi|q~q\);

-- Location: LABCELL_X12_Y4_N6
\Processor|path|MuxAddr|q[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxAddr|q[4]~4_combout\ = ( \Processor|path|IX|RegL|Generate_Registers:4:dffi|q~q\ & ( \Processor|path|IP|reg|Generate_Registers:4:dffi|q~q\ ) ) # ( !\Processor|path|IX|RegL|Generate_Registers:4:dffi|q~q\ & ( 
-- \Processor|path|IP|reg|Generate_Registers:4:dffi|q~q\ & ( (\Processor|ctrl|selMuxAddr~0_combout\ & ((!\Processor|ctrl|JCextE|jc3|dff1|q~q\) # ((\Processor|ctrl|JCextE|jc1|dff1|q~q\ & !\Processor|ctrl|JCextE|jc2|dff1|q~q\)))) ) ) ) # ( 
-- \Processor|path|IX|RegL|Generate_Registers:4:dffi|q~q\ & ( !\Processor|path|IP|reg|Generate_Registers:4:dffi|q~q\ & ( (!\Processor|ctrl|selMuxAddr~0_combout\) # ((\Processor|ctrl|JCextE|jc3|dff1|q~q\ & ((!\Processor|ctrl|JCextE|jc1|dff1|q~q\) # 
-- (\Processor|ctrl|JCextE|jc2|dff1|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000101100000000111101001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|JCextE|jc1|dff1|ALT_INV_q~q\,
	datab => \Processor|ctrl|JCextE|jc2|dff1|ALT_INV_q~q\,
	datac => \Processor|ctrl|JCextE|jc3|dff1|ALT_INV_q~q\,
	datad => \Processor|ctrl|ALT_INV_selMuxAddr~0_combout\,
	datae => \Processor|path|IX|RegL|Generate_Registers:4:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IP|reg|Generate_Registers:4:dffi|ALT_INV_q~q\,
	combout => \Processor|path|MuxAddr|q[4]~4_combout\);

-- Location: FF_X12_Y4_N11
\Processor|path|IX|RegL|Generate_Registers:5:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[5]~9_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|IX|RegL|Generate_Registers:5:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IX|RegL|Generate_Registers:5:dffi|q~q\);

-- Location: LABCELL_X5_Y4_N42
\Processor|path|IP|adder|adder_generate:5:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|adder|adder_generate:5:adderi|s~combout\ = ( \Processor|path|IP|reg|Generate_Registers:4:dffi|q~q\ & ( !\Processor|path|IP|reg|Generate_Registers:5:dffi|q~q\ $ (((!\Processor|path|IP|reg|Generate_Registers:3:dffi|q~q\) # 
-- (!\Processor|path|IP|adder|adder_generate:2:adderi|c~0_combout\))) ) ) # ( !\Processor|path|IP|reg|Generate_Registers:4:dffi|q~q\ & ( \Processor|path|IP|reg|Generate_Registers:5:dffi|q~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000011111111000000001111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|path|IP|reg|Generate_Registers:3:dffi|ALT_INV_q~q\,
	datac => \Processor|path|IP|adder|adder_generate:2:adderi|ALT_INV_c~0_combout\,
	datad => \Processor|path|IP|reg|Generate_Registers:5:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IP|reg|Generate_Registers:4:dffi|ALT_INV_q~q\,
	combout => \Processor|path|IP|adder|adder_generate:5:adderi|s~combout\);

-- Location: MLABCELL_X9_Y4_N3
\Processor|path|IP|reg|Generate_Registers:5:dffi|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|reg|Generate_Registers:5:dffi|q~feeder_combout\ = \Processor|path|IP|adder|adder_generate:5:adderi|s~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IP|adder|adder_generate:5:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|IP|reg|Generate_Registers:5:dffi|q~feeder_combout\);

-- Location: FF_X14_Y4_N4
\Processor|path|MB|RegL|Generate_Registers:5:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[5]~9_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|MB|RegL|Generate_Registers:4:dffi|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|MB|RegL|Generate_Registers:5:dffi|q~q\);

-- Location: FF_X9_Y4_N5
\Processor|path|IP|reg|Generate_Registers:5:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	d => \Processor|path|IP|reg|Generate_Registers:5:dffi|q~feeder_combout\,
	asdata => \Processor|path|MB|RegL|Generate_Registers:5:dffi|q~q\,
	sclr => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~0_combout\,
	sload => \Processor|ctrl|loadIP~0_combout\,
	ena => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IP|reg|Generate_Registers:5:dffi|q~q\);

-- Location: LABCELL_X12_Y4_N9
\Processor|path|MuxAddr|q[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxAddr|q[5]~5_combout\ = ( \Processor|path|IX|RegL|Generate_Registers:5:dffi|q~q\ & ( \Processor|path|IP|reg|Generate_Registers:5:dffi|q~q\ ) ) # ( !\Processor|path|IX|RegL|Generate_Registers:5:dffi|q~q\ & ( 
-- \Processor|path|IP|reg|Generate_Registers:5:dffi|q~q\ & ( (\Processor|ctrl|selMuxAddr~0_combout\ & ((!\Processor|ctrl|JCextE|jc3|dff1|q~q\) # ((\Processor|ctrl|JCextE|jc1|dff1|q~q\ & !\Processor|ctrl|JCextE|jc2|dff1|q~q\)))) ) ) ) # ( 
-- \Processor|path|IX|RegL|Generate_Registers:5:dffi|q~q\ & ( !\Processor|path|IP|reg|Generate_Registers:5:dffi|q~q\ & ( (!\Processor|ctrl|selMuxAddr~0_combout\) # ((\Processor|ctrl|JCextE|jc3|dff1|q~q\ & ((!\Processor|ctrl|JCextE|jc1|dff1|q~q\) # 
-- (\Processor|ctrl|JCextE|jc2|dff1|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111101100001111000001001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|JCextE|jc1|dff1|ALT_INV_q~q\,
	datab => \Processor|ctrl|JCextE|jc2|dff1|ALT_INV_q~q\,
	datac => \Processor|ctrl|ALT_INV_selMuxAddr~0_combout\,
	datad => \Processor|ctrl|JCextE|jc3|dff1|ALT_INV_q~q\,
	datae => \Processor|path|IX|RegL|Generate_Registers:5:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IP|reg|Generate_Registers:5:dffi|ALT_INV_q~q\,
	combout => \Processor|path|MuxAddr|q[5]~5_combout\);

-- Location: FF_X12_Y4_N53
\Processor|path|IX|RegL|Generate_Registers:7:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[7]~11_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|IX|RegL|Generate_Registers:5:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IX|RegL|Generate_Registers:7:dffi|q~q\);

-- Location: LABCELL_X5_Y4_N45
\Processor|path|IP|adder|adder_generate:5:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|adder|adder_generate:5:adderi|c~0_combout\ = ( \Processor|path|IP|reg|Generate_Registers:4:dffi|q~q\ & ( (\Processor|path|IP|adder|adder_generate:2:adderi|c~0_combout\ & (\Processor|path|IP|reg|Generate_Registers:3:dffi|q~q\ & 
-- \Processor|path|IP|reg|Generate_Registers:5:dffi|q~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IP|adder|adder_generate:2:adderi|ALT_INV_c~0_combout\,
	datab => \Processor|path|IP|reg|Generate_Registers:3:dffi|ALT_INV_q~q\,
	datac => \Processor|path|IP|reg|Generate_Registers:5:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IP|reg|Generate_Registers:4:dffi|ALT_INV_q~q\,
	combout => \Processor|path|IP|adder|adder_generate:5:adderi|c~0_combout\);

-- Location: MLABCELL_X4_Y4_N15
\Processor|path|IP|adder|adder_generate:6:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|adder|adder_generate:6:adderi|s~combout\ = !\Processor|path|IP|adder|adder_generate:5:adderi|c~0_combout\ $ (!\Processor|path|IP|reg|Generate_Registers:6:dffi|q~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IP|adder|adder_generate:5:adderi|ALT_INV_c~0_combout\,
	datab => \Processor|path|IP|reg|Generate_Registers:6:dffi|ALT_INV_q~q\,
	combout => \Processor|path|IP|adder|adder_generate:6:adderi|s~combout\);

-- Location: MLABCELL_X9_Y4_N54
\Processor|path|IP|reg|Generate_Registers:6:dffi|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|reg|Generate_Registers:6:dffi|q~feeder_combout\ = \Processor|path|IP|adder|adder_generate:6:adderi|s~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Processor|path|IP|adder|adder_generate:6:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~feeder_combout\);

-- Location: LABCELL_X10_Y4_N27
\Processor|path|MB|RegL|Generate_Registers:6:dffi|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MB|RegL|Generate_Registers:6:dffi|q~feeder_combout\ = ( \SelInput|q[6]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \SelInput|ALT_INV_q[6]~10_combout\,
	combout => \Processor|path|MB|RegL|Generate_Registers:6:dffi|q~feeder_combout\);

-- Location: FF_X10_Y4_N29
\Processor|path|MB|RegL|Generate_Registers:6:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	d => \Processor|path|MB|RegL|Generate_Registers:6:dffi|q~feeder_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	ena => \Processor|path|MB|RegL|Generate_Registers:4:dffi|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|MB|RegL|Generate_Registers:6:dffi|q~q\);

-- Location: FF_X9_Y4_N56
\Processor|path|IP|reg|Generate_Registers:6:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	d => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~feeder_combout\,
	asdata => \Processor|path|MB|RegL|Generate_Registers:6:dffi|q~q\,
	sclr => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~0_combout\,
	sload => \Processor|ctrl|loadIP~0_combout\,
	ena => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~q\);

-- Location: MLABCELL_X4_Y4_N12
\Processor|path|IP|adder|adder_generate:7:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|adder|adder_generate:7:adderi|s~combout\ = !\Processor|path|IP|reg|Generate_Registers:7:dffi|q~q\ $ (((!\Processor|path|IP|adder|adder_generate:5:adderi|c~0_combout\) # (!\Processor|path|IP|reg|Generate_Registers:6:dffi|q~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000011110000111100001111000011110000111100001111000011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IP|adder|adder_generate:5:adderi|ALT_INV_c~0_combout\,
	datab => \Processor|path|IP|reg|Generate_Registers:6:dffi|ALT_INV_q~q\,
	datac => \Processor|path|IP|reg|Generate_Registers:7:dffi|ALT_INV_q~q\,
	combout => \Processor|path|IP|adder|adder_generate:7:adderi|s~combout\);

-- Location: MLABCELL_X9_Y4_N57
\Processor|path|IP|reg|Generate_Registers:7:dffi|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|reg|Generate_Registers:7:dffi|q~feeder_combout\ = ( \Processor|path|IP|adder|adder_generate:7:adderi|s~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Processor|path|IP|adder|adder_generate:7:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|IP|reg|Generate_Registers:7:dffi|q~feeder_combout\);

-- Location: FF_X14_Y4_N10
\Processor|path|MB|RegL|Generate_Registers:7:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[7]~11_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|MB|RegL|Generate_Registers:4:dffi|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|MB|RegL|Generate_Registers:7:dffi|q~q\);

-- Location: FF_X9_Y4_N59
\Processor|path|IP|reg|Generate_Registers:7:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	d => \Processor|path|IP|reg|Generate_Registers:7:dffi|q~feeder_combout\,
	asdata => \Processor|path|MB|RegL|Generate_Registers:7:dffi|q~q\,
	sclr => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~0_combout\,
	sload => \Processor|ctrl|loadIP~0_combout\,
	ena => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IP|reg|Generate_Registers:7:dffi|q~q\);

-- Location: LABCELL_X12_Y4_N51
\Processor|path|MuxAddr|q[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxAddr|q[7]~7_combout\ = ( \Processor|path|IX|RegL|Generate_Registers:7:dffi|q~q\ & ( \Processor|path|IP|reg|Generate_Registers:7:dffi|q~q\ ) ) # ( !\Processor|path|IX|RegL|Generate_Registers:7:dffi|q~q\ & ( 
-- \Processor|path|IP|reg|Generate_Registers:7:dffi|q~q\ & ( (\Processor|ctrl|selMuxAddr~0_combout\ & ((!\Processor|ctrl|JCextE|jc3|dff1|q~q\) # ((!\Processor|ctrl|JCextE|jc2|dff1|q~q\ & \Processor|ctrl|JCextE|jc1|dff1|q~q\)))) ) ) ) # ( 
-- \Processor|path|IX|RegL|Generate_Registers:7:dffi|q~q\ & ( !\Processor|path|IP|reg|Generate_Registers:7:dffi|q~q\ & ( (!\Processor|ctrl|selMuxAddr~0_combout\) # ((\Processor|ctrl|JCextE|jc3|dff1|q~q\ & ((!\Processor|ctrl|JCextE|jc1|dff1|q~q\) # 
-- (\Processor|ctrl|JCextE|jc2|dff1|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111011100110100100010001100101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|JCextE|jc3|dff1|ALT_INV_q~q\,
	datab => \Processor|ctrl|ALT_INV_selMuxAddr~0_combout\,
	datac => \Processor|ctrl|JCextE|jc2|dff1|ALT_INV_q~q\,
	datad => \Processor|ctrl|JCextE|jc1|dff1|ALT_INV_q~q\,
	datae => \Processor|path|IX|RegL|Generate_Registers:7:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IP|reg|Generate_Registers:7:dffi|ALT_INV_q~q\,
	combout => \Processor|path|MuxAddr|q[7]~7_combout\);

-- Location: MLABCELL_X13_Y5_N12
\Processor|path|RegC|Generate_Registers:7:dffi|q~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|RegC|Generate_Registers:7:dffi|q~0_combout\ = ( \Processor|ctrl|JCextE|stop1~0_combout\ & ( \Processor|path|IR|Generate_Registers:5:dffi|q~q\ & ( (!\RESET_N~input_o\) # ((\Processor|ctrl|loadhIX~0_combout\ & 
-- (!\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & \Processor|ctrl|Equal85~0_combout\))) ) ) ) # ( !\Processor|ctrl|JCextE|stop1~0_combout\ & ( \Processor|path|IR|Generate_Registers:5:dffi|q~q\ & ( !\RESET_N~input_o\ ) ) ) # ( 
-- \Processor|ctrl|JCextE|stop1~0_combout\ & ( !\Processor|path|IR|Generate_Registers:5:dffi|q~q\ & ( !\RESET_N~input_o\ ) ) ) # ( !\Processor|ctrl|JCextE|stop1~0_combout\ & ( !\Processor|path|IR|Generate_Registers:5:dffi|q~q\ & ( !\RESET_N~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|ALT_INV_loadhIX~0_combout\,
	datab => \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\,
	datac => \ALT_INV_RESET_N~input_o\,
	datad => \Processor|ctrl|ALT_INV_Equal85~0_combout\,
	datae => \Processor|ctrl|JCextE|ALT_INV_stop1~0_combout\,
	dataf => \Processor|path|IR|Generate_Registers:5:dffi|ALT_INV_q~q\,
	combout => \Processor|path|RegC|Generate_Registers:7:dffi|q~0_combout\);

-- Location: FF_X14_Y6_N41
\Processor|path|RegC|Generate_Registers:1:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|path|MuxDIn|q[1]~3_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|RegC|Generate_Registers:7:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|RegC|Generate_Registers:1:dffi|q~q\);

-- Location: LABCELL_X14_Y6_N12
\Processor|path|MuxDOut|q[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxDOut|q[1]~2_combout\ = ( \Processor|path|RegC|Generate_Registers:1:dffi|q~q\ & ( ((!\Processor|ctrl|Equal6~0_combout\ & ((\Processor|path|RegB|Generate_Registers:1:dffi|q~q\))) # (\Processor|ctrl|Equal6~0_combout\ & 
-- (\Processor|path|RegA|Generate_Registers:1:dffi|q~q\))) # (\Processor|path|MuxDOut|q[6]~0_combout\) ) ) # ( !\Processor|path|RegC|Generate_Registers:1:dffi|q~q\ & ( (!\Processor|path|MuxDOut|q[6]~0_combout\ & ((!\Processor|ctrl|Equal6~0_combout\ & 
-- ((\Processor|path|RegB|Generate_Registers:1:dffi|q~q\))) # (\Processor|ctrl|Equal6~0_combout\ & (\Processor|path|RegA|Generate_Registers:1:dffi|q~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|ALT_INV_Equal6~0_combout\,
	datab => \Processor|path|MuxDOut|ALT_INV_q[6]~0_combout\,
	datac => \Processor|path|RegA|Generate_Registers:1:dffi|ALT_INV_q~q\,
	datad => \Processor|path|RegB|Generate_Registers:1:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|RegC|Generate_Registers:1:dffi|ALT_INV_q~q\,
	combout => \Processor|path|MuxDOut|q[1]~2_combout\);

-- Location: FF_X14_Y6_N35
\Processor|path|RegC|Generate_Registers:2:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|path|MuxDIn|q[2]~4_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|RegC|Generate_Registers:7:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|RegC|Generate_Registers:2:dffi|q~q\);

-- Location: LABCELL_X14_Y6_N48
\Processor|path|MuxDOut|q[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxDOut|q[2]~3_combout\ = ( \Processor|path|RegA|Generate_Registers:2:dffi|q~q\ & ( (!\Processor|path|MuxDOut|q[6]~0_combout\ & (((\Processor|path|RegB|Generate_Registers:2:dffi|q~q\)) # (\Processor|ctrl|Equal6~0_combout\))) # 
-- (\Processor|path|MuxDOut|q[6]~0_combout\ & (((\Processor|path|RegC|Generate_Registers:2:dffi|q~q\)))) ) ) # ( !\Processor|path|RegA|Generate_Registers:2:dffi|q~q\ & ( (!\Processor|path|MuxDOut|q[6]~0_combout\ & (!\Processor|ctrl|Equal6~0_combout\ & 
-- ((\Processor|path|RegB|Generate_Registers:2:dffi|q~q\)))) # (\Processor|path|MuxDOut|q[6]~0_combout\ & (((\Processor|path|RegC|Generate_Registers:2:dffi|q~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|ALT_INV_Equal6~0_combout\,
	datab => \Processor|path|MuxDOut|ALT_INV_q[6]~0_combout\,
	datac => \Processor|path|RegC|Generate_Registers:2:dffi|ALT_INV_q~q\,
	datad => \Processor|path|RegB|Generate_Registers:2:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|RegA|Generate_Registers:2:dffi|ALT_INV_q~q\,
	combout => \Processor|path|MuxDOut|q[2]~3_combout\);

-- Location: FF_X14_Y6_N28
\Processor|path|RegC|Generate_Registers:3:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|path|MuxDIn|q[3]~5_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|RegC|Generate_Registers:7:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|RegC|Generate_Registers:3:dffi|q~q\);

-- Location: LABCELL_X14_Y6_N51
\Processor|path|MuxDOut|q[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxDOut|q[3]~4_combout\ = ( \Processor|path|RegA|Generate_Registers:3:dffi|q~q\ & ( (!\Processor|path|MuxDOut|q[6]~0_combout\ & (((\Processor|path|RegB|Generate_Registers:3:dffi|q~q\)) # (\Processor|ctrl|Equal6~0_combout\))) # 
-- (\Processor|path|MuxDOut|q[6]~0_combout\ & (((\Processor|path|RegC|Generate_Registers:3:dffi|q~q\)))) ) ) # ( !\Processor|path|RegA|Generate_Registers:3:dffi|q~q\ & ( (!\Processor|path|MuxDOut|q[6]~0_combout\ & (!\Processor|ctrl|Equal6~0_combout\ & 
-- ((\Processor|path|RegB|Generate_Registers:3:dffi|q~q\)))) # (\Processor|path|MuxDOut|q[6]~0_combout\ & (((\Processor|path|RegC|Generate_Registers:3:dffi|q~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|ALT_INV_Equal6~0_combout\,
	datab => \Processor|path|MuxDOut|ALT_INV_q[6]~0_combout\,
	datac => \Processor|path|RegC|Generate_Registers:3:dffi|ALT_INV_q~q\,
	datad => \Processor|path|RegB|Generate_Registers:3:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|RegA|Generate_Registers:3:dffi|ALT_INV_q~q\,
	combout => \Processor|path|MuxDOut|q[3]~4_combout\);

-- Location: FF_X17_Y6_N8
\Processor|path|RegC|Generate_Registers:4:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|path|MuxDIn|q[4]~6_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|RegC|Generate_Registers:7:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|RegC|Generate_Registers:4:dffi|q~q\);

-- Location: LABCELL_X17_Y6_N6
\Processor|path|MuxDOut|q[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxDOut|q[4]~5_combout\ = ( \Processor|path|RegC|Generate_Registers:4:dffi|q~q\ & ( \Processor|path|RegB|Generate_Registers:4:dffi|q~q\ & ( (!\Processor|ctrl|Equal6~0_combout\) # ((\Processor|path|MuxDOut|q[6]~0_combout\) # 
-- (\Processor|path|RegA|Generate_Registers:4:dffi|q~q\)) ) ) ) # ( !\Processor|path|RegC|Generate_Registers:4:dffi|q~q\ & ( \Processor|path|RegB|Generate_Registers:4:dffi|q~q\ & ( (!\Processor|path|MuxDOut|q[6]~0_combout\ & 
-- ((!\Processor|ctrl|Equal6~0_combout\) # (\Processor|path|RegA|Generate_Registers:4:dffi|q~q\))) ) ) ) # ( \Processor|path|RegC|Generate_Registers:4:dffi|q~q\ & ( !\Processor|path|RegB|Generate_Registers:4:dffi|q~q\ & ( ((\Processor|ctrl|Equal6~0_combout\ 
-- & \Processor|path|RegA|Generate_Registers:4:dffi|q~q\)) # (\Processor|path|MuxDOut|q[6]~0_combout\) ) ) ) # ( !\Processor|path|RegC|Generate_Registers:4:dffi|q~q\ & ( !\Processor|path|RegB|Generate_Registers:4:dffi|q~q\ & ( 
-- (\Processor|ctrl|Equal6~0_combout\ & (\Processor|path|RegA|Generate_Registers:4:dffi|q~q\ & !\Processor|path|MuxDOut|q[6]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000111110001111110110000101100001011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|ALT_INV_Equal6~0_combout\,
	datab => \Processor|path|RegA|Generate_Registers:4:dffi|ALT_INV_q~q\,
	datac => \Processor|path|MuxDOut|ALT_INV_q[6]~0_combout\,
	datae => \Processor|path|RegC|Generate_Registers:4:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|RegB|Generate_Registers:4:dffi|ALT_INV_q~q\,
	combout => \Processor|path|MuxDOut|q[4]~5_combout\);

-- Location: FF_X17_Y6_N56
\Processor|path|RegC|Generate_Registers:5:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|path|MuxDIn|q[5]~7_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|RegC|Generate_Registers:7:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|RegC|Generate_Registers:5:dffi|q~q\);

-- Location: LABCELL_X17_Y6_N54
\Processor|path|MuxDOut|q[5]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxDOut|q[5]~6_combout\ = ( \Processor|ctrl|Equal6~0_combout\ & ( (!\Processor|path|MuxDOut|q[6]~0_combout\ & (\Processor|path|RegA|Generate_Registers:5:dffi|q~q\)) # (\Processor|path|MuxDOut|q[6]~0_combout\ & 
-- ((\Processor|path|RegC|Generate_Registers:5:dffi|q~q\))) ) ) # ( !\Processor|ctrl|Equal6~0_combout\ & ( (!\Processor|path|MuxDOut|q[6]~0_combout\ & (\Processor|path|RegB|Generate_Registers:5:dffi|q~q\)) # (\Processor|path|MuxDOut|q[6]~0_combout\ & 
-- ((\Processor|path|RegC|Generate_Registers:5:dffi|q~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|MuxDOut|ALT_INV_q[6]~0_combout\,
	datab => \Processor|path|RegB|Generate_Registers:5:dffi|ALT_INV_q~q\,
	datac => \Processor|path|RegA|Generate_Registers:5:dffi|ALT_INV_q~q\,
	datad => \Processor|path|RegC|Generate_Registers:5:dffi|ALT_INV_q~q\,
	dataf => \Processor|ctrl|ALT_INV_Equal6~0_combout\,
	combout => \Processor|path|MuxDOut|q[5]~6_combout\);

-- Location: FF_X17_Y6_N32
\Processor|path|RegC|Generate_Registers:6:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|path|MuxDIn|q[6]~8_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|RegC|Generate_Registers:7:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|RegC|Generate_Registers:6:dffi|q~q\);

-- Location: LABCELL_X17_Y6_N30
\Processor|path|MuxDOut|q[6]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxDOut|q[6]~7_combout\ = ( \Processor|path|RegC|Generate_Registers:6:dffi|q~q\ & ( \Processor|path|RegB|Generate_Registers:6:dffi|q~q\ & ( (!\Processor|ctrl|Equal6~0_combout\) # ((\Processor|path|RegA|Generate_Registers:6:dffi|q~q\) # 
-- (\Processor|path|MuxDOut|q[6]~0_combout\)) ) ) ) # ( !\Processor|path|RegC|Generate_Registers:6:dffi|q~q\ & ( \Processor|path|RegB|Generate_Registers:6:dffi|q~q\ & ( (!\Processor|path|MuxDOut|q[6]~0_combout\ & ((!\Processor|ctrl|Equal6~0_combout\) # 
-- (\Processor|path|RegA|Generate_Registers:6:dffi|q~q\))) ) ) ) # ( \Processor|path|RegC|Generate_Registers:6:dffi|q~q\ & ( !\Processor|path|RegB|Generate_Registers:6:dffi|q~q\ & ( ((\Processor|ctrl|Equal6~0_combout\ & 
-- \Processor|path|RegA|Generate_Registers:6:dffi|q~q\)) # (\Processor|path|MuxDOut|q[6]~0_combout\) ) ) ) # ( !\Processor|path|RegC|Generate_Registers:6:dffi|q~q\ & ( !\Processor|path|RegB|Generate_Registers:6:dffi|q~q\ & ( 
-- (\Processor|ctrl|Equal6~0_combout\ & (!\Processor|path|MuxDOut|q[6]~0_combout\ & \Processor|path|RegA|Generate_Registers:6:dffi|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000011110101111110100000111100001010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|ALT_INV_Equal6~0_combout\,
	datac => \Processor|path|MuxDOut|ALT_INV_q[6]~0_combout\,
	datad => \Processor|path|RegA|Generate_Registers:6:dffi|ALT_INV_q~q\,
	datae => \Processor|path|RegC|Generate_Registers:6:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|RegB|Generate_Registers:6:dffi|ALT_INV_q~q\,
	combout => \Processor|path|MuxDOut|q[6]~7_combout\);

-- Location: FF_X14_Y6_N47
\Processor|path|RegC|Generate_Registers:7:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|path|MuxDIn|q[7]~9_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|RegC|Generate_Registers:7:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|RegC|Generate_Registers:7:dffi|q~q\);

-- Location: LABCELL_X14_Y6_N0
\Processor|path|MuxDOut|q[7]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxDOut|q[7]~8_combout\ = ( \Processor|path|RegA|Generate_Registers:7:dffi|q~q\ & ( (!\Processor|path|MuxDOut|q[6]~0_combout\ & (((\Processor|ctrl|Equal6~0_combout\)) # (\Processor|path|RegB|Generate_Registers:7:dffi|q~q\))) # 
-- (\Processor|path|MuxDOut|q[6]~0_combout\ & (((\Processor|path|RegC|Generate_Registers:7:dffi|q~q\)))) ) ) # ( !\Processor|path|RegA|Generate_Registers:7:dffi|q~q\ & ( (!\Processor|path|MuxDOut|q[6]~0_combout\ & 
-- (\Processor|path|RegB|Generate_Registers:7:dffi|q~q\ & ((!\Processor|ctrl|Equal6~0_combout\)))) # (\Processor|path|MuxDOut|q[6]~0_combout\ & (((\Processor|path|RegC|Generate_Registers:7:dffi|q~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110011010100000011001101011111001100110101111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|RegB|Generate_Registers:7:dffi|ALT_INV_q~q\,
	datab => \Processor|path|RegC|Generate_Registers:7:dffi|ALT_INV_q~q\,
	datac => \Processor|ctrl|ALT_INV_Equal6~0_combout\,
	datad => \Processor|path|MuxDOut|ALT_INV_q[6]~0_combout\,
	dataf => \Processor|path|RegA|Generate_Registers:7:dffi|ALT_INV_q~q\,
	combout => \Processor|path|MuxDOut|q[7]~8_combout\);

-- Location: M10K_X3_Y3_N0
\ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram1p:ram|altsyncram:altsyncram_component|altsyncram_e024:auto_generated|altsyncram_vev2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 20,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Processor|ctrl|write~1_combout\,
	portare => \Processor|ctrl|read~0_combout\,
	portbwe => \ram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\,
	portbdatain => \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\,
	portaaddr => \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\,
	portbdataout => \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X2_Y3_N33
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(7),
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder_combout\);

-- Location: LABCELL_X2_Y3_N6
\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111110000000001111111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(1),
	datab => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][3]~q\,
	dataf => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(0),
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\);

-- Location: LABCELL_X2_Y3_N24
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111111111111111100000001111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datab => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(2),
	datac => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][3]~q\,
	datae => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg[0]~0_combout\,
	dataf => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(0),
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\);

-- Location: FF_X2_Y3_N35
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7));

-- Location: LABCELL_X2_Y3_N30
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(6),
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder_combout\);

-- Location: FF_X2_Y3_N31
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder_combout\,
	asdata => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7),
	sload => \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6));

-- Location: LABCELL_X2_Y3_N3
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(5),
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder_combout\);

-- Location: FF_X2_Y3_N4
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder_combout\,
	asdata => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6),
	sload => \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5));

-- Location: LABCELL_X2_Y3_N0
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(4),
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder_combout\);

-- Location: FF_X2_Y3_N1
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder_combout\,
	asdata => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5),
	sload => \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4));

-- Location: LABCELL_X2_Y3_N45
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(3),
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder_combout\);

-- Location: FF_X2_Y3_N47
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder_combout\,
	asdata => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4),
	sload => \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3));

-- Location: LABCELL_X2_Y3_N42
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(2),
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder_combout\);

-- Location: FF_X2_Y3_N43
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder_combout\,
	asdata => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3),
	sload => \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2));

-- Location: LABCELL_X2_Y3_N15
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(1),
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder_combout\);

-- Location: FF_X2_Y3_N16
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder_combout\,
	asdata => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2),
	sload => \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1));

-- Location: FF_X7_Y3_N46
\keyenc|keyout_buf[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \keyenc|keyin_buf\(1),
	clrn => \RESET_N~input_o\,
	sload => VCC,
	ena => \keyenc|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \keyenc|keyout_buf\(1));

-- Location: LABCELL_X7_Y3_N3
\SelInput|q[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SelInput|q[1]~2_combout\ = ( \Processor|path|MuxAddr|q[15]~15_combout\ & ( (!\InputCtrl|Equal0~2_combout\ & (((\ram|altsyncram_component|auto_generated|altsyncram1|q_a\(1))))) # (\InputCtrl|Equal0~2_combout\ & ((!\InputCtrl|Equal0~3_combout\ & 
-- (\ram|altsyncram_component|auto_generated|altsyncram1|q_a\(1))) # (\InputCtrl|Equal0~3_combout\ & ((!\keyenc|keyout_buf\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000011111000011100001111100001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \InputCtrl|ALT_INV_Equal0~2_combout\,
	datab => \InputCtrl|ALT_INV_Equal0~3_combout\,
	datac => \ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(1),
	datad => \keyenc|ALT_INV_keyout_buf\(1),
	dataf => \Processor|path|MuxAddr|ALT_INV_q[15]~15_combout\,
	combout => \SelInput|q[1]~2_combout\);

-- Location: MLABCELL_X4_Y2_N33
\rom|altsyncram_component|auto_generated|mgl_prim2|enable_write~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\);

-- Location: FF_X12_Y4_N20
\Processor|path|IX|RegH|Generate_Registers:0:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[0]~1_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|IX|RegH|Generate_Registers:5:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IX|RegH|Generate_Registers:0:dffi|q~q\);

-- Location: MLABCELL_X4_Y4_N42
\Processor|path|IP|adder|adder_generate:8:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|adder|adder_generate:8:adderi|s~combout\ = ( \Processor|path|IP|reg|Generate_Registers:8:dffi|q~q\ & ( (!\Processor|path|IP|reg|Generate_Registers:6:dffi|q~q\) # ((!\Processor|path|IP|adder|adder_generate:5:adderi|c~0_combout\) # 
-- (!\Processor|path|IP|reg|Generate_Registers:7:dffi|q~q\)) ) ) # ( !\Processor|path|IP|reg|Generate_Registers:8:dffi|q~q\ & ( (\Processor|path|IP|reg|Generate_Registers:6:dffi|q~q\ & (\Processor|path|IP|adder|adder_generate:5:adderi|c~0_combout\ & 
-- \Processor|path|IP|reg|Generate_Registers:7:dffi|q~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001111111111111111001111111111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|path|IP|reg|Generate_Registers:6:dffi|ALT_INV_q~q\,
	datac => \Processor|path|IP|adder|adder_generate:5:adderi|ALT_INV_c~0_combout\,
	datad => \Processor|path|IP|reg|Generate_Registers:7:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IP|reg|Generate_Registers:8:dffi|ALT_INV_q~q\,
	combout => \Processor|path|IP|adder|adder_generate:8:adderi|s~combout\);

-- Location: MLABCELL_X9_Y4_N48
\Processor|path|IP|reg|Generate_Registers:8:dffi|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|reg|Generate_Registers:8:dffi|q~feeder_combout\ = \Processor|path|IP|adder|adder_generate:8:adderi|s~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Processor|path|IP|adder|adder_generate:8:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|IP|reg|Generate_Registers:8:dffi|q~feeder_combout\);

-- Location: LABCELL_X12_Y5_N54
\Processor|path|MB|RegH|Generate_Registers:7:dffi|q~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MB|RegH|Generate_Registers:7:dffi|q~0_combout\ = ( \Processor|path|MB|RegL|Generate_Registers:4:dffi|q~0_combout\ & ( (!\RESET_N~input_o\) # (\Processor|ctrl|Equal85~0_combout\) ) ) # ( 
-- !\Processor|path|MB|RegL|Generate_Registers:4:dffi|q~0_combout\ & ( (!\RESET_N~input_o\) # ((\Processor|ctrl|Equal68~0_combout\ & (\Processor|path|FZ|dff1|q~q\ & \Processor|ctrl|Equal85~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001101110011001100110111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|ALT_INV_Equal68~0_combout\,
	datab => \ALT_INV_RESET_N~input_o\,
	datac => \Processor|path|FZ|dff1|ALT_INV_q~q\,
	datad => \Processor|ctrl|ALT_INV_Equal85~0_combout\,
	dataf => \Processor|path|MB|RegL|Generate_Registers:4:dffi|ALT_INV_q~0_combout\,
	combout => \Processor|path|MB|RegH|Generate_Registers:7:dffi|q~0_combout\);

-- Location: FF_X10_Y4_N43
\Processor|path|MB|RegH|Generate_Registers:0:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[0]~1_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|MB|RegH|Generate_Registers:7:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|MB|RegH|Generate_Registers:0:dffi|q~q\);

-- Location: FF_X9_Y4_N50
\Processor|path|IP|reg|Generate_Registers:8:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	d => \Processor|path|IP|reg|Generate_Registers:8:dffi|q~feeder_combout\,
	asdata => \Processor|path|MB|RegH|Generate_Registers:0:dffi|q~q\,
	sclr => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~0_combout\,
	sload => \Processor|ctrl|loadIP~0_combout\,
	ena => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IP|reg|Generate_Registers:8:dffi|q~q\);

-- Location: LABCELL_X12_Y4_N18
\Processor|path|MuxAddr|q[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxAddr|q[8]~8_combout\ = ( \Processor|path|IX|RegH|Generate_Registers:0:dffi|q~q\ & ( \Processor|path|IP|reg|Generate_Registers:8:dffi|q~q\ ) ) # ( !\Processor|path|IX|RegH|Generate_Registers:0:dffi|q~q\ & ( 
-- \Processor|path|IP|reg|Generate_Registers:8:dffi|q~q\ & ( (\Processor|ctrl|selMuxAddr~0_combout\ & ((!\Processor|ctrl|JCextE|jc3|dff1|q~q\) # ((\Processor|ctrl|JCextE|jc1|dff1|q~q\ & !\Processor|ctrl|JCextE|jc2|dff1|q~q\)))) ) ) ) # ( 
-- \Processor|path|IX|RegH|Generate_Registers:0:dffi|q~q\ & ( !\Processor|path|IP|reg|Generate_Registers:8:dffi|q~q\ & ( (!\Processor|ctrl|selMuxAddr~0_combout\) # ((\Processor|ctrl|JCextE|jc3|dff1|q~q\ & ((!\Processor|ctrl|JCextE|jc1|dff1|q~q\) # 
-- (\Processor|ctrl|JCextE|jc2|dff1|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111001101110100100011001000101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|JCextE|jc3|dff1|ALT_INV_q~q\,
	datab => \Processor|ctrl|ALT_INV_selMuxAddr~0_combout\,
	datac => \Processor|ctrl|JCextE|jc1|dff1|ALT_INV_q~q\,
	datad => \Processor|ctrl|JCextE|jc2|dff1|ALT_INV_q~q\,
	datae => \Processor|path|IX|RegH|Generate_Registers:0:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IP|reg|Generate_Registers:8:dffi|ALT_INV_q~q\,
	combout => \Processor|path|MuxAddr|q[8]~8_combout\);

-- Location: FF_X12_Y4_N23
\Processor|path|IX|RegH|Generate_Registers:1:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[1]~3_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|IX|RegH|Generate_Registers:5:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IX|RegH|Generate_Registers:1:dffi|q~q\);

-- Location: MLABCELL_X4_Y4_N45
\Processor|path|IP|adder|adder_generate:8:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|adder|adder_generate:8:adderi|c~0_combout\ = ( \Processor|path|IP|reg|Generate_Registers:8:dffi|q~q\ & ( (\Processor|path|IP|adder|adder_generate:5:adderi|c~0_combout\ & (\Processor|path|IP|reg|Generate_Registers:6:dffi|q~q\ & 
-- \Processor|path|IP|reg|Generate_Registers:7:dffi|q~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IP|adder|adder_generate:5:adderi|ALT_INV_c~0_combout\,
	datac => \Processor|path|IP|reg|Generate_Registers:6:dffi|ALT_INV_q~q\,
	datad => \Processor|path|IP|reg|Generate_Registers:7:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IP|reg|Generate_Registers:8:dffi|ALT_INV_q~q\,
	combout => \Processor|path|IP|adder|adder_generate:8:adderi|c~0_combout\);

-- Location: MLABCELL_X4_Y4_N24
\Processor|path|IP|adder|adder_generate:9:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|adder|adder_generate:9:adderi|s~combout\ = !\Processor|path|IP|reg|Generate_Registers:9:dffi|q~q\ $ (!\Processor|path|IP|adder|adder_generate:8:adderi|c~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IP|reg|Generate_Registers:9:dffi|ALT_INV_q~q\,
	datab => \Processor|path|IP|adder|adder_generate:8:adderi|ALT_INV_c~0_combout\,
	combout => \Processor|path|IP|adder|adder_generate:9:adderi|s~combout\);

-- Location: MLABCELL_X9_Y4_N51
\Processor|path|IP|reg|Generate_Registers:9:dffi|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|reg|Generate_Registers:9:dffi|q~feeder_combout\ = ( \Processor|path|IP|adder|adder_generate:9:adderi|s~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Processor|path|IP|adder|adder_generate:9:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|IP|reg|Generate_Registers:9:dffi|q~feeder_combout\);

-- Location: FF_X10_Y4_N41
\Processor|path|MB|RegH|Generate_Registers:1:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[1]~3_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|MB|RegH|Generate_Registers:7:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|MB|RegH|Generate_Registers:1:dffi|q~q\);

-- Location: FF_X9_Y4_N53
\Processor|path|IP|reg|Generate_Registers:9:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	d => \Processor|path|IP|reg|Generate_Registers:9:dffi|q~feeder_combout\,
	asdata => \Processor|path|MB|RegH|Generate_Registers:1:dffi|q~q\,
	sclr => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~0_combout\,
	sload => \Processor|ctrl|loadIP~0_combout\,
	ena => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IP|reg|Generate_Registers:9:dffi|q~q\);

-- Location: LABCELL_X12_Y4_N21
\Processor|path|MuxAddr|q[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxAddr|q[9]~9_combout\ = ( \Processor|path|IX|RegH|Generate_Registers:1:dffi|q~q\ & ( \Processor|path|IP|reg|Generate_Registers:9:dffi|q~q\ ) ) # ( !\Processor|path|IX|RegH|Generate_Registers:1:dffi|q~q\ & ( 
-- \Processor|path|IP|reg|Generate_Registers:9:dffi|q~q\ & ( (\Processor|ctrl|selMuxAddr~0_combout\ & ((!\Processor|ctrl|JCextE|jc3|dff1|q~q\) # ((!\Processor|ctrl|JCextE|jc2|dff1|q~q\ & \Processor|ctrl|JCextE|jc1|dff1|q~q\)))) ) ) ) # ( 
-- \Processor|path|IX|RegH|Generate_Registers:1:dffi|q~q\ & ( !\Processor|path|IP|reg|Generate_Registers:9:dffi|q~q\ & ( (!\Processor|ctrl|selMuxAddr~0_combout\) # ((\Processor|ctrl|JCextE|jc3|dff1|q~q\ & ((!\Processor|ctrl|JCextE|jc1|dff1|q~q\) # 
-- (\Processor|ctrl|JCextE|jc2|dff1|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111011100110100100010001100101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|JCextE|jc3|dff1|ALT_INV_q~q\,
	datab => \Processor|ctrl|ALT_INV_selMuxAddr~0_combout\,
	datac => \Processor|ctrl|JCextE|jc2|dff1|ALT_INV_q~q\,
	datad => \Processor|ctrl|JCextE|jc1|dff1|ALT_INV_q~q\,
	datae => \Processor|path|IX|RegH|Generate_Registers:1:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IP|reg|Generate_Registers:9:dffi|ALT_INV_q~q\,
	combout => \Processor|path|MuxAddr|q[9]~9_combout\);

-- Location: M10K_X3_Y2_N0
\rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0018D11D8E1014D1380033448100050204E1004D13D09938403344E1004D138004344F0000D800CD100051000601D400140A1000D83D001344F0200E1008D119000180510005024880364F0004D1204E1008D138001344F4004D13C0E1008D1380013445100050208803648138402344E0004D1074001803A0005024402364E03F8D13FCD03C00534480340F0008D1200D0380FF344FF34000000600740014091004D9380FE344FF340F0010D1200D03C00134480340E03FCD13FCD0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom1p:rom|altsyncram:altsyncram_component|altsyncram_5o34:auto_generated|altsyncram_fb43:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 10,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 10,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Processor|ctrl|read~0_combout\,
	portbwe => \rom|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	portadatain => \rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\,
	portbdatain => \rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\,
	portaaddr => \rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\,
	portbdataout => \rom|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X2_Y2_N45
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(7),
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder_combout\);

-- Location: LABCELL_X2_Y2_N54
\rom|altsyncram_component|auto_generated|mgl_prim2|process_0~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111110000000001111111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(1),
	datab => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(0),
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\);

-- Location: LABCELL_X2_Y2_N48
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000011111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	datae => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q\,
	dataf => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg[0]~0_combout\,
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\);

-- Location: FF_X2_Y2_N47
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7));

-- Location: LABCELL_X2_Y2_N42
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(6),
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder_combout\);

-- Location: FF_X2_Y2_N44
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~feeder_combout\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7),
	sload => \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6));

-- Location: LABCELL_X2_Y2_N3
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(5),
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder_combout\);

-- Location: FF_X2_Y2_N5
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder_combout\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6),
	sload => \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5));

-- Location: LABCELL_X2_Y2_N0
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(4),
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder_combout\);

-- Location: FF_X2_Y2_N2
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~feeder_combout\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5),
	sload => \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4));

-- Location: LABCELL_X2_Y2_N27
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(3),
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder_combout\);

-- Location: FF_X2_Y2_N29
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~feeder_combout\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4),
	sload => \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3));

-- Location: LABCELL_X2_Y2_N9
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(2),
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder_combout\);

-- Location: FF_X2_Y2_N11
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~feeder_combout\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3),
	sload => \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2));

-- Location: LABCELL_X2_Y2_N6
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(1),
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder_combout\);

-- Location: FF_X2_Y2_N8
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder_combout\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2),
	sload => \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1));

-- Location: LABCELL_X2_Y2_N24
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(0),
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder_combout\);

-- Location: FF_X2_Y2_N26
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder_combout\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1),
	sload => \rom|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

-- Location: LABCELL_X6_Y3_N6
\SelInput|q[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \SelInput|q[1]~3_combout\ = ( \Processor|path|MuxAddr|q[15]~15_combout\ & ( \Processor|path|MuxAddr|q[0]~0_combout\ & ( (!\InputCtrl|Equal0~4_combout\ & ((\SelInput|q[1]~2_combout\))) # (\InputCtrl|Equal0~4_combout\ & (\SW[1]~input_o\)) ) ) ) # ( 
-- !\Processor|path|MuxAddr|q[15]~15_combout\ & ( \Processor|path|MuxAddr|q[0]~0_combout\ & ( (!\InputCtrl|Equal0~4_combout\ & (((\rom|altsyncram_component|auto_generated|altsyncram1|q_a\(1)) # (\SelInput|q[1]~2_combout\)))) # (\InputCtrl|Equal0~4_combout\ & 
-- (\SW[1]~input_o\)) ) ) ) # ( \Processor|path|MuxAddr|q[15]~15_combout\ & ( !\Processor|path|MuxAddr|q[0]~0_combout\ & ( \SelInput|q[1]~2_combout\ ) ) ) # ( !\Processor|path|MuxAddr|q[15]~15_combout\ & ( !\Processor|path|MuxAddr|q[0]~0_combout\ & ( 
-- (\rom|altsyncram_component|auto_generated|altsyncram1|q_a\(1)) # (\SelInput|q[1]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011110000111100011101110111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \InputCtrl|ALT_INV_Equal0~4_combout\,
	datac => \SelInput|ALT_INV_q[1]~2_combout\,
	datad => \rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(1),
	datae => \Processor|path|MuxAddr|ALT_INV_q[15]~15_combout\,
	dataf => \Processor|path|MuxAddr|ALT_INV_q[0]~0_combout\,
	combout => \SelInput|q[1]~3_combout\);

-- Location: FF_X12_Y4_N29
\Processor|path|IX|RegL|Generate_Registers:1:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[1]~3_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|IX|RegL|Generate_Registers:5:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IX|RegL|Generate_Registers:1:dffi|q~q\);

-- Location: LABCELL_X12_Y4_N27
\Processor|path|MuxAddr|q[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxAddr|q[1]~1_combout\ = ( \Processor|path|IX|RegL|Generate_Registers:1:dffi|q~q\ & ( \Processor|path|IP|reg|Generate_Registers:1:dffi|q~q\ ) ) # ( !\Processor|path|IX|RegL|Generate_Registers:1:dffi|q~q\ & ( 
-- \Processor|path|IP|reg|Generate_Registers:1:dffi|q~q\ & ( (\Processor|ctrl|selMuxAddr~0_combout\ & ((!\Processor|ctrl|JCextE|jc3|dff1|q~q\) # ((\Processor|ctrl|JCextE|jc1|dff1|q~q\ & !\Processor|ctrl|JCextE|jc2|dff1|q~q\)))) ) ) ) # ( 
-- \Processor|path|IX|RegL|Generate_Registers:1:dffi|q~q\ & ( !\Processor|path|IP|reg|Generate_Registers:1:dffi|q~q\ & ( (!\Processor|ctrl|selMuxAddr~0_combout\) # ((\Processor|ctrl|JCextE|jc3|dff1|q~q\ & ((!\Processor|ctrl|JCextE|jc1|dff1|q~q\) # 
-- (\Processor|ctrl|JCextE|jc2|dff1|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111101100001111000001001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|JCextE|jc1|dff1|ALT_INV_q~q\,
	datab => \Processor|ctrl|JCextE|jc2|dff1|ALT_INV_q~q\,
	datac => \Processor|ctrl|ALT_INV_selMuxAddr~0_combout\,
	datad => \Processor|ctrl|JCextE|jc3|dff1|ALT_INV_q~q\,
	datae => \Processor|path|IX|RegL|Generate_Registers:1:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IP|reg|Generate_Registers:1:dffi|ALT_INV_q~q\,
	combout => \Processor|path|MuxAddr|q[1]~1_combout\);

-- Location: IOIBUF_X36_Y0_N35
\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: LABCELL_X14_Y4_N0
\SelInput|q[4]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \SelInput|q[4]~8_combout\ = ( \Processor|path|MuxAddr|q[0]~0_combout\ & ( \rom|altsyncram_component|auto_generated|altsyncram1|q_a\(4) & ( (!\Processor|path|MuxAddr|q[15]~15_combout\) # ((!\InputCtrl|Equal0~4_combout\ & 
-- (\ram|altsyncram_component|auto_generated|altsyncram1|q_a\(4))) # (\InputCtrl|Equal0~4_combout\ & ((\SW[4]~input_o\)))) ) ) ) # ( !\Processor|path|MuxAddr|q[0]~0_combout\ & ( \rom|altsyncram_component|auto_generated|altsyncram1|q_a\(4) & ( 
-- (!\InputCtrl|Equal0~4_combout\ & ((!\Processor|path|MuxAddr|q[15]~15_combout\) # (\ram|altsyncram_component|auto_generated|altsyncram1|q_a\(4)))) ) ) ) # ( \Processor|path|MuxAddr|q[0]~0_combout\ & ( 
-- !\rom|altsyncram_component|auto_generated|altsyncram1|q_a\(4) & ( (\Processor|path|MuxAddr|q[15]~15_combout\ & ((!\InputCtrl|Equal0~4_combout\ & (\ram|altsyncram_component|auto_generated|altsyncram1|q_a\(4))) # (\InputCtrl|Equal0~4_combout\ & 
-- ((\SW[4]~input_o\))))) ) ) ) # ( !\Processor|path|MuxAddr|q[0]~0_combout\ & ( !\rom|altsyncram_component|auto_generated|altsyncram1|q_a\(4) & ( (\ram|altsyncram_component|auto_generated|altsyncram1|q_a\(4) & (\Processor|path|MuxAddr|q[15]~15_combout\ & 
-- !\InputCtrl|Equal0~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000001111110101000000001111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(4),
	datab => \ALT_INV_SW[4]~input_o\,
	datac => \Processor|path|MuxAddr|ALT_INV_q[15]~15_combout\,
	datad => \InputCtrl|ALT_INV_Equal0~4_combout\,
	datae => \Processor|path|MuxAddr|ALT_INV_q[0]~0_combout\,
	dataf => \rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(4),
	combout => \SelInput|q[4]~8_combout\);

-- Location: FF_X12_Y5_N53
\Processor|path|IR|Generate_Registers:4:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[4]~8_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|IR|Generate_Registers:7:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IR|Generate_Registers:4:dffi|q~q\);

-- Location: LABCELL_X12_Y5_N24
\Processor|ctrl|JCintF|stop1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|JCintF|stop1~0_combout\ = ( \Processor|path|IR|Generate_Registers:7:dffi|q~q\ & ( \Processor|path|FC|dff1|q~q\ & ( (\Processor|path|IR|Generate_Registers:4:dffi|q~q\ & (\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & 
-- \Processor|path|IR|Generate_Registers:5:dffi|q~q\)) ) ) ) # ( !\Processor|path|IR|Generate_Registers:7:dffi|q~q\ & ( \Processor|path|FC|dff1|q~q\ & ( (!\Processor|path|IR|Generate_Registers:4:dffi|q~q\) # ((\Processor|path|FZ|dff1|q~q\ & 
-- !\Processor|path|IR|Generate_Registers:5:dffi|q~q\)) ) ) ) # ( \Processor|path|IR|Generate_Registers:7:dffi|q~q\ & ( !\Processor|path|FC|dff1|q~q\ & ( (\Processor|path|IR|Generate_Registers:4:dffi|q~q\ & (\Processor|path|IR|Generate_Registers:3:dffi|q~q\ 
-- & \Processor|path|IR|Generate_Registers:5:dffi|q~q\)) ) ) ) # ( !\Processor|path|IR|Generate_Registers:7:dffi|q~q\ & ( !\Processor|path|FC|dff1|q~q\ & ( (!\Processor|path|IR|Generate_Registers:4:dffi|q~q\ & 
-- ((\Processor|path|IR|Generate_Registers:5:dffi|q~q\))) # (\Processor|path|IR|Generate_Registers:4:dffi|q~q\ & (\Processor|path|FZ|dff1|q~q\ & !\Processor|path|IR|Generate_Registers:5:dffi|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101010000000000001000110101111101010100000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:4:dffi|ALT_INV_q~q\,
	datab => \Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\,
	datac => \Processor|path|FZ|dff1|ALT_INV_q~q\,
	datad => \Processor|path|IR|Generate_Registers:5:dffi|ALT_INV_q~q\,
	datae => \Processor|path|IR|Generate_Registers:7:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|FC|dff1|ALT_INV_q~q\,
	combout => \Processor|ctrl|JCintF|stop1~0_combout\);

-- Location: MLABCELL_X13_Y5_N33
\Processor|ctrl|JCintF|stop1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|JCintF|stop1~1_combout\ = ( \Processor|ctrl|cJCextA~0_combout\ & ( (!\Processor|ctrl|JCintF|jc3|dff1|q~q\ & ((\Processor|ctrl|JCintF|jc1|dff1|q~q\) # (\Processor|ctrl|JCintF|stop1~0_combout\))) ) ) # ( !\Processor|ctrl|cJCextA~0_combout\ & 
-- ( (!\Processor|ctrl|JCintF|jc3|dff1|q~q\ & \Processor|ctrl|JCintF|jc1|dff1|q~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|JCintF|jc3|dff1|ALT_INV_q~q\,
	datac => \Processor|ctrl|JCintF|ALT_INV_stop1~0_combout\,
	datad => \Processor|ctrl|JCintF|jc1|dff1|ALT_INV_q~q\,
	dataf => \Processor|ctrl|ALT_INV_cJCextA~0_combout\,
	combout => \Processor|ctrl|JCintF|stop1~1_combout\);

-- Location: FF_X13_Y5_N23
\Processor|ctrl|JCintF|jc1|dff1|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|ctrl|JCintF|stop1~1_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|ctrl|JCintF|jc1|dff1|q~q\);

-- Location: FF_X14_Y5_N29
\Processor|ctrl|JCintF|jc2|dff1|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|ctrl|JCintF|jc1|dff1|q~q\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|ctrl|JCintF|jc2|dff1|q~q\);

-- Location: LABCELL_X14_Y5_N33
\Processor|ctrl|Equal11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|Equal11~0_combout\ = (!\Processor|ctrl|JCintF|jc2|dff1|q~q\ & (!\Processor|ctrl|JCintF|jc1|dff1|q~q\ & \Processor|ctrl|JCintF|jc3|dff1|q~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|JCintF|jc2|dff1|ALT_INV_q~q\,
	datac => \Processor|ctrl|JCintF|jc1|dff1|ALT_INV_q~q\,
	datad => \Processor|ctrl|JCintF|jc3|dff1|ALT_INV_q~q\,
	combout => \Processor|ctrl|Equal11~0_combout\);

-- Location: MLABCELL_X13_Y5_N39
\Processor|ctrl|JCextB|stop1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|JCextB|stop1~0_combout\ = ( \Processor|path|IR|Generate_Registers:5:dffi|q~q\ & ( (\Processor|path|IR|Generate_Registers:7:dffi|q~q\ & \Processor|ctrl|cJCextA~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:7:dffi|ALT_INV_q~q\,
	datac => \Processor|ctrl|ALT_INV_cJCextA~0_combout\,
	dataf => \Processor|path|IR|Generate_Registers:5:dffi|ALT_INV_q~q\,
	combout => \Processor|ctrl|JCextB|stop1~0_combout\);

-- Location: MLABCELL_X13_Y5_N42
\Processor|ctrl|JCintE|stop1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|JCintE|stop1~0_combout\ = ( !\Processor|ctrl|JCintE|jc2|dff1|q~q\ & ( ((!\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & (\Processor|ctrl|JCextB|stop1~0_combout\ & \Processor|path|IR|Generate_Registers:4:dffi|q~q\))) # 
-- (\Processor|ctrl|JCintE|jc1|dff1|q~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011111111000000101111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\,
	datab => \Processor|ctrl|JCextB|ALT_INV_stop1~0_combout\,
	datac => \Processor|path|IR|Generate_Registers:4:dffi|ALT_INV_q~q\,
	datad => \Processor|ctrl|JCintE|jc1|dff1|ALT_INV_q~q\,
	dataf => \Processor|ctrl|JCintE|jc2|dff1|ALT_INV_q~q\,
	combout => \Processor|ctrl|JCintE|stop1~0_combout\);

-- Location: FF_X13_Y5_N17
\Processor|ctrl|JCintE|jc1|dff1|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|ctrl|JCintE|stop1~0_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|ctrl|JCintE|jc1|dff1|q~q\);

-- Location: FF_X14_Y5_N20
\Processor|ctrl|JCintE|jc2|dff1|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|ctrl|JCintE|jc1|dff1|q~q\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|ctrl|JCintE|jc2|dff1|q~q\);

-- Location: LABCELL_X14_Y5_N21
\Processor|ctrl|Equal12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|Equal12~0_combout\ = (\Processor|ctrl|JCintE|jc2|dff1|q~q\ & !\Processor|ctrl|JCintE|jc1|dff1|q~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|JCintE|jc2|dff1|ALT_INV_q~q\,
	datad => \Processor|ctrl|JCintE|jc1|dff1|ALT_INV_q~q\,
	combout => \Processor|ctrl|Equal12~0_combout\);

-- Location: LABCELL_X14_Y5_N18
\Processor|ctrl|JCintB|stop1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|JCintB|stop1~0_combout\ = ( \Processor|ctrl|JCintC|jc2|dff1|q~q\ & ( (!\Processor|ctrl|JCintB|jc1|dff1|q~q\ & !\Processor|ctrl|JCintC|jc1|dff1|q~q\) ) ) # ( !\Processor|ctrl|JCintC|jc2|dff1|q~q\ & ( !\Processor|ctrl|JCintB|jc1|dff1|q~q\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|ctrl|JCintB|jc1|dff1|ALT_INV_q~q\,
	datac => \Processor|ctrl|JCintC|jc1|dff1|ALT_INV_q~q\,
	dataf => \Processor|ctrl|JCintC|jc2|dff1|ALT_INV_q~q\,
	combout => \Processor|ctrl|JCintB|stop1~0_combout\);

-- Location: LABCELL_X14_Y5_N6
\Processor|ctrl|JCintB|stop1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|JCintB|stop1~1_combout\ = ( \Processor|ctrl|Equal12~0_combout\ & ( \Processor|ctrl|JCintB|stop1~0_combout\ & ( !\Processor|ctrl|JCintB|jc2|dff1|q~q\ ) ) ) # ( !\Processor|ctrl|Equal12~0_combout\ & ( \Processor|ctrl|JCintB|stop1~0_combout\ 
-- & ( (!\Processor|ctrl|JCintB|jc2|dff1|q~q\ & ((!\Processor|ctrl|JCintA|jc1|dff1|q~q\) # ((\Processor|ctrl|JCintD|jc1|dff1|q~q\) # (\Processor|ctrl|Equal11~0_combout\)))) ) ) ) # ( \Processor|ctrl|Equal12~0_combout\ & ( 
-- !\Processor|ctrl|JCintB|stop1~0_combout\ & ( !\Processor|ctrl|JCintB|jc2|dff1|q~q\ ) ) ) # ( !\Processor|ctrl|Equal12~0_combout\ & ( !\Processor|ctrl|JCintB|stop1~0_combout\ & ( !\Processor|ctrl|JCintB|jc2|dff1|q~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010001010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|JCintB|jc2|dff1|ALT_INV_q~q\,
	datab => \Processor|ctrl|JCintA|jc1|dff1|ALT_INV_q~q\,
	datac => \Processor|ctrl|ALT_INV_Equal11~0_combout\,
	datad => \Processor|ctrl|JCintD|jc1|dff1|ALT_INV_q~q\,
	datae => \Processor|ctrl|ALT_INV_Equal12~0_combout\,
	dataf => \Processor|ctrl|JCintB|ALT_INV_stop1~0_combout\,
	combout => \Processor|ctrl|JCintB|stop1~1_combout\);

-- Location: FF_X14_Y5_N8
\Processor|ctrl|JCintB|jc1|dff1|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	d => \Processor|ctrl|JCintB|stop1~1_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|ctrl|JCintB|jc1|dff1|q~q\);

-- Location: LABCELL_X14_Y5_N30
\Processor|path|IR|Generate_Registers:7:dffi|q~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IR|Generate_Registers:7:dffi|q~0_combout\ = ( \Processor|ctrl|JCintB|jc2|dff1|q~q\ & ( (!\RESET_N~input_o\) # (\Processor|ctrl|JCintB|jc1|dff1|q~q\) ) ) # ( !\Processor|ctrl|JCintB|jc2|dff1|q~q\ & ( !\RESET_N~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|ctrl|JCintB|jc1|dff1|ALT_INV_q~q\,
	datad => \ALT_INV_RESET_N~input_o\,
	dataf => \Processor|ctrl|JCintB|jc2|dff1|ALT_INV_q~q\,
	combout => \Processor|path|IR|Generate_Registers:7:dffi|q~0_combout\);

-- Location: FF_X14_Y5_N38
\Processor|path|IR|Generate_Registers:0:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[0]~1_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|IR|Generate_Registers:7:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IR|Generate_Registers:0:dffi|q~q\);

-- Location: LABCELL_X16_Y5_N3
\Processor|path|RegB|Generate_Registers:4:dffi|q~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|RegB|Generate_Registers:4:dffi|q~2_combout\ = ( !\Processor|path|IR|Generate_Registers:6:dffi|q~q\ & ( (((\Processor|ctrl|JCintD|jc1|dff1|q~q\ & (\Processor|path|IR|Generate_Registers:4:dffi|q~q\ & 
-- !\Processor|path|IR|Generate_Registers:5:dffi|q~q\)))) ) ) # ( \Processor|path|IR|Generate_Registers:6:dffi|q~q\ & ( (\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & (\Processor|path|RegB|Generate_Registers:4:dffi|q~0_combout\ & 
-- (!\Processor|path|IR|Generate_Registers:1:dffi|q~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000100000001000000000000000000000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\,
	datab => \Processor|path|RegB|Generate_Registers:4:dffi|ALT_INV_q~0_combout\,
	datac => \Processor|path|IR|Generate_Registers:1:dffi|ALT_INV_q~q\,
	datad => \Processor|path|IR|Generate_Registers:4:dffi|ALT_INV_q~q\,
	datae => \Processor|path|IR|Generate_Registers:6:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IR|Generate_Registers:5:dffi|ALT_INV_q~q\,
	datag => \Processor|ctrl|JCintD|jc1|dff1|ALT_INV_q~q\,
	combout => \Processor|path|RegB|Generate_Registers:4:dffi|q~2_combout\);

-- Location: LABCELL_X16_Y5_N33
\Processor|path|RegB|Generate_Registers:4:dffi|q~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|RegB|Generate_Registers:4:dffi|q~1_combout\ = ( \Processor|ctrl|selMuxDIn~0_combout\ & ( \Processor|path|IR|Generate_Registers:0:dffi|q~q\ & ( (!\RESET_N~input_o\) # (((\Processor|path|RegB|Generate_Registers:4:dffi|q~2_combout\ & 
-- \Processor|path|IR|Generate_Registers:7:dffi|q~q\)) # (\Processor|ctrl|loadFZ~1_combout\)) ) ) ) # ( !\Processor|ctrl|selMuxDIn~0_combout\ & ( \Processor|path|IR|Generate_Registers:0:dffi|q~q\ & ( (!\RESET_N~input_o\) # 
-- (((\Processor|path|RegB|Generate_Registers:4:dffi|q~2_combout\ & \Processor|path|IR|Generate_Registers:7:dffi|q~q\)) # (\Processor|ctrl|loadFZ~1_combout\)) ) ) ) # ( \Processor|ctrl|selMuxDIn~0_combout\ & ( 
-- !\Processor|path|IR|Generate_Registers:0:dffi|q~q\ ) ) # ( !\Processor|ctrl|selMuxDIn~0_combout\ & ( !\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & ( (!\RESET_N~input_o\) # ((\Processor|path|RegB|Generate_Registers:4:dffi|q~2_combout\ & 
-- \Processor|path|IR|Generate_Registers:7:dffi|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011011101111111111111111111001111110111111100111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|RegB|Generate_Registers:4:dffi|ALT_INV_q~2_combout\,
	datab => \ALT_INV_RESET_N~input_o\,
	datac => \Processor|ctrl|ALT_INV_loadFZ~1_combout\,
	datad => \Processor|path|IR|Generate_Registers:7:dffi|ALT_INV_q~q\,
	datae => \Processor|ctrl|ALT_INV_selMuxDIn~0_combout\,
	dataf => \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\,
	combout => \Processor|path|RegB|Generate_Registers:4:dffi|q~1_combout\);

-- Location: FF_X14_Y6_N5
\Processor|path|RegB|Generate_Registers:0:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|path|MuxDIn|q[0]~2_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|RegB|Generate_Registers:4:dffi|q~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|RegB|Generate_Registers:0:dffi|q~q\);

-- Location: LABCELL_X14_Y6_N42
\Processor|path|MuxDIn|q[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxDIn|q[0]~2_combout\ = ( \Processor|path|RegA|Generate_Registers:0:dffi|q~q\ & ( \SelInput|q[0]~1_combout\ & ( (!\Processor|path|MuxDIn|q[1]~1_combout\) # ((!\Processor|ctrl|selMuxDIn~0_combout\ & 
-- ((\Processor|path|ALU|fout[0]~0_combout\))) # (\Processor|ctrl|selMuxDIn~0_combout\ & (\Processor|path|RegB|Generate_Registers:0:dffi|q~q\))) ) ) ) # ( !\Processor|path|RegA|Generate_Registers:0:dffi|q~q\ & ( \SelInput|q[0]~1_combout\ & ( 
-- (!\Processor|path|MuxDIn|q[1]~1_combout\ & (((!\Processor|ctrl|selMuxDIn~0_combout\)))) # (\Processor|path|MuxDIn|q[1]~1_combout\ & ((!\Processor|ctrl|selMuxDIn~0_combout\ & ((\Processor|path|ALU|fout[0]~0_combout\))) # 
-- (\Processor|ctrl|selMuxDIn~0_combout\ & (\Processor|path|RegB|Generate_Registers:0:dffi|q~q\)))) ) ) ) # ( \Processor|path|RegA|Generate_Registers:0:dffi|q~q\ & ( !\SelInput|q[0]~1_combout\ & ( (!\Processor|path|MuxDIn|q[1]~1_combout\ & 
-- (((\Processor|ctrl|selMuxDIn~0_combout\)))) # (\Processor|path|MuxDIn|q[1]~1_combout\ & ((!\Processor|ctrl|selMuxDIn~0_combout\ & ((\Processor|path|ALU|fout[0]~0_combout\))) # (\Processor|ctrl|selMuxDIn~0_combout\ & 
-- (\Processor|path|RegB|Generate_Registers:0:dffi|q~q\)))) ) ) ) # ( !\Processor|path|RegA|Generate_Registers:0:dffi|q~q\ & ( !\SelInput|q[0]~1_combout\ & ( (\Processor|path|MuxDIn|q[1]~1_combout\ & ((!\Processor|ctrl|selMuxDIn~0_combout\ & 
-- ((\Processor|path|ALU|fout[0]~0_combout\))) # (\Processor|ctrl|selMuxDIn~0_combout\ & (\Processor|path|RegB|Generate_Registers:0:dffi|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|RegB|Generate_Registers:0:dffi|ALT_INV_q~q\,
	datab => \Processor|path|MuxDIn|ALT_INV_q[1]~1_combout\,
	datac => \Processor|path|ALU|ALT_INV_fout[0]~0_combout\,
	datad => \Processor|ctrl|ALT_INV_selMuxDIn~0_combout\,
	datae => \Processor|path|RegA|Generate_Registers:0:dffi|ALT_INV_q~q\,
	dataf => \SelInput|ALT_INV_q[0]~1_combout\,
	combout => \Processor|path|MuxDIn|q[0]~2_combout\);

-- Location: FF_X16_Y6_N26
\Processor|path|RegA|Generate_Registers:0:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|path|MuxDIn|q[0]~2_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|RegA|Generate_Registers:5:dffi|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|RegA|Generate_Registers:0:dffi|q~q\);

-- Location: FF_X14_Y6_N20
\Processor|path|RegC|Generate_Registers:0:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|path|MuxDIn|q[0]~2_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|RegC|Generate_Registers:7:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|RegC|Generate_Registers:0:dffi|q~q\);

-- Location: LABCELL_X14_Y6_N15
\Processor|path|MuxDOut|q[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxDOut|q[0]~1_combout\ = ( \Processor|path|RegC|Generate_Registers:0:dffi|q~q\ & ( ((!\Processor|ctrl|Equal6~0_combout\ & ((\Processor|path|RegB|Generate_Registers:0:dffi|q~q\))) # (\Processor|ctrl|Equal6~0_combout\ & 
-- (\Processor|path|RegA|Generate_Registers:0:dffi|q~q\))) # (\Processor|path|MuxDOut|q[6]~0_combout\) ) ) # ( !\Processor|path|RegC|Generate_Registers:0:dffi|q~q\ & ( (!\Processor|path|MuxDOut|q[6]~0_combout\ & ((!\Processor|ctrl|Equal6~0_combout\ & 
-- ((\Processor|path|RegB|Generate_Registers:0:dffi|q~q\))) # (\Processor|ctrl|Equal6~0_combout\ & (\Processor|path|RegA|Generate_Registers:0:dffi|q~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|ALT_INV_Equal6~0_combout\,
	datab => \Processor|path|MuxDOut|ALT_INV_q[6]~0_combout\,
	datac => \Processor|path|RegA|Generate_Registers:0:dffi|ALT_INV_q~q\,
	datad => \Processor|path|RegB|Generate_Registers:0:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|RegC|Generate_Registers:0:dffi|ALT_INV_q~q\,
	combout => \Processor|path|MuxDOut|q[0]~1_combout\);

-- Location: LABCELL_X2_Y3_N12
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_b\(0),
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder_combout\);

-- Location: FF_X2_Y3_N13
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~feeder_combout\,
	asdata => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1),
	sload => \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

-- Location: LABCELL_X1_Y1_N48
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001000000011000000100011000000100000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_Equal0~0_combout\,
	datac => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	dataf => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout\);

-- Location: LABCELL_X1_Y1_N30
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter~2_combout\,
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~feeder_combout\);

-- Location: MLABCELL_X4_Y3_N18
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_1\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1_combout\);

-- Location: FF_X1_Y1_N32
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~feeder_combout\,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1));

-- Location: LABCELL_X1_Y1_N51
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\);

-- Location: LABCELL_X1_Y1_N0
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000110100000001000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\,
	datab => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	datac => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_clear_signal~combout\,
	datad => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[4]~DUPLICATE_q\,
	datae => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3),
	dataf => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(2),
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout\);

-- Location: FF_X1_Y1_N11
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout\,
	sload => VCC,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q\);

-- Location: LABCELL_X1_Y1_N12
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000011100000110000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\,
	datab => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	datac => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_clear_signal~combout\,
	datad => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[4]~DUPLICATE_q\,
	datae => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3),
	dataf => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(2),
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout\);

-- Location: LABCELL_X1_Y1_N33
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter~3_combout\,
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~feeder_combout\);

-- Location: FF_X1_Y1_N35
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~feeder_combout\,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2));

-- Location: FF_X1_Y1_N25
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout\,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0));

-- Location: LABCELL_X1_Y1_N45
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111110000000011111111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(2),
	datab => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	datac => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(0),
	datad => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3),
	dataf => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_clear_signal~combout\,
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout\);

-- Location: FF_X1_Y1_N17
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout\,
	sload => VCC,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3));

-- Location: FF_X1_Y1_N10
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout\,
	sload => VCC,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4));

-- Location: LABCELL_X1_Y1_N27
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\,
	datab => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3),
	datac => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	datad => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(4),
	dataf => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(2),
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout\);

-- Location: LABCELL_X1_Y1_N24
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\,
	datac => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_Equal0~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout\);

-- Location: FF_X1_Y1_N26
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout\,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q\);

-- Location: LABCELL_X1_Y1_N36
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010010000000000001001000000100010010100100010001001010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\,
	datab => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	datac => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3),
	datad => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(4),
	dataf => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(2),
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\);

-- Location: LABCELL_X1_Y1_N6
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001000000000100000100000000000100010000001010010001000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(2),
	datab => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[4]~DUPLICATE_q\,
	datac => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\,
	datad => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3),
	dataf => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\);

-- Location: LABCELL_X1_Y1_N39
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010100000000100001010000000000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\,
	datab => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	datac => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[4]~DUPLICATE_q\,
	datad => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3),
	dataf => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(2),
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\);

-- Location: LABCELL_X1_Y1_N42
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(2),
	datab => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	datac => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\,
	datad => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(4),
	dataf => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3),
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\);

-- Location: LABCELL_X1_Y1_N57
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001000010011000000100001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~7_combout\,
	datad => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\);

-- Location: LABCELL_X1_Y5_N57
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_1\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout\);

-- Location: FF_X1_Y1_N59
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3));

-- Location: LABCELL_X1_Y1_N54
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001000010011000000100001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~5_combout\,
	datad => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\);

-- Location: FF_X1_Y1_N55
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2));

-- Location: LABCELL_X1_Y1_N18
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001000000010100000100001011111010011000101111101001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~3_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(2),
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\);

-- Location: FF_X1_Y1_N19
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1));

-- Location: LABCELL_X1_Y1_N21
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001000000010100000100001011111010011000101111101001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(1),
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout\);

-- Location: FF_X1_Y1_N22
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout\,
	ena => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0));

-- Location: MLABCELL_X4_Y3_N24
\ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_1\(3),
	dataf => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_bypass_reg_out~q\,
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\);

-- Location: FF_X4_Y3_N14
\ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\);

-- Location: LABCELL_X6_Y3_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][5]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder_combout\);

-- Location: FF_X5_Y2_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE_q\);

-- Location: FF_X6_Y3_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE_q\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q\);

-- Location: LABCELL_X5_Y3_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][5]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder_combout\);

-- Location: FF_X5_Y3_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE_q\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q\);

-- Location: MLABCELL_X4_Y3_N12
\ram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001010111010101000011110000111100010101000101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(0),
	datad => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_bypass_reg_out~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][5]~q\,
	datag => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][2]~q\,
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\);

-- Location: MLABCELL_X4_Y2_N39
\rom|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_bypass_reg_out~q\,
	dataf => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\);

-- Location: FF_X4_Y2_N14
\rom|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\);

-- Location: LABCELL_X1_Y5_N54
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\);

-- Location: LABCELL_X1_Y5_N9
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101110001010000010111000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout\);

-- Location: FF_X1_Y5_N28
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout\,
	sload => VCC,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q\);

-- Location: LABCELL_X1_Y5_N51
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010100000111100001010000011000000100000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_Equal0~0_combout\,
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	dataf => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout\);

-- Location: FF_X1_Y5_N47
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout\,
	sload => VCC,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q\);

-- Location: LABCELL_X1_Y5_N15
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000011111110000000001111111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	datab => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[2]~DUPLICATE_q\,
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\,
	datad => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_clear_signal~combout\,
	dataf => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3),
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout\);

-- Location: FF_X1_Y5_N14
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout\,
	sload => VCC,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3));

-- Location: LABCELL_X1_Y5_N24
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000101010001010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_clear_signal~combout\,
	datab => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\,
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	datad => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3),
	datae => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(4),
	dataf => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[2]~DUPLICATE_q\,
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout\);

-- Location: FF_X1_Y5_N23
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout\,
	sload => VCC,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4));

-- Location: LABCELL_X1_Y5_N42
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000101010101010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_clear_signal~combout\,
	datab => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3),
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(4),
	datad => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\,
	datae => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(2),
	dataf => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout\);

-- Location: FF_X1_Y5_N29
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout\,
	sload => VCC,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2));

-- Location: LABCELL_X1_Y5_N21
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(2),
	datab => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3),
	datad => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(4),
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout\);

-- Location: FF_X1_Y5_N46
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout\,
	sload => VCC,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0));

-- Location: LABCELL_X1_Y5_N48
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001000000011000000100011110000101000001111000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_Equal0~0_combout\,
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	dataf => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(0),
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout\);

-- Location: FF_X1_Y5_N20
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout\,
	sload => VCC,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1));

-- Location: LABCELL_X1_Y5_N30
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000101000010100000010100010000000011110001000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	datab => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3),
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(4),
	datad => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\,
	dataf => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[2]~DUPLICATE_q\,
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\);

-- Location: LABCELL_X1_Y5_N33
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010101111100000001010111101010001000000000101000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	datab => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3),
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\,
	datad => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(4),
	dataf => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[2]~DUPLICATE_q\,
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\);

-- Location: LABCELL_X1_Y5_N18
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010000000010100001000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(2),
	datab => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3),
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(4),
	datad => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	dataf => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(0),
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\);

-- Location: LABCELL_X1_Y5_N6
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000010000000110000001011001111100010101100111110001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~7_combout\,
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\);

-- Location: LABCELL_X1_Y5_N0
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010101000000110101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout\);

-- Location: FF_X1_Y5_N7
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3));

-- Location: LABCELL_X1_Y5_N3
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001000000011000000100000111111001010100011111100101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~5_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(3),
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\);

-- Location: FF_X1_Y5_N5
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2));

-- Location: LABCELL_X1_Y5_N12
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110000001100100011000000110000001100000111000000110000011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	datab => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[2]~DUPLICATE_q\,
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(4),
	datad => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3),
	dataf => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(0),
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\);

-- Location: LABCELL_X1_Y5_N36
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000010000000110000001011001111100010101100111110001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~3_combout\,
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\);

-- Location: FF_X1_Y5_N37
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1));

-- Location: LABCELL_X1_Y5_N39
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001000000011000000100000111111001010100011111100101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(1),
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout\);

-- Location: FF_X1_Y5_N40
\rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout\,
	ena => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0));

-- Location: LABCELL_X7_Y2_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder_combout\);

-- Location: FF_X7_Y2_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE_q\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q\);

-- Location: LABCELL_X6_Y2_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][5]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout\);

-- Location: FF_X6_Y2_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE_q\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\);

-- Location: MLABCELL_X4_Y2_N12
\rom|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010000001111111000011110000111100000000010111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_bypass_reg_out~q\,
	datac => \rom|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(0),
	datad => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\,
	datag => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	combout => \rom|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\);

-- Location: LABCELL_X5_Y2_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(9),
	datac => \ram|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_adapted_tdo~0_combout\,
	datad => \rom|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_adapted_tdo~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\);

-- Location: LABCELL_X1_Y2_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101111111110111010111111111011101011111111101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~5_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_info_reg_ena~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~6_combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~1_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\);

-- Location: FF_X1_Y2_N50
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\);

-- Location: LABCELL_X2_Y1_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(4),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\);

-- Location: FF_X2_Y1_N38
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\);

-- Location: MLABCELL_X4_Y3_N48
\ram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][2]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_1\(3),
	combout => \ram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\);

-- Location: IOIBUF_X36_Y0_N52
\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: LABCELL_X14_Y4_N6
\SelInput|q[5]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \SelInput|q[5]~9_combout\ = ( \Processor|path|MuxAddr|q[15]~15_combout\ & ( \rom|altsyncram_component|auto_generated|altsyncram1|q_a\(5) & ( (!\InputCtrl|Equal0~4_combout\ & (\ram|altsyncram_component|auto_generated|altsyncram1|q_a\(5))) # 
-- (\InputCtrl|Equal0~4_combout\ & (((\Processor|path|MuxAddr|q[0]~0_combout\ & \SW[5]~input_o\)))) ) ) ) # ( !\Processor|path|MuxAddr|q[15]~15_combout\ & ( \rom|altsyncram_component|auto_generated|altsyncram1|q_a\(5) & ( (!\InputCtrl|Equal0~4_combout\) # 
-- (\Processor|path|MuxAddr|q[0]~0_combout\) ) ) ) # ( \Processor|path|MuxAddr|q[15]~15_combout\ & ( !\rom|altsyncram_component|auto_generated|altsyncram1|q_a\(5) & ( (!\InputCtrl|Equal0~4_combout\ & 
-- (\ram|altsyncram_component|auto_generated|altsyncram1|q_a\(5))) # (\InputCtrl|Equal0~4_combout\ & (((\Processor|path|MuxAddr|q[0]~0_combout\ & \SW[5]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000001111111111001100110101010100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(5),
	datab => \Processor|path|MuxAddr|ALT_INV_q[0]~0_combout\,
	datac => \ALT_INV_SW[5]~input_o\,
	datad => \InputCtrl|ALT_INV_Equal0~4_combout\,
	datae => \Processor|path|MuxAddr|ALT_INV_q[15]~15_combout\,
	dataf => \rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(5),
	combout => \SelInput|q[5]~9_combout\);

-- Location: FF_X12_Y5_N47
\Processor|path|IR|Generate_Registers:5:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[5]~9_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|IR|Generate_Registers:7:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IR|Generate_Registers:5:dffi|q~q\);

-- Location: LABCELL_X14_Y5_N45
\Processor|ctrl|cs2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|cs2~combout\ = (\Processor|path|IR|Generate_Registers:5:dffi|q~q\ & (\Processor|ctrl|JCintC|jc2|dff1|q~q\ & (!\Processor|path|IR|Generate_Registers:4:dffi|q~q\ & \Processor|ctrl|cs2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:5:dffi|ALT_INV_q~q\,
	datab => \Processor|ctrl|JCintC|jc2|dff1|ALT_INV_q~q\,
	datac => \Processor|path|IR|Generate_Registers:4:dffi|ALT_INV_q~q\,
	datad => \Processor|ctrl|ALT_INV_cs2~0_combout\,
	combout => \Processor|ctrl|cs2~combout\);

-- Location: MLABCELL_X13_Y5_N36
\Processor|ctrl|JCextB|stop1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|JCextB|stop1~1_combout\ = ( \Processor|ctrl|JCextB|stop1~0_combout\ & ( (!\Processor|ctrl|JCextB|jc1|dff1|q~q\ & ((!\Processor|path|IR|Generate_Registers:4:dffi|q~q\))) # (\Processor|ctrl|JCextB|jc1|dff1|q~q\ & 
-- (!\Processor|ctrl|cs2~combout\)) ) ) # ( !\Processor|ctrl|JCextB|stop1~0_combout\ & ( (\Processor|ctrl|JCextB|jc1|dff1|q~q\ & !\Processor|ctrl|cs2~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000011111100001100001111110000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|ctrl|JCextB|jc1|dff1|ALT_INV_q~q\,
	datac => \Processor|ctrl|ALT_INV_cs2~combout\,
	datad => \Processor|path|IR|Generate_Registers:4:dffi|ALT_INV_q~q\,
	dataf => \Processor|ctrl|JCextB|ALT_INV_stop1~0_combout\,
	combout => \Processor|ctrl|JCextB|stop1~1_combout\);

-- Location: FF_X13_Y5_N41
\Processor|ctrl|JCextB|jc1|dff1|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|ctrl|JCextB|stop1~1_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|ctrl|JCextB|jc1|dff1|q~q\);

-- Location: LABCELL_X14_Y5_N48
\Processor|ctrl|cJCextA~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|cJCextA~1_combout\ = ( !\Processor|ctrl|JCintD|jc1|dff1|q~q\ & ( (\Processor|ctrl|JCintA|jc1|dff1|q~q\ & (!\Processor|ctrl|Equal11~0_combout\ & !\Processor|ctrl|Equal12~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|ctrl|JCintA|jc1|dff1|ALT_INV_q~q\,
	datac => \Processor|ctrl|ALT_INV_Equal11~0_combout\,
	datad => \Processor|ctrl|ALT_INV_Equal12~0_combout\,
	dataf => \Processor|ctrl|JCintD|jc1|dff1|ALT_INV_q~q\,
	combout => \Processor|ctrl|cJCextA~1_combout\);

-- Location: MLABCELL_X13_Y5_N6
\Processor|ctrl|JCextA|stop1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|JCextA|stop1~0_combout\ = ( \Processor|ctrl|JCintB|jc2|dff1|q~q\ & ( (!\Processor|ctrl|Equal31~0_combout\ & (!\Processor|ctrl|JCintB|jc1|dff1|q~q\ & \Processor|ctrl|JCextA|jc1|dff1|q~q\)) ) ) # ( !\Processor|ctrl|JCintB|jc2|dff1|q~q\ & ( 
-- (!\Processor|ctrl|Equal31~0_combout\ & \Processor|ctrl|JCextA|jc1|dff1|q~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|ctrl|ALT_INV_Equal31~0_combout\,
	datac => \Processor|ctrl|JCintB|jc1|dff1|ALT_INV_q~q\,
	datad => \Processor|ctrl|JCextA|jc1|dff1|ALT_INV_q~q\,
	dataf => \Processor|ctrl|JCintB|jc2|dff1|ALT_INV_q~q\,
	combout => \Processor|ctrl|JCextA|stop1~0_combout\);

-- Location: LABCELL_X12_Y5_N12
\Processor|ctrl|cJCextA~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|cJCextA~2_combout\ = ( \Processor|path|FC|dff1|q~q\ & ( (!\Processor|path|IR|Generate_Registers:4:dffi|q~q\ & (((!\Processor|path|IR|Generate_Registers:7:dffi|q~q\)))) # (\Processor|path|IR|Generate_Registers:4:dffi|q~q\ & 
-- (!\Processor|path|IR|Generate_Registers:5:dffi|q~q\ & ((\Processor|path|IR|Generate_Registers:7:dffi|q~q\) # (\Processor|path|FZ|dff1|q~q\)))) ) ) # ( !\Processor|path|FC|dff1|q~q\ & ( (!\Processor|path|IR|Generate_Registers:4:dffi|q~q\ & 
-- (((!\Processor|path|IR|Generate_Registers:7:dffi|q~q\ & \Processor|path|IR|Generate_Registers:5:dffi|q~q\)))) # (\Processor|path|IR|Generate_Registers:4:dffi|q~q\ & (!\Processor|path|IR|Generate_Registers:5:dffi|q~q\ & 
-- ((\Processor|path|IR|Generate_Registers:7:dffi|q~q\) # (\Processor|path|FZ|dff1|q~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011111000000000001111100000011000111110000001100011111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|FZ|dff1|ALT_INV_q~q\,
	datab => \Processor|path|IR|Generate_Registers:7:dffi|ALT_INV_q~q\,
	datac => \Processor|path|IR|Generate_Registers:4:dffi|ALT_INV_q~q\,
	datad => \Processor|path|IR|Generate_Registers:5:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|FC|dff1|ALT_INV_q~q\,
	combout => \Processor|ctrl|cJCextA~2_combout\);

-- Location: MLABCELL_X13_Y5_N18
\Processor|ctrl|JCextA|stop1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|JCextA|stop1~1_combout\ = ( \Processor|ctrl|cJCextA~2_combout\ & ( \Processor|ctrl|cJCextA~0_combout\ & ( (!\Processor|ctrl|JCextA|jc1|dff1|q~q\) # (\Processor|ctrl|JCextA|stop1~0_combout\) ) ) ) # ( !\Processor|ctrl|cJCextA~2_combout\ & ( 
-- \Processor|ctrl|cJCextA~0_combout\ & ( ((!\Processor|ctrl|JCextA|jc1|dff1|q~q\ & ((!\Processor|ctrl|cJCextA~1_combout\) # (\Processor|ctrl|cs2~combout\)))) # (\Processor|ctrl|JCextA|stop1~0_combout\) ) ) ) # ( \Processor|ctrl|cJCextA~2_combout\ & ( 
-- !\Processor|ctrl|cJCextA~0_combout\ & ( ((!\Processor|ctrl|JCextA|jc1|dff1|q~q\ & ((!\Processor|ctrl|cJCextA~1_combout\) # (\Processor|ctrl|cs2~combout\)))) # (\Processor|ctrl|JCextA|stop1~0_combout\) ) ) ) # ( !\Processor|ctrl|cJCextA~2_combout\ & ( 
-- !\Processor|ctrl|cJCextA~0_combout\ & ( ((!\Processor|ctrl|JCextA|jc1|dff1|q~q\ & ((!\Processor|ctrl|cJCextA~1_combout\) # (\Processor|ctrl|cs2~combout\)))) # (\Processor|ctrl|JCextA|stop1~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011111111110100001111111111010000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|ALT_INV_cs2~combout\,
	datab => \Processor|ctrl|ALT_INV_cJCextA~1_combout\,
	datac => \Processor|ctrl|JCextA|jc1|dff1|ALT_INV_q~q\,
	datad => \Processor|ctrl|JCextA|ALT_INV_stop1~0_combout\,
	datae => \Processor|ctrl|ALT_INV_cJCextA~2_combout\,
	dataf => \Processor|ctrl|ALT_INV_cJCextA~0_combout\,
	combout => \Processor|ctrl|JCextA|stop1~1_combout\);

-- Location: FF_X13_Y5_N8
\Processor|ctrl|JCextA|jc1|dff1|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|ctrl|JCextA|stop1~1_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|ctrl|JCextA|jc1|dff1|q~q\);

-- Location: LABCELL_X12_Y4_N45
\Processor|ctrl|read~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|read~0_combout\ = ( \Processor|ctrl|JCextE|jc3|dff1|q~q\ & ( (\Processor|ctrl|JCextA|jc1|dff1|q~q\) # (\Processor|ctrl|JCextB|jc1|dff1|q~q\) ) ) # ( !\Processor|ctrl|JCextE|jc3|dff1|q~q\ & ( ((\Processor|ctrl|JCextE|jc1|dff1|q~q\) # 
-- (\Processor|ctrl|JCextA|jc1|dff1|q~q\)) # (\Processor|ctrl|JCextB|jc1|dff1|q~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111111111111001111111111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|ctrl|JCextB|jc1|dff1|ALT_INV_q~q\,
	datac => \Processor|ctrl|JCextA|jc1|dff1|ALT_INV_q~q\,
	datad => \Processor|ctrl|JCextE|jc1|dff1|ALT_INV_q~q\,
	dataf => \Processor|ctrl|JCextE|jc3|dff1|ALT_INV_q~q\,
	combout => \Processor|ctrl|read~0_combout\);

-- Location: LABCELL_X7_Y3_N30
\SelInput|q[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \SelInput|q[2]~4_combout\ = ( \ram|altsyncram_component|auto_generated|altsyncram1|q_a\(2) & ( (\Processor|path|MuxAddr|q[15]~15_combout\ & ((!\InputCtrl|Equal0~2_combout\) # ((!\InputCtrl|Equal0~3_combout\) # (!\keyenc|keyout_buf\(2))))) ) ) # ( 
-- !\ram|altsyncram_component|auto_generated|altsyncram1|q_a\(2) & ( (\InputCtrl|Equal0~2_combout\ & (\InputCtrl|Equal0~3_combout\ & (!\keyenc|keyout_buf\(2) & \Processor|path|MuxAddr|q[15]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000001111111000000000000100000000000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \InputCtrl|ALT_INV_Equal0~2_combout\,
	datab => \InputCtrl|ALT_INV_Equal0~3_combout\,
	datac => \keyenc|ALT_INV_keyout_buf\(2),
	datad => \Processor|path|MuxAddr|ALT_INV_q[15]~15_combout\,
	datae => \ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(2),
	combout => \SelInput|q[2]~4_combout\);

-- Location: LABCELL_X6_Y3_N12
\SelInput|q[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \SelInput|q[2]~5_combout\ = ( \Processor|path|MuxAddr|q[15]~15_combout\ & ( \Processor|path|MuxAddr|q[0]~0_combout\ & ( (!\InputCtrl|Equal0~4_combout\ & ((\SelInput|q[2]~4_combout\))) # (\InputCtrl|Equal0~4_combout\ & (\SW[2]~input_o\)) ) ) ) # ( 
-- !\Processor|path|MuxAddr|q[15]~15_combout\ & ( \Processor|path|MuxAddr|q[0]~0_combout\ & ( (!\InputCtrl|Equal0~4_combout\ & (((\rom|altsyncram_component|auto_generated|altsyncram1|q_a\(2)) # (\SelInput|q[2]~4_combout\)))) # (\InputCtrl|Equal0~4_combout\ & 
-- (\SW[2]~input_o\)) ) ) ) # ( \Processor|path|MuxAddr|q[15]~15_combout\ & ( !\Processor|path|MuxAddr|q[0]~0_combout\ & ( \SelInput|q[2]~4_combout\ ) ) ) # ( !\Processor|path|MuxAddr|q[15]~15_combout\ & ( !\Processor|path|MuxAddr|q[0]~0_combout\ & ( 
-- (\rom|altsyncram_component|auto_generated|altsyncram1|q_a\(2)) # (\SelInput|q[2]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011110000111100011101110111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \InputCtrl|ALT_INV_Equal0~4_combout\,
	datac => \SelInput|ALT_INV_q[2]~4_combout\,
	datad => \rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(2),
	datae => \Processor|path|MuxAddr|ALT_INV_q[15]~15_combout\,
	dataf => \Processor|path|MuxAddr|ALT_INV_q[0]~0_combout\,
	combout => \SelInput|q[2]~5_combout\);

-- Location: FF_X14_Y5_N17
\Processor|path|IR|Generate_Registers:2:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[2]~5_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|IR|Generate_Registers:7:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IR|Generate_Registers:2:dffi|q~q\);

-- Location: MLABCELL_X13_Y5_N24
\Processor|path|IX|RegH|Generate_Registers:5:dffi|q~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IX|RegH|Generate_Registers:5:dffi|q~0_combout\ = ( \Processor|path|IR|Generate_Registers:0:dffi|q~q\ & ( \Processor|ctrl|loadhIX~0_combout\ & ( !\RESET_N~input_o\ ) ) ) # ( !\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & ( 
-- \Processor|ctrl|loadhIX~0_combout\ & ( (!\RESET_N~input_o\) # ((!\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & (!\Processor|path|IR|Generate_Registers:2:dffi|q~q\ & \Processor|ctrl|incIP~0_combout\))) ) ) ) # ( 
-- \Processor|path|IR|Generate_Registers:0:dffi|q~q\ & ( !\Processor|ctrl|loadhIX~0_combout\ & ( !\RESET_N~input_o\ ) ) ) # ( !\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & ( !\Processor|ctrl|loadhIX~0_combout\ & ( !\RESET_N~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111110001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\,
	datab => \Processor|path|IR|Generate_Registers:2:dffi|ALT_INV_q~q\,
	datac => \ALT_INV_RESET_N~input_o\,
	datad => \Processor|ctrl|ALT_INV_incIP~0_combout\,
	datae => \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\,
	dataf => \Processor|ctrl|ALT_INV_loadhIX~0_combout\,
	combout => \Processor|path|IX|RegH|Generate_Registers:5:dffi|q~0_combout\);

-- Location: FF_X12_Y4_N41
\Processor|path|IX|RegH|Generate_Registers:6:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[6]~10_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|IX|RegH|Generate_Registers:5:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IX|RegH|Generate_Registers:6:dffi|q~q\);

-- Location: MLABCELL_X4_Y4_N27
\Processor|path|IP|adder|adder_generate:10:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|adder|adder_generate:10:adderi|s~combout\ = ( \Processor|path|IP|reg|Generate_Registers:10:dffi|q~q\ & ( (!\Processor|path|IP|reg|Generate_Registers:9:dffi|q~q\) # (!\Processor|path|IP|adder|adder_generate:8:adderi|c~0_combout\) ) ) # ( 
-- !\Processor|path|IP|reg|Generate_Registers:10:dffi|q~q\ & ( (\Processor|path|IP|reg|Generate_Registers:9:dffi|q~q\ & \Processor|path|IP|adder|adder_generate:8:adderi|c~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111101110111011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IP|reg|Generate_Registers:9:dffi|ALT_INV_q~q\,
	datab => \Processor|path|IP|adder|adder_generate:8:adderi|ALT_INV_c~0_combout\,
	dataf => \Processor|path|IP|reg|Generate_Registers:10:dffi|ALT_INV_q~q\,
	combout => \Processor|path|IP|adder|adder_generate:10:adderi|s~combout\);

-- Location: MLABCELL_X9_Y4_N30
\Processor|path|IP|reg|Generate_Registers:10:dffi|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|reg|Generate_Registers:10:dffi|q~feeder_combout\ = \Processor|path|IP|adder|adder_generate:10:adderi|s~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|path|IP|adder|adder_generate:10:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|IP|reg|Generate_Registers:10:dffi|q~feeder_combout\);

-- Location: FF_X10_Y4_N59
\Processor|path|MB|RegH|Generate_Registers:2:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[2]~5_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|MB|RegH|Generate_Registers:7:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|MB|RegH|Generate_Registers:2:dffi|q~q\);

-- Location: FF_X9_Y4_N32
\Processor|path|IP|reg|Generate_Registers:10:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	d => \Processor|path|IP|reg|Generate_Registers:10:dffi|q~feeder_combout\,
	asdata => \Processor|path|MB|RegH|Generate_Registers:2:dffi|q~q\,
	sclr => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~0_combout\,
	sload => \Processor|ctrl|loadIP~0_combout\,
	ena => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IP|reg|Generate_Registers:10:dffi|q~q\);

-- Location: MLABCELL_X4_Y4_N54
\Processor|path|IP|adder|adder_generate:11:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|adder|adder_generate:11:adderi|s~combout\ = ( \Processor|path|IP|reg|Generate_Registers:10:dffi|q~q\ & ( !\Processor|path|IP|reg|Generate_Registers:11:dffi|q~q\ $ (((!\Processor|path|IP|reg|Generate_Registers:9:dffi|q~q\) # 
-- (!\Processor|path|IP|adder|adder_generate:8:adderi|c~0_combout\))) ) ) # ( !\Processor|path|IP|reg|Generate_Registers:10:dffi|q~q\ & ( \Processor|path|IP|reg|Generate_Registers:11:dffi|q~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100011110000111100001111000011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IP|reg|Generate_Registers:9:dffi|ALT_INV_q~q\,
	datab => \Processor|path|IP|adder|adder_generate:8:adderi|ALT_INV_c~0_combout\,
	datac => \Processor|path|IP|reg|Generate_Registers:11:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IP|reg|Generate_Registers:10:dffi|ALT_INV_q~q\,
	combout => \Processor|path|IP|adder|adder_generate:11:adderi|s~combout\);

-- Location: MLABCELL_X9_Y4_N33
\Processor|path|IP|reg|Generate_Registers:11:dffi|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|reg|Generate_Registers:11:dffi|q~feeder_combout\ = \Processor|path|IP|adder|adder_generate:11:adderi|s~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IP|adder|adder_generate:11:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|IP|reg|Generate_Registers:11:dffi|q~feeder_combout\);

-- Location: LABCELL_X10_Y4_N12
\Processor|path|MB|RegH|Generate_Registers:3:dffi|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MB|RegH|Generate_Registers:3:dffi|q~feeder_combout\ = ( \SelInput|q[3]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \SelInput|ALT_INV_q[3]~7_combout\,
	combout => \Processor|path|MB|RegH|Generate_Registers:3:dffi|q~feeder_combout\);

-- Location: FF_X10_Y4_N13
\Processor|path|MB|RegH|Generate_Registers:3:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	d => \Processor|path|MB|RegH|Generate_Registers:3:dffi|q~feeder_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	ena => \Processor|path|MB|RegH|Generate_Registers:7:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|MB|RegH|Generate_Registers:3:dffi|q~q\);

-- Location: FF_X9_Y4_N35
\Processor|path|IP|reg|Generate_Registers:11:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	d => \Processor|path|IP|reg|Generate_Registers:11:dffi|q~feeder_combout\,
	asdata => \Processor|path|MB|RegH|Generate_Registers:3:dffi|q~q\,
	sclr => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~0_combout\,
	sload => \Processor|ctrl|loadIP~0_combout\,
	ena => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IP|reg|Generate_Registers:11:dffi|q~q\);

-- Location: MLABCELL_X4_Y4_N57
\Processor|path|IP|adder|adder_generate:11:adderi|c~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|adder|adder_generate:11:adderi|c~0_combout\ = ( \Processor|path|IP|reg|Generate_Registers:10:dffi|q~q\ & ( (\Processor|path|IP|reg|Generate_Registers:9:dffi|q~q\ & (\Processor|path|IP|adder|adder_generate:8:adderi|c~0_combout\ & 
-- \Processor|path|IP|reg|Generate_Registers:11:dffi|q~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IP|reg|Generate_Registers:9:dffi|ALT_INV_q~q\,
	datab => \Processor|path|IP|adder|adder_generate:8:adderi|ALT_INV_c~0_combout\,
	datac => \Processor|path|IP|reg|Generate_Registers:11:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IP|reg|Generate_Registers:10:dffi|ALT_INV_q~q\,
	combout => \Processor|path|IP|adder|adder_generate:11:adderi|c~0_combout\);

-- Location: MLABCELL_X9_Y4_N39
\Processor|path|IP|adder|adder_generate:12:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|adder|adder_generate:12:adderi|s~combout\ = !\Processor|path|IP|adder|adder_generate:11:adderi|c~0_combout\ $ (!\Processor|path|IP|reg|Generate_Registers:12:dffi|q~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101001010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IP|adder|adder_generate:11:adderi|ALT_INV_c~0_combout\,
	datad => \Processor|path|IP|reg|Generate_Registers:12:dffi|ALT_INV_q~q\,
	combout => \Processor|path|IP|adder|adder_generate:12:adderi|s~combout\);

-- Location: MLABCELL_X9_Y4_N36
\Processor|path|IP|reg|Generate_Registers:12:dffi|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|reg|Generate_Registers:12:dffi|q~feeder_combout\ = ( \Processor|path|IP|adder|adder_generate:12:adderi|s~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Processor|path|IP|adder|adder_generate:12:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|IP|reg|Generate_Registers:12:dffi|q~feeder_combout\);

-- Location: FF_X14_Y4_N37
\Processor|path|MB|RegH|Generate_Registers:4:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[4]~8_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|MB|RegH|Generate_Registers:7:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|MB|RegH|Generate_Registers:4:dffi|q~q\);

-- Location: FF_X9_Y4_N38
\Processor|path|IP|reg|Generate_Registers:12:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	d => \Processor|path|IP|reg|Generate_Registers:12:dffi|q~feeder_combout\,
	asdata => \Processor|path|MB|RegH|Generate_Registers:4:dffi|q~q\,
	sclr => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~0_combout\,
	sload => \Processor|ctrl|loadIP~0_combout\,
	ena => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IP|reg|Generate_Registers:12:dffi|q~q\);

-- Location: MLABCELL_X9_Y4_N6
\Processor|path|IP|adder|adder_generate:13:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|adder|adder_generate:13:adderi|s~combout\ = ( \Processor|path|IP|adder|adder_generate:11:adderi|c~0_combout\ & ( !\Processor|path|IP|reg|Generate_Registers:13:dffi|q~q\ $ (!\Processor|path|IP|reg|Generate_Registers:12:dffi|q~q\) ) ) # ( 
-- !\Processor|path|IP|adder|adder_generate:11:adderi|c~0_combout\ & ( \Processor|path|IP|reg|Generate_Registers:13:dffi|q~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|path|IP|reg|Generate_Registers:13:dffi|ALT_INV_q~q\,
	datac => \Processor|path|IP|reg|Generate_Registers:12:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IP|adder|adder_generate:11:adderi|ALT_INV_c~0_combout\,
	combout => \Processor|path|IP|adder|adder_generate:13:adderi|s~combout\);

-- Location: MLABCELL_X9_Y4_N9
\Processor|path|IP|reg|Generate_Registers:13:dffi|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|reg|Generate_Registers:13:dffi|q~feeder_combout\ = ( \Processor|path|IP|adder|adder_generate:13:adderi|s~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Processor|path|IP|adder|adder_generate:13:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|IP|reg|Generate_Registers:13:dffi|q~feeder_combout\);

-- Location: FF_X14_Y4_N19
\Processor|path|MB|RegH|Generate_Registers:5:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[5]~9_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|MB|RegH|Generate_Registers:7:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|MB|RegH|Generate_Registers:5:dffi|q~q\);

-- Location: FF_X9_Y4_N11
\Processor|path|IP|reg|Generate_Registers:13:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	d => \Processor|path|IP|reg|Generate_Registers:13:dffi|q~feeder_combout\,
	asdata => \Processor|path|MB|RegH|Generate_Registers:5:dffi|q~q\,
	sclr => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~0_combout\,
	sload => \Processor|ctrl|loadIP~0_combout\,
	ena => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IP|reg|Generate_Registers:13:dffi|q~q\);

-- Location: MLABCELL_X9_Y4_N27
\Processor|path|IP|adder|adder_generate:14:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|adder|adder_generate:14:adderi|s~combout\ = ( \Processor|path|IP|adder|adder_generate:11:adderi|c~0_combout\ & ( !\Processor|path|IP|reg|Generate_Registers:14:dffi|q~q\ $ (((!\Processor|path|IP|reg|Generate_Registers:13:dffi|q~q\) # 
-- (!\Processor|path|IP|reg|Generate_Registers:12:dffi|q~q\))) ) ) # ( !\Processor|path|IP|adder|adder_generate:11:adderi|c~0_combout\ & ( \Processor|path|IP|reg|Generate_Registers:14:dffi|q~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010110100101010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IP|reg|Generate_Registers:14:dffi|ALT_INV_q~q\,
	datac => \Processor|path|IP|reg|Generate_Registers:13:dffi|ALT_INV_q~q\,
	datad => \Processor|path|IP|reg|Generate_Registers:12:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IP|adder|adder_generate:11:adderi|ALT_INV_c~0_combout\,
	combout => \Processor|path|IP|adder|adder_generate:14:adderi|s~combout\);

-- Location: MLABCELL_X9_Y4_N24
\Processor|path|IP|reg|Generate_Registers:14:dffi|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|reg|Generate_Registers:14:dffi|q~feeder_combout\ = \Processor|path|IP|adder|adder_generate:14:adderi|s~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Processor|path|IP|adder|adder_generate:14:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|IP|reg|Generate_Registers:14:dffi|q~feeder_combout\);

-- Location: LABCELL_X10_Y4_N18
\Processor|path|MB|RegH|Generate_Registers:6:dffi|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MB|RegH|Generate_Registers:6:dffi|q~feeder_combout\ = ( \SelInput|q[6]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \SelInput|ALT_INV_q[6]~10_combout\,
	combout => \Processor|path|MB|RegH|Generate_Registers:6:dffi|q~feeder_combout\);

-- Location: FF_X10_Y4_N19
\Processor|path|MB|RegH|Generate_Registers:6:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	d => \Processor|path|MB|RegH|Generate_Registers:6:dffi|q~feeder_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	ena => \Processor|path|MB|RegH|Generate_Registers:7:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|MB|RegH|Generate_Registers:6:dffi|q~q\);

-- Location: FF_X9_Y4_N26
\Processor|path|IP|reg|Generate_Registers:14:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	d => \Processor|path|IP|reg|Generate_Registers:14:dffi|q~feeder_combout\,
	asdata => \Processor|path|MB|RegH|Generate_Registers:6:dffi|q~q\,
	sclr => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~0_combout\,
	sload => \Processor|ctrl|loadIP~0_combout\,
	ena => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IP|reg|Generate_Registers:14:dffi|q~q\);

-- Location: LABCELL_X12_Y4_N39
\Processor|path|MuxAddr|q[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxAddr|q[14]~14_combout\ = ( \Processor|path|IX|RegH|Generate_Registers:6:dffi|q~q\ & ( \Processor|path|IP|reg|Generate_Registers:14:dffi|q~q\ ) ) # ( !\Processor|path|IX|RegH|Generate_Registers:6:dffi|q~q\ & ( 
-- \Processor|path|IP|reg|Generate_Registers:14:dffi|q~q\ & ( (\Processor|ctrl|selMuxAddr~0_combout\ & ((!\Processor|ctrl|JCextE|jc3|dff1|q~q\) # ((!\Processor|ctrl|JCextE|jc2|dff1|q~q\ & \Processor|ctrl|JCextE|jc1|dff1|q~q\)))) ) ) ) # ( 
-- \Processor|path|IX|RegH|Generate_Registers:6:dffi|q~q\ & ( !\Processor|path|IP|reg|Generate_Registers:14:dffi|q~q\ & ( (!\Processor|ctrl|selMuxAddr~0_combout\) # ((\Processor|ctrl|JCextE|jc3|dff1|q~q\ & ((!\Processor|ctrl|JCextE|jc1|dff1|q~q\) # 
-- (\Processor|ctrl|JCextE|jc2|dff1|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111011100110100100010001100101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|JCextE|jc3|dff1|ALT_INV_q~q\,
	datab => \Processor|ctrl|ALT_INV_selMuxAddr~0_combout\,
	datac => \Processor|ctrl|JCextE|jc2|dff1|ALT_INV_q~q\,
	datad => \Processor|ctrl|JCextE|jc1|dff1|ALT_INV_q~q\,
	datae => \Processor|path|IX|RegH|Generate_Registers:6:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IP|reg|Generate_Registers:14:dffi|ALT_INV_q~q\,
	combout => \Processor|path|MuxAddr|q[14]~14_combout\);

-- Location: FF_X12_Y4_N38
\Processor|path|IX|RegH|Generate_Registers:5:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[5]~9_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|IX|RegH|Generate_Registers:5:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IX|RegH|Generate_Registers:5:dffi|q~q\);

-- Location: LABCELL_X12_Y4_N36
\Processor|path|MuxAddr|q[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxAddr|q[13]~13_combout\ = ( \Processor|path|IX|RegH|Generate_Registers:5:dffi|q~q\ & ( \Processor|path|IP|reg|Generate_Registers:13:dffi|q~q\ ) ) # ( !\Processor|path|IX|RegH|Generate_Registers:5:dffi|q~q\ & ( 
-- \Processor|path|IP|reg|Generate_Registers:13:dffi|q~q\ & ( (\Processor|ctrl|selMuxAddr~0_combout\ & ((!\Processor|ctrl|JCextE|jc3|dff1|q~q\) # ((\Processor|ctrl|JCextE|jc1|dff1|q~q\ & !\Processor|ctrl|JCextE|jc2|dff1|q~q\)))) ) ) ) # ( 
-- \Processor|path|IX|RegH|Generate_Registers:5:dffi|q~q\ & ( !\Processor|path|IP|reg|Generate_Registers:13:dffi|q~q\ & ( (!\Processor|ctrl|selMuxAddr~0_combout\) # ((\Processor|ctrl|JCextE|jc3|dff1|q~q\ & ((!\Processor|ctrl|JCextE|jc1|dff1|q~q\) # 
-- (\Processor|ctrl|JCextE|jc2|dff1|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111001101110100100011001000101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|JCextE|jc3|dff1|ALT_INV_q~q\,
	datab => \Processor|ctrl|ALT_INV_selMuxAddr~0_combout\,
	datac => \Processor|ctrl|JCextE|jc1|dff1|ALT_INV_q~q\,
	datad => \Processor|ctrl|JCextE|jc2|dff1|ALT_INV_q~q\,
	datae => \Processor|path|IX|RegH|Generate_Registers:5:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IP|reg|Generate_Registers:13:dffi|ALT_INV_q~q\,
	combout => \Processor|path|MuxAddr|q[13]~13_combout\);

-- Location: LABCELL_X17_Y5_N3
\InputCtrl|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputCtrl|Equal0~3_combout\ = ( \Processor|path|MuxAddr|q[13]~13_combout\ & ( \Processor|path|MuxAddr|q[14]~14_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Processor|path|MuxAddr|ALT_INV_q[14]~14_combout\,
	dataf => \Processor|path|MuxAddr|ALT_INV_q[13]~13_combout\,
	combout => \InputCtrl|Equal0~3_combout\);

-- Location: LABCELL_X7_Y3_N27
\InputCtrl|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputCtrl|Equal0~4_combout\ = ( \Processor|path|MuxAddr|q[15]~15_combout\ & ( (\InputCtrl|Equal0~2_combout\ & \InputCtrl|Equal0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \InputCtrl|ALT_INV_Equal0~2_combout\,
	datac => \InputCtrl|ALT_INV_Equal0~3_combout\,
	dataf => \Processor|path|MuxAddr|ALT_INV_q[15]~15_combout\,
	combout => \InputCtrl|Equal0~4_combout\);

-- Location: LABCELL_X6_Y3_N42
\SelInput|q[6]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \SelInput|q[6]~10_combout\ = ( \ram|altsyncram_component|auto_generated|altsyncram1|q_a\(6) & ( \rom|altsyncram_component|auto_generated|altsyncram1|q_a\(6) & ( (!\InputCtrl|Equal0~4_combout\) # ((\Processor|path|MuxAddr|q[0]~0_combout\ & 
-- ((!\Processor|path|MuxAddr|q[15]~15_combout\) # (\SW[6]~input_o\)))) ) ) ) # ( !\ram|altsyncram_component|auto_generated|altsyncram1|q_a\(6) & ( \rom|altsyncram_component|auto_generated|altsyncram1|q_a\(6) & ( (!\InputCtrl|Equal0~4_combout\ & 
-- (((!\Processor|path|MuxAddr|q[15]~15_combout\)))) # (\InputCtrl|Equal0~4_combout\ & (\Processor|path|MuxAddr|q[0]~0_combout\ & ((!\Processor|path|MuxAddr|q[15]~15_combout\) # (\SW[6]~input_o\)))) ) ) ) # ( 
-- \ram|altsyncram_component|auto_generated|altsyncram1|q_a\(6) & ( !\rom|altsyncram_component|auto_generated|altsyncram1|q_a\(6) & ( (\Processor|path|MuxAddr|q[15]~15_combout\ & ((!\InputCtrl|Equal0~4_combout\) # ((\SW[6]~input_o\ & 
-- \Processor|path|MuxAddr|q[0]~0_combout\)))) ) ) ) # ( !\ram|altsyncram_component|auto_generated|altsyncram1|q_a\(6) & ( !\rom|altsyncram_component|auto_generated|altsyncram1|q_a\(6) & ( (\SW[6]~input_o\ & (\Processor|path|MuxAddr|q[0]~0_combout\ & 
-- (\Processor|path|MuxAddr|q[15]~15_combout\ & \InputCtrl|Equal0~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000011110000000111110000001100011111111100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[6]~input_o\,
	datab => \Processor|path|MuxAddr|ALT_INV_q[0]~0_combout\,
	datac => \Processor|path|MuxAddr|ALT_INV_q[15]~15_combout\,
	datad => \InputCtrl|ALT_INV_Equal0~4_combout\,
	datae => \ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(6),
	dataf => \rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(6),
	combout => \SelInput|q[6]~10_combout\);

-- Location: FF_X12_Y4_N50
\Processor|path|IX|RegL|Generate_Registers:6:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[6]~10_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|IX|RegL|Generate_Registers:5:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IX|RegL|Generate_Registers:6:dffi|q~q\);

-- Location: LABCELL_X12_Y4_N48
\Processor|path|MuxAddr|q[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxAddr|q[6]~6_combout\ = ( \Processor|path|IX|RegL|Generate_Registers:6:dffi|q~q\ & ( \Processor|path|IP|reg|Generate_Registers:6:dffi|q~q\ ) ) # ( !\Processor|path|IX|RegL|Generate_Registers:6:dffi|q~q\ & ( 
-- \Processor|path|IP|reg|Generate_Registers:6:dffi|q~q\ & ( (\Processor|ctrl|selMuxAddr~0_combout\ & ((!\Processor|ctrl|JCextE|jc3|dff1|q~q\) # ((\Processor|ctrl|JCextE|jc1|dff1|q~q\ & !\Processor|ctrl|JCextE|jc2|dff1|q~q\)))) ) ) ) # ( 
-- \Processor|path|IX|RegL|Generate_Registers:6:dffi|q~q\ & ( !\Processor|path|IP|reg|Generate_Registers:6:dffi|q~q\ & ( (!\Processor|ctrl|selMuxAddr~0_combout\) # ((\Processor|ctrl|JCextE|jc3|dff1|q~q\ & ((!\Processor|ctrl|JCextE|jc1|dff1|q~q\) # 
-- (\Processor|ctrl|JCextE|jc2|dff1|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111001101110100100011001000101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|JCextE|jc3|dff1|ALT_INV_q~q\,
	datab => \Processor|ctrl|ALT_INV_selMuxAddr~0_combout\,
	datac => \Processor|ctrl|JCextE|jc1|dff1|ALT_INV_q~q\,
	datad => \Processor|ctrl|JCextE|jc2|dff1|ALT_INV_q~q\,
	datae => \Processor|path|IX|RegL|Generate_Registers:6:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IP|reg|Generate_Registers:6:dffi|ALT_INV_q~q\,
	combout => \Processor|path|MuxAddr|q[6]~6_combout\);

-- Location: LABCELL_X14_Y4_N15
\InputCtrl|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputCtrl|Equal0~0_combout\ = ( \Processor|path|MuxAddr|q[3]~3_combout\ & ( \Processor|path|MuxAddr|q[1]~1_combout\ & ( (\Processor|path|MuxAddr|q[2]~2_combout\ & \Processor|path|MuxAddr|q[4]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|MuxAddr|ALT_INV_q[2]~2_combout\,
	datad => \Processor|path|MuxAddr|ALT_INV_q[4]~4_combout\,
	datae => \Processor|path|MuxAddr|ALT_INV_q[3]~3_combout\,
	dataf => \Processor|path|MuxAddr|ALT_INV_q[1]~1_combout\,
	combout => \InputCtrl|Equal0~0_combout\);

-- Location: LABCELL_X14_Y4_N33
\InputCtrl|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputCtrl|Equal0~1_combout\ = ( \InputCtrl|Equal0~0_combout\ & ( (\Processor|path|MuxAddr|q[6]~6_combout\ & (\Processor|path|MuxAddr|q[7]~7_combout\ & (\Processor|path|MuxAddr|q[5]~5_combout\ & \Processor|path|MuxAddr|q[8]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|MuxAddr|ALT_INV_q[6]~6_combout\,
	datab => \Processor|path|MuxAddr|ALT_INV_q[7]~7_combout\,
	datac => \Processor|path|MuxAddr|ALT_INV_q[5]~5_combout\,
	datad => \Processor|path|MuxAddr|ALT_INV_q[8]~8_combout\,
	dataf => \InputCtrl|ALT_INV_Equal0~0_combout\,
	combout => \InputCtrl|Equal0~1_combout\);

-- Location: FF_X12_Y4_N17
\Processor|path|IX|RegH|Generate_Registers:2:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[2]~5_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|IX|RegH|Generate_Registers:5:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IX|RegH|Generate_Registers:2:dffi|q~q\);

-- Location: LABCELL_X12_Y4_N15
\Processor|path|MuxAddr|q[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxAddr|q[10]~10_combout\ = ( \Processor|path|IX|RegH|Generate_Registers:2:dffi|q~q\ & ( \Processor|path|IP|reg|Generate_Registers:10:dffi|q~q\ ) ) # ( !\Processor|path|IX|RegH|Generate_Registers:2:dffi|q~q\ & ( 
-- \Processor|path|IP|reg|Generate_Registers:10:dffi|q~q\ & ( (\Processor|ctrl|selMuxAddr~0_combout\ & ((!\Processor|ctrl|JCextE|jc3|dff1|q~q\) # ((!\Processor|ctrl|JCextE|jc2|dff1|q~q\ & \Processor|ctrl|JCextE|jc1|dff1|q~q\)))) ) ) ) # ( 
-- \Processor|path|IX|RegH|Generate_Registers:2:dffi|q~q\ & ( !\Processor|path|IP|reg|Generate_Registers:10:dffi|q~q\ & ( (!\Processor|ctrl|selMuxAddr~0_combout\) # ((\Processor|ctrl|JCextE|jc3|dff1|q~q\ & ((!\Processor|ctrl|JCextE|jc1|dff1|q~q\) # 
-- (\Processor|ctrl|JCextE|jc2|dff1|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111011100110100100010001100101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|JCextE|jc3|dff1|ALT_INV_q~q\,
	datab => \Processor|ctrl|ALT_INV_selMuxAddr~0_combout\,
	datac => \Processor|ctrl|JCextE|jc2|dff1|ALT_INV_q~q\,
	datad => \Processor|ctrl|JCextE|jc1|dff1|ALT_INV_q~q\,
	datae => \Processor|path|IX|RegH|Generate_Registers:2:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IP|reg|Generate_Registers:10:dffi|ALT_INV_q~q\,
	combout => \Processor|path|MuxAddr|q[10]~10_combout\);

-- Location: FF_X12_Y4_N35
\Processor|path|IX|RegH|Generate_Registers:4:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[4]~8_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|IX|RegH|Generate_Registers:5:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IX|RegH|Generate_Registers:4:dffi|q~q\);

-- Location: LABCELL_X12_Y4_N33
\Processor|path|MuxAddr|q[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxAddr|q[12]~12_combout\ = ( \Processor|path|IX|RegH|Generate_Registers:4:dffi|q~q\ & ( \Processor|path|IP|reg|Generate_Registers:12:dffi|q~q\ ) ) # ( !\Processor|path|IX|RegH|Generate_Registers:4:dffi|q~q\ & ( 
-- \Processor|path|IP|reg|Generate_Registers:12:dffi|q~q\ & ( (\Processor|ctrl|selMuxAddr~0_combout\ & ((!\Processor|ctrl|JCextE|jc3|dff1|q~q\) # ((!\Processor|ctrl|JCextE|jc2|dff1|q~q\ & \Processor|ctrl|JCextE|jc1|dff1|q~q\)))) ) ) ) # ( 
-- \Processor|path|IX|RegH|Generate_Registers:4:dffi|q~q\ & ( !\Processor|path|IP|reg|Generate_Registers:12:dffi|q~q\ & ( (!\Processor|ctrl|selMuxAddr~0_combout\) # ((\Processor|ctrl|JCextE|jc3|dff1|q~q\ & ((!\Processor|ctrl|JCextE|jc1|dff1|q~q\) # 
-- (\Processor|ctrl|JCextE|jc2|dff1|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111011100110100100010001100101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|JCextE|jc3|dff1|ALT_INV_q~q\,
	datab => \Processor|ctrl|ALT_INV_selMuxAddr~0_combout\,
	datac => \Processor|ctrl|JCextE|jc2|dff1|ALT_INV_q~q\,
	datad => \Processor|ctrl|JCextE|jc1|dff1|ALT_INV_q~q\,
	datae => \Processor|path|IX|RegH|Generate_Registers:4:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IP|reg|Generate_Registers:12:dffi|ALT_INV_q~q\,
	combout => \Processor|path|MuxAddr|q[12]~12_combout\);

-- Location: FF_X12_Y4_N32
\Processor|path|IX|RegH|Generate_Registers:3:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[3]~7_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|IX|RegH|Generate_Registers:5:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IX|RegH|Generate_Registers:3:dffi|q~q\);

-- Location: LABCELL_X12_Y4_N30
\Processor|path|MuxAddr|q[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxAddr|q[11]~11_combout\ = ( \Processor|path|IX|RegH|Generate_Registers:3:dffi|q~q\ & ( \Processor|path|IP|reg|Generate_Registers:11:dffi|q~q\ ) ) # ( !\Processor|path|IX|RegH|Generate_Registers:3:dffi|q~q\ & ( 
-- \Processor|path|IP|reg|Generate_Registers:11:dffi|q~q\ & ( (\Processor|ctrl|selMuxAddr~0_combout\ & ((!\Processor|ctrl|JCextE|jc3|dff1|q~q\) # ((\Processor|ctrl|JCextE|jc1|dff1|q~q\ & !\Processor|ctrl|JCextE|jc2|dff1|q~q\)))) ) ) ) # ( 
-- \Processor|path|IX|RegH|Generate_Registers:3:dffi|q~q\ & ( !\Processor|path|IP|reg|Generate_Registers:11:dffi|q~q\ & ( (!\Processor|ctrl|selMuxAddr~0_combout\) # ((\Processor|ctrl|JCextE|jc3|dff1|q~q\ & ((!\Processor|ctrl|JCextE|jc1|dff1|q~q\) # 
-- (\Processor|ctrl|JCextE|jc2|dff1|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111001101110100100011001000101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|JCextE|jc3|dff1|ALT_INV_q~q\,
	datab => \Processor|ctrl|ALT_INV_selMuxAddr~0_combout\,
	datac => \Processor|ctrl|JCextE|jc1|dff1|ALT_INV_q~q\,
	datad => \Processor|ctrl|JCextE|jc2|dff1|ALT_INV_q~q\,
	datae => \Processor|path|IX|RegH|Generate_Registers:3:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IP|reg|Generate_Registers:11:dffi|ALT_INV_q~q\,
	combout => \Processor|path|MuxAddr|q[11]~11_combout\);

-- Location: LABCELL_X14_Y4_N21
\InputCtrl|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \InputCtrl|Equal0~2_combout\ = ( \Processor|path|MuxAddr|q[11]~11_combout\ & ( (\InputCtrl|Equal0~1_combout\ & (\Processor|path|MuxAddr|q[10]~10_combout\ & (\Processor|path|MuxAddr|q[9]~9_combout\ & \Processor|path|MuxAddr|q[12]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \InputCtrl|ALT_INV_Equal0~1_combout\,
	datab => \Processor|path|MuxAddr|ALT_INV_q[10]~10_combout\,
	datac => \Processor|path|MuxAddr|ALT_INV_q[9]~9_combout\,
	datad => \Processor|path|MuxAddr|ALT_INV_q[12]~12_combout\,
	datae => \Processor|path|MuxAddr|ALT_INV_q[11]~11_combout\,
	combout => \InputCtrl|Equal0~2_combout\);

-- Location: FF_X7_Y3_N31
\keyenc|keyout_buf[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \keyenc|keyin_buf\(0),
	clrn => \RESET_N~input_o\,
	sload => VCC,
	ena => \keyenc|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \keyenc|keyout_buf\(0));

-- Location: LABCELL_X7_Y3_N0
\SelInput|q[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SelInput|q[0]~0_combout\ = ( \Processor|path|MuxAddr|q[15]~15_combout\ & ( (!\InputCtrl|Equal0~2_combout\ & (((\ram|altsyncram_component|auto_generated|altsyncram1|q_a\(0))))) # (\InputCtrl|Equal0~2_combout\ & ((!\InputCtrl|Equal0~3_combout\ & 
-- ((\ram|altsyncram_component|auto_generated|altsyncram1|q_a\(0)))) # (\InputCtrl|Equal0~3_combout\ & (!\keyenc|keyout_buf\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000111111100001000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \InputCtrl|ALT_INV_Equal0~2_combout\,
	datab => \InputCtrl|ALT_INV_Equal0~3_combout\,
	datac => \keyenc|ALT_INV_keyout_buf\(0),
	datad => \ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(0),
	dataf => \Processor|path|MuxAddr|ALT_INV_q[15]~15_combout\,
	combout => \SelInput|q[0]~0_combout\);

-- Location: IOIBUF_X33_Y0_N41
\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: LABCELL_X6_Y3_N36
\SelInput|q[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SelInput|q[0]~1_combout\ = ( \Processor|path|MuxAddr|q[15]~15_combout\ & ( \rom|altsyncram_component|auto_generated|altsyncram1|q_a\(0) & ( (!\InputCtrl|Equal0~4_combout\ & (\SelInput|q[0]~0_combout\)) # (\InputCtrl|Equal0~4_combout\ & 
-- ((!\Processor|path|MuxAddr|q[0]~0_combout\ & (\SelInput|q[0]~0_combout\)) # (\Processor|path|MuxAddr|q[0]~0_combout\ & ((\SW[0]~input_o\))))) ) ) ) # ( !\Processor|path|MuxAddr|q[15]~15_combout\ & ( 
-- \rom|altsyncram_component|auto_generated|altsyncram1|q_a\(0) & ( (!\InputCtrl|Equal0~4_combout\) # ((!\Processor|path|MuxAddr|q[0]~0_combout\) # (\SW[0]~input_o\)) ) ) ) # ( \Processor|path|MuxAddr|q[15]~15_combout\ & ( 
-- !\rom|altsyncram_component|auto_generated|altsyncram1|q_a\(0) & ( (!\InputCtrl|Equal0~4_combout\ & (\SelInput|q[0]~0_combout\)) # (\InputCtrl|Equal0~4_combout\ & ((!\Processor|path|MuxAddr|q[0]~0_combout\ & (\SelInput|q[0]~0_combout\)) # 
-- (\Processor|path|MuxAddr|q[0]~0_combout\ & ((\SW[0]~input_o\))))) ) ) ) # ( !\Processor|path|MuxAddr|q[15]~15_combout\ & ( !\rom|altsyncram_component|auto_generated|altsyncram1|q_a\(0) & ( (!\InputCtrl|Equal0~4_combout\ & (\SelInput|q[0]~0_combout\)) # 
-- (\InputCtrl|Equal0~4_combout\ & ((!\Processor|path|MuxAddr|q[0]~0_combout\ & (\SelInput|q[0]~0_combout\)) # (\Processor|path|MuxAddr|q[0]~0_combout\ & ((\SW[0]~input_o\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101000111010101010100011111111111110011110101010101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SelInput|ALT_INV_q[0]~0_combout\,
	datab => \InputCtrl|ALT_INV_Equal0~4_combout\,
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \Processor|path|MuxAddr|ALT_INV_q[0]~0_combout\,
	datae => \Processor|path|MuxAddr|ALT_INV_q[15]~15_combout\,
	dataf => \rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(0),
	combout => \SelInput|q[0]~1_combout\);

-- Location: FF_X12_Y4_N26
\Processor|path|IX|RegL|Generate_Registers:0:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[0]~1_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|IX|RegL|Generate_Registers:5:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IX|RegL|Generate_Registers:0:dffi|q~q\);

-- Location: LABCELL_X12_Y4_N24
\Processor|path|MuxAddr|q[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxAddr|q[0]~0_combout\ = ( \Processor|path|IX|RegL|Generate_Registers:0:dffi|q~q\ & ( \Processor|path|IP|reg|Generate_Registers:0:dffi|q~q\ ) ) # ( !\Processor|path|IX|RegL|Generate_Registers:0:dffi|q~q\ & ( 
-- \Processor|path|IP|reg|Generate_Registers:0:dffi|q~q\ & ( (\Processor|ctrl|selMuxAddr~0_combout\ & ((!\Processor|ctrl|JCextE|jc3|dff1|q~q\) # ((\Processor|ctrl|JCextE|jc1|dff1|q~q\ & !\Processor|ctrl|JCextE|jc2|dff1|q~q\)))) ) ) ) # ( 
-- \Processor|path|IX|RegL|Generate_Registers:0:dffi|q~q\ & ( !\Processor|path|IP|reg|Generate_Registers:0:dffi|q~q\ & ( (!\Processor|ctrl|selMuxAddr~0_combout\) # ((\Processor|ctrl|JCextE|jc3|dff1|q~q\ & ((!\Processor|ctrl|JCextE|jc1|dff1|q~q\) # 
-- (\Processor|ctrl|JCextE|jc2|dff1|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000101100000000111101001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|JCextE|jc1|dff1|ALT_INV_q~q\,
	datab => \Processor|ctrl|JCextE|jc2|dff1|ALT_INV_q~q\,
	datac => \Processor|ctrl|JCextE|jc3|dff1|ALT_INV_q~q\,
	datad => \Processor|ctrl|ALT_INV_selMuxAddr~0_combout\,
	datae => \Processor|path|IX|RegL|Generate_Registers:0:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IP|reg|Generate_Registers:0:dffi|ALT_INV_q~q\,
	combout => \Processor|path|MuxAddr|q[0]~0_combout\);

-- Location: FF_X7_Y3_N53
\keyenc|keyout_buf[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \keyenc|keyin_buf\(3),
	clrn => \RESET_N~input_o\,
	sload => VCC,
	ena => \keyenc|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \keyenc|keyout_buf\(3));

-- Location: LABCELL_X7_Y3_N48
\SelInput|q[3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \SelInput|q[3]~6_combout\ = ( \keyenc|keyout_buf\(3) & ( (\ram|altsyncram_component|auto_generated|altsyncram1|q_a\(3) & (\Processor|path|MuxAddr|q[15]~15_combout\ & ((!\InputCtrl|Equal0~2_combout\) # (!\InputCtrl|Equal0~3_combout\)))) ) ) # ( 
-- !\keyenc|keyout_buf\(3) & ( (\Processor|path|MuxAddr|q[15]~15_combout\ & (((\InputCtrl|Equal0~2_combout\ & \InputCtrl|Equal0~3_combout\)) # (\ram|altsyncram_component|auto_generated|altsyncram1|q_a\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111000000000001111100000000000011100000000000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \InputCtrl|ALT_INV_Equal0~2_combout\,
	datab => \InputCtrl|ALT_INV_Equal0~3_combout\,
	datac => \ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(3),
	datad => \Processor|path|MuxAddr|ALT_INV_q[15]~15_combout\,
	dataf => \keyenc|ALT_INV_keyout_buf\(3),
	combout => \SelInput|q[3]~6_combout\);

-- Location: LABCELL_X7_Y3_N42
\SelInput|q[3]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \SelInput|q[3]~7_combout\ = ( \rom|altsyncram_component|auto_generated|altsyncram1|q_a\(3) & ( \Processor|path|MuxAddr|q[15]~15_combout\ & ( (!\Processor|path|MuxAddr|q[0]~0_combout\ & (((\SelInput|q[3]~6_combout\)))) # 
-- (\Processor|path|MuxAddr|q[0]~0_combout\ & ((!\InputCtrl|Equal0~4_combout\ & ((\SelInput|q[3]~6_combout\))) # (\InputCtrl|Equal0~4_combout\ & (\SW[3]~input_o\)))) ) ) ) # ( !\rom|altsyncram_component|auto_generated|altsyncram1|q_a\(3) & ( 
-- \Processor|path|MuxAddr|q[15]~15_combout\ & ( (!\Processor|path|MuxAddr|q[0]~0_combout\ & (((\SelInput|q[3]~6_combout\)))) # (\Processor|path|MuxAddr|q[0]~0_combout\ & ((!\InputCtrl|Equal0~4_combout\ & ((\SelInput|q[3]~6_combout\))) # 
-- (\InputCtrl|Equal0~4_combout\ & (\SW[3]~input_o\)))) ) ) ) # ( \rom|altsyncram_component|auto_generated|altsyncram1|q_a\(3) & ( !\Processor|path|MuxAddr|q[15]~15_combout\ & ( ((!\Processor|path|MuxAddr|q[0]~0_combout\) # (!\InputCtrl|Equal0~4_combout\)) # 
-- (\SW[3]~input_o\) ) ) ) # ( !\rom|altsyncram_component|auto_generated|altsyncram1|q_a\(3) & ( !\Processor|path|MuxAddr|q[15]~15_combout\ & ( (!\Processor|path|MuxAddr|q[0]~0_combout\ & (((\SelInput|q[3]~6_combout\)))) # 
-- (\Processor|path|MuxAddr|q[0]~0_combout\ & ((!\InputCtrl|Equal0~4_combout\ & ((\SelInput|q[3]~6_combout\))) # (\InputCtrl|Equal0~4_combout\ & (\SW[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011101111111111101110100001111000111010000111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \Processor|path|MuxAddr|ALT_INV_q[0]~0_combout\,
	datac => \SelInput|ALT_INV_q[3]~6_combout\,
	datad => \InputCtrl|ALT_INV_Equal0~4_combout\,
	datae => \rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(3),
	dataf => \Processor|path|MuxAddr|ALT_INV_q[15]~15_combout\,
	combout => \SelInput|q[3]~7_combout\);

-- Location: FF_X14_Y5_N47
\Processor|path|IR|Generate_Registers:3:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[3]~7_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|IR|Generate_Registers:7:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IR|Generate_Registers:3:dffi|q~q\);

-- Location: MLABCELL_X13_Y4_N9
\Processor|ctrl|JCextC|stop1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|JCextC|stop1~0_combout\ = ( \Processor|path|IR|Generate_Registers:2:dffi|q~q\ & ( \Processor|ctrl|JCextE|stop1~1_combout\ & ( (!\Processor|ctrl|JCextC|jc2|dff1|q~q\ & \Processor|ctrl|JCextC|jc1|dff1|q~q\) ) ) ) # ( 
-- !\Processor|path|IR|Generate_Registers:2:dffi|q~q\ & ( \Processor|ctrl|JCextE|stop1~1_combout\ & ( (!\Processor|ctrl|JCextC|jc2|dff1|q~q\ & ((!\Processor|path|IR|Generate_Registers:3:dffi|q~q\) # (\Processor|ctrl|JCextC|jc1|dff1|q~q\))) ) ) ) # ( 
-- \Processor|path|IR|Generate_Registers:2:dffi|q~q\ & ( !\Processor|ctrl|JCextE|stop1~1_combout\ & ( (!\Processor|ctrl|JCextC|jc2|dff1|q~q\ & \Processor|ctrl|JCextC|jc1|dff1|q~q\) ) ) ) # ( !\Processor|path|IR|Generate_Registers:2:dffi|q~q\ & ( 
-- !\Processor|ctrl|JCextE|stop1~1_combout\ & ( (!\Processor|ctrl|JCextC|jc2|dff1|q~q\ & \Processor|ctrl|JCextC|jc1|dff1|q~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000010100000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\,
	datac => \Processor|ctrl|JCextC|jc2|dff1|ALT_INV_q~q\,
	datad => \Processor|ctrl|JCextC|jc1|dff1|ALT_INV_q~q\,
	datae => \Processor|path|IR|Generate_Registers:2:dffi|ALT_INV_q~q\,
	dataf => \Processor|ctrl|JCextE|ALT_INV_stop1~1_combout\,
	combout => \Processor|ctrl|JCextC|stop1~0_combout\);

-- Location: FF_X13_Y4_N2
\Processor|ctrl|JCextC|jc1|dff1|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|ctrl|JCextC|stop1~0_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|ctrl|JCextC|jc1|dff1|q~q\);

-- Location: LABCELL_X12_Y4_N42
\Processor|ctrl|selMuxAddr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|selMuxAddr~0_combout\ = ( !\Processor|ctrl|JCextD|jc1|dff1|q~q\ & ( (!\Processor|ctrl|JCextC|jc1|dff1|q~q\ & (!\Processor|ctrl|JCextB|jc1|dff1|q~q\ & (!\Processor|ctrl|JCextC|jc2|dff1|q~q\ & !\Processor|ctrl|JCextD|jc2|dff1|q~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|JCextC|jc1|dff1|ALT_INV_q~q\,
	datab => \Processor|ctrl|JCextB|jc1|dff1|ALT_INV_q~q\,
	datac => \Processor|ctrl|JCextC|jc2|dff1|ALT_INV_q~q\,
	datad => \Processor|ctrl|JCextD|jc2|dff1|ALT_INV_q~q\,
	dataf => \Processor|ctrl|JCextD|jc1|dff1|ALT_INV_q~q\,
	combout => \Processor|ctrl|selMuxAddr~0_combout\);

-- Location: FF_X12_Y4_N14
\Processor|path|IX|RegH|Generate_Registers:7:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[7]~11_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|IX|RegH|Generate_Registers:5:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IX|RegH|Generate_Registers:7:dffi|q~q\);

-- Location: MLABCELL_X9_Y4_N18
\Processor|path|IP|adder|adder_generate:15:adderi|s\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|adder|adder_generate:15:adderi|s~combout\ = ( \Processor|path|IP|adder|adder_generate:11:adderi|c~0_combout\ & ( !\Processor|path|IP|reg|Generate_Registers:15:dffi|q~q\ $ (((!\Processor|path|IP|reg|Generate_Registers:14:dffi|q~q\) # 
-- ((!\Processor|path|IP|reg|Generate_Registers:13:dffi|q~q\) # (!\Processor|path|IP|reg|Generate_Registers:12:dffi|q~q\)))) ) ) # ( !\Processor|path|IP|adder|adder_generate:11:adderi|c~0_combout\ & ( \Processor|path|IP|reg|Generate_Registers:15:dffi|q~q\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000111100000111100011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IP|reg|Generate_Registers:14:dffi|ALT_INV_q~q\,
	datab => \Processor|path|IP|reg|Generate_Registers:13:dffi|ALT_INV_q~q\,
	datac => \Processor|path|IP|reg|Generate_Registers:15:dffi|ALT_INV_q~q\,
	datad => \Processor|path|IP|reg|Generate_Registers:12:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IP|adder|adder_generate:11:adderi|ALT_INV_c~0_combout\,
	combout => \Processor|path|IP|adder|adder_generate:15:adderi|s~combout\);

-- Location: MLABCELL_X9_Y4_N21
\Processor|path|IP|reg|Generate_Registers:15:dffi|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|IP|reg|Generate_Registers:15:dffi|q~feeder_combout\ = ( \Processor|path|IP|adder|adder_generate:15:adderi|s~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Processor|path|IP|adder|adder_generate:15:adderi|ALT_INV_s~combout\,
	combout => \Processor|path|IP|reg|Generate_Registers:15:dffi|q~feeder_combout\);

-- Location: LABCELL_X10_Y4_N15
\Processor|path|MB|RegH|Generate_Registers:7:dffi|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MB|RegH|Generate_Registers:7:dffi|q~feeder_combout\ = ( \SelInput|q[7]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \SelInput|ALT_INV_q[7]~11_combout\,
	combout => \Processor|path|MB|RegH|Generate_Registers:7:dffi|q~feeder_combout\);

-- Location: FF_X10_Y4_N17
\Processor|path|MB|RegH|Generate_Registers:7:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	d => \Processor|path|MB|RegH|Generate_Registers:7:dffi|q~feeder_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	ena => \Processor|path|MB|RegH|Generate_Registers:7:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|MB|RegH|Generate_Registers:7:dffi|q~q\);

-- Location: FF_X9_Y4_N23
\Processor|path|IP|reg|Generate_Registers:15:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	d => \Processor|path|IP|reg|Generate_Registers:15:dffi|q~feeder_combout\,
	asdata => \Processor|path|MB|RegH|Generate_Registers:7:dffi|q~q\,
	sclr => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~0_combout\,
	sload => \Processor|ctrl|loadIP~0_combout\,
	ena => \Processor|path|IP|reg|Generate_Registers:6:dffi|q~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IP|reg|Generate_Registers:15:dffi|q~q\);

-- Location: LABCELL_X12_Y4_N12
\Processor|path|MuxAddr|q[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxAddr|q[15]~15_combout\ = ( \Processor|path|IX|RegH|Generate_Registers:7:dffi|q~q\ & ( \Processor|path|IP|reg|Generate_Registers:15:dffi|q~q\ ) ) # ( !\Processor|path|IX|RegH|Generate_Registers:7:dffi|q~q\ & ( 
-- \Processor|path|IP|reg|Generate_Registers:15:dffi|q~q\ & ( (\Processor|ctrl|selMuxAddr~0_combout\ & ((!\Processor|ctrl|JCextE|jc3|dff1|q~q\) # ((\Processor|ctrl|JCextE|jc1|dff1|q~q\ & !\Processor|ctrl|JCextE|jc2|dff1|q~q\)))) ) ) ) # ( 
-- \Processor|path|IX|RegH|Generate_Registers:7:dffi|q~q\ & ( !\Processor|path|IP|reg|Generate_Registers:15:dffi|q~q\ & ( (!\Processor|ctrl|selMuxAddr~0_combout\) # ((\Processor|ctrl|JCextE|jc3|dff1|q~q\ & ((!\Processor|ctrl|JCextE|jc1|dff1|q~q\) # 
-- (\Processor|ctrl|JCextE|jc2|dff1|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111001101110100100011001000101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|JCextE|jc3|dff1|ALT_INV_q~q\,
	datab => \Processor|ctrl|ALT_INV_selMuxAddr~0_combout\,
	datac => \Processor|ctrl|JCextE|jc1|dff1|ALT_INV_q~q\,
	datad => \Processor|ctrl|JCextE|jc2|dff1|ALT_INV_q~q\,
	datae => \Processor|path|IX|RegH|Generate_Registers:7:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IP|reg|Generate_Registers:15:dffi|ALT_INV_q~q\,
	combout => \Processor|path|MuxAddr|q[15]~15_combout\);

-- Location: IOIBUF_X34_Y0_N35
\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: LABCELL_X14_Y4_N57
\SelInput|q[7]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \SelInput|q[7]~11_combout\ = ( \Processor|path|MuxAddr|q[0]~0_combout\ & ( \ram|altsyncram_component|auto_generated|altsyncram1|q_a\(7) & ( (!\Processor|path|MuxAddr|q[15]~15_combout\ & (((\rom|altsyncram_component|auto_generated|altsyncram1|q_a\(7))))) # 
-- (\Processor|path|MuxAddr|q[15]~15_combout\ & ((!\InputCtrl|Equal0~4_combout\) # ((\SW[7]~input_o\)))) ) ) ) # ( !\Processor|path|MuxAddr|q[0]~0_combout\ & ( \ram|altsyncram_component|auto_generated|altsyncram1|q_a\(7) & ( (!\InputCtrl|Equal0~4_combout\ & 
-- ((\rom|altsyncram_component|auto_generated|altsyncram1|q_a\(7)) # (\Processor|path|MuxAddr|q[15]~15_combout\))) ) ) ) # ( \Processor|path|MuxAddr|q[0]~0_combout\ & ( !\ram|altsyncram_component|auto_generated|altsyncram1|q_a\(7) & ( 
-- (!\Processor|path|MuxAddr|q[15]~15_combout\ & (((\rom|altsyncram_component|auto_generated|altsyncram1|q_a\(7))))) # (\Processor|path|MuxAddr|q[15]~15_combout\ & (\InputCtrl|Equal0~4_combout\ & (\SW[7]~input_o\))) ) ) ) # ( 
-- !\Processor|path|MuxAddr|q[0]~0_combout\ & ( !\ram|altsyncram_component|auto_generated|altsyncram1|q_a\(7) & ( (!\Processor|path|MuxAddr|q[15]~15_combout\ & (!\InputCtrl|Equal0~4_combout\ & \rom|altsyncram_component|auto_generated|altsyncram1|q_a\(7))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000011010101101000100110011000100010111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|MuxAddr|ALT_INV_q[15]~15_combout\,
	datab => \InputCtrl|ALT_INV_Equal0~4_combout\,
	datac => \ALT_INV_SW[7]~input_o\,
	datad => \rom|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(7),
	datae => \Processor|path|MuxAddr|ALT_INV_q[0]~0_combout\,
	dataf => \ram|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(7),
	combout => \SelInput|q[7]~11_combout\);

-- Location: FF_X14_Y5_N41
\Processor|path|IR|Generate_Registers:7:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[7]~11_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|IR|Generate_Registers:7:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IR|Generate_Registers:7:dffi|q~q\);

-- Location: LABCELL_X14_Y5_N51
\Processor|ctrl|loadhIX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|loadhIX~0_combout\ = ( \Processor|path|IR|Generate_Registers:6:dffi|q~q\ & ( (\Processor|path|IR|Generate_Registers:7:dffi|q~q\ & (!\Processor|path|IR|Generate_Registers:1:dffi|q~q\ & \Processor|path|IR|Generate_Registers:4:dffi|q~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|IR|Generate_Registers:7:dffi|ALT_INV_q~q\,
	datac => \Processor|path|IR|Generate_Registers:1:dffi|ALT_INV_q~q\,
	datad => \Processor|path|IR|Generate_Registers:4:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IR|Generate_Registers:6:dffi|ALT_INV_q~q\,
	combout => \Processor|ctrl|loadhIX~0_combout\);

-- Location: MLABCELL_X13_Y5_N3
\Processor|ctrl|JCextE|stop1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|JCextE|stop1~1_combout\ = ( \Processor|ctrl|JCintB|jc2|dff1|q~q\ & ( (\Processor|ctrl|loadhIX~0_combout\ & (!\Processor|path|IR|Generate_Registers:0:dffi|q~q\ & (\Processor|path|IR|Generate_Registers:5:dffi|q~q\ & 
-- !\Processor|ctrl|JCintB|jc1|dff1|q~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|ALT_INV_loadhIX~0_combout\,
	datab => \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\,
	datac => \Processor|path|IR|Generate_Registers:5:dffi|ALT_INV_q~q\,
	datad => \Processor|ctrl|JCintB|jc1|dff1|ALT_INV_q~q\,
	dataf => \Processor|ctrl|JCintB|jc2|dff1|ALT_INV_q~q\,
	combout => \Processor|ctrl|JCextE|stop1~1_combout\);

-- Location: MLABCELL_X13_Y4_N57
\Processor|ctrl|JCextE|stop1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|ctrl|JCextE|stop1~2_combout\ = ( \Processor|ctrl|JCextE|stop1~0_combout\ & ( (!\Processor|ctrl|JCextE|jc3|dff1|q~q\ & ((\Processor|ctrl|JCextE|stop1~1_combout\) # (\Processor|ctrl|JCextE|jc1|dff1|q~q\))) ) ) # ( 
-- !\Processor|ctrl|JCextE|stop1~0_combout\ & ( (!\Processor|ctrl|JCextE|jc3|dff1|q~q\ & \Processor|ctrl|JCextE|jc1|dff1|q~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|ctrl|JCextE|jc3|dff1|ALT_INV_q~q\,
	datac => \Processor|ctrl|JCextE|jc1|dff1|ALT_INV_q~q\,
	datad => \Processor|ctrl|JCextE|ALT_INV_stop1~1_combout\,
	dataf => \Processor|ctrl|JCextE|ALT_INV_stop1~0_combout\,
	combout => \Processor|ctrl|JCextE|stop1~2_combout\);

-- Location: FF_X13_Y4_N8
\Processor|ctrl|JCextE|jc1|dff1|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|ctrl|JCextE|stop1~2_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|ctrl|JCextE|jc1|dff1|q~q\);

-- Location: FF_X12_Y4_N47
\Processor|ctrl|JCextE|jc2|dff1|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|ctrl|JCextE|jc1|dff1|q~q\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|ctrl|JCextE|jc2|dff1|q~q\);

-- Location: FF_X13_Y4_N41
\Processor|ctrl|JCextE|jc3|dff1|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \Processor|ctrl|JCextE|jc2|dff1|q~q\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|ctrl|JCextE|jc3|dff1|q~q\);

-- Location: FF_X12_Y4_N2
\Processor|path|IX|RegL|Generate_Registers:2:dffi|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLKD|tmp~q\,
	asdata => \SelInput|q[2]~5_combout\,
	sclr => \ALT_INV_RESET_N~input_o\,
	sload => VCC,
	ena => \Processor|path|IX|RegL|Generate_Registers:5:dffi|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Processor|path|IX|RegL|Generate_Registers:2:dffi|q~q\);

-- Location: LABCELL_X12_Y4_N0
\Processor|path|MuxAddr|q[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Processor|path|MuxAddr|q[2]~2_combout\ = ( \Processor|path|IX|RegL|Generate_Registers:2:dffi|q~q\ & ( \Processor|path|IP|reg|Generate_Registers:2:dffi|q~q\ ) ) # ( !\Processor|path|IX|RegL|Generate_Registers:2:dffi|q~q\ & ( 
-- \Processor|path|IP|reg|Generate_Registers:2:dffi|q~q\ & ( (\Processor|ctrl|selMuxAddr~0_combout\ & ((!\Processor|ctrl|JCextE|jc3|dff1|q~q\) # ((\Processor|ctrl|JCextE|jc1|dff1|q~q\ & !\Processor|ctrl|JCextE|jc2|dff1|q~q\)))) ) ) ) # ( 
-- \Processor|path|IX|RegL|Generate_Registers:2:dffi|q~q\ & ( !\Processor|path|IP|reg|Generate_Registers:2:dffi|q~q\ & ( (!\Processor|ctrl|selMuxAddr~0_combout\) # ((\Processor|ctrl|JCextE|jc3|dff1|q~q\ & ((!\Processor|ctrl|JCextE|jc1|dff1|q~q\) # 
-- (\Processor|ctrl|JCextE|jc2|dff1|q~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111001101110100100011001000101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|ctrl|JCextE|jc3|dff1|ALT_INV_q~q\,
	datab => \Processor|ctrl|ALT_INV_selMuxAddr~0_combout\,
	datac => \Processor|ctrl|JCextE|jc1|dff1|ALT_INV_q~q\,
	datad => \Processor|ctrl|JCextE|jc2|dff1|ALT_INV_q~q\,
	datae => \Processor|path|IX|RegL|Generate_Registers:2:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|IP|reg|Generate_Registers:2:dffi|ALT_INV_q~q\,
	combout => \Processor|path|MuxAddr|q[2]~2_combout\);

-- Location: LABCELL_X14_Y6_N6
\SelOutput|q[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SelOutput|q[2]~2_combout\ = ( \Processor|path|MuxDOut|q[2]~3_combout\ & ( (!\SW[8]~input_o\ & ((!\SW[9]~input_o\ & (\Processor|path|MuxAddr|q[2]~2_combout\)) # (\SW[9]~input_o\ & ((\Processor|path|RegB|Generate_Registers:2:dffi|q~q\))))) # 
-- (\SW[8]~input_o\ & (!\SW[9]~input_o\)) ) ) # ( !\Processor|path|MuxDOut|q[2]~3_combout\ & ( (!\SW[8]~input_o\ & ((!\SW[9]~input_o\ & (\Processor|path|MuxAddr|q[2]~2_combout\)) # (\SW[9]~input_o\ & ((\Processor|path|RegB|Generate_Registers:2:dffi|q~q\))))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001001100011011100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[8]~input_o\,
	datab => \ALT_INV_SW[9]~input_o\,
	datac => \Processor|path|MuxAddr|ALT_INV_q[2]~2_combout\,
	datad => \Processor|path|RegB|Generate_Registers:2:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|MuxDOut|ALT_INV_q[2]~3_combout\,
	combout => \SelOutput|q[2]~2_combout\);

-- Location: LABCELL_X14_Y6_N9
\SelOutput|q[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \SelOutput|q[3]~3_combout\ = ( \Processor|path|MuxDOut|q[3]~4_combout\ & ( (!\SW[8]~input_o\ & ((!\SW[9]~input_o\ & (\Processor|path|MuxAddr|q[3]~3_combout\)) # (\SW[9]~input_o\ & ((\Processor|path|RegB|Generate_Registers:3:dffi|q~q\))))) # 
-- (\SW[8]~input_o\ & (!\SW[9]~input_o\)) ) ) # ( !\Processor|path|MuxDOut|q[3]~4_combout\ & ( (!\SW[8]~input_o\ & ((!\SW[9]~input_o\ & (\Processor|path|MuxAddr|q[3]~3_combout\)) # (\SW[9]~input_o\ & ((\Processor|path|RegB|Generate_Registers:3:dffi|q~q\))))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001001100011011100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[8]~input_o\,
	datab => \ALT_INV_SW[9]~input_o\,
	datac => \Processor|path|MuxAddr|ALT_INV_q[3]~3_combout\,
	datad => \Processor|path|RegB|Generate_Registers:3:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|MuxDOut|ALT_INV_q[3]~4_combout\,
	combout => \SelOutput|q[3]~3_combout\);

-- Location: LABCELL_X14_Y6_N54
\SelOutput|q[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SelOutput|q[1]~1_combout\ = ( \Processor|path|MuxDOut|q[1]~2_combout\ & ( (!\SW[8]~input_o\ & ((!\SW[9]~input_o\ & (\Processor|path|MuxAddr|q[1]~1_combout\)) # (\SW[9]~input_o\ & ((\Processor|path|RegB|Generate_Registers:1:dffi|q~q\))))) # 
-- (\SW[8]~input_o\ & (!\SW[9]~input_o\)) ) ) # ( !\Processor|path|MuxDOut|q[1]~2_combout\ & ( (!\SW[8]~input_o\ & ((!\SW[9]~input_o\ & (\Processor|path|MuxAddr|q[1]~1_combout\)) # (\SW[9]~input_o\ & ((\Processor|path|RegB|Generate_Registers:1:dffi|q~q\))))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001001100011011100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[8]~input_o\,
	datab => \ALT_INV_SW[9]~input_o\,
	datac => \Processor|path|MuxAddr|ALT_INV_q[1]~1_combout\,
	datad => \Processor|path|RegB|Generate_Registers:1:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|MuxDOut|ALT_INV_q[1]~2_combout\,
	combout => \SelOutput|q[1]~1_combout\);

-- Location: LABCELL_X14_Y6_N57
\SelOutput|q[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SelOutput|q[0]~0_combout\ = ( \Processor|path|MuxDOut|q[0]~1_combout\ & ( (!\SW[8]~input_o\ & ((!\SW[9]~input_o\ & (\Processor|path|MuxAddr|q[0]~0_combout\)) # (\SW[9]~input_o\ & ((\Processor|path|RegB|Generate_Registers:0:dffi|q~q\))))) # 
-- (\SW[8]~input_o\ & (!\SW[9]~input_o\)) ) ) # ( !\Processor|path|MuxDOut|q[0]~1_combout\ & ( (!\SW[8]~input_o\ & ((!\SW[9]~input_o\ & (\Processor|path|MuxAddr|q[0]~0_combout\)) # (\SW[9]~input_o\ & ((\Processor|path|RegB|Generate_Registers:0:dffi|q~q\))))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001001100011011100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[8]~input_o\,
	datab => \ALT_INV_SW[9]~input_o\,
	datac => \Processor|path|MuxAddr|ALT_INV_q[0]~0_combout\,
	datad => \Processor|path|RegB|Generate_Registers:0:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|MuxDOut|ALT_INV_q[0]~1_combout\,
	combout => \SelOutput|q[0]~0_combout\);

-- Location: LABCELL_X26_Y4_N3
\DecHEX0|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX0|Mux6~0_combout\ = ( \SelOutput|q[1]~1_combout\ & ( \SelOutput|q[0]~0_combout\ & ( (!\SelOutput|q[2]~2_combout\ & \SelOutput|q[3]~3_combout\) ) ) ) # ( !\SelOutput|q[1]~1_combout\ & ( \SelOutput|q[0]~0_combout\ & ( !\SelOutput|q[2]~2_combout\ $ 
-- (\SelOutput|q[3]~3_combout\) ) ) ) # ( !\SelOutput|q[1]~1_combout\ & ( !\SelOutput|q[0]~0_combout\ & ( \SelOutput|q[2]~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000011000011110000110000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \SelOutput|ALT_INV_q[2]~2_combout\,
	datac => \SelOutput|ALT_INV_q[3]~3_combout\,
	datae => \SelOutput|ALT_INV_q[1]~1_combout\,
	dataf => \SelOutput|ALT_INV_q[0]~0_combout\,
	combout => \DecHEX0|Mux6~0_combout\);

-- Location: LABCELL_X26_Y4_N54
\DecHEX0|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX0|Mux5~0_combout\ = ( \SelOutput|q[1]~1_combout\ & ( \SelOutput|q[3]~3_combout\ & ( (\SelOutput|q[0]~0_combout\) # (\SelOutput|q[2]~2_combout\) ) ) ) # ( !\SelOutput|q[1]~1_combout\ & ( \SelOutput|q[3]~3_combout\ & ( (\SelOutput|q[2]~2_combout\ & 
-- !\SelOutput|q[0]~0_combout\) ) ) ) # ( \SelOutput|q[1]~1_combout\ & ( !\SelOutput|q[3]~3_combout\ & ( (\SelOutput|q[2]~2_combout\ & !\SelOutput|q[0]~0_combout\) ) ) ) # ( !\SelOutput|q[1]~1_combout\ & ( !\SelOutput|q[3]~3_combout\ & ( 
-- (\SelOutput|q[2]~2_combout\ & \SelOutput|q[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011001100000011000000110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \SelOutput|ALT_INV_q[2]~2_combout\,
	datac => \SelOutput|ALT_INV_q[0]~0_combout\,
	datae => \SelOutput|ALT_INV_q[1]~1_combout\,
	dataf => \SelOutput|ALT_INV_q[3]~3_combout\,
	combout => \DecHEX0|Mux5~0_combout\);

-- Location: LABCELL_X26_Y4_N51
\DecHEX0|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX0|Mux4~0_combout\ = ( \SelOutput|q[1]~1_combout\ & ( \SelOutput|q[0]~0_combout\ & ( (\SelOutput|q[2]~2_combout\ & \SelOutput|q[3]~3_combout\) ) ) ) # ( \SelOutput|q[1]~1_combout\ & ( !\SelOutput|q[0]~0_combout\ & ( !\SelOutput|q[2]~2_combout\ $ 
-- (\SelOutput|q[3]~3_combout\) ) ) ) # ( !\SelOutput|q[1]~1_combout\ & ( !\SelOutput|q[0]~0_combout\ & ( (\SelOutput|q[2]~2_combout\ & \SelOutput|q[3]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110000111100001100000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \SelOutput|ALT_INV_q[2]~2_combout\,
	datac => \SelOutput|ALT_INV_q[3]~3_combout\,
	datae => \SelOutput|ALT_INV_q[1]~1_combout\,
	dataf => \SelOutput|ALT_INV_q[0]~0_combout\,
	combout => \DecHEX0|Mux4~0_combout\);

-- Location: LABCELL_X26_Y4_N6
\DecHEX0|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX0|Mux3~0_combout\ = ( \SelOutput|q[2]~2_combout\ & ( (!\SelOutput|q[0]~0_combout\ & (!\SelOutput|q[3]~3_combout\ & !\SelOutput|q[1]~1_combout\)) # (\SelOutput|q[0]~0_combout\ & ((\SelOutput|q[1]~1_combout\))) ) ) # ( !\SelOutput|q[2]~2_combout\ & ( 
-- (!\SelOutput|q[0]~0_combout\ & (\SelOutput|q[3]~3_combout\ & \SelOutput|q[1]~1_combout\)) # (\SelOutput|q[0]~0_combout\ & (!\SelOutput|q[3]~3_combout\ & !\SelOutput|q[1]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000100010010001000010001010001000010101011000100001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SelOutput|ALT_INV_q[0]~0_combout\,
	datab => \SelOutput|ALT_INV_q[3]~3_combout\,
	datad => \SelOutput|ALT_INV_q[1]~1_combout\,
	dataf => \SelOutput|ALT_INV_q[2]~2_combout\,
	combout => \DecHEX0|Mux3~0_combout\);

-- Location: LABCELL_X26_Y4_N9
\DecHEX0|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX0|Mux2~0_combout\ = ( \SelOutput|q[3]~3_combout\ & ( (\SelOutput|q[0]~0_combout\ & (!\SelOutput|q[2]~2_combout\ & !\SelOutput|q[1]~1_combout\)) ) ) # ( !\SelOutput|q[3]~3_combout\ & ( ((\SelOutput|q[2]~2_combout\ & !\SelOutput|q[1]~1_combout\)) # 
-- (\SelOutput|q[0]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101010101010111110101010101010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SelOutput|ALT_INV_q[0]~0_combout\,
	datac => \SelOutput|ALT_INV_q[2]~2_combout\,
	datad => \SelOutput|ALT_INV_q[1]~1_combout\,
	dataf => \SelOutput|ALT_INV_q[3]~3_combout\,
	combout => \DecHEX0|Mux2~0_combout\);

-- Location: LABCELL_X26_Y4_N36
\DecHEX0|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX0|Mux1~0_combout\ = ( \SelOutput|q[2]~2_combout\ & ( (\SelOutput|q[3]~3_combout\ & !\SelOutput|q[1]~1_combout\) ) ) # ( !\SelOutput|q[2]~2_combout\ & ( (!\SelOutput|q[3]~3_combout\ & ((\SelOutput|q[1]~1_combout\) # (\SelOutput|q[0]~0_combout\))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010011001100010001001100110000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SelOutput|ALT_INV_q[0]~0_combout\,
	datab => \SelOutput|ALT_INV_q[3]~3_combout\,
	datad => \SelOutput|ALT_INV_q[1]~1_combout\,
	dataf => \SelOutput|ALT_INV_q[2]~2_combout\,
	combout => \DecHEX0|Mux1~0_combout\);

-- Location: LABCELL_X26_Y4_N39
\DecHEX0|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX0|Mux0~0_combout\ = ( \SelOutput|q[3]~3_combout\ ) # ( !\SelOutput|q[3]~3_combout\ & ( (!\SelOutput|q[2]~2_combout\ & ((\SelOutput|q[1]~1_combout\))) # (\SelOutput|q[2]~2_combout\ & ((!\SelOutput|q[0]~0_combout\) # (!\SelOutput|q[1]~1_combout\))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111010000011111111101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SelOutput|ALT_INV_q[0]~0_combout\,
	datac => \SelOutput|ALT_INV_q[2]~2_combout\,
	datad => \SelOutput|ALT_INV_q[1]~1_combout\,
	dataf => \SelOutput|ALT_INV_q[3]~3_combout\,
	combout => \DecHEX0|Mux0~0_combout\);

-- Location: LABCELL_X17_Y6_N27
\SelOutput|q[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \SelOutput|q[4]~4_combout\ = ( \Processor|path|MuxAddr|q[4]~4_combout\ & ( (!\SW[9]~input_o\ & (((!\SW[8]~input_o\) # (\Processor|path|MuxDOut|q[4]~5_combout\)))) # (\SW[9]~input_o\ & (\Processor|path|RegB|Generate_Registers:4:dffi|q~q\ & 
-- ((!\SW[8]~input_o\)))) ) ) # ( !\Processor|path|MuxAddr|q[4]~4_combout\ & ( (!\SW[9]~input_o\ & (((\Processor|path|MuxDOut|q[4]~5_combout\ & \SW[8]~input_o\)))) # (\SW[9]~input_o\ & (\Processor|path|RegB|Generate_Registers:4:dffi|q~q\ & 
-- ((!\SW[8]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010000101010111011000010101011101100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[9]~input_o\,
	datab => \Processor|path|RegB|Generate_Registers:4:dffi|ALT_INV_q~q\,
	datac => \Processor|path|MuxDOut|ALT_INV_q[4]~5_combout\,
	datad => \ALT_INV_SW[8]~input_o\,
	dataf => \Processor|path|MuxAddr|ALT_INV_q[4]~4_combout\,
	combout => \SelOutput|q[4]~4_combout\);

-- Location: LABCELL_X17_Y6_N51
\SelOutput|q[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \SelOutput|q[6]~6_combout\ = ( \Processor|path|RegB|Generate_Registers:6:dffi|q~q\ & ( (!\SW[9]~input_o\ & ((!\SW[8]~input_o\ & ((\Processor|path|MuxAddr|q[6]~6_combout\))) # (\SW[8]~input_o\ & (\Processor|path|MuxDOut|q[6]~7_combout\)))) # 
-- (\SW[9]~input_o\ & (!\SW[8]~input_o\)) ) ) # ( !\Processor|path|RegB|Generate_Registers:6:dffi|q~q\ & ( (!\SW[9]~input_o\ & ((!\SW[8]~input_o\ & ((\Processor|path|MuxAddr|q[6]~6_combout\))) # (\SW[8]~input_o\ & (\Processor|path|MuxDOut|q[6]~7_combout\)))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[9]~input_o\,
	datab => \ALT_INV_SW[8]~input_o\,
	datac => \Processor|path|MuxDOut|ALT_INV_q[6]~7_combout\,
	datad => \Processor|path|MuxAddr|ALT_INV_q[6]~6_combout\,
	dataf => \Processor|path|RegB|Generate_Registers:6:dffi|ALT_INV_q~q\,
	combout => \SelOutput|q[6]~6_combout\);

-- Location: LABCELL_X17_Y6_N18
\SelOutput|q[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \SelOutput|q[5]~5_combout\ = ( \SW[9]~input_o\ & ( (\Processor|path|RegB|Generate_Registers:5:dffi|q~q\ & !\SW[8]~input_o\) ) ) # ( !\SW[9]~input_o\ & ( (!\SW[8]~input_o\ & (\Processor|path|MuxAddr|q[5]~5_combout\)) # (\SW[8]~input_o\ & 
-- ((\Processor|path|MuxDOut|q[5]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|RegB|Generate_Registers:5:dffi|ALT_INV_q~q\,
	datab => \ALT_INV_SW[8]~input_o\,
	datac => \Processor|path|MuxAddr|ALT_INV_q[5]~5_combout\,
	datad => \Processor|path|MuxDOut|ALT_INV_q[5]~6_combout\,
	dataf => \ALT_INV_SW[9]~input_o\,
	combout => \SelOutput|q[5]~5_combout\);

-- Location: LABCELL_X17_Y5_N27
\SelOutput|q[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \SelOutput|q[7]~7_combout\ = ( \Processor|path|MuxAddr|q[7]~7_combout\ & ( \SW[9]~input_o\ & ( (!\SW[8]~input_o\ & \Processor|path|RegB|Generate_Registers:7:dffi|q~q\) ) ) ) # ( !\Processor|path|MuxAddr|q[7]~7_combout\ & ( \SW[9]~input_o\ & ( 
-- (!\SW[8]~input_o\ & \Processor|path|RegB|Generate_Registers:7:dffi|q~q\) ) ) ) # ( \Processor|path|MuxAddr|q[7]~7_combout\ & ( !\SW[9]~input_o\ & ( (!\SW[8]~input_o\) # (\Processor|path|MuxDOut|q[7]~8_combout\) ) ) ) # ( 
-- !\Processor|path|MuxAddr|q[7]~7_combout\ & ( !\SW[9]~input_o\ & ( (\SW[8]~input_o\ & \Processor|path|MuxDOut|q[7]~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[8]~input_o\,
	datac => \Processor|path|RegB|Generate_Registers:7:dffi|ALT_INV_q~q\,
	datad => \Processor|path|MuxDOut|ALT_INV_q[7]~8_combout\,
	datae => \Processor|path|MuxAddr|ALT_INV_q[7]~7_combout\,
	dataf => \ALT_INV_SW[9]~input_o\,
	combout => \SelOutput|q[7]~7_combout\);

-- Location: LABCELL_X26_Y4_N45
\DecHEX1|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX1|Mux6~0_combout\ = ( \SelOutput|q[7]~7_combout\ & ( (!\SelOutput|q[6]~6_combout\ & (\SelOutput|q[4]~4_combout\ & \SelOutput|q[5]~5_combout\)) # (\SelOutput|q[6]~6_combout\ & ((!\SelOutput|q[5]~5_combout\))) ) ) # ( !\SelOutput|q[7]~7_combout\ & ( 
-- (!\SelOutput|q[5]~5_combout\ & (!\SelOutput|q[4]~4_combout\ $ (!\SelOutput|q[6]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000001100000011000000110000000110100001101000011010000110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SelOutput|ALT_INV_q[4]~4_combout\,
	datab => \SelOutput|ALT_INV_q[6]~6_combout\,
	datac => \SelOutput|ALT_INV_q[5]~5_combout\,
	dataf => \SelOutput|ALT_INV_q[7]~7_combout\,
	combout => \DecHEX1|Mux6~0_combout\);

-- Location: LABCELL_X26_Y4_N12
\DecHEX1|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX1|Mux5~0_combout\ = ( \SelOutput|q[5]~5_combout\ & ( (!\SelOutput|q[4]~4_combout\ & (\SelOutput|q[6]~6_combout\)) # (\SelOutput|q[4]~4_combout\ & ((\SelOutput|q[7]~7_combout\))) ) ) # ( !\SelOutput|q[5]~5_combout\ & ( (\SelOutput|q[6]~6_combout\ & 
-- (!\SelOutput|q[4]~4_combout\ $ (!\SelOutput|q[7]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010010000100100001001000100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SelOutput|ALT_INV_q[4]~4_combout\,
	datab => \SelOutput|ALT_INV_q[6]~6_combout\,
	datac => \SelOutput|ALT_INV_q[7]~7_combout\,
	dataf => \SelOutput|ALT_INV_q[5]~5_combout\,
	combout => \DecHEX1|Mux5~0_combout\);

-- Location: LABCELL_X26_Y4_N15
\DecHEX1|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX1|Mux4~0_combout\ = ( \SelOutput|q[7]~7_combout\ & ( (\SelOutput|q[6]~6_combout\ & ((!\SelOutput|q[4]~4_combout\) # (\SelOutput|q[5]~5_combout\))) ) ) # ( !\SelOutput|q[7]~7_combout\ & ( (!\SelOutput|q[4]~4_combout\ & (!\SelOutput|q[6]~6_combout\ & 
-- \SelOutput|q[5]~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000100011001000110010001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SelOutput|ALT_INV_q[4]~4_combout\,
	datab => \SelOutput|ALT_INV_q[6]~6_combout\,
	datac => \SelOutput|ALT_INV_q[5]~5_combout\,
	dataf => \SelOutput|ALT_INV_q[7]~7_combout\,
	combout => \DecHEX1|Mux4~0_combout\);

-- Location: LABCELL_X26_Y4_N18
\DecHEX1|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX1|Mux3~0_combout\ = ( \SelOutput|q[5]~5_combout\ & ( (!\SelOutput|q[4]~4_combout\ & (!\SelOutput|q[6]~6_combout\ & \SelOutput|q[7]~7_combout\)) # (\SelOutput|q[4]~4_combout\ & (\SelOutput|q[6]~6_combout\)) ) ) # ( !\SelOutput|q[5]~5_combout\ & ( 
-- (!\SelOutput|q[7]~7_combout\ & (!\SelOutput|q[4]~4_combout\ $ (!\SelOutput|q[6]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000001100000011000000110000000011001000110010001100100011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SelOutput|ALT_INV_q[4]~4_combout\,
	datab => \SelOutput|ALT_INV_q[6]~6_combout\,
	datac => \SelOutput|ALT_INV_q[7]~7_combout\,
	dataf => \SelOutput|ALT_INV_q[5]~5_combout\,
	combout => \DecHEX1|Mux3~0_combout\);

-- Location: LABCELL_X26_Y4_N21
\DecHEX1|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX1|Mux2~0_combout\ = ( \SelOutput|q[7]~7_combout\ & ( (\SelOutput|q[4]~4_combout\ & (!\SelOutput|q[6]~6_combout\ & !\SelOutput|q[5]~5_combout\)) ) ) # ( !\SelOutput|q[7]~7_combout\ & ( ((\SelOutput|q[6]~6_combout\ & !\SelOutput|q[5]~5_combout\)) # 
-- (\SelOutput|q[4]~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010101110101011101010111010101000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SelOutput|ALT_INV_q[4]~4_combout\,
	datab => \SelOutput|ALT_INV_q[6]~6_combout\,
	datac => \SelOutput|ALT_INV_q[5]~5_combout\,
	dataf => \SelOutput|ALT_INV_q[7]~7_combout\,
	combout => \DecHEX1|Mux2~0_combout\);

-- Location: LABCELL_X26_Y4_N42
\DecHEX1|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX1|Mux1~0_combout\ = ( \SelOutput|q[5]~5_combout\ & ( (!\SelOutput|q[6]~6_combout\ & !\SelOutput|q[7]~7_combout\) ) ) # ( !\SelOutput|q[5]~5_combout\ & ( (!\SelOutput|q[6]~6_combout\ & (\SelOutput|q[4]~4_combout\ & !\SelOutput|q[7]~7_combout\)) # 
-- (\SelOutput|q[6]~6_combout\ & ((\SelOutput|q[7]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100001101000011010000110100001111000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SelOutput|ALT_INV_q[4]~4_combout\,
	datab => \SelOutput|ALT_INV_q[6]~6_combout\,
	datac => \SelOutput|ALT_INV_q[7]~7_combout\,
	dataf => \SelOutput|ALT_INV_q[5]~5_combout\,
	combout => \DecHEX1|Mux1~0_combout\);

-- Location: LABCELL_X26_Y4_N24
\DecHEX1|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX1|Mux0~0_combout\ = ( \SelOutput|q[6]~6_combout\ & ( ((!\SelOutput|q[5]~5_combout\) # (!\SelOutput|q[4]~4_combout\)) # (\SelOutput|q[7]~7_combout\) ) ) # ( !\SelOutput|q[6]~6_combout\ & ( (\SelOutput|q[5]~5_combout\) # (\SelOutput|q[7]~7_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111111111011111110101110111011101111111110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SelOutput|ALT_INV_q[7]~7_combout\,
	datab => \SelOutput|ALT_INV_q[5]~5_combout\,
	datac => \SelOutput|ALT_INV_q[4]~4_combout\,
	datae => \SelOutput|ALT_INV_q[6]~6_combout\,
	combout => \DecHEX1|Mux0~0_combout\);

-- Location: MLABCELL_X13_Y4_N24
\SelOutput|q[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \SelOutput|q[9]~9_combout\ = ( \Processor|path|IR|Generate_Registers:1:dffi|q~q\ & ( (!\SW[8]~input_o\ & ((!\SW[9]~input_o\ & ((\Processor|path|MuxAddr|q[9]~9_combout\))) # (\SW[9]~input_o\ & (\Processor|path|RegA|Generate_Registers:1:dffi|q~q\)))) # 
-- (\SW[8]~input_o\ & (!\SW[9]~input_o\)) ) ) # ( !\Processor|path|IR|Generate_Registers:1:dffi|q~q\ & ( (!\SW[8]~input_o\ & ((!\SW[9]~input_o\ & ((\Processor|path|MuxAddr|q[9]~9_combout\))) # (\SW[9]~input_o\ & 
-- (\Processor|path|RegA|Generate_Registers:1:dffi|q~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[8]~input_o\,
	datab => \ALT_INV_SW[9]~input_o\,
	datac => \Processor|path|RegA|Generate_Registers:1:dffi|ALT_INV_q~q\,
	datad => \Processor|path|MuxAddr|ALT_INV_q[9]~9_combout\,
	dataf => \Processor|path|IR|Generate_Registers:1:dffi|ALT_INV_q~q\,
	combout => \SelOutput|q[9]~9_combout\);

-- Location: MLABCELL_X13_Y4_N27
\SelOutput|q[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \SelOutput|q[11]~11_combout\ = ( \Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( (!\SW[8]~input_o\ & ((!\SW[9]~input_o\ & ((\Processor|path|MuxAddr|q[11]~11_combout\))) # (\SW[9]~input_o\ & (\Processor|path|RegA|Generate_Registers:3:dffi|q~q\)))) # 
-- (\SW[8]~input_o\ & (!\SW[9]~input_o\)) ) ) # ( !\Processor|path|IR|Generate_Registers:3:dffi|q~q\ & ( (!\SW[8]~input_o\ & ((!\SW[9]~input_o\ & ((\Processor|path|MuxAddr|q[11]~11_combout\))) # (\SW[9]~input_o\ & 
-- (\Processor|path|RegA|Generate_Registers:3:dffi|q~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[8]~input_o\,
	datab => \ALT_INV_SW[9]~input_o\,
	datac => \Processor|path|RegA|Generate_Registers:3:dffi|ALT_INV_q~q\,
	datad => \Processor|path|MuxAddr|ALT_INV_q[11]~11_combout\,
	dataf => \Processor|path|IR|Generate_Registers:3:dffi|ALT_INV_q~q\,
	combout => \SelOutput|q[11]~11_combout\);

-- Location: MLABCELL_X13_Y4_N18
\SelOutput|q[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \SelOutput|q[10]~10_combout\ = ( \Processor|path|MuxAddr|q[10]~10_combout\ & ( (!\SW[8]~input_o\ & ((!\SW[9]~input_o\) # ((\Processor|path|RegA|Generate_Registers:2:dffi|q~q\)))) # (\SW[8]~input_o\ & (!\SW[9]~input_o\ & 
-- ((\Processor|path|IR|Generate_Registers:2:dffi|q~q\)))) ) ) # ( !\Processor|path|MuxAddr|q[10]~10_combout\ & ( (!\SW[8]~input_o\ & (\SW[9]~input_o\ & (\Processor|path|RegA|Generate_Registers:2:dffi|q~q\))) # (\SW[8]~input_o\ & (!\SW[9]~input_o\ & 
-- ((\Processor|path|IR|Generate_Registers:2:dffi|q~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011010001010110011101000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[8]~input_o\,
	datab => \ALT_INV_SW[9]~input_o\,
	datac => \Processor|path|RegA|Generate_Registers:2:dffi|ALT_INV_q~q\,
	datad => \Processor|path|IR|Generate_Registers:2:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|MuxAddr|ALT_INV_q[10]~10_combout\,
	combout => \SelOutput|q[10]~10_combout\);

-- Location: MLABCELL_X13_Y4_N21
\SelOutput|q[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \SelOutput|q[8]~8_combout\ = ( \Processor|path|RegA|Generate_Registers:0:dffi|q~q\ & ( (!\SW[8]~input_o\ & (((\Processor|path|MuxAddr|q[8]~8_combout\)) # (\SW[9]~input_o\))) # (\SW[8]~input_o\ & (!\SW[9]~input_o\ & 
-- ((\Processor|path|IR|Generate_Registers:0:dffi|q~q\)))) ) ) # ( !\Processor|path|RegA|Generate_Registers:0:dffi|q~q\ & ( (!\SW[9]~input_o\ & ((!\SW[8]~input_o\ & (\Processor|path|MuxAddr|q[8]~8_combout\)) # (\SW[8]~input_o\ & 
-- ((\Processor|path|IR|Generate_Registers:0:dffi|q~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000101010011011100010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[8]~input_o\,
	datab => \ALT_INV_SW[9]~input_o\,
	datac => \Processor|path|MuxAddr|ALT_INV_q[8]~8_combout\,
	datad => \Processor|path|IR|Generate_Registers:0:dffi|ALT_INV_q~q\,
	dataf => \Processor|path|RegA|Generate_Registers:0:dffi|ALT_INV_q~q\,
	combout => \SelOutput|q[8]~8_combout\);

-- Location: MLABCELL_X13_Y4_N3
\DecHEX2|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX2|Mux6~0_combout\ = (!\SelOutput|q[9]~9_combout\ & (!\SelOutput|q[10]~10_combout\ $ (((!\SelOutput|q[8]~8_combout\) # (\SelOutput|q[11]~11_combout\))))) # (\SelOutput|q[9]~9_combout\ & (\SelOutput|q[11]~11_combout\ & (!\SelOutput|q[10]~10_combout\ 
-- & \SelOutput|q[8]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010010010000010101001001000001010100100100000101010010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SelOutput|ALT_INV_q[9]~9_combout\,
	datab => \SelOutput|ALT_INV_q[11]~11_combout\,
	datac => \SelOutput|ALT_INV_q[10]~10_combout\,
	datad => \SelOutput|ALT_INV_q[8]~8_combout\,
	combout => \DecHEX2|Mux6~0_combout\);

-- Location: MLABCELL_X13_Y4_N30
\DecHEX2|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX2|Mux5~0_combout\ = ( \SelOutput|q[10]~10_combout\ & ( (!\SelOutput|q[9]~9_combout\ & (!\SelOutput|q[8]~8_combout\ $ (!\SelOutput|q[11]~11_combout\))) # (\SelOutput|q[9]~9_combout\ & ((!\SelOutput|q[8]~8_combout\) # (\SelOutput|q[11]~11_combout\))) 
-- ) ) # ( !\SelOutput|q[10]~10_combout\ & ( (\SelOutput|q[9]~9_combout\ & (\SelOutput|q[8]~8_combout\ & \SelOutput|q[11]~11_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100111100111100110011110011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \SelOutput|ALT_INV_q[9]~9_combout\,
	datac => \SelOutput|ALT_INV_q[8]~8_combout\,
	datad => \SelOutput|ALT_INV_q[11]~11_combout\,
	dataf => \SelOutput|ALT_INV_q[10]~10_combout\,
	combout => \DecHEX2|Mux5~0_combout\);

-- Location: MLABCELL_X13_Y4_N33
\DecHEX2|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX2|Mux4~0_combout\ = (!\SelOutput|q[10]~10_combout\ & (\SelOutput|q[9]~9_combout\ & (!\SelOutput|q[11]~11_combout\ & !\SelOutput|q[8]~8_combout\))) # (\SelOutput|q[10]~10_combout\ & (\SelOutput|q[11]~11_combout\ & ((!\SelOutput|q[8]~8_combout\) # 
-- (\SelOutput|q[9]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010100000001001001010000000100100101000000010010010100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SelOutput|ALT_INV_q[10]~10_combout\,
	datab => \SelOutput|ALT_INV_q[9]~9_combout\,
	datac => \SelOutput|ALT_INV_q[11]~11_combout\,
	datad => \SelOutput|ALT_INV_q[8]~8_combout\,
	combout => \DecHEX2|Mux4~0_combout\);

-- Location: MLABCELL_X13_Y4_N36
\DecHEX2|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX2|Mux3~0_combout\ = (!\SelOutput|q[9]~9_combout\ & (!\SelOutput|q[11]~11_combout\ & (!\SelOutput|q[8]~8_combout\ $ (!\SelOutput|q[10]~10_combout\)))) # (\SelOutput|q[9]~9_combout\ & ((!\SelOutput|q[8]~8_combout\ & (!\SelOutput|q[10]~10_combout\ & 
-- \SelOutput|q[11]~11_combout\)) # (\SelOutput|q[8]~8_combout\ & (\SelOutput|q[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100100100001010010010010000101001001001000010100100100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SelOutput|ALT_INV_q[8]~8_combout\,
	datab => \SelOutput|ALT_INV_q[9]~9_combout\,
	datac => \SelOutput|ALT_INV_q[10]~10_combout\,
	datad => \SelOutput|ALT_INV_q[11]~11_combout\,
	combout => \DecHEX2|Mux3~0_combout\);

-- Location: MLABCELL_X13_Y4_N39
\DecHEX2|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX2|Mux2~0_combout\ = ( \SelOutput|q[10]~10_combout\ & ( (!\SelOutput|q[11]~11_combout\ & ((!\SelOutput|q[9]~9_combout\) # (\SelOutput|q[8]~8_combout\))) ) ) # ( !\SelOutput|q[10]~10_combout\ & ( (\SelOutput|q[8]~8_combout\ & 
-- ((!\SelOutput|q[9]~9_combout\) # (!\SelOutput|q[11]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010000010101010101000011110101000000001111010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SelOutput|ALT_INV_q[8]~8_combout\,
	datac => \SelOutput|ALT_INV_q[9]~9_combout\,
	datad => \SelOutput|ALT_INV_q[11]~11_combout\,
	dataf => \SelOutput|ALT_INV_q[10]~10_combout\,
	combout => \DecHEX2|Mux2~0_combout\);

-- Location: MLABCELL_X13_Y4_N0
\DecHEX2|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX2|Mux1~0_combout\ = ( \SelOutput|q[10]~10_combout\ & ( (!\SelOutput|q[9]~9_combout\ & \SelOutput|q[11]~11_combout\) ) ) # ( !\SelOutput|q[10]~10_combout\ & ( (!\SelOutput|q[11]~11_combout\ & ((\SelOutput|q[8]~8_combout\) # 
-- (\SelOutput|q[9]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100000000010111110000000000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SelOutput|ALT_INV_q[9]~9_combout\,
	datac => \SelOutput|ALT_INV_q[8]~8_combout\,
	datad => \SelOutput|ALT_INV_q[11]~11_combout\,
	dataf => \SelOutput|ALT_INV_q[10]~10_combout\,
	combout => \DecHEX2|Mux1~0_combout\);

-- Location: MLABCELL_X13_Y4_N54
\DecHEX2|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX2|Mux0~0_combout\ = ( \SelOutput|q[10]~10_combout\ & ( (!\SelOutput|q[8]~8_combout\) # ((!\SelOutput|q[9]~9_combout\) # (\SelOutput|q[11]~11_combout\)) ) ) # ( !\SelOutput|q[10]~10_combout\ & ( (\SelOutput|q[11]~11_combout\) # 
-- (\SelOutput|q[9]~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111111010111111111111101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SelOutput|ALT_INV_q[8]~8_combout\,
	datac => \SelOutput|ALT_INV_q[9]~9_combout\,
	datad => \SelOutput|ALT_INV_q[11]~11_combout\,
	dataf => \SelOutput|ALT_INV_q[10]~10_combout\,
	combout => \DecHEX2|Mux0~0_combout\);

-- Location: LABCELL_X17_Y5_N45
\SelOutput|q[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \SelOutput|q[12]~12_combout\ = ( \Processor|path|MuxAddr|q[12]~12_combout\ & ( \SW[9]~input_o\ & ( (!\SW[8]~input_o\ & \Processor|path|RegA|Generate_Registers:4:dffi|q~q\) ) ) ) # ( !\Processor|path|MuxAddr|q[12]~12_combout\ & ( \SW[9]~input_o\ & ( 
-- (!\SW[8]~input_o\ & \Processor|path|RegA|Generate_Registers:4:dffi|q~q\) ) ) ) # ( \Processor|path|MuxAddr|q[12]~12_combout\ & ( !\SW[9]~input_o\ & ( (!\SW[8]~input_o\) # (\Processor|path|IR|Generate_Registers:4:dffi|q~q\) ) ) ) # ( 
-- !\Processor|path|MuxAddr|q[12]~12_combout\ & ( !\SW[9]~input_o\ & ( (\SW[8]~input_o\ & \Processor|path|IR|Generate_Registers:4:dffi|q~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[8]~input_o\,
	datab => \Processor|path|RegA|Generate_Registers:4:dffi|ALT_INV_q~q\,
	datac => \Processor|path|IR|Generate_Registers:4:dffi|ALT_INV_q~q\,
	datae => \Processor|path|MuxAddr|ALT_INV_q[12]~12_combout\,
	dataf => \ALT_INV_SW[9]~input_o\,
	combout => \SelOutput|q[12]~12_combout\);

-- Location: LABCELL_X17_Y5_N15
\SelOutput|q[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \SelOutput|q[13]~13_combout\ = ( \Processor|path|RegA|Generate_Registers:5:dffi|q~q\ & ( \SW[9]~input_o\ & ( !\SW[8]~input_o\ ) ) ) # ( \Processor|path|RegA|Generate_Registers:5:dffi|q~q\ & ( !\SW[9]~input_o\ & ( (!\SW[8]~input_o\ & 
-- ((\Processor|path|MuxAddr|q[13]~13_combout\))) # (\SW[8]~input_o\ & (\Processor|path|IR|Generate_Registers:5:dffi|q~q\)) ) ) ) # ( !\Processor|path|RegA|Generate_Registers:5:dffi|q~q\ & ( !\SW[9]~input_o\ & ( (!\SW[8]~input_o\ & 
-- ((\Processor|path|MuxAddr|q[13]~13_combout\))) # (\SW[8]~input_o\ & (\Processor|path|IR|Generate_Registers:5:dffi|q~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[8]~input_o\,
	datab => \Processor|path|IR|Generate_Registers:5:dffi|ALT_INV_q~q\,
	datac => \Processor|path|MuxAddr|ALT_INV_q[13]~13_combout\,
	datae => \Processor|path|RegA|Generate_Registers:5:dffi|ALT_INV_q~q\,
	dataf => \ALT_INV_SW[9]~input_o\,
	combout => \SelOutput|q[13]~13_combout\);

-- Location: LABCELL_X17_Y5_N18
\SelOutput|q[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \SelOutput|q[14]~14_combout\ = ( \Processor|path|IR|Generate_Registers:6:dffi|q~q\ & ( \SW[9]~input_o\ & ( (\Processor|path|RegA|Generate_Registers:6:dffi|q~q\ & !\SW[8]~input_o\) ) ) ) # ( !\Processor|path|IR|Generate_Registers:6:dffi|q~q\ & ( 
-- \SW[9]~input_o\ & ( (\Processor|path|RegA|Generate_Registers:6:dffi|q~q\ & !\SW[8]~input_o\) ) ) ) # ( \Processor|path|IR|Generate_Registers:6:dffi|q~q\ & ( !\SW[9]~input_o\ & ( (\SW[8]~input_o\) # (\Processor|path|MuxAddr|q[14]~14_combout\) ) ) ) # ( 
-- !\Processor|path|IR|Generate_Registers:6:dffi|q~q\ & ( !\SW[9]~input_o\ & ( (\Processor|path|MuxAddr|q[14]~14_combout\ & !\SW[8]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|RegA|Generate_Registers:6:dffi|ALT_INV_q~q\,
	datab => \Processor|path|MuxAddr|ALT_INV_q[14]~14_combout\,
	datac => \ALT_INV_SW[8]~input_o\,
	datae => \Processor|path|IR|Generate_Registers:6:dffi|ALT_INV_q~q\,
	dataf => \ALT_INV_SW[9]~input_o\,
	combout => \SelOutput|q[14]~14_combout\);

-- Location: LABCELL_X17_Y5_N0
\SelOutput|q[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \SelOutput|q[15]~15_combout\ = ( \SW[9]~input_o\ & ( (\Processor|path|RegA|Generate_Registers:7:dffi|q~q\ & !\SW[8]~input_o\) ) ) # ( !\SW[9]~input_o\ & ( (!\SW[8]~input_o\ & ((\Processor|path|MuxAddr|q[15]~15_combout\))) # (\SW[8]~input_o\ & 
-- (\Processor|path|IR|Generate_Registers:7:dffi|q~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|RegA|Generate_Registers:7:dffi|ALT_INV_q~q\,
	datab => \Processor|path|IR|Generate_Registers:7:dffi|ALT_INV_q~q\,
	datac => \ALT_INV_SW[8]~input_o\,
	datad => \Processor|path|MuxAddr|ALT_INV_q[15]~15_combout\,
	dataf => \ALT_INV_SW[9]~input_o\,
	combout => \SelOutput|q[15]~15_combout\);

-- Location: LABCELL_X19_Y5_N27
\DecHEX3|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX3|Mux6~0_combout\ = ( \SelOutput|q[15]~15_combout\ & ( (!\SelOutput|q[13]~13_combout\ & ((\SelOutput|q[14]~14_combout\))) # (\SelOutput|q[13]~13_combout\ & (\SelOutput|q[12]~12_combout\ & !\SelOutput|q[14]~14_combout\)) ) ) # ( 
-- !\SelOutput|q[15]~15_combout\ & ( (!\SelOutput|q[13]~13_combout\ & (!\SelOutput|q[12]~12_combout\ $ (!\SelOutput|q[14]~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010010001000010001001000100000010001110011000001000111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SelOutput|ALT_INV_q[12]~12_combout\,
	datab => \SelOutput|ALT_INV_q[13]~13_combout\,
	datad => \SelOutput|ALT_INV_q[14]~14_combout\,
	dataf => \SelOutput|ALT_INV_q[15]~15_combout\,
	combout => \DecHEX3|Mux6~0_combout\);

-- Location: LABCELL_X17_Y5_N54
\DecHEX3|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX3|Mux5~0_combout\ = ( \SelOutput|q[12]~12_combout\ & ( (!\SelOutput|q[15]~15_combout\ & (!\SelOutput|q[13]~13_combout\ & \SelOutput|q[14]~14_combout\)) # (\SelOutput|q[15]~15_combout\ & (\SelOutput|q[13]~13_combout\)) ) ) # ( 
-- !\SelOutput|q[12]~12_combout\ & ( (\SelOutput|q[14]~14_combout\ & ((\SelOutput|q[13]~13_combout\) # (\SelOutput|q[15]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111000110010001100100000111000001110001100100011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SelOutput|ALT_INV_q[15]~15_combout\,
	datab => \SelOutput|ALT_INV_q[13]~13_combout\,
	datac => \SelOutput|ALT_INV_q[14]~14_combout\,
	datae => \SelOutput|ALT_INV_q[12]~12_combout\,
	combout => \DecHEX3|Mux5~0_combout\);

-- Location: LABCELL_X19_Y5_N21
\DecHEX3|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX3|Mux4~0_combout\ = ( \SelOutput|q[15]~15_combout\ & ( (\SelOutput|q[14]~14_combout\ & ((!\SelOutput|q[12]~12_combout\) # (\SelOutput|q[13]~13_combout\))) ) ) # ( !\SelOutput|q[15]~15_combout\ & ( (!\SelOutput|q[12]~12_combout\ & 
-- (\SelOutput|q[13]~13_combout\ & !\SelOutput|q[14]~14_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000000000000101110110000000010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SelOutput|ALT_INV_q[12]~12_combout\,
	datab => \SelOutput|ALT_INV_q[13]~13_combout\,
	datad => \SelOutput|ALT_INV_q[14]~14_combout\,
	dataf => \SelOutput|ALT_INV_q[15]~15_combout\,
	combout => \DecHEX3|Mux4~0_combout\);

-- Location: LABCELL_X19_Y5_N48
\DecHEX3|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX3|Mux3~0_combout\ = ( \SelOutput|q[13]~13_combout\ & ( (!\SelOutput|q[12]~12_combout\ & (!\SelOutput|q[14]~14_combout\ & \SelOutput|q[15]~15_combout\)) # (\SelOutput|q[12]~12_combout\ & (\SelOutput|q[14]~14_combout\)) ) ) # ( 
-- !\SelOutput|q[13]~13_combout\ & ( (!\SelOutput|q[15]~15_combout\ & (!\SelOutput|q[12]~12_combout\ $ (!\SelOutput|q[14]~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101000000000010110100000000000000101101001010000010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SelOutput|ALT_INV_q[12]~12_combout\,
	datac => \SelOutput|ALT_INV_q[14]~14_combout\,
	datad => \SelOutput|ALT_INV_q[15]~15_combout\,
	dataf => \SelOutput|ALT_INV_q[13]~13_combout\,
	combout => \DecHEX3|Mux3~0_combout\);

-- Location: LABCELL_X19_Y5_N18
\DecHEX3|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX3|Mux2~0_combout\ = ( \SelOutput|q[15]~15_combout\ & ( (\SelOutput|q[12]~12_combout\ & (!\SelOutput|q[13]~13_combout\ & !\SelOutput|q[14]~14_combout\)) ) ) # ( !\SelOutput|q[15]~15_combout\ & ( ((!\SelOutput|q[13]~13_combout\ & 
-- \SelOutput|q[14]~14_combout\)) # (\SelOutput|q[12]~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101011101010111010101110101000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SelOutput|ALT_INV_q[12]~12_combout\,
	datab => \SelOutput|ALT_INV_q[13]~13_combout\,
	datac => \SelOutput|ALT_INV_q[14]~14_combout\,
	dataf => \SelOutput|ALT_INV_q[15]~15_combout\,
	combout => \DecHEX3|Mux2~0_combout\);

-- Location: LABCELL_X19_Y5_N54
\DecHEX3|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX3|Mux1~0_combout\ = ( !\SelOutput|q[14]~14_combout\ & ( \SelOutput|q[13]~13_combout\ & ( !\SelOutput|q[15]~15_combout\ ) ) ) # ( \SelOutput|q[14]~14_combout\ & ( !\SelOutput|q[13]~13_combout\ & ( \SelOutput|q[15]~15_combout\ ) ) ) # ( 
-- !\SelOutput|q[14]~14_combout\ & ( !\SelOutput|q[13]~13_combout\ & ( (!\SelOutput|q[15]~15_combout\ & \SelOutput|q[12]~12_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001100110011001111001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \SelOutput|ALT_INV_q[15]~15_combout\,
	datac => \SelOutput|ALT_INV_q[12]~12_combout\,
	datae => \SelOutput|ALT_INV_q[14]~14_combout\,
	dataf => \SelOutput|ALT_INV_q[13]~13_combout\,
	combout => \DecHEX3|Mux1~0_combout\);

-- Location: LABCELL_X19_Y5_N24
\DecHEX3|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX3|Mux0~0_combout\ = ( \SelOutput|q[15]~15_combout\ ) # ( !\SelOutput|q[15]~15_combout\ & ( (!\SelOutput|q[13]~13_combout\ & ((\SelOutput|q[14]~14_combout\))) # (\SelOutput|q[13]~13_combout\ & ((!\SelOutput|q[12]~12_combout\) # 
-- (!\SelOutput|q[14]~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111000111110001111100011111011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SelOutput|ALT_INV_q[12]~12_combout\,
	datab => \SelOutput|ALT_INV_q[13]~13_combout\,
	datac => \SelOutput|ALT_INV_q[14]~14_combout\,
	dataf => \SelOutput|ALT_INV_q[15]~15_combout\,
	combout => \DecHEX3|Mux0~0_combout\);

-- Location: LABCELL_X14_Y4_N39
\DecHEX4|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX4|Mux6~0_combout\ = ( \Processor|path|MuxAddr|q[3]~3_combout\ & ( (!\Processor|path|MuxAddr|q[2]~2_combout\ & (\Processor|path|MuxAddr|q[1]~1_combout\ & \Processor|path|MuxAddr|q[0]~0_combout\)) # (\Processor|path|MuxAddr|q[2]~2_combout\ & 
-- (!\Processor|path|MuxAddr|q[1]~1_combout\)) ) ) # ( !\Processor|path|MuxAddr|q[3]~3_combout\ & ( (!\Processor|path|MuxAddr|q[1]~1_combout\ & (!\Processor|path|MuxAddr|q[2]~2_combout\ $ (!\Processor|path|MuxAddr|q[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100001001000010001100100011001001000010010000100011001000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|MuxAddr|ALT_INV_q[2]~2_combout\,
	datab => \Processor|path|MuxAddr|ALT_INV_q[1]~1_combout\,
	datac => \Processor|path|MuxAddr|ALT_INV_q[0]~0_combout\,
	datae => \Processor|path|MuxAddr|ALT_INV_q[3]~3_combout\,
	combout => \DecHEX4|Mux6~0_combout\);

-- Location: LABCELL_X14_Y4_N48
\DecHEX4|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX4|Mux5~0_combout\ = (!\Processor|path|MuxAddr|q[1]~1_combout\ & (\Processor|path|MuxAddr|q[2]~2_combout\ & (!\Processor|path|MuxAddr|q[3]~3_combout\ $ (!\Processor|path|MuxAddr|q[0]~0_combout\)))) # (\Processor|path|MuxAddr|q[1]~1_combout\ & 
-- ((!\Processor|path|MuxAddr|q[0]~0_combout\ & (\Processor|path|MuxAddr|q[2]~2_combout\)) # (\Processor|path|MuxAddr|q[0]~0_combout\ & ((\Processor|path|MuxAddr|q[3]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101000011000101010100001100010101010000110001010101000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|MuxAddr|ALT_INV_q[2]~2_combout\,
	datab => \Processor|path|MuxAddr|ALT_INV_q[1]~1_combout\,
	datac => \Processor|path|MuxAddr|ALT_INV_q[3]~3_combout\,
	datad => \Processor|path|MuxAddr|ALT_INV_q[0]~0_combout\,
	combout => \DecHEX4|Mux5~0_combout\);

-- Location: LABCELL_X14_Y4_N51
\DecHEX4|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX4|Mux4~0_combout\ = (!\Processor|path|MuxAddr|q[2]~2_combout\ & (\Processor|path|MuxAddr|q[1]~1_combout\ & (!\Processor|path|MuxAddr|q[0]~0_combout\ & !\Processor|path|MuxAddr|q[3]~3_combout\))) # (\Processor|path|MuxAddr|q[2]~2_combout\ & 
-- (\Processor|path|MuxAddr|q[3]~3_combout\ & ((!\Processor|path|MuxAddr|q[0]~0_combout\) # (\Processor|path|MuxAddr|q[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001010001001000000101000100100000010100010010000001010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|MuxAddr|ALT_INV_q[2]~2_combout\,
	datab => \Processor|path|MuxAddr|ALT_INV_q[1]~1_combout\,
	datac => \Processor|path|MuxAddr|ALT_INV_q[0]~0_combout\,
	datad => \Processor|path|MuxAddr|ALT_INV_q[3]~3_combout\,
	combout => \DecHEX4|Mux4~0_combout\);

-- Location: LABCELL_X14_Y4_N42
\DecHEX4|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX4|Mux3~0_combout\ = ( \Processor|path|MuxAddr|q[3]~3_combout\ & ( (\Processor|path|MuxAddr|q[1]~1_combout\ & (!\Processor|path|MuxAddr|q[2]~2_combout\ $ (\Processor|path|MuxAddr|q[0]~0_combout\))) ) ) # ( !\Processor|path|MuxAddr|q[3]~3_combout\ & 
-- ( (!\Processor|path|MuxAddr|q[2]~2_combout\ & (!\Processor|path|MuxAddr|q[1]~1_combout\ & \Processor|path|MuxAddr|q[0]~0_combout\)) # (\Processor|path|MuxAddr|q[2]~2_combout\ & (!\Processor|path|MuxAddr|q[1]~1_combout\ $ 
-- (\Processor|path|MuxAddr|q[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010010011001010001001001100100100010000100010010001000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|MuxAddr|ALT_INV_q[2]~2_combout\,
	datab => \Processor|path|MuxAddr|ALT_INV_q[1]~1_combout\,
	datad => \Processor|path|MuxAddr|ALT_INV_q[0]~0_combout\,
	dataf => \Processor|path|MuxAddr|ALT_INV_q[3]~3_combout\,
	combout => \DecHEX4|Mux3~0_combout\);

-- Location: LABCELL_X14_Y4_N45
\DecHEX4|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX4|Mux2~0_combout\ = ( \Processor|path|MuxAddr|q[3]~3_combout\ & ( (!\Processor|path|MuxAddr|q[2]~2_combout\ & (!\Processor|path|MuxAddr|q[1]~1_combout\ & \Processor|path|MuxAddr|q[0]~0_combout\)) ) ) # ( !\Processor|path|MuxAddr|q[3]~3_combout\ & ( 
-- ((\Processor|path|MuxAddr|q[2]~2_combout\ & !\Processor|path|MuxAddr|q[1]~1_combout\)) # (\Processor|path|MuxAddr|q[0]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011111111010100001111111100000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|MuxAddr|ALT_INV_q[2]~2_combout\,
	datac => \Processor|path|MuxAddr|ALT_INV_q[1]~1_combout\,
	datad => \Processor|path|MuxAddr|ALT_INV_q[0]~0_combout\,
	dataf => \Processor|path|MuxAddr|ALT_INV_q[3]~3_combout\,
	combout => \DecHEX4|Mux2~0_combout\);

-- Location: LABCELL_X14_Y4_N27
\DecHEX4|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX4|Mux1~0_combout\ = ( \Processor|path|MuxAddr|q[1]~1_combout\ & ( (!\Processor|path|MuxAddr|q[2]~2_combout\ & !\Processor|path|MuxAddr|q[3]~3_combout\) ) ) # ( !\Processor|path|MuxAddr|q[1]~1_combout\ & ( (!\Processor|path|MuxAddr|q[2]~2_combout\ & 
-- (\Processor|path|MuxAddr|q[0]~0_combout\ & !\Processor|path|MuxAddr|q[3]~3_combout\)) # (\Processor|path|MuxAddr|q[2]~2_combout\ & ((\Processor|path|MuxAddr|q[3]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001010101000010100101010110101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|MuxAddr|ALT_INV_q[2]~2_combout\,
	datac => \Processor|path|MuxAddr|ALT_INV_q[0]~0_combout\,
	datad => \Processor|path|MuxAddr|ALT_INV_q[3]~3_combout\,
	dataf => \Processor|path|MuxAddr|ALT_INV_q[1]~1_combout\,
	combout => \DecHEX4|Mux1~0_combout\);

-- Location: MLABCELL_X4_Y2_N42
\DecHEX4|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX4|Mux0~0_combout\ = ( \Processor|path|MuxAddr|q[3]~3_combout\ & ( \Processor|path|MuxAddr|q[1]~1_combout\ ) ) # ( !\Processor|path|MuxAddr|q[3]~3_combout\ & ( \Processor|path|MuxAddr|q[1]~1_combout\ & ( (!\Processor|path|MuxAddr|q[0]~0_combout\) # 
-- (!\Processor|path|MuxAddr|q[2]~2_combout\) ) ) ) # ( \Processor|path|MuxAddr|q[3]~3_combout\ & ( !\Processor|path|MuxAddr|q[1]~1_combout\ ) ) # ( !\Processor|path|MuxAddr|q[3]~3_combout\ & ( !\Processor|path|MuxAddr|q[1]~1_combout\ & ( 
-- \Processor|path|MuxAddr|q[2]~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111111111111111111111111110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|path|MuxAddr|ALT_INV_q[0]~0_combout\,
	datad => \Processor|path|MuxAddr|ALT_INV_q[2]~2_combout\,
	datae => \Processor|path|MuxAddr|ALT_INV_q[3]~3_combout\,
	dataf => \Processor|path|MuxAddr|ALT_INV_q[1]~1_combout\,
	combout => \DecHEX4|Mux0~0_combout\);

-- Location: LABCELL_X14_Y4_N30
\DecHEX5|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX5|Mux6~0_combout\ = ( \Processor|path|MuxAddr|q[5]~5_combout\ & ( (!\Processor|path|MuxAddr|q[6]~6_combout\ & (\Processor|path|MuxAddr|q[7]~7_combout\ & \Processor|path|MuxAddr|q[4]~4_combout\)) ) ) # ( !\Processor|path|MuxAddr|q[5]~5_combout\ & ( 
-- !\Processor|path|MuxAddr|q[6]~6_combout\ $ (((!\Processor|path|MuxAddr|q[4]~4_combout\) # (\Processor|path|MuxAddr|q[7]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100101011001010110010101100100000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|MuxAddr|ALT_INV_q[6]~6_combout\,
	datab => \Processor|path|MuxAddr|ALT_INV_q[7]~7_combout\,
	datac => \Processor|path|MuxAddr|ALT_INV_q[4]~4_combout\,
	dataf => \Processor|path|MuxAddr|ALT_INV_q[5]~5_combout\,
	combout => \DecHEX5|Mux6~0_combout\);

-- Location: LABCELL_X17_Y5_N48
\DecHEX5|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX5|Mux5~0_combout\ = ( \Processor|path|MuxAddr|q[4]~4_combout\ & ( \Processor|path|MuxAddr|q[5]~5_combout\ & ( \Processor|path|MuxAddr|q[7]~7_combout\ ) ) ) # ( !\Processor|path|MuxAddr|q[4]~4_combout\ & ( \Processor|path|MuxAddr|q[5]~5_combout\ & ( 
-- \Processor|path|MuxAddr|q[6]~6_combout\ ) ) ) # ( \Processor|path|MuxAddr|q[4]~4_combout\ & ( !\Processor|path|MuxAddr|q[5]~5_combout\ & ( (!\Processor|path|MuxAddr|q[7]~7_combout\ & \Processor|path|MuxAddr|q[6]~6_combout\) ) ) ) # ( 
-- !\Processor|path|MuxAddr|q[4]~4_combout\ & ( !\Processor|path|MuxAddr|q[5]~5_combout\ & ( (\Processor|path|MuxAddr|q[7]~7_combout\ & \Processor|path|MuxAddr|q[6]~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001001000100010001000110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|MuxAddr|ALT_INV_q[7]~7_combout\,
	datab => \Processor|path|MuxAddr|ALT_INV_q[6]~6_combout\,
	datae => \Processor|path|MuxAddr|ALT_INV_q[4]~4_combout\,
	dataf => \Processor|path|MuxAddr|ALT_INV_q[5]~5_combout\,
	combout => \DecHEX5|Mux5~0_combout\);

-- Location: LABCELL_X14_Y4_N24
\DecHEX5|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX5|Mux4~0_combout\ = ( \Processor|path|MuxAddr|q[5]~5_combout\ & ( (!\Processor|path|MuxAddr|q[7]~7_combout\ & (!\Processor|path|MuxAddr|q[6]~6_combout\ & !\Processor|path|MuxAddr|q[4]~4_combout\)) # (\Processor|path|MuxAddr|q[7]~7_combout\ & 
-- (\Processor|path|MuxAddr|q[6]~6_combout\)) ) ) # ( !\Processor|path|MuxAddr|q[5]~5_combout\ & ( (\Processor|path|MuxAddr|q[7]~7_combout\ & (\Processor|path|MuxAddr|q[6]~6_combout\ & !\Processor|path|MuxAddr|q[4]~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000011000011000000111100001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|path|MuxAddr|ALT_INV_q[7]~7_combout\,
	datac => \Processor|path|MuxAddr|ALT_INV_q[6]~6_combout\,
	datad => \Processor|path|MuxAddr|ALT_INV_q[4]~4_combout\,
	dataf => \Processor|path|MuxAddr|ALT_INV_q[5]~5_combout\,
	combout => \DecHEX5|Mux4~0_combout\);

-- Location: LABCELL_X17_Y5_N6
\DecHEX5|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX5|Mux3~0_combout\ = ( \Processor|path|MuxAddr|q[4]~4_combout\ & ( \Processor|path|MuxAddr|q[5]~5_combout\ & ( \Processor|path|MuxAddr|q[6]~6_combout\ ) ) ) # ( !\Processor|path|MuxAddr|q[4]~4_combout\ & ( \Processor|path|MuxAddr|q[5]~5_combout\ & ( 
-- (\Processor|path|MuxAddr|q[7]~7_combout\ & !\Processor|path|MuxAddr|q[6]~6_combout\) ) ) ) # ( \Processor|path|MuxAddr|q[4]~4_combout\ & ( !\Processor|path|MuxAddr|q[5]~5_combout\ & ( (!\Processor|path|MuxAddr|q[7]~7_combout\ & 
-- !\Processor|path|MuxAddr|q[6]~6_combout\) ) ) ) # ( !\Processor|path|MuxAddr|q[4]~4_combout\ & ( !\Processor|path|MuxAddr|q[5]~5_combout\ & ( (!\Processor|path|MuxAddr|q[7]~7_combout\ & \Processor|path|MuxAddr|q[6]~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010100010001000100001000100010001000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|MuxAddr|ALT_INV_q[7]~7_combout\,
	datab => \Processor|path|MuxAddr|ALT_INV_q[6]~6_combout\,
	datae => \Processor|path|MuxAddr|ALT_INV_q[4]~4_combout\,
	dataf => \Processor|path|MuxAddr|ALT_INV_q[5]~5_combout\,
	combout => \DecHEX5|Mux3~0_combout\);

-- Location: LABCELL_X17_Y5_N36
\DecHEX5|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX5|Mux2~0_combout\ = ( \Processor|path|MuxAddr|q[5]~5_combout\ & ( (\Processor|path|MuxAddr|q[4]~4_combout\ & !\Processor|path|MuxAddr|q[7]~7_combout\) ) ) # ( !\Processor|path|MuxAddr|q[5]~5_combout\ & ( (!\Processor|path|MuxAddr|q[6]~6_combout\ & 
-- (\Processor|path|MuxAddr|q[4]~4_combout\)) # (\Processor|path|MuxAddr|q[6]~6_combout\ & ((!\Processor|path|MuxAddr|q[7]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011100100010011101110010001000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|MuxAddr|ALT_INV_q[6]~6_combout\,
	datab => \Processor|path|MuxAddr|ALT_INV_q[4]~4_combout\,
	datad => \Processor|path|MuxAddr|ALT_INV_q[7]~7_combout\,
	dataf => \Processor|path|MuxAddr|ALT_INV_q[5]~5_combout\,
	combout => \DecHEX5|Mux2~0_combout\);

-- Location: LABCELL_X17_Y5_N39
\DecHEX5|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX5|Mux1~0_combout\ = ( \Processor|path|MuxAddr|q[5]~5_combout\ & ( (!\Processor|path|MuxAddr|q[6]~6_combout\ & !\Processor|path|MuxAddr|q[7]~7_combout\) ) ) # ( !\Processor|path|MuxAddr|q[5]~5_combout\ & ( (!\Processor|path|MuxAddr|q[6]~6_combout\ & 
-- (\Processor|path|MuxAddr|q[4]~4_combout\ & !\Processor|path|MuxAddr|q[7]~7_combout\)) # (\Processor|path|MuxAddr|q[6]~6_combout\ & ((\Processor|path|MuxAddr|q[7]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001010101001000100101010110101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Processor|path|MuxAddr|ALT_INV_q[6]~6_combout\,
	datab => \Processor|path|MuxAddr|ALT_INV_q[4]~4_combout\,
	datad => \Processor|path|MuxAddr|ALT_INV_q[7]~7_combout\,
	dataf => \Processor|path|MuxAddr|ALT_INV_q[5]~5_combout\,
	combout => \DecHEX5|Mux1~0_combout\);

-- Location: LABCELL_X17_Y5_N33
\DecHEX5|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DecHEX5|Mux0~0_combout\ = ( \Processor|path|MuxAddr|q[7]~7_combout\ & ( \Processor|path|MuxAddr|q[5]~5_combout\ ) ) # ( !\Processor|path|MuxAddr|q[7]~7_combout\ & ( \Processor|path|MuxAddr|q[5]~5_combout\ & ( (!\Processor|path|MuxAddr|q[4]~4_combout\) # 
-- (!\Processor|path|MuxAddr|q[6]~6_combout\) ) ) ) # ( \Processor|path|MuxAddr|q[7]~7_combout\ & ( !\Processor|path|MuxAddr|q[5]~5_combout\ ) ) # ( !\Processor|path|MuxAddr|q[7]~7_combout\ & ( !\Processor|path|MuxAddr|q[5]~5_combout\ & ( 
-- \Processor|path|MuxAddr|q[6]~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111111111100111111001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Processor|path|MuxAddr|ALT_INV_q[4]~4_combout\,
	datac => \Processor|path|MuxAddr|ALT_INV_q[6]~6_combout\,
	datae => \Processor|path|MuxAddr|ALT_INV_q[7]~7_combout\,
	dataf => \Processor|path|MuxAddr|ALT_INV_q[5]~5_combout\,
	combout => \DecHEX5|Mux0~0_combout\);

-- Location: LABCELL_X1_Y24_N0
\CLK50|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~81_sumout\ = SUM(( !\CLK50|count\(0) ) + ( VCC ) + ( !VCC ))
-- \CLK50|Add0~82\ = CARRY(( !\CLK50|count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CLK50|ALT_INV_count\(0),
	cin => GND,
	sumout => \CLK50|Add0~81_sumout\,
	cout => \CLK50|Add0~82\);

-- Location: LABCELL_X2_Y24_N57
\CLK50|count~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|count~0_combout\ = ( !\CLK50|Equal0~6_combout\ & ( !\CLK50|Add0~81_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CLK50|ALT_INV_Add0~81_sumout\,
	dataf => \CLK50|ALT_INV_Equal0~6_combout\,
	combout => \CLK50|count~0_combout\);

-- Location: FF_X2_Y24_N59
\CLK50|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|count~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(0));

-- Location: LABCELL_X1_Y24_N3
\CLK50|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~113_sumout\ = SUM(( \CLK50|count\(1) ) + ( GND ) + ( \CLK50|Add0~82\ ))
-- \CLK50|Add0~114\ = CARRY(( \CLK50|count\(1) ) + ( GND ) + ( \CLK50|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CLK50|ALT_INV_count\(1),
	cin => \CLK50|Add0~82\,
	sumout => \CLK50|Add0~113_sumout\,
	cout => \CLK50|Add0~114\);

-- Location: FF_X1_Y24_N5
\CLK50|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~113_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(1));

-- Location: LABCELL_X1_Y24_N6
\CLK50|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~117_sumout\ = SUM(( \CLK50|count\(2) ) + ( GND ) + ( \CLK50|Add0~114\ ))
-- \CLK50|Add0~118\ = CARRY(( \CLK50|count\(2) ) + ( GND ) + ( \CLK50|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CLK50|ALT_INV_count\(2),
	cin => \CLK50|Add0~114\,
	sumout => \CLK50|Add0~117_sumout\,
	cout => \CLK50|Add0~118\);

-- Location: FF_X1_Y24_N7
\CLK50|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~117_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(2));

-- Location: LABCELL_X1_Y24_N9
\CLK50|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~1_sumout\ = SUM(( \CLK50|count\(3) ) + ( GND ) + ( \CLK50|Add0~118\ ))
-- \CLK50|Add0~2\ = CARRY(( \CLK50|count\(3) ) + ( GND ) + ( \CLK50|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CLK50|ALT_INV_count\(3),
	cin => \CLK50|Add0~118\,
	sumout => \CLK50|Add0~1_sumout\,
	cout => \CLK50|Add0~2\);

-- Location: FF_X1_Y24_N11
\CLK50|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~1_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(3));

-- Location: LABCELL_X1_Y24_N12
\CLK50|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~29_sumout\ = SUM(( \CLK50|count[4]~DUPLICATE_q\ ) + ( GND ) + ( \CLK50|Add0~2\ ))
-- \CLK50|Add0~30\ = CARRY(( \CLK50|count[4]~DUPLICATE_q\ ) + ( GND ) + ( \CLK50|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CLK50|ALT_INV_count[4]~DUPLICATE_q\,
	cin => \CLK50|Add0~2\,
	sumout => \CLK50|Add0~29_sumout\,
	cout => \CLK50|Add0~30\);

-- Location: FF_X1_Y24_N14
\CLK50|count[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~29_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count[4]~DUPLICATE_q\);

-- Location: LABCELL_X1_Y24_N15
\CLK50|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~101_sumout\ = SUM(( \CLK50|count\(5) ) + ( GND ) + ( \CLK50|Add0~30\ ))
-- \CLK50|Add0~102\ = CARRY(( \CLK50|count\(5) ) + ( GND ) + ( \CLK50|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CLK50|ALT_INV_count\(5),
	cin => \CLK50|Add0~30\,
	sumout => \CLK50|Add0~101_sumout\,
	cout => \CLK50|Add0~102\);

-- Location: FF_X1_Y24_N16
\CLK50|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~101_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(5));

-- Location: LABCELL_X1_Y24_N18
\CLK50|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~105_sumout\ = SUM(( \CLK50|count\(6) ) + ( GND ) + ( \CLK50|Add0~102\ ))
-- \CLK50|Add0~106\ = CARRY(( \CLK50|count\(6) ) + ( GND ) + ( \CLK50|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CLK50|ALT_INV_count\(6),
	cin => \CLK50|Add0~102\,
	sumout => \CLK50|Add0~105_sumout\,
	cout => \CLK50|Add0~106\);

-- Location: FF_X1_Y24_N19
\CLK50|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~105_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(6));

-- Location: LABCELL_X1_Y24_N21
\CLK50|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~21_sumout\ = SUM(( \CLK50|count[7]~DUPLICATE_q\ ) + ( GND ) + ( \CLK50|Add0~106\ ))
-- \CLK50|Add0~22\ = CARRY(( \CLK50|count[7]~DUPLICATE_q\ ) + ( GND ) + ( \CLK50|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CLK50|ALT_INV_count[7]~DUPLICATE_q\,
	cin => \CLK50|Add0~106\,
	sumout => \CLK50|Add0~21_sumout\,
	cout => \CLK50|Add0~22\);

-- Location: FF_X1_Y24_N23
\CLK50|count[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~21_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count[7]~DUPLICATE_q\);

-- Location: LABCELL_X1_Y24_N24
\CLK50|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~17_sumout\ = SUM(( \CLK50|count[8]~DUPLICATE_q\ ) + ( GND ) + ( \CLK50|Add0~22\ ))
-- \CLK50|Add0~18\ = CARRY(( \CLK50|count[8]~DUPLICATE_q\ ) + ( GND ) + ( \CLK50|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CLK50|ALT_INV_count[8]~DUPLICATE_q\,
	cin => \CLK50|Add0~22\,
	sumout => \CLK50|Add0~17_sumout\,
	cout => \CLK50|Add0~18\);

-- Location: FF_X1_Y24_N26
\CLK50|count[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~17_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count[8]~DUPLICATE_q\);

-- Location: LABCELL_X1_Y24_N27
\CLK50|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~45_sumout\ = SUM(( \CLK50|count\(9) ) + ( GND ) + ( \CLK50|Add0~18\ ))
-- \CLK50|Add0~46\ = CARRY(( \CLK50|count\(9) ) + ( GND ) + ( \CLK50|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CLK50|ALT_INV_count\(9),
	cin => \CLK50|Add0~18\,
	sumout => \CLK50|Add0~45_sumout\,
	cout => \CLK50|Add0~46\);

-- Location: FF_X1_Y24_N28
\CLK50|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~45_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(9));

-- Location: LABCELL_X1_Y24_N30
\CLK50|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~93_sumout\ = SUM(( \CLK50|count\(10) ) + ( GND ) + ( \CLK50|Add0~46\ ))
-- \CLK50|Add0~94\ = CARRY(( \CLK50|count\(10) ) + ( GND ) + ( \CLK50|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CLK50|ALT_INV_count\(10),
	cin => \CLK50|Add0~46\,
	sumout => \CLK50|Add0~93_sumout\,
	cout => \CLK50|Add0~94\);

-- Location: FF_X1_Y24_N31
\CLK50|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~93_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(10));

-- Location: LABCELL_X1_Y24_N33
\CLK50|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~9_sumout\ = SUM(( \CLK50|count\(11) ) + ( GND ) + ( \CLK50|Add0~94\ ))
-- \CLK50|Add0~10\ = CARRY(( \CLK50|count\(11) ) + ( GND ) + ( \CLK50|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CLK50|ALT_INV_count\(11),
	cin => \CLK50|Add0~94\,
	sumout => \CLK50|Add0~9_sumout\,
	cout => \CLK50|Add0~10\);

-- Location: FF_X1_Y24_N35
\CLK50|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~9_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(11));

-- Location: LABCELL_X1_Y24_N36
\CLK50|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~109_sumout\ = SUM(( \CLK50|count\(12) ) + ( GND ) + ( \CLK50|Add0~10\ ))
-- \CLK50|Add0~110\ = CARRY(( \CLK50|count\(12) ) + ( GND ) + ( \CLK50|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CLK50|ALT_INV_count\(12),
	cin => \CLK50|Add0~10\,
	sumout => \CLK50|Add0~109_sumout\,
	cout => \CLK50|Add0~110\);

-- Location: FF_X1_Y24_N37
\CLK50|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~109_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(12));

-- Location: LABCELL_X1_Y24_N39
\CLK50|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~33_sumout\ = SUM(( \CLK50|count\(13) ) + ( GND ) + ( \CLK50|Add0~110\ ))
-- \CLK50|Add0~34\ = CARRY(( \CLK50|count\(13) ) + ( GND ) + ( \CLK50|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CLK50|ALT_INV_count\(13),
	cin => \CLK50|Add0~110\,
	sumout => \CLK50|Add0~33_sumout\,
	cout => \CLK50|Add0~34\);

-- Location: FF_X1_Y24_N41
\CLK50|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~33_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(13));

-- Location: LABCELL_X1_Y24_N42
\CLK50|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~37_sumout\ = SUM(( \CLK50|count\(14) ) + ( GND ) + ( \CLK50|Add0~34\ ))
-- \CLK50|Add0~38\ = CARRY(( \CLK50|count\(14) ) + ( GND ) + ( \CLK50|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CLK50|ALT_INV_count\(14),
	cin => \CLK50|Add0~34\,
	sumout => \CLK50|Add0~37_sumout\,
	cout => \CLK50|Add0~38\);

-- Location: FF_X1_Y24_N44
\CLK50|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~37_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(14));

-- Location: LABCELL_X1_Y24_N45
\CLK50|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~41_sumout\ = SUM(( \CLK50|count\(15) ) + ( GND ) + ( \CLK50|Add0~38\ ))
-- \CLK50|Add0~42\ = CARRY(( \CLK50|count\(15) ) + ( GND ) + ( \CLK50|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CLK50|ALT_INV_count\(15),
	cin => \CLK50|Add0~38\,
	sumout => \CLK50|Add0~41_sumout\,
	cout => \CLK50|Add0~42\);

-- Location: FF_X1_Y24_N46
\CLK50|count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~41_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(15));

-- Location: LABCELL_X1_Y24_N48
\CLK50|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~49_sumout\ = SUM(( \CLK50|count\(16) ) + ( GND ) + ( \CLK50|Add0~42\ ))
-- \CLK50|Add0~50\ = CARRY(( \CLK50|count\(16) ) + ( GND ) + ( \CLK50|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CLK50|ALT_INV_count\(16),
	cin => \CLK50|Add0~42\,
	sumout => \CLK50|Add0~49_sumout\,
	cout => \CLK50|Add0~50\);

-- Location: FF_X1_Y24_N49
\CLK50|count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~49_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(16));

-- Location: LABCELL_X1_Y24_N51
\CLK50|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~53_sumout\ = SUM(( \CLK50|count\(17) ) + ( GND ) + ( \CLK50|Add0~50\ ))
-- \CLK50|Add0~54\ = CARRY(( \CLK50|count\(17) ) + ( GND ) + ( \CLK50|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CLK50|ALT_INV_count\(17),
	cin => \CLK50|Add0~50\,
	sumout => \CLK50|Add0~53_sumout\,
	cout => \CLK50|Add0~54\);

-- Location: FF_X1_Y24_N53
\CLK50|count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~53_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(17));

-- Location: LABCELL_X1_Y24_N54
\CLK50|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~25_sumout\ = SUM(( \CLK50|count\(18) ) + ( GND ) + ( \CLK50|Add0~54\ ))
-- \CLK50|Add0~26\ = CARRY(( \CLK50|count\(18) ) + ( GND ) + ( \CLK50|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CLK50|ALT_INV_count\(18),
	cin => \CLK50|Add0~54\,
	sumout => \CLK50|Add0~25_sumout\,
	cout => \CLK50|Add0~26\);

-- Location: FF_X1_Y24_N55
\CLK50|count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~25_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(18));

-- Location: LABCELL_X1_Y24_N57
\CLK50|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~89_sumout\ = SUM(( \CLK50|count\(19) ) + ( GND ) + ( \CLK50|Add0~26\ ))
-- \CLK50|Add0~90\ = CARRY(( \CLK50|count\(19) ) + ( GND ) + ( \CLK50|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CLK50|ALT_INV_count\(19),
	cin => \CLK50|Add0~26\,
	sumout => \CLK50|Add0~89_sumout\,
	cout => \CLK50|Add0~90\);

-- Location: FF_X1_Y24_N58
\CLK50|count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~89_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(19));

-- Location: LABCELL_X1_Y23_N0
\CLK50|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~97_sumout\ = SUM(( \CLK50|count\(20) ) + ( GND ) + ( \CLK50|Add0~90\ ))
-- \CLK50|Add0~98\ = CARRY(( \CLK50|count\(20) ) + ( GND ) + ( \CLK50|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CLK50|ALT_INV_count\(20),
	cin => \CLK50|Add0~90\,
	sumout => \CLK50|Add0~97_sumout\,
	cout => \CLK50|Add0~98\);

-- Location: FF_X1_Y23_N1
\CLK50|count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~97_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(20));

-- Location: LABCELL_X1_Y23_N3
\CLK50|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~77_sumout\ = SUM(( \CLK50|count\(21) ) + ( GND ) + ( \CLK50|Add0~98\ ))
-- \CLK50|Add0~78\ = CARRY(( \CLK50|count\(21) ) + ( GND ) + ( \CLK50|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CLK50|ALT_INV_count\(21),
	cin => \CLK50|Add0~98\,
	sumout => \CLK50|Add0~77_sumout\,
	cout => \CLK50|Add0~78\);

-- Location: FF_X1_Y23_N5
\CLK50|count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~77_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(21));

-- Location: LABCELL_X1_Y23_N6
\CLK50|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~73_sumout\ = SUM(( \CLK50|count[22]~DUPLICATE_q\ ) + ( GND ) + ( \CLK50|Add0~78\ ))
-- \CLK50|Add0~74\ = CARRY(( \CLK50|count[22]~DUPLICATE_q\ ) + ( GND ) + ( \CLK50|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CLK50|ALT_INV_count[22]~DUPLICATE_q\,
	cin => \CLK50|Add0~78\,
	sumout => \CLK50|Add0~73_sumout\,
	cout => \CLK50|Add0~74\);

-- Location: FF_X1_Y23_N8
\CLK50|count[22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~73_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count[22]~DUPLICATE_q\);

-- Location: LABCELL_X1_Y23_N9
\CLK50|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~69_sumout\ = SUM(( \CLK50|count\(23) ) + ( GND ) + ( \CLK50|Add0~74\ ))
-- \CLK50|Add0~70\ = CARRY(( \CLK50|count\(23) ) + ( GND ) + ( \CLK50|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CLK50|ALT_INV_count\(23),
	cin => \CLK50|Add0~74\,
	sumout => \CLK50|Add0~69_sumout\,
	cout => \CLK50|Add0~70\);

-- Location: FF_X1_Y23_N11
\CLK50|count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~69_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(23));

-- Location: LABCELL_X1_Y23_N12
\CLK50|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~65_sumout\ = SUM(( \CLK50|count\(24) ) + ( GND ) + ( \CLK50|Add0~70\ ))
-- \CLK50|Add0~66\ = CARRY(( \CLK50|count\(24) ) + ( GND ) + ( \CLK50|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CLK50|ALT_INV_count\(24),
	cin => \CLK50|Add0~70\,
	sumout => \CLK50|Add0~65_sumout\,
	cout => \CLK50|Add0~66\);

-- Location: FF_X1_Y23_N14
\CLK50|count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~65_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(24));

-- Location: LABCELL_X1_Y23_N15
\CLK50|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~61_sumout\ = SUM(( \CLK50|count\(25) ) + ( GND ) + ( \CLK50|Add0~66\ ))
-- \CLK50|Add0~62\ = CARRY(( \CLK50|count\(25) ) + ( GND ) + ( \CLK50|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CLK50|ALT_INV_count\(25),
	cin => \CLK50|Add0~66\,
	sumout => \CLK50|Add0~61_sumout\,
	cout => \CLK50|Add0~62\);

-- Location: FF_X1_Y23_N16
\CLK50|count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~61_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(25));

-- Location: LABCELL_X1_Y23_N18
\CLK50|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~57_sumout\ = SUM(( \CLK50|count\(26) ) + ( GND ) + ( \CLK50|Add0~62\ ))
-- \CLK50|Add0~58\ = CARRY(( \CLK50|count\(26) ) + ( GND ) + ( \CLK50|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CLK50|ALT_INV_count\(26),
	cin => \CLK50|Add0~62\,
	sumout => \CLK50|Add0~57_sumout\,
	cout => \CLK50|Add0~58\);

-- Location: FF_X1_Y23_N20
\CLK50|count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~57_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(26));

-- Location: LABCELL_X1_Y23_N21
\CLK50|Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~125_sumout\ = SUM(( \CLK50|count\(27) ) + ( GND ) + ( \CLK50|Add0~58\ ))
-- \CLK50|Add0~126\ = CARRY(( \CLK50|count\(27) ) + ( GND ) + ( \CLK50|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CLK50|ALT_INV_count\(27),
	cin => \CLK50|Add0~58\,
	sumout => \CLK50|Add0~125_sumout\,
	cout => \CLK50|Add0~126\);

-- Location: FF_X1_Y23_N22
\CLK50|count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~125_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(27));

-- Location: LABCELL_X1_Y23_N24
\CLK50|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~121_sumout\ = SUM(( \CLK50|count\(28) ) + ( GND ) + ( \CLK50|Add0~126\ ))
-- \CLK50|Add0~122\ = CARRY(( \CLK50|count\(28) ) + ( GND ) + ( \CLK50|Add0~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CLK50|ALT_INV_count\(28),
	cin => \CLK50|Add0~126\,
	sumout => \CLK50|Add0~121_sumout\,
	cout => \CLK50|Add0~122\);

-- Location: FF_X1_Y23_N25
\CLK50|count[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~121_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(28));

-- Location: LABCELL_X1_Y23_N27
\CLK50|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~85_sumout\ = SUM(( \CLK50|count\(29) ) + ( GND ) + ( \CLK50|Add0~122\ ))
-- \CLK50|Add0~86\ = CARRY(( \CLK50|count\(29) ) + ( GND ) + ( \CLK50|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CLK50|ALT_INV_count\(29),
	cin => \CLK50|Add0~122\,
	sumout => \CLK50|Add0~85_sumout\,
	cout => \CLK50|Add0~86\);

-- Location: FF_X1_Y23_N29
\CLK50|count[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~85_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(29));

-- Location: LABCELL_X1_Y23_N30
\CLK50|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~5_sumout\ = SUM(( \CLK50|count\(30) ) + ( GND ) + ( \CLK50|Add0~86\ ))
-- \CLK50|Add0~6\ = CARRY(( \CLK50|count\(30) ) + ( GND ) + ( \CLK50|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CLK50|ALT_INV_count\(30),
	cin => \CLK50|Add0~86\,
	sumout => \CLK50|Add0~5_sumout\,
	cout => \CLK50|Add0~6\);

-- Location: FF_X1_Y23_N31
\CLK50|count[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~5_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(30));

-- Location: FF_X1_Y24_N10
\CLK50|count[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~1_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count[3]~DUPLICATE_q\);

-- Location: LABCELL_X2_Y24_N48
\CLK50|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Equal0~0_combout\ = ( \CLK50|count[3]~DUPLICATE_q\ & ( !\CLK50|count\(30) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CLK50|ALT_INV_count\(30),
	dataf => \CLK50|ALT_INV_count[3]~DUPLICATE_q\,
	combout => \CLK50|Equal0~0_combout\);

-- Location: FF_X1_Y24_N4
\CLK50|count[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~113_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count[1]~DUPLICATE_q\);

-- Location: LABCELL_X2_Y24_N30
\CLK50|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Equal0~5_combout\ = ( \CLK50|count\(2) & ( !\CLK50|count\(6) & ( (!\CLK50|count\(28) & (\CLK50|count[1]~DUPLICATE_q\ & (!\CLK50|count\(12) & !\CLK50|count\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CLK50|ALT_INV_count\(28),
	datab => \CLK50|ALT_INV_count[1]~DUPLICATE_q\,
	datac => \CLK50|ALT_INV_count\(12),
	datad => \CLK50|ALT_INV_count\(27),
	datae => \CLK50|ALT_INV_count\(2),
	dataf => \CLK50|ALT_INV_count\(6),
	combout => \CLK50|Equal0~5_combout\);

-- Location: FF_X1_Y24_N34
\CLK50|count[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~9_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count[11]~DUPLICATE_q\);

-- Location: FF_X1_Y24_N22
\CLK50|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~21_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(7));

-- Location: FF_X1_Y24_N25
\CLK50|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~17_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(8));

-- Location: FF_X1_Y24_N13
\CLK50|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~29_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(4));

-- Location: FF_X1_Y23_N35
\CLK50|count[31]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~13_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count[31]~DUPLICATE_q\);

-- Location: LABCELL_X1_Y23_N33
\CLK50|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Add0~13_sumout\ = SUM(( \CLK50|count[31]~DUPLICATE_q\ ) + ( GND ) + ( \CLK50|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CLK50|ALT_INV_count[31]~DUPLICATE_q\,
	cin => \CLK50|Add0~6\,
	sumout => \CLK50|Add0~13_sumout\);

-- Location: FF_X1_Y23_N34
\CLK50|count[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~13_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(31));

-- Location: LABCELL_X2_Y24_N18
\CLK50|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Equal0~1_combout\ = ( \CLK50|count\(4) & ( !\CLK50|count\(31) & ( (\CLK50|count\(18) & (!\CLK50|count[11]~DUPLICATE_q\ & (!\CLK50|count\(7) & !\CLK50|count\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CLK50|ALT_INV_count\(18),
	datab => \CLK50|ALT_INV_count[11]~DUPLICATE_q\,
	datac => \CLK50|ALT_INV_count\(7),
	datad => \CLK50|ALT_INV_count\(8),
	datae => \CLK50|ALT_INV_count\(4),
	dataf => \CLK50|ALT_INV_count\(31),
	combout => \CLK50|Equal0~1_combout\);

-- Location: LABCELL_X2_Y24_N12
\CLK50|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Equal0~4_combout\ = ( !\CLK50|count\(29) & ( \CLK50|count\(5) & ( (!\CLK50|count\(10) & (!\CLK50|count\(0) & (!\CLK50|count\(20) & \CLK50|count\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CLK50|ALT_INV_count\(10),
	datab => \CLK50|ALT_INV_count\(0),
	datac => \CLK50|ALT_INV_count\(20),
	datad => \CLK50|ALT_INV_count\(19),
	datae => \CLK50|ALT_INV_count\(29),
	dataf => \CLK50|ALT_INV_count\(5),
	combout => \CLK50|Equal0~4_combout\);

-- Location: FF_X1_Y24_N43
\CLK50|count[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~37_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count[14]~DUPLICATE_q\);

-- Location: FF_X1_Y24_N52
\CLK50|count[17]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~53_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count[17]~DUPLICATE_q\);

-- Location: LABCELL_X2_Y24_N36
\CLK50|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Equal0~2_combout\ = ( \CLK50|count\(9) & ( !\CLK50|count\(15) & ( (!\CLK50|count\(13) & (\CLK50|count[14]~DUPLICATE_q\ & (\CLK50|count[17]~DUPLICATE_q\ & \CLK50|count\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CLK50|ALT_INV_count\(13),
	datab => \CLK50|ALT_INV_count[14]~DUPLICATE_q\,
	datac => \CLK50|ALT_INV_count[17]~DUPLICATE_q\,
	datad => \CLK50|ALT_INV_count\(16),
	datae => \CLK50|ALT_INV_count\(9),
	dataf => \CLK50|ALT_INV_count\(15),
	combout => \CLK50|Equal0~2_combout\);

-- Location: FF_X1_Y23_N7
\CLK50|count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|Add0~73_sumout\,
	sclr => \CLK50|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|count\(22));

-- Location: LABCELL_X1_Y23_N42
\CLK50|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Equal0~3_combout\ = ( !\CLK50|count\(21) & ( !\CLK50|count\(24) & ( (!\CLK50|count\(22) & (!\CLK50|count\(25) & (!\CLK50|count\(26) & !\CLK50|count\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CLK50|ALT_INV_count\(22),
	datab => \CLK50|ALT_INV_count\(25),
	datac => \CLK50|ALT_INV_count\(26),
	datad => \CLK50|ALT_INV_count\(23),
	datae => \CLK50|ALT_INV_count\(21),
	dataf => \CLK50|ALT_INV_count\(24),
	combout => \CLK50|Equal0~3_combout\);

-- Location: LABCELL_X2_Y24_N24
\CLK50|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|Equal0~6_combout\ = ( \CLK50|Equal0~2_combout\ & ( \CLK50|Equal0~3_combout\ & ( (\CLK50|Equal0~0_combout\ & (\CLK50|Equal0~5_combout\ & (\CLK50|Equal0~1_combout\ & \CLK50|Equal0~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CLK50|ALT_INV_Equal0~0_combout\,
	datab => \CLK50|ALT_INV_Equal0~5_combout\,
	datac => \CLK50|ALT_INV_Equal0~1_combout\,
	datad => \CLK50|ALT_INV_Equal0~4_combout\,
	datae => \CLK50|ALT_INV_Equal0~2_combout\,
	dataf => \CLK50|ALT_INV_Equal0~3_combout\,
	combout => \CLK50|Equal0~6_combout\);

-- Location: LABCELL_X1_Y23_N51
\CLK50|tmp~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CLK50|tmp~0_combout\ = ( !\CLK50|tmp~q\ & ( \CLK50|Equal0~6_combout\ ) ) # ( \CLK50|tmp~q\ & ( !\CLK50|Equal0~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \CLK50|ALT_INV_tmp~q\,
	dataf => \CLK50|ALT_INV_Equal0~6_combout\,
	combout => \CLK50|tmp~0_combout\);

-- Location: FF_X1_Y23_N52
\CLK50|tmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CLK50|tmp~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CLK50|tmp~q\);

-- Location: LABCELL_X19_Y20_N0
\auto_hub|~GND\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;

-- Location: LABCELL_X7_Y2_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\);

-- Location: LABCELL_X1_Y4_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: IOIBUF_X38_Y45_N1
\CLOCK2_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK2_50,
	o => \CLOCK2_50~input_o\);

-- Location: IOIBUF_X14_Y45_N1
\CLOCK3_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK3_50,
	o => \CLOCK3_50~input_o\);

-- Location: IOIBUF_X38_Y0_N1
\CLOCK4_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK4_50,
	o => \CLOCK4_50~input_o\);

-- Location: MLABCELL_X18_Y28_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


