<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/paulw/OneDrive/Documents/Development/FPGA_System86/src/platform/xilinx/MyProcessorIPLib/pcores/system86_v1_00_a/devl/projnav/system86_tb_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="system86_tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="24" />
   <wvobject fp_name="/system86_tb/uut/timing_subsystem/cus27_9p_clock_divider/rst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/system86_tb/uut/timing_subsystem/cus27_9p_clock_divider/CLK_48M" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK_48M</obj_property>
      <obj_property name="ObjectShortName">CLK_48M</obj_property>
   </wvobject>
   <wvobject fp_name="/system86_tb/uut/timing_subsystem/cus27_9p_clock_divider/CLK_6M_IN" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK_6M_IN</obj_property>
      <obj_property name="ObjectShortName">CLK_6M_IN</obj_property>
   </wvobject>
   <wvobject fp_name="/system86_tb/uut/timing_subsystem/cus27_9p_clock_divider/CLK_24M" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK_24M</obj_property>
      <obj_property name="ObjectShortName">CLK_24M</obj_property>
   </wvobject>
   <wvobject fp_name="/system86_tb/uut/timing_subsystem/cus27_9p_clock_divider/CLK_12M" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK_12M</obj_property>
      <obj_property name="ObjectShortName">CLK_12M</obj_property>
   </wvobject>
   <wvobject fp_name="/system86_tb/uut/timing_subsystem/cus27_9p_clock_divider/CLK_6M" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK_6M</obj_property>
      <obj_property name="ObjectShortName">CLK_6M</obj_property>
   </wvobject>
   <wvobject fp_name="/system86_tb/uut/timing_subsystem/cus27_9p_clock_divider/nVSYNC" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">nVSYNC</obj_property>
      <obj_property name="ObjectShortName">nVSYNC</obj_property>
   </wvobject>
   <wvobject fp_name="/system86_tb/uut/timing_subsystem/cus27_9p_clock_divider/nHSYNC" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">nHSYNC</obj_property>
      <obj_property name="ObjectShortName">nHSYNC</obj_property>
   </wvobject>
   <wvobject fp_name="/system86_tb/uut/timing_subsystem/cus27_9p_clock_divider/nVBLANK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">nVBLANK</obj_property>
      <obj_property name="ObjectShortName">nVBLANK</obj_property>
   </wvobject>
   <wvobject fp_name="/system86_tb/uut/timing_subsystem/cus27_9p_clock_divider/nHBLANK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">nHBLANK</obj_property>
      <obj_property name="ObjectShortName">nHBLANK</obj_property>
   </wvobject>
   <wvobject fp_name="/system86_tb/uut/timing_subsystem/cus27_9p_clock_divider/nVRESET" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">nVRESET</obj_property>
      <obj_property name="ObjectShortName">nVRESET</obj_property>
   </wvobject>
   <wvobject fp_name="/system86_tb/uut/timing_subsystem/cus27_9p_clock_divider/nHRESET" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">nHRESET</obj_property>
      <obj_property name="ObjectShortName">nHRESET</obj_property>
   </wvobject>
   <wvobject fp_name="/system86_tb/uut/timing_subsystem/cus27_9p_clock_divider/CLK_8V" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK_8V</obj_property>
      <obj_property name="ObjectShortName">CLK_8V</obj_property>
   </wvobject>
   <wvobject fp_name="/system86_tb/uut/timing_subsystem/cus27_9p_clock_divider/CLK_4V" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK_4V</obj_property>
      <obj_property name="ObjectShortName">CLK_4V</obj_property>
   </wvobject>
   <wvobject fp_name="/system86_tb/uut/timing_subsystem/cus27_9p_clock_divider/CLK_1V" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK_1V</obj_property>
      <obj_property name="ObjectShortName">CLK_1V</obj_property>
   </wvobject>
   <wvobject fp_name="/system86_tb/uut/timing_subsystem/cus27_9p_clock_divider/CLK_4H" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK_4H</obj_property>
      <obj_property name="ObjectShortName">CLK_4H</obj_property>
   </wvobject>
   <wvobject fp_name="/system86_tb/uut/timing_subsystem/cus27_9p_clock_divider/CLK_2H" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK_2H</obj_property>
      <obj_property name="ObjectShortName">CLK_2H</obj_property>
   </wvobject>
   <wvobject fp_name="/system86_tb/uut/timing_subsystem/cus27_9p_clock_divider/CLK_1H" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK_1H</obj_property>
      <obj_property name="ObjectShortName">CLK_1H</obj_property>
   </wvobject>
   <wvobject fp_name="/system86_tb/uut/timing_subsystem/cus27_9p_clock_divider/CLK_S2H" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK_S2H</obj_property>
      <obj_property name="ObjectShortName">CLK_S2H</obj_property>
   </wvobject>
   <wvobject fp_name="/system86_tb/uut/timing_subsystem/cus27_9p_clock_divider/CLK_S1H" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK_S1H</obj_property>
      <obj_property name="ObjectShortName">CLK_S1H</obj_property>
   </wvobject>
   <wvobject fp_name="/system86_tb/uut/timing_subsystem/cus27_9p_clock_divider/horizontal_counter" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">horizontal_counter[8:0]</obj_property>
      <obj_property name="ObjectShortName">horizontal_counter[8:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/system86_tb/uut/timing_subsystem/cus27_9p_clock_divider/vertical_counter" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">vertical_counter[8:0]</obj_property>
      <obj_property name="ObjectShortName">vertical_counter[8:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/system86_tb/uut/timing_subsystem/cus27_9p_clock_divider/nVRESETH" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">nVRESETH</obj_property>
      <obj_property name="ObjectShortName">nVRESETH</obj_property>
   </wvobject>
   <wvobject fp_name="/system86_tb/uut/timing_subsystem/cus27_9p_clock_divider/master_counter" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">master_counter[2:0]</obj_property>
      <obj_property name="ObjectShortName">master_counter[2:0]</obj_property>
   </wvobject>
</wave_config>
