<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element APPS
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element DUT
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element PCIePacketReceiver_0
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element PCIePacketReceiver_0.mmslave_avs
   {
      datum baseAddress
      {
         value = "1052672";
         type = "String";
      }
   }
   element PCIePacketTransmitter_0
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
   }
   element PCIePacketTransmitter_0.mmslave_avs
   {
      datum baseAddress
      {
         value = "1053696";
         type = "String";
      }
   }
   element alt_xcvr_reconfig_0
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element alt_xcvr_reconfig_0.reconfig_mgmt
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element clk_0
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element clk_pcie
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element jtag_uart_0
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
   }
   element jtag_uart_0.avalon_jtag_slave
   {
      datum baseAddress
      {
         value = "1054784";
         type = "String";
      }
   }
   element nios2_gen2_0
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
   }
   element nios2_gen2_0.debug_mem_slave
   {
      datum baseAddress
      {
         value = "1050624";
         type = "String";
      }
   }
   element onchip_memory2_0
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
   }
   element onchip_memory2_0.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
   }
   element pcie_de_gen1_x4_ast64
   {
      datum _originalDeviceFamily
      {
         value = "Stratix V";
         type = "String";
      }
   }
   element pcie_de_gen1_x4_ast64
   {
      datum _originalDeviceFamily
      {
         value = "Stratix V";
         type = "String";
      }
   }
   element pcie_de_gen1_x4_ast64
   {
      datum _originalDeviceFamily
      {
         value = "Stratix V";
         type = "String";
      }
   }
   element pcie_reconfig_driver_0
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element rx_clock_cross_fifo
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element timer_0
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
   }
   element timer_0.s1
   {
      datum baseAddress
      {
         value = "1054720";
         type = "String";
      }
   }
   element tx_clock_cross_fifo
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5SGXEA7N2F45C2" />
 <parameter name="deviceFamily" value="Stratix V" />
 <parameter name="deviceSpeedGrade" value="2_H2" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="0" />
 <parameter name="projectName">PCIe_Fundamental.qpf</parameter>
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="apps_app_ctrl" internal="APPS.app_ctrl" />
 <interface name="apps_simu_mode_clkin" internal="APPS.simu_mode_clkin" />
 <interface name="clk" internal="clk_pcie.clk_in" />
 <interface name="clk_sys" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface name="dut_simu_mode_clkin" internal="DUT.simu_mode_clkin" />
 <interface name="dut_simu_mode_clkout" internal="DUT.simu_mode_clkout" />
 <interface name="hip_ctrl" internal="DUT.hip_ctrl" type="conduit" dir="end" />
 <interface name="hip_pipe" internal="DUT.hip_pipe" type="conduit" dir="end" />
 <interface name="hip_serial" internal="DUT.hip_serial" type="conduit" dir="end" />
 <interface name="pcie_rstn" internal="DUT.npor" type="conduit" dir="end" />
 <interface name="perst" internal="clk_pcie.clk_in_reset" />
 <interface name="reconfig_xcvr_clk" internal="APPS.reconfig_xcvr_clk" />
 <interface name="reconfig_xcvr_rst" internal="APPS.reconfig_xcvr_rst" />
 <interface name="refclk" internal="DUT.refclk" type="clock" dir="end" />
 <interface name="reset_sys" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <interface name="rxtx_pipe" internal="DUT.pcie_pipe" />
 <interface name="rxtx_serial" internal="DUT.pcie_serial" />
 <interface name="test_in_pipe_mode" internal="DUT.hip_control" />
 <module name="APPS" kind="altera_pcie_hip_ast_ed" version="16.0" enabled="1">
  <parameter name="INTENDED_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ast_width_hwtcl" value="Avalon-ST 64-bit" />
  <parameter name="avalon_waddr_hwltcl" value="12" />
  <parameter name="check_bus_master_ena_hwtcl" value="1" />
  <parameter name="check_rx_buffer_cpl_hwtcl" value="1" />
  <parameter name="device_family_hwtcl" value="Stratix V" />
  <parameter name="extend_tag_field_hwtcl" value="32" />
  <parameter name="gen123_lane_rate_mode_hwtcl" value="Gen1 (2.5 Gbps)" />
  <parameter name="lane_mask_hwtcl" value="x4" />
  <parameter name="max_payload_size_hwtcl" value="256" />
  <parameter name="multiple_packets_per_cycle_hwtcl" value="0" />
  <parameter name="num_of_func_hwtcl" value="1" />
  <parameter name="pld_clockrate_hwtcl" value="125000000" />
  <parameter name="port_type_hwtcl" value="Native endpoint" />
  <parameter name="track_rxfc_cplbuf_ovf_hwtcl" value="0" />
  <parameter name="use_crc_forwarding_hwtcl" value="0" />
  <parameter name="use_ep_simple_downstream_apps_hwtcl" value="0" />
  <parameter name="use_rx_st_be_hwtcl" value="1" />
 </module>
 <module name="DUT" kind="altera_pcie_sv_hip_ast" version="16.0" enabled="1">
  <parameter name="INTENDED_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="advanced_default_hwtcl_atomic_malformed" value="true" />
  <parameter name="advanced_default_hwtcl_atomic_op_completer_32bit" value="false" />
  <parameter name="advanced_default_hwtcl_atomic_op_completer_64bit" value="false" />
  <parameter name="advanced_default_hwtcl_atomic_op_routing" value="false" />
  <parameter name="advanced_default_hwtcl_bridge_port_ssid_support" value="false" />
  <parameter name="advanced_default_hwtcl_bridge_port_vga_enable" value="false" />
  <parameter name="advanced_default_hwtcl_bypass_cdc" value="false" />
  <parameter name="advanced_default_hwtcl_cas_completer_128bit" value="false" />
  <parameter name="advanced_default_hwtcl_cdc_dummy_insert_limit" value="11" />
  <parameter name="advanced_default_hwtcl_d0_pme" value="false" />
  <parameter name="advanced_default_hwtcl_d1_pme" value="false" />
  <parameter name="advanced_default_hwtcl_d1_support" value="false" />
  <parameter name="advanced_default_hwtcl_d2_pme" value="false" />
  <parameter name="advanced_default_hwtcl_d2_support" value="false" />
  <parameter name="advanced_default_hwtcl_d3_cold_pme" value="false" />
  <parameter name="advanced_default_hwtcl_d3_hot_pme" value="false" />
  <parameter name="advanced_default_hwtcl_data_pack_rx" value="disable" />
  <parameter name="advanced_default_hwtcl_deskew_comma" value="com_deskw" />
  <parameter name="advanced_default_hwtcl_device_number" value="0" />
  <parameter name="advanced_default_hwtcl_disable_link_x2_support" value="false" />
  <parameter name="advanced_default_hwtcl_disable_snoop_packet" value="false" />
  <parameter name="advanced_default_hwtcl_ei_delay_powerdown_count" value="10" />
  <parameter name="advanced_default_hwtcl_eie_before_nfts_count" value="4" />
  <parameter
     name="advanced_default_hwtcl_enable_adapter_half_rate_mode"
     value="false" />
  <parameter name="advanced_default_hwtcl_enable_l1_aspm" value="false" />
  <parameter name="advanced_default_hwtcl_enable_rx_buffer_checking" value="false" />
  <parameter name="advanced_default_hwtcl_extended_format_field" value="false" />
  <parameter name="advanced_default_hwtcl_extended_tag_reset" value="false" />
  <parameter name="advanced_default_hwtcl_fc_init_timer" value="1024" />
  <parameter name="advanced_default_hwtcl_flow_control_timeout_count" value="200" />
  <parameter name="advanced_default_hwtcl_flow_control_update_count" value="30" />
  <parameter name="advanced_default_hwtcl_flr_capability" value="false" />
  <parameter name="advanced_default_hwtcl_gen2_diffclock_nfts_count" value="255" />
  <parameter name="advanced_default_hwtcl_gen2_sameclock_nfts_count" value="255" />
  <parameter name="advanced_default_hwtcl_hot_plug_support" value="0" />
  <parameter name="advanced_default_hwtcl_interrupt_pin" value="inta" />
  <parameter name="advanced_default_hwtcl_l01_entry_latency" value="31" />
  <parameter name="advanced_default_hwtcl_l0_exit_latency_diffclock" value="6" />
  <parameter name="advanced_default_hwtcl_l0_exit_latency_sameclock" value="6" />
  <parameter name="advanced_default_hwtcl_l1_exit_latency_diffclock" value="0" />
  <parameter name="advanced_default_hwtcl_l1_exit_latency_sameclock" value="0" />
  <parameter name="advanced_default_hwtcl_low_priority_vc" value="single_vc" />
  <parameter name="advanced_default_hwtcl_ltr_mechanism" value="false" />
  <parameter name="advanced_default_hwtcl_ltssm_1ms_timeout" value="disable" />
  <parameter name="advanced_default_hwtcl_ltssm_freqlocked_check" value="disable" />
  <parameter name="advanced_default_hwtcl_maximum_current" value="0" />
  <parameter name="advanced_default_hwtcl_no_command_completed" value="true" />
  <parameter name="advanced_default_hwtcl_no_soft_reset" value="false" />
  <parameter name="advanced_default_hwtcl_pclk_out_sel" value="pclk" />
  <parameter name="advanced_default_hwtcl_pipex1_debug_sel" value="disable" />
  <parameter name="advanced_default_hwtcl_register_pipe_signals" value="false" />
  <parameter name="advanced_default_hwtcl_reserved_debug" value="0" />
  <parameter
     name="advanced_default_hwtcl_retry_buffer_last_active_address"
     value="2047" />
  <parameter name="advanced_default_hwtcl_rx_l0s_count_idl" value="0" />
  <parameter name="advanced_default_hwtcl_set_l0s" value="0" />
  <parameter name="advanced_default_hwtcl_skp_os_gen3_count" value="0" />
  <parameter name="advanced_default_hwtcl_skp_os_schedule_count" value="0" />
  <parameter name="advanced_default_hwtcl_ssid" value="0" />
  <parameter name="advanced_default_hwtcl_ssvid" value="0" />
  <parameter name="advanced_default_hwtcl_tph_completer" value="false" />
  <parameter name="advanced_default_hwtcl_tx_cdc_almost_empty" value="5" />
  <parameter name="advanced_default_hwtcl_vc0_clk_enable" value="true" />
  <parameter name="advanced_default_hwtcl_wrong_device_id" value="disable" />
  <parameter name="advanced_default_parameter_override" value="0" />
  <parameter name="ast_width_hwtcl" value="Avalon-ST 64-bit" />
  <parameter name="bar0_size_mask_hwtcl" value="28" />
  <parameter name="bar0_type_hwtcl" value="1" />
  <parameter name="bar1_size_mask_hwtcl" value="0" />
  <parameter name="bar1_type_hwtcl" value="0" />
  <parameter name="bar2_size_mask_hwtcl" value="10" />
  <parameter name="bar2_type_hwtcl" value="2" />
  <parameter name="bar3_size_mask_hwtcl" value="0" />
  <parameter name="bar3_type_hwtcl" value="0" />
  <parameter name="bar4_size_mask_hwtcl" value="0" />
  <parameter name="bar4_type_hwtcl" value="0" />
  <parameter name="bar5_size_mask_hwtcl" value="0" />
  <parameter name="bar5_type_hwtcl" value="0" />
  <parameter name="change_deemphasis_hwtcl" value="0" />
  <parameter name="class_code_hwtcl" value="16711680" />
  <parameter name="completion_timeout_hwtcl" value="ABCD" />
  <parameter name="design_environment_hwtcl" value="QSYS" />
  <parameter name="device_id_hwtcl" value="57345" />
  <parameter name="dll_active_report_support_hwtcl" value="0" />
  <parameter name="ecrc_check_capable_hwtcl" value="0" />
  <parameter name="ecrc_gen_capable_hwtcl" value="0" />
  <parameter name="enable_completion_timeout_disable_hwtcl" value="1" />
  <parameter name="enable_function_msix_support_hwtcl" value="0" />
  <parameter name="enable_pcisigtest_hwtcl" value="0" />
  <parameter name="enable_pipe32_phyip_ser_driver_hwtcl" value="0" />
  <parameter name="enable_pipe32_sim_hwtcl" value="0" />
  <parameter name="enable_power_on_rst_pulse_hwtcl" value="1" />
  <parameter name="enable_slot_register_hwtcl" value="0" />
  <parameter name="enable_tl_only_sim_hwtcl" value="0" />
  <parameter name="endpoint_l0_latency_hwtcl" value="0" />
  <parameter name="endpoint_l1_latency_hwtcl" value="0" />
  <parameter name="expansion_base_address_register_hwtcl" value="0" />
  <parameter name="extend_tag_field_hwtcl" value="32" />
  <parameter name="fixed_preset_on" value="0" />
  <parameter name="force_hrc" value="0" />
  <parameter name="force_src" value="0" />
  <parameter name="full_swing_hwtcl" value="35" />
  <parameter name="gen123_lane_rate_mode_hwtcl" value="Gen1 (2.5 Gbps)" />
  <parameter name="gen3_coeff_10_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_10_hwtcl" value="0" />
  <parameter name="gen3_coeff_10_nxtber_less_hwtcl">g3_coeff_10_nxtber_less</parameter>
  <parameter name="gen3_coeff_10_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_10_nxtber_more_hwtcl">g3_coeff_10_nxtber_more</parameter>
  <parameter name="gen3_coeff_10_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_10_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_coeff_10_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_10_sel_hwtcl" value="preset_10" />
  <parameter name="gen3_coeff_11_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_11_hwtcl" value="0" />
  <parameter name="gen3_coeff_11_nxtber_less_hwtcl">g3_coeff_11_nxtber_less</parameter>
  <parameter name="gen3_coeff_11_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_11_nxtber_more_hwtcl">g3_coeff_11_nxtber_more</parameter>
  <parameter name="gen3_coeff_11_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_11_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_coeff_11_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_11_sel_hwtcl" value="preset_11" />
  <parameter name="gen3_coeff_12_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_12_hwtcl" value="0" />
  <parameter name="gen3_coeff_12_nxtber_less_hwtcl">g3_coeff_12_nxtber_less</parameter>
  <parameter name="gen3_coeff_12_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_12_nxtber_more_hwtcl">g3_coeff_12_nxtber_more</parameter>
  <parameter name="gen3_coeff_12_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_12_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_coeff_12_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_12_sel_hwtcl" value="preset_12" />
  <parameter name="gen3_coeff_13_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_13_hwtcl" value="0" />
  <parameter name="gen3_coeff_13_nxtber_less_hwtcl">g3_coeff_13_nxtber_less</parameter>
  <parameter name="gen3_coeff_13_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_13_nxtber_more_hwtcl">g3_coeff_13_nxtber_more</parameter>
  <parameter name="gen3_coeff_13_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_13_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_coeff_13_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_13_sel_hwtcl" value="preset_13" />
  <parameter name="gen3_coeff_14_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_14_hwtcl" value="0" />
  <parameter name="gen3_coeff_14_nxtber_less_hwtcl">g3_coeff_14_nxtber_less</parameter>
  <parameter name="gen3_coeff_14_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_14_nxtber_more_hwtcl">g3_coeff_14_nxtber_more</parameter>
  <parameter name="gen3_coeff_14_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_14_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_coeff_14_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_14_sel_hwtcl" value="preset_14" />
  <parameter name="gen3_coeff_15_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_15_hwtcl" value="0" />
  <parameter name="gen3_coeff_15_nxtber_less_hwtcl">g3_coeff_15_nxtber_less</parameter>
  <parameter name="gen3_coeff_15_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_15_nxtber_more_hwtcl">g3_coeff_15_nxtber_more</parameter>
  <parameter name="gen3_coeff_15_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_15_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_coeff_15_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_15_sel_hwtcl" value="preset_15" />
  <parameter name="gen3_coeff_16_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_16_hwtcl" value="0" />
  <parameter name="gen3_coeff_16_nxtber_less_hwtcl">g3_coeff_16_nxtber_less</parameter>
  <parameter name="gen3_coeff_16_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_16_nxtber_more_hwtcl">g3_coeff_16_nxtber_more</parameter>
  <parameter name="gen3_coeff_16_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_16_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_coeff_16_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_16_sel_hwtcl" value="preset_16" />
  <parameter name="gen3_coeff_17_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_17_hwtcl" value="0" />
  <parameter name="gen3_coeff_17_nxtber_less_hwtcl">g3_coeff_17_nxtber_less</parameter>
  <parameter name="gen3_coeff_17_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_17_nxtber_more_hwtcl">g3_coeff_17_nxtber_more</parameter>
  <parameter name="gen3_coeff_17_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_17_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_coeff_17_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_17_sel_hwtcl" value="preset_17" />
  <parameter name="gen3_coeff_18_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_18_hwtcl" value="0" />
  <parameter name="gen3_coeff_18_nxtber_less_hwtcl">g3_coeff_18_nxtber_less</parameter>
  <parameter name="gen3_coeff_18_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_18_nxtber_more_hwtcl">g3_coeff_18_nxtber_more</parameter>
  <parameter name="gen3_coeff_18_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_18_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_coeff_18_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_18_sel_hwtcl" value="preset_18" />
  <parameter name="gen3_coeff_19_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_19_hwtcl" value="0" />
  <parameter name="gen3_coeff_19_nxtber_less_hwtcl">g3_coeff_19_nxtber_less</parameter>
  <parameter name="gen3_coeff_19_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_19_nxtber_more_hwtcl">g3_coeff_19_nxtber_more</parameter>
  <parameter name="gen3_coeff_19_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_19_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_coeff_19_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_19_sel_hwtcl" value="preset_19" />
  <parameter name="gen3_coeff_1_ber_meas_hwtcl" value="2" />
  <parameter name="gen3_coeff_1_hwtcl" value="7" />
  <parameter name="gen3_coeff_1_nxtber_less_hwtcl">g3_coeff_1_nxtber_less</parameter>
  <parameter name="gen3_coeff_1_nxtber_less_ptr_hwtcl" value="1" />
  <parameter name="gen3_coeff_1_nxtber_more_hwtcl">g3_coeff_1_nxtber_more</parameter>
  <parameter name="gen3_coeff_1_nxtber_more_ptr_hwtcl" value="1" />
  <parameter name="gen3_coeff_1_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_coeff_1_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_1_sel_hwtcl" value="preset_1" />
  <parameter name="gen3_coeff_20_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_20_hwtcl" value="0" />
  <parameter name="gen3_coeff_20_nxtber_less_hwtcl">g3_coeff_20_nxtber_less</parameter>
  <parameter name="gen3_coeff_20_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_20_nxtber_more_hwtcl">g3_coeff_20_nxtber_more</parameter>
  <parameter name="gen3_coeff_20_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_20_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_coeff_20_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_20_sel_hwtcl" value="preset_20" />
  <parameter name="gen3_coeff_21_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_21_hwtcl" value="0" />
  <parameter name="gen3_coeff_21_nxtber_less_hwtcl">g3_coeff_21_nxtber_less</parameter>
  <parameter name="gen3_coeff_21_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_21_nxtber_more_hwtcl">g3_coeff_21_nxtber_more</parameter>
  <parameter name="gen3_coeff_21_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_21_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_coeff_21_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_21_sel_hwtcl" value="preset_21" />
  <parameter name="gen3_coeff_22_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_22_hwtcl" value="0" />
  <parameter name="gen3_coeff_22_nxtber_less_hwtcl">g3_coeff_22_nxtber_less</parameter>
  <parameter name="gen3_coeff_22_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_22_nxtber_more_hwtcl">g3_coeff_22_nxtber_more</parameter>
  <parameter name="gen3_coeff_22_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_22_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_coeff_22_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_22_sel_hwtcl" value="preset_22" />
  <parameter name="gen3_coeff_23_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_23_hwtcl" value="0" />
  <parameter name="gen3_coeff_23_nxtber_less_hwtcl">g3_coeff_23_nxtber_less</parameter>
  <parameter name="gen3_coeff_23_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_23_nxtber_more_hwtcl">g3_coeff_23_nxtber_more</parameter>
  <parameter name="gen3_coeff_23_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_23_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_coeff_23_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_23_sel_hwtcl" value="preset_23" />
  <parameter name="gen3_coeff_24_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_24_hwtcl" value="0" />
  <parameter name="gen3_coeff_24_nxtber_less_hwtcl">g3_coeff_24_nxtber_less</parameter>
  <parameter name="gen3_coeff_24_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_24_nxtber_more_hwtcl">g3_coeff_24_nxtber_more</parameter>
  <parameter name="gen3_coeff_24_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_24_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_coeff_24_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_24_sel_hwtcl" value="preset_24" />
  <parameter name="gen3_coeff_2_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_2_hwtcl" value="0" />
  <parameter name="gen3_coeff_2_nxtber_less_hwtcl">g3_coeff_2_nxtber_less</parameter>
  <parameter name="gen3_coeff_2_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_2_nxtber_more_hwtcl">g3_coeff_2_nxtber_more</parameter>
  <parameter name="gen3_coeff_2_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_2_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_coeff_2_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_2_sel_hwtcl" value="preset_2" />
  <parameter name="gen3_coeff_3_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_3_hwtcl" value="0" />
  <parameter name="gen3_coeff_3_nxtber_less_hwtcl">g3_coeff_3_nxtber_less</parameter>
  <parameter name="gen3_coeff_3_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_3_nxtber_more_hwtcl">g3_coeff_3_nxtber_more</parameter>
  <parameter name="gen3_coeff_3_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_3_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_coeff_3_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_3_sel_hwtcl" value="preset_3" />
  <parameter name="gen3_coeff_4_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_4_hwtcl" value="0" />
  <parameter name="gen3_coeff_4_nxtber_less_hwtcl">g3_coeff_4_nxtber_less</parameter>
  <parameter name="gen3_coeff_4_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_4_nxtber_more_hwtcl">g3_coeff_4_nxtber_more</parameter>
  <parameter name="gen3_coeff_4_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_4_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_coeff_4_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_4_sel_hwtcl" value="preset_4" />
  <parameter name="gen3_coeff_5_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_5_hwtcl" value="0" />
  <parameter name="gen3_coeff_5_nxtber_less_hwtcl">g3_coeff_5_nxtber_less</parameter>
  <parameter name="gen3_coeff_5_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_5_nxtber_more_hwtcl">g3_coeff_5_nxtber_more</parameter>
  <parameter name="gen3_coeff_5_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_5_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_coeff_5_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_5_sel_hwtcl" value="preset_5" />
  <parameter name="gen3_coeff_6_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_6_hwtcl" value="0" />
  <parameter name="gen3_coeff_6_nxtber_less_hwtcl">g3_coeff_6_nxtber_less</parameter>
  <parameter name="gen3_coeff_6_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_6_nxtber_more_hwtcl">g3_coeff_6_nxtber_more</parameter>
  <parameter name="gen3_coeff_6_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_6_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_coeff_6_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_6_sel_hwtcl" value="preset_6" />
  <parameter name="gen3_coeff_7_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_7_hwtcl" value="0" />
  <parameter name="gen3_coeff_7_nxtber_less_hwtcl">g3_coeff_7_nxtber_less</parameter>
  <parameter name="gen3_coeff_7_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_7_nxtber_more_hwtcl">g3_coeff_7_nxtber_more</parameter>
  <parameter name="gen3_coeff_7_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_7_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_coeff_7_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_7_sel_hwtcl" value="preset_7" />
  <parameter name="gen3_coeff_8_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_8_hwtcl" value="0" />
  <parameter name="gen3_coeff_8_nxtber_less_hwtcl">g3_coeff_8_nxtber_less</parameter>
  <parameter name="gen3_coeff_8_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_8_nxtber_more_hwtcl">g3_coeff_8_nxtber_more</parameter>
  <parameter name="gen3_coeff_8_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_8_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_coeff_8_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_8_sel_hwtcl" value="preset_8" />
  <parameter name="gen3_coeff_9_ber_meas_hwtcl" value="0" />
  <parameter name="gen3_coeff_9_hwtcl" value="0" />
  <parameter name="gen3_coeff_9_nxtber_less_hwtcl">g3_coeff_9_nxtber_less</parameter>
  <parameter name="gen3_coeff_9_nxtber_less_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_9_nxtber_more_hwtcl">g3_coeff_9_nxtber_more</parameter>
  <parameter name="gen3_coeff_9_nxtber_more_ptr_hwtcl" value="0" />
  <parameter name="gen3_coeff_9_preset_hint_hwtcl" value="0" />
  <parameter name="gen3_coeff_9_reqber_hwtcl" value="0" />
  <parameter name="gen3_coeff_9_sel_hwtcl" value="preset_9" />
  <parameter name="gen3_full_swing_hwtcl" value="35" />
  <parameter name="gen3_low_freq_hwtcl" value="0" />
  <parameter name="gen3_preset_coeff_10_hwtcl" value="0" />
  <parameter name="gen3_preset_coeff_11_hwtcl" value="0" />
  <parameter name="gen3_preset_coeff_1_hwtcl" value="0" />
  <parameter name="gen3_preset_coeff_2_hwtcl" value="0" />
  <parameter name="gen3_preset_coeff_3_hwtcl" value="0" />
  <parameter name="gen3_preset_coeff_4_hwtcl" value="0" />
  <parameter name="gen3_preset_coeff_5_hwtcl" value="0" />
  <parameter name="gen3_preset_coeff_6_hwtcl" value="0" />
  <parameter name="gen3_preset_coeff_7_hwtcl" value="0" />
  <parameter name="gen3_preset_coeff_8_hwtcl" value="0" />
  <parameter name="gen3_preset_coeff_9_hwtcl" value="0" />
  <parameter name="gen3_rxfreqlock_counter_hwtcl" value="0" />
  <parameter name="hip_reconfig_hwtcl" value="0" />
  <parameter name="hip_tag_checking_hwtcl" value="1" />
  <parameter name="hwtcl_override_g2_txvod" value="0" />
  <parameter name="hwtcl_override_g3rxcoef" value="0" />
  <parameter name="hwtcl_override_g3txcoef" value="0" />
  <parameter name="in_cvp_mode_hwtcl" value="0" />
  <parameter name="io_window_addr_width_hwtcl" value="0" />
  <parameter name="lane_mask_hwtcl" value="x1" />
  <parameter name="low_latency_mode_hwtcl" value="0" />
  <parameter name="max_payload_size_hwtcl" value="256" />
  <parameter name="msi_64bit_addressing_capable_hwtcl" value="true" />
  <parameter name="msi_masking_capable_hwtcl" value="false" />
  <parameter name="msi_multi_message_capable_hwtcl" value="4" />
  <parameter name="msi_support_hwtcl" value="true" />
  <parameter name="msix_pba_bir_hwtcl" value="0" />
  <parameter name="msix_pba_offset_hwtcl" value="0" />
  <parameter name="msix_table_bir_hwtcl" value="0" />
  <parameter name="msix_table_offset_hwtcl" value="0" />
  <parameter name="msix_table_size_hwtcl" value="0" />
  <parameter name="multiple_packets_per_cycle_hwtcl" value="0" />
  <parameter name="override_rxbuffer_cred_preset" value="0" />
  <parameter name="override_tbpartner_driver_setting_hwtcl" value="0" />
  <parameter name="pcie_inspector_hwtcl" value="0" />
  <parameter name="pcie_qsys" value="1" />
  <parameter name="pcie_spec_version_hwtcl" value="2.1" />
  <parameter name="pll_refclk_freq_hwtcl" value="100 MHz" />
  <parameter name="port_link_number_hwtcl" value="1" />
  <parameter name="port_type_hwtcl" value="Native endpoint" />
  <parameter name="prefetchable_mem_window_addr_width_hwtcl" value="0" />
  <parameter name="revision_id_hwtcl" value="1" />
  <parameter name="rpre_emph_a_val_hwtcl" value="9" />
  <parameter name="rpre_emph_b_val_hwtcl" value="0" />
  <parameter name="rpre_emph_c_val_hwtcl" value="16" />
  <parameter name="rpre_emph_d_val_hwtcl" value="13" />
  <parameter name="rpre_emph_e_val_hwtcl" value="5" />
  <parameter name="rvod_sel_a_val_hwtcl" value="42" />
  <parameter name="rvod_sel_b_val_hwtcl" value="38" />
  <parameter name="rvod_sel_c_val_hwtcl" value="38" />
  <parameter name="rvod_sel_d_val_hwtcl" value="43" />
  <parameter name="rvod_sel_e_val_hwtcl" value="15" />
  <parameter name="rxbuffer_rxreq_hwtcl" value="Low" />
  <parameter name="serial_sim_hwtcl" value="0" />
  <parameter name="set_pld_clk_x1_625MHz_hwtcl" value="0" />
  <parameter name="slot_number_hwtcl" value="0" />
  <parameter name="slot_power_limit_hwtcl" value="0" />
  <parameter name="slot_power_scale_hwtcl" value="0" />
  <parameter name="slotclkcfg_hwtcl" value="1" />
  <parameter name="subsystem_device_id_hwtcl" value="57345" />
  <parameter name="subsystem_vendor_id_hwtcl" value="4466" />
  <parameter name="surprise_down_error_support_hwtcl" value="0" />
  <parameter name="tlp_insp_trg_dw0_hwtcl" value="2049" />
  <parameter name="tlp_insp_trg_dw1_hwtcl" value="0" />
  <parameter name="tlp_insp_trg_dw2_hwtcl" value="0" />
  <parameter name="tlp_insp_trg_dw3_hwtcl" value="0" />
  <parameter name="tlp_inspector_hwtcl" value="1" />
  <parameter name="tlp_inspector_use_signal_probe_hwtcl" value="0" />
  <parameter name="track_rxfc_cplbuf_ovf_hwtcl" value="0" />
  <parameter name="use_aer_hwtcl" value="0" />
  <parameter name="use_ast_parity" value="0" />
  <parameter name="use_atx_pll_hwtcl" value="0" />
  <parameter name="use_config_bypass_hwtcl" value="0" />
  <parameter name="use_crc_forwarding_hwtcl" value="0" />
  <parameter name="use_cvp_update_core_pof_hwtcl" value="0" />
  <parameter name="use_pci_ext_hwtcl" value="0" />
  <parameter name="use_pcie_ext_hwtcl" value="0" />
  <parameter name="use_rx_st_be_hwtcl" value="1" />
  <parameter name="use_tx_cons_cred_sel_hwtcl" value="0" />
  <parameter name="user_id_hwtcl" value="0" />
  <parameter name="vendor_id_hwtcl" value="4466" />
  <parameter name="vsec_id_hwtcl" value="40960" />
  <parameter name="vsec_rev_hwtcl" value="0" />
 </module>
 <module
   name="PCIePacketReceiver_0"
   kind="PCIePacketReceiver"
   version="1.0"
   enabled="1" />
 <module
   name="PCIePacketTransmitter_0"
   kind="PCIePacketTransmitter"
   version="1.1"
   enabled="1" />
 <module
   name="alt_xcvr_reconfig_0"
   kind="alt_xcvr_reconfig"
   version="16.0"
   enabled="1">
  <parameter name="ber_en" value="0" />
  <parameter name="device_family" value="Stratix V" />
  <parameter name="enable_adce" value="0" />
  <parameter name="enable_analog" value="0" />
  <parameter name="enable_dcd" value="0" />
  <parameter name="enable_dcd_power_up" value="1" />
  <parameter name="enable_dfe" value="0" />
  <parameter name="enable_eyemon" value="0" />
  <parameter name="enable_mif" value="0" />
  <parameter name="enable_offset" value="1" />
  <parameter name="gui_cal_status_port" value="false" />
  <parameter name="gui_enable_pll" value="0" />
  <parameter name="gui_split_sizes" value="" />
  <parameter name="number_of_reconfig_interfaces" value="2" />
 </module>
 <module name="clk_0" kind="clock_source" version="16.0" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module name="clk_pcie" kind="clock_source" version="16.0" enabled="0">
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   name="jtag_uart_0"
   kind="altera_avalon_jtag_uart"
   version="16.0"
   enabled="1">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="clkFreq" value="50000000" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="32768" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">NO_INTERACTIVE_WINDOWS</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="32768" />
  <parameter name="writeIRQThreshold" value="8" />
 </module>
 <module
   name="nios2_gen2_0"
   kind="altera_nios2_gen2"
   version="16.0"
   enabled="1">
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2_H2" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="None" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="cpuID" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="dataAddrWidth" value="21" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="dataSlaveMapParam"><![CDATA[<address-map><slave name='onchip_memory2_0.s1' start='0x0' end='0x100000' type='altera_avalon_onchip_memory2.s1' /><slave name='nios2_gen2_0.debug_mem_slave' start='0x100800' end='0x101000' type='altera_nios2_gen2.debug_mem_slave' /><slave name='PCIePacketReceiver_0.mmslave_avs' start='0x101000' end='0x101400' type='PCIePacketReceiver.mmslave_avs' /><slave name='PCIePacketTransmitter_0.mmslave_avs' start='0x101400' end='0x101800' type='PCIePacketTransmitter.mmslave_avs' /><slave name='timer_0.s1' start='0x101800' end='0x101840' type='altera_avalon_timer.s1' /><slave name='jtag_uart_0.avalon_jtag_slave' start='0x101840' end='0x101848' type='altera_avalon_jtag_uart.avalon_jtag_slave' /></address-map>]]></parameter>
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="deviceFamilyName" value="Stratix V" />
  <parameter name="deviceFeaturesSystemInfo">ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PHYSICAL_DESIGN_PLANNER 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 1 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 1 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="dividerType" value="no_div" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="exceptionSlave" value="onchip_memory2_0.s1" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="icache_size" value="4096" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="impl" value="Tiny" />
  <parameter name="instAddrWidth" value="21" />
  <parameter name="instSlaveMapParam"><![CDATA[<address-map><slave name='onchip_memory2_0.s1' start='0x0' end='0x100000' type='altera_avalon_onchip_memory2.s1' /><slave name='nios2_gen2_0.debug_mem_slave' start='0x100800' end='0x101000' type='altera_nios2_gen2.debug_mem_slave' /></address-map>]]></parameter>
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="internalIrqMaskSystemInfo" value="3" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="mul_64_impl" value="0" />
  <parameter name="mul_shift_choice" value="0" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="resetOffset" value="0" />
  <parameter name="resetSlave" value="onchip_memory2_0.s1" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter name="setting_tmr_output_disable" value="false" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="userDefinedSettings" value="" />
 </module>
 <module
   name="onchip_memory2_0"
   kind="altera_avalon_onchip_memory2"
   version="16.0"
   enabled="1">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="autoInitializationFileName">$${FILENAME}_onchip_memory2_0</parameter>
  <parameter name="blockType" value="AUTO" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="dataWidth" value="32" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="deviceFamily" value="Stratix V" />
  <parameter name="deviceFeatures">ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PHYSICAL_DESIGN_PLANNER 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 1 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 1 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="dualPort" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="1048576" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
 </module>
 <module
   name="pcie_reconfig_driver_0"
   kind="altera_pcie_reconfig_driver"
   version="16.0"
   enabled="1">
  <parameter name="INTENDED_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="enable_cal_busy_hwtcl" value="0" />
  <parameter name="gen123_lane_rate_mode_hwtcl" value="Gen1 (2.5 Gbps)" />
  <parameter name="number_of_reconfig_interfaces" value="2" />
 </module>
 <module
   name="rx_clock_cross_fifo"
   kind="altera_avalon_dc_fifo"
   version="16.0"
   enabled="1">
  <parameter name="BITS_PER_SYMBOL" value="64" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="FIFO_DEPTH" value="4096" />
  <parameter name="RD_SYNC_DEPTH" value="3" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="USE_IN_FILL_LEVEL" value="0" />
  <parameter name="USE_OUT_FILL_LEVEL" value="0" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="WR_SYNC_DEPTH" value="3" />
 </module>
 <module name="timer_0" kind="altera_avalon_timer" version="16.0" enabled="1">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="64" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="SEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="systemFrequency" value="50000000" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="watchdogPulse" value="2" />
 </module>
 <module
   name="tx_clock_cross_fifo"
   kind="altera_avalon_dc_fifo"
   version="16.0"
   enabled="1">
  <parameter name="BITS_PER_SYMBOL" value="64" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="FIFO_DEPTH" value="4096" />
  <parameter name="RD_SYNC_DEPTH" value="3" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="USE_IN_FILL_LEVEL" value="0" />
  <parameter name="USE_OUT_FILL_LEVEL" value="0" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="WR_SYNC_DEPTH" value="3" />
 </module>
 <connection
   kind="avalon"
   version="16.0"
   start="nios2_gen2_0.data_master"
   end="jtag_uart_0.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00101840" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.0"
   start="nios2_gen2_0.data_master"
   end="nios2_gen2_0.debug_mem_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00100800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.0"
   start="nios2_gen2_0.data_master"
   end="PCIePacketTransmitter_0.mmslave_avs">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00101400" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.0"
   start="nios2_gen2_0.data_master"
   end="PCIePacketReceiver_0.mmslave_avs">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00101000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.0"
   start="nios2_gen2_0.data_master"
   end="onchip_memory2_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.0"
   start="nios2_gen2_0.data_master"
   end="timer_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00101800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.0"
   start="nios2_gen2_0.instruction_master"
   end="nios2_gen2_0.debug_mem_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00100800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.0"
   start="nios2_gen2_0.instruction_master"
   end="onchip_memory2_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.0"
   start="pcie_reconfig_driver_0.reconfig_mgmt"
   end="alt_xcvr_reconfig_0.reconfig_mgmt">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon_streaming"
   version="16.0"
   start="PCIePacketTransmitter_0.avalon_streaming_source"
   end="tx_clock_cross_fifo.in" />
 <connection
   kind="avalon_streaming"
   version="16.0"
   start="rx_clock_cross_fifo.out"
   end="PCIePacketReceiver_0.avalon_streaming_sink" />
 <connection
   kind="avalon_streaming"
   version="16.0"
   start="tx_clock_cross_fifo.out"
   end="DUT.tx_st" />
 <connection
   kind="avalon_streaming"
   version="16.0"
   start="DUT.rx_st"
   end="rx_clock_cross_fifo.in" />
 <connection kind="clock" version="16.0" start="clk_0.clk" end="nios2_gen2_0.clk" />
 <connection kind="clock" version="16.0" start="clk_0.clk" end="jtag_uart_0.clk" />
 <connection kind="clock" version="16.0" start="clk_0.clk" end="timer_0.clk" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_0.clk"
   end="onchip_memory2_0.clk1" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_0.clk"
   end="PCIePacketReceiver_0.clock" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_0.clk"
   end="PCIePacketTransmitter_0.clock" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_0.clk"
   end="tx_clock_cross_fifo.in_clk" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_0.clk"
   end="alt_xcvr_reconfig_0.mgmt_clk_clk" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_0.clk"
   end="rx_clock_cross_fifo.out_clk" />
 <connection
   kind="clock"
   version="16.0"
   start="clk_0.clk"
   end="pcie_reconfig_driver_0.reconfig_xcvr_clk" />
 <connection
   kind="clock"
   version="16.0"
   start="DUT.coreclkout_hip"
   end="APPS.coreclkout_hip" />
 <connection
   kind="clock"
   version="16.0"
   start="APPS.pld_clk_hip"
   end="rx_clock_cross_fifo.in_clk" />
 <connection
   kind="clock"
   version="16.0"
   start="APPS.pld_clk_hip"
   end="tx_clock_cross_fifo.out_clk" />
 <connection
   kind="clock"
   version="16.0"
   start="APPS.pld_clk_hip"
   end="DUT.pld_clk" />
 <connection
   kind="clock"
   version="16.0"
   start="APPS.pld_clk_hip"
   end="pcie_reconfig_driver_0.pld_clk" />
 <connection
   kind="conduit"
   version="16.0"
   start="DUT.config_tl"
   end="APPS.config_tl">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="16.0"
   start="DUT.hip_currentspeed"
   end="pcie_reconfig_driver_0.hip_currentspeed">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection kind="conduit" version="16.0" start="DUT.hip_rst" end="APPS.hip_rst">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="16.0"
   start="DUT.hip_status"
   end="APPS.hip_status">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="16.0"
   start="pcie_reconfig_driver_0.hip_status_drv"
   end="APPS.hip_status_drv">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection kind="conduit" version="16.0" start="DUT.int_msi" end="APPS.int_msi">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection kind="conduit" version="16.0" start="APPS.lmi" end="DUT.lmi">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="16.0"
   start="DUT.power_mngt"
   end="APPS.power_mngt">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="16.0"
   start="pcie_reconfig_driver_0.reconfig_busy"
   end="alt_xcvr_reconfig_0.reconfig_busy">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="16.0"
   start="DUT.reconfig_from_xcvr"
   end="alt_xcvr_reconfig_0.reconfig_from_xcvr">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="16.0"
   start="DUT.reconfig_to_xcvr"
   end="alt_xcvr_reconfig_0.reconfig_to_xcvr">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="16.0"
   start="APPS.rx_bar_be"
   end="DUT.rx_bar_be">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection kind="conduit" version="16.0" start="APPS.tx_cred" end="DUT.tx_cred">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="interrupt"
   version="16.0"
   start="nios2_gen2_0.irq"
   end="jtag_uart_0.irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection
   kind="interrupt"
   version="16.0"
   start="nios2_gen2_0.irq"
   end="timer_0.irq">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection
   kind="reset"
   version="16.0"
   start="clk_0.clk_reset"
   end="rx_clock_cross_fifo.in_clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_0.clk_reset"
   end="tx_clock_cross_fifo.in_clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_0.clk_reset"
   end="alt_xcvr_reconfig_0.mgmt_rst_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_0.clk_reset"
   end="rx_clock_cross_fifo.out_clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_0.clk_reset"
   end="tx_clock_cross_fifo.out_clk_reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_0.clk_reset"
   end="pcie_reconfig_driver_0.reconfig_xcvr_rst" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_0.clk_reset"
   end="nios2_gen2_0.reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_0.clk_reset"
   end="jtag_uart_0.reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_0.clk_reset"
   end="timer_0.reset" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_0.clk_reset"
   end="onchip_memory2_0.reset1" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_0.clk_reset"
   end="PCIePacketReceiver_0.reset_sink" />
 <connection
   kind="reset"
   version="16.0"
   start="clk_0.clk_reset"
   end="PCIePacketTransmitter_0.reset_sink" />
 <connection
   kind="reset"
   version="16.0"
   start="nios2_gen2_0.debug_reset_request"
   end="nios2_gen2_0.reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="0" />
</system>
