{"vcs1":{"timestamp_begin":1763916958.027320499, "rt":4.61, "ut":4.09, "st":0.11}}
{"vcselab":{"timestamp_begin":1763916962.672049423, "rt":0.32, "ut":0.16, "st":0.05}}
{"link":{"timestamp_begin":1763916963.031752908, "rt":0.80, "ut":0.19, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1763916957.816291527}
{"VCS_COMP_START_TIME": 1763916957.816291527}
{"VCS_COMP_END_TIME": 1763916963.881673273}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -f filelist.f -l comp.log"}
{"vcs1": {"peak_mem": 383660}}
{"stitch_vcselab": {"peak_mem": 232972}}
