git clone --depth 1 --no-tags https://github.com/Torney32/CALab2.git f:/verilog_sva_gh_scraper/data/full_repos/452870423
git clone --depth 1 --no-tags https://github.com/Deepak-Sangle/Verilog-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/451861474
git clone --depth 1 --no-tags https://github.com/zybzzz/RISCVFirebird.git f:/verilog_sva_gh_scraper/data/full_repos/451913388
git clone --depth 1 --no-tags https://github.com/shrutiprakashgupta/QFlow-for-RTL2GDSII.git f:/verilog_sva_gh_scraper/data/full_repos/453184289
git clone --depth 1 --no-tags https://github.com/shadman-shahid/hamming_error.git f:/verilog_sva_gh_scraper/data/full_repos/454506230
git clone --depth 1 --no-tags https://github.com/guptarohan6502/ALU_verilog-Project.git f:/verilog_sva_gh_scraper/data/full_repos/455069278
git clone --depth 1 --no-tags https://github.com/Zach-Bravo/Comp-Arch-Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/454981724
git clone --depth 1 --no-tags https://github.com/wilicw/rv32-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/454741489
git clone --depth 1 --no-tags https://github.com/stoned-ape/digital_sorting_device.git f:/verilog_sva_gh_scraper/data/full_repos/444967407
git clone --depth 1 --no-tags https://github.com/MAK13789/ece253-labs.git f:/verilog_sva_gh_scraper/data/full_repos/444276861
git clone --depth 1 --no-tags https://github.com/eladawy1988-va/smart_glass_v0.git f:/verilog_sva_gh_scraper/data/full_repos/444314264
git clone --depth 1 --no-tags https://github.com/sangjunpark97/Digital-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/444330014
git clone --depth 1 --no-tags https://github.com/1y1c0c8/DDfinal.git f:/verilog_sva_gh_scraper/data/full_repos/445427759
git clone --depth 1 --no-tags https://github.com/Akgun-Furkan/FBU-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/445141876
git clone --depth 1 --no-tags https://github.com/kambadur/SoftCores.git f:/verilog_sva_gh_scraper/data/full_repos/449129859
git clone --depth 1 --no-tags https://github.com/TimChou-ntu/single-cycle-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/448172909
git clone --depth 1 --no-tags https://github.com/zhang677/MIPS-Processor-Project.git f:/verilog_sva_gh_scraper/data/full_repos/450462965
git clone --depth 1 --no-tags https://github.com/NewUser2222/Simple-door-lock-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/448462377
git clone --depth 1 --no-tags https://github.com/mromer35/16-bit-Arithmetic-Logic-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/449031309
git clone --depth 1 --no-tags https://github.com/Aniruddha-cmd/8bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/449139572
git clone --depth 1 --no-tags https://github.com/chien172431/elevator_controller_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/443535655
git clone --depth 1 --no-tags https://github.com/gejingquan/AdapTimer.git f:/verilog_sva_gh_scraper/data/full_repos/443932291
git clone --depth 1 --no-tags https://github.com/a7mad-reda/EMG-Controlled-Prosthetic-Hand-.git f:/verilog_sva_gh_scraper/data/full_repos/454225311
git clone --depth 1 --no-tags https://github.com/agcarte4/Digital-Design.git f:/verilog_sva_gh_scraper/data/full_repos/451311956
git clone --depth 1 --no-tags https://github.com/b08902043/CA_homework.git f:/verilog_sva_gh_scraper/data/full_repos/452599132
git clone --depth 1 --no-tags https://github.com/XiaotongLu/test.git f:/verilog_sva_gh_scraper/data/full_repos/451707778
git clone --depth 1 --no-tags https://github.com/surajbidnur/MIPS_Processors.git f:/verilog_sva_gh_scraper/data/full_repos/451853158
git clone --depth 1 --no-tags https://github.com/gehlotritul01/Parking_Slot_System.git f:/verilog_sva_gh_scraper/data/full_repos/454879675
git clone --depth 1 --no-tags https://github.com/RiyaChordia/IEClab2_Riya_2021EEN2024.git f:/verilog_sva_gh_scraper/data/full_repos/454359522
git clone --depth 1 --no-tags https://github.com/yanxwb/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/444440932
git clone --depth 1 --no-tags https://github.com/lwx270901/clock.git f:/verilog_sva_gh_scraper/data/full_repos/444693610
git clone --depth 1 --no-tags https://github.com/IObundle/adpll.git f:/verilog_sva_gh_scraper/data/full_repos/445600085
git clone --depth 1 --no-tags https://github.com/mbulucay/CSE-331-Computer-Organization-Course.git f:/verilog_sva_gh_scraper/data/full_repos/447566612
git clone --depth 1 --no-tags https://github.com/1-Harshit/CS220-computer-organization.git f:/verilog_sva_gh_scraper/data/full_repos/450205124
git clone --depth 1 --no-tags https://github.com/vijay0095/DSD-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/452990226
git clone --depth 1 --no-tags https://github.com/bartoszlomiej/ElGamal-Cipher-FPGA-implementation.git f:/verilog_sva_gh_scraper/data/full_repos/445929378
git clone --depth 1 --no-tags https://github.com/wiszeto/lab-1.git f:/verilog_sva_gh_scraper/data/full_repos/446199844
git clone --depth 1 --no-tags https://github.com/1y1c0c8/DDfinal-master.git f:/verilog_sva_gh_scraper/data/full_repos/446782174
git clone --depth 1 --no-tags https://github.com/thecodeweaver/FPGA-Skunk-Works.git f:/verilog_sva_gh_scraper/data/full_repos/451950479
git clone --depth 1 --no-tags https://github.com/elaynetron/2003-DSD.git f:/verilog_sva_gh_scraper/data/full_repos/452014455
git clone --depth 1 --no-tags https://github.com/Featherweight-IP/fw-rv-comps.git f:/verilog_sva_gh_scraper/data/full_repos/447030470
git clone --depth 1 --no-tags https://github.com/CarlosChen1126/110-1_CA_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/447419659
git clone --depth 1 --no-tags https://github.com/Gayathri-Elan/UART_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/452662327
git clone --depth 1 --no-tags https://github.com/Gabriel-Dolce/CompArchLab2.git f:/verilog_sva_gh_scraper/data/full_repos/452772179
git clone --depth 1 --no-tags https://github.com/AidanKealey/RISCie-Bros.git f:/verilog_sva_gh_scraper/data/full_repos/452838816
git clone --depth 1 --no-tags https://github.com/Einthan/Digital-integrated-circuit-design.git f:/verilog_sva_gh_scraper/data/full_repos/452852961
git clone --depth 1 --no-tags https://github.com/zywbjj/test.git f:/verilog_sva_gh_scraper/data/full_repos/452655053
git clone --depth 1 --no-tags https://github.com/xhulio11/CPU-Project-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/455102901
git clone --depth 1 --no-tags https://github.com/mcbottcher/clock.git f:/verilog_sva_gh_scraper/data/full_repos/454553131
git clone --depth 1 --no-tags https://github.com/yhs1202/DigitalLab_exp5.git f:/verilog_sva_gh_scraper/data/full_repos/455403006
git clone --depth 1 --no-tags https://github.com/pranavprabhu01/Verilog_projects.git f:/verilog_sva_gh_scraper/data/full_repos/454721445
git clone --depth 1 --no-tags https://github.com/VELIDIPRADEEPKUMAR/BASIC-RISC_SPM-CPU-.git f:/verilog_sva_gh_scraper/data/full_repos/443681738
git clone --depth 1 --no-tags https://github.com/OzgurXtream/FB-CPU-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/444870485
git clone --depth 1 --no-tags https://github.com/lmeena081/Basic_systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/445297001
git clone --depth 1 --no-tags https://github.com/thathcmus/verilog_practice.git f:/verilog_sva_gh_scraper/data/full_repos/446859675
git clone --depth 1 --no-tags https://github.com/dentionY/Analysis-and-Design-of-Advanced-Digital-Integrated-Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/446074510
git clone --depth 1 --no-tags https://github.com/xiayuu/SingleCycleRiscv.git f:/verilog_sva_gh_scraper/data/full_repos/446337328
git clone --depth 1 --no-tags https://github.com/abhisheknayak95/ECE695_SoC_Design_NN_Inference.git f:/verilog_sva_gh_scraper/data/full_repos/443891964
git clone --depth 1 --no-tags https://github.com/tngkhiem/vlsi_boundflasher.git f:/verilog_sva_gh_scraper/data/full_repos/444225374
git clone --depth 1 --no-tags https://github.com/pawlex/BeMicro_Max10_VGA.git f:/verilog_sva_gh_scraper/data/full_repos/445938781
git clone --depth 1 --no-tags https://github.com/AESTheProgrammer/logic-circuits-project2021.git f:/verilog_sva_gh_scraper/data/full_repos/445259196
git clone --depth 1 --no-tags https://github.com/melindakhosasih/Sensor-Controlling-Cart.git f:/verilog_sva_gh_scraper/data/full_repos/445218765
git clone --depth 1 --no-tags https://github.com/umitaltintas/computer-organization.git f:/verilog_sva_gh_scraper/data/full_repos/446997925
git clone --depth 1 --no-tags https://github.com/TsuReX/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/449174087
git clone --depth 1 --no-tags https://github.com/dekad4n/verilog-labs-cs303.git f:/verilog_sva_gh_scraper/data/full_repos/449412842
git clone --depth 1 --no-tags https://github.com/markus-zzz/max9850-test.git f:/verilog_sva_gh_scraper/data/full_repos/451057440
git clone --depth 1 --no-tags https://github.com/DAMEK86/ultrasound-doppler-sw.git f:/verilog_sva_gh_scraper/data/full_repos/450877465
git clone --depth 1 --no-tags https://github.com/xanjohns/vtr-ccl.git f:/verilog_sva_gh_scraper/data/full_repos/448083934
git clone --depth 1 --no-tags https://github.com/PerugiaOverNetDAQ/daq_msd_dma_pg.git f:/verilog_sva_gh_scraper/data/full_repos/454334117
git clone --depth 1 --no-tags https://github.com/pjm326/AdvancedMicrocontroller.git f:/verilog_sva_gh_scraper/data/full_repos/454483060
git clone --depth 1 --no-tags https://github.com/morassi1973/test2.git f:/verilog_sva_gh_scraper/data/full_repos/451670365
git clone --depth 1 --no-tags https://github.com/yevocama/crossbar.git f:/verilog_sva_gh_scraper/data/full_repos/450055360
git clone --depth 1 --no-tags https://github.com/elw1s/CSE331-ComputerOrganization.git f:/verilog_sva_gh_scraper/data/full_repos/449759794
git clone --depth 1 --no-tags https://github.com/ChrisLangton/EE2026_FPGA_Project.git f:/verilog_sva_gh_scraper/data/full_repos/446713545
git clone --depth 1 --no-tags https://github.com/IAmPattycakes/verilog-learning.git f:/verilog_sva_gh_scraper/data/full_repos/444893759
git clone --depth 1 --no-tags https://github.com/jewelben/4-Bit-CLA-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/443867168
git clone --depth 1 --no-tags https://github.com/niacoder/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/444534361
git clone --depth 1 --no-tags https://github.com/supleed2/ELEC60011-DSD-CW.git f:/verilog_sva_gh_scraper/data/full_repos/451962264
git clone --depth 1 --no-tags https://github.com/XinWang-LeoKing/ECE385-NEW-VERSION.git f:/verilog_sva_gh_scraper/data/full_repos/443499376
git clone --depth 1 --no-tags https://github.com/lmsantana/my-lang-reference.git f:/verilog_sva_gh_scraper/data/full_repos/445185212
git clone --depth 1 --no-tags https://github.com/vijayk10/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/445409333
git clone --depth 1 --no-tags https://github.com/danielpmarks/SD411_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/445578210
git clone --depth 1 --no-tags https://github.com/Archfx/YosysFlatten.git f:/verilog_sva_gh_scraper/data/full_repos/445645885
git clone --depth 1 --no-tags https://github.com/spi8as7/FourDigitLEDdriver.git f:/verilog_sva_gh_scraper/data/full_repos/446623173
git clone --depth 1 --no-tags https://github.com/2001-SamLiu/CS145_project.git f:/verilog_sva_gh_scraper/data/full_repos/448803543
git clone --depth 1 --no-tags https://github.com/BangGiangk63/AI_20211.git f:/verilog_sva_gh_scraper/data/full_repos/448951068
git clone --depth 1 --no-tags https://github.com/stoveoveoven/circuit-design-with-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/447855656
git clone --depth 1 --no-tags https://github.com/ColkAssaignmentRepos/logical-circuit-r03-assignments.git f:/verilog_sva_gh_scraper/data/full_repos/447036532
git clone --depth 1 --no-tags https://github.com/mikecat/rv32c_hardware.git f:/verilog_sva_gh_scraper/data/full_repos/447223480
git clone --depth 1 --no-tags https://github.com/haowu007/myProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/448129283
git clone --depth 1 --no-tags https://github.com/IkhlasAmgad/Simple_Security_Password_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/448125597
git clone --depth 1 --no-tags https://github.com/BobLouis/IC_context_practice.git f:/verilog_sva_gh_scraper/data/full_repos/449132641
git clone --depth 1 --no-tags https://github.com/ahmedehabb/Viterbi-Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/443571330
git clone --depth 1 --no-tags https://github.com/QHY1919810/ZJUI-BattleCity-ECE385-final.git f:/verilog_sva_gh_scraper/data/full_repos/445040654
git clone --depth 1 --no-tags https://github.com/eminakcy/engineer-desing.git f:/verilog_sva_gh_scraper/data/full_repos/445143123
git clone --depth 1 --no-tags https://github.com/tgourav/hw-verification-demo.git f:/verilog_sva_gh_scraper/data/full_repos/445384011
git clone --depth 1 --no-tags https://github.com/jacobjwalters/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/445610297
git clone --depth 1 --no-tags https://github.com/Yonghao-Tan/img_fix.git f:/verilog_sva_gh_scraper/data/full_repos/450399485
git clone --depth 1 --no-tags https://github.com/ZeyuJasonNiu/CIS571.git f:/verilog_sva_gh_scraper/data/full_repos/450939891
git clone --depth 1 --no-tags https://github.com/PaymanBehnam/Design-with-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/452133173
