<?xml version="1.0" encoding="utf-8"?>
<module id="R4_SYS2" HW_revision="" XML_version="1" description="R4 System Registers Second Frame">
  <!-- (c) Texas Instruments 2003-2012, All rights reserved. -->
  <!-- Filename: Hercules_SYS2_spec_5.8.0.xml                  -->
  <!-- Version: 1.0                                          -->
  <!--Version: 1.1 Added new registers at address offset 0x44,0x48,0x50,0x54 and 0x74-->
  <register id="PLLCTL3" acronym="PLLCTL3" offset="0x00" width="32" description="PLL Control Register 3 "></register>
  <register id="STCCLKDIV" acronym="STCCLKDIV" offset="0x08" width="32" description="CPU Logic BIST Clock Divider "></register>
  <register id="CLKHB_GLBREG" acronym="CLKHB_GLBREG" offset="0x0C" width="32" description="Clock Hibernate Mode Global Enable Register"></register>
  <register id="CLKHB_RTIDREG" acronym="CLKHB_RTIDREG" offset="0x10" width="32" description="Clocked Hibernate RTI Domain Control Register"></register>
  <register id="HBCD_STAT" acronym="HBCD_STAT" offset="0x14" width="32" description="Hibernate Clock Domain Status Register"></register>
  <register id="CLKTRMI1" acronym="CLKTRMI1" offset="0x20" width="32" description="Clock Trim 1 Register"></register>
  <register id="CLK2CNTRL" acronym="CLK2CNTRL" offset="0x3C" width="32" description="Clock 2 Control Register"></register>
  <register id="VCLKACON1" acronym="VCLKACON1" offset="0x40" width="32" description="Peripheral Asynchronous Clock Configuration 1 Register"></register>
  <register id="CLK3CNTRL" acronym="CLK3CNTRL" offset="0x44" width="32" description="Clock 3 Control Register"></register>
  <register id="VCLKACON2" acronym="VCLKACON2" offset="0x48" width="32" description="Peripheral Asynchronous Clock Configuration 2 Register"></register>
  <register id="VCLKACON3" acronym="VCLKACON3" offset="0x50" width="32" description="Peripheral Asynchronous Clock Configuration 3 Register"></register>
  <register id="HCLK1Ctrl" acronym="HCLK1Ctrl" offset="0x54" width="32" description="HCLK1 Control Register"></register>
  <register id="CLKSLIP" acronym="CLKSLIP" offset="0x70" width="32" description="Clock Slip Register"></register>
  <register id="CLK2SLIP" acronym="CLK2SLIP" offset="0x70" width="32" description="Clock2 Slip Register"></register>
  <register id="EFC_CTLREG" acronym="EFC_CTLREG" offset="0xEC" width="32" description="EFUSE Controller Control Register"></register>
  <register id="DIEIDL_REG0" acronym="DIEIDL_REG0" offset="0xF0" width="32" description="Die Identification Register Lower Word"></register>
  <register id="DIEIDH_REG1" acronym="DIEIDH_REG1" offset="0xF4" width="32" description="Die Identification Register Upper Word"></register>
  <register id="DIEIDH_REG2" acronym="DIEIDH_REG2" offset="0xF8" width="32" description="Die Identification Register Lower Word"></register>
  <register id="DIEIDH_REG3" acronym="DIEIDH_REG3" offset="0xFC" width="32" description="Die Identification Register Upper Word"></register>
</module>