#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Jul 08 01:39:51 2017
# Process ID: 20500
# Current directory: D:/Development/SEUD-MIST/SEUD/4_SDRTMRController/artix_sdram_demo/artix_sdram_demo.runs/impl_1
# Command line: vivado.exe -log DemoSDRAM_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source DemoSDRAM_wrapper.tcl -notrace
# Log file: D:/Development/SEUD-MIST/SEUD/4_SDRTMRController/artix_sdram_demo/artix_sdram_demo.runs/impl_1/DemoSDRAM_wrapper.vdi
# Journal file: D:/Development/SEUD-MIST/SEUD/4_SDRTMRController/artix_sdram_demo/artix_sdram_demo.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source DemoSDRAM_wrapper.tcl -notrace
Command: open_checkpoint D:/Development/SEUD-MIST/SEUD/4_SDRTMRController/artix_sdram_demo/artix_sdram_demo.runs/impl_1/DemoSDRAM_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.040 . Memory (MB): peak = 209.477 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 166 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Development/SEUD-MIST/SEUD/4_SDRTMRController/artix_sdram_demo/artix_sdram_demo.runs/impl_1/.Xil/Vivado-20500-egk-pc/dcp/DemoSDRAM_wrapper_board.xdc]
Finished Parsing XDC File [D:/Development/SEUD-MIST/SEUD/4_SDRTMRController/artix_sdram_demo/artix_sdram_demo.runs/impl_1/.Xil/Vivado-20500-egk-pc/dcp/DemoSDRAM_wrapper_board.xdc]
Parsing XDC File [D:/Development/SEUD-MIST/SEUD/4_SDRTMRController/artix_sdram_demo/artix_sdram_demo.runs/impl_1/.Xil/Vivado-20500-egk-pc/dcp/DemoSDRAM_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/Development/SEUD-MIST/SEUD/4_SDRTMRController/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/ip/DemoSDRAM_mdm_1_0/DemoSDRAM_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1076.527 ; gain = 545.387
INFO: [Timing 38-2] Deriving generated clocks [D:/Development/SEUD-MIST/SEUD/4_SDRTMRController/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/ip/DemoSDRAM_clk_wiz_1_0/DemoSDRAM_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [D:/Development/SEUD-MIST/SEUD/4_SDRTMRController/artix_sdram_demo/artix_sdram_demo.runs/impl_1/.Xil/Vivado-20500-egk-pc/dcp/DemoSDRAM_wrapper_early.xdc]
Parsing XDC File [D:/Development/SEUD-MIST/SEUD/4_SDRTMRController/artix_sdram_demo/artix_sdram_demo.runs/impl_1/.Xil/Vivado-20500-egk-pc/dcp/DemoSDRAM_wrapper.xdc]
CRITICAL WARNING: [Common 17-60] Property 'iob' already exists. [D:/Development/SEUD-MIST/SEUD/4_SDRTMRController/artix_sdram_demo/artix_sdram_demo.runs/impl_1/.Xil/Vivado-20500-egk-pc/dcp/DemoSDRAM_wrapper.xdc:17]
INFO: [Timing 38-2] Deriving generated clocks [D:/Development/SEUD-MIST/SEUD/4_SDRTMRController/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc:16]
Finished Parsing XDC File [D:/Development/SEUD-MIST/SEUD/4_SDRTMRController/artix_sdram_demo/artix_sdram_demo.runs/impl_1/.Xil/Vivado-20500-egk-pc/dcp/DemoSDRAM_wrapper.xdc]
Parsing XDC File [D:/Development/SEUD-MIST/SEUD/4_SDRTMRController/artix_sdram_demo/artix_sdram_demo.runs/impl_1/.Xil/Vivado-20500-egk-pc/dcp/DemoSDRAM_wrapper_late.xdc]
Finished Parsing XDC File [D:/Development/SEUD-MIST/SEUD/4_SDRTMRController/artix_sdram_demo/artix_sdram_demo.runs/impl_1/.Xil/Vivado-20500-egk-pc/dcp/DemoSDRAM_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1077.285 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1077.285 ; gain = 0.000
WARNING: [Shape Builder 18-132] Instance DemoSDRAM_i/sdram_ctrl_tmr_avalon_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance DemoSDRAM_i/sdram_ctrl_tmr_avalon_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance DemoSDRAM_i/sdram_ctrl_tmr_avalon_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance DemoSDRAM_i/sdram_ctrl_tmr_avalon_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance DemoSDRAM_i/sdram_ctrl_tmr_avalon_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance DemoSDRAM_i/sdram_ctrl_tmr_avalon_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance DemoSDRAM_i/sdram_ctrl_tmr_avalon_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance DemoSDRAM_i/sdram_ctrl_tmr_avalon_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance DemoSDRAM_i/sdram_ctrl_tmr_avalon_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance DemoSDRAM_i/sdram_ctrl_tmr_avalon_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance DemoSDRAM_i/sdram_ctrl_tmr_avalon_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance DemoSDRAM_i/sdram_ctrl_tmr_avalon_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance DemoSDRAM_i/sdram_ctrl_tmr_avalon_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance DemoSDRAM_i/sdram_ctrl_tmr_avalon_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance DemoSDRAM_i/sdram_ctrl_tmr_avalon_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance DemoSDRAM_i/sdram_ctrl_tmr_avalon_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_dqm_reg[1] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 112 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 80 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 16 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1756540
open_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1077.320 ; gain = 867.844
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1084.645 ; gain = 7.324

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 10c8899a2

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 13 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fc60addd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.609 . Memory (MB): peak = 1084.645 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 209 cells.
Phase 2 Constant propagation | Checksum: df6df78b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1084.645 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1105 unconnected nets.
INFO: [Opt 31-11] Eliminated 740 unconnected cells.
Phase 3 Sweep | Checksum: 22694261a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1084.645 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1d609ef04

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1084.645 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1084.645 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1d609ef04

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1084.645 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 1d609ef04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1272.875 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1d609ef04

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1272.875 ; gain = 188.230
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 8 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1272.875 ; gain = 195.555
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1272.875 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Development/SEUD-MIST/SEUD/4_SDRTMRController/artix_sdram_demo/artix_sdram_demo.runs/impl_1/DemoSDRAM_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Development/SEUD-MIST/SEUD/4_SDRTMRController/artix_sdram_demo/artix_sdram_demo.runs/impl_1/DemoSDRAM_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1272.875 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1272.875 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
CRITICAL WARNING: [Place 30-722] Terminal 'clk_shared' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'cs_o' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'sdram_clk' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'status_led' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f3f17242

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1272.875 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1d57ff075

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1272.875 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1d57ff075

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1272.875 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1d57ff075

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1272.875 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1a6d73a8e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1272.875 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a6d73a8e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1272.875 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 281fc3b10

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1272.875 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1db044b7f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1272.875 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 27f6e913c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1272.875 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 22e81a122

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1272.875 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2a3b3b540

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1272.875 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2a6521ed8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1272.875 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2a6521ed8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1272.875 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2a6521ed8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1272.875 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.656. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 234cd5828

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1272.875 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 234cd5828

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1272.875 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 234cd5828

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1272.875 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 234cd5828

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1272.875 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 299b56dd7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1272.875 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 299b56dd7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1272.875 ; gain = 0.000
Ending Placer Task | Checksum: 1b0e32f56

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1272.875 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 8 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1272.875 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.868 . Memory (MB): peak = 1272.875 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Development/SEUD-MIST/SEUD/4_SDRTMRController/artix_sdram_demo/artix_sdram_demo.runs/impl_1/DemoSDRAM_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.185 . Memory (MB): peak = 1272.875 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1272.875 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1272.875 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-8) Placement Constraints Check for IO constraints - Terminal clk_shared has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC 23-20] Rule violation (PLIO-8) Placement Constraints Check for IO constraints - Terminal cs_o has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC 23-20] Rule violation (PLIO-8) Placement Constraints Check for IO constraints - Terminal sdram_clk has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC 23-20] Rule violation (PLIO-8) Placement Constraints Check for IO constraints - Terminal status_led has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d4af26d3 ConstDB: 0 ShapeSum: dc340883 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10558f689

Time (s): cpu = 00:02:16 ; elapsed = 00:02:02 . Memory (MB): peak = 1354.641 ; gain = 81.766

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10558f689

Time (s): cpu = 00:02:16 ; elapsed = 00:02:02 . Memory (MB): peak = 1354.641 ; gain = 81.766

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10558f689

Time (s): cpu = 00:02:16 ; elapsed = 00:02:02 . Memory (MB): peak = 1354.641 ; gain = 81.766

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10558f689

Time (s): cpu = 00:02:16 ; elapsed = 00:02:02 . Memory (MB): peak = 1354.641 ; gain = 81.766
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1006a90cd

Time (s): cpu = 00:02:24 ; elapsed = 00:02:08 . Memory (MB): peak = 1395.063 ; gain = 122.188
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.687  | TNS=0.000  | WHS=-12.819| THS=-1425.305|

Phase 2 Router Initialization | Checksum: 5e7d6ef9

Time (s): cpu = 00:02:27 ; elapsed = 00:02:10 . Memory (MB): peak = 1397.172 ; gain = 124.297

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13218560f

Time (s): cpu = 00:02:47 ; elapsed = 00:02:20 . Memory (MB): peak = 1406.922 ; gain = 134.047

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 496
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 18e5f6708

Time (s): cpu = 00:03:41 ; elapsed = 00:03:04 . Memory (MB): peak = 1406.922 ; gain = 134.047
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.123  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f9d4c500

Time (s): cpu = 00:03:41 ; elapsed = 00:03:04 . Memory (MB): peak = 1406.922 ; gain = 134.047
Phase 4 Rip-up And Reroute | Checksum: f9d4c500

Time (s): cpu = 00:03:41 ; elapsed = 00:03:04 . Memory (MB): peak = 1406.922 ; gain = 134.047

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14a07c4b9

Time (s): cpu = 00:03:42 ; elapsed = 00:03:05 . Memory (MB): peak = 1406.922 ; gain = 134.047
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.123  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 14a07c4b9

Time (s): cpu = 00:03:42 ; elapsed = 00:03:05 . Memory (MB): peak = 1406.922 ; gain = 134.047

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14a07c4b9

Time (s): cpu = 00:03:42 ; elapsed = 00:03:05 . Memory (MB): peak = 1406.922 ; gain = 134.047
Phase 5 Delay and Skew Optimization | Checksum: 14a07c4b9

Time (s): cpu = 00:03:42 ; elapsed = 00:03:05 . Memory (MB): peak = 1406.922 ; gain = 134.047

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 8c19d289

Time (s): cpu = 00:03:43 ; elapsed = 00:03:05 . Memory (MB): peak = 1406.922 ; gain = 134.047
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.123  | TNS=0.000  | WHS=-13.556| THS=-603.751|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 1c1b339cb

Time (s): cpu = 00:06:44 ; elapsed = 00:05:29 . Memory (MB): peak = 1705.359 ; gain = 432.484
Phase 6.1 Hold Fix Iter | Checksum: 1c1b339cb

Time (s): cpu = 00:06:44 ; elapsed = 00:05:29 . Memory (MB): peak = 1705.359 ; gain = 432.484

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-28.104| TNS=-1087.882| WHS=-11.891| THS=-71.196|

INFO: [Route 35-416] Intermediate Timing Summary | WNS=-28.104| TNS=-1163.147| WHS=-11.870| THS=-35.587|

Phase 6.2 Additional Hold Fix | Checksum: 159298b69

Time (s): cpu = 00:07:43 ; elapsed = 00:06:16 . Memory (MB): peak = 1705.359 ; gain = 432.484
WARNING: [Route 35-468] The router encountered 45 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	DemoSDRAM_i/sdram_ctrl_tmr_avalon_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][8]_i_1/I0
	DemoSDRAM_i/sdram_ctrl_tmr_avalon_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][8]_i_1/I0
	DemoSDRAM_i/sdram_ctrl_tmr_avalon_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][8]_i_1/I0
	DemoSDRAM_i/sdram_ctrl_tmr_avalon_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][10]_i_1/I0
	DemoSDRAM_i/sdram_ctrl_tmr_avalon_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][10]_i_1/I0
	DemoSDRAM_i/sdram_ctrl_tmr_avalon_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][10]_i_1/I0
	DemoSDRAM_i/sdram_ctrl_tmr_avalon_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][9]_i_1/I0
	DemoSDRAM_i/sdram_ctrl_tmr_avalon_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[1][9]_i_1/I0
	DemoSDRAM_i/sdram_ctrl_tmr_avalon_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[2][9]_i_1/I0
	DemoSDRAM_i/sdram_ctrl_tmr_avalon_0/U0/sdram_ctrl_tmr_inst/sdram_ctrl_inst/current_rd_buffer[0][12]_i_1/I0
	.. and 35 more pins.

Phase 6 Post Hold Fix | Checksum: 159298b69

Time (s): cpu = 00:07:43 ; elapsed = 00:06:16 . Memory (MB): peak = 1705.359 ; gain = 432.484

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.841259 %
  Global Horizontal Routing Utilization  = 0.845241 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14c288c29

Time (s): cpu = 00:07:43 ; elapsed = 00:06:16 . Memory (MB): peak = 1705.359 ; gain = 432.484

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14c288c29

Time (s): cpu = 00:07:43 ; elapsed = 00:06:16 . Memory (MB): peak = 1705.359 ; gain = 432.484

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1dc201dfd

Time (s): cpu = 00:07:44 ; elapsed = 00:06:17 . Memory (MB): peak = 1705.359 ; gain = 432.484

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 184929b1d

Time (s): cpu = 00:07:45 ; elapsed = 00:06:18 . Memory (MB): peak = 1705.359 ; gain = 432.484
INFO: [Route 35-57] Estimated Timing Summary | WNS=-28.104| TNS=-1238.517| WHS=0.055  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 184929b1d

Time (s): cpu = 00:07:45 ; elapsed = 00:06:18 . Memory (MB): peak = 1705.359 ; gain = 432.484
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:45 ; elapsed = 00:06:18 . Memory (MB): peak = 1705.359 ; gain = 432.484

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 14 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:49 ; elapsed = 00:06:20 . Memory (MB): peak = 1705.359 ; gain = 432.484
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1705.359 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Development/SEUD-MIST/SEUD/4_SDRTMRController/artix_sdram_demo/artix_sdram_demo.runs/impl_1/DemoSDRAM_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Development/SEUD-MIST/SEUD/4_SDRTMRController/artix_sdram_demo/artix_sdram_demo.runs/impl_1/DemoSDRAM_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Development/SEUD-MIST/SEUD/4_SDRTMRController/artix_sdram_demo/artix_sdram_demo.runs/impl_1/DemoSDRAM_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1705.359 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Command: report_power -file DemoSDRAM_wrapper_power_routed.rpt -pb DemoSDRAM_wrapper_power_summary_routed.pb -rpx DemoSDRAM_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
70 Infos, 15 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Sat Jul 08 01:47:53 2017...
