Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: uart.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : uart
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Bruno Vieira\Desktop\FPGAmbiarra\fpga\main.vhd" into library work
Parsing entity <uart>.
Parsing architecture <Behavioral> of entity <uart>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <uart> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <uart>.
    Related source file is "C:\Users\Bruno Vieira\Desktop\FPGAmbiarra\fpga\main.vhd".
    Found 24-bit register for signal <cont2>.
    Found 10-bit register for signal <atual>.
    Found 8-bit register for signal <cont160>.
    Found 1-bit register for signal <recebendo>.
    Found 10-bit register for signal <palavra>.
    Found 4-bit register for signal <LEDS>.
    Found 8-bit register for signal <GPIO_HDR>.
    Found 24-bit register for signal <cont>.
    Found 24-bit adder for signal <cont[23]_GND_5_o_add_0_OUT> created at line 26.
    Found 24-bit adder for signal <cont2[23]_GND_5_o_add_1_OUT> created at line 27.
    Found 8-bit adder for signal <cont160[7]_GND_5_o_add_12_OUT> created at line 61.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  89 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <uart> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 24-bit adder                                          : 2
 8-bit adder                                           : 1
# Registers                                            : 8
 1-bit register                                        : 1
 10-bit register                                       : 2
 24-bit register                                       : 2
 4-bit register                                        : 1
 8-bit register                                        : 2
# Multiplexers                                         : 2
 10-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <GPIO_HDR_4> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIO_HDR_5> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIO_HDR_6> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIO_HDR_7> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <palavra_0> of sequential type is unconnected in block <uart>.

Synthesizing (advanced) Unit <uart>.
The following registers are absorbed into counter <cont>: 1 register on signal <cont>.
The following registers are absorbed into counter <cont2>: 1 register on signal <cont2>.
The following registers are absorbed into counter <cont160>: 1 register on signal <cont160>.
Unit <uart> synthesized (advanced).
WARNING:Xst:2677 - Node <palavra_0> of sequential type is unconnected in block <uart>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 24-bit up counter                                     : 2
 8-bit up counter                                      : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Multiplexers                                         : 1
 10-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <GPIO_HDR_4> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIO_HDR_5> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIO_HDR_6> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIO_HDR_7> (without init value) has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <LEDS_0> in Unit <uart> is equivalent to the following FF/Latch, which will be removed : <GPIO_HDR_0> 
INFO:Xst:2261 - The FF/Latch <LEDS_1> in Unit <uart> is equivalent to the following FF/Latch, which will be removed : <GPIO_HDR_1> 
INFO:Xst:2261 - The FF/Latch <LEDS_2> in Unit <uart> is equivalent to the following FF/Latch, which will be removed : <GPIO_HDR_2> 
INFO:Xst:2261 - The FF/Latch <LEDS_3> in Unit <uart> is equivalent to the following FF/Latch, which will be removed : <GPIO_HDR_3> 

Optimizing unit <uart> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart, actual ratio is 1.
FlipFlop cont2_7 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <uart> :
	Found 5-bit shift register for signal <palavra_4>.
Unit <uart> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 76
 Flip-Flops                                            : 76
# Shift Registers                                      : 1
 5-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : uart.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 253
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 54
#      LUT2                        : 7
#      LUT3                        : 8
#      LUT4                        : 1
#      LUT5                        : 49
#      LUT6                        : 20
#      MUXCY                       : 53
#      VCC                         : 1
#      XORCY                       : 56
# FlipFlops/Latches                : 77
#      FD                          : 60
#      FDE                         : 9
#      FDR                         : 8
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 6
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              77  out of  18224     0%  
 Number of Slice LUTs:                  143  out of   9112     1%  
    Number used as Logic:               142  out of   9112     1%  
    Number used as Memory:                1  out of   2176     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    147
   Number with an unused Flip Flop:      70  out of    147    47%  
   Number with an unused LUT:             4  out of    147     2%  
   Number of fully used LUT-FF pairs:    73  out of    147    49%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    232     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
cont2_7                            | BUFG                   | 19    |
cont_11                            | NONE(atual_0)          | 10    |
CLK27M                             | BUFGP                  | 49    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.811ns (Maximum Frequency: 262.415MHz)
   Minimum input arrival time before clock: 3.854ns
   Maximum output required time after clock: 4.240ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'cont2_7'
  Clock period: 3.152ns (frequency: 317.259MHz)
  Total number of paths / destination ports: 144 / 36
-------------------------------------------------------------------------
Delay:               3.152ns (Levels of Logic = 1)
  Source:            cont160_1 (FF)
  Destination:       palavra_1 (FF)
  Source Clock:      cont2_7 rising
  Destination Clock: cont2_7 rising

  Data Path: cont160_1 to palavra_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.525   1.196  cont160_1 (cont160_1)
     LUT5:I0->O            6   0.254   0.875  _n0076_inv11 (_n0076_inv)
     FDE:CE                    0.302          palavra_1
    ----------------------------------------
    Total                      3.152ns (1.081ns logic, 2.071ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cont_11'
  Clock period: 1.639ns (frequency: 610.128MHz)
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Delay:               1.639ns (Levels of Logic = 1)
  Source:            atual_3 (FF)
  Destination:       atual_4 (FF)
  Source Clock:      cont_11 rising
  Destination Clock: cont_11 rising

  Data Path: atual_3 to atual_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.790  atual_3 (atual_3)
     LUT3:I1->O            1   0.250   0.000  Mmux_prox51 (prox<4>)
     FD:D                      0.074          atual_4
    ----------------------------------------
    Total                      1.639ns (0.849ns logic, 0.790ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK27M'
  Clock period: 3.811ns (frequency: 262.415MHz)
  Total number of paths / destination ports: 1784 / 49
-------------------------------------------------------------------------
Delay:               3.811ns (Levels of Logic = 15)
  Source:            cont_11 (FF)
  Destination:       cont_23 (FF)
  Source Clock:      CLK27M rising
  Destination Clock: CLK27M rising

  Data Path: cont_11 to cont_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.525   1.069  cont_11 (cont_11)
     LUT1:I0->O            1   0.254   0.000  Mcount_cont_cy<11>_rt (Mcount_cont_cy<11>_rt)
     MUXCY:S->O            1   0.215   0.000  Mcount_cont_cy<11> (Mcount_cont_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_cont_cy<12> (Mcount_cont_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_cont_cy<13> (Mcount_cont_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_cont_cy<14> (Mcount_cont_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_cont_cy<15> (Mcount_cont_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_cont_cy<16> (Mcount_cont_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_cont_cy<17> (Mcount_cont_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_cont_cy<18> (Mcount_cont_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_cont_cy<19> (Mcount_cont_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_cont_cy<20> (Mcount_cont_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_cont_cy<21> (Mcount_cont_cy<21>)
     MUXCY:CI->O           0   0.023   0.000  Mcount_cont_cy<22> (Mcount_cont_cy<22>)
     XORCY:CI->O           1   0.206   0.958  Mcount_cont_xor<23> (Result<23>)
     LUT5:I1->O            1   0.254   0.000  cont_23_rstpot (cont_23_rstpot)
     FD:D                      0.074          cont_23
    ----------------------------------------
    Total                      3.811ns (1.784ns logic, 2.027ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cont2_7'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.854ns (Levels of Logic = 2)
  Source:            RX (PAD)
  Destination:       cont160_0 (FF)
  Destination Clock: cont2_7 rising

  Data Path: RX to cont160_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.874  RX_IBUF (RX_IBUF)
     LUT2:I0->O            8   0.250   0.943  _n00701 (_n0070)
     FDR:R                     0.459          cont160_0
    ----------------------------------------
    Total                      3.854ns (2.037ns logic, 1.817ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cont_11'
  Total number of paths / destination ports: 14 / 10
-------------------------------------------------------------------------
Offset:              3.345ns (Levels of Logic = 2)
  Source:            BUTTON (PAD)
  Destination:       atual_0 (FF)
  Destination Clock: cont_11 rising

  Data Path: BUTTON to atual_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.328   1.007  BUTTON_IBUF (BUTTON_IBUF)
     INV:I->O              1   0.255   0.681  prox<0>_inv1_INV_0 (prox<0>)
     FD:D                      0.074          atual_0
    ----------------------------------------
    Total                      3.345ns (1.657ns logic, 1.688ns route)
                                       (49.5% logic, 50.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cont2_7'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.240ns (Levels of Logic = 1)
  Source:            LEDS_3 (FF)
  Destination:       LEDS<3> (PAD)
  Source Clock:      cont2_7 rising

  Data Path: LEDS_3 to LEDS<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.525   0.803  LEDS_3 (LEDS_3)
     OBUF:I->O                 2.912          LEDS_3_OBUF (LEDS<3>)
    ----------------------------------------
    Total                      4.240ns (3.437ns logic, 0.803ns route)
                                       (81.1% logic, 18.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cont_11'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            atual_9 (FF)
  Destination:       TX (PAD)
  Source Clock:      cont_11 rising

  Data Path: atual_9 to TX
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  atual_9 (atual_9)
     OBUF:I->O                 2.912          TX_OBUF (TX)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK27M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK27M         |    3.811|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cont2_7
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cont2_7        |    3.152|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cont_11
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cont_11        |    1.639|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.57 secs
 
--> 

Total memory usage is 278040 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    5 (   0 filtered)

