// Seed: 1187020691
module module_0 (
    input supply0 id_0,
    output uwire id_1,
    input uwire id_2,
    input wand id_3,
    input supply1 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wire id_8
    , id_15,
    input tri0 id_9,
    input wire id_10,
    output tri1 id_11,
    output uwire id_12,
    input wand id_13
);
  wire id_16;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    input tri id_2,
    output tri id_3,
    output wand id_4
);
  logic [7:0] id_6;
  assign id_6[1] = id_6;
  module_0(
      id_2, id_4, id_2, id_0, id_0, id_2, id_2, id_0, id_2, id_0, id_0, id_1, id_1, id_0
  );
endmodule
