{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681339001491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681339001512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 12 18:36:40 2023 " "Processing started: Wed Apr 12 18:36:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681339001512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681339001512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off johnpaul_chouery_vhdl6 -c johnpaul_chouery_vhdl6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off johnpaul_chouery_vhdl6 -c johnpaul_chouery_vhdl6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681339001512 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681339003983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-arch " "Found design unit 1: ROM-arch" {  } { { "ROM.vhd" "" { Text "P:/ECSE 222/New/VHDL6/ROM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681339012807 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "P:/ECSE 222/New/VHDL6/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681339012807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681339012807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "johnpaul_chouery_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file johnpaul_chouery_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 johnpaul_chouery_FSM-arch " "Found design unit 1: johnpaul_chouery_FSM-arch" {  } { { "johnpaul_chouery_FSM.vhd" "" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_FSM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681339012849 ""} { "Info" "ISGN_ENTITY_NAME" "1 johnpaul_chouery_FSM " "Found entity 1: johnpaul_chouery_FSM" {  } { { "johnpaul_chouery_FSM.vhd" "" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_FSM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681339012849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681339012849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_decoder-decoder " "Found design unit 1: seven_segment_decoder-decoder" {  } { { "seven_segment_decoder.vhd" "" { Text "P:/ECSE 222/New/VHDL6/seven_segment_decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681339012890 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "seven_segment_decoder.vhd" "" { Text "P:/ECSE 222/New/VHDL6/seven_segment_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681339012890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681339012890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "johnpaul_chouery_jkff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file johnpaul_chouery_jkff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 johnpaul_chouery_jkff-arch " "Found design unit 1: johnpaul_chouery_jkff-arch" {  } { { "johnpaul_chouery_jkff.vhd" "" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_jkff.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681339012931 ""} { "Info" "ISGN_ENTITY_NAME" "1 johnpaul_chouery_jkff " "Found entity 1: johnpaul_chouery_jkff" {  } { { "johnpaul_chouery_jkff.vhd" "" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_jkff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681339012931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681339012931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "johnpaul_chouery_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file johnpaul_chouery_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 johnpaul_chouery_counter-arch " "Found design unit 1: johnpaul_chouery_counter-arch" {  } { { "johnpaul_chouery_counter.vhd" "" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681339012991 ""} { "Info" "ISGN_ENTITY_NAME" "1 johnpaul_chouery_counter " "Found entity 1: johnpaul_chouery_counter" {  } { { "johnpaul_chouery_counter.vhd" "" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681339012991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681339012991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "johnpaul_chouery_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file johnpaul_chouery_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 johnpaul_chouery_clock_divider-arch " "Found design unit 1: johnpaul_chouery_clock_divider-arch" {  } { { "johnpaul_chouery_clock_divider.vhd" "" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_clock_divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681339013034 ""} { "Info" "ISGN_ENTITY_NAME" "1 johnpaul_chouery_clock_divider " "Found entity 1: johnpaul_chouery_clock_divider" {  } { { "johnpaul_chouery_clock_divider.vhd" "" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_clock_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681339013034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681339013034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "johnpaul_chouery_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file johnpaul_chouery_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 johnpaul_chouery_wrapper-arch " "Found design unit 1: johnpaul_chouery_wrapper-arch" {  } { { "johnpaul_chouery_wrapper.vhd" "" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_wrapper.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681339013075 ""} { "Info" "ISGN_ENTITY_NAME" "1 johnpaul_chouery_wrapper " "Found entity 1: johnpaul_chouery_wrapper" {  } { { "johnpaul_chouery_wrapper.vhd" "" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_wrapper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681339013075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681339013075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "johnpaul_chouery_sequence_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file johnpaul_chouery_sequence_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 johnpaul_chouery_sequence_detector-arch " "Found design unit 1: johnpaul_chouery_sequence_detector-arch" {  } { { "johnpaul_chouery_sequence_detector.vhd" "" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_sequence_detector.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681339013113 ""} { "Info" "ISGN_ENTITY_NAME" "1 johnpaul_chouery_sequence_detector " "Found entity 1: johnpaul_chouery_sequence_detector" {  } { { "johnpaul_chouery_sequence_detector.vhd" "" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_sequence_detector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681339013113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681339013113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "johnpaul_chouery_wrapper2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file johnpaul_chouery_wrapper2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 johnpaul_chouery_wrapper2-arch " "Found design unit 1: johnpaul_chouery_wrapper2-arch" {  } { { "johnpaul_chouery_wrapper2.vhd" "" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_wrapper2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681339013176 ""} { "Info" "ISGN_ENTITY_NAME" "1 johnpaul_chouery_wrapper2 " "Found entity 1: johnpaul_chouery_wrapper2" {  } { { "johnpaul_chouery_wrapper2.vhd" "" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_wrapper2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681339013176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681339013176 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "johnpaul_chouery_wrapper2 " "Elaborating entity \"johnpaul_chouery_wrapper2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681339013320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "johnpaul_chouery_clock_divider johnpaul_chouery_clock_divider:clockdiv " "Elaborating entity \"johnpaul_chouery_clock_divider\" for hierarchy \"johnpaul_chouery_clock_divider:clockdiv\"" {  } { { "johnpaul_chouery_wrapper2.vhd" "clockdiv" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_wrapper2.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681339013390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROMelement " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROMelement\"" {  } { { "johnpaul_chouery_wrapper2.vhd" "ROMelement" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_wrapper2.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681339013492 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sevenSegment_ROM ROM.vhd(18) " "VHDL Signal Declaration warning at ROM.vhd(18): used explicit default value for signal \"sevenSegment_ROM\" because signal was never assigned a value" {  } { { "ROM.vhd" "" { Text "P:/ECSE 222/New/VHDL6/ROM.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1681339013571 "|johnpaul_chouery_wrapper2|ROM:ROMelement"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "johnpaul_chouery_sequence_detector johnpaul_chouery_sequence_detector:seqCount " "Elaborating entity \"johnpaul_chouery_sequence_detector\" for hierarchy \"johnpaul_chouery_sequence_detector:seqCount\"" {  } { { "johnpaul_chouery_wrapper2.vhd" "seqCount" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_wrapper2.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681339013574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "johnpaul_chouery_FSM johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main " "Elaborating entity \"johnpaul_chouery_FSM\" for hierarchy \"johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_FSM:FSM_main\"" {  } { { "johnpaul_chouery_sequence_detector.vhd" "FSM_main" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_sequence_detector.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681339013653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "johnpaul_chouery_counter johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_counter:counter1 " "Elaborating entity \"johnpaul_chouery_counter\" for hierarchy \"johnpaul_chouery_sequence_detector:seqCount\|johnpaul_chouery_counter:counter1\"" {  } { { "johnpaul_chouery_sequence_detector.vhd" "counter1" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_sequence_detector.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681339013789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder seven_segment_decoder:HEX0_code " "Elaborating entity \"seven_segment_decoder\" for hierarchy \"seven_segment_decoder:HEX0_code\"" {  } { { "johnpaul_chouery_wrapper2.vhd" "HEX0_code" { Text "P:/ECSE 222/New/VHDL6/johnpaul_chouery_wrapper2.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681339013861 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1681339021982 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681339031812 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681339031812 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "117 " "Implemented 117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681339036638 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681339036638 ""} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Implemented 101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681339036638 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681339036638 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5088 " "Peak virtual memory: 5088 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681339038164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 12 18:37:18 2023 " "Processing ended: Wed Apr 12 18:37:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681339038164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681339038164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681339038164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681339038164 ""}
