$date
	Fri Jul 14 11:19:23 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! y $end
$var reg 4 " in [3:0] $end
$var reg 2 # s [1:0] $end
$scope module uut $end
$var wire 4 $ in [3:0] $end
$var wire 2 % s [1:0] $end
$var wire 1 ! y $end
$var wire 2 & t [1:0] $end
$scope module m1 $end
$var wire 2 ' in [1:0] $end
$var wire 1 ( s $end
$var wire 1 ) y $end
$upscope $end
$scope module m2 $end
$var wire 2 * in [1:0] $end
$var wire 1 + s $end
$var wire 1 , y $end
$upscope $end
$scope module m3 $end
$var wire 2 - in [1:0] $end
$var wire 1 . s $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
b11 -
1,
1+
b11 *
1)
1(
b10 '
b11 &
b1 %
b1110 $
b1 #
b1110 "
1!
$end
#5
b10 &
b10 -
0)
0(
0+
1.
b10 #
b10 %
#10
0!
0.
b0 #
b0 %
#13
b11 &
b11 -
1)
1(
1+
1!
1.
b11 #
b11 %
#15
