{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 01 11:42:22 2011 " "Info: Processing started: Wed Jun 01 11:42:22 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU16 -c CPU16 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU16 -c CPU16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu16.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU16 " "Info: Found entity 1: CPU16" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU16 " "Info: Elaborating entity \"CPU16\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(56) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(56): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(63) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(63): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CPU16.v(69) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(69): truncated value with size 32 to match size of target (8)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(70) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(70): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(77) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(77): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(79) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(79): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(82) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(82): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(86) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(86): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(88) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(88): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(90) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(90): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(92) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(92): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(94) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(94): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(96) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(96): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(98) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(98): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(100) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(100): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(102) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(102): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(104) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(104): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(111) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(111): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(116) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(116): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(121) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(121): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(127) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(127): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(133) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(133): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(139) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(139): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(144) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(144): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(149) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(149): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(154) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(154): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(159) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(159): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(163) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(163): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(167) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(167): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "CPU16.v(169) " "Warning (10199): Verilog HDL Case Statement warning at CPU16.v(169): case item expression never matches the case expression" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 169 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(177) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(177): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "memory_address_register\[7\] CPU16.v(185) " "Error (10028): Can't resolve multiple constant drivers for net \"memory_address_register\[7\]\" at CPU16.v(185)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 185 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "CPU16.v(58) " "Error (10029): Constant driver at CPU16.v(58)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 58 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "memory_address_register\[6\] CPU16.v(185) " "Error (10028): Can't resolve multiple constant drivers for net \"memory_address_register\[6\]\" at CPU16.v(185)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 185 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "memory_address_register\[5\] CPU16.v(185) " "Error (10028): Can't resolve multiple constant drivers for net \"memory_address_register\[5\]\" at CPU16.v(185)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 185 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "memory_address_register\[4\] CPU16.v(185) " "Error (10028): Can't resolve multiple constant drivers for net \"memory_address_register\[4\]\" at CPU16.v(185)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 185 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "memory_address_register\[3\] CPU16.v(185) " "Error (10028): Can't resolve multiple constant drivers for net \"memory_address_register\[3\]\" at CPU16.v(185)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 185 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "memory_address_register\[2\] CPU16.v(185) " "Error (10028): Can't resolve multiple constant drivers for net \"memory_address_register\[2\]\" at CPU16.v(185)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 185 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "memory_address_register\[1\] CPU16.v(185) " "Error (10028): Can't resolve multiple constant drivers for net \"memory_address_register\[1\]\" at CPU16.v(185)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 185 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "memory_address_register\[0\] CPU16.v(185) " "Error (10028): Can't resolve multiple constant drivers for net \"memory_address_register\[0\]\" at CPU16.v(185)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 185 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 31 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 10 errors, 31 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Error: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 01 11:42:27 2011 " "Error: Processing ended: Wed Jun 01 11:42:27 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Error: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
