

================================================================
== Vitis HLS Report for 'sinGen'
================================================================
* Date:           Mon Feb  1 13:22:58 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        IndutivoParaleloVDC_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.700 ns|     0.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25|  0.250 us|  0.250 us|   11|   11|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 11, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.21>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sources_phase_0_load = load i32 %sources_phase_0" [HLSfiles/main_core.cpp:18]   --->   Operation 27 'load' 'sources_phase_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (2.97ns)   --->   "%x_assign = fpext i32 %sources_phase_0_load" [HLSfiles/main_core.cpp:18]   --->   Operation 28 'fpext' 'x_assign' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 29 [4/4] (8.21ns)   --->   "%add1 = fadd i32 %sources_phase_0_load, i32 0" [HLSfiles/main_core.cpp:20]   --->   Operation 29 'fadd' 'add1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.21>
ST_2 : Operation 30 [1/2] (2.97ns)   --->   "%x_assign = fpext i32 %sources_phase_0_load" [HLSfiles/main_core.cpp:18]   --->   Operation 30 'fpext' 'x_assign' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 31 [13/13] (4.84ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 31 'call' 'tmp' <Predicate = true> <Delay = 4.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 32 [3/4] (8.21ns)   --->   "%add1 = fadd i32 %sources_phase_0_load, i32 0" [HLSfiles/main_core.cpp:20]   --->   Operation 32 'fadd' 'add1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 9.70>
ST_3 : Operation 33 [12/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 33 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 34 [2/4] (8.21ns)   --->   "%add1 = fadd i32 %sources_phase_0_load, i32 0" [HLSfiles/main_core.cpp:20]   --->   Operation 34 'fadd' 'add1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 9.70>
ST_4 : Operation 35 [11/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 35 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 36 [1/4] (8.21ns)   --->   "%add1 = fadd i32 %sources_phase_0_load, i32 0" [HLSfiles/main_core.cpp:20]   --->   Operation 36 'fadd' 'add1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 9.70>
ST_5 : Operation 37 [10/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 37 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 38 [2/2] (2.97ns)   --->   "%conv = fpext i32 %add1" [HLSfiles/main_core.cpp:20]   --->   Operation 38 'fpext' 'conv' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 9.70>
ST_6 : Operation 39 [9/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 39 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 40 [1/2] (2.97ns)   --->   "%conv = fpext i32 %add1" [HLSfiles/main_core.cpp:20]   --->   Operation 40 'fpext' 'conv' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i64 %conv" [HLSfiles/main_core.cpp:20]   --->   Operation 41 'bitcast' 'bitcast_ln20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln20, i32 52, i32 62" [HLSfiles/main_core.cpp:20]   --->   Operation 42 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i64 %bitcast_ln20" [HLSfiles/main_core.cpp:20]   --->   Operation 43 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (1.23ns)   --->   "%icmp_ln20 = icmp_ne  i11 %tmp_1, i11 2047" [HLSfiles/main_core.cpp:20]   --->   Operation 44 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (1.73ns)   --->   "%icmp_ln20_1 = icmp_eq  i52 %trunc_ln20, i52 0" [HLSfiles/main_core.cpp:20]   --->   Operation 45 'icmp' 'icmp_ln20_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [2/2] (3.70ns)   --->   "%tmp_2 = fcmp_olt  i64 %conv, i64 6.28319" [HLSfiles/main_core.cpp:20]   --->   Operation 46 'dcmp' 'tmp_2' <Predicate = true> <Delay = 3.70> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [5/5] (6.30ns)   --->   "%sub = dadd i64 %conv, i64 -6.28319" [HLSfiles/main_core.cpp:24]   --->   Operation 47 'dadd' 'sub' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 9.70>
ST_7 : Operation 48 [8/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 48 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 49 [1/2] (3.70ns)   --->   "%tmp_2 = fcmp_olt  i64 %conv, i64 6.28319" [HLSfiles/main_core.cpp:20]   --->   Operation 49 'dcmp' 'tmp_2' <Predicate = true> <Delay = 3.70> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [4/5] (6.30ns)   --->   "%sub = dadd i64 %conv, i64 -6.28319" [HLSfiles/main_core.cpp:24]   --->   Operation 50 'dadd' 'sub' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 9.70>
ST_8 : Operation 51 [7/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 51 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 52 [3/5] (6.30ns)   --->   "%sub = dadd i64 %conv, i64 -6.28319" [HLSfiles/main_core.cpp:24]   --->   Operation 52 'dadd' 'sub' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 9.70>
ST_9 : Operation 53 [6/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 53 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 54 [2/5] (6.30ns)   --->   "%sub = dadd i64 %conv, i64 -6.28319" [HLSfiles/main_core.cpp:24]   --->   Operation 54 'dadd' 'sub' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 9.70>
ST_10 : Operation 55 [5/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 55 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 56 [1/5] (6.30ns)   --->   "%sub = dadd i64 %conv, i64 -6.28319" [HLSfiles/main_core.cpp:24]   --->   Operation 56 'dadd' 'sub' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 9.70>
ST_11 : Operation 57 [4/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 57 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 58 [2/2] (3.72ns)   --->   "%conv2 = fptrunc i64 %sub" [HLSfiles/main_core.cpp:24]   --->   Operation 58 'fptrunc' 'conv2' <Predicate = true> <Delay = 3.72> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 9.70>
ST_12 : Operation 59 [3/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 59 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln20)   --->   "%or_ln20 = or i1 %icmp_ln20_1, i1 %icmp_ln20" [HLSfiles/main_core.cpp:20]   --->   Operation 60 'or' 'or_ln20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln20)   --->   "%and_ln20 = and i1 %or_ln20, i1 %tmp_2" [HLSfiles/main_core.cpp:20]   --->   Operation 61 'and' 'and_ln20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 62 [1/2] (3.72ns)   --->   "%conv2 = fptrunc i64 %sub" [HLSfiles/main_core.cpp:24]   --->   Operation 62 'fptrunc' 'conv2' <Predicate = true> <Delay = 3.72> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 63 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln20 = select i1 %and_ln20, i32 %add1, i32 %conv2" [HLSfiles/main_core.cpp:20]   --->   Operation 63 'select' 'select_ln20' <Predicate = true> <Delay = 0.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln21 = store i32 %select_ln20, i32 %sources_phase_0" [HLSfiles/main_core.cpp:21]   --->   Operation 64 'store' 'store_ln21' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 9.70>
ST_13 : Operation 65 [2/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 65 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 7.83>
ST_14 : Operation 66 [1/13] (7.83ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 66 'call' 'tmp' <Predicate = true> <Delay = 7.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 8.41>
ST_15 : Operation 67 [5/5] (8.41ns)   --->   "%mul = dmul i64 %tmp, i64 0" [HLSfiles/main_core.cpp:18]   --->   Operation 67 'dmul' 'mul' <Predicate = true> <Delay = 8.41> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.41>
ST_16 : Operation 68 [4/5] (8.41ns)   --->   "%mul = dmul i64 %tmp, i64 0" [HLSfiles/main_core.cpp:18]   --->   Operation 68 'dmul' 'mul' <Predicate = true> <Delay = 8.41> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.41>
ST_17 : Operation 69 [3/5] (8.41ns)   --->   "%mul = dmul i64 %tmp, i64 0" [HLSfiles/main_core.cpp:18]   --->   Operation 69 'dmul' 'mul' <Predicate = true> <Delay = 8.41> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.41>
ST_18 : Operation 70 [2/5] (8.41ns)   --->   "%mul = dmul i64 %tmp, i64 0" [HLSfiles/main_core.cpp:18]   --->   Operation 70 'dmul' 'mul' <Predicate = true> <Delay = 8.41> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.41>
ST_19 : Operation 71 [1/5] (8.41ns)   --->   "%mul = dmul i64 %tmp, i64 0" [HLSfiles/main_core.cpp:18]   --->   Operation 71 'dmul' 'mul' <Predicate = true> <Delay = 8.41> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.30>
ST_20 : Operation 72 [5/5] (6.30ns)   --->   "%add = dadd i64 %mul, i64 10" [HLSfiles/main_core.cpp:18]   --->   Operation 72 'dadd' 'add' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.30>
ST_21 : Operation 73 [4/5] (6.30ns)   --->   "%add = dadd i64 %mul, i64 10" [HLSfiles/main_core.cpp:18]   --->   Operation 73 'dadd' 'add' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.30>
ST_22 : Operation 74 [3/5] (6.30ns)   --->   "%add = dadd i64 %mul, i64 10" [HLSfiles/main_core.cpp:18]   --->   Operation 74 'dadd' 'add' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.30>
ST_23 : Operation 75 [2/5] (6.30ns)   --->   "%add = dadd i64 %mul, i64 10" [HLSfiles/main_core.cpp:18]   --->   Operation 75 'dadd' 'add' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.30>
ST_24 : Operation 76 [1/5] (6.30ns)   --->   "%add = dadd i64 %mul, i64 10" [HLSfiles/main_core.cpp:18]   --->   Operation 76 'dadd' 'add' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.72>
ST_25 : Operation 77 [2/2] (3.72ns)   --->   "%conv8 = fptrunc i64 %add" [HLSfiles/main_core.cpp:18]   --->   Operation 77 'fptrunc' 'conv8' <Predicate = true> <Delay = 3.72> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.72>
ST_26 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLSfiles/main_core.cpp:17]   --->   Operation 78 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 79 [1/2] (3.72ns)   --->   "%conv8 = fptrunc i64 %add" [HLSfiles/main_core.cpp:18]   --->   Operation 79 'fptrunc' 'conv8' <Predicate = true> <Delay = 3.72> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln18 = store i32 %conv8, i32 %G_vec_I_3" [HLSfiles/main_core.cpp:18]   --->   Operation 80 'store' 'store_ln18' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln47 = ret" [HLSfiles/main_core.cpp:47]   --->   Operation 81 'ret' 'ret_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0.2ns.

 <State 1>: 8.22ns
The critical path consists of the following:
	'load' operation ('sources_phase_0_load', HLSfiles/main_core.cpp:18) on static variable 'sources_phase_0' [17]  (0 ns)
	'fadd' operation ('add1', HLSfiles/main_core.cpp:20) [24]  (8.22 ns)

 <State 2>: 8.22ns
The critical path consists of the following:
	'fadd' operation ('add1', HLSfiles/main_core.cpp:20) [24]  (8.22 ns)

 <State 3>: 9.7ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140) to 'sin_or_cos<double>' [19]  (9.7 ns)

 <State 4>: 9.7ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140) to 'sin_or_cos<double>' [19]  (9.7 ns)

 <State 5>: 9.7ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140) to 'sin_or_cos<double>' [19]  (9.7 ns)

 <State 6>: 9.7ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140) to 'sin_or_cos<double>' [19]  (9.7 ns)

 <State 7>: 9.7ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140) to 'sin_or_cos<double>' [19]  (9.7 ns)

 <State 8>: 9.7ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140) to 'sin_or_cos<double>' [19]  (9.7 ns)

 <State 9>: 9.7ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140) to 'sin_or_cos<double>' [19]  (9.7 ns)

 <State 10>: 9.7ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140) to 'sin_or_cos<double>' [19]  (9.7 ns)

 <State 11>: 9.7ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140) to 'sin_or_cos<double>' [19]  (9.7 ns)

 <State 12>: 9.7ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140) to 'sin_or_cos<double>' [19]  (9.7 ns)

 <State 13>: 9.7ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140) to 'sin_or_cos<double>' [19]  (9.7 ns)

 <State 14>: 7.84ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140) to 'sin_or_cos<double>' [19]  (7.84 ns)

 <State 15>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('mul', HLSfiles/main_core.cpp:18) [20]  (8.42 ns)

 <State 16>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('mul', HLSfiles/main_core.cpp:18) [20]  (8.42 ns)

 <State 17>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('mul', HLSfiles/main_core.cpp:18) [20]  (8.42 ns)

 <State 18>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('mul', HLSfiles/main_core.cpp:18) [20]  (8.42 ns)

 <State 19>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('mul', HLSfiles/main_core.cpp:18) [20]  (8.42 ns)

 <State 20>: 6.31ns
The critical path consists of the following:
	'dadd' operation ('add', HLSfiles/main_core.cpp:18) [21]  (6.31 ns)

 <State 21>: 6.31ns
The critical path consists of the following:
	'dadd' operation ('add', HLSfiles/main_core.cpp:18) [21]  (6.31 ns)

 <State 22>: 6.31ns
The critical path consists of the following:
	'dadd' operation ('add', HLSfiles/main_core.cpp:18) [21]  (6.31 ns)

 <State 23>: 6.31ns
The critical path consists of the following:
	'dadd' operation ('add', HLSfiles/main_core.cpp:18) [21]  (6.31 ns)

 <State 24>: 6.31ns
The critical path consists of the following:
	'dadd' operation ('add', HLSfiles/main_core.cpp:18) [21]  (6.31 ns)

 <State 25>: 3.73ns
The critical path consists of the following:
	'fptrunc' operation ('conv8', HLSfiles/main_core.cpp:18) [22]  (3.73 ns)

 <State 26>: 3.73ns
The critical path consists of the following:
	'fptrunc' operation ('conv8', HLSfiles/main_core.cpp:18) [22]  (3.73 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
