// Declaring a 32-bit register
reg [31:0] my_register;

// Creating a 32-bit input port
input [31:0] my_input;

// Initializing the register with an initial value of 0
always @ (posedge clk)
begin
    my_register <= 0;
end

// Creating a combinational logic to calculate the output based on the input and previous state of the register
always @ (*)
begin
    if (my_input > my_register)
        my_register <= my_input;
    else
        my_register <= my_input + 1;
end