;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 10, 30
	CMP -16, @-10
	SUB @-171, 106
	SUB @0, @2
	SUB <0, @2
	CMP @121, 103
	ADD 270, 1
	SPL 0, #2
	MOV -7, <-20
	SUB @127, 106
	SLT 210, 30
	JMZ <130, 9
	JMZ <130, 9
	DJN -1, @-20
	JMP 10, 9
	SUB @326, 106
	SPL 0, <-54
	SLT 121, 10
	CMP @0, @2
	SPL 0, <2
	JMZ <130, 9
	ADD 30, 0
	SPL 0, #5
	SPL 0, #5
	ADD 10, 9
	SPL <130, 9
	ADD 10, 9
	SUB @127, 100
	ADD 10, 9
	SUB -16, @-10
	SPL 100, 90
	SUB #146, @580
	SUB #146, @580
	SPL 0, #2
	DJN -1, @-20
	SPL 0, #2
	SPL 0, #2
	SPL 0, #2
	CMP -7, <-420
	SUB @127, 106
	CMP -7, <-420
	SPL 100, 90
	SPL @70, <-206
	SPL @70, <-206
	SPL 0, <-54
