# 8-bit-Signed-Comparator

This repositery contains a VHDL structural description of two 8-bit Signed Comparators, one design is done using an Magnitude Comparator, the other design is done using an Adder

