# Open-Verilog
Well organized Verilog codes can be integrated to any project

ip_fifo_ctrl_rtl.v:   Sync/Async FIFO controller.
ip_sincos_gen_rtl.v:  Sine, Cosine function generator by single-stage Modified CORDIC method.
