Classic Timing Analyzer report for Status_reg
Sat Nov 11 14:19:32 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From        ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.127 ns                                       ; abus_in[2]  ; reg_data[0] ; --         ; clk_in   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.574 ns                                       ; reg_data[2] ; z_out       ; clk_in     ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.784 ns                                      ; abus_in[2]  ; dbus_out[4] ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.916 ns                                      ; dbus_in[3]  ; reg_data[3] ; --         ; clk_in   ; 0            ;
; Clock Setup: 'clk_in'        ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_data[2] ; reg_data[2] ; clk_in     ; clk_in   ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;             ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                          ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From        ; To          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_data[2] ; reg_data[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.031 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_data[0] ; reg_data[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 0.951 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; reg_data[1] ; reg_data[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 0.948 ns                ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------+
; tsu                                                                     ;
+-------+--------------+------------+------------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To          ; To Clock ;
+-------+--------------+------------+------------+-------------+----------+
; N/A   ; None         ; 6.127 ns   ; abus_in[2] ; reg_data[2] ; clk_in   ;
; N/A   ; None         ; 6.127 ns   ; abus_in[2] ; reg_data[1] ; clk_in   ;
; N/A   ; None         ; 6.127 ns   ; abus_in[2] ; reg_data[0] ; clk_in   ;
; N/A   ; None         ; 6.094 ns   ; abus_in[2] ; reg_data[7] ; clk_in   ;
; N/A   ; None         ; 6.094 ns   ; abus_in[2] ; reg_data[5] ; clk_in   ;
; N/A   ; None         ; 6.094 ns   ; abus_in[2] ; reg_data[6] ; clk_in   ;
; N/A   ; None         ; 6.094 ns   ; abus_in[2] ; reg_data[3] ; clk_in   ;
; N/A   ; None         ; 6.094 ns   ; abus_in[2] ; reg_data[4] ; clk_in   ;
; N/A   ; None         ; 5.371 ns   ; abus_in[1] ; reg_data[2] ; clk_in   ;
; N/A   ; None         ; 5.371 ns   ; abus_in[1] ; reg_data[1] ; clk_in   ;
; N/A   ; None         ; 5.371 ns   ; abus_in[1] ; reg_data[0] ; clk_in   ;
; N/A   ; None         ; 5.359 ns   ; abus_in[5] ; reg_data[7] ; clk_in   ;
; N/A   ; None         ; 5.359 ns   ; abus_in[5] ; reg_data[5] ; clk_in   ;
; N/A   ; None         ; 5.359 ns   ; abus_in[5] ; reg_data[6] ; clk_in   ;
; N/A   ; None         ; 5.359 ns   ; abus_in[5] ; reg_data[3] ; clk_in   ;
; N/A   ; None         ; 5.359 ns   ; abus_in[5] ; reg_data[4] ; clk_in   ;
; N/A   ; None         ; 5.338 ns   ; abus_in[1] ; reg_data[7] ; clk_in   ;
; N/A   ; None         ; 5.338 ns   ; abus_in[1] ; reg_data[5] ; clk_in   ;
; N/A   ; None         ; 5.338 ns   ; abus_in[1] ; reg_data[6] ; clk_in   ;
; N/A   ; None         ; 5.338 ns   ; abus_in[1] ; reg_data[3] ; clk_in   ;
; N/A   ; None         ; 5.338 ns   ; abus_in[1] ; reg_data[4] ; clk_in   ;
; N/A   ; None         ; 5.308 ns   ; abus_in[4] ; reg_data[7] ; clk_in   ;
; N/A   ; None         ; 5.308 ns   ; abus_in[4] ; reg_data[5] ; clk_in   ;
; N/A   ; None         ; 5.308 ns   ; abus_in[4] ; reg_data[6] ; clk_in   ;
; N/A   ; None         ; 5.308 ns   ; abus_in[4] ; reg_data[3] ; clk_in   ;
; N/A   ; None         ; 5.308 ns   ; abus_in[4] ; reg_data[4] ; clk_in   ;
; N/A   ; None         ; 5.116 ns   ; abus_in[6] ; reg_data[7] ; clk_in   ;
; N/A   ; None         ; 5.116 ns   ; abus_in[6] ; reg_data[5] ; clk_in   ;
; N/A   ; None         ; 5.116 ns   ; abus_in[6] ; reg_data[6] ; clk_in   ;
; N/A   ; None         ; 5.116 ns   ; abus_in[6] ; reg_data[3] ; clk_in   ;
; N/A   ; None         ; 5.116 ns   ; abus_in[6] ; reg_data[4] ; clk_in   ;
; N/A   ; None         ; 5.023 ns   ; abus_in[0] ; reg_data[2] ; clk_in   ;
; N/A   ; None         ; 5.023 ns   ; abus_in[0] ; reg_data[1] ; clk_in   ;
; N/A   ; None         ; 5.023 ns   ; abus_in[0] ; reg_data[0] ; clk_in   ;
; N/A   ; None         ; 4.990 ns   ; abus_in[0] ; reg_data[7] ; clk_in   ;
; N/A   ; None         ; 4.990 ns   ; abus_in[0] ; reg_data[5] ; clk_in   ;
; N/A   ; None         ; 4.990 ns   ; abus_in[0] ; reg_data[6] ; clk_in   ;
; N/A   ; None         ; 4.990 ns   ; abus_in[0] ; reg_data[3] ; clk_in   ;
; N/A   ; None         ; 4.990 ns   ; abus_in[0] ; reg_data[4] ; clk_in   ;
; N/A   ; None         ; 4.953 ns   ; abus_in[5] ; reg_data[2] ; clk_in   ;
; N/A   ; None         ; 4.953 ns   ; abus_in[5] ; reg_data[1] ; clk_in   ;
; N/A   ; None         ; 4.953 ns   ; abus_in[5] ; reg_data[0] ; clk_in   ;
; N/A   ; None         ; 4.868 ns   ; abus_in[3] ; reg_data[2] ; clk_in   ;
; N/A   ; None         ; 4.868 ns   ; abus_in[3] ; reg_data[1] ; clk_in   ;
; N/A   ; None         ; 4.868 ns   ; abus_in[3] ; reg_data[0] ; clk_in   ;
; N/A   ; None         ; 4.835 ns   ; abus_in[3] ; reg_data[7] ; clk_in   ;
; N/A   ; None         ; 4.835 ns   ; abus_in[3] ; reg_data[5] ; clk_in   ;
; N/A   ; None         ; 4.835 ns   ; abus_in[3] ; reg_data[6] ; clk_in   ;
; N/A   ; None         ; 4.835 ns   ; abus_in[3] ; reg_data[3] ; clk_in   ;
; N/A   ; None         ; 4.835 ns   ; abus_in[3] ; reg_data[4] ; clk_in   ;
; N/A   ; None         ; 4.808 ns   ; z_in       ; reg_data[2] ; clk_in   ;
; N/A   ; None         ; 4.633 ns   ; abus_in[4] ; reg_data[2] ; clk_in   ;
; N/A   ; None         ; 4.633 ns   ; abus_in[4] ; reg_data[1] ; clk_in   ;
; N/A   ; None         ; 4.633 ns   ; abus_in[4] ; reg_data[0] ; clk_in   ;
; N/A   ; None         ; 4.320 ns   ; dc_wr_en   ; reg_data[1] ; clk_in   ;
; N/A   ; None         ; 4.225 ns   ; wr_en      ; reg_data[7] ; clk_in   ;
; N/A   ; None         ; 4.225 ns   ; wr_en      ; reg_data[5] ; clk_in   ;
; N/A   ; None         ; 4.225 ns   ; wr_en      ; reg_data[6] ; clk_in   ;
; N/A   ; None         ; 4.225 ns   ; wr_en      ; reg_data[3] ; clk_in   ;
; N/A   ; None         ; 4.225 ns   ; wr_en      ; reg_data[4] ; clk_in   ;
; N/A   ; None         ; 4.213 ns   ; abus_in[6] ; reg_data[2] ; clk_in   ;
; N/A   ; None         ; 4.213 ns   ; abus_in[6] ; reg_data[1] ; clk_in   ;
; N/A   ; None         ; 4.213 ns   ; abus_in[6] ; reg_data[0] ; clk_in   ;
; N/A   ; None         ; 4.179 ns   ; wr_en      ; reg_data[2] ; clk_in   ;
; N/A   ; None         ; 4.099 ns   ; wr_en      ; reg_data[0] ; clk_in   ;
; N/A   ; None         ; 4.088 ns   ; dbus_in[2] ; reg_data[2] ; clk_in   ;
; N/A   ; None         ; 4.086 ns   ; wr_en      ; reg_data[1] ; clk_in   ;
; N/A   ; None         ; 3.959 ns   ; z_wr_en    ; reg_data[2] ; clk_in   ;
; N/A   ; None         ; 3.936 ns   ; dc_in      ; reg_data[1] ; clk_in   ;
; N/A   ; None         ; 3.905 ns   ; dbus_in[1] ; reg_data[1] ; clk_in   ;
; N/A   ; None         ; 3.868 ns   ; dbus_in[0] ; reg_data[0] ; clk_in   ;
; N/A   ; None         ; 3.751 ns   ; dbus_in[5] ; reg_data[5] ; clk_in   ;
; N/A   ; None         ; 3.695 ns   ; c_in       ; reg_data[0] ; clk_in   ;
; N/A   ; None         ; 3.659 ns   ; c_wr_en    ; reg_data[0] ; clk_in   ;
; N/A   ; None         ; 3.624 ns   ; dbus_in[6] ; reg_data[6] ; clk_in   ;
; N/A   ; None         ; 3.493 ns   ; dbus_in[7] ; reg_data[7] ; clk_in   ;
; N/A   ; None         ; 3.279 ns   ; dbus_in[4] ; reg_data[4] ; clk_in   ;
; N/A   ; None         ; 3.146 ns   ; dbus_in[3] ; reg_data[3] ; clk_in   ;
+-------+--------------+------------+------------+-------------+----------+


+----------------------------------------------------------------------------+
; tco                                                                        ;
+-------+--------------+------------+-------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From        ; To          ; From Clock ;
+-------+--------------+------------+-------------+-------------+------------+
; N/A   ; None         ; 7.574 ns   ; reg_data[2] ; z_out       ; clk_in     ;
; N/A   ; None         ; 7.095 ns   ; reg_data[4] ; dbus_out[4] ; clk_in     ;
; N/A   ; None         ; 7.070 ns   ; reg_data[2] ; dbus_out[2] ; clk_in     ;
; N/A   ; None         ; 7.056 ns   ; reg_data[3] ; dbus_out[3] ; clk_in     ;
; N/A   ; None         ; 7.046 ns   ; reg_data[6] ; rp_out[1]   ; clk_in     ;
; N/A   ; None         ; 6.843 ns   ; reg_data[6] ; dbus_out[6] ; clk_in     ;
; N/A   ; None         ; 6.842 ns   ; reg_data[5] ; rp_out[0]   ; clk_in     ;
; N/A   ; None         ; 6.842 ns   ; reg_data[5] ; dbus_out[5] ; clk_in     ;
; N/A   ; None         ; 6.818 ns   ; reg_data[1] ; dc_out      ; clk_in     ;
; N/A   ; None         ; 6.818 ns   ; reg_data[1] ; dbus_out[1] ; clk_in     ;
; N/A   ; None         ; 6.607 ns   ; reg_data[0] ; c_out       ; clk_in     ;
; N/A   ; None         ; 6.599 ns   ; reg_data[7] ; dbus_out[7] ; clk_in     ;
; N/A   ; None         ; 6.584 ns   ; reg_data[0] ; dbus_out[0] ; clk_in     ;
; N/A   ; None         ; 6.578 ns   ; reg_data[7] ; irp_out     ; clk_in     ;
+-------+--------------+------------+-------------+-------------+------------+


+------------------------------------------------------------------------+
; tpd                                                                    ;
+-------+-------------------+-----------------+------------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To          ;
+-------+-------------------+-----------------+------------+-------------+
; N/A   ; None              ; 11.784 ns       ; abus_in[2] ; dbus_out[4] ;
; N/A   ; None              ; 11.737 ns       ; abus_in[2] ; dbus_out[3] ;
; N/A   ; None              ; 11.737 ns       ; abus_in[2] ; dbus_out[2] ;
; N/A   ; None              ; 11.506 ns       ; abus_in[2] ; dbus_out[6] ;
; N/A   ; None              ; 11.505 ns       ; abus_in[2] ; dbus_out[5] ;
; N/A   ; None              ; 11.491 ns       ; abus_in[2] ; dbus_out[1] ;
; N/A   ; None              ; 11.295 ns       ; abus_in[5] ; dbus_out[4] ;
; N/A   ; None              ; 11.277 ns       ; abus_in[2] ; dbus_out[7] ;
; N/A   ; None              ; 11.253 ns       ; abus_in[2] ; dbus_out[0] ;
; N/A   ; None              ; 11.248 ns       ; abus_in[5] ; dbus_out[3] ;
; N/A   ; None              ; 11.248 ns       ; abus_in[5] ; dbus_out[2] ;
; N/A   ; None              ; 11.244 ns       ; abus_in[4] ; dbus_out[4] ;
; N/A   ; None              ; 11.197 ns       ; abus_in[4] ; dbus_out[3] ;
; N/A   ; None              ; 11.197 ns       ; abus_in[4] ; dbus_out[2] ;
; N/A   ; None              ; 11.052 ns       ; abus_in[6] ; dbus_out[4] ;
; N/A   ; None              ; 11.028 ns       ; abus_in[1] ; dbus_out[4] ;
; N/A   ; None              ; 11.017 ns       ; abus_in[5] ; dbus_out[6] ;
; N/A   ; None              ; 11.016 ns       ; abus_in[5] ; dbus_out[5] ;
; N/A   ; None              ; 11.005 ns       ; abus_in[6] ; dbus_out[3] ;
; N/A   ; None              ; 11.005 ns       ; abus_in[6] ; dbus_out[2] ;
; N/A   ; None              ; 11.002 ns       ; abus_in[5] ; dbus_out[1] ;
; N/A   ; None              ; 10.981 ns       ; abus_in[1] ; dbus_out[3] ;
; N/A   ; None              ; 10.981 ns       ; abus_in[1] ; dbus_out[2] ;
; N/A   ; None              ; 10.966 ns       ; abus_in[4] ; dbus_out[6] ;
; N/A   ; None              ; 10.965 ns       ; abus_in[4] ; dbus_out[5] ;
; N/A   ; None              ; 10.951 ns       ; abus_in[4] ; dbus_out[1] ;
; N/A   ; None              ; 10.788 ns       ; abus_in[5] ; dbus_out[7] ;
; N/A   ; None              ; 10.774 ns       ; abus_in[6] ; dbus_out[6] ;
; N/A   ; None              ; 10.773 ns       ; abus_in[6] ; dbus_out[5] ;
; N/A   ; None              ; 10.764 ns       ; abus_in[5] ; dbus_out[0] ;
; N/A   ; None              ; 10.759 ns       ; abus_in[6] ; dbus_out[1] ;
; N/A   ; None              ; 10.750 ns       ; abus_in[1] ; dbus_out[6] ;
; N/A   ; None              ; 10.749 ns       ; abus_in[1] ; dbus_out[5] ;
; N/A   ; None              ; 10.737 ns       ; abus_in[4] ; dbus_out[7] ;
; N/A   ; None              ; 10.735 ns       ; abus_in[1] ; dbus_out[1] ;
; N/A   ; None              ; 10.713 ns       ; abus_in[4] ; dbus_out[0] ;
; N/A   ; None              ; 10.680 ns       ; abus_in[0] ; dbus_out[4] ;
; N/A   ; None              ; 10.633 ns       ; abus_in[0] ; dbus_out[3] ;
; N/A   ; None              ; 10.633 ns       ; abus_in[0] ; dbus_out[2] ;
; N/A   ; None              ; 10.545 ns       ; abus_in[6] ; dbus_out[7] ;
; N/A   ; None              ; 10.525 ns       ; abus_in[3] ; dbus_out[4] ;
; N/A   ; None              ; 10.521 ns       ; abus_in[1] ; dbus_out[7] ;
; N/A   ; None              ; 10.521 ns       ; abus_in[6] ; dbus_out[0] ;
; N/A   ; None              ; 10.497 ns       ; abus_in[1] ; dbus_out[0] ;
; N/A   ; None              ; 10.478 ns       ; abus_in[3] ; dbus_out[3] ;
; N/A   ; None              ; 10.478 ns       ; abus_in[3] ; dbus_out[2] ;
; N/A   ; None              ; 10.402 ns       ; abus_in[0] ; dbus_out[6] ;
; N/A   ; None              ; 10.401 ns       ; abus_in[0] ; dbus_out[5] ;
; N/A   ; None              ; 10.387 ns       ; abus_in[0] ; dbus_out[1] ;
; N/A   ; None              ; 10.247 ns       ; abus_in[3] ; dbus_out[6] ;
; N/A   ; None              ; 10.246 ns       ; abus_in[3] ; dbus_out[5] ;
; N/A   ; None              ; 10.232 ns       ; abus_in[3] ; dbus_out[1] ;
; N/A   ; None              ; 10.173 ns       ; abus_in[0] ; dbus_out[7] ;
; N/A   ; None              ; 10.149 ns       ; abus_in[0] ; dbus_out[0] ;
; N/A   ; None              ; 10.118 ns       ; rd_en      ; dbus_out[4] ;
; N/A   ; None              ; 10.071 ns       ; rd_en      ; dbus_out[3] ;
; N/A   ; None              ; 10.071 ns       ; rd_en      ; dbus_out[2] ;
; N/A   ; None              ; 10.018 ns       ; abus_in[3] ; dbus_out[7] ;
; N/A   ; None              ; 9.994 ns        ; abus_in[3] ; dbus_out[0] ;
; N/A   ; None              ; 9.840 ns        ; rd_en      ; dbus_out[6] ;
; N/A   ; None              ; 9.839 ns        ; rd_en      ; dbus_out[5] ;
; N/A   ; None              ; 9.825 ns        ; rd_en      ; dbus_out[1] ;
; N/A   ; None              ; 9.611 ns        ; rd_en      ; dbus_out[7] ;
; N/A   ; None              ; 9.587 ns        ; rd_en      ; dbus_out[0] ;
+-------+-------------------+-----------------+------------+-------------+


+-------------------------------------------------------------------------------+
; th                                                                            ;
+---------------+-------------+-----------+------------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To          ; To Clock ;
+---------------+-------------+-----------+------------+-------------+----------+
; N/A           ; None        ; -2.916 ns ; dbus_in[3] ; reg_data[3] ; clk_in   ;
; N/A           ; None        ; -3.024 ns ; c_wr_en    ; reg_data[0] ; clk_in   ;
; N/A           ; None        ; -3.049 ns ; dbus_in[4] ; reg_data[4] ; clk_in   ;
; N/A           ; None        ; -3.263 ns ; dbus_in[7] ; reg_data[7] ; clk_in   ;
; N/A           ; None        ; -3.281 ns ; z_wr_en    ; reg_data[2] ; clk_in   ;
; N/A           ; None        ; -3.394 ns ; dbus_in[6] ; reg_data[6] ; clk_in   ;
; N/A           ; None        ; -3.465 ns ; c_in       ; reg_data[0] ; clk_in   ;
; N/A           ; None        ; -3.521 ns ; dbus_in[5] ; reg_data[5] ; clk_in   ;
; N/A           ; None        ; -3.535 ns ; dc_wr_en   ; reg_data[1] ; clk_in   ;
; N/A           ; None        ; -3.638 ns ; dbus_in[0] ; reg_data[0] ; clk_in   ;
; N/A           ; None        ; -3.675 ns ; dbus_in[1] ; reg_data[1] ; clk_in   ;
; N/A           ; None        ; -3.706 ns ; dc_in      ; reg_data[1] ; clk_in   ;
; N/A           ; None        ; -3.856 ns ; wr_en      ; reg_data[1] ; clk_in   ;
; N/A           ; None        ; -3.858 ns ; dbus_in[2] ; reg_data[2] ; clk_in   ;
; N/A           ; None        ; -3.869 ns ; wr_en      ; reg_data[0] ; clk_in   ;
; N/A           ; None        ; -3.949 ns ; wr_en      ; reg_data[2] ; clk_in   ;
; N/A           ; None        ; -3.983 ns ; abus_in[6] ; reg_data[2] ; clk_in   ;
; N/A           ; None        ; -3.983 ns ; abus_in[6] ; reg_data[1] ; clk_in   ;
; N/A           ; None        ; -3.983 ns ; abus_in[6] ; reg_data[0] ; clk_in   ;
; N/A           ; None        ; -3.995 ns ; wr_en      ; reg_data[7] ; clk_in   ;
; N/A           ; None        ; -3.995 ns ; wr_en      ; reg_data[5] ; clk_in   ;
; N/A           ; None        ; -3.995 ns ; wr_en      ; reg_data[6] ; clk_in   ;
; N/A           ; None        ; -3.995 ns ; wr_en      ; reg_data[3] ; clk_in   ;
; N/A           ; None        ; -3.995 ns ; wr_en      ; reg_data[4] ; clk_in   ;
; N/A           ; None        ; -4.403 ns ; abus_in[4] ; reg_data[2] ; clk_in   ;
; N/A           ; None        ; -4.403 ns ; abus_in[4] ; reg_data[1] ; clk_in   ;
; N/A           ; None        ; -4.403 ns ; abus_in[4] ; reg_data[0] ; clk_in   ;
; N/A           ; None        ; -4.578 ns ; z_in       ; reg_data[2] ; clk_in   ;
; N/A           ; None        ; -4.605 ns ; abus_in[3] ; reg_data[7] ; clk_in   ;
; N/A           ; None        ; -4.605 ns ; abus_in[3] ; reg_data[5] ; clk_in   ;
; N/A           ; None        ; -4.605 ns ; abus_in[3] ; reg_data[6] ; clk_in   ;
; N/A           ; None        ; -4.605 ns ; abus_in[3] ; reg_data[3] ; clk_in   ;
; N/A           ; None        ; -4.605 ns ; abus_in[3] ; reg_data[4] ; clk_in   ;
; N/A           ; None        ; -4.638 ns ; abus_in[3] ; reg_data[2] ; clk_in   ;
; N/A           ; None        ; -4.638 ns ; abus_in[3] ; reg_data[1] ; clk_in   ;
; N/A           ; None        ; -4.638 ns ; abus_in[3] ; reg_data[0] ; clk_in   ;
; N/A           ; None        ; -4.723 ns ; abus_in[5] ; reg_data[2] ; clk_in   ;
; N/A           ; None        ; -4.723 ns ; abus_in[5] ; reg_data[1] ; clk_in   ;
; N/A           ; None        ; -4.723 ns ; abus_in[5] ; reg_data[0] ; clk_in   ;
; N/A           ; None        ; -4.760 ns ; abus_in[0] ; reg_data[7] ; clk_in   ;
; N/A           ; None        ; -4.760 ns ; abus_in[0] ; reg_data[5] ; clk_in   ;
; N/A           ; None        ; -4.760 ns ; abus_in[0] ; reg_data[6] ; clk_in   ;
; N/A           ; None        ; -4.760 ns ; abus_in[0] ; reg_data[3] ; clk_in   ;
; N/A           ; None        ; -4.760 ns ; abus_in[0] ; reg_data[4] ; clk_in   ;
; N/A           ; None        ; -4.793 ns ; abus_in[0] ; reg_data[2] ; clk_in   ;
; N/A           ; None        ; -4.793 ns ; abus_in[0] ; reg_data[1] ; clk_in   ;
; N/A           ; None        ; -4.793 ns ; abus_in[0] ; reg_data[0] ; clk_in   ;
; N/A           ; None        ; -4.886 ns ; abus_in[6] ; reg_data[7] ; clk_in   ;
; N/A           ; None        ; -4.886 ns ; abus_in[6] ; reg_data[5] ; clk_in   ;
; N/A           ; None        ; -4.886 ns ; abus_in[6] ; reg_data[6] ; clk_in   ;
; N/A           ; None        ; -4.886 ns ; abus_in[6] ; reg_data[3] ; clk_in   ;
; N/A           ; None        ; -4.886 ns ; abus_in[6] ; reg_data[4] ; clk_in   ;
; N/A           ; None        ; -5.078 ns ; abus_in[4] ; reg_data[7] ; clk_in   ;
; N/A           ; None        ; -5.078 ns ; abus_in[4] ; reg_data[5] ; clk_in   ;
; N/A           ; None        ; -5.078 ns ; abus_in[4] ; reg_data[6] ; clk_in   ;
; N/A           ; None        ; -5.078 ns ; abus_in[4] ; reg_data[3] ; clk_in   ;
; N/A           ; None        ; -5.078 ns ; abus_in[4] ; reg_data[4] ; clk_in   ;
; N/A           ; None        ; -5.108 ns ; abus_in[1] ; reg_data[7] ; clk_in   ;
; N/A           ; None        ; -5.108 ns ; abus_in[1] ; reg_data[5] ; clk_in   ;
; N/A           ; None        ; -5.108 ns ; abus_in[1] ; reg_data[6] ; clk_in   ;
; N/A           ; None        ; -5.108 ns ; abus_in[1] ; reg_data[3] ; clk_in   ;
; N/A           ; None        ; -5.108 ns ; abus_in[1] ; reg_data[4] ; clk_in   ;
; N/A           ; None        ; -5.129 ns ; abus_in[5] ; reg_data[7] ; clk_in   ;
; N/A           ; None        ; -5.129 ns ; abus_in[5] ; reg_data[5] ; clk_in   ;
; N/A           ; None        ; -5.129 ns ; abus_in[5] ; reg_data[6] ; clk_in   ;
; N/A           ; None        ; -5.129 ns ; abus_in[5] ; reg_data[3] ; clk_in   ;
; N/A           ; None        ; -5.129 ns ; abus_in[5] ; reg_data[4] ; clk_in   ;
; N/A           ; None        ; -5.141 ns ; abus_in[1] ; reg_data[2] ; clk_in   ;
; N/A           ; None        ; -5.141 ns ; abus_in[1] ; reg_data[1] ; clk_in   ;
; N/A           ; None        ; -5.141 ns ; abus_in[1] ; reg_data[0] ; clk_in   ;
; N/A           ; None        ; -5.864 ns ; abus_in[2] ; reg_data[7] ; clk_in   ;
; N/A           ; None        ; -5.864 ns ; abus_in[2] ; reg_data[5] ; clk_in   ;
; N/A           ; None        ; -5.864 ns ; abus_in[2] ; reg_data[6] ; clk_in   ;
; N/A           ; None        ; -5.864 ns ; abus_in[2] ; reg_data[3] ; clk_in   ;
; N/A           ; None        ; -5.864 ns ; abus_in[2] ; reg_data[4] ; clk_in   ;
; N/A           ; None        ; -5.897 ns ; abus_in[2] ; reg_data[2] ; clk_in   ;
; N/A           ; None        ; -5.897 ns ; abus_in[2] ; reg_data[1] ; clk_in   ;
; N/A           ; None        ; -5.897 ns ; abus_in[2] ; reg_data[0] ; clk_in   ;
+---------------+-------------+-----------+------------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Nov 11 14:19:32 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Status_reg -c Status_reg --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
Info: Clock "clk_in" Internal fmax is restricted to 420.17 MHz between source register "reg_data[2]" and destination register "reg_data[2]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.031 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y35_N23; Fanout = 3; REG Node = 'reg_data[2]'
            Info: 2: + IC(0.308 ns) + CELL(0.150 ns) = 0.458 ns; Loc. = LCCOMB_X8_Y35_N24; Fanout = 1; COMB Node = 'reg_data~1'
            Info: 3: + IC(0.244 ns) + CELL(0.245 ns) = 0.947 ns; Loc. = LCCOMB_X8_Y35_N22; Fanout = 1; COMB Node = 'reg_data~2'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.031 ns; Loc. = LCFF_X8_Y35_N23; Fanout = 3; REG Node = 'reg_data[2]'
            Info: Total cell delay = 0.479 ns ( 46.46 % )
            Info: Total interconnect delay = 0.552 ns ( 53.54 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk_in" to destination register is 2.690 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'
                Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X8_Y35_N23; Fanout = 3; REG Node = 'reg_data[2]'
                Info: Total cell delay = 1.536 ns ( 57.10 % )
                Info: Total interconnect delay = 1.154 ns ( 42.90 % )
            Info: - Longest clock path from clock "clk_in" to source register is 2.690 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'
                Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X8_Y35_N23; Fanout = 3; REG Node = 'reg_data[2]'
                Info: Total cell delay = 1.536 ns ( 57.10 % )
                Info: Total interconnect delay = 1.154 ns ( 42.90 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "reg_data[2]" (data pin = "abus_in[2]", clock pin = "clk_in") is 6.127 ns
    Info: + Longest pin to register delay is 8.853 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W10; Fanout = 1; PIN Node = 'abus_in[2]'
        Info: 2: + IC(6.088 ns) + CELL(0.371 ns) = 7.279 ns; Loc. = LCCOMB_X8_Y35_N28; Fanout = 3; COMB Node = 'Equal0~2'
        Info: 3: + IC(0.263 ns) + CELL(0.416 ns) = 7.958 ns; Loc. = LCCOMB_X8_Y35_N30; Fanout = 3; COMB Node = 'Equal0~4'
        Info: 4: + IC(0.235 ns) + CELL(0.660 ns) = 8.853 ns; Loc. = LCFF_X8_Y35_N23; Fanout = 3; REG Node = 'reg_data[2]'
        Info: Total cell delay = 2.267 ns ( 25.61 % )
        Info: Total interconnect delay = 6.586 ns ( 74.39 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk_in" to destination register is 2.690 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'
        Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X8_Y35_N23; Fanout = 3; REG Node = 'reg_data[2]'
        Info: Total cell delay = 1.536 ns ( 57.10 % )
        Info: Total interconnect delay = 1.154 ns ( 42.90 % )
Info: tco from clock "clk_in" to destination pin "z_out" through register "reg_data[2]" is 7.574 ns
    Info: + Longest clock path from clock "clk_in" to source register is 2.690 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'
        Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X8_Y35_N23; Fanout = 3; REG Node = 'reg_data[2]'
        Info: Total cell delay = 1.536 ns ( 57.10 % )
        Info: Total interconnect delay = 1.154 ns ( 42.90 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.634 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y35_N23; Fanout = 3; REG Node = 'reg_data[2]'
        Info: 2: + IC(1.816 ns) + CELL(2.818 ns) = 4.634 ns; Loc. = PIN_J11; Fanout = 0; PIN Node = 'z_out'
        Info: Total cell delay = 2.818 ns ( 60.81 % )
        Info: Total interconnect delay = 1.816 ns ( 39.19 % )
Info: Longest tpd from source pin "abus_in[2]" to destination pin "dbus_out[4]" is 11.784 ns
    Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W10; Fanout = 1; PIN Node = 'abus_in[2]'
    Info: 2: + IC(6.088 ns) + CELL(0.371 ns) = 7.279 ns; Loc. = LCCOMB_X8_Y35_N28; Fanout = 3; COMB Node = 'Equal0~2'
    Info: 3: + IC(0.260 ns) + CELL(0.150 ns) = 7.689 ns; Loc. = LCCOMB_X8_Y35_N8; Fanout = 8; COMB Node = 'dbus_out[0]~8'
    Info: 4: + IC(1.433 ns) + CELL(2.662 ns) = 11.784 ns; Loc. = PIN_K5; Fanout = 0; PIN Node = 'dbus_out[4]'
    Info: Total cell delay = 4.003 ns ( 33.97 % )
    Info: Total interconnect delay = 7.781 ns ( 66.03 % )
Info: th for register "reg_data[3]" (data pin = "dbus_in[3]", clock pin = "clk_in") is -2.916 ns
    Info: + Longest clock path from clock "clk_in" to destination register is 2.690 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'
        Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X8_Y35_N3; Fanout = 1; REG Node = 'reg_data[3]'
        Info: Total cell delay = 1.536 ns ( 57.10 % )
        Info: Total interconnect delay = 1.154 ns ( 42.90 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 5.872 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_F9; Fanout = 1; PIN Node = 'dbus_in[3]'
        Info: 2: + IC(4.819 ns) + CELL(0.149 ns) = 5.788 ns; Loc. = LCCOMB_X8_Y35_N2; Fanout = 1; COMB Node = 'reg_data[3]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.872 ns; Loc. = LCFF_X8_Y35_N3; Fanout = 1; REG Node = 'reg_data[3]'
        Info: Total cell delay = 1.053 ns ( 17.93 % )
        Info: Total interconnect delay = 4.819 ns ( 82.07 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 176 megabytes
    Info: Processing ended: Sat Nov 11 14:19:32 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


