<stg><name>layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2></name>


<trans_list>

<trans id="799" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1 %data_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_7_val

]]></Node>
<StgValue><ssdm name="data_7_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2 %data_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_6_val

]]></Node>
<StgValue><ssdm name="data_6_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3 %data_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_5_val

]]></Node>
<StgValue><ssdm name="data_5_val_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4 %data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val

]]></Node>
<StgValue><ssdm name="data_4_val_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5 %data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val

]]></Node>
<StgValue><ssdm name="data_3_val_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6 %data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val

]]></Node>
<StgValue><ssdm name="data_2_val_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7 %data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val

]]></Node>
<StgValue><ssdm name="data_1_val_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:8 %data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val

]]></Node>
<StgValue><ssdm name="data_0_val_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:9 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_0_val_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="14" op_0_bw="16">
<![CDATA[
entry_ifconv:10 %trunc_ln81 = trunc i16 %data_0_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln81"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:11 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_0_val_read, i32 13

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:12 %tmp4 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %data_0_val_read, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:13 %icmp_ln81 = icmp_ne  i2 %tmp4, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:14 %or_ln81 = or i1 %tmp_1, i1 %icmp_ln81

]]></Node>
<StgValue><ssdm name="or_ln81"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:15 %xor_ln81 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:16 %and_ln81 = and i1 %or_ln81, i1 %xor_ln81

]]></Node>
<StgValue><ssdm name="and_ln81"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:17 %xor_ln81_1 = xor i1 %tmp_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:18 %icmp_ln81_1 = icmp_ne  i2 %tmp4, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln81_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:19 %or_ln81_1 = or i1 %icmp_ln81_1, i1 %xor_ln81_1

]]></Node>
<StgValue><ssdm name="or_ln81_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:20 %and_ln81_1 = and i1 %or_ln81_1, i1 %tmp

]]></Node>
<StgValue><ssdm name="and_ln81_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:21 %select_ln81 = select i1 %and_ln81, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln81"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:22 %or_ln81_2 = or i1 %and_ln81, i1 %and_ln81_1

]]></Node>
<StgValue><ssdm name="or_ln81_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:23 %sum_cache = select i1 %or_ln81_2, i14 %select_ln81, i14 %trunc_ln81

]]></Node>
<StgValue><ssdm name="sum_cache"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:24 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_1_val_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="16">
<![CDATA[
entry_ifconv:25 %trunc_ln81_1 = trunc i16 %data_1_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln81_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:26 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_1_val_read, i32 13

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:27 %tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %data_1_val_read, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:28 %icmp_ln81_2 = icmp_ne  i2 %tmp_s, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:29 %or_ln81_3 = or i1 %tmp_3, i1 %icmp_ln81_2

]]></Node>
<StgValue><ssdm name="or_ln81_3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:30 %xor_ln81_2 = xor i1 %tmp_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:31 %and_ln81_2 = and i1 %or_ln81_3, i1 %xor_ln81_2

]]></Node>
<StgValue><ssdm name="and_ln81_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:32 %xor_ln81_3 = xor i1 %tmp_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_3"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:33 %icmp_ln81_3 = icmp_ne  i2 %tmp_s, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln81_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:34 %or_ln81_4 = or i1 %icmp_ln81_3, i1 %xor_ln81_3

]]></Node>
<StgValue><ssdm name="or_ln81_4"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:35 %and_ln81_3 = and i1 %or_ln81_4, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln81_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:36 %select_ln81_2 = select i1 %and_ln81_2, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln81_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:37 %or_ln81_5 = or i1 %and_ln81_2, i1 %and_ln81_3

]]></Node>
<StgValue><ssdm name="or_ln81_5"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:38 %select_ln81_3 = select i1 %or_ln81_5, i14 %select_ln81_2, i14 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="select_ln81_3"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:39 %sext_ln81 = sext i14 %sum_cache

]]></Node>
<StgValue><ssdm name="sext_ln81"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:40 %sext_ln81_1 = sext i14 %select_ln81_3

]]></Node>
<StgValue><ssdm name="sext_ln81_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:41 %add_ln81 = add i15 %sext_ln81_1, i15 %sext_ln81

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:42 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln81, i32 14

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="15">
<![CDATA[
entry_ifconv:43 %sum_cache_1 = trunc i15 %add_ln81

]]></Node>
<StgValue><ssdm name="sum_cache_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:44 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln81, i32 13

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:45 %xor_ln81_4 = xor i1 %tmp_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_4"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:46 %and_ln81_4 = and i1 %tmp_5, i1 %xor_ln81_4

]]></Node>
<StgValue><ssdm name="and_ln81_4"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:47 %xor_ln81_5 = xor i1 %tmp_4, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="xor_ln81_5"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:48 %select_ln81_4 = select i1 %and_ln81_4, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln81_4"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:49 %sum_cache_2 = select i1 %xor_ln81_5, i14 %select_ln81_4, i14 %sum_cache_1

]]></Node>
<StgValue><ssdm name="sum_cache_2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:50 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_2_val_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="16">
<![CDATA[
entry_ifconv:51 %trunc_ln81_3 = trunc i16 %data_2_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln81_3"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:52 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_2_val_read, i32 13

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:53 %tmp_9 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %data_2_val_read, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:54 %icmp_ln81_4 = icmp_ne  i2 %tmp_9, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_4"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:55 %or_ln81_6 = or i1 %tmp_7, i1 %icmp_ln81_4

]]></Node>
<StgValue><ssdm name="or_ln81_6"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:56 %xor_ln81_6 = xor i1 %tmp_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_6"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:57 %and_ln81_5 = and i1 %or_ln81_6, i1 %xor_ln81_6

]]></Node>
<StgValue><ssdm name="and_ln81_5"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:58 %xor_ln81_7 = xor i1 %tmp_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_7"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:59 %icmp_ln81_5 = icmp_ne  i2 %tmp_9, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln81_5"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:60 %or_ln81_7 = or i1 %icmp_ln81_5, i1 %xor_ln81_7

]]></Node>
<StgValue><ssdm name="or_ln81_7"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:61 %and_ln81_6 = and i1 %or_ln81_7, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln81_6"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:62 %select_ln81_6 = select i1 %and_ln81_5, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln81_6"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:63 %or_ln81_8 = or i1 %and_ln81_5, i1 %and_ln81_6

]]></Node>
<StgValue><ssdm name="or_ln81_8"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:64 %select_ln81_7 = select i1 %or_ln81_8, i14 %select_ln81_6, i14 %trunc_ln81_3

]]></Node>
<StgValue><ssdm name="select_ln81_7"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:65 %sext_ln81_2 = sext i14 %sum_cache_2

]]></Node>
<StgValue><ssdm name="sext_ln81_2"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:66 %sext_ln81_3 = sext i14 %select_ln81_7

]]></Node>
<StgValue><ssdm name="sext_ln81_3"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:67 %add_ln81_1 = add i15 %sext_ln81_2, i15 %sext_ln81_3

]]></Node>
<StgValue><ssdm name="add_ln81_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:68 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln81_1, i32 14

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="14" op_0_bw="15">
<![CDATA[
entry_ifconv:69 %sum_cache_3 = trunc i15 %add_ln81_1

]]></Node>
<StgValue><ssdm name="sum_cache_3"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:70 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln81_1, i32 13

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:71 %xor_ln81_8 = xor i1 %tmp_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_8"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:72 %and_ln81_7 = and i1 %tmp_11, i1 %xor_ln81_8

]]></Node>
<StgValue><ssdm name="and_ln81_7"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:73 %xor_ln81_9 = xor i1 %tmp_10, i1 %tmp_11

]]></Node>
<StgValue><ssdm name="xor_ln81_9"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:74 %select_ln81_8 = select i1 %and_ln81_7, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln81_8"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:75 %sum_cache_4 = select i1 %xor_ln81_9, i14 %select_ln81_8, i14 %sum_cache_3

]]></Node>
<StgValue><ssdm name="sum_cache_4"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:76 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_3_val_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="16">
<![CDATA[
entry_ifconv:77 %trunc_ln81_5 = trunc i16 %data_3_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln81_5"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:78 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_3_val_read, i32 13

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:79 %tmp_14 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %data_3_val_read, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:80 %icmp_ln81_6 = icmp_ne  i2 %tmp_14, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_6"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:81 %or_ln81_9 = or i1 %tmp_13, i1 %icmp_ln81_6

]]></Node>
<StgValue><ssdm name="or_ln81_9"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:82 %xor_ln81_10 = xor i1 %tmp_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_10"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:83 %and_ln81_8 = and i1 %or_ln81_9, i1 %xor_ln81_10

]]></Node>
<StgValue><ssdm name="and_ln81_8"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:84 %xor_ln81_11 = xor i1 %tmp_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_11"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:85 %icmp_ln81_7 = icmp_ne  i2 %tmp_14, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln81_7"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:86 %or_ln81_10 = or i1 %icmp_ln81_7, i1 %xor_ln81_11

]]></Node>
<StgValue><ssdm name="or_ln81_10"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:87 %and_ln81_9 = and i1 %or_ln81_10, i1 %tmp_12

]]></Node>
<StgValue><ssdm name="and_ln81_9"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:88 %select_ln81_10 = select i1 %and_ln81_8, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln81_10"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:89 %or_ln81_11 = or i1 %and_ln81_8, i1 %and_ln81_9

]]></Node>
<StgValue><ssdm name="or_ln81_11"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:90 %select_ln81_11 = select i1 %or_ln81_11, i14 %select_ln81_10, i14 %trunc_ln81_5

]]></Node>
<StgValue><ssdm name="select_ln81_11"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:91 %sext_ln81_4 = sext i14 %sum_cache_4

]]></Node>
<StgValue><ssdm name="sext_ln81_4"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:92 %sext_ln81_5 = sext i14 %select_ln81_11

]]></Node>
<StgValue><ssdm name="sext_ln81_5"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:93 %add_ln81_2 = add i15 %sext_ln81_4, i15 %sext_ln81_5

]]></Node>
<StgValue><ssdm name="add_ln81_2"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:94 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln81_2, i32 14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="14" op_0_bw="15">
<![CDATA[
entry_ifconv:95 %sum_cache_5 = trunc i15 %add_ln81_2

]]></Node>
<StgValue><ssdm name="sum_cache_5"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:96 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln81_2, i32 13

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:97 %xor_ln81_12 = xor i1 %tmp_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_12"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:98 %and_ln81_10 = and i1 %tmp_16, i1 %xor_ln81_12

]]></Node>
<StgValue><ssdm name="and_ln81_10"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:99 %xor_ln81_13 = xor i1 %tmp_15, i1 %tmp_16

]]></Node>
<StgValue><ssdm name="xor_ln81_13"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:100 %select_ln81_12 = select i1 %and_ln81_10, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln81_12"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:101 %sum_cache_6 = select i1 %xor_ln81_13, i14 %select_ln81_12, i14 %sum_cache_5

]]></Node>
<StgValue><ssdm name="sum_cache_6"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:102 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_4_val_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="16">
<![CDATA[
entry_ifconv:103 %trunc_ln81_7 = trunc i16 %data_4_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln81_7"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:104 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_4_val_read, i32 13

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:105 %tmp_19 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %data_4_val_read, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:106 %icmp_ln81_8 = icmp_ne  i2 %tmp_19, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_8"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:107 %or_ln81_12 = or i1 %tmp_18, i1 %icmp_ln81_8

]]></Node>
<StgValue><ssdm name="or_ln81_12"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:108 %xor_ln81_14 = xor i1 %tmp_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_14"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:109 %and_ln81_11 = and i1 %or_ln81_12, i1 %xor_ln81_14

]]></Node>
<StgValue><ssdm name="and_ln81_11"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:110 %xor_ln81_15 = xor i1 %tmp_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_15"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:111 %icmp_ln81_9 = icmp_ne  i2 %tmp_19, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln81_9"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:112 %or_ln81_13 = or i1 %icmp_ln81_9, i1 %xor_ln81_15

]]></Node>
<StgValue><ssdm name="or_ln81_13"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:113 %and_ln81_12 = and i1 %or_ln81_13, i1 %tmp_17

]]></Node>
<StgValue><ssdm name="and_ln81_12"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:114 %select_ln81_14 = select i1 %and_ln81_11, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln81_14"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:115 %or_ln81_14 = or i1 %and_ln81_11, i1 %and_ln81_12

]]></Node>
<StgValue><ssdm name="or_ln81_14"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:116 %select_ln81_15 = select i1 %or_ln81_14, i14 %select_ln81_14, i14 %trunc_ln81_7

]]></Node>
<StgValue><ssdm name="select_ln81_15"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:117 %sext_ln81_6 = sext i14 %sum_cache_6

]]></Node>
<StgValue><ssdm name="sext_ln81_6"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:118 %sext_ln81_7 = sext i14 %select_ln81_15

]]></Node>
<StgValue><ssdm name="sext_ln81_7"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:119 %add_ln81_3 = add i15 %sext_ln81_6, i15 %sext_ln81_7

]]></Node>
<StgValue><ssdm name="add_ln81_3"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:120 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln81_3, i32 14

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:122 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln81_3, i32 13

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:128 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_5_val_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="16">
<![CDATA[
entry_ifconv:129 %trunc_ln81_9 = trunc i16 %data_5_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln81_9"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:130 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_5_val_read, i32 13

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:131 %tmp_24 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %data_5_val_read, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:132 %icmp_ln81_10 = icmp_ne  i2 %tmp_24, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_10"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:133 %or_ln81_15 = or i1 %tmp_23, i1 %icmp_ln81_10

]]></Node>
<StgValue><ssdm name="or_ln81_15"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:134 %xor_ln81_18 = xor i1 %tmp_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_18"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:135 %and_ln81_14 = and i1 %or_ln81_15, i1 %xor_ln81_18

]]></Node>
<StgValue><ssdm name="and_ln81_14"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:136 %xor_ln81_19 = xor i1 %tmp_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_19"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:137 %icmp_ln81_11 = icmp_ne  i2 %tmp_24, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln81_11"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:138 %or_ln81_16 = or i1 %icmp_ln81_11, i1 %xor_ln81_19

]]></Node>
<StgValue><ssdm name="or_ln81_16"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:139 %and_ln81_15 = and i1 %or_ln81_16, i1 %tmp_22

]]></Node>
<StgValue><ssdm name="and_ln81_15"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:140 %select_ln81_18 = select i1 %and_ln81_14, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln81_18"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:141 %or_ln81_17 = or i1 %and_ln81_14, i1 %and_ln81_15

]]></Node>
<StgValue><ssdm name="or_ln81_17"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:142 %select_ln81_19 = select i1 %or_ln81_17, i14 %select_ln81_18, i14 %trunc_ln81_9

]]></Node>
<StgValue><ssdm name="select_ln81_19"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:154 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_6_val_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="16">
<![CDATA[
entry_ifconv:155 %trunc_ln81_11 = trunc i16 %data_6_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln81_11"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:156 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_6_val_read, i32 13

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:157 %tmp_29 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %data_6_val_read, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:158 %icmp_ln81_12 = icmp_ne  i2 %tmp_29, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_12"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:159 %or_ln81_18 = or i1 %tmp_28, i1 %icmp_ln81_12

]]></Node>
<StgValue><ssdm name="or_ln81_18"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:160 %xor_ln81_22 = xor i1 %tmp_27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_22"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:161 %and_ln81_17 = and i1 %or_ln81_18, i1 %xor_ln81_22

]]></Node>
<StgValue><ssdm name="and_ln81_17"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:162 %xor_ln81_23 = xor i1 %tmp_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_23"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:163 %icmp_ln81_13 = icmp_ne  i2 %tmp_29, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln81_13"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:164 %or_ln81_19 = or i1 %icmp_ln81_13, i1 %xor_ln81_23

]]></Node>
<StgValue><ssdm name="or_ln81_19"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:165 %and_ln81_18 = and i1 %or_ln81_19, i1 %tmp_27

]]></Node>
<StgValue><ssdm name="and_ln81_18"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:166 %select_ln81_22 = select i1 %and_ln81_17, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln81_22"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:167 %or_ln81_20 = or i1 %and_ln81_17, i1 %and_ln81_18

]]></Node>
<StgValue><ssdm name="or_ln81_20"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:168 %select_ln81_23 = select i1 %or_ln81_20, i14 %select_ln81_22, i14 %trunc_ln81_11

]]></Node>
<StgValue><ssdm name="select_ln81_23"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:180 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_7_val_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="14" op_0_bw="16">
<![CDATA[
entry_ifconv:181 %trunc_ln81_13 = trunc i16 %data_7_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln81_13"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:182 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_7_val_read, i32 13

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:183 %tmp_34 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %data_7_val_read, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:184 %icmp_ln81_14 = icmp_ne  i2 %tmp_34, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_14"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:185 %or_ln81_21 = or i1 %tmp_33, i1 %icmp_ln81_14

]]></Node>
<StgValue><ssdm name="or_ln81_21"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:186 %xor_ln81_26 = xor i1 %tmp_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_26"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:187 %and_ln81_20 = and i1 %or_ln81_21, i1 %xor_ln81_26

]]></Node>
<StgValue><ssdm name="and_ln81_20"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:188 %xor_ln81_27 = xor i1 %tmp_33, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_27"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:189 %icmp_ln81_15 = icmp_ne  i2 %tmp_34, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln81_15"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:190 %or_ln81_22 = or i1 %icmp_ln81_15, i1 %xor_ln81_27

]]></Node>
<StgValue><ssdm name="or_ln81_22"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:191 %and_ln81_21 = and i1 %or_ln81_22, i1 %tmp_32

]]></Node>
<StgValue><ssdm name="and_ln81_21"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:192 %select_ln81_26 = select i1 %and_ln81_20, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln81_26"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:193 %or_ln81_23 = or i1 %and_ln81_20, i1 %and_ln81_21

]]></Node>
<StgValue><ssdm name="or_ln81_23"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:194 %select_ln81_27 = select i1 %or_ln81_23, i14 %select_ln81_26, i14 %trunc_ln81_13

]]></Node>
<StgValue><ssdm name="select_ln81_27"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="15">
<![CDATA[
entry_ifconv:121 %sum_cache_7 = trunc i15 %add_ln81_3

]]></Node>
<StgValue><ssdm name="sum_cache_7"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:123 %xor_ln81_16 = xor i1 %tmp_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_16"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:124 %and_ln81_13 = and i1 %tmp_21, i1 %xor_ln81_16

]]></Node>
<StgValue><ssdm name="and_ln81_13"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:125 %xor_ln81_17 = xor i1 %tmp_20, i1 %tmp_21

]]></Node>
<StgValue><ssdm name="xor_ln81_17"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:126 %select_ln81_16 = select i1 %and_ln81_13, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln81_16"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:127 %sum_cache_8 = select i1 %xor_ln81_17, i14 %select_ln81_16, i14 %sum_cache_7

]]></Node>
<StgValue><ssdm name="sum_cache_8"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:143 %sext_ln81_8 = sext i14 %sum_cache_8

]]></Node>
<StgValue><ssdm name="sext_ln81_8"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:144 %sext_ln81_9 = sext i14 %select_ln81_19

]]></Node>
<StgValue><ssdm name="sext_ln81_9"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:145 %add_ln81_4 = add i15 %sext_ln81_8, i15 %sext_ln81_9

]]></Node>
<StgValue><ssdm name="add_ln81_4"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:146 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln81_4, i32 14

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="14" op_0_bw="15">
<![CDATA[
entry_ifconv:147 %sum_cache_9 = trunc i15 %add_ln81_4

]]></Node>
<StgValue><ssdm name="sum_cache_9"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:148 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln81_4, i32 13

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:149 %xor_ln81_20 = xor i1 %tmp_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_20"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:150 %and_ln81_16 = and i1 %tmp_26, i1 %xor_ln81_20

]]></Node>
<StgValue><ssdm name="and_ln81_16"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:151 %xor_ln81_21 = xor i1 %tmp_25, i1 %tmp_26

]]></Node>
<StgValue><ssdm name="xor_ln81_21"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:152 %select_ln81_20 = select i1 %and_ln81_16, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln81_20"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:153 %sum_cache_10 = select i1 %xor_ln81_21, i14 %select_ln81_20, i14 %sum_cache_9

]]></Node>
<StgValue><ssdm name="sum_cache_10"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:169 %sext_ln81_10 = sext i14 %sum_cache_10

]]></Node>
<StgValue><ssdm name="sext_ln81_10"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:170 %sext_ln81_11 = sext i14 %select_ln81_23

]]></Node>
<StgValue><ssdm name="sext_ln81_11"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:171 %add_ln81_5 = add i15 %sext_ln81_10, i15 %sext_ln81_11

]]></Node>
<StgValue><ssdm name="add_ln81_5"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:172 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln81_5, i32 14

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="14" op_0_bw="15">
<![CDATA[
entry_ifconv:173 %sum_cache_11 = trunc i15 %add_ln81_5

]]></Node>
<StgValue><ssdm name="sum_cache_11"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:174 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln81_5, i32 13

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:175 %xor_ln81_24 = xor i1 %tmp_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_24"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:176 %and_ln81_19 = and i1 %tmp_31, i1 %xor_ln81_24

]]></Node>
<StgValue><ssdm name="and_ln81_19"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:177 %xor_ln81_25 = xor i1 %tmp_30, i1 %tmp_31

]]></Node>
<StgValue><ssdm name="xor_ln81_25"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:178 %select_ln81_24 = select i1 %and_ln81_19, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln81_24"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:179 %sum_cache_12 = select i1 %xor_ln81_25, i14 %select_ln81_24, i14 %sum_cache_11

]]></Node>
<StgValue><ssdm name="sum_cache_12"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:195 %sext_ln81_12 = sext i14 %sum_cache_12

]]></Node>
<StgValue><ssdm name="sext_ln81_12"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:196 %sext_ln81_13 = sext i14 %select_ln81_27

]]></Node>
<StgValue><ssdm name="sext_ln81_13"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:197 %add_ln81_6 = add i15 %sext_ln81_12, i15 %sext_ln81_13

]]></Node>
<StgValue><ssdm name="add_ln81_6"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:198 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln81_6, i32 14

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="14" op_0_bw="15">
<![CDATA[
entry_ifconv:199 %sum_cache_13 = trunc i15 %add_ln81_6

]]></Node>
<StgValue><ssdm name="sum_cache_13"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:200 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln81_6, i32 13

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:201 %xor_ln81_28 = xor i1 %tmp_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_28"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:202 %and_ln81_22 = and i1 %tmp_37, i1 %xor_ln81_28

]]></Node>
<StgValue><ssdm name="and_ln81_22"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:203 %xor_ln81_29 = xor i1 %tmp_36, i1 %tmp_37

]]></Node>
<StgValue><ssdm name="xor_ln81_29"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:204 %select_ln81_28 = select i1 %and_ln81_22, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln81_28"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:205 %sum_cache_14 = select i1 %xor_ln81_29, i14 %select_ln81_28, i14 %sum_cache_13

]]></Node>
<StgValue><ssdm name="sum_cache_14"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:206 %tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_cache_14, i32 13

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="11" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:207 %trunc_ln1 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sum_cache_14, i32 3, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:208 %sext_ln83 = sext i11 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln83"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:209 %tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_cache_14, i32 3

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:210 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_cache_14, i32 2

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="2" op_0_bw="14">
<![CDATA[
entry_ifconv:211 %trunc_ln83 = trunc i14 %sum_cache_14

]]></Node>
<StgValue><ssdm name="trunc_ln83"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
entry_ifconv:212 %tmp_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln83, i7 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:213 %icmp_ln83 = icmp_ne  i9 %tmp_8, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:214 %or_ln83 = or i1 %tmp_39, i1 %icmp_ln83

]]></Node>
<StgValue><ssdm name="or_ln83"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:215 %and_ln83 = and i1 %or_ln83, i1 %tmp_40

]]></Node>
<StgValue><ssdm name="and_ln83"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="1">
<![CDATA[
entry_ifconv:216 %zext_ln83 = zext i1 %and_ln83

]]></Node>
<StgValue><ssdm name="zext_ln83"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:217 %add_ln83 = add i12 %sext_ln83, i12 %zext_ln83

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry_ifconv:219 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln83, i32 11

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="14" op_0_bw="12">
<![CDATA[
entry_ifconv:218 %sext_ln83_1 = sext i12 %add_ln83

]]></Node>
<StgValue><ssdm name="sext_ln83_1"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:220 %xor_ln83 = xor i1 %tmp_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:221 %or_ln83_2 = or i1 %tmp_41, i1 %xor_ln83

]]></Node>
<StgValue><ssdm name="or_ln83_2"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:222 %xor_ln83_1 = xor i1 %tmp_38, i1 %or_ln83_2

]]></Node>
<StgValue><ssdm name="xor_ln83_1"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:223 %xor_ln83_2 = xor i1 %xor_ln83_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln83_2"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:224 %or_ln83_1 = or i1 %tmp_41, i1 %xor_ln83_2

]]></Node>
<StgValue><ssdm name="or_ln83_1"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:225 %and_ln83_1 = and i1 %or_ln83_1, i1 %xor_ln83

]]></Node>
<StgValue><ssdm name="and_ln83_1"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:226 %mean = select i1 %and_ln83_1, i14 8191, i14 %sext_ln83_1

]]></Node>
<StgValue><ssdm name="mean"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:227 %sext_ln87 = sext i14 %mean

]]></Node>
<StgValue><ssdm name="sext_ln87"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:228 %sub_ln87 = sub i15 %sext_ln81, i15 %sext_ln87

]]></Node>
<StgValue><ssdm name="sub_ln87"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:229 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87, i32 14

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="14" op_0_bw="15">
<![CDATA[
entry_ifconv:230 %trunc_ln87 = trunc i15 %sub_ln87

]]></Node>
<StgValue><ssdm name="trunc_ln87"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:231 %tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87, i32 13

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:232 %xor_ln87 = xor i1 %tmp_42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln87"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:233 %and_ln87 = and i1 %tmp_43, i1 %xor_ln87

]]></Node>
<StgValue><ssdm name="and_ln87"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:234 %xor_ln87_1 = xor i1 %tmp_42, i1 %tmp_43

]]></Node>
<StgValue><ssdm name="xor_ln87_1"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:235 %select_ln87 = select i1 %and_ln87, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln87"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:236 %select_ln87_1 = select i1 %xor_ln87_1, i14 %select_ln87, i14 %trunc_ln87

]]></Node>
<StgValue><ssdm name="select_ln87_1"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:275 %sub_ln87_1 = sub i15 %sext_ln81_1, i15 %sext_ln87

]]></Node>
<StgValue><ssdm name="sub_ln87_1"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:276 %tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87_1, i32 14

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="14" op_0_bw="15">
<![CDATA[
entry_ifconv:277 %trunc_ln87_1 = trunc i15 %sub_ln87_1

]]></Node>
<StgValue><ssdm name="trunc_ln87_1"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:278 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87_1, i32 13

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:279 %xor_ln87_2 = xor i1 %tmp_52, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln87_2"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:280 %and_ln87_1 = and i1 %tmp_53, i1 %xor_ln87_2

]]></Node>
<StgValue><ssdm name="and_ln87_1"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:281 %xor_ln87_3 = xor i1 %tmp_52, i1 %tmp_53

]]></Node>
<StgValue><ssdm name="xor_ln87_3"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:282 %select_ln87_2 = select i1 %and_ln87_1, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln87_2"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:283 %select_ln87_3 = select i1 %xor_ln87_3, i14 %select_ln87_2, i14 %trunc_ln87_1

]]></Node>
<StgValue><ssdm name="select_ln87_3"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:333 %sub_ln87_2 = sub i15 %sext_ln81_3, i15 %sext_ln87

]]></Node>
<StgValue><ssdm name="sub_ln87_2"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:334 %tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87_2, i32 14

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="14" op_0_bw="15">
<![CDATA[
entry_ifconv:335 %trunc_ln87_2 = trunc i15 %sub_ln87_2

]]></Node>
<StgValue><ssdm name="trunc_ln87_2"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:336 %tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87_2, i32 13

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:337 %xor_ln87_4 = xor i1 %tmp_64, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln87_4"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:338 %and_ln87_2 = and i1 %tmp_65, i1 %xor_ln87_4

]]></Node>
<StgValue><ssdm name="and_ln87_2"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:339 %xor_ln87_5 = xor i1 %tmp_64, i1 %tmp_65

]]></Node>
<StgValue><ssdm name="xor_ln87_5"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:340 %select_ln87_4 = select i1 %and_ln87_2, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln87_4"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:341 %select_ln87_5 = select i1 %xor_ln87_5, i14 %select_ln87_4, i14 %trunc_ln87_2

]]></Node>
<StgValue><ssdm name="select_ln87_5"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:391 %sub_ln87_3 = sub i15 %sext_ln81_5, i15 %sext_ln87

]]></Node>
<StgValue><ssdm name="sub_ln87_3"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:392 %tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87_3, i32 14

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="14" op_0_bw="15">
<![CDATA[
entry_ifconv:393 %trunc_ln87_3 = trunc i15 %sub_ln87_3

]]></Node>
<StgValue><ssdm name="trunc_ln87_3"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:394 %tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87_3, i32 13

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:395 %xor_ln87_6 = xor i1 %tmp_76, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln87_6"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:396 %and_ln87_3 = and i1 %tmp_77, i1 %xor_ln87_6

]]></Node>
<StgValue><ssdm name="and_ln87_3"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:397 %xor_ln87_7 = xor i1 %tmp_76, i1 %tmp_77

]]></Node>
<StgValue><ssdm name="xor_ln87_7"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:398 %select_ln87_6 = select i1 %and_ln87_3, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln87_6"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:399 %select_ln87_7 = select i1 %xor_ln87_7, i14 %select_ln87_6, i14 %trunc_ln87_3

]]></Node>
<StgValue><ssdm name="select_ln87_7"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:449 %sub_ln87_4 = sub i15 %sext_ln81_7, i15 %sext_ln87

]]></Node>
<StgValue><ssdm name="sub_ln87_4"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:450 %tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87_4, i32 14

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="14" op_0_bw="15">
<![CDATA[
entry_ifconv:451 %trunc_ln87_4 = trunc i15 %sub_ln87_4

]]></Node>
<StgValue><ssdm name="trunc_ln87_4"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:452 %tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87_4, i32 13

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:453 %xor_ln87_8 = xor i1 %tmp_88, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln87_8"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:454 %and_ln87_4 = and i1 %tmp_89, i1 %xor_ln87_8

]]></Node>
<StgValue><ssdm name="and_ln87_4"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:455 %xor_ln87_9 = xor i1 %tmp_88, i1 %tmp_89

]]></Node>
<StgValue><ssdm name="xor_ln87_9"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:456 %select_ln87_8 = select i1 %and_ln87_4, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln87_8"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:457 %select_ln87_9 = select i1 %xor_ln87_9, i14 %select_ln87_8, i14 %trunc_ln87_4

]]></Node>
<StgValue><ssdm name="select_ln87_9"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:507 %sub_ln87_5 = sub i15 %sext_ln81_9, i15 %sext_ln87

]]></Node>
<StgValue><ssdm name="sub_ln87_5"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:508 %tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87_5, i32 14

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="14" op_0_bw="15">
<![CDATA[
entry_ifconv:509 %trunc_ln87_5 = trunc i15 %sub_ln87_5

]]></Node>
<StgValue><ssdm name="trunc_ln87_5"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:510 %tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87_5, i32 13

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:511 %xor_ln87_10 = xor i1 %tmp_100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln87_10"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:512 %and_ln87_5 = and i1 %tmp_101, i1 %xor_ln87_10

]]></Node>
<StgValue><ssdm name="and_ln87_5"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:513 %xor_ln87_11 = xor i1 %tmp_100, i1 %tmp_101

]]></Node>
<StgValue><ssdm name="xor_ln87_11"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:514 %select_ln87_10 = select i1 %and_ln87_5, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln87_10"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:515 %select_ln87_11 = select i1 %xor_ln87_11, i14 %select_ln87_10, i14 %trunc_ln87_5

]]></Node>
<StgValue><ssdm name="select_ln87_11"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:565 %sub_ln87_6 = sub i15 %sext_ln81_11, i15 %sext_ln87

]]></Node>
<StgValue><ssdm name="sub_ln87_6"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:566 %tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87_6, i32 14

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="14" op_0_bw="15">
<![CDATA[
entry_ifconv:567 %trunc_ln87_6 = trunc i15 %sub_ln87_6

]]></Node>
<StgValue><ssdm name="trunc_ln87_6"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:568 %tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87_6, i32 13

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:569 %xor_ln87_12 = xor i1 %tmp_112, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln87_12"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:570 %and_ln87_6 = and i1 %tmp_113, i1 %xor_ln87_12

]]></Node>
<StgValue><ssdm name="and_ln87_6"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:571 %xor_ln87_13 = xor i1 %tmp_112, i1 %tmp_113

]]></Node>
<StgValue><ssdm name="xor_ln87_13"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:572 %select_ln87_12 = select i1 %and_ln87_6, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln87_12"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:573 %select_ln87_13 = select i1 %xor_ln87_13, i14 %select_ln87_12, i14 %trunc_ln87_6

]]></Node>
<StgValue><ssdm name="select_ln87_13"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:623 %sub_ln87_7 = sub i15 %sext_ln81_13, i15 %sext_ln87

]]></Node>
<StgValue><ssdm name="sub_ln87_7"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:624 %tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87_7, i32 14

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="14" op_0_bw="15">
<![CDATA[
entry_ifconv:625 %trunc_ln87_7 = trunc i15 %sub_ln87_7

]]></Node>
<StgValue><ssdm name="trunc_ln87_7"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:626 %tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln87_7, i32 13

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:627 %xor_ln87_14 = xor i1 %tmp_124, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln87_14"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:628 %and_ln87_7 = and i1 %tmp_125, i1 %xor_ln87_14

]]></Node>
<StgValue><ssdm name="and_ln87_7"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:629 %xor_ln87_15 = xor i1 %tmp_124, i1 %tmp_125

]]></Node>
<StgValue><ssdm name="xor_ln87_15"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:630 %select_ln87_14 = select i1 %and_ln87_7, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln87_14"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:631 %select_ln87_15 = select i1 %xor_ln87_15, i14 %select_ln87_14, i14 %trunc_ln87_7

]]></Node>
<StgValue><ssdm name="select_ln87_15"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="28" op_0_bw="14">
<![CDATA[
entry_ifconv:237 %sext_ln88 = sext i14 %select_ln87_1

]]></Node>
<StgValue><ssdm name="sext_ln88"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry_ifconv:238 %mul_ln88 = mul i28 %sext_ln88, i28 %sext_ln88

]]></Node>
<StgValue><ssdm name="mul_ln88"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:239 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88, i32 27

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:240 %trunc_ln3 = partselect i14 @_ssdm_op_PartSelect.i14.i28.i32.i32, i28 %mul_ln88, i32 10, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:241 %tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88, i32 10

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:242 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88, i32 9

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="28">
<![CDATA[
entry_ifconv:243 %trunc_ln88 = trunc i28 %mul_ln88

]]></Node>
<StgValue><ssdm name="trunc_ln88"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:244 %icmp_ln88 = icmp_ne  i9 %trunc_ln88, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln88"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:245 %tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88, i32 23

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:246 %or_ln88 = or i1 %tmp_45, i1 %icmp_ln88

]]></Node>
<StgValue><ssdm name="or_ln88"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:247 %and_ln88 = and i1 %or_ln88, i1 %tmp_46

]]></Node>
<StgValue><ssdm name="and_ln88"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="14" op_0_bw="1">
<![CDATA[
entry_ifconv:248 %zext_ln88 = zext i1 %and_ln88

]]></Node>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:249 %add_ln88 = add i14 %trunc_ln3, i14 %zext_ln88

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:250 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln88, i32 13

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:251 %xor_ln88 = xor i1 %tmp_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:252 %and_ln88_1 = and i1 %tmp_47, i1 %xor_ln88

]]></Node>
<StgValue><ssdm name="and_ln88_1"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="3" op_0_bw="3" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:253 %tmp_49 = partselect i3 @_ssdm_op_PartSelect.i3.i28.i32.i32, i28 %mul_ln88, i32 25, i32 27

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:254 %icmp_ln88_1 = icmp_eq  i3 %tmp_49, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln88_1"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:255 %tmp_50 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %mul_ln88, i32 24, i32 27

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:256 %icmp_ln88_2 = icmp_eq  i4 %tmp_50, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln88_2"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:257 %icmp_ln88_3 = icmp_eq  i4 %tmp_50, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln88_3"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:258 %select_ln88 = select i1 %and_ln88_1, i1 %icmp_ln88_2, i1 %icmp_ln88_3

]]></Node>
<StgValue><ssdm name="select_ln88"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:259 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88, i32 24

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:260 %xor_ln88_32 = xor i1 %tmp_51, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_32"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:261 %and_ln88_2 = and i1 %icmp_ln88_1, i1 %xor_ln88_32

]]></Node>
<StgValue><ssdm name="and_ln88_2"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:262 %select_ln88_1 = select i1 %and_ln88_1, i1 %and_ln88_2, i1 %icmp_ln88_2

]]></Node>
<StgValue><ssdm name="select_ln88_1"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:263 %and_ln88_3 = and i1 %and_ln88_1, i1 %icmp_ln88_2

]]></Node>
<StgValue><ssdm name="and_ln88_3"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:264 %xor_ln88_1 = xor i1 %select_ln88, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_1"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:265 %or_ln88_1 = or i1 %tmp_48, i1 %xor_ln88_1

]]></Node>
<StgValue><ssdm name="or_ln88_1"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:266 %xor_ln88_2 = xor i1 %tmp_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_2"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:267 %and_ln88_4 = and i1 %or_ln88_1, i1 %xor_ln88_2

]]></Node>
<StgValue><ssdm name="and_ln88_4"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:268 %and_ln88_5 = and i1 %tmp_48, i1 %select_ln88_1

]]></Node>
<StgValue><ssdm name="and_ln88_5"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:269 %or_ln88_24 = or i1 %and_ln88_3, i1 %and_ln88_5

]]></Node>
<StgValue><ssdm name="or_ln88_24"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:270 %xor_ln88_3 = xor i1 %or_ln88_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_3"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:271 %and_ln88_6 = and i1 %tmp_44, i1 %xor_ln88_3

]]></Node>
<StgValue><ssdm name="and_ln88_6"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:272 %select_ln88_2 = select i1 %and_ln88_4, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln88_2"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:273 %or_ln88_2 = or i1 %and_ln88_4, i1 %and_ln88_6

]]></Node>
<StgValue><ssdm name="or_ln88_2"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:274 %diff_8 = select i1 %or_ln88_2, i14 %select_ln88_2, i14 %add_ln88

]]></Node>
<StgValue><ssdm name="diff_8"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="28" op_0_bw="14">
<![CDATA[
entry_ifconv:284 %sext_ln88_1 = sext i14 %select_ln87_3

]]></Node>
<StgValue><ssdm name="sext_ln88_1"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry_ifconv:285 %mul_ln88_1 = mul i28 %sext_ln88_1, i28 %sext_ln88_1

]]></Node>
<StgValue><ssdm name="mul_ln88_1"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:286 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_1, i32 27

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:287 %trunc_ln88_1 = partselect i14 @_ssdm_op_PartSelect.i14.i28.i32.i32, i28 %mul_ln88_1, i32 10, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln88_1"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:288 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:289 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="9" op_0_bw="28">
<![CDATA[
entry_ifconv:290 %trunc_ln88_8 = trunc i28 %mul_ln88_1

]]></Node>
<StgValue><ssdm name="trunc_ln88_8"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:291 %icmp_ln88_4 = icmp_ne  i9 %trunc_ln88_8, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln88_4"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:292 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_1, i32 23

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:293 %or_ln88_3 = or i1 %tmp_55, i1 %icmp_ln88_4

]]></Node>
<StgValue><ssdm name="or_ln88_3"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:294 %and_ln88_7 = and i1 %or_ln88_3, i1 %tmp_56

]]></Node>
<StgValue><ssdm name="and_ln88_7"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="14" op_0_bw="1">
<![CDATA[
entry_ifconv:295 %zext_ln88_1 = zext i1 %and_ln88_7

]]></Node>
<StgValue><ssdm name="zext_ln88_1"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:296 %add_ln88_1 = add i14 %trunc_ln88_1, i14 %zext_ln88_1

]]></Node>
<StgValue><ssdm name="add_ln88_1"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:297 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln88_1, i32 13

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:298 %xor_ln88_4 = xor i1 %tmp_58, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_4"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:299 %and_ln88_8 = and i1 %tmp_57, i1 %xor_ln88_4

]]></Node>
<StgValue><ssdm name="and_ln88_8"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="3" op_0_bw="3" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:300 %tmp_59 = partselect i3 @_ssdm_op_PartSelect.i3.i28.i32.i32, i28 %mul_ln88_1, i32 25, i32 27

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:301 %icmp_ln88_5 = icmp_eq  i3 %tmp_59, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln88_5"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:302 %tmp_60 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %mul_ln88_1, i32 24, i32 27

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:303 %icmp_ln88_6 = icmp_eq  i4 %tmp_60, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln88_6"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:304 %icmp_ln88_7 = icmp_eq  i4 %tmp_60, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln88_7"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:305 %select_ln88_4 = select i1 %and_ln88_8, i1 %icmp_ln88_6, i1 %icmp_ln88_7

]]></Node>
<StgValue><ssdm name="select_ln88_4"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:306 %tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_1, i32 24

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:307 %xor_ln88_33 = xor i1 %tmp_61, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_33"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:308 %and_ln88_9 = and i1 %icmp_ln88_5, i1 %xor_ln88_33

]]></Node>
<StgValue><ssdm name="and_ln88_9"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:309 %select_ln88_5 = select i1 %and_ln88_8, i1 %and_ln88_9, i1 %icmp_ln88_6

]]></Node>
<StgValue><ssdm name="select_ln88_5"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:310 %and_ln88_10 = and i1 %and_ln88_8, i1 %icmp_ln88_6

]]></Node>
<StgValue><ssdm name="and_ln88_10"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:311 %xor_ln88_5 = xor i1 %select_ln88_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_5"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:312 %or_ln88_4 = or i1 %tmp_58, i1 %xor_ln88_5

]]></Node>
<StgValue><ssdm name="or_ln88_4"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:313 %xor_ln88_6 = xor i1 %tmp_54, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_6"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:314 %and_ln88_11 = and i1 %or_ln88_4, i1 %xor_ln88_6

]]></Node>
<StgValue><ssdm name="and_ln88_11"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:315 %and_ln88_12 = and i1 %tmp_58, i1 %select_ln88_5

]]></Node>
<StgValue><ssdm name="and_ln88_12"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:316 %or_ln88_25 = or i1 %and_ln88_10, i1 %and_ln88_12

]]></Node>
<StgValue><ssdm name="or_ln88_25"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:317 %xor_ln88_7 = xor i1 %or_ln88_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_7"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:318 %and_ln88_13 = and i1 %tmp_54, i1 %xor_ln88_7

]]></Node>
<StgValue><ssdm name="and_ln88_13"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:319 %select_ln88_6 = select i1 %and_ln88_11, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln88_6"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:320 %or_ln88_5 = or i1 %and_ln88_11, i1 %and_ln88_13

]]></Node>
<StgValue><ssdm name="or_ln88_5"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:321 %diff = select i1 %or_ln88_5, i14 %select_ln88_6, i14 %add_ln88_1

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="28" op_0_bw="14">
<![CDATA[
entry_ifconv:342 %sext_ln88_2 = sext i14 %select_ln87_5

]]></Node>
<StgValue><ssdm name="sext_ln88_2"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry_ifconv:343 %mul_ln88_2 = mul i28 %sext_ln88_2, i28 %sext_ln88_2

]]></Node>
<StgValue><ssdm name="mul_ln88_2"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:344 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_2, i32 27

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:345 %trunc_ln88_2 = partselect i14 @_ssdm_op_PartSelect.i14.i28.i32.i32, i28 %mul_ln88_2, i32 10, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln88_2"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:346 %tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_2, i32 10

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:347 %tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_2, i32 9

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="9" op_0_bw="28">
<![CDATA[
entry_ifconv:348 %trunc_ln88_9 = trunc i28 %mul_ln88_2

]]></Node>
<StgValue><ssdm name="trunc_ln88_9"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:349 %icmp_ln88_8 = icmp_ne  i9 %trunc_ln88_9, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln88_8"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:350 %tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:351 %or_ln88_6 = or i1 %tmp_67, i1 %icmp_ln88_8

]]></Node>
<StgValue><ssdm name="or_ln88_6"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:352 %and_ln88_14 = and i1 %or_ln88_6, i1 %tmp_68

]]></Node>
<StgValue><ssdm name="and_ln88_14"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="14" op_0_bw="1">
<![CDATA[
entry_ifconv:353 %zext_ln88_2 = zext i1 %and_ln88_14

]]></Node>
<StgValue><ssdm name="zext_ln88_2"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:354 %add_ln88_2 = add i14 %trunc_ln88_2, i14 %zext_ln88_2

]]></Node>
<StgValue><ssdm name="add_ln88_2"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:355 %tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln88_2, i32 13

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:356 %xor_ln88_8 = xor i1 %tmp_70, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_8"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:357 %and_ln88_15 = and i1 %tmp_69, i1 %xor_ln88_8

]]></Node>
<StgValue><ssdm name="and_ln88_15"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="3" op_0_bw="3" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:358 %tmp_71 = partselect i3 @_ssdm_op_PartSelect.i3.i28.i32.i32, i28 %mul_ln88_2, i32 25, i32 27

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:359 %icmp_ln88_9 = icmp_eq  i3 %tmp_71, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln88_9"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:360 %tmp_72 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %mul_ln88_2, i32 24, i32 27

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:361 %icmp_ln88_10 = icmp_eq  i4 %tmp_72, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln88_10"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:362 %icmp_ln88_11 = icmp_eq  i4 %tmp_72, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln88_11"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:363 %select_ln88_8 = select i1 %and_ln88_15, i1 %icmp_ln88_10, i1 %icmp_ln88_11

]]></Node>
<StgValue><ssdm name="select_ln88_8"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:364 %tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_2, i32 24

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:365 %xor_ln88_34 = xor i1 %tmp_73, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_34"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:366 %and_ln88_16 = and i1 %icmp_ln88_9, i1 %xor_ln88_34

]]></Node>
<StgValue><ssdm name="and_ln88_16"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:367 %select_ln88_9 = select i1 %and_ln88_15, i1 %and_ln88_16, i1 %icmp_ln88_10

]]></Node>
<StgValue><ssdm name="select_ln88_9"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:368 %and_ln88_17 = and i1 %and_ln88_15, i1 %icmp_ln88_10

]]></Node>
<StgValue><ssdm name="and_ln88_17"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:369 %xor_ln88_9 = xor i1 %select_ln88_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_9"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:370 %or_ln88_7 = or i1 %tmp_70, i1 %xor_ln88_9

]]></Node>
<StgValue><ssdm name="or_ln88_7"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:371 %xor_ln88_10 = xor i1 %tmp_66, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_10"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:372 %and_ln88_18 = and i1 %or_ln88_7, i1 %xor_ln88_10

]]></Node>
<StgValue><ssdm name="and_ln88_18"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:373 %and_ln88_19 = and i1 %tmp_70, i1 %select_ln88_9

]]></Node>
<StgValue><ssdm name="and_ln88_19"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:374 %or_ln88_26 = or i1 %and_ln88_17, i1 %and_ln88_19

]]></Node>
<StgValue><ssdm name="or_ln88_26"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:375 %xor_ln88_11 = xor i1 %or_ln88_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_11"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:376 %and_ln88_20 = and i1 %tmp_66, i1 %xor_ln88_11

]]></Node>
<StgValue><ssdm name="and_ln88_20"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:377 %select_ln88_10 = select i1 %and_ln88_18, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln88_10"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:378 %or_ln88_8 = or i1 %and_ln88_18, i1 %and_ln88_20

]]></Node>
<StgValue><ssdm name="or_ln88_8"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:379 %diff_2 = select i1 %or_ln88_8, i14 %select_ln88_10, i14 %add_ln88_2

]]></Node>
<StgValue><ssdm name="diff_2"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="28" op_0_bw="14">
<![CDATA[
entry_ifconv:400 %sext_ln88_3 = sext i14 %select_ln87_7

]]></Node>
<StgValue><ssdm name="sext_ln88_3"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry_ifconv:401 %mul_ln88_3 = mul i28 %sext_ln88_3, i28 %sext_ln88_3

]]></Node>
<StgValue><ssdm name="mul_ln88_3"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:402 %tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_3, i32 27

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:403 %trunc_ln88_3 = partselect i14 @_ssdm_op_PartSelect.i14.i28.i32.i32, i28 %mul_ln88_3, i32 10, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln88_3"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:404 %tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_3, i32 10

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:405 %tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_3, i32 9

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="9" op_0_bw="28">
<![CDATA[
entry_ifconv:406 %trunc_ln88_10 = trunc i28 %mul_ln88_3

]]></Node>
<StgValue><ssdm name="trunc_ln88_10"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:407 %icmp_ln88_12 = icmp_ne  i9 %trunc_ln88_10, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln88_12"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:408 %tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_3, i32 23

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:409 %or_ln88_9 = or i1 %tmp_79, i1 %icmp_ln88_12

]]></Node>
<StgValue><ssdm name="or_ln88_9"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:410 %and_ln88_21 = and i1 %or_ln88_9, i1 %tmp_80

]]></Node>
<StgValue><ssdm name="and_ln88_21"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="14" op_0_bw="1">
<![CDATA[
entry_ifconv:411 %zext_ln88_3 = zext i1 %and_ln88_21

]]></Node>
<StgValue><ssdm name="zext_ln88_3"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:412 %add_ln88_3 = add i14 %trunc_ln88_3, i14 %zext_ln88_3

]]></Node>
<StgValue><ssdm name="add_ln88_3"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:413 %tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln88_3, i32 13

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:414 %xor_ln88_12 = xor i1 %tmp_82, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_12"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:415 %and_ln88_22 = and i1 %tmp_81, i1 %xor_ln88_12

]]></Node>
<StgValue><ssdm name="and_ln88_22"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="3" op_0_bw="3" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:416 %tmp_83 = partselect i3 @_ssdm_op_PartSelect.i3.i28.i32.i32, i28 %mul_ln88_3, i32 25, i32 27

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:417 %icmp_ln88_13 = icmp_eq  i3 %tmp_83, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln88_13"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:418 %tmp_84 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %mul_ln88_3, i32 24, i32 27

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:419 %icmp_ln88_14 = icmp_eq  i4 %tmp_84, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln88_14"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:420 %icmp_ln88_15 = icmp_eq  i4 %tmp_84, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln88_15"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:421 %select_ln88_12 = select i1 %and_ln88_22, i1 %icmp_ln88_14, i1 %icmp_ln88_15

]]></Node>
<StgValue><ssdm name="select_ln88_12"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:422 %tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_3, i32 24

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:423 %xor_ln88_35 = xor i1 %tmp_85, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_35"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:424 %and_ln88_23 = and i1 %icmp_ln88_13, i1 %xor_ln88_35

]]></Node>
<StgValue><ssdm name="and_ln88_23"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:425 %select_ln88_13 = select i1 %and_ln88_22, i1 %and_ln88_23, i1 %icmp_ln88_14

]]></Node>
<StgValue><ssdm name="select_ln88_13"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:426 %and_ln88_24 = and i1 %and_ln88_22, i1 %icmp_ln88_14

]]></Node>
<StgValue><ssdm name="and_ln88_24"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:427 %xor_ln88_13 = xor i1 %select_ln88_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_13"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:428 %or_ln88_10 = or i1 %tmp_82, i1 %xor_ln88_13

]]></Node>
<StgValue><ssdm name="or_ln88_10"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:429 %xor_ln88_14 = xor i1 %tmp_78, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_14"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:430 %and_ln88_25 = and i1 %or_ln88_10, i1 %xor_ln88_14

]]></Node>
<StgValue><ssdm name="and_ln88_25"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:431 %and_ln88_26 = and i1 %tmp_82, i1 %select_ln88_13

]]></Node>
<StgValue><ssdm name="and_ln88_26"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:432 %or_ln88_27 = or i1 %and_ln88_24, i1 %and_ln88_26

]]></Node>
<StgValue><ssdm name="or_ln88_27"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:433 %xor_ln88_15 = xor i1 %or_ln88_27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_15"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:434 %and_ln88_27 = and i1 %tmp_78, i1 %xor_ln88_15

]]></Node>
<StgValue><ssdm name="and_ln88_27"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:435 %select_ln88_14 = select i1 %and_ln88_25, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln88_14"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:436 %or_ln88_11 = or i1 %and_ln88_25, i1 %and_ln88_27

]]></Node>
<StgValue><ssdm name="or_ln88_11"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:437 %diff_3 = select i1 %or_ln88_11, i14 %select_ln88_14, i14 %add_ln88_3

]]></Node>
<StgValue><ssdm name="diff_3"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="28" op_0_bw="14">
<![CDATA[
entry_ifconv:458 %sext_ln88_4 = sext i14 %select_ln87_9

]]></Node>
<StgValue><ssdm name="sext_ln88_4"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry_ifconv:459 %mul_ln88_4 = mul i28 %sext_ln88_4, i28 %sext_ln88_4

]]></Node>
<StgValue><ssdm name="mul_ln88_4"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:460 %tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_4, i32 27

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:461 %trunc_ln88_4 = partselect i14 @_ssdm_op_PartSelect.i14.i28.i32.i32, i28 %mul_ln88_4, i32 10, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln88_4"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:462 %tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_4, i32 10

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:463 %tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_4, i32 9

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="9" op_0_bw="28">
<![CDATA[
entry_ifconv:464 %trunc_ln88_11 = trunc i28 %mul_ln88_4

]]></Node>
<StgValue><ssdm name="trunc_ln88_11"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:465 %icmp_ln88_16 = icmp_ne  i9 %trunc_ln88_11, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln88_16"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:466 %tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_4, i32 23

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:467 %or_ln88_12 = or i1 %tmp_91, i1 %icmp_ln88_16

]]></Node>
<StgValue><ssdm name="or_ln88_12"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:468 %and_ln88_28 = and i1 %or_ln88_12, i1 %tmp_92

]]></Node>
<StgValue><ssdm name="and_ln88_28"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="14" op_0_bw="1">
<![CDATA[
entry_ifconv:469 %zext_ln88_4 = zext i1 %and_ln88_28

]]></Node>
<StgValue><ssdm name="zext_ln88_4"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:470 %add_ln88_4 = add i14 %trunc_ln88_4, i14 %zext_ln88_4

]]></Node>
<StgValue><ssdm name="add_ln88_4"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:471 %tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln88_4, i32 13

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:472 %xor_ln88_16 = xor i1 %tmp_94, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_16"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:473 %and_ln88_29 = and i1 %tmp_93, i1 %xor_ln88_16

]]></Node>
<StgValue><ssdm name="and_ln88_29"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="3" op_0_bw="3" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:474 %tmp_95 = partselect i3 @_ssdm_op_PartSelect.i3.i28.i32.i32, i28 %mul_ln88_4, i32 25, i32 27

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:475 %icmp_ln88_17 = icmp_eq  i3 %tmp_95, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln88_17"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:476 %tmp_96 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %mul_ln88_4, i32 24, i32 27

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:477 %icmp_ln88_18 = icmp_eq  i4 %tmp_96, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln88_18"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:478 %icmp_ln88_19 = icmp_eq  i4 %tmp_96, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln88_19"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:479 %select_ln88_16 = select i1 %and_ln88_29, i1 %icmp_ln88_18, i1 %icmp_ln88_19

]]></Node>
<StgValue><ssdm name="select_ln88_16"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:480 %tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_4, i32 24

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:481 %xor_ln88_36 = xor i1 %tmp_97, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_36"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:482 %and_ln88_30 = and i1 %icmp_ln88_17, i1 %xor_ln88_36

]]></Node>
<StgValue><ssdm name="and_ln88_30"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:483 %select_ln88_17 = select i1 %and_ln88_29, i1 %and_ln88_30, i1 %icmp_ln88_18

]]></Node>
<StgValue><ssdm name="select_ln88_17"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:484 %and_ln88_31 = and i1 %and_ln88_29, i1 %icmp_ln88_18

]]></Node>
<StgValue><ssdm name="and_ln88_31"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:485 %xor_ln88_17 = xor i1 %select_ln88_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_17"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:486 %or_ln88_13 = or i1 %tmp_94, i1 %xor_ln88_17

]]></Node>
<StgValue><ssdm name="or_ln88_13"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:487 %xor_ln88_18 = xor i1 %tmp_90, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_18"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:488 %and_ln88_32 = and i1 %or_ln88_13, i1 %xor_ln88_18

]]></Node>
<StgValue><ssdm name="and_ln88_32"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:489 %and_ln88_33 = and i1 %tmp_94, i1 %select_ln88_17

]]></Node>
<StgValue><ssdm name="and_ln88_33"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:490 %or_ln88_28 = or i1 %and_ln88_31, i1 %and_ln88_33

]]></Node>
<StgValue><ssdm name="or_ln88_28"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:491 %xor_ln88_19 = xor i1 %or_ln88_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_19"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:492 %and_ln88_34 = and i1 %tmp_90, i1 %xor_ln88_19

]]></Node>
<StgValue><ssdm name="and_ln88_34"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:493 %select_ln88_18 = select i1 %and_ln88_32, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln88_18"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:494 %or_ln88_14 = or i1 %and_ln88_32, i1 %and_ln88_34

]]></Node>
<StgValue><ssdm name="or_ln88_14"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:495 %diff_4 = select i1 %or_ln88_14, i14 %select_ln88_18, i14 %add_ln88_4

]]></Node>
<StgValue><ssdm name="diff_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="499" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:322 %sext_ln89 = sext i14 %diff_8

]]></Node>
<StgValue><ssdm name="sext_ln89"/></StgValue>
</operation>

<operation id="500" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:323 %sext_ln89_1 = sext i14 %diff

]]></Node>
<StgValue><ssdm name="sext_ln89_1"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:324 %sum_cache2_1 = add i14 %diff, i14 %diff_8

]]></Node>
<StgValue><ssdm name="sum_cache2_1"/></StgValue>
</operation>

<operation id="502" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:325 %add_ln89 = add i15 %sext_ln89_1, i15 %sext_ln89

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="503" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:326 %tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln89, i32 14

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:327 %tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_cache2_1, i32 13

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:328 %xor_ln89 = xor i1 %tmp_62, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:329 %and_ln89 = and i1 %tmp_63, i1 %xor_ln89

]]></Node>
<StgValue><ssdm name="and_ln89"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:330 %xor_ln89_1 = xor i1 %tmp_62, i1 %tmp_63

]]></Node>
<StgValue><ssdm name="xor_ln89_1"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:331 %select_ln89 = select i1 %and_ln89, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln89"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:332 %sum_cache2_2 = select i1 %xor_ln89_1, i14 %select_ln89, i14 %sum_cache2_1

]]></Node>
<StgValue><ssdm name="sum_cache2_2"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:380 %sext_ln89_2 = sext i14 %sum_cache2_2

]]></Node>
<StgValue><ssdm name="sext_ln89_2"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:381 %sext_ln89_3 = sext i14 %diff_2

]]></Node>
<StgValue><ssdm name="sext_ln89_3"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:382 %sum_cache2_3 = add i14 %diff_2, i14 %sum_cache2_2

]]></Node>
<StgValue><ssdm name="sum_cache2_3"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:383 %add_ln89_1 = add i15 %sext_ln89_3, i15 %sext_ln89_2

]]></Node>
<StgValue><ssdm name="add_ln89_1"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:384 %tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln89_1, i32 14

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:385 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_cache2_3, i32 13

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:386 %xor_ln89_2 = xor i1 %tmp_74, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89_2"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:387 %and_ln89_1 = and i1 %tmp_75, i1 %xor_ln89_2

]]></Node>
<StgValue><ssdm name="and_ln89_1"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:388 %xor_ln89_3 = xor i1 %tmp_74, i1 %tmp_75

]]></Node>
<StgValue><ssdm name="xor_ln89_3"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:389 %select_ln89_2 = select i1 %and_ln89_1, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln89_2"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:390 %sum_cache2_4 = select i1 %xor_ln89_3, i14 %select_ln89_2, i14 %sum_cache2_3

]]></Node>
<StgValue><ssdm name="sum_cache2_4"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:438 %sext_ln89_4 = sext i14 %sum_cache2_4

]]></Node>
<StgValue><ssdm name="sext_ln89_4"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:439 %sext_ln89_5 = sext i14 %diff_3

]]></Node>
<StgValue><ssdm name="sext_ln89_5"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:440 %sum_cache2_5 = add i14 %diff_3, i14 %sum_cache2_4

]]></Node>
<StgValue><ssdm name="sum_cache2_5"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:441 %add_ln89_2 = add i15 %sext_ln89_5, i15 %sext_ln89_4

]]></Node>
<StgValue><ssdm name="add_ln89_2"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:442 %tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln89_2, i32 14

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="526" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:443 %tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_cache2_5, i32 13

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="527" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:444 %xor_ln89_4 = xor i1 %tmp_86, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89_4"/></StgValue>
</operation>

<operation id="528" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:445 %and_ln89_2 = and i1 %tmp_87, i1 %xor_ln89_4

]]></Node>
<StgValue><ssdm name="and_ln89_2"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:446 %xor_ln89_5 = xor i1 %tmp_86, i1 %tmp_87

]]></Node>
<StgValue><ssdm name="xor_ln89_5"/></StgValue>
</operation>

<operation id="530" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:447 %select_ln89_4 = select i1 %and_ln89_2, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln89_4"/></StgValue>
</operation>

<operation id="531" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:448 %sum_cache2_6 = select i1 %xor_ln89_5, i14 %select_ln89_4, i14 %sum_cache2_5

]]></Node>
<StgValue><ssdm name="sum_cache2_6"/></StgValue>
</operation>

<operation id="532" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:496 %sext_ln89_6 = sext i14 %sum_cache2_6

]]></Node>
<StgValue><ssdm name="sext_ln89_6"/></StgValue>
</operation>

<operation id="533" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:497 %sext_ln89_7 = sext i14 %diff_4

]]></Node>
<StgValue><ssdm name="sext_ln89_7"/></StgValue>
</operation>

<operation id="534" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:498 %sum_cache2_7 = add i14 %diff_4, i14 %sum_cache2_6

]]></Node>
<StgValue><ssdm name="sum_cache2_7"/></StgValue>
</operation>

<operation id="535" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:499 %add_ln89_3 = add i15 %sext_ln89_7, i15 %sext_ln89_6

]]></Node>
<StgValue><ssdm name="add_ln89_3"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:500 %tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln89_3, i32 14

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:501 %tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_cache2_7, i32 13

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="28" op_0_bw="14">
<![CDATA[
entry_ifconv:516 %sext_ln88_5 = sext i14 %select_ln87_11

]]></Node>
<StgValue><ssdm name="sext_ln88_5"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry_ifconv:517 %mul_ln88_5 = mul i28 %sext_ln88_5, i28 %sext_ln88_5

]]></Node>
<StgValue><ssdm name="mul_ln88_5"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:518 %tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_5, i32 27

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:519 %trunc_ln88_5 = partselect i14 @_ssdm_op_PartSelect.i14.i28.i32.i32, i28 %mul_ln88_5, i32 10, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln88_5"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:520 %tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_5, i32 10

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:521 %tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_5, i32 9

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="9" op_0_bw="28">
<![CDATA[
entry_ifconv:522 %trunc_ln88_12 = trunc i28 %mul_ln88_5

]]></Node>
<StgValue><ssdm name="trunc_ln88_12"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:523 %icmp_ln88_20 = icmp_ne  i9 %trunc_ln88_12, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln88_20"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:524 %tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_5, i32 23

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="547" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:525 %or_ln88_15 = or i1 %tmp_103, i1 %icmp_ln88_20

]]></Node>
<StgValue><ssdm name="or_ln88_15"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:526 %and_ln88_35 = and i1 %or_ln88_15, i1 %tmp_104

]]></Node>
<StgValue><ssdm name="and_ln88_35"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="14" op_0_bw="1">
<![CDATA[
entry_ifconv:527 %zext_ln88_5 = zext i1 %and_ln88_35

]]></Node>
<StgValue><ssdm name="zext_ln88_5"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:528 %add_ln88_5 = add i14 %trunc_ln88_5, i14 %zext_ln88_5

]]></Node>
<StgValue><ssdm name="add_ln88_5"/></StgValue>
</operation>

<operation id="551" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:529 %tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln88_5, i32 13

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:530 %xor_ln88_20 = xor i1 %tmp_106, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_20"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:531 %and_ln88_36 = and i1 %tmp_105, i1 %xor_ln88_20

]]></Node>
<StgValue><ssdm name="and_ln88_36"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="3" op_0_bw="3" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:532 %tmp_107 = partselect i3 @_ssdm_op_PartSelect.i3.i28.i32.i32, i28 %mul_ln88_5, i32 25, i32 27

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="555" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:533 %icmp_ln88_21 = icmp_eq  i3 %tmp_107, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln88_21"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:534 %tmp_108 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %mul_ln88_5, i32 24, i32 27

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:535 %icmp_ln88_22 = icmp_eq  i4 %tmp_108, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln88_22"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:536 %icmp_ln88_23 = icmp_eq  i4 %tmp_108, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln88_23"/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:537 %select_ln88_20 = select i1 %and_ln88_36, i1 %icmp_ln88_22, i1 %icmp_ln88_23

]]></Node>
<StgValue><ssdm name="select_ln88_20"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:538 %tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_5, i32 24

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:539 %xor_ln88_37 = xor i1 %tmp_109, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_37"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:540 %and_ln88_37 = and i1 %icmp_ln88_21, i1 %xor_ln88_37

]]></Node>
<StgValue><ssdm name="and_ln88_37"/></StgValue>
</operation>

<operation id="563" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:541 %select_ln88_21 = select i1 %and_ln88_36, i1 %and_ln88_37, i1 %icmp_ln88_22

]]></Node>
<StgValue><ssdm name="select_ln88_21"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:542 %and_ln88_38 = and i1 %and_ln88_36, i1 %icmp_ln88_22

]]></Node>
<StgValue><ssdm name="and_ln88_38"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:543 %xor_ln88_21 = xor i1 %select_ln88_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_21"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:544 %or_ln88_16 = or i1 %tmp_106, i1 %xor_ln88_21

]]></Node>
<StgValue><ssdm name="or_ln88_16"/></StgValue>
</operation>

<operation id="567" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:545 %xor_ln88_22 = xor i1 %tmp_102, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_22"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:546 %and_ln88_39 = and i1 %or_ln88_16, i1 %xor_ln88_22

]]></Node>
<StgValue><ssdm name="and_ln88_39"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:547 %and_ln88_40 = and i1 %tmp_106, i1 %select_ln88_21

]]></Node>
<StgValue><ssdm name="and_ln88_40"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:548 %or_ln88_29 = or i1 %and_ln88_38, i1 %and_ln88_40

]]></Node>
<StgValue><ssdm name="or_ln88_29"/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:549 %xor_ln88_23 = xor i1 %or_ln88_29, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_23"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:550 %and_ln88_41 = and i1 %tmp_102, i1 %xor_ln88_23

]]></Node>
<StgValue><ssdm name="and_ln88_41"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:551 %select_ln88_22 = select i1 %and_ln88_39, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln88_22"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:552 %or_ln88_17 = or i1 %and_ln88_39, i1 %and_ln88_41

]]></Node>
<StgValue><ssdm name="or_ln88_17"/></StgValue>
</operation>

<operation id="575" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:553 %diff_5 = select i1 %or_ln88_17, i14 %select_ln88_22, i14 %add_ln88_5

]]></Node>
<StgValue><ssdm name="diff_5"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="28" op_0_bw="14">
<![CDATA[
entry_ifconv:574 %sext_ln88_6 = sext i14 %select_ln87_13

]]></Node>
<StgValue><ssdm name="sext_ln88_6"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry_ifconv:575 %mul_ln88_6 = mul i28 %sext_ln88_6, i28 %sext_ln88_6

]]></Node>
<StgValue><ssdm name="mul_ln88_6"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:576 %tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_6, i32 27

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="579" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:577 %trunc_ln88_6 = partselect i14 @_ssdm_op_PartSelect.i14.i28.i32.i32, i28 %mul_ln88_6, i32 10, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln88_6"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:578 %tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_6, i32 10

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:579 %tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_6, i32 9

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="9" op_0_bw="28">
<![CDATA[
entry_ifconv:580 %trunc_ln88_13 = trunc i28 %mul_ln88_6

]]></Node>
<StgValue><ssdm name="trunc_ln88_13"/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:581 %icmp_ln88_24 = icmp_ne  i9 %trunc_ln88_13, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln88_24"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:582 %tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_6, i32 23

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:583 %or_ln88_18 = or i1 %tmp_115, i1 %icmp_ln88_24

]]></Node>
<StgValue><ssdm name="or_ln88_18"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:584 %and_ln88_42 = and i1 %or_ln88_18, i1 %tmp_116

]]></Node>
<StgValue><ssdm name="and_ln88_42"/></StgValue>
</operation>

<operation id="587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="14" op_0_bw="1">
<![CDATA[
entry_ifconv:585 %zext_ln88_6 = zext i1 %and_ln88_42

]]></Node>
<StgValue><ssdm name="zext_ln88_6"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:586 %add_ln88_6 = add i14 %trunc_ln88_6, i14 %zext_ln88_6

]]></Node>
<StgValue><ssdm name="add_ln88_6"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:587 %tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln88_6, i32 13

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:588 %xor_ln88_24 = xor i1 %tmp_118, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_24"/></StgValue>
</operation>

<operation id="591" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:589 %and_ln88_43 = and i1 %tmp_117, i1 %xor_ln88_24

]]></Node>
<StgValue><ssdm name="and_ln88_43"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="3" op_0_bw="3" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:590 %tmp_119 = partselect i3 @_ssdm_op_PartSelect.i3.i28.i32.i32, i28 %mul_ln88_6, i32 25, i32 27

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:591 %icmp_ln88_25 = icmp_eq  i3 %tmp_119, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln88_25"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:592 %tmp_120 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %mul_ln88_6, i32 24, i32 27

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="595" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:593 %icmp_ln88_26 = icmp_eq  i4 %tmp_120, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln88_26"/></StgValue>
</operation>

<operation id="596" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:594 %icmp_ln88_27 = icmp_eq  i4 %tmp_120, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln88_27"/></StgValue>
</operation>

<operation id="597" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:595 %select_ln88_24 = select i1 %and_ln88_43, i1 %icmp_ln88_26, i1 %icmp_ln88_27

]]></Node>
<StgValue><ssdm name="select_ln88_24"/></StgValue>
</operation>

<operation id="598" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:596 %tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_6, i32 24

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="599" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:597 %xor_ln88_38 = xor i1 %tmp_121, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_38"/></StgValue>
</operation>

<operation id="600" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:598 %and_ln88_44 = and i1 %icmp_ln88_25, i1 %xor_ln88_38

]]></Node>
<StgValue><ssdm name="and_ln88_44"/></StgValue>
</operation>

<operation id="601" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:599 %select_ln88_25 = select i1 %and_ln88_43, i1 %and_ln88_44, i1 %icmp_ln88_26

]]></Node>
<StgValue><ssdm name="select_ln88_25"/></StgValue>
</operation>

<operation id="602" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:600 %and_ln88_45 = and i1 %and_ln88_43, i1 %icmp_ln88_26

]]></Node>
<StgValue><ssdm name="and_ln88_45"/></StgValue>
</operation>

<operation id="603" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:601 %xor_ln88_25 = xor i1 %select_ln88_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_25"/></StgValue>
</operation>

<operation id="604" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:602 %or_ln88_19 = or i1 %tmp_118, i1 %xor_ln88_25

]]></Node>
<StgValue><ssdm name="or_ln88_19"/></StgValue>
</operation>

<operation id="605" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:603 %xor_ln88_26 = xor i1 %tmp_114, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_26"/></StgValue>
</operation>

<operation id="606" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:604 %and_ln88_46 = and i1 %or_ln88_19, i1 %xor_ln88_26

]]></Node>
<StgValue><ssdm name="and_ln88_46"/></StgValue>
</operation>

<operation id="607" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:605 %and_ln88_47 = and i1 %tmp_118, i1 %select_ln88_25

]]></Node>
<StgValue><ssdm name="and_ln88_47"/></StgValue>
</operation>

<operation id="608" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:606 %or_ln88_30 = or i1 %and_ln88_45, i1 %and_ln88_47

]]></Node>
<StgValue><ssdm name="or_ln88_30"/></StgValue>
</operation>

<operation id="609" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:607 %xor_ln88_27 = xor i1 %or_ln88_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_27"/></StgValue>
</operation>

<operation id="610" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:608 %and_ln88_48 = and i1 %tmp_114, i1 %xor_ln88_27

]]></Node>
<StgValue><ssdm name="and_ln88_48"/></StgValue>
</operation>

<operation id="611" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:609 %select_ln88_26 = select i1 %and_ln88_46, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln88_26"/></StgValue>
</operation>

<operation id="612" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:610 %or_ln88_20 = or i1 %and_ln88_46, i1 %and_ln88_48

]]></Node>
<StgValue><ssdm name="or_ln88_20"/></StgValue>
</operation>

<operation id="613" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:611 %diff_6 = select i1 %or_ln88_20, i14 %select_ln88_26, i14 %add_ln88_6

]]></Node>
<StgValue><ssdm name="diff_6"/></StgValue>
</operation>

<operation id="614" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="28" op_0_bw="14">
<![CDATA[
entry_ifconv:632 %sext_ln88_7 = sext i14 %select_ln87_15

]]></Node>
<StgValue><ssdm name="sext_ln88_7"/></StgValue>
</operation>

<operation id="615" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry_ifconv:633 %mul_ln88_7 = mul i28 %sext_ln88_7, i28 %sext_ln88_7

]]></Node>
<StgValue><ssdm name="mul_ln88_7"/></StgValue>
</operation>

<operation id="616" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:634 %tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_7, i32 27

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="617" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:635 %trunc_ln88_7 = partselect i14 @_ssdm_op_PartSelect.i14.i28.i32.i32, i28 %mul_ln88_7, i32 10, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln88_7"/></StgValue>
</operation>

<operation id="618" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:636 %tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_7, i32 10

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="619" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:637 %tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_7, i32 9

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="620" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="9" op_0_bw="28">
<![CDATA[
entry_ifconv:638 %trunc_ln88_14 = trunc i28 %mul_ln88_7

]]></Node>
<StgValue><ssdm name="trunc_ln88_14"/></StgValue>
</operation>

<operation id="621" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:639 %icmp_ln88_28 = icmp_ne  i9 %trunc_ln88_14, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln88_28"/></StgValue>
</operation>

<operation id="622" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:640 %tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_7, i32 23

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="623" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:641 %or_ln88_21 = or i1 %tmp_127, i1 %icmp_ln88_28

]]></Node>
<StgValue><ssdm name="or_ln88_21"/></StgValue>
</operation>

<operation id="624" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:642 %and_ln88_49 = and i1 %or_ln88_21, i1 %tmp_128

]]></Node>
<StgValue><ssdm name="and_ln88_49"/></StgValue>
</operation>

<operation id="625" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="14" op_0_bw="1">
<![CDATA[
entry_ifconv:643 %zext_ln88_7 = zext i1 %and_ln88_49

]]></Node>
<StgValue><ssdm name="zext_ln88_7"/></StgValue>
</operation>

<operation id="626" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:644 %add_ln88_7 = add i14 %trunc_ln88_7, i14 %zext_ln88_7

]]></Node>
<StgValue><ssdm name="add_ln88_7"/></StgValue>
</operation>

<operation id="627" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:645 %tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln88_7, i32 13

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="628" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:646 %xor_ln88_28 = xor i1 %tmp_130, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_28"/></StgValue>
</operation>

<operation id="629" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:647 %and_ln88_50 = and i1 %tmp_129, i1 %xor_ln88_28

]]></Node>
<StgValue><ssdm name="and_ln88_50"/></StgValue>
</operation>

<operation id="630" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="3" op_0_bw="3" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:648 %tmp_131 = partselect i3 @_ssdm_op_PartSelect.i3.i28.i32.i32, i28 %mul_ln88_7, i32 25, i32 27

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="631" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:649 %icmp_ln88_29 = icmp_eq  i3 %tmp_131, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln88_29"/></StgValue>
</operation>

<operation id="632" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:650 %tmp_132 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %mul_ln88_7, i32 24, i32 27

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="633" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:651 %icmp_ln88_30 = icmp_eq  i4 %tmp_132, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln88_30"/></StgValue>
</operation>

<operation id="634" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:652 %icmp_ln88_31 = icmp_eq  i4 %tmp_132, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln88_31"/></StgValue>
</operation>

<operation id="635" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:653 %select_ln88_28 = select i1 %and_ln88_50, i1 %icmp_ln88_30, i1 %icmp_ln88_31

]]></Node>
<StgValue><ssdm name="select_ln88_28"/></StgValue>
</operation>

<operation id="636" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry_ifconv:654 %tmp_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln88_7, i32 24

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="637" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:655 %xor_ln88_39 = xor i1 %tmp_133, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_39"/></StgValue>
</operation>

<operation id="638" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:656 %and_ln88_51 = and i1 %icmp_ln88_29, i1 %xor_ln88_39

]]></Node>
<StgValue><ssdm name="and_ln88_51"/></StgValue>
</operation>

<operation id="639" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:657 %select_ln88_29 = select i1 %and_ln88_50, i1 %and_ln88_51, i1 %icmp_ln88_30

]]></Node>
<StgValue><ssdm name="select_ln88_29"/></StgValue>
</operation>

<operation id="640" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:658 %and_ln88_52 = and i1 %and_ln88_50, i1 %icmp_ln88_30

]]></Node>
<StgValue><ssdm name="and_ln88_52"/></StgValue>
</operation>

<operation id="641" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:659 %xor_ln88_29 = xor i1 %select_ln88_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_29"/></StgValue>
</operation>

<operation id="642" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:660 %or_ln88_22 = or i1 %tmp_130, i1 %xor_ln88_29

]]></Node>
<StgValue><ssdm name="or_ln88_22"/></StgValue>
</operation>

<operation id="643" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:661 %xor_ln88_30 = xor i1 %tmp_126, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_30"/></StgValue>
</operation>

<operation id="644" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:662 %and_ln88_53 = and i1 %or_ln88_22, i1 %xor_ln88_30

]]></Node>
<StgValue><ssdm name="and_ln88_53"/></StgValue>
</operation>

<operation id="645" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:663 %and_ln88_54 = and i1 %tmp_130, i1 %select_ln88_29

]]></Node>
<StgValue><ssdm name="and_ln88_54"/></StgValue>
</operation>

<operation id="646" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:664 %or_ln88_31 = or i1 %and_ln88_52, i1 %and_ln88_54

]]></Node>
<StgValue><ssdm name="or_ln88_31"/></StgValue>
</operation>

<operation id="647" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:665 %xor_ln88_31 = xor i1 %or_ln88_31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln88_31"/></StgValue>
</operation>

<operation id="648" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:666 %and_ln88_55 = and i1 %tmp_126, i1 %xor_ln88_31

]]></Node>
<StgValue><ssdm name="and_ln88_55"/></StgValue>
</operation>

<operation id="649" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:667 %select_ln88_30 = select i1 %and_ln88_53, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln88_30"/></StgValue>
</operation>

<operation id="650" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:668 %or_ln88_23 = or i1 %and_ln88_53, i1 %and_ln88_55

]]></Node>
<StgValue><ssdm name="or_ln88_23"/></StgValue>
</operation>

<operation id="651" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:669 %diff_7 = select i1 %or_ln88_23, i14 %select_ln88_30, i14 %add_ln88_7

]]></Node>
<StgValue><ssdm name="diff_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="652" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:502 %xor_ln89_6 = xor i1 %tmp_98, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89_6"/></StgValue>
</operation>

<operation id="653" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:503 %and_ln89_3 = and i1 %tmp_99, i1 %xor_ln89_6

]]></Node>
<StgValue><ssdm name="and_ln89_3"/></StgValue>
</operation>

<operation id="654" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:504 %xor_ln89_7 = xor i1 %tmp_98, i1 %tmp_99

]]></Node>
<StgValue><ssdm name="xor_ln89_7"/></StgValue>
</operation>

<operation id="655" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:505 %select_ln89_6 = select i1 %and_ln89_3, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln89_6"/></StgValue>
</operation>

<operation id="656" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:506 %sum_cache2_8 = select i1 %xor_ln89_7, i14 %select_ln89_6, i14 %sum_cache2_7

]]></Node>
<StgValue><ssdm name="sum_cache2_8"/></StgValue>
</operation>

<operation id="657" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:554 %sext_ln89_8 = sext i14 %sum_cache2_8

]]></Node>
<StgValue><ssdm name="sext_ln89_8"/></StgValue>
</operation>

<operation id="658" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:555 %sext_ln89_9 = sext i14 %diff_5

]]></Node>
<StgValue><ssdm name="sext_ln89_9"/></StgValue>
</operation>

<operation id="659" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:556 %sum_cache2_9 = add i14 %diff_5, i14 %sum_cache2_8

]]></Node>
<StgValue><ssdm name="sum_cache2_9"/></StgValue>
</operation>

<operation id="660" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:557 %add_ln89_4 = add i15 %sext_ln89_9, i15 %sext_ln89_8

]]></Node>
<StgValue><ssdm name="add_ln89_4"/></StgValue>
</operation>

<operation id="661" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:558 %tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln89_4, i32 14

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="662" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:559 %tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_cache2_9, i32 13

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="663" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:560 %xor_ln89_8 = xor i1 %tmp_110, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89_8"/></StgValue>
</operation>

<operation id="664" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:561 %and_ln89_4 = and i1 %tmp_111, i1 %xor_ln89_8

]]></Node>
<StgValue><ssdm name="and_ln89_4"/></StgValue>
</operation>

<operation id="665" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:562 %xor_ln89_9 = xor i1 %tmp_110, i1 %tmp_111

]]></Node>
<StgValue><ssdm name="xor_ln89_9"/></StgValue>
</operation>

<operation id="666" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:563 %select_ln89_8 = select i1 %and_ln89_4, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln89_8"/></StgValue>
</operation>

<operation id="667" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:564 %sum_cache2_10 = select i1 %xor_ln89_9, i14 %select_ln89_8, i14 %sum_cache2_9

]]></Node>
<StgValue><ssdm name="sum_cache2_10"/></StgValue>
</operation>

<operation id="668" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:612 %sext_ln89_10 = sext i14 %sum_cache2_10

]]></Node>
<StgValue><ssdm name="sext_ln89_10"/></StgValue>
</operation>

<operation id="669" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:613 %sext_ln89_11 = sext i14 %diff_6

]]></Node>
<StgValue><ssdm name="sext_ln89_11"/></StgValue>
</operation>

<operation id="670" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:614 %sum_cache2_11 = add i14 %diff_6, i14 %sum_cache2_10

]]></Node>
<StgValue><ssdm name="sum_cache2_11"/></StgValue>
</operation>

<operation id="671" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:615 %add_ln89_5 = add i15 %sext_ln89_11, i15 %sext_ln89_10

]]></Node>
<StgValue><ssdm name="add_ln89_5"/></StgValue>
</operation>

<operation id="672" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:616 %tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln89_5, i32 14

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="673" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:617 %tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_cache2_11, i32 13

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="674" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:618 %xor_ln89_10 = xor i1 %tmp_122, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89_10"/></StgValue>
</operation>

<operation id="675" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:619 %and_ln89_5 = and i1 %tmp_123, i1 %xor_ln89_10

]]></Node>
<StgValue><ssdm name="and_ln89_5"/></StgValue>
</operation>

<operation id="676" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:620 %xor_ln89_11 = xor i1 %tmp_122, i1 %tmp_123

]]></Node>
<StgValue><ssdm name="xor_ln89_11"/></StgValue>
</operation>

<operation id="677" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:621 %select_ln89_10 = select i1 %and_ln89_5, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln89_10"/></StgValue>
</operation>

<operation id="678" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:622 %sum_cache2_12 = select i1 %xor_ln89_11, i14 %select_ln89_10, i14 %sum_cache2_11

]]></Node>
<StgValue><ssdm name="sum_cache2_12"/></StgValue>
</operation>

<operation id="679" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:670 %sext_ln89_12 = sext i14 %sum_cache2_12

]]></Node>
<StgValue><ssdm name="sext_ln89_12"/></StgValue>
</operation>

<operation id="680" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:671 %sext_ln89_13 = sext i14 %diff_7

]]></Node>
<StgValue><ssdm name="sext_ln89_13"/></StgValue>
</operation>

<operation id="681" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:672 %sum_cache2_13 = add i14 %diff_7, i14 %sum_cache2_12

]]></Node>
<StgValue><ssdm name="sum_cache2_13"/></StgValue>
</operation>

<operation id="682" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:673 %add_ln89_6 = add i15 %sext_ln89_13, i15 %sext_ln89_12

]]></Node>
<StgValue><ssdm name="add_ln89_6"/></StgValue>
</operation>

<operation id="683" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
entry_ifconv:674 %tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln89_6, i32 14

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="684" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:675 %tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_cache2_13, i32 13

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="685" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:676 %xor_ln89_12 = xor i1 %tmp_134, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln89_12"/></StgValue>
</operation>

<operation id="686" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:677 %and_ln89_6 = and i1 %tmp_135, i1 %xor_ln89_12

]]></Node>
<StgValue><ssdm name="and_ln89_6"/></StgValue>
</operation>

<operation id="687" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:678 %xor_ln89_13 = xor i1 %tmp_134, i1 %tmp_135

]]></Node>
<StgValue><ssdm name="xor_ln89_13"/></StgValue>
</operation>

<operation id="688" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:679 %select_ln89_12 = select i1 %and_ln89_6, i14 8191, i14 8192

]]></Node>
<StgValue><ssdm name="select_ln89_12"/></StgValue>
</operation>

<operation id="689" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:680 %sum_cache2_14 = select i1 %xor_ln89_13, i14 %select_ln89_12, i14 %sum_cache2_13

]]></Node>
<StgValue><ssdm name="sum_cache2_14"/></StgValue>
</operation>

<operation id="690" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:681 %tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_cache2_14, i32 13

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="691" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="2" op_0_bw="14">
<![CDATA[
entry_ifconv:686 %trunc_ln91 = trunc i14 %sum_cache2_14

]]></Node>
<StgValue><ssdm name="trunc_ln91"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="692" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="11" op_0_bw="11" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:682 %trunc_ln4 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sum_cache2_14, i32 3, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="693" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:683 %sext_ln91 = sext i11 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln91"/></StgValue>
</operation>

<operation id="694" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:684 %tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_cache2_14, i32 3

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="695" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:685 %tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_cache2_14, i32 2

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="696" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
entry_ifconv:687 %tmp_35 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln91, i7 0

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="697" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:688 %icmp_ln91 = icmp_ne  i9 %tmp_35, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="698" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:689 %or_ln91 = or i1 %tmp_137, i1 %icmp_ln91

]]></Node>
<StgValue><ssdm name="or_ln91"/></StgValue>
</operation>

<operation id="699" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:690 %and_ln91 = and i1 %or_ln91, i1 %tmp_138

]]></Node>
<StgValue><ssdm name="and_ln91"/></StgValue>
</operation>

<operation id="700" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="12" op_0_bw="1">
<![CDATA[
entry_ifconv:691 %zext_ln91 = zext i1 %and_ln91

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="701" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:692 %add_ln91 = add i12 %sext_ln91, i12 %zext_ln91

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="702" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="14" op_0_bw="12">
<![CDATA[
entry_ifconv:693 %sext_ln91_1 = sext i12 %add_ln91

]]></Node>
<StgValue><ssdm name="sext_ln91_1"/></StgValue>
</operation>

<operation id="703" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry_ifconv:694 %tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln91, i32 11

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="704" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:695 %xor_ln91 = xor i1 %tmp_136, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln91"/></StgValue>
</operation>

<operation id="705" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:696 %or_ln91_2 = or i1 %tmp_139, i1 %xor_ln91

]]></Node>
<StgValue><ssdm name="or_ln91_2"/></StgValue>
</operation>

<operation id="706" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:697 %xor_ln91_1 = xor i1 %tmp_136, i1 %or_ln91_2

]]></Node>
<StgValue><ssdm name="xor_ln91_1"/></StgValue>
</operation>

<operation id="707" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:698 %xor_ln91_2 = xor i1 %xor_ln91_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln91_2"/></StgValue>
</operation>

<operation id="708" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:699 %or_ln91_1 = or i1 %tmp_139, i1 %xor_ln91_2

]]></Node>
<StgValue><ssdm name="or_ln91_1"/></StgValue>
</operation>

<operation id="709" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:700 %and_ln91_1 = and i1 %or_ln91_1, i1 %xor_ln91

]]></Node>
<StgValue><ssdm name="and_ln91_1"/></StgValue>
</operation>

<operation id="710" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:701 %var = select i1 %and_ln91_1, i14 8191, i14 %sext_ln91_1

]]></Node>
<StgValue><ssdm name="var"/></StgValue>
</operation>

<operation id="711" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="13" op_0_bw="14">
<![CDATA[
entry_ifconv:702 %trunc_ln93 = trunc i14 %var

]]></Node>
<StgValue><ssdm name="trunc_ln93"/></StgValue>
</operation>

<operation id="712" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
entry_ifconv:703 %tmp_37_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %trunc_ln93, i2 0

]]></Node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="713" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:704 %tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %var, i32 13

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="714" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:705 %index = select i1 %tmp_140, i15 0, i15 %tmp_37_cast

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="715" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="12" op_0_bw="15">
<![CDATA[
entry_ifconv:706 %trunc_ln93_1 = trunc i15 %index

]]></Node>
<StgValue><ssdm name="trunc_ln93_1"/></StgValue>
</operation>

<operation id="716" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="3" op_0_bw="3" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:707 %tmp_141 = partselect i3 @_ssdm_op_PartSelect.i3.i15.i32.i32, i15 %index, i32 12, i32 14

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="717" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:708 %icmp_ln96 = icmp_ne  i3 %tmp_141, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="718" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:709 %index_1 = select i1 %icmp_ln96, i12 4095, i12 %trunc_ln93_1

]]></Node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="719" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="12">
<![CDATA[
entry_ifconv:710 %zext_ln98 = zext i12 %index_1

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="720" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:711 %invert_sqr_table_addr = getelementptr i8 %invert_sqr_table, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="invert_sqr_table_addr"/></StgValue>
</operation>

<operation id="721" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="8" op_0_bw="12">
<![CDATA[
entry_ifconv:712 %deno_inver = load i12 %invert_sqr_table_addr

]]></Node>
<StgValue><ssdm name="deno_inver"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="722" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="8" op_0_bw="12">
<![CDATA[
entry_ifconv:712 %deno_inver = load i12 %invert_sqr_table_addr

]]></Node>
<StgValue><ssdm name="deno_inver"/></StgValue>
</operation>

<operation id="723" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="22" op_0_bw="14">
<![CDATA[
entry_ifconv:713 %sext_ln102 = sext i14 %select_ln87_1

]]></Node>
<StgValue><ssdm name="sext_ln102"/></StgValue>
</operation>

<operation id="724" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="22" op_0_bw="8">
<![CDATA[
entry_ifconv:714 %zext_ln102 = zext i8 %deno_inver

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="725" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry_ifconv:715 %mul_ln102 = mul i22 %sext_ln102, i22 %zext_ln102

]]></Node>
<StgValue><ssdm name="mul_ln102"/></StgValue>
</operation>

<operation id="726" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="22" op_0_bw="14">
<![CDATA[
entry_ifconv:721 %sext_ln102_2 = sext i14 %select_ln87_3

]]></Node>
<StgValue><ssdm name="sext_ln102_2"/></StgValue>
</operation>

<operation id="727" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry_ifconv:722 %mul_ln102_2 = mul i22 %sext_ln102_2, i22 %zext_ln102

]]></Node>
<StgValue><ssdm name="mul_ln102_2"/></StgValue>
</operation>

<operation id="728" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="22" op_0_bw="14">
<![CDATA[
entry_ifconv:728 %sext_ln102_4 = sext i14 %select_ln87_5

]]></Node>
<StgValue><ssdm name="sext_ln102_4"/></StgValue>
</operation>

<operation id="729" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry_ifconv:729 %mul_ln102_4 = mul i22 %sext_ln102_4, i22 %zext_ln102

]]></Node>
<StgValue><ssdm name="mul_ln102_4"/></StgValue>
</operation>

<operation id="730" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="22" op_0_bw="14">
<![CDATA[
entry_ifconv:735 %sext_ln102_6 = sext i14 %select_ln87_7

]]></Node>
<StgValue><ssdm name="sext_ln102_6"/></StgValue>
</operation>

<operation id="731" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry_ifconv:736 %mul_ln102_6 = mul i22 %sext_ln102_6, i22 %zext_ln102

]]></Node>
<StgValue><ssdm name="mul_ln102_6"/></StgValue>
</operation>

<operation id="732" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="22" op_0_bw="14">
<![CDATA[
entry_ifconv:742 %sext_ln102_8 = sext i14 %select_ln87_9

]]></Node>
<StgValue><ssdm name="sext_ln102_8"/></StgValue>
</operation>

<operation id="733" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry_ifconv:743 %mul_ln102_8 = mul i22 %sext_ln102_8, i22 %zext_ln102

]]></Node>
<StgValue><ssdm name="mul_ln102_8"/></StgValue>
</operation>

<operation id="734" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="22" op_0_bw="14">
<![CDATA[
entry_ifconv:749 %sext_ln102_10 = sext i14 %select_ln87_11

]]></Node>
<StgValue><ssdm name="sext_ln102_10"/></StgValue>
</operation>

<operation id="735" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry_ifconv:750 %mul_ln102_10 = mul i22 %sext_ln102_10, i22 %zext_ln102

]]></Node>
<StgValue><ssdm name="mul_ln102_10"/></StgValue>
</operation>

<operation id="736" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="22" op_0_bw="14">
<![CDATA[
entry_ifconv:756 %sext_ln102_12 = sext i14 %select_ln87_13

]]></Node>
<StgValue><ssdm name="sext_ln102_12"/></StgValue>
</operation>

<operation id="737" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry_ifconv:757 %mul_ln102_12 = mul i22 %sext_ln102_12, i22 %zext_ln102

]]></Node>
<StgValue><ssdm name="mul_ln102_12"/></StgValue>
</operation>

<operation id="738" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="22" op_0_bw="14">
<![CDATA[
entry_ifconv:763 %sext_ln102_14 = sext i14 %select_ln87_15

]]></Node>
<StgValue><ssdm name="sext_ln102_14"/></StgValue>
</operation>

<operation id="739" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry_ifconv:764 %mul_ln102_14 = mul i22 %sext_ln102_14, i22 %zext_ln102

]]></Node>
<StgValue><ssdm name="mul_ln102_14"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="740" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry_ifconv:0 %specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln81"/></StgValue>
</operation>

<operation id="741" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="33" op_0_bw="22">
<![CDATA[
entry_ifconv:716 %sext_ln102_1 = sext i22 %mul_ln102

]]></Node>
<StgValue><ssdm name="sext_ln102_1"/></StgValue>
</operation>

<operation id="742" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:717 %mul_ln102_1 = mul i33 %sext_ln102_1, i33 1181

]]></Node>
<StgValue><ssdm name="mul_ln102_1"/></StgValue>
</operation>

<operation id="743" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:718 %add_ln102 = add i33 %mul_ln102_1, i33 8589328384

]]></Node>
<StgValue><ssdm name="add_ln102"/></StgValue>
</operation>

<operation id="744" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="30" op_0_bw="30" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:719 %trunc_ln6 = partselect i30 @_ssdm_op_PartSelect.i30.i33.i32.i32, i33 %add_ln102, i32 3, i32 32

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="745" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="33" op_0_bw="30">
<![CDATA[
entry_ifconv:720 %sext_ln102_3 = sext i30 %trunc_ln6

]]></Node>
<StgValue><ssdm name="sext_ln102_3"/></StgValue>
</operation>

<operation id="746" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="22">
<![CDATA[
entry_ifconv:723 %sext_ln102_5 = sext i22 %mul_ln102_2

]]></Node>
<StgValue><ssdm name="sext_ln102_5"/></StgValue>
</operation>

<operation id="747" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:724 %mul_ln102_3 = mul i32 %sext_ln102_5, i32 993

]]></Node>
<StgValue><ssdm name="mul_ln102_3"/></StgValue>
</operation>

<operation id="748" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:725 %add_ln102_1 = add i32 %mul_ln102_3, i32 4294623232

]]></Node>
<StgValue><ssdm name="add_ln102_1"/></StgValue>
</operation>

<operation id="749" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:726 %trunc_ln102_1 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln102_1, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln102_1"/></StgValue>
</operation>

<operation id="750" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="33" op_0_bw="29">
<![CDATA[
entry_ifconv:727 %sext_ln102_7 = sext i29 %trunc_ln102_1

]]></Node>
<StgValue><ssdm name="sext_ln102_7"/></StgValue>
</operation>

<operation id="751" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="22">
<![CDATA[
entry_ifconv:730 %sext_ln102_9 = sext i22 %mul_ln102_4

]]></Node>
<StgValue><ssdm name="sext_ln102_9"/></StgValue>
</operation>

<operation id="752" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:731 %mul_ln102_5 = mul i32 %sext_ln102_9, i32 800

]]></Node>
<StgValue><ssdm name="mul_ln102_5"/></StgValue>
</operation>

<operation id="753" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:732 %add_ln102_2 = add i32 %mul_ln102_5, i32 4294459392

]]></Node>
<StgValue><ssdm name="add_ln102_2"/></StgValue>
</operation>

<operation id="754" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:733 %trunc_ln102_2 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln102_2, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln102_2"/></StgValue>
</operation>

<operation id="755" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="33" op_0_bw="29">
<![CDATA[
entry_ifconv:734 %sext_ln102_11 = sext i29 %trunc_ln102_2

]]></Node>
<StgValue><ssdm name="sext_ln102_11"/></StgValue>
</operation>

<operation id="756" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="33" op_0_bw="22">
<![CDATA[
entry_ifconv:737 %sext_ln102_13 = sext i22 %mul_ln102_6

]]></Node>
<StgValue><ssdm name="sext_ln102_13"/></StgValue>
</operation>

<operation id="757" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:738 %mul_ln102_7 = mul i33 %sext_ln102_13, i33 1082

]]></Node>
<StgValue><ssdm name="mul_ln102_7"/></StgValue>
</operation>

<operation id="758" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:739 %add_ln102_3 = add i33 %mul_ln102_7, i33 147456

]]></Node>
<StgValue><ssdm name="add_ln102_3"/></StgValue>
</operation>

<operation id="759" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="30" op_0_bw="30" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:740 %trunc_ln102_3 = partselect i30 @_ssdm_op_PartSelect.i30.i33.i32.i32, i33 %add_ln102_3, i32 3, i32 32

]]></Node>
<StgValue><ssdm name="trunc_ln102_3"/></StgValue>
</operation>

<operation id="760" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="33" op_0_bw="30">
<![CDATA[
entry_ifconv:741 %sext_ln102_15 = sext i30 %trunc_ln102_3

]]></Node>
<StgValue><ssdm name="sext_ln102_15"/></StgValue>
</operation>

<operation id="761" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="22">
<![CDATA[
entry_ifconv:744 %sext_ln102_16 = sext i22 %mul_ln102_8

]]></Node>
<StgValue><ssdm name="sext_ln102_16"/></StgValue>
</operation>

<operation id="762" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:745 %mul_ln102_9 = mul i32 %sext_ln102_16, i32 912

]]></Node>
<StgValue><ssdm name="mul_ln102_9"/></StgValue>
</operation>

<operation id="763" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:746 %add_ln102_4 = add i32 %mul_ln102_9, i32 4294246400

]]></Node>
<StgValue><ssdm name="add_ln102_4"/></StgValue>
</operation>

<operation id="764" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:747 %trunc_ln102_4 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln102_4, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln102_4"/></StgValue>
</operation>

<operation id="765" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="33" op_0_bw="29">
<![CDATA[
entry_ifconv:748 %sext_ln102_17 = sext i29 %trunc_ln102_4

]]></Node>
<StgValue><ssdm name="sext_ln102_17"/></StgValue>
</operation>

<operation id="766" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="22">
<![CDATA[
entry_ifconv:751 %sext_ln102_18 = sext i22 %mul_ln102_10

]]></Node>
<StgValue><ssdm name="sext_ln102_18"/></StgValue>
</operation>

<operation id="767" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:752 %mul_ln102_11 = mul i32 %sext_ln102_18, i32 880

]]></Node>
<StgValue><ssdm name="mul_ln102_11"/></StgValue>
</operation>

<operation id="768" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:753 %add_ln102_5 = add i32 %mul_ln102_11, i32 917504

]]></Node>
<StgValue><ssdm name="add_ln102_5"/></StgValue>
</operation>

<operation id="769" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:754 %trunc_ln102_5 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln102_5, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln102_5"/></StgValue>
</operation>

<operation id="770" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="33" op_0_bw="29">
<![CDATA[
entry_ifconv:755 %sext_ln102_19 = sext i29 %trunc_ln102_5

]]></Node>
<StgValue><ssdm name="sext_ln102_19"/></StgValue>
</operation>

<operation id="771" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="33" op_0_bw="22">
<![CDATA[
entry_ifconv:758 %sext_ln102_20 = sext i22 %mul_ln102_12

]]></Node>
<StgValue><ssdm name="sext_ln102_20"/></StgValue>
</operation>

<operation id="772" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:759 %mul_ln102_13 = mul i33 %sext_ln102_20, i33 1065

]]></Node>
<StgValue><ssdm name="mul_ln102_13"/></StgValue>
</operation>

<operation id="773" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:760 %add_ln102_6 = add i33 %mul_ln102_13, i33 8589033472

]]></Node>
<StgValue><ssdm name="add_ln102_6"/></StgValue>
</operation>

<operation id="774" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="30" op_0_bw="30" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:761 %trunc_ln102_6 = partselect i30 @_ssdm_op_PartSelect.i30.i33.i32.i32, i33 %add_ln102_6, i32 3, i32 32

]]></Node>
<StgValue><ssdm name="trunc_ln102_6"/></StgValue>
</operation>

<operation id="775" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="33" op_0_bw="30">
<![CDATA[
entry_ifconv:762 %sext_ln102_21 = sext i30 %trunc_ln102_6

]]></Node>
<StgValue><ssdm name="sext_ln102_21"/></StgValue>
</operation>

<operation id="776" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="33" op_0_bw="22">
<![CDATA[
entry_ifconv:765 %sext_ln102_22 = sext i22 %mul_ln102_14

]]></Node>
<StgValue><ssdm name="sext_ln102_22"/></StgValue>
</operation>

<operation id="777" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:766 %mul_ln102_15 = mul i33 %sext_ln102_22, i33 1109

]]></Node>
<StgValue><ssdm name="mul_ln102_15"/></StgValue>
</operation>

<operation id="778" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:767 %add_ln102_7 = add i33 %mul_ln102_15, i33 98304

]]></Node>
<StgValue><ssdm name="add_ln102_7"/></StgValue>
</operation>

<operation id="779" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="30" op_0_bw="30" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:768 %trunc_ln102_7 = partselect i30 @_ssdm_op_PartSelect.i30.i33.i32.i32, i33 %add_ln102_7, i32 3, i32 32

]]></Node>
<StgValue><ssdm name="trunc_ln102_7"/></StgValue>
</operation>

<operation id="780" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="33" op_0_bw="30">
<![CDATA[
entry_ifconv:769 %sext_ln102_23 = sext i30 %trunc_ln102_7

]]></Node>
<StgValue><ssdm name="sext_ln102_23"/></StgValue>
</operation>

<operation id="781" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="264" op_0_bw="264" op_1_bw="33">
<![CDATA[
entry_ifconv:770 %mrv = insertvalue i264 <undef>, i33 %sext_ln102_3

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="782" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="264" op_0_bw="264" op_1_bw="33">
<![CDATA[
entry_ifconv:771 %mrv_1 = insertvalue i264 %mrv, i33 %sext_ln102_7

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="783" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="264" op_0_bw="264" op_1_bw="33">
<![CDATA[
entry_ifconv:772 %mrv_2 = insertvalue i264 %mrv_1, i33 %sext_ln102_11

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="784" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="264" op_0_bw="264" op_1_bw="33">
<![CDATA[
entry_ifconv:773 %mrv_3 = insertvalue i264 %mrv_2, i33 %sext_ln102_15

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="785" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="264" op_0_bw="264" op_1_bw="33">
<![CDATA[
entry_ifconv:774 %mrv_4 = insertvalue i264 %mrv_3, i33 %sext_ln102_17

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="786" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="264" op_0_bw="264" op_1_bw="33">
<![CDATA[
entry_ifconv:775 %mrv_5 = insertvalue i264 %mrv_4, i33 %sext_ln102_19

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="787" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="264" op_0_bw="264" op_1_bw="33">
<![CDATA[
entry_ifconv:776 %mrv_6 = insertvalue i264 %mrv_5, i33 %sext_ln102_21

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="788" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="264" op_0_bw="264" op_1_bw="33">
<![CDATA[
entry_ifconv:777 %mrv_7 = insertvalue i264 %mrv_6, i33 %sext_ln102_23

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="789" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="264">
<![CDATA[
entry_ifconv:778 %ret_ln104 = ret i264 %mrv_7

]]></Node>
<StgValue><ssdm name="ret_ln104"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
