Generating HDL for page 14.71.51.1 MEM WR CALL AND CLOCK STT FEATURE at 9/8/2020 2:01:42 PM
Ignoring Logic Block 3B with symbol R
Ignoring Logic Block 1G with symbol R
Removed 2 outputs from Gate at 4A to ignored block(s) or identical signal names
Removed 2 outputs from Gate at 2F to ignored block(s) or identical signal names
Generating Statement for block at 4A with output pin(s) of OUT_4A_B
	and inputs of PS_2ND_CLOCK_PULSE_3_JRJ
	and logic function of NOT
Generating Statement for block at 5C with output pin(s) of OUT_5C_D, OUT_5C_D
	and inputs of PS_LOGIC_GATE_D_1,PS_STOP_AT_F
	and logic function of NAND
Generating Statement for block at 5D with output pin(s) of OUT_5D_C, OUT_5D_C
	and inputs of PS_LOGIC_GATE_E_2,PS_STOP_AT_G_STAR_ARITH
	and logic function of NAND
Generating Statement for block at 4D with output pin(s) of OUT_4D_D
	and inputs of OUT_5E_G,OUT_5D_C,OUT_5C_D
	and logic function of NAND
Generating Statement for block at 5E with output pin(s) of OUT_5E_G, OUT_5E_G
	and inputs of PS_LOGIC_GATE_F_1,PS_STOP_AT_H
	and logic function of NAND
Generating Statement for block at 5F with output pin(s) of OUT_5F_G, OUT_5F_G
	and inputs of PS_LOGIC_GATE_G,PS_STOP_AT_J
	and logic function of NAND
Generating Statement for block at 4F with output pin(s) of OUT_4F_K
	and inputs of OUT_5F_G,OUT_5G_C
	and logic function of NAND
Generating Statement for block at 2F with output pin(s) of OUT_2F_R
	and inputs of OUT_DOT_4F
	and logic function of NOT
Generating Statement for block at 5G with output pin(s) of OUT_5G_C, OUT_5G_C
	and inputs of PS_LOGIC_GATE_H,PS_STOP_AT_K
	and logic function of NAND
Generating Statement for block at 5H with output pin(s) of OUT_5H_C
	and inputs of PS_OUTPUT_CYCLE,PS_LOGIC_GATE_U
	and logic function of NAND
Generating Statement for block at 4H with output pin(s) of OUT_4H_P
	and inputs of OUT_5H_C,OUT_5I_G
	and logic function of NAND
Generating Statement for block at 5I with output pin(s) of OUT_5I_G
	and inputs of PS_INPUT_CYCLE,PS_LOGIC_GATE_U
	and logic function of NAND
Generating Statement for block at 4F with output pin(s) of OUT_DOT_4F
	and inputs of OUT_4D_D,OUT_4F_K,OUT_4H_P
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MY_START_MEM_CLOCK
	from gate output OUT_4A_B
Generating output sheet edge signal assignment to 
	signal MS_STOP_AT_F_DOT_LOGIC_GATE_D
	from gate output OUT_5C_D
Generating output sheet edge signal assignment to 
	signal MS_STOP_AT_G_DOT_LOGIC_GATE_E
	from gate output OUT_5D_C
Generating output sheet edge signal assignment to 
	signal MS_STOP_AT_H_DOT_LOGIC_GATE_F
	from gate output OUT_5E_G
Generating output sheet edge signal assignment to 
	signal MS_STOP_AT_J_DOT_LOGIC_GATE_G
	from gate output OUT_5F_G
Generating output sheet edge signal assignment to 
	signal MY_WRITE_CALL
	from gate output OUT_2F_R
Generating output sheet edge signal assignment to 
	signal MS_STOP_AT_K_DOT_LOGIC_GATE_H
	from gate output OUT_5G_C
