cd /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip && java -Xmx2G -Xss8M -jar /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/sbt-launch.jar assembly
WARNING: A terminally deprecated method in java.lang.System has been called
WARNING: System::setSecurityManager has been called by sbt.TrapExit$ (file:/home/hw1020/.sbt/boot/scala-2.12.10/org.scala-sbt/sbt/1.3.13/run_2.12-1.3.13.jar)
WARNING: Please consider reporting this to the maintainers of sbt.TrapExit$
WARNING: System::setSecurityManager will be removed in a future release
[info] welcome to sbt 1.3.13 (Eclipse Adoptium Java 17.0.11)
[info] loading settings for project rocket-chip-build from plugins.sbt ...
[info] loading project definition from /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/project
[info] loading settings for project rocketchip from build.sbt ...
[info] loading settings for project hardfloat from build.sbt ...
[info] loading settings for project api-config-chipsalliance from build.sbt ...
Using addons: 
[info] set current project to rocketchip (in build file:/home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/)
[info] Compiling 1 Scala source to /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/target/scala-2.12/classes ...
[info] Done compiling.
[warn] Multiple main classes detected.  Run 'show discoveredMainClasses' to see the list
[info] Strategy 'discard' was applied to 23 files (Run the task at debug level to see details)
[info] Strategy 'filterDistinctLines' was applied to a file (Run the task at debug level to see details)
[success] Total time: 16 s, completed 20 May 2024, 10:38:23
mkdir -p /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/emulator/generated-src/
cd /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip && java -Xmx2G -Xss8M -cp /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/rocketchip.jar freechips.rocketchip.system.Generator -td /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/emulator/generated-src -T freechips.rocketchip.system.TestHarness -C freechips.rocketchip.system.CustomisedConfig 
Interrupt map (2 harts 2 interrupts):
  [1, 2] => ldut

<stdin>:69.27-72.5: Warning (simple_bus_reg): /soc/external-interrupts: missing or empty reg/ranges property
<stdin>:94.28-99.5: Warning (simple_bus_reg): /soc/subsystem_pbus_clock: missing or empty reg/ranges property
<stdin>:36.29-40.6: Warning (interrupt_provider): /cpus/cpu@0/interrupt-controller: Missing #address-cells in interrupt provider
<stdin>:73.36-82.5: Warning (interrupt_provider): /soc/interrupt-controller@c000000: Missing #address-cells in interrupt provider
/dts-v1/;

/ {
	#address-cells = <1>;
	#size-cells = <1>;
	compatible = "freechips,rocketchip-unknown-dev";
	model = "freechips,rocketchip-unknown";
	L15: cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		timebase-frequency = <1000000>;
		L4: cpu@0 {
			clock-frequency = <0>;
			compatible = "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <32>;
			d-cache-size = <65536>;
			d-tlb-sets = <64>;
			d-tlb-size = <256>;
			device_type = "cpu";
			hardware-exec-breakpoint-count = <1>;
			i-cache-block-size = <64>;
			i-cache-sets = <32>;
			i-cache-size = <65536>;
			i-tlb-sets = <1>;
			i-tlb-size = <4>;
			mmu-type = "riscv,sv39";
			next-level-cache = <&L10>;
			reg = <0x0>;
			riscv,isa = "rv64imac";
			riscv,pmpgranularity = <4>;
			riscv,pmpregions = <8>;
			status = "okay";
			timebase-frequency = <1000000>;
			tlb-split;
			L2: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
	};
	L10: memory@80000000 {
		device_type = "memory";
		reg = <0x80000000 0x10000000>;
	};
	L14: soc {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "freechips,rocketchip-unknown-soc", "simple-bus";
		ranges;
		L6: clint@2000000 {
			compatible = "riscv,clint0";
			interrupts-extended = <&L2 3 &L2 7>;
			reg = <0x2000000 0x10000>;
			reg-names = "control";
		};
		L7: debug-controller@0 {
			compatible = "sifive,debug-013", "riscv,debug-013";
			debug-attach = "dmi";
			interrupts-extended = <&L2 65535>;
			reg = <0x0 0x1000>;
			reg-names = "control";
		};
		L1: error-device@3000 {
			compatible = "sifive,error0";
			reg = <0x3000 0x1000>;
		};
		L9: external-interrupts {
			interrupt-parent = <&L5>;
			interrupts = <1 2>;
		};
		L5: interrupt-controller@c000000 {
			#interrupt-cells = <1>;
			compatible = "riscv,plic0";
			interrupt-controller;
			interrupts-extended = <&L2 11 &L2 9>;
			reg = <0xc000000 0x4000000>;
			reg-names = "control";
			riscv,max-priority = <3>;
			riscv,ndev = <2>;
		};
		L11: mmio-port-axi4@60000000 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "simple-bus";
			ranges = <0x60000000 0x60000000 0x20000000>;
		};
		L12: rom@10000 {
			compatible = "sifive,rom0";
			reg = <0x10000 0x10000>;
			reg-names = "mem";
		};
		L0: subsystem_pbus_clock {
			#clock-cells = <0>;
			clock-frequency = <100000000>;
			clock-output-names = "subsystem_pbus_clock";
			compatible = "fixed-clock";
		};
	};
};

Generated Address Map
	       0 -     1000 ARWX  debug-controller@0
	    3000 -     4000 ARWX  error-device@3000
	   10000 -    20000  R X  rom@10000
	 2000000 -  2010000 ARW   clint@2000000
	 c000000 - 10000000 ARW   interrupt-controller@c000000
	60000000 - 80000000  RWX  mmio-port-axi4@60000000
	80000000 - 90000000  RWXC memory@80000000

mkdir -p ./output
mkdir -p /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/emulator/generated-src/
ln -fs /home/hw1020/Downloads/Installed_Package/rocket_env/riscv64-unknown-elf/share/riscv-tests/benchmarks/dhrystone.riscv output/dhrystone.riscv
java -Xmx2G -Xss8M -cp /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/rocketchip.jar firrtl.stage.FirrtlMain -i /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/emulator/generated-src/freechips.rocketchip.system.CustomisedConfig.fir \
    -o /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/emulator/generated-src/freechips.rocketchip.system.CustomisedConfig.v \
    -X verilog \
    --infer-rw TestHarness \
    --repl-seq-mem -c:TestHarness:-o:/home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/emulator/generated-src/freechips.rocketchip.system.CustomisedConfig.conf \
    -faf /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/emulator/generated-src/freechips.rocketchip.system.CustomisedConfig.anno.json \
    -td /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/emulator/generated-src/freechips.rocketchip.system.CustomisedConfig/ \
    -fct firrtl.passes.InlineInstances, \
     \

cd /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/emulator/generated-src && \
/home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/scripts/vlsi_mem_gen /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/emulator/generated-src/freechips.rocketchip.system.CustomisedConfig.conf > /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/emulator/generated-src/freechips.rocketchip.system.CustomisedConfig.behav_srams.v.tmp && \
mv -f /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/emulator/generated-src/freechips.rocketchip.system.CustomisedConfig.behav_srams.v.tmp /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/emulator/generated-src/freechips.rocketchip.system.CustomisedConfig.behav_srams.v
mkdir -p /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/emulator/generated-src/freechips.rocketchip.system.CustomisedConfig
/home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/emulator/verilator/install/bin/verilator --cc --exe --top-module TestHarness +define+PRINTF_COND=\$c\(\"verbose\",\"\&\&\"\,\"done_reset\"\) +define+RANDOMIZE_GARBAGE_ASSIGN +define+STOP_COND=\$c\(\"done_reset\"\) --assert --output-split 20000 --output-split-cfuncs 20000 --threads 2 -Wno-UNOPTTHREADS -Wno-STMTDLY -Wno-LATCH -Wno-WIDTH --x-assign unique -I/home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/src/main/resources/vsrc -O3 -CFLAGS "-O1 -std=c++11 -I/home/hw1020/Downloads/Installed_Package/rocket_env/include -DVERILATOR -DTEST_HARNESS=VTestHarness -include /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/src/main/resources/csrc/verilator.h -include /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/emulator/generated-src/freechips.rocketchip.system.CustomisedConfig.plusArgs" --max-num-width 1048576 -Mdir /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/emulator/generated-src/freechips.rocketchip.system.CustomisedConfig \
-o /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/emulator/emulator-freechips.rocketchip.system-freechips.rocketchip.system.CustomisedConfig /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/emulator/generated-src/freechips.rocketchip.system.CustomisedConfig.v /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/emulator/generated-src/freechips.rocketchip.system.CustomisedConfig.behav_srams.v  /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/src/main/resources/csrc/emulator.cc /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/src/main/resources/csrc/SimDTM.cc /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/src/main/resources/csrc/SimJTAG.cc /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/src/main/resources/csrc/remote_bitbang.cc -LDFLAGS " -L/home/hw1020/Downloads/Installed_Package/rocket_env/lib -Wl,-rpath,/home/hw1020/Downloads/Installed_Package/rocket_env/lib -L/home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/emulator -lfesvr -lpthread" \
-CFLAGS "-I/home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/emulator/generated-src -include /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/emulator/generated-src/freechips.rocketchip.system.CustomisedConfig/VTestHarness.h"
%Error-BLKLOOPINIT: /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/emulator/generated-src/freechips.rocketchip.system.CustomisedConfig.behav_srams.v:33:35: Unsupported: Delayed assignment to array inside for loops (non-delayed is ok - see docs)
   33 |           ram[RW0_addr][i*8 +: 8] <= RW0_wdata[i*8 +: 8];
      |                                   ^~
                    ... For error description see https://verilator.org/warn/BLKLOOPINIT?v=4.226
%Error: Exiting due to 1 error(s)
        ... See the manual at https://verilator.org/verilator_doc.html for more assistance.
make: *** [Makefrag-verilator:88: emulator-freechips.rocketchip.system-freechips.rocketchip.system.CustomisedConfig] Error 1
