<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>5.745</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>5.745</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>5.745</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>4.255</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>4.255</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>4.255</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>4.255</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>0</BRAM>
      <CLB>0</CLB>
      <DSP>3</DSP>
      <FF>756</FF>
      <LATCH>0</LATCH>
      <LUT>550</LUT>
      <SRL>0</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>280</BRAM>
      <CLB>0</CLB>
      <DSP>220</DSP>
      <FF>106400</FF>
      <LUT>53200</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="U0" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="sisd" DISPNAME="U0" RTLNAME="sisd">
      <SubModules count="3">control_s_axi_U mul_32s_32s_32_2_1_U1 sdiv_32s_32s_32_36_seq_1_U2</SubModules>
      <Resources DSP="3" FF="756" LUT="550"/>
      <LocalResources FF="298" LUT="2"/>
    </RtlModule>
    <RtlModule CELL="U0/control_s_axi_U" BINDMODULE="sisd_control_s_axi" DEPTH="1" TYPE="resource" MODULENAME="control_s_axi" DISPNAME="control_s_axi_U" RTLNAME="sisd_control_s_axi">
      <Resources FF="183" LUT="227"/>
      <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="U0/mul_32s_32s_32_2_1_U1" BINDMODULE="sisd_mul_32s_32s_32_2_1" DEPTH="1" TYPE="resource" MODULENAME="mul_32s_32s_32_2_1" DISPNAME="mul_32s_32s_32_2_1_U1" RTLNAME="sisd_mul_32s_32s_32_2_1">
      <Resources DSP="3" FF="17" LUT="15"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U1" SOURCE="sisd/core.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="data_result_2"/>
    </RtlModule>
    <RtlModule CELL="U0/sdiv_32s_32s_32_36_seq_1_U2" BINDMODULE="sisd_sdiv_32s_32s_32_36_seq_1" DEPTH="1" TYPE="rtl" MODULENAME="sdiv_32s_32s_32_36_seq_1" DISPNAME="sdiv_32s_32s_32_36_seq_1_U2" RTLNAME="sisd_sdiv_32s_32s_32_36_seq_1">
      <Resources FF="258" LUT="306"/>
      <LocalResources FF="97" LUT="194"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="4.261" DATAPATH_LOGIC_DELAY="4.206" DATAPATH_NET_DELAY="0.055" ENDPOINT_PIN="mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[0]" LOGIC_LEVELS="0" MAX_FANOUT="1" SLACK="4.255" STARTPOINT_PIN="mul_32s_32s_32_2_1_U1/tmp_product__0/CLK">
      <CELL NAME="mul_32s_32s_32_2_1_U1/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="49"/>
      <CELL NAME="mul_32s_32s_32_2_1_U1/buff0_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="49"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.261" DATAPATH_LOGIC_DELAY="4.206" DATAPATH_NET_DELAY="0.055" ENDPOINT_PIN="mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[10]" LOGIC_LEVELS="0" MAX_FANOUT="1" SLACK="4.255" STARTPOINT_PIN="mul_32s_32s_32_2_1_U1/tmp_product__0/CLK">
      <CELL NAME="mul_32s_32s_32_2_1_U1/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="49"/>
      <CELL NAME="mul_32s_32s_32_2_1_U1/buff0_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="49"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.261" DATAPATH_LOGIC_DELAY="4.206" DATAPATH_NET_DELAY="0.055" ENDPOINT_PIN="mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[11]" LOGIC_LEVELS="0" MAX_FANOUT="1" SLACK="4.255" STARTPOINT_PIN="mul_32s_32s_32_2_1_U1/tmp_product__0/CLK">
      <CELL NAME="mul_32s_32s_32_2_1_U1/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="49"/>
      <CELL NAME="mul_32s_32s_32_2_1_U1/buff0_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="49"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.261" DATAPATH_LOGIC_DELAY="4.206" DATAPATH_NET_DELAY="0.055" ENDPOINT_PIN="mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[12]" LOGIC_LEVELS="0" MAX_FANOUT="1" SLACK="4.255" STARTPOINT_PIN="mul_32s_32s_32_2_1_U1/tmp_product__0/CLK">
      <CELL NAME="mul_32s_32s_32_2_1_U1/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="49"/>
      <CELL NAME="mul_32s_32s_32_2_1_U1/buff0_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="49"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.261" DATAPATH_LOGIC_DELAY="4.206" DATAPATH_NET_DELAY="0.055" ENDPOINT_PIN="mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[13]" LOGIC_LEVELS="0" MAX_FANOUT="1" SLACK="4.255" STARTPOINT_PIN="mul_32s_32s_32_2_1_U1/tmp_product__0/CLK">
      <CELL NAME="mul_32s_32s_32_2_1_U1/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="49"/>
      <CELL NAME="mul_32s_32s_32_2_1_U1/buff0_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="49"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="vhdl/report/sisd_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="vhdl/report/sisd_failfast_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="vhdl/report/sisd_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="vhdl/report/sisd_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="vhdl/report/sisd_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="vhdl/report/sisd_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Sat Jun 22 22:18:16 +0200 2024"/>
    <item NAME="Version" VALUE="2023.2 (Build 4023990 on Oct 11 2023)"/>
    <item NAME="Project" VALUE="sisd"/>
    <item NAME="Solution" VALUE="solution1 (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynq"/>
    <item NAME="Target device" VALUE="xc7z020-clg400-1"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

