v 4
file . "adder.vhdl" "f0126ba3f708a15e7fba58e44101992d848370ae" "20230201143624.046":
  entity full_adder_vhdl_code at 1( 0) + 0 on 25;
  architecture gate_level of full_adder_vhdl_code at 12( 214) + 0 on 26;
file . "adder_tb.vhdl" "6135ac12318e758c301c3a3e4a4a14d8e6b24e20" "20230201143635.617":
  entity testbench_full_adder at 1( 0) + 0 on 27;
  architecture behavior of testbench_full_adder at 7( 104) + 0 on 28;
