# Reading E:/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying E:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU {C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:17:56 on Sep 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU" C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v 
# -- Compiling module mux_2to1_1b
# 
# Top level modules:
# 	mux_2to1_1b
# End time: 22:17:56 on Sep 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU {C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/bitwise_or_32b.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:17:56 on Sep 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU" C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/bitwise_or_32b.v 
# -- Compiling module bitwise_or_32b
# 
# Top level modules:
# 	bitwise_or_32b
# End time: 22:17:56 on Sep 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU {C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/bitwise_and_32b.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:17:56 on Sep 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU" C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/bitwise_and_32b.v 
# -- Compiling module bitwise_and_32b
# 
# Top level modules:
# 	bitwise_and_32b
# End time: 22:17:56 on Sep 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU {C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/rca_16b.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:17:56 on Sep 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU" C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/rca_16b.v 
# -- Compiling module rca_16b
# 
# Top level modules:
# 	rca_16b
# End time: 22:17:56 on Sep 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU {C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/rca_4b.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:17:56 on Sep 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU" C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/rca_4b.v 
# -- Compiling module rca_4b
# 
# Top level modules:
# 	rca_4b
# End time: 22:17:56 on Sep 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU {C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/full_adder.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:17:56 on Sep 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU" C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 22:17:56 on Sep 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU {C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/csa_32b_by_rca.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:17:56 on Sep 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU" C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/csa_32b_by_rca.v 
# -- Compiling module csa_32b_by_rca
# 
# Top level modules:
# 	csa_32b_by_rca
# End time: 22:17:56 on Sep 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU {C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/alu.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:17:56 on Sep 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU" C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 22:17:56 on Sep 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU {C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:17:56 on Sep 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU" C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v 
# -- Compiling module barrel_shifter
# 
# Top level modules:
# 	barrel_shifter
# End time: 22:17:56 on Sep 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU {C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_4to1_32b.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:17:56 on Sep 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU" C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_4to1_32b.v 
# -- Compiling module mux_4to1_32b
# 
# Top level modules:
# 	mux_4to1_32b
# End time: 22:17:56 on Sep 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU {C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_32b.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:17:56 on Sep 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU" C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_32b.v 
# -- Compiling module mux_2to1_32b
# 
# Top level modules:
# 	mux_2to1_32b
# End time: 22:17:57 on Sep 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU {C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/alu_tb.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:17:57 on Sep 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU" C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/alu_tb.v 
# -- Compiling module alu_tb
# ** Warning: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/alu_tb.v(743): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# 
# Top level modules:
# 	alu_tb
# End time: 22:17:57 on Sep 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  alu_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" alu_tb 
# Start time: 22:17:57 on Sep 23,2021
# Loading work.alu_tb
# Loading work.alu
# Loading work.csa_32b_by_rca
# Loading work.rca_16b
# Loading work.rca_4b
# Loading work.full_adder
# Loading work.bitwise_and_32b
# Loading work.bitwise_or_32b
# Loading work.barrel_shifter
# Loading work.mux_2to1_32b
# Loading work.mux_4to1_32b
# Loading work.mux_2to1_1b
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/csa_32b_by_rca.v(16): [PCDPC] - Port size (1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/rca_16b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/adder/rca16b_2_0 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/rca_16b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/csa_32b_by_rca.v(17): [PCDPC] - Port size (1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/rca_16b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/adder/rca16b_2_1 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/rca_16b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v(24): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/shifter/shifter_left_sel[0]/shifter_left[0]/genblk1/genblk1/m0 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/shifter/shifter_left_sel[1]/shifter_left[0]/genblk1/genblk1/m2 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/shifter/shifter_left_sel[1]/shifter_left[1]/genblk1/genblk1/m2 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/shifter/shifter_left_sel[2]/shifter_left[0]/genblk1/genblk1/m2 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/shifter/shifter_left_sel[2]/shifter_left[1]/genblk1/genblk1/m2 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/shifter/shifter_left_sel[2]/shifter_left[2]/genblk1/genblk1/m2 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/shifter/shifter_left_sel[2]/shifter_left[3]/genblk1/genblk1/m2 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/shifter/shifter_left_sel[3]/shifter_left[0]/genblk1/genblk1/m2 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/shifter/shifter_left_sel[3]/shifter_left[1]/genblk1/genblk1/m2 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/shifter/shifter_left_sel[3]/shifter_left[2]/genblk1/genblk1/m2 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/shifter/shifter_left_sel[3]/shifter_left[3]/genblk1/genblk1/m2 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/shifter/shifter_left_sel[3]/shifter_left[4]/genblk1/genblk1/m2 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/shifter/shifter_left_sel[3]/shifter_left[5]/genblk1/genblk1/m2 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/shifter/shifter_left_sel[3]/shifter_left[6]/genblk1/genblk1/m2 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/shifter/shifter_left_sel[3]/shifter_left[7]/genblk1/genblk1/m2 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/shifter/shifter_left_sel[4]/shifter_left[0]/genblk1/genblk1/m2 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/shifter/shifter_left_sel[4]/shifter_left[1]/genblk1/genblk1/m2 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/shifter/shifter_left_sel[4]/shifter_left[2]/genblk1/genblk1/m2 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/shifter/shifter_left_sel[4]/shifter_left[3]/genblk1/genblk1/m2 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/shifter/shifter_left_sel[4]/shifter_left[4]/genblk1/genblk1/m2 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/shifter/shifter_left_sel[4]/shifter_left[5]/genblk1/genblk1/m2 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/shifter/shifter_left_sel[4]/shifter_left[6]/genblk1/genblk1/m2 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/shifter/shifter_left_sel[4]/shifter_left[7]/genblk1/genblk1/m2 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/shifter/shifter_left_sel[4]/shifter_left[8]/genblk1/genblk1/m2 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/shifter/shifter_left_sel[4]/shifter_left[9]/genblk1/genblk1/m2 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/shifter/shifter_left_sel[4]/shifter_left[10]/genblk1/genblk1/m2 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/shifter/shifter_left_sel[4]/shifter_left[11]/genblk1/genblk1/m2 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/shifter/shifter_left_sel[4]/shifter_left[12]/genblk1/genblk1/m2 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/shifter/shifter_left_sel[4]/shifter_left[13]/genblk1/genblk1/m2 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/shifter/shifter_left_sel[4]/shifter_left[14]/genblk1/genblk1/m2 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v
# ** Warning: (vsim-3015) C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/barrel_shifter.v(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/shifter/shifter_left_sel[4]/shifter_left[15]/genblk1/genblk1/m2 File: C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/mux_2to1_1b.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting the Simulation >>
# The simulation completed without errors
# ** Note: $stop    : C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/alu_tb.v(51)
#    Time: 3400 ns  Iteration: 1  Instance: /alu_tb
# Break in Module alu_tb at C:/Users/22922/Desktop/FallSemester/ECE550/ECE550_Repo/Project1-ALU/alu_tb.v line 51
# End time: 22:18:04 on Sep 23,2021, Elapsed time: 0:00:07
# Errors: 0, Warnings: 33
