
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _1367_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    58    0.331618    5.523933    3.092644    7.092644 ^ rst_n (in)
                                                         rst_n (net)
                      5.523933    0.000000    7.092644 ^ _0631_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     7    0.029807    1.541632    0.865386    7.958030 v _0631_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0186_ (net)
                      1.541632    0.000000    7.958030 v _1146_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004772    0.469928    0.529518    8.487548 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0564_ (net)
                      0.469928    0.000000    8.487548 ^ _1147_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004011    0.345192    0.115832    8.603379 v _1147_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0565_ (net)
                      0.345192    0.000000    8.603379 v _1148_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.284501    0.258579    8.861959 ^ _1148_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0137_ (net)
                      0.284501    0.000000    8.861959 ^ _1367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.861959   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.227091   19.522909   library setup time
                                             19.522909   data required time
---------------------------------------------------------------------------------------------
                                             19.522909   data required time
                                             -8.861959   data arrival time
---------------------------------------------------------------------------------------------
                                             10.660952   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1378_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    58    0.331618    5.523933    3.092644    7.092644 ^ rst_n (in)
                                                         rst_n (net)
                      5.523933    0.000000    7.092644 ^ _0631_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     7    0.029807    1.541632    0.865386    7.958030 v _0631_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0186_ (net)
                      1.541632    0.000000    7.958030 v _1169_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002389    0.525791    0.566677    8.524708 ^ _1169_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0148_ (net)
                      0.525791    0.000000    8.524708 ^ _1378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.524708   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.244802   19.505199   library setup time
                                             19.505199   data required time
---------------------------------------------------------------------------------------------
                                             19.505199   data required time
                                             -8.524708   data arrival time
---------------------------------------------------------------------------------------------
                                             10.980493   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1368_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    58    0.331618    5.523933    3.092644    7.092644 ^ rst_n (in)
                                                         rst_n (net)
                      5.523933    0.000000    7.092644 ^ _1149_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     5    0.021651    1.425591    0.258555    7.351199 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0566_ (net)
                      1.425591    0.000000    7.351199 v _1152_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002389    0.475290    0.538496    7.889695 ^ _1152_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0138_ (net)
                      0.475290    0.000000    7.889695 ^ _1368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.889695   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.241493   19.508509   library setup time
                                             19.508509   data required time
---------------------------------------------------------------------------------------------
                                             19.508509   data required time
                                             -7.889695   data arrival time
---------------------------------------------------------------------------------------------
                                             11.618814   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1369_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    58    0.331618    5.523933    3.092644    7.092644 ^ rst_n (in)
                                                         rst_n (net)
                      5.523933    0.000000    7.092644 ^ _1149_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     5    0.021651    1.425591    0.258555    7.351199 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0566_ (net)
                      1.425591    0.000000    7.351199 v _1155_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002389    0.475290    0.538496    7.889695 ^ _1155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0139_ (net)
                      0.475290    0.000000    7.889695 ^ _1369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.889695   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.241493   19.508509   library setup time
                                             19.508509   data required time
---------------------------------------------------------------------------------------------
                                             19.508509   data required time
                                             -7.889695   data arrival time
---------------------------------------------------------------------------------------------
                                             11.618814   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1370_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    58    0.331618    5.523933    3.092644    7.092644 ^ rst_n (in)
                                                         rst_n (net)
                      5.523933    0.000000    7.092644 ^ _1149_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     5    0.021651    1.425591    0.258555    7.351199 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0566_ (net)
                      1.425591    0.000000    7.351199 v _1158_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002389    0.475290    0.538496    7.889695 ^ _1158_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0140_ (net)
                      0.475290    0.000000    7.889695 ^ _1370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.889695   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.241493   19.508509   library setup time
                                             19.508509   data required time
---------------------------------------------------------------------------------------------
                                             19.508509   data required time
                                             -7.889695   data arrival time
---------------------------------------------------------------------------------------------
                                             11.618814   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1371_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    58    0.331618    5.523933    3.092644    7.092644 ^ rst_n (in)
                                                         rst_n (net)
                      5.523933    0.000000    7.092644 ^ _1149_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     5    0.021651    1.425591    0.258555    7.351199 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0566_ (net)
                      1.425591    0.000000    7.351199 v _1160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.378666    0.439926    7.791125 ^ _1160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0141_ (net)
                      0.378666    0.000000    7.791125 ^ _1371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.791125   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.235161   19.514839   library setup time
                                             19.514839   data required time
---------------------------------------------------------------------------------------------
                                             19.514839   data required time
                                             -7.791125   data arrival time
---------------------------------------------------------------------------------------------
                                             11.723715   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1372_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    58    0.331618    5.523933    3.092644    7.092644 ^ rst_n (in)
                                                         rst_n (net)
                      5.523933    0.000000    7.092644 ^ _1149_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     5    0.021651    1.425591    0.258555    7.351199 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0566_ (net)
                      1.425591    0.000000    7.351199 v _1162_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.378666    0.439926    7.791125 ^ _1162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0142_ (net)
                      0.378666    0.000000    7.791125 ^ _1372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.791125   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.235161   19.514839   library setup time
                                             19.514839   data required time
---------------------------------------------------------------------------------------------
                                             19.514839   data required time
                                             -7.791125   data arrival time
---------------------------------------------------------------------------------------------
                                             11.723715   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1373_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.016540    0.323430    0.158160    4.158160 ^ ena (in)
                                                         ena (net)
                      0.323430    0.000000    4.158160 ^ _0634_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     8    0.026178    0.461752    0.356228    4.514389 v _0634_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0189_ (net)
                      0.461752    0.000000    4.514389 v _1163_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002389    0.106638    0.346796    4.861185 v _1163_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0143_ (net)
                      0.106638    0.000000    4.861185 v _1373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.861185   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.221131   19.528870   library setup time
                                             19.528870   data required time
---------------------------------------------------------------------------------------------
                                             19.528870   data required time
                                             -4.861185   data arrival time
---------------------------------------------------------------------------------------------
                                             14.667685   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1374_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.016540    0.323430    0.158160    4.158160 ^ ena (in)
                                                         ena (net)
                      0.323430    0.000000    4.158160 ^ _0634_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     8    0.026178    0.461752    0.356228    4.514389 v _0634_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0189_ (net)
                      0.461752    0.000000    4.514389 v _1164_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002389    0.106638    0.346796    4.861185 v _1164_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0144_ (net)
                      0.106638    0.000000    4.861185 v _1374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.861185   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.221131   19.528870   library setup time
                                             19.528870   data required time
---------------------------------------------------------------------------------------------
                                             19.528870   data required time
                                             -4.861185   data arrival time
---------------------------------------------------------------------------------------------
                                             14.667685   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1375_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.016540    0.323430    0.158160    4.158160 ^ ena (in)
                                                         ena (net)
                      0.323430    0.000000    4.158160 ^ _0634_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     8    0.026178    0.461752    0.356228    4.514389 v _0634_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0189_ (net)
                      0.461752    0.000000    4.514389 v _1165_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002389    0.106638    0.346796    4.861185 v _1165_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0145_ (net)
                      0.106638    0.000000    4.861185 v _1375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.861185   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.221131   19.528870   library setup time
                                             19.528870   data required time
---------------------------------------------------------------------------------------------
                                             19.528870   data required time
                                             -4.861185   data arrival time
---------------------------------------------------------------------------------------------
                                             14.667685   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1376_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.016540    0.323430    0.158160    4.158160 ^ ena (in)
                                                         ena (net)
                      0.323430    0.000000    4.158160 ^ _0634_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     8    0.026178    0.461752    0.356228    4.514389 v _0634_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0189_ (net)
                      0.461752    0.000000    4.514389 v _1166_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002389    0.106638    0.346796    4.861185 v _1166_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0146_ (net)
                      0.106638    0.000000    4.861185 v _1376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.861185   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.221131   19.528870   library setup time
                                             19.528870   data required time
---------------------------------------------------------------------------------------------
                                             19.528870   data required time
                                             -4.861185   data arrival time
---------------------------------------------------------------------------------------------
                                             14.667685   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1377_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.016540    0.323430    0.158160    4.158160 ^ ena (in)
                                                         ena (net)
                      0.323430    0.000000    4.158160 ^ _0634_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     8    0.026178    0.461752    0.356228    4.514389 v _0634_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0189_ (net)
                      0.461752    0.000000    4.514389 v _1167_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002389    0.106638    0.346796    4.861185 v _1167_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0147_ (net)
                      0.106638    0.000000    4.861185 v _1377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.861185   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.221131   19.528870   library setup time
                                             19.528870   data required time
---------------------------------------------------------------------------------------------
                                             19.528870   data required time
                                             -4.861185   data arrival time
---------------------------------------------------------------------------------------------
                                             14.667685   slack (MET)



