

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Fri Mar 13 21:01:29 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        DCT_HLS_Project
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.38|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3959|  3959|  3960|  3960|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row   |  144|  144|        18|          -|          -|     8|    no    |
        | + RD_Loop_Col  |   16|   16|         2|          -|          -|     8|    no    |
        |- WR_Loop_Row   |  144|  144|        18|          -|          -|     8|    no    |
        | + WR_Loop_Col  |   16|   16|         2|          -|          -|     8|    no    |
        +----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond1_i)
	3  / (!exitcond1_i)
3 --> 
	4  / (!exitcond_i)
	2  / (exitcond_i)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	7  / (!exitcond1_i3)
7 --> 
	8  / (!exitcond_i7)
	6  / (exitcond_i7)
8 --> 
	7  / true
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: stg_9 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !7

ST_1: stg_10 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !13

ST_1: stg_11 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @str) nounwind

ST_1: buf_2d_in [1/1] 2.39ns
:3  %buf_2d_in = alloca [64 x i16], align 2

ST_1: buf_2d_out [1/1] 2.39ns
:4  %buf_2d_out = alloca [64 x i16], align 2

ST_1: stg_14 [1/1] 1.21ns
:5  br label %1


 <State 2>: 1.88ns
ST_2: r_i [1/1] 0.00ns
:0  %r_i = phi i4 [ 0, %0 ], [ %r, %5 ]

ST_2: exitcond1_i [1/1] 1.88ns
:1  %exitcond1_i = icmp eq i4 %r_i, -8

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_2: r [1/1] 0.80ns
:3  %r = add i4 %r_i, 1

ST_2: stg_19 [1/1] 0.00ns
:4  br i1 %exitcond1_i, label %read_data.exit, label %2

ST_2: stg_20 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str8) nounwind

ST_2: tmp_11_i [1/1] 0.00ns
:1  %tmp_11_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind

ST_2: tmp [1/1] 0.00ns
:2  %tmp = trunc i4 %r_i to i3

ST_2: tmp_i [1/1] 0.00ns
:3  %tmp_i = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp, i3 0)

ST_2: stg_24 [1/1] 1.21ns
:4  br label %3

ST_2: stg_25 [2/2] 0.00ns
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* nocapture %buf_2d_in, [64 x i16]* nocapture %buf_2d_out) nounwind


 <State 3>: 4.11ns
ST_3: c_i [1/1] 0.00ns
:0  %c_i = phi i4 [ 0, %2 ], [ %c, %4 ]

ST_3: c_i_cast6 [1/1] 0.00ns
:1  %c_i_cast6 = zext i4 %c_i to i6

ST_3: exitcond_i [1/1] 1.88ns
:2  %exitcond_i = icmp eq i4 %c_i, -8

ST_3: empty_15 [1/1] 0.00ns
:3  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_3: c [1/1] 0.80ns
:4  %c = add i4 %c_i, 1

ST_3: stg_31 [1/1] 0.00ns
:5  br i1 %exitcond_i, label %5, label %4

ST_3: tmp_5_i [1/1] 1.72ns
:1  %tmp_5_i = add i6 %c_i_cast6, %tmp_i

ST_3: tmp_6_i [1/1] 0.00ns
:2  %tmp_6_i = zext i6 %tmp_5_i to i64

ST_3: input_addr [1/1] 0.00ns
:3  %input_addr = getelementptr [64 x i16]* %input_r, i64 0, i64 %tmp_6_i

ST_3: input_load [2/2] 2.39ns
:4  %input_load = load i16* %input_addr, align 2

ST_3: empty_16 [1/1] 0.00ns
:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_11_i) nounwind

ST_3: stg_37 [1/1] 0.00ns
:1  br label %1


 <State 4>: 4.78ns
ST_4: stg_38 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind

ST_4: input_load [1/2] 2.39ns
:4  %input_load = load i16* %input_addr, align 2

ST_4: tmp_7_i_trn_cast [1/1] 0.00ns
:5  %tmp_7_i_trn_cast = zext i4 %c_i to i8

ST_4: tmp_2 [1/1] 0.00ns
:6  %tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i, i3 0)

ST_4: p_addr_cast [1/1] 0.00ns
:7  %p_addr_cast = zext i7 %tmp_2 to i8

ST_4: p_addr1 [1/1] 1.72ns
:8  %p_addr1 = add i8 %p_addr_cast, %tmp_7_i_trn_cast

ST_4: tmp_3 [1/1] 0.00ns
:9  %tmp_3 = zext i8 %p_addr1 to i64

ST_4: buf_2d_in_addr [1/1] 0.00ns
:10  %buf_2d_in_addr = getelementptr [64 x i16]* %buf_2d_in, i64 0, i64 %tmp_3

ST_4: stg_46 [1/1] 2.39ns
:11  store i16 %input_load, i16* %buf_2d_in_addr, align 2

ST_4: stg_47 [1/1] 0.00ns
:12  br label %3


 <State 5>: 1.21ns
ST_5: stg_48 [1/2] 0.00ns
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* nocapture %buf_2d_in, [64 x i16]* nocapture %buf_2d_out) nounwind

ST_5: stg_49 [1/1] 1.21ns
read_data.exit:1  br label %6


 <State 6>: 1.88ns
ST_6: r_i2 [1/1] 0.00ns
:0  %r_i2 = phi i4 [ 0, %read_data.exit ], [ %r_1, %10 ]

ST_6: exitcond1_i3 [1/1] 1.88ns
:1  %exitcond1_i3 = icmp eq i4 %r_i2, -8

ST_6: empty_17 [1/1] 0.00ns
:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_6: r_1 [1/1] 0.80ns
:3  %r_1 = add i4 %r_i2, 1

ST_6: stg_54 [1/1] 0.00ns
:4  br i1 %exitcond1_i3, label %write_data.exit, label %7

ST_6: stg_55 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind

ST_6: tmp_1_i [1/1] 0.00ns
:1  %tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind

ST_6: tmp_1 [1/1] 0.00ns
:2  %tmp_1 = trunc i4 %r_i2 to i3

ST_6: tmp_i5 [1/1] 0.00ns
:3  %tmp_i5 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_1, i3 0)

ST_6: stg_59 [1/1] 1.21ns
:4  br label %8

ST_6: stg_60 [1/1] 0.00ns
write_data.exit:0  ret void


 <State 7>: 4.11ns
ST_7: c_i6 [1/1] 0.00ns
:0  %c_i6 = phi i4 [ 0, %7 ], [ %c_1, %9 ]

ST_7: c_i6_cast2 [1/1] 0.00ns
:1  %c_i6_cast2 = zext i4 %c_i6 to i6

ST_7: exitcond_i7 [1/1] 1.88ns
:2  %exitcond_i7 = icmp eq i4 %c_i6, -8

ST_7: empty_18 [1/1] 0.00ns
:3  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_7: c_1 [1/1] 0.80ns
:4  %c_1 = add i4 %c_i6, 1

ST_7: stg_66 [1/1] 0.00ns
:5  br i1 %exitcond_i7, label %10, label %9

ST_7: tmp_8_i_trn_cast [1/1] 0.00ns
:1  %tmp_8_i_trn_cast = zext i4 %c_i6 to i8

ST_7: tmp_4 [1/1] 0.00ns
:2  %tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i2, i3 0)

ST_7: p_addr2_cast [1/1] 0.00ns
:3  %p_addr2_cast = zext i7 %tmp_4 to i8

ST_7: p_addr3 [1/1] 1.72ns
:4  %p_addr3 = add i8 %p_addr2_cast, %tmp_8_i_trn_cast

ST_7: tmp_5 [1/1] 0.00ns
:5  %tmp_5 = zext i8 %p_addr3 to i64

ST_7: buf_2d_out_addr [1/1] 0.00ns
:6  %buf_2d_out_addr = getelementptr [64 x i16]* %buf_2d_out, i64 0, i64 %tmp_5

ST_7: buf_2d_out_load [2/2] 2.39ns
:7  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_7: tmp_9_i [1/1] 1.72ns
:8  %tmp_9_i = add i6 %c_i6_cast2, %tmp_i5

ST_7: empty_19 [1/1] 0.00ns
:0  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_1_i) nounwind

ST_7: stg_76 [1/1] 0.00ns
:1  br label %6


 <State 8>: 4.78ns
ST_8: stg_77 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str11) nounwind

ST_8: buf_2d_out_load [1/2] 2.39ns
:7  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_8: tmp_3_i [1/1] 0.00ns
:9  %tmp_3_i = zext i6 %tmp_9_i to i64

ST_8: output_addr [1/1] 0.00ns
:10  %output_addr = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_3_i

ST_8: stg_81 [1/1] 2.39ns
:11  store i16 %buf_2d_out_load, i16* %output_addr, align 2

ST_8: stg_82 [1/1] 0.00ns
:12  br label %8



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x44ec380; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x40e6e00; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x4459b40; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_9            (specbitsmap      ) [ 000000000]
stg_10           (specbitsmap      ) [ 000000000]
stg_11           (spectopmodule    ) [ 000000000]
buf_2d_in        (alloca           ) [ 001111000]
buf_2d_out       (alloca           ) [ 001111111]
stg_14           (br               ) [ 011110000]
r_i              (phi              ) [ 001010000]
exitcond1_i      (icmp             ) [ 001110000]
empty            (speclooptripcount) [ 000000000]
r                (add              ) [ 011110000]
stg_19           (br               ) [ 000000000]
stg_20           (specloopname     ) [ 000000000]
tmp_11_i         (specregionbegin  ) [ 000110000]
tmp              (trunc            ) [ 000000000]
tmp_i            (bitconcatenate   ) [ 000110000]
stg_24           (br               ) [ 001110000]
c_i              (phi              ) [ 000110000]
c_i_cast6        (zext             ) [ 000000000]
exitcond_i       (icmp             ) [ 001110000]
empty_15         (speclooptripcount) [ 000000000]
c                (add              ) [ 001110000]
stg_31           (br               ) [ 000000000]
tmp_5_i          (add              ) [ 000000000]
tmp_6_i          (zext             ) [ 000000000]
input_addr       (getelementptr    ) [ 000010000]
empty_16         (specregionend    ) [ 000000000]
stg_37           (br               ) [ 011110000]
stg_38           (specloopname     ) [ 000000000]
input_load       (load             ) [ 000000000]
tmp_7_i_trn_cast (zext             ) [ 000000000]
tmp_2            (bitconcatenate   ) [ 000000000]
p_addr_cast      (zext             ) [ 000000000]
p_addr1          (add              ) [ 000000000]
tmp_3            (zext             ) [ 000000000]
buf_2d_in_addr   (getelementptr    ) [ 000000000]
stg_46           (store            ) [ 000000000]
stg_47           (br               ) [ 001110000]
stg_48           (call             ) [ 000000000]
stg_49           (br               ) [ 000001111]
r_i2             (phi              ) [ 000000111]
exitcond1_i3     (icmp             ) [ 000000111]
empty_17         (speclooptripcount) [ 000000000]
r_1              (add              ) [ 000001111]
stg_54           (br               ) [ 000000000]
stg_55           (specloopname     ) [ 000000000]
tmp_1_i          (specregionbegin  ) [ 000000011]
tmp_1            (trunc            ) [ 000000000]
tmp_i5           (bitconcatenate   ) [ 000000011]
stg_59           (br               ) [ 000000111]
stg_60           (ret              ) [ 000000000]
c_i6             (phi              ) [ 000000010]
c_i6_cast2       (zext             ) [ 000000000]
exitcond_i7      (icmp             ) [ 000000111]
empty_18         (speclooptripcount) [ 000000000]
c_1              (add              ) [ 000000111]
stg_66           (br               ) [ 000000000]
tmp_8_i_trn_cast (zext             ) [ 000000000]
tmp_4            (bitconcatenate   ) [ 000000000]
p_addr2_cast     (zext             ) [ 000000000]
p_addr3          (add              ) [ 000000000]
tmp_5            (zext             ) [ 000000000]
buf_2d_out_addr  (getelementptr    ) [ 000000001]
tmp_9_i          (add              ) [ 000000001]
empty_19         (specregionend    ) [ 000000000]
stg_76           (br               ) [ 000001111]
stg_77           (specloopname     ) [ 000000000]
buf_2d_out_load  (load             ) [ 000000000]
tmp_3_i          (zext             ) [ 000000000]
output_addr      (getelementptr    ) [ 000000000]
stg_81           (store            ) [ 000000000]
stg_82           (br               ) [ 000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_2d"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="buf_2d_in_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="buf_2d_out_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_out/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="input_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="6" slack="0"/>
<pin id="60" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="6" slack="0"/>
<pin id="65" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="66" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="buf_2d_in_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="8" slack="0"/>
<pin id="72" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_addr/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="stg_46_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="6" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_46/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="buf_2d_out_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr/7 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="89" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_out_load/7 "/>
</bind>
</comp>

<comp id="91" class="1004" name="output_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="6" slack="0"/>
<pin id="95" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/8 "/>
</bind>
</comp>

<comp id="98" class="1004" name="stg_81_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_81/8 "/>
</bind>
</comp>

<comp id="104" class="1005" name="r_i_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="1"/>
<pin id="106" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="r_i_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i/2 "/>
</bind>
</comp>

<comp id="116" class="1005" name="c_i_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="1"/>
<pin id="118" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="c_i_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_i/3 "/>
</bind>
</comp>

<comp id="128" class="1005" name="r_i2_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="1"/>
<pin id="130" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i2 (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="r_i2_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i2/6 "/>
</bind>
</comp>

<comp id="140" class="1005" name="c_i6_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="1"/>
<pin id="142" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i6 (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="c_i6_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="4" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_i6/7 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_dct_2d_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="156" dir="0" index="3" bw="15" slack="0"/>
<pin id="157" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_25/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="exitcond1_i_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="0" index="1" bw="4" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="r_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_i_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="0" index="1" bw="3" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="c_i_cast6_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i_cast6/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="exitcond_i_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="4" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="c_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_5_i_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="0" index="1" bw="6" slack="1"/>
<pin id="203" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5_i/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_6_i_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_i/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_7_i_trn_cast_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="1"/>
<pin id="212" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_i_trn_cast/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="0"/>
<pin id="216" dir="0" index="1" bw="4" slack="2"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_addr_cast_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr_cast/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_addr1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="0" index="1" bw="4" slack="0"/>
<pin id="229" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_3_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="exitcond1_i3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="0" index="1" bw="4" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i3/6 "/>
</bind>
</comp>

<comp id="243" class="1004" name="r_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/6 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_i5_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="0"/>
<pin id="255" dir="0" index="1" bw="3" slack="0"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i5/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="c_i6_cast2_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i6_cast2/7 "/>
</bind>
</comp>

<comp id="265" class="1004" name="exitcond_i7_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="4" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i7/7 "/>
</bind>
</comp>

<comp id="271" class="1004" name="c_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/7 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_8_i_trn_cast_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_i_trn_cast/7 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_4_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="7" slack="0"/>
<pin id="283" dir="0" index="1" bw="4" slack="1"/>
<pin id="284" dir="0" index="2" bw="1" slack="0"/>
<pin id="285" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="289" class="1004" name="p_addr2_cast_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="0"/>
<pin id="291" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr2_cast/7 "/>
</bind>
</comp>

<comp id="293" class="1004" name="p_addr3_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="7" slack="0"/>
<pin id="295" dir="0" index="1" bw="4" slack="0"/>
<pin id="296" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr3/7 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_5_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_9_i_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="0" index="1" bw="6" slack="1"/>
<pin id="307" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9_i/7 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_3_i_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="6" slack="1"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_i/8 "/>
</bind>
</comp>

<comp id="316" class="1005" name="r_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="321" class="1005" name="tmp_i_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="6" slack="1"/>
<pin id="323" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="329" class="1005" name="c_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="334" class="1005" name="input_addr_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="6" slack="1"/>
<pin id="336" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="342" class="1005" name="r_1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="347" class="1005" name="tmp_i5_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="6" slack="1"/>
<pin id="349" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i5 "/>
</bind>
</comp>

<comp id="355" class="1005" name="c_1_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="360" class="1005" name="buf_2d_out_addr_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="6" slack="1"/>
<pin id="362" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_addr "/>
</bind>
</comp>

<comp id="365" class="1005" name="tmp_9_i_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="6" slack="1"/>
<pin id="367" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="36" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="36" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="63" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="79"><net_src comp="68" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="36" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="80" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="36" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="102"><net_src comp="86" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="108" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="120" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="132" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="164"><net_src comp="108" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="108" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="108" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="32" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="187"><net_src comp="120" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="120" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="120" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="22" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="184" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="200" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="213"><net_src comp="116" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="42" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="104" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="32" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="214" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="210" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="241"><net_src comp="132" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="16" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="132" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="22" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="132" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="30" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="32" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="144" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="144" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="16" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="144" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="22" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="144" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="42" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="128" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="32" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="292"><net_src comp="281" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="277" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="308"><net_src comp="261" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="309" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="319"><net_src comp="166" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="324"><net_src comp="176" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="332"><net_src comp="194" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="337"><net_src comp="56" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="345"><net_src comp="243" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="350"><net_src comp="253" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="358"><net_src comp="271" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="363"><net_src comp="80" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="368"><net_src comp="304" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="309" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond1_i : 1
		r : 1
		stg_19 : 2
		tmp : 1
		tmp_i : 2
	State 3
		c_i_cast6 : 1
		exitcond_i : 1
		c : 1
		stg_31 : 2
		tmp_5_i : 2
		tmp_6_i : 3
		input_addr : 4
		input_load : 5
	State 4
		p_addr_cast : 1
		p_addr1 : 2
		tmp_3 : 3
		buf_2d_in_addr : 4
		stg_46 : 5
	State 5
	State 6
		exitcond1_i3 : 1
		r_1 : 1
		stg_54 : 2
		tmp_1 : 1
		tmp_i5 : 2
	State 7
		c_i6_cast2 : 1
		exitcond_i7 : 1
		c_1 : 1
		stg_66 : 2
		tmp_8_i_trn_cast : 1
		p_addr2_cast : 1
		p_addr3 : 2
		tmp_5 : 3
		buf_2d_out_addr : 4
		buf_2d_out_load : 5
		tmp_9_i : 2
	State 8
		output_addr : 1
		stg_81 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit     |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|---------|
|   call   |    grp_dct_2d_fu_152    |    3    |  17.684 |   191   |   234   |
|----------|-------------------------|---------|---------|---------|---------|
|          |         r_fu_166        |    0    |    0    |    0    |    4    |
|          |         c_fu_194        |    0    |    0    |    0    |    4    |
|          |      tmp_5_i_fu_200     |    0    |    0    |    0    |    6    |
|    add   |      p_addr1_fu_226     |    0    |    0    |    0    |    7    |
|          |        r_1_fu_243       |    0    |    0    |    0    |    4    |
|          |        c_1_fu_271       |    0    |    0    |    0    |    4    |
|          |      p_addr3_fu_293     |    0    |    0    |    0    |    7    |
|          |      tmp_9_i_fu_304     |    0    |    0    |    0    |    6    |
|----------|-------------------------|---------|---------|---------|---------|
|          |    exitcond1_i_fu_160   |    0    |    0    |    0    |    4    |
|   icmp   |    exitcond_i_fu_188    |    0    |    0    |    0    |    4    |
|          |   exitcond1_i3_fu_237   |    0    |    0    |    0    |    4    |
|          |    exitcond_i7_fu_265   |    0    |    0    |    0    |    4    |
|----------|-------------------------|---------|---------|---------|---------|
|   trunc  |        tmp_fu_172       |    0    |    0    |    0    |    0    |
|          |       tmp_1_fu_249      |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |       tmp_i_fu_176      |    0    |    0    |    0    |    0    |
|bitconcatenate|       tmp_2_fu_214      |    0    |    0    |    0    |    0    |
|          |      tmp_i5_fu_253      |    0    |    0    |    0    |    0    |
|          |       tmp_4_fu_281      |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |     c_i_cast6_fu_184    |    0    |    0    |    0    |    0    |
|          |      tmp_6_i_fu_205     |    0    |    0    |    0    |    0    |
|          | tmp_7_i_trn_cast_fu_210 |    0    |    0    |    0    |    0    |
|          |    p_addr_cast_fu_222   |    0    |    0    |    0    |    0    |
|   zext   |       tmp_3_fu_232      |    0    |    0    |    0    |    0    |
|          |    c_i6_cast2_fu_261    |    0    |    0    |    0    |    0    |
|          | tmp_8_i_trn_cast_fu_277 |    0    |    0    |    0    |    0    |
|          |   p_addr2_cast_fu_289   |    0    |    0    |    0    |    0    |
|          |       tmp_5_fu_299      |    0    |    0    |    0    |    0    |
|          |      tmp_3_i_fu_309     |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   Total  |                         |    3    |  17.684 |   191   |   292   |
|----------|-------------------------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|   buf_2d_in   |    1   |    0   |    0   |
|   buf_2d_out  |    1   |    0   |    0   |
|dct_coeff_table|    1   |    -   |    -   |
+---------------+--------+--------+--------+
|     Total     |    3   |    0   |    0   |
+---------------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|buf_2d_out_addr_reg_360|    6   |
|      c_1_reg_355      |    4   |
|      c_i6_reg_140     |    4   |
|      c_i_reg_116      |    4   |
|       c_reg_329       |    4   |
|   input_addr_reg_334  |    6   |
|      r_1_reg_342      |    4   |
|      r_i2_reg_128     |    4   |
|      r_i_reg_104      |    4   |
|       r_reg_316       |    4   |
|    tmp_9_i_reg_365    |    6   |
|     tmp_i5_reg_347    |    6   |
|     tmp_i_reg_321     |    6   |
+-----------------------+--------+
|         Total         |   62   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |   6  |   12   ||    6    |
| grp_access_fu_86 |  p0  |   2  |   6  |   12   ||    6    |
|    r_i_reg_104   |  p0  |   2  |   4  |    8   ||    4    |
|    c_i_reg_116   |  p0  |   2  |   4  |    8   ||    4    |
|   r_i2_reg_128   |  p0  |   2  |   4  |    8   ||    4    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   48   ||  6.238  ||    24   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |   17   |   191  |   292  |
|   Memory  |    3   |    -   |    0   |    0   |
|Multiplexer|    -   |    6   |    -   |   24   |
|  Register |    -   |    -   |   62   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   23   |   253  |   316  |
+-----------+--------+--------+--------+--------+
