#-----------------------------------------------------------
# Vivado v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:53:51 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Sun Aug 25 00:10:59 2024
# Process ID: 15872
# Current directory: C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/new/pic16hardware/pic16hardware.srcs/utils_1/imports/synth_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6420 C:\Users\Asus\Desktop\VHDL SOC HBH\SOC codes\new\pic16hardware\pic16hardware.srcs\utils_1\imports\synth_1\zedpi_sys_wrapper.dcp
# Log file: C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/new/pic16hardware/pic16hardware.srcs/utils_1/imports/synth_1/vivado.log
# Journal file: C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/new/pic16hardware/pic16hardware.srcs/utils_1/imports/synth_1\vivado.jou
# Running On: LAPTOP-2OH9G0NB, OS: Windows, CPU Frequency: 2296 MHz, CPU Physical cores: 8, Host memory: 16844 MB
#-----------------------------------------------------------
start_gui
open_checkpoint {C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/new/pic16hardware/pic16hardware.srcs/utils_1/imports/synth_1/zedpi_sys_wrapper.dcp}
close_project
open_project {C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.xpr}
open_bd_design {C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.srcs/sources_1/bd/zedpi_sys/zedpi_sys.bd}
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  {zedpi_sys_ps7_0_axi_periph_0 zedpi_sys_processing_system7_0_0 zedpi_sys_rst_ps7_0_100M_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {zedpi_sys_ps7_0_axi_periph_0 zedpi_sys_processing_system7_0_0 zedpi_sys_rst_ps7_0_100M_0}] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.srcs/sources_1/bd/zedpi_sys/zedpi_sys.bd}}]
catch { config_ip_cache -export [get_ips -all zedpi_sys_pictrlip_0_0] }
catch { config_ip_cache -export [get_ips -all zedpi_sys_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all zedpi_sys_auto_pc_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.srcs/sources_1/bd/zedpi_sys/zedpi_sys.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.srcs/sources_1/bd/zedpi_sys/zedpi_sys.bd}}]
launch_runs zedpi_sys_auto_pc_0_synth_1 zedpi_sys_pictrlip_0_0_synth_1 zedpi_sys_processing_system7_0_0_synth_1 zedpi_sys_rst_ps7_0_100M_0_synth_1 -jobs 4
wait_on_run zedpi_sys_auto_pc_0_synth_1
wait_on_run zedpi_sys_pictrlip_0_0_synth_1
wait_on_run zedpi_sys_processing_system7_0_0_synth_1
wait_on_run zedpi_sys_rst_ps7_0_100M_0_synth_1
export_simulation -of_objects [get_files {{C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.srcs/sources_1/bd/zedpi_sys/zedpi_sys.bd}}] -directory {C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.ip_user_files} -ipstatic_source_dir {C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.cache/compile_simlib/modelsim} {questa=C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.cache/compile_simlib/questa} {riviera=C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.cache/compile_simlib/riviera} {activehdl=C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
close_bd_design [get_bd_designs zedpi_sys]
open_bd_design {C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.srcs/sources_1/bd/zedpi_sys/zedpi_sys.bd}
ipx::edit_ip_in_project -upgrade true -name pictrlip_v1_0_project -directory {C:/Users/Asus/Desktop/VHDL\ SOC\ HBH/SOC\ codes/pic16hardware/pic16hardware.tmp/pictrlip_v1_0_project} {c:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/ip_repo/pictrlip_1.0/component.xml}
update_compile_order -fileset sources_1
close_project
open_project {C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/new/pictrlzync/pictrlzync.xpr}
update_compile_order -fileset sources_1
current_project pic16hardware
close_project
open_bd_design {C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/new/pictrlzync/pictrlzync.srcs/sources_1/bd/zedb_sys/zedb_sys.bd}
close_project
open_project {C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pictrlzync/pictrlzync.xpr}
open_bd_design {C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pictrlzync/pictrlzync.srcs/sources_1/bd/zedb_sys/zedb_sys.bd}
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:ip:processing_system7:5.5 [get_ips  zedb_sys_processing_system7_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips zedb_sys_processing_system7_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
