
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Sumador4bits.vhd
Options:    -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalc22v10d-25pc -b Sumador4bits.vhd -u Sumadores.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Wed Nov 10 08:39:39 2021

Library 'work' => directory 'lc22v10'
Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work'
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Wed Nov 10 08:39:39 2021

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Wed Nov 10 08:39:39 2021

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 6 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------
Created 19 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (08:39:40)

Input File(s): Sumador4bits.pla
Device       : C22V10
Package      : palc22v10d-25pc
ReportFile   : Sumador4bits.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (08:39:40)

Messages:
  Information: Optimizing logic using best output polarity for signals:
         s0 s1 s2 s3

  Information: Selected logic optimization OFF for signals:
         cin0 cin1 cin2 cout0 cout1 cout2 cout3



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (08:39:40)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (08:39:40)
</CYPRESSTAG>

    cin0 =
          a0 * b0 

    cin1 =
          a1 * b1 

    cin2 =
          a2 * b2 

    cout0 =
          cin0 

    cout1 =
          cin1 

    cout2 =
          cin2 

    cout3 =
          a3 * b3 

    /s0 =
          /a0 * /b0 

    s1 =
          a0 * a1 * b0 * b1 
        + a0 * /a1 * b0 * /b1 
        + /a0 * /a1 * b1 
        + /a1 * /b0 * b1 
        + /a0 * a1 * /b1 
        + a1 * /b0 * /b1 

    s2 =
          a1 * a2 * b1 * b2 
        + a1 * /a2 * b1 * /b2 
        + /a1 * /a2 * b2 
        + /a2 * /b1 * b2 
        + /a1 * a2 * /b2 
        + a2 * /b1 * /b2 

    s3 =
          a2 * a3 * b2 * b3 
        + a2 * /a3 * b2 * /b3 
        + /a2 * /a3 * b3 
        + /a3 * /b2 * b3 
        + /a2 * a3 * /b3 
        + a3 * /b2 * /b3 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (08:39:40)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (08:39:40)
</CYPRESSTAG>
Messages:
  Information: Checking for duplicate NODE logic.
  Error: Signal cin0 can not be placed on device.


                                 C22V10
                 __________________________________________
             b3 =| 1|                                  |24|* not used       
             b2 =| 2|                                  |23|= s2             
             b1 =| 3|                                  |22|= s0             
             b0 =| 4|                                  |21|= cout2          
             a3 =| 5|                                  |20|= cout0          
             a2 =| 6|                                  |19|= cin1           
             a1 =| 7|                                  |18|= cin2           
             a0 =| 8|                                  |17|= cout1          
       not used *| 9|                                  |16|= cout3          
       not used *|10|                                  |15|= s1             
       not used *|11|                                  |14|= s3             
       not used *|12|                                  |13|* not used       
                 __________________________________________


Summary:
                 Error Count = 1      Warning Count = 0

Errors Detected.
