Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/projects/CPU/controlTest_isim_beh.exe -prj C:/projects/CPU/controlTest_beh.prj work.controlTest work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/projects/CPU/Register.v" into library work
Analyzing Verilog file "C:/projects/CPU/PC.v" into library work
Analyzing Verilog file "C:/projects/CPU/Mux.v" into library work
Analyzing Verilog file "C:/projects/CPU/ipcore_dir/rom.v" into library work
Analyzing Verilog file "C:/projects/CPU/ipcore_dir/Ram.v" into library work
Analyzing Verilog file "C:/projects/CPU/ImmExtender.v" into library work
Analyzing Verilog file "C:/projects/CPU/ALU.v" into library work
Analyzing Verilog file "C:/projects/CPU/Control.v" into library work
Analyzing Verilog file "C:/projects/CPU/controlTest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module PC
Compiling module DIST_MEM_GEN_V7_2(C_FAMILY="spar...
Compiling module rom
Compiling module Register
Compiling module ALU
Compiling module ImmExtender
Compiling module DataSelector
Compiling module DIST_MEM_GEN_V7_2(C_FAMILY="spar...
Compiling module Ram
Compiling module Control
Compiling module controlTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable C:/projects/CPU/controlTest_isim_beh.exe
Fuse Memory Usage: 30304 KB
Fuse CPU Usage: 577 ms
