#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Apr 02 16:49:37 2017
# Process ID: 10924
# Current directory: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.runs/design_1_dist_mem_gen_0_0_synth_1
# Command line: vivado.exe -log design_1_dist_mem_gen_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_dist_mem_gen_0_0.tcl
# Log file: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.runs/design_1_dist_mem_gen_0_0_synth_1/design_1_dist_mem_gen_0_0.vds
# Journal file: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.runs/design_1_dist_mem_gen_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_dist_mem_gen_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 289.422 ; gain = 79.867
INFO: [Synth 8-638] synthesizing module 'design_1_dist_mem_gen_0_0' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/synth/design_1_dist_mem_gen_0_0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'design_1_dist_mem_gen_0_0' (4#1) [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/synth/design_1_dist_mem_gen_0_0.vhd:66]
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 491.770 ; gain = 282.215
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 491.770 ; gain = 282.215
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 577.422 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:18 ; elapsed = 00:01:32 . Memory (MB): peak = 577.422 ; gain = 367.867
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:18 ; elapsed = 00:01:32 . Memory (MB): peak = 577.422 ; gain = 367.867
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:32 . Memory (MB): peak = 577.422 ; gain = 367.867
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:18 ; elapsed = 00:01:32 . Memory (MB): peak = 577.422 ; gain = 367.867
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:36 . Memory (MB): peak = 577.422 ; gain = 367.867
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+------------------------------------------------------+---------------+----------------+
|Module Name          | RTL Object                                           | Depth x Width | Implemented As | 
+---------------------+------------------------------------------------------+---------------+----------------+
|rom                  | rom[15]                                              | 16x31         | LUT            | 
|dist_mem_gen_v8_0_11 | synth_options.dist_mem_inst/gen_rom.rom_inst/rom[15] | 16x31         | LUT            | 
+---------------------+------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:04 ; elapsed = 00:02:22 . Memory (MB): peak = 586.043 ; gain = 376.488
Finished Timing Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:02:22 . Memory (MB): peak = 586.043 ; gain = 376.488
Finished Technology Mapping : Time (s): cpu = 00:02:05 ; elapsed = 00:02:23 . Memory (MB): peak = 596.730 ; gain = 387.176
Finished IO Insertion : Time (s): cpu = 00:02:07 ; elapsed = 00:02:25 . Memory (MB): peak = 596.730 ; gain = 387.176
Finished Renaming Generated Instances : Time (s): cpu = 00:02:07 ; elapsed = 00:02:25 . Memory (MB): peak = 596.730 ; gain = 387.176
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:07 ; elapsed = 00:02:25 . Memory (MB): peak = 596.730 ; gain = 387.176
Finished Renaming Generated Ports : Time (s): cpu = 00:02:07 ; elapsed = 00:02:25 . Memory (MB): peak = 596.730 ; gain = 387.176
Finished Handling Custom Attributes : Time (s): cpu = 00:02:07 ; elapsed = 00:02:25 . Memory (MB): peak = 596.730 ; gain = 387.176
Finished Renaming Generated Nets : Time (s): cpu = 00:02:07 ; elapsed = 00:02:25 . Memory (MB): peak = 596.730 ; gain = 387.176

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     1|
|2     |LUT4 |    30|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:07 ; elapsed = 00:02:26 . Memory (MB): peak = 596.730 ; gain = 387.176
synth_design: Time (s): cpu = 00:02:11 ; elapsed = 00:02:29 . Memory (MB): peak = 623.496 ; gain = 410.457
