<dec f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h' l='78' type='std::vector&lt;unsigned int&gt;'/>
<offset>6720</offset>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h' l='77'>// Pressure of input and output registers</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='372' u='w' c='_ZN4llvm15SIScheduleBlock15initRegPressureENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_'/>
