Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 13 22:17:41 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.179        0.000                      0                 1066        0.079        0.000                      0                 1066        3.750        0.000                       0                   417  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.179        0.000                      0                 1062        0.079        0.000                      0                 1062        3.750        0.000                       0                   417  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    4.675        0.000                      0                    4        0.872        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 2.828ns (30.665%)  route 6.394ns (69.335%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=91, routed)          1.135     6.734    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I2_O)        0.124     6.858 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           0.565     7.423    sm/ram_reg_i_154_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I2_O)        0.124     7.547 f  sm/ram_reg_i_138/O
                         net (fo=1, routed)           0.000     7.547    sm/ram_reg_i_138_n_0
    SLICE_X51Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     7.759 f  sm/ram_reg_i_116/O
                         net (fo=49, routed)          0.680     8.439    sm/ram_reg_i_116_n_0
    SLICE_X51Y91         LUT5 (Prop_lut5_I0_O)        0.299     8.738 r  sm/out_sig0_carry_i_18/O
                         net (fo=26, routed)          0.845     9.583    L_reg/M_sm_ra1[0]
    SLICE_X50Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.707 f  L_reg/out_sig0_carry__1_i_16/O
                         net (fo=7, routed)           0.601    10.308    L_reg/D_registers_q_reg[7][8]_0
    SLICE_X49Y96         LUT3 (Prop_lut3_I2_O)        0.118    10.426 r  L_reg/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.632    11.058    alum/ram_reg_i_67_1[0]
    SLICE_X48Y94         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.817    11.875 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.785    12.661    sm/ram_reg_i_19_1[7]
    SLICE_X47Y95         LUT5 (Prop_lut5_I1_O)        0.306    12.967 f  sm/ram_reg_i_61/O
                         net (fo=1, routed)           0.154    13.121    sm/ram_reg_i_61_n_0
    SLICE_X47Y95         LUT6 (Prop_lut6_I5_O)        0.124    13.245 r  sm/ram_reg_i_19/O
                         net (fo=3, routed)           0.328    13.573    sm/D_registers_q_reg[3][11]
    SLICE_X46Y94         LUT5 (Prop_lut5_I4_O)        0.124    13.697 r  sm/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.668    14.365    brams/bram2/ram_reg_0[11]
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.483    14.888    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.544    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -14.365    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.191ns  (logic 2.828ns (30.771%)  route 6.363ns (69.229%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=91, routed)          1.135     6.734    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I2_O)        0.124     6.858 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           0.565     7.423    sm/ram_reg_i_154_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I2_O)        0.124     7.547 f  sm/ram_reg_i_138/O
                         net (fo=1, routed)           0.000     7.547    sm/ram_reg_i_138_n_0
    SLICE_X51Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     7.759 f  sm/ram_reg_i_116/O
                         net (fo=49, routed)          0.680     8.439    sm/ram_reg_i_116_n_0
    SLICE_X51Y91         LUT5 (Prop_lut5_I0_O)        0.299     8.738 r  sm/out_sig0_carry_i_18/O
                         net (fo=26, routed)          0.845     9.583    L_reg/M_sm_ra1[0]
    SLICE_X50Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.707 f  L_reg/out_sig0_carry__1_i_16/O
                         net (fo=7, routed)           0.601    10.308    L_reg/D_registers_q_reg[7][8]_0
    SLICE_X49Y96         LUT3 (Prop_lut3_I2_O)        0.118    10.426 r  L_reg/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.632    11.058    alum/ram_reg_i_67_1[0]
    SLICE_X48Y94         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.817    11.875 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.785    12.661    sm/ram_reg_i_19_1[7]
    SLICE_X47Y95         LUT5 (Prop_lut5_I1_O)        0.306    12.967 f  sm/ram_reg_i_61/O
                         net (fo=1, routed)           0.154    13.121    sm/ram_reg_i_61_n_0
    SLICE_X47Y95         LUT6 (Prop_lut6_I5_O)        0.124    13.245 r  sm/ram_reg_i_19/O
                         net (fo=3, routed)           0.287    13.532    display/ram_reg_7
    SLICE_X47Y95         LUT5 (Prop_lut5_I2_O)        0.124    13.656 r  display/ram_reg_i_2/O
                         net (fo=1, routed)           0.677    14.334    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.484    14.889    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.545    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.334    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.191ns  (logic 2.955ns (32.153%)  route 6.236ns (67.847%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=91, routed)          1.135     6.734    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I2_O)        0.124     6.858 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           0.565     7.423    sm/ram_reg_i_154_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I2_O)        0.124     7.547 f  sm/ram_reg_i_138/O
                         net (fo=1, routed)           0.000     7.547    sm/ram_reg_i_138_n_0
    SLICE_X51Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     7.759 f  sm/ram_reg_i_116/O
                         net (fo=49, routed)          0.680     8.439    sm/ram_reg_i_116_n_0
    SLICE_X51Y91         LUT5 (Prop_lut5_I0_O)        0.299     8.738 r  sm/out_sig0_carry_i_18/O
                         net (fo=26, routed)          0.845     9.583    L_reg/M_sm_ra1[0]
    SLICE_X50Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.707 f  L_reg/out_sig0_carry__1_i_16/O
                         net (fo=7, routed)           0.601    10.308    L_reg/D_registers_q_reg[7][8]_0
    SLICE_X49Y96         LUT3 (Prop_lut3_I2_O)        0.118    10.426 r  L_reg/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.632    11.058    alum/ram_reg_i_67_1[0]
    SLICE_X48Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    11.786 r  alum/out_sig0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.786    alum/out_sig0_inferred__0/i__carry__1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.009 r  alum/out_sig0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.549    12.558    alum/p_0_in
    SLICE_X49Y96         LUT3 (Prop_lut3_I0_O)        0.299    12.857 f  alum/ram_reg_i_57/O
                         net (fo=1, routed)           0.263    13.120    sm/ram_reg_14
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124    13.244 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.516    13.760    display/ram_reg_8
    SLICE_X48Y97         LUT5 (Prop_lut5_I2_O)        0.124    13.884 r  display/ram_reg_i_1/O
                         net (fo=1, routed)           0.450    14.334    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.484    14.889    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.545    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.334    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.131ns  (logic 2.765ns (30.283%)  route 6.366ns (69.717%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=91, routed)          1.135     6.734    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I2_O)        0.124     6.858 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           0.565     7.423    sm/ram_reg_i_154_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I2_O)        0.124     7.547 f  sm/ram_reg_i_138/O
                         net (fo=1, routed)           0.000     7.547    sm/ram_reg_i_138_n_0
    SLICE_X51Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     7.759 f  sm/ram_reg_i_116/O
                         net (fo=49, routed)          0.680     8.439    sm/ram_reg_i_116_n_0
    SLICE_X51Y91         LUT5 (Prop_lut5_I0_O)        0.299     8.738 r  sm/out_sig0_carry_i_18/O
                         net (fo=26, routed)          0.845     9.583    L_reg/M_sm_ra1[0]
    SLICE_X50Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.707 f  L_reg/out_sig0_carry__1_i_16/O
                         net (fo=7, routed)           0.601    10.308    L_reg/D_registers_q_reg[7][8]_0
    SLICE_X49Y96         LUT3 (Prop_lut3_I2_O)        0.118    10.426 r  L_reg/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.632    11.058    alum/ram_reg_i_67_1[0]
    SLICE_X48Y94         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758    11.816 r  alum/out_sig0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.692    12.508    sm/ram_reg_i_19_1[6]
    SLICE_X49Y97         LUT5 (Prop_lut5_I1_O)        0.302    12.810 f  sm/ram_reg_i_63/O
                         net (fo=1, routed)           0.299    13.109    sm/ram_reg_i_63_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.124    13.233 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.326    13.560    sm/D_registers_q_reg[3][10]
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.124    13.684 r  sm/ram_reg_i_3__0/O
                         net (fo=1, routed)           0.590    14.274    brams/bram2/ram_reg_0[10]
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.483    14.888    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.544    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -14.274    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.125ns  (logic 2.955ns (32.385%)  route 6.170ns (67.615%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=91, routed)          1.135     6.734    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I2_O)        0.124     6.858 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           0.565     7.423    sm/ram_reg_i_154_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I2_O)        0.124     7.547 f  sm/ram_reg_i_138/O
                         net (fo=1, routed)           0.000     7.547    sm/ram_reg_i_138_n_0
    SLICE_X51Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     7.759 f  sm/ram_reg_i_116/O
                         net (fo=49, routed)          0.680     8.439    sm/ram_reg_i_116_n_0
    SLICE_X51Y91         LUT5 (Prop_lut5_I0_O)        0.299     8.738 r  sm/out_sig0_carry_i_18/O
                         net (fo=26, routed)          0.845     9.583    L_reg/M_sm_ra1[0]
    SLICE_X50Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.707 f  L_reg/out_sig0_carry__1_i_16/O
                         net (fo=7, routed)           0.601    10.308    L_reg/D_registers_q_reg[7][8]_0
    SLICE_X49Y96         LUT3 (Prop_lut3_I2_O)        0.118    10.426 r  L_reg/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.632    11.058    alum/ram_reg_i_67_1[0]
    SLICE_X48Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    11.786 r  alum/out_sig0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.786    alum/out_sig0_inferred__0/i__carry__1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.009 r  alum/out_sig0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.549    12.558    alum/p_0_in
    SLICE_X49Y96         LUT3 (Prop_lut3_I0_O)        0.299    12.857 f  alum/ram_reg_i_57/O
                         net (fo=1, routed)           0.263    13.120    sm/ram_reg_14
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124    13.244 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.176    13.420    sm/ram_reg_i_57
    SLICE_X49Y96         LUT5 (Prop_lut5_I4_O)        0.124    13.544 r  sm/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.723    14.268    brams/bram2/ram_reg_0[12]
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.483    14.888    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.544    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -14.268    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.115ns  (logic 2.765ns (30.334%)  route 6.350ns (69.666%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=91, routed)          1.135     6.734    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I2_O)        0.124     6.858 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           0.565     7.423    sm/ram_reg_i_154_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I2_O)        0.124     7.547 f  sm/ram_reg_i_138/O
                         net (fo=1, routed)           0.000     7.547    sm/ram_reg_i_138_n_0
    SLICE_X51Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     7.759 f  sm/ram_reg_i_116/O
                         net (fo=49, routed)          0.680     8.439    sm/ram_reg_i_116_n_0
    SLICE_X51Y91         LUT5 (Prop_lut5_I0_O)        0.299     8.738 r  sm/out_sig0_carry_i_18/O
                         net (fo=26, routed)          0.845     9.583    L_reg/M_sm_ra1[0]
    SLICE_X50Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.707 f  L_reg/out_sig0_carry__1_i_16/O
                         net (fo=7, routed)           0.601    10.308    L_reg/D_registers_q_reg[7][8]_0
    SLICE_X49Y96         LUT3 (Prop_lut3_I2_O)        0.118    10.426 r  L_reg/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.632    11.058    alum/ram_reg_i_67_1[0]
    SLICE_X48Y94         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758    11.816 r  alum/out_sig0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.692    12.508    sm/ram_reg_i_19_1[6]
    SLICE_X49Y97         LUT5 (Prop_lut5_I1_O)        0.302    12.810 f  sm/ram_reg_i_63/O
                         net (fo=1, routed)           0.299    13.109    sm/ram_reg_i_63_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.124    13.233 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.325    13.558    display/ram_reg_6
    SLICE_X49Y97         LUT5 (Prop_lut5_I2_O)        0.124    13.682 r  display/ram_reg_i_3/O
                         net (fo=1, routed)           0.576    14.258    brams/bram1/ADDRARDADDR[10]
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.484    14.889    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.545    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.258    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 2.532ns (28.470%)  route 6.362ns (71.530%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=91, routed)          1.009     6.606    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.154     6.760 f  sm/D_registers_d_reg[7]_i_45/O
                         net (fo=1, routed)           0.793     7.553    sm/D_registers_d_reg[7]_i_45_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I4_O)        0.327     7.880 r  sm/D_registers_d_reg[7]_i_19/O
                         net (fo=2, routed)           0.595     8.475    sm/D_registers_d_reg[7]_i_19_n_0
    SLICE_X50Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.599 r  sm/ram_reg_i_80/O
                         net (fo=38, routed)          1.197     9.797    sm/M_sm_ra1[1]
    SLICE_X49Y89         LUT6 (Prop_lut6_I4_O)        0.124     9.921 r  sm/ram_reg_i_41/O
                         net (fo=19, routed)          0.781    10.702    sm/ram_reg_i_39_0[0]
    SLICE_X48Y92         LUT2 (Prop_lut2_I0_O)        0.124    10.826 r  sm/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    10.826    alum/ram_reg_i_87_1[0]
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.358 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.358    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.597 r  alum/out_sig0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.663    12.260    sm/ram_reg_i_19_1[2]
    SLICE_X44Y93         LUT6 (Prop_lut6_I4_O)        0.302    12.562 r  sm/ram_reg_i_29/O
                         net (fo=3, routed)           0.638    13.199    sm/ram_reg_i_54_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I4_O)        0.150    13.349 r  sm/ram_reg_i_7__0/O
                         net (fo=1, routed)           0.685    14.035    brams/bram2/ram_reg_0[6]
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.483    14.888    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.768    14.342    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.342    
                         arrival time                         -14.035    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.530ns  (logic 2.765ns (29.013%)  route 6.765ns (70.987%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=91, routed)          1.135     6.734    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I2_O)        0.124     6.858 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           0.565     7.423    sm/ram_reg_i_154_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I2_O)        0.124     7.547 f  sm/ram_reg_i_138/O
                         net (fo=1, routed)           0.000     7.547    sm/ram_reg_i_138_n_0
    SLICE_X51Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     7.759 f  sm/ram_reg_i_116/O
                         net (fo=49, routed)          0.680     8.439    sm/ram_reg_i_116_n_0
    SLICE_X51Y91         LUT5 (Prop_lut5_I0_O)        0.299     8.738 r  sm/out_sig0_carry_i_18/O
                         net (fo=26, routed)          0.845     9.583    L_reg/M_sm_ra1[0]
    SLICE_X50Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.707 f  L_reg/out_sig0_carry__1_i_16/O
                         net (fo=7, routed)           0.601    10.308    L_reg/D_registers_q_reg[7][8]_0
    SLICE_X49Y96         LUT3 (Prop_lut3_I2_O)        0.118    10.426 r  L_reg/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.632    11.058    alum/ram_reg_i_67_1[0]
    SLICE_X48Y94         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758    11.816 r  alum/out_sig0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.692    12.508    sm/ram_reg_i_19_1[6]
    SLICE_X49Y97         LUT5 (Prop_lut5_I1_O)        0.302    12.810 f  sm/ram_reg_i_63/O
                         net (fo=1, routed)           0.299    13.109    sm/ram_reg_i_63_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.124    13.233 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.640    13.873    sm/D_registers_q_reg[3][10]
    SLICE_X50Y97         LUT4 (Prop_lut4_I3_O)        0.124    13.997 r  sm/D_registers_q[7][10]_i_1/O
                         net (fo=8, routed)           0.676    14.673    L_reg/D[10]
    SLICE_X51Y93         FDRE                                         r  L_reg/D_registers_q_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.442    14.846    L_reg/clk_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  L_reg/D_registers_q_reg[0][10]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X51Y93         FDRE (Setup_fdre_C_D)       -0.067    15.016    L_reg/D_registers_q_reg[0][10]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -14.673    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.528ns  (logic 2.765ns (29.019%)  route 6.763ns (70.981%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=91, routed)          1.135     6.734    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I2_O)        0.124     6.858 r  sm/ram_reg_i_154/O
                         net (fo=1, routed)           0.565     7.423    sm/ram_reg_i_154_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I2_O)        0.124     7.547 f  sm/ram_reg_i_138/O
                         net (fo=1, routed)           0.000     7.547    sm/ram_reg_i_138_n_0
    SLICE_X51Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     7.759 f  sm/ram_reg_i_116/O
                         net (fo=49, routed)          0.680     8.439    sm/ram_reg_i_116_n_0
    SLICE_X51Y91         LUT5 (Prop_lut5_I0_O)        0.299     8.738 r  sm/out_sig0_carry_i_18/O
                         net (fo=26, routed)          0.845     9.583    L_reg/M_sm_ra1[0]
    SLICE_X50Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.707 f  L_reg/out_sig0_carry__1_i_16/O
                         net (fo=7, routed)           0.601    10.308    L_reg/D_registers_q_reg[7][8]_0
    SLICE_X49Y96         LUT3 (Prop_lut3_I2_O)        0.118    10.426 r  L_reg/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.632    11.058    alum/ram_reg_i_67_1[0]
    SLICE_X48Y94         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758    11.816 r  alum/out_sig0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.692    12.508    sm/ram_reg_i_19_1[6]
    SLICE_X49Y97         LUT5 (Prop_lut5_I1_O)        0.302    12.810 f  sm/ram_reg_i_63/O
                         net (fo=1, routed)           0.299    13.109    sm/ram_reg_i_63_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.124    13.233 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.640    13.873    sm/D_registers_q_reg[3][10]
    SLICE_X50Y97         LUT4 (Prop_lut4_I3_O)        0.124    13.997 r  sm/D_registers_q[7][10]_i_1/O
                         net (fo=8, routed)           0.674    14.671    L_reg/D[10]
    SLICE_X53Y93         FDRE                                         r  L_reg/D_registers_q_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.442    14.846    L_reg/clk_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X53Y93         FDRE (Setup_fdre_C_D)       -0.067    15.016    L_reg/D_registers_q_reg[2][10]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -14.671    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.849ns  (logic 2.129ns (24.059%)  route 6.720ns (75.941%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=91, routed)          1.009     6.606    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.154     6.760 f  sm/D_registers_d_reg[7]_i_45/O
                         net (fo=1, routed)           0.793     7.553    sm/D_registers_d_reg[7]_i_45_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I4_O)        0.327     7.880 r  sm/D_registers_d_reg[7]_i_19/O
                         net (fo=2, routed)           0.595     8.475    sm/D_registers_d_reg[7]_i_19_n_0
    SLICE_X50Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.599 r  sm/ram_reg_i_80/O
                         net (fo=38, routed)          1.197     9.797    sm/M_sm_ra1[1]
    SLICE_X49Y89         LUT6 (Prop_lut6_I4_O)        0.124     9.921 r  sm/ram_reg_i_41/O
                         net (fo=19, routed)          0.781    10.702    sm/ram_reg_i_39_0[0]
    SLICE_X48Y92         LUT2 (Prop_lut2_I0_O)        0.124    10.826 r  sm/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    10.826    alum/ram_reg_i_87_1[0]
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.073 r  alum/out_sig0_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.645    11.718    alum/data1[0]
    SLICE_X44Y92         LUT3 (Prop_lut3_I0_O)        0.299    12.017 r  alum/ram_reg_i_87/O
                         net (fo=1, routed)           0.420    12.437    sm/ram_reg_0
    SLICE_X46Y93         LUT6 (Prop_lut6_I4_O)        0.124    12.561 r  sm/ram_reg_i_42/O
                         net (fo=3, routed)           0.464    13.025    sm/ram_reg_i_42_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I3_O)        0.150    13.175 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.815    13.990    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.484    14.889    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.770    14.341    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.341    
                         arrival time                         -13.990    
  -------------------------------------------------------------------
                         slack                                  0.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.813%)  route 0.264ns (65.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.592     1.536    sr2/clk_IBUF_BUFG
    SLICE_X58Y96         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.264     1.941    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y95         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.861     2.051    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y95         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.552    
    SLICE_X60Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.862    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.813%)  route 0.264ns (65.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.592     1.536    sr2/clk_IBUF_BUFG
    SLICE_X58Y96         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.264     1.941    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y95         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.861     2.051    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y95         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.552    
    SLICE_X60Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.862    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.813%)  route 0.264ns (65.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.592     1.536    sr2/clk_IBUF_BUFG
    SLICE_X58Y96         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.264     1.941    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y95         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.861     2.051    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y95         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.552    
    SLICE_X60Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.862    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.813%)  route 0.264ns (65.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.592     1.536    sr2/clk_IBUF_BUFG
    SLICE_X58Y96         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.264     1.941    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y95         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.861     2.051    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y95         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.552    
    SLICE_X60Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.862    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.096%)  route 0.327ns (69.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.327     1.976    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y96         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y96         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.545    
    SLICE_X56Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.855    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.096%)  route 0.327ns (69.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.327     1.976    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y96         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y96         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.545    
    SLICE_X56Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.855    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.096%)  route 0.327ns (69.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.327     1.976    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y96         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y96         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.545    
    SLICE_X56Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.855    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.096%)  route 0.327ns (69.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.327     1.976    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y96         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y96         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.545    
    SLICE_X56Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.855    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.035%)  route 0.328ns (69.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.592     1.536    sr2/clk_IBUF_BUFG
    SLICE_X58Y96         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.328     2.005    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y95         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.861     2.051    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y95         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.552    
    SLICE_X60Y95         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.861    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.035%)  route 0.328ns (69.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.592     1.536    sr2/clk_IBUF_BUFG
    SLICE_X58Y96         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.328     2.005    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y95         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.861     2.051    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y95         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.552    
    SLICE_X60Y95         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.861    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y38   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y36   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y90   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y93   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y94   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y96   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y96   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y96   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y96   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y96   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y96   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y96   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y96   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y95   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y95   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y96   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y96   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y96   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y96   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y96   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y96   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y96   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y96   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y95   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y95   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.872ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 0.938ns (19.177%)  route 3.953ns (80.823%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X53Y94         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDSE (Prop_fdse_C_Q)         0.456     5.599 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=99, routed)          2.398     7.997    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X55Y87         LUT2 (Prop_lut2_I0_O)        0.150     8.147 f  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           1.027     9.175    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.332     9.507 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.528    10.034    fifo_reset_cond/AS[0]
    SLICE_X55Y94         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.442    14.846    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y94         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X55Y94         FDPE (Recov_fdpe_C_PRE)     -0.359    14.710    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -10.034    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 0.938ns (19.177%)  route 3.953ns (80.823%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X53Y94         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDSE (Prop_fdse_C_Q)         0.456     5.599 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=99, routed)          2.398     7.997    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X55Y87         LUT2 (Prop_lut2_I0_O)        0.150     8.147 f  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           1.027     9.175    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.332     9.507 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.528    10.034    fifo_reset_cond/AS[0]
    SLICE_X55Y94         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.442    14.846    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y94         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X55Y94         FDPE (Recov_fdpe_C_PRE)     -0.359    14.710    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -10.034    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 0.938ns (19.177%)  route 3.953ns (80.823%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X53Y94         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDSE (Prop_fdse_C_Q)         0.456     5.599 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=99, routed)          2.398     7.997    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X55Y87         LUT2 (Prop_lut2_I0_O)        0.150     8.147 f  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           1.027     9.175    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.332     9.507 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.528    10.034    fifo_reset_cond/AS[0]
    SLICE_X55Y94         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.442    14.846    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y94         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X55Y94         FDPE (Recov_fdpe_C_PRE)     -0.359    14.710    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -10.034    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 0.938ns (19.177%)  route 3.953ns (80.823%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X53Y94         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDSE (Prop_fdse_C_Q)         0.456     5.599 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=99, routed)          2.398     7.997    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X55Y87         LUT2 (Prop_lut2_I0_O)        0.150     8.147 f  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           1.027     9.175    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.332     9.507 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.528    10.034    fifo_reset_cond/AS[0]
    SLICE_X55Y94         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.442    14.846    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y94         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X55Y94         FDPE (Recov_fdpe_C_PRE)     -0.359    14.710    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -10.034    
  -------------------------------------------------------------------
                         slack                                  4.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.434%)  route 0.608ns (76.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X55Y92         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_ddr_q_reg/Q
                         net (fo=93, routed)          0.435     2.083    sm/M_display_reading
    SLICE_X55Y94         LUT6 (Prop_lut6_I0_O)        0.045     2.128 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.173     2.300    fifo_reset_cond/AS[0]
    SLICE_X55Y94         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y94         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X55Y94         FDPE (Remov_fdpe_C_PRE)     -0.095     1.429    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.434%)  route 0.608ns (76.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X55Y92         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_ddr_q_reg/Q
                         net (fo=93, routed)          0.435     2.083    sm/M_display_reading
    SLICE_X55Y94         LUT6 (Prop_lut6_I0_O)        0.045     2.128 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.173     2.300    fifo_reset_cond/AS[0]
    SLICE_X55Y94         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y94         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X55Y94         FDPE (Remov_fdpe_C_PRE)     -0.095     1.429    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.434%)  route 0.608ns (76.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X55Y92         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_ddr_q_reg/Q
                         net (fo=93, routed)          0.435     2.083    sm/M_display_reading
    SLICE_X55Y94         LUT6 (Prop_lut6_I0_O)        0.045     2.128 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.173     2.300    fifo_reset_cond/AS[0]
    SLICE_X55Y94         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y94         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X55Y94         FDPE (Remov_fdpe_C_PRE)     -0.095     1.429    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.434%)  route 0.608ns (76.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X55Y92         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_ddr_q_reg/Q
                         net (fo=93, routed)          0.435     2.083    sm/M_display_reading
    SLICE_X55Y94         LUT6 (Prop_lut6_I0_O)        0.045     2.128 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.173     2.300    fifo_reset_cond/AS[0]
    SLICE_X55Y94         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y94         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X55Y94         FDPE (Remov_fdpe_C_PRE)     -0.095     1.429    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.872    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.508ns  (logic 10.622ns (30.782%)  route 23.886ns (69.218%))
  Logic Levels:           31  (CARRY4=9 LUT2=2 LUT4=6 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.419     5.562 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=19, routed)          1.814     7.376    L_reg/D_registers_q_reg[3][11]_0[9]
    SLICE_X42Y82         LUT5 (Prop_lut5_I1_O)        0.289     7.665 r  L_reg/L_37a16c87_remainder0__0_carry__1_i_8__0/O
                         net (fo=5, routed)           0.500     8.166    L_reg/L_37a16c87_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I3_O)        0.328     8.494 f  L_reg/L_37a16c87_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.054     9.547    L_reg/L_37a16c87_remainder0__0_carry_i_12__0_n_0
    SLICE_X44Y82         LUT2 (Prop_lut2_I0_O)        0.124     9.671 f  L_reg/L_37a16c87_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.728    10.399    L_reg/L_37a16c87_remainder0__0_carry_i_13__0_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I5_O)        0.124    10.523 r  L_reg/L_37a16c87_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.184    11.707    L_reg/L_37a16c87_remainder0__0_carry_i_10__0_n_0
    SLICE_X43Y82         LUT4 (Prop_lut4_I0_O)        0.124    11.831 r  L_reg/L_37a16c87_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.831    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[1]
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.381 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.381    bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.495 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.495    bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry__0_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.829 f  bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.856    13.685    L_reg/L_37a16c87_remainder0_1[9]
    SLICE_X38Y84         LUT5 (Prop_lut5_I3_O)        0.303    13.988 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.338    14.326    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X41Y84         LUT4 (Prop_lut4_I0_O)        0.124    14.450 r  L_reg/i__carry_i_15__1/O
                         net (fo=7, routed)           0.868    15.318    L_reg/i__carry_i_15__1_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.442 r  L_reg/i__carry_i_14__2/O
                         net (fo=5, routed)           0.887    16.329    L_reg/i__carry_i_14__2_n_0
    SLICE_X40Y82         LUT4 (Prop_lut4_I1_O)        0.152    16.481 r  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.870    17.351    L_reg/i__carry_i_19__2_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.326    17.677 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           1.196    18.873    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X38Y83         LUT4 (Prop_lut4_I3_O)        0.146    19.019 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.193    19.212    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    19.814 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.814    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.053 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.166    21.219    L_reg/L_37a16c87_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.302    21.521 r  L_reg/i__carry_i_25__0/O
                         net (fo=14, routed)          1.044    22.565    bseg_driver/decimal_renderer/i__carry_i_21__1
    SLICE_X37Y80         LUT5 (Prop_lut5_I0_O)        0.124    22.689 r  bseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.854    23.543    L_reg/i__carry_i_12__0_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I1_O)        0.124    23.667 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           0.972    24.639    L_reg/i__carry_i_14__1_n_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I3_O)        0.124    24.763 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.965    25.728    L_reg/i__carry_i_9__1_n_0
    SLICE_X38Y78         LUT2 (Prop_lut2_I1_O)        0.148    25.876 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.382    26.258    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X39Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    26.847 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.847    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.961 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.961    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.075 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.075    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.297 f  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    28.121    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y80         LUT6 (Prop_lut6_I4_O)        0.299    28.420 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.312    28.732    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X38Y79         LUT5 (Prop_lut5_I4_O)        0.124    28.856 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.967    29.823    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X40Y78         LUT4 (Prop_lut4_I1_O)        0.124    29.947 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           1.046    30.993    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I1_O)        0.124    31.117 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.817    31.935    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X42Y79         LUT4 (Prop_lut4_I2_O)        0.124    32.059 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.048    36.107    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    39.651 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.651    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.343ns  (logic 10.848ns (31.587%)  route 23.495ns (68.413%))
  Logic Levels:           31  (CARRY4=9 LUT2=2 LUT4=6 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.419     5.562 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=19, routed)          1.814     7.376    L_reg/D_registers_q_reg[3][11]_0[9]
    SLICE_X42Y82         LUT5 (Prop_lut5_I1_O)        0.289     7.665 r  L_reg/L_37a16c87_remainder0__0_carry__1_i_8__0/O
                         net (fo=5, routed)           0.500     8.166    L_reg/L_37a16c87_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I3_O)        0.328     8.494 f  L_reg/L_37a16c87_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.054     9.547    L_reg/L_37a16c87_remainder0__0_carry_i_12__0_n_0
    SLICE_X44Y82         LUT2 (Prop_lut2_I0_O)        0.124     9.671 f  L_reg/L_37a16c87_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.728    10.399    L_reg/L_37a16c87_remainder0__0_carry_i_13__0_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I5_O)        0.124    10.523 r  L_reg/L_37a16c87_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.184    11.707    L_reg/L_37a16c87_remainder0__0_carry_i_10__0_n_0
    SLICE_X43Y82         LUT4 (Prop_lut4_I0_O)        0.124    11.831 r  L_reg/L_37a16c87_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.831    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[1]
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.381 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.381    bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.495 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.495    bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry__0_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.829 f  bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.856    13.685    L_reg/L_37a16c87_remainder0_1[9]
    SLICE_X38Y84         LUT5 (Prop_lut5_I3_O)        0.303    13.988 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.338    14.326    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X41Y84         LUT4 (Prop_lut4_I0_O)        0.124    14.450 r  L_reg/i__carry_i_15__1/O
                         net (fo=7, routed)           0.868    15.318    L_reg/i__carry_i_15__1_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.442 r  L_reg/i__carry_i_14__2/O
                         net (fo=5, routed)           0.887    16.329    L_reg/i__carry_i_14__2_n_0
    SLICE_X40Y82         LUT4 (Prop_lut4_I1_O)        0.152    16.481 r  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.870    17.351    L_reg/i__carry_i_19__2_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.326    17.677 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           1.196    18.873    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X38Y83         LUT4 (Prop_lut4_I3_O)        0.146    19.019 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.193    19.212    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    19.814 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.814    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.053 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.166    21.219    L_reg/L_37a16c87_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.302    21.521 r  L_reg/i__carry_i_25__0/O
                         net (fo=14, routed)          1.044    22.565    bseg_driver/decimal_renderer/i__carry_i_21__1
    SLICE_X37Y80         LUT5 (Prop_lut5_I0_O)        0.124    22.689 r  bseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.854    23.543    L_reg/i__carry_i_12__0_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I1_O)        0.124    23.667 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           0.972    24.639    L_reg/i__carry_i_14__1_n_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I3_O)        0.124    24.763 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.965    25.728    L_reg/i__carry_i_9__1_n_0
    SLICE_X38Y78         LUT2 (Prop_lut2_I1_O)        0.148    25.876 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.382    26.258    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X39Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    26.847 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.847    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.961 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.961    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.075 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.075    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.297 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    28.121    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y80         LUT6 (Prop_lut6_I4_O)        0.299    28.420 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.312    28.732    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X38Y79         LUT5 (Prop_lut5_I4_O)        0.124    28.856 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.967    29.823    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X40Y78         LUT4 (Prop_lut4_I1_O)        0.124    29.947 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           1.046    30.993    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I1_O)        0.124    31.117 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.817    31.935    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X42Y79         LUT4 (Prop_lut4_I1_O)        0.153    32.088 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.658    35.745    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.741    39.486 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.486    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.336ns  (logic 10.622ns (30.934%)  route 23.715ns (69.066%))
  Logic Levels:           31  (CARRY4=9 LUT2=2 LUT3=1 LUT4=5 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.419     5.562 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=19, routed)          1.814     7.376    L_reg/D_registers_q_reg[3][11]_0[9]
    SLICE_X42Y82         LUT5 (Prop_lut5_I1_O)        0.289     7.665 r  L_reg/L_37a16c87_remainder0__0_carry__1_i_8__0/O
                         net (fo=5, routed)           0.500     8.166    L_reg/L_37a16c87_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I3_O)        0.328     8.494 f  L_reg/L_37a16c87_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.054     9.547    L_reg/L_37a16c87_remainder0__0_carry_i_12__0_n_0
    SLICE_X44Y82         LUT2 (Prop_lut2_I0_O)        0.124     9.671 f  L_reg/L_37a16c87_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.728    10.399    L_reg/L_37a16c87_remainder0__0_carry_i_13__0_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I5_O)        0.124    10.523 r  L_reg/L_37a16c87_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.184    11.707    L_reg/L_37a16c87_remainder0__0_carry_i_10__0_n_0
    SLICE_X43Y82         LUT4 (Prop_lut4_I0_O)        0.124    11.831 r  L_reg/L_37a16c87_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.831    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[1]
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.381 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.381    bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.495 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.495    bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry__0_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.829 f  bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.856    13.685    L_reg/L_37a16c87_remainder0_1[9]
    SLICE_X38Y84         LUT5 (Prop_lut5_I3_O)        0.303    13.988 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.338    14.326    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X41Y84         LUT4 (Prop_lut4_I0_O)        0.124    14.450 r  L_reg/i__carry_i_15__1/O
                         net (fo=7, routed)           0.868    15.318    L_reg/i__carry_i_15__1_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.442 r  L_reg/i__carry_i_14__2/O
                         net (fo=5, routed)           0.887    16.329    L_reg/i__carry_i_14__2_n_0
    SLICE_X40Y82         LUT4 (Prop_lut4_I1_O)        0.152    16.481 r  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.870    17.351    L_reg/i__carry_i_19__2_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.326    17.677 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           1.196    18.873    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X38Y83         LUT4 (Prop_lut4_I3_O)        0.146    19.019 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.193    19.212    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    19.814 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.814    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.053 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.166    21.219    L_reg/L_37a16c87_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.302    21.521 r  L_reg/i__carry_i_25__0/O
                         net (fo=14, routed)          1.044    22.565    bseg_driver/decimal_renderer/i__carry_i_21__1
    SLICE_X37Y80         LUT5 (Prop_lut5_I0_O)        0.124    22.689 r  bseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.854    23.543    L_reg/i__carry_i_12__0_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I1_O)        0.124    23.667 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           0.972    24.639    L_reg/i__carry_i_14__1_n_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I3_O)        0.124    24.763 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.965    25.728    L_reg/i__carry_i_9__1_n_0
    SLICE_X38Y78         LUT2 (Prop_lut2_I1_O)        0.148    25.876 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.382    26.258    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X39Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    26.847 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.847    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.961 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.961    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.075 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.075    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.297 f  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    28.121    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y80         LUT6 (Prop_lut6_I4_O)        0.299    28.420 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.312    28.732    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X38Y79         LUT5 (Prop_lut5_I4_O)        0.124    28.856 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.967    29.823    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X40Y78         LUT4 (Prop_lut4_I1_O)        0.124    29.947 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.667    30.614    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I1_O)        0.124    30.738 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.032    31.770    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X42Y79         LUT3 (Prop_lut3_I1_O)        0.124    31.894 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.041    35.936    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    39.479 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.479    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.317ns  (logic 10.842ns (31.595%)  route 23.474ns (68.405%))
  Logic Levels:           31  (CARRY4=9 LUT2=2 LUT4=6 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.419     5.562 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=19, routed)          1.814     7.376    L_reg/D_registers_q_reg[3][11]_0[9]
    SLICE_X42Y82         LUT5 (Prop_lut5_I1_O)        0.289     7.665 r  L_reg/L_37a16c87_remainder0__0_carry__1_i_8__0/O
                         net (fo=5, routed)           0.500     8.166    L_reg/L_37a16c87_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I3_O)        0.328     8.494 f  L_reg/L_37a16c87_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.054     9.547    L_reg/L_37a16c87_remainder0__0_carry_i_12__0_n_0
    SLICE_X44Y82         LUT2 (Prop_lut2_I0_O)        0.124     9.671 f  L_reg/L_37a16c87_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.728    10.399    L_reg/L_37a16c87_remainder0__0_carry_i_13__0_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I5_O)        0.124    10.523 r  L_reg/L_37a16c87_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.184    11.707    L_reg/L_37a16c87_remainder0__0_carry_i_10__0_n_0
    SLICE_X43Y82         LUT4 (Prop_lut4_I0_O)        0.124    11.831 r  L_reg/L_37a16c87_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.831    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[1]
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.381 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.381    bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.495 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.495    bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry__0_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.829 f  bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.856    13.685    L_reg/L_37a16c87_remainder0_1[9]
    SLICE_X38Y84         LUT5 (Prop_lut5_I3_O)        0.303    13.988 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.338    14.326    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X41Y84         LUT4 (Prop_lut4_I0_O)        0.124    14.450 r  L_reg/i__carry_i_15__1/O
                         net (fo=7, routed)           0.868    15.318    L_reg/i__carry_i_15__1_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.442 r  L_reg/i__carry_i_14__2/O
                         net (fo=5, routed)           0.887    16.329    L_reg/i__carry_i_14__2_n_0
    SLICE_X40Y82         LUT4 (Prop_lut4_I1_O)        0.152    16.481 r  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.870    17.351    L_reg/i__carry_i_19__2_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.326    17.677 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           1.196    18.873    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X38Y83         LUT4 (Prop_lut4_I3_O)        0.146    19.019 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.193    19.212    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    19.814 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.814    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.053 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.166    21.219    L_reg/L_37a16c87_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.302    21.521 r  L_reg/i__carry_i_25__0/O
                         net (fo=14, routed)          1.044    22.565    bseg_driver/decimal_renderer/i__carry_i_21__1
    SLICE_X37Y80         LUT5 (Prop_lut5_I0_O)        0.124    22.689 r  bseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.854    23.543    L_reg/i__carry_i_12__0_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I1_O)        0.124    23.667 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           0.972    24.639    L_reg/i__carry_i_14__1_n_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I3_O)        0.124    24.763 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.965    25.728    L_reg/i__carry_i_9__1_n_0
    SLICE_X38Y78         LUT2 (Prop_lut2_I1_O)        0.148    25.876 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.382    26.258    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X39Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    26.847 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.847    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.961 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.961    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.075 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.075    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.297 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    28.121    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y80         LUT6 (Prop_lut6_I4_O)        0.299    28.420 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.312    28.732    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X38Y79         LUT5 (Prop_lut5_I4_O)        0.124    28.856 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.967    29.823    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X40Y78         LUT4 (Prop_lut4_I1_O)        0.124    29.947 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           1.046    30.993    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I1_O)        0.124    31.117 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.840    31.957    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X42Y79         LUT4 (Prop_lut4_I3_O)        0.146    32.103 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.614    35.717    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.742    39.460 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.460    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.173ns  (logic 10.864ns (31.793%)  route 23.308ns (68.207%))
  Logic Levels:           31  (CARRY4=9 LUT2=2 LUT4=6 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.419     5.562 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=19, routed)          1.814     7.376    L_reg/D_registers_q_reg[3][11]_0[9]
    SLICE_X42Y82         LUT5 (Prop_lut5_I1_O)        0.289     7.665 r  L_reg/L_37a16c87_remainder0__0_carry__1_i_8__0/O
                         net (fo=5, routed)           0.500     8.166    L_reg/L_37a16c87_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I3_O)        0.328     8.494 f  L_reg/L_37a16c87_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.054     9.547    L_reg/L_37a16c87_remainder0__0_carry_i_12__0_n_0
    SLICE_X44Y82         LUT2 (Prop_lut2_I0_O)        0.124     9.671 f  L_reg/L_37a16c87_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.728    10.399    L_reg/L_37a16c87_remainder0__0_carry_i_13__0_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I5_O)        0.124    10.523 r  L_reg/L_37a16c87_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.184    11.707    L_reg/L_37a16c87_remainder0__0_carry_i_10__0_n_0
    SLICE_X43Y82         LUT4 (Prop_lut4_I0_O)        0.124    11.831 r  L_reg/L_37a16c87_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.831    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[1]
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.381 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.381    bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.495 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.495    bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry__0_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.829 f  bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.856    13.685    L_reg/L_37a16c87_remainder0_1[9]
    SLICE_X38Y84         LUT5 (Prop_lut5_I3_O)        0.303    13.988 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.338    14.326    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X41Y84         LUT4 (Prop_lut4_I0_O)        0.124    14.450 r  L_reg/i__carry_i_15__1/O
                         net (fo=7, routed)           0.868    15.318    L_reg/i__carry_i_15__1_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.442 r  L_reg/i__carry_i_14__2/O
                         net (fo=5, routed)           0.887    16.329    L_reg/i__carry_i_14__2_n_0
    SLICE_X40Y82         LUT4 (Prop_lut4_I1_O)        0.152    16.481 r  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.870    17.351    L_reg/i__carry_i_19__2_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.326    17.677 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           1.196    18.873    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X38Y83         LUT4 (Prop_lut4_I3_O)        0.146    19.019 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.193    19.212    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    19.814 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.814    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.053 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.166    21.219    L_reg/L_37a16c87_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.302    21.521 r  L_reg/i__carry_i_25__0/O
                         net (fo=14, routed)          1.044    22.565    bseg_driver/decimal_renderer/i__carry_i_21__1
    SLICE_X37Y80         LUT5 (Prop_lut5_I0_O)        0.124    22.689 r  bseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.854    23.543    L_reg/i__carry_i_12__0_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I1_O)        0.124    23.667 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           0.972    24.639    L_reg/i__carry_i_14__1_n_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I3_O)        0.124    24.763 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.965    25.728    L_reg/i__carry_i_9__1_n_0
    SLICE_X38Y78         LUT2 (Prop_lut2_I1_O)        0.148    25.876 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.382    26.258    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X39Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    26.847 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.847    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.961 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.961    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.075 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.075    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.297 f  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    28.121    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y80         LUT6 (Prop_lut6_I4_O)        0.299    28.420 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.312    28.732    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X38Y79         LUT5 (Prop_lut5_I4_O)        0.124    28.856 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.967    29.823    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X40Y78         LUT4 (Prop_lut4_I1_O)        0.124    29.947 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           1.046    30.993    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I1_O)        0.124    31.117 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.628    31.745    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X42Y79         LUT4 (Prop_lut4_I3_O)        0.150    31.895 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.660    35.555    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.760    39.316 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.316    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.001ns  (logic 10.623ns (31.243%)  route 23.378ns (68.757%))
  Logic Levels:           31  (CARRY4=9 LUT2=2 LUT4=6 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.419     5.562 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=19, routed)          1.814     7.376    L_reg/D_registers_q_reg[3][11]_0[9]
    SLICE_X42Y82         LUT5 (Prop_lut5_I1_O)        0.289     7.665 r  L_reg/L_37a16c87_remainder0__0_carry__1_i_8__0/O
                         net (fo=5, routed)           0.500     8.166    L_reg/L_37a16c87_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I3_O)        0.328     8.494 f  L_reg/L_37a16c87_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.054     9.547    L_reg/L_37a16c87_remainder0__0_carry_i_12__0_n_0
    SLICE_X44Y82         LUT2 (Prop_lut2_I0_O)        0.124     9.671 f  L_reg/L_37a16c87_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.728    10.399    L_reg/L_37a16c87_remainder0__0_carry_i_13__0_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I5_O)        0.124    10.523 r  L_reg/L_37a16c87_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.184    11.707    L_reg/L_37a16c87_remainder0__0_carry_i_10__0_n_0
    SLICE_X43Y82         LUT4 (Prop_lut4_I0_O)        0.124    11.831 r  L_reg/L_37a16c87_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.831    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[1]
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.381 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.381    bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.495 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.495    bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry__0_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.829 f  bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.856    13.685    L_reg/L_37a16c87_remainder0_1[9]
    SLICE_X38Y84         LUT5 (Prop_lut5_I3_O)        0.303    13.988 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.338    14.326    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X41Y84         LUT4 (Prop_lut4_I0_O)        0.124    14.450 r  L_reg/i__carry_i_15__1/O
                         net (fo=7, routed)           0.868    15.318    L_reg/i__carry_i_15__1_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.442 r  L_reg/i__carry_i_14__2/O
                         net (fo=5, routed)           0.887    16.329    L_reg/i__carry_i_14__2_n_0
    SLICE_X40Y82         LUT4 (Prop_lut4_I1_O)        0.152    16.481 r  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.870    17.351    L_reg/i__carry_i_19__2_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.326    17.677 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           1.196    18.873    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X38Y83         LUT4 (Prop_lut4_I3_O)        0.146    19.019 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.193    19.212    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    19.814 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.814    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.053 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.166    21.219    L_reg/L_37a16c87_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.302    21.521 r  L_reg/i__carry_i_25__0/O
                         net (fo=14, routed)          1.044    22.565    bseg_driver/decimal_renderer/i__carry_i_21__1
    SLICE_X37Y80         LUT5 (Prop_lut5_I0_O)        0.124    22.689 r  bseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.854    23.543    L_reg/i__carry_i_12__0_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I1_O)        0.124    23.667 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           0.972    24.639    L_reg/i__carry_i_14__1_n_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I3_O)        0.124    24.763 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.965    25.728    L_reg/i__carry_i_9__1_n_0
    SLICE_X38Y78         LUT2 (Prop_lut2_I1_O)        0.148    25.876 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.382    26.258    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X39Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    26.847 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.847    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.961 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.961    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.075 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.075    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.297 f  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    28.121    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y80         LUT6 (Prop_lut6_I4_O)        0.299    28.420 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.312    28.732    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X38Y79         LUT5 (Prop_lut5_I4_O)        0.124    28.856 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.967    29.823    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X40Y78         LUT4 (Prop_lut4_I1_O)        0.124    29.947 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           1.046    30.993    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I1_O)        0.124    31.117 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.628    31.745    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X42Y79         LUT4 (Prop_lut4_I0_O)        0.124    31.869 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.730    35.599    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    39.144 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.144    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.947ns  (logic 10.610ns (31.256%)  route 23.336ns (68.744%))
  Logic Levels:           31  (CARRY4=9 LUT2=2 LUT4=6 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.419     5.562 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=19, routed)          1.814     7.376    L_reg/D_registers_q_reg[3][11]_0[9]
    SLICE_X42Y82         LUT5 (Prop_lut5_I1_O)        0.289     7.665 r  L_reg/L_37a16c87_remainder0__0_carry__1_i_8__0/O
                         net (fo=5, routed)           0.500     8.166    L_reg/L_37a16c87_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I3_O)        0.328     8.494 f  L_reg/L_37a16c87_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.054     9.547    L_reg/L_37a16c87_remainder0__0_carry_i_12__0_n_0
    SLICE_X44Y82         LUT2 (Prop_lut2_I0_O)        0.124     9.671 f  L_reg/L_37a16c87_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.728    10.399    L_reg/L_37a16c87_remainder0__0_carry_i_13__0_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I5_O)        0.124    10.523 r  L_reg/L_37a16c87_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.184    11.707    L_reg/L_37a16c87_remainder0__0_carry_i_10__0_n_0
    SLICE_X43Y82         LUT4 (Prop_lut4_I0_O)        0.124    11.831 r  L_reg/L_37a16c87_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.831    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[1]
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.381 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.381    bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.495 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.495    bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry__0_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.829 f  bseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.856    13.685    L_reg/L_37a16c87_remainder0_1[9]
    SLICE_X38Y84         LUT5 (Prop_lut5_I3_O)        0.303    13.988 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.338    14.326    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X41Y84         LUT4 (Prop_lut4_I0_O)        0.124    14.450 r  L_reg/i__carry_i_15__1/O
                         net (fo=7, routed)           0.868    15.318    L_reg/i__carry_i_15__1_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.442 r  L_reg/i__carry_i_14__2/O
                         net (fo=5, routed)           0.887    16.329    L_reg/i__carry_i_14__2_n_0
    SLICE_X40Y82         LUT4 (Prop_lut4_I1_O)        0.152    16.481 r  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.870    17.351    L_reg/i__carry_i_19__2_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.326    17.677 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           1.196    18.873    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X38Y83         LUT4 (Prop_lut4_I3_O)        0.146    19.019 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.193    19.212    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    19.814 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.814    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.053 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.166    21.219    L_reg/L_37a16c87_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.302    21.521 r  L_reg/i__carry_i_25__0/O
                         net (fo=14, routed)          1.044    22.565    bseg_driver/decimal_renderer/i__carry_i_21__1
    SLICE_X37Y80         LUT5 (Prop_lut5_I0_O)        0.124    22.689 r  bseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.854    23.543    L_reg/i__carry_i_12__0_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I1_O)        0.124    23.667 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           0.972    24.639    L_reg/i__carry_i_14__1_n_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I3_O)        0.124    24.763 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.965    25.728    L_reg/i__carry_i_9__1_n_0
    SLICE_X38Y78         LUT2 (Prop_lut2_I1_O)        0.148    25.876 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.382    26.258    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X39Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    26.847 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.847    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.961 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.961    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.075 r  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.075    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.297 f  bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    28.121    bseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y80         LUT6 (Prop_lut6_I4_O)        0.299    28.420 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.312    28.732    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X38Y79         LUT5 (Prop_lut5_I4_O)        0.124    28.856 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.967    29.823    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X40Y78         LUT4 (Prop_lut4_I1_O)        0.124    29.947 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           1.046    30.993    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I1_O)        0.124    31.117 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.840    31.957    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X42Y79         LUT4 (Prop_lut4_I0_O)        0.124    32.081 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.476    35.557    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    39.090 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.090    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.766ns  (logic 11.236ns (33.277%)  route 22.530ns (66.723%))
  Logic Levels:           30  (CARRY4=7 LUT2=6 LUT3=2 LUT4=5 LUT5=1 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X47Y94         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=14, routed)          1.581     7.176    L_reg/Q[5]
    SLICE_X44Y99         LUT2 (Prop_lut2_I1_O)        0.124     7.300 f  L_reg/L_37a16c87_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.931     8.231    L_reg/L_37a16c87_remainder0__0_carry_i_20__0_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.355 f  L_reg/L_37a16c87_remainder0__0_carry_i_13__1/O
                         net (fo=2, routed)           0.854     9.209    L_reg/L_37a16c87_remainder0__0_carry_i_13__1_n_0
    SLICE_X47Y96         LUT2 (Prop_lut2_I1_O)        0.124     9.333 r  L_reg/L_37a16c87_remainder0__0_carry_i_12__1/O
                         net (fo=6, routed)           1.186    10.519    L_reg/L_37a16c87_remainder0__0_carry_i_12__1_n_0
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.150    10.669 r  L_reg/L_37a16c87_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.248    11.916    L_reg/L_37a16c87_remainder0__0_carry_i_9__1_n_0
    SLICE_X47Y97         LUT4 (Prop_lut4_I1_O)        0.326    12.242 r  L_reg/L_37a16c87_remainder0__0_carry_i_5__1/O
                         net (fo=1, routed)           0.000    12.242    timerseg_driver/decimal_renderer/i__carry__1_i_10_0[2]
    SLICE_X47Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.640 r  timerseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.640    timerseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.862 r  timerseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry__0/O[0]
                         net (fo=6, routed)           0.966    13.828    L_reg/L_37a16c87_remainder0_3[4]
    SLICE_X45Y98         LUT3 (Prop_lut3_I2_O)        0.327    14.155 r  L_reg/i__carry__1_i_12/O
                         net (fo=10, routed)          1.000    15.155    L_reg/i__carry__1_i_12_n_0
    SLICE_X45Y97         LUT6 (Prop_lut6_I2_O)        0.332    15.487 f  L_reg/i__carry__1_i_8/O
                         net (fo=2, routed)           0.581    16.068    L_reg/i__carry__1_i_8_n_0
    SLICE_X45Y98         LUT4 (Prop_lut4_I3_O)        0.118    16.186 f  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.652    16.838    L_reg/i__carry_i_16__4_n_0
    SLICE_X44Y98         LUT2 (Prop_lut2_I1_O)        0.352    17.190 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.837    18.028    L_reg/i__carry_i_19__4_n_0
    SLICE_X44Y97         LUT2 (Prop_lut2_I1_O)        0.354    18.382 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.316    18.697    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I0_O)        0.326    19.023 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.645    19.669    L_reg/i__carry_i_12__1_n_0
    SLICE_X40Y99         LUT2 (Prop_lut2_I1_O)        0.124    19.793 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.189    19.982    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X41Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.508 r  timerseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    20.509    timerseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.822 f  timerseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=4, routed)           1.133    21.955    L_reg/L_37a16c87_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X40Y96         LUT4 (Prop_lut4_I3_O)        0.334    22.289 r  L_reg/i__carry_i_25__1/O
                         net (fo=4, routed)           0.770    23.059    L_reg/i__carry_i_25__1_n_0
    SLICE_X42Y96         LUT6 (Prop_lut6_I5_O)        0.326    23.385 f  L_reg/i__carry_i_14__3/O
                         net (fo=5, routed)           1.002    24.387    L_reg/i__carry_i_14__3_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I5_O)        0.124    24.511 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.814    25.325    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I5_O)        0.124    25.449 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.824    26.273    L_reg/i__carry_i_12__2_n_0
    SLICE_X41Y93         LUT4 (Prop_lut4_I0_O)        0.124    26.397 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    26.397    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.947 r  timerseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.947    timerseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.061 r  timerseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.061    timerseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.300 r  timerseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.803    28.102    timerseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X40Y95         LUT6 (Prop_lut6_I5_O)        0.302    28.404 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.516    28.921    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X40Y94         LUT5 (Prop_lut5_I4_O)        0.124    29.045 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.585    29.630    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X43Y94         LUT3 (Prop_lut3_I2_O)        0.150    29.780 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.755    30.536    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I4_O)        0.326    30.862 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.377    32.239    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I3_O)        0.124    32.363 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.963    35.326    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    38.905 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.905    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.761ns  (logic 11.180ns (33.114%)  route 22.582ns (66.886%))
  Logic Levels:           30  (CARRY4=7 LUT2=6 LUT3=2 LUT4=5 LUT5=1 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X47Y94         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=14, routed)          1.581     7.176    L_reg/Q[5]
    SLICE_X44Y99         LUT2 (Prop_lut2_I1_O)        0.124     7.300 f  L_reg/L_37a16c87_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.931     8.231    L_reg/L_37a16c87_remainder0__0_carry_i_20__0_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.355 f  L_reg/L_37a16c87_remainder0__0_carry_i_13__1/O
                         net (fo=2, routed)           0.854     9.209    L_reg/L_37a16c87_remainder0__0_carry_i_13__1_n_0
    SLICE_X47Y96         LUT2 (Prop_lut2_I1_O)        0.124     9.333 r  L_reg/L_37a16c87_remainder0__0_carry_i_12__1/O
                         net (fo=6, routed)           1.186    10.519    L_reg/L_37a16c87_remainder0__0_carry_i_12__1_n_0
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.150    10.669 r  L_reg/L_37a16c87_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.248    11.916    L_reg/L_37a16c87_remainder0__0_carry_i_9__1_n_0
    SLICE_X47Y97         LUT4 (Prop_lut4_I1_O)        0.326    12.242 r  L_reg/L_37a16c87_remainder0__0_carry_i_5__1/O
                         net (fo=1, routed)           0.000    12.242    timerseg_driver/decimal_renderer/i__carry__1_i_10_0[2]
    SLICE_X47Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.640 r  timerseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.640    timerseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.862 r  timerseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry__0/O[0]
                         net (fo=6, routed)           0.966    13.828    L_reg/L_37a16c87_remainder0_3[4]
    SLICE_X45Y98         LUT3 (Prop_lut3_I2_O)        0.327    14.155 r  L_reg/i__carry__1_i_12/O
                         net (fo=10, routed)          1.000    15.155    L_reg/i__carry__1_i_12_n_0
    SLICE_X45Y97         LUT6 (Prop_lut6_I2_O)        0.332    15.487 f  L_reg/i__carry__1_i_8/O
                         net (fo=2, routed)           0.581    16.068    L_reg/i__carry__1_i_8_n_0
    SLICE_X45Y98         LUT4 (Prop_lut4_I3_O)        0.118    16.186 f  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.652    16.838    L_reg/i__carry_i_16__4_n_0
    SLICE_X44Y98         LUT2 (Prop_lut2_I1_O)        0.352    17.190 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.837    18.028    L_reg/i__carry_i_19__4_n_0
    SLICE_X44Y97         LUT2 (Prop_lut2_I1_O)        0.354    18.382 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.316    18.697    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I0_O)        0.326    19.023 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.645    19.669    L_reg/i__carry_i_12__1_n_0
    SLICE_X40Y99         LUT2 (Prop_lut2_I1_O)        0.124    19.793 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.189    19.982    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X41Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.508 r  timerseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    20.509    timerseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.822 f  timerseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=4, routed)           1.133    21.955    L_reg/L_37a16c87_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X40Y96         LUT4 (Prop_lut4_I3_O)        0.334    22.289 r  L_reg/i__carry_i_25__1/O
                         net (fo=4, routed)           0.770    23.059    L_reg/i__carry_i_25__1_n_0
    SLICE_X42Y96         LUT6 (Prop_lut6_I5_O)        0.326    23.385 f  L_reg/i__carry_i_14__3/O
                         net (fo=5, routed)           1.002    24.387    L_reg/i__carry_i_14__3_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I5_O)        0.124    24.511 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.814    25.325    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I5_O)        0.124    25.449 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.824    26.273    L_reg/i__carry_i_12__2_n_0
    SLICE_X41Y93         LUT4 (Prop_lut4_I0_O)        0.124    26.397 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    26.397    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.947 r  timerseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.947    timerseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.061 r  timerseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.061    timerseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.300 r  timerseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.803    28.102    timerseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X40Y95         LUT6 (Prop_lut6_I5_O)        0.302    28.404 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.516    28.921    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X40Y94         LUT5 (Prop_lut5_I4_O)        0.124    29.045 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.585    29.630    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X43Y94         LUT3 (Prop_lut3_I2_O)        0.150    29.780 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.755    30.536    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I4_O)        0.326    30.862 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.152    32.014    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I1_O)        0.124    32.138 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.240    35.378    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.523    38.900 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.900    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.620ns  (logic 11.174ns (33.235%)  route 22.446ns (66.765%))
  Logic Levels:           30  (CARRY4=7 LUT2=6 LUT3=2 LUT4=5 LUT5=1 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X47Y94         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=14, routed)          1.581     7.176    L_reg/Q[5]
    SLICE_X44Y99         LUT2 (Prop_lut2_I1_O)        0.124     7.300 f  L_reg/L_37a16c87_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.931     8.231    L_reg/L_37a16c87_remainder0__0_carry_i_20__0_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.355 f  L_reg/L_37a16c87_remainder0__0_carry_i_13__1/O
                         net (fo=2, routed)           0.854     9.209    L_reg/L_37a16c87_remainder0__0_carry_i_13__1_n_0
    SLICE_X47Y96         LUT2 (Prop_lut2_I1_O)        0.124     9.333 r  L_reg/L_37a16c87_remainder0__0_carry_i_12__1/O
                         net (fo=6, routed)           1.186    10.519    L_reg/L_37a16c87_remainder0__0_carry_i_12__1_n_0
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.150    10.669 r  L_reg/L_37a16c87_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.248    11.916    L_reg/L_37a16c87_remainder0__0_carry_i_9__1_n_0
    SLICE_X47Y97         LUT4 (Prop_lut4_I1_O)        0.326    12.242 r  L_reg/L_37a16c87_remainder0__0_carry_i_5__1/O
                         net (fo=1, routed)           0.000    12.242    timerseg_driver/decimal_renderer/i__carry__1_i_10_0[2]
    SLICE_X47Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.640 r  timerseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.640    timerseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.862 r  timerseg_driver/decimal_renderer/L_37a16c87_remainder0__0_carry__0/O[0]
                         net (fo=6, routed)           0.966    13.828    L_reg/L_37a16c87_remainder0_3[4]
    SLICE_X45Y98         LUT3 (Prop_lut3_I2_O)        0.327    14.155 r  L_reg/i__carry__1_i_12/O
                         net (fo=10, routed)          1.000    15.155    L_reg/i__carry__1_i_12_n_0
    SLICE_X45Y97         LUT6 (Prop_lut6_I2_O)        0.332    15.487 f  L_reg/i__carry__1_i_8/O
                         net (fo=2, routed)           0.581    16.068    L_reg/i__carry__1_i_8_n_0
    SLICE_X45Y98         LUT4 (Prop_lut4_I3_O)        0.118    16.186 f  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.652    16.838    L_reg/i__carry_i_16__4_n_0
    SLICE_X44Y98         LUT2 (Prop_lut2_I1_O)        0.352    17.190 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.837    18.028    L_reg/i__carry_i_19__4_n_0
    SLICE_X44Y97         LUT2 (Prop_lut2_I1_O)        0.354    18.382 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.316    18.697    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X43Y97         LUT2 (Prop_lut2_I0_O)        0.326    19.023 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.645    19.669    L_reg/i__carry_i_12__1_n_0
    SLICE_X40Y99         LUT2 (Prop_lut2_I1_O)        0.124    19.793 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.189    19.982    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X41Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.508 r  timerseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    20.509    timerseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.822 f  timerseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=4, routed)           1.133    21.955    L_reg/L_37a16c87_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X40Y96         LUT4 (Prop_lut4_I3_O)        0.334    22.289 r  L_reg/i__carry_i_25__1/O
                         net (fo=4, routed)           0.770    23.059    L_reg/i__carry_i_25__1_n_0
    SLICE_X42Y96         LUT6 (Prop_lut6_I5_O)        0.326    23.385 f  L_reg/i__carry_i_14__3/O
                         net (fo=5, routed)           1.002    24.387    L_reg/i__carry_i_14__3_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I5_O)        0.124    24.511 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.814    25.325    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I5_O)        0.124    25.449 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.824    26.273    L_reg/i__carry_i_12__2_n_0
    SLICE_X41Y93         LUT4 (Prop_lut4_I0_O)        0.124    26.397 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    26.397    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.947 r  timerseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.947    timerseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.061 r  timerseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.061    timerseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.300 f  timerseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.803    28.102    timerseg_driver/decimal_renderer/L_37a16c87_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X40Y95         LUT6 (Prop_lut6_I5_O)        0.302    28.404 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.516    28.921    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X40Y94         LUT5 (Prop_lut5_I4_O)        0.124    29.045 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.585    29.630    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X43Y94         LUT3 (Prop_lut3_I2_O)        0.150    29.780 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.755    30.536    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I4_O)        0.326    30.862 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.171    32.033    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I3_O)        0.124    32.157 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.085    35.242    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    38.759 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.759    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.367ns (80.167%)  route 0.338ns (19.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.338     2.012    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.238 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.238    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.363ns (78.757%)  route 0.368ns (21.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.368     2.042    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.264 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.264    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.409ns (80.140%)  route 0.349ns (19.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.349     2.010    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.290 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.290    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.404ns (76.234%)  route 0.438ns (23.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.438     2.099    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.375 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.375    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1598639333[1].cond_butt_sel_desel/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.415ns (70.892%)  route 0.581ns (29.108%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.591     1.535    forLoop_idx_0_1598639333[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  forLoop_idx_0_1598639333[1].cond_butt_sel_desel/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_1598639333[1].cond_butt_sel_desel/D_ctr_q_reg[8]/Q
                         net (fo=4, routed)           0.132     1.808    forLoop_idx_0_1598639333[1].cond_butt_sel_desel/D_ctr_q_reg[8]
    SLICE_X63Y61         LUT6 (Prop_lut6_I1_O)        0.045     1.853 r  forLoop_idx_0_1598639333[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=8, routed)           0.449     2.302    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.531 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.531    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 1.477ns (73.908%)  route 0.521ns (26.092%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.148     1.685 r  cond_butt_next_play/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.113     1.798    cond_butt_next_play/D_ctr_q_reg[9]
    SLICE_X64Y53         LUT6 (Prop_lut6_I5_O)        0.099     1.897 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.408     2.305    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.535 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.535    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.173ns  (logic 1.369ns (62.984%)  route 0.804ns (37.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.592     1.536    display/clk_IBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.804     2.481    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.709 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.709    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1598639333[0].cond_butt_sel_desel/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.444ns (66.041%)  route 0.742ns (33.959%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.591     1.535    forLoop_idx_0_1598639333[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  forLoop_idx_0_1598639333[0].cond_butt_sel_desel/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  forLoop_idx_0_1598639333[0].cond_butt_sel_desel/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.222     1.921    forLoop_idx_0_1598639333[0].cond_butt_sel_desel/D_ctr_q_reg[10]
    SLICE_X60Y61         LUT6 (Prop_lut6_I0_O)        0.045     1.966 r  forLoop_idx_0_1598639333[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=11, routed)          0.520     2.486    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.721 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.721    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.383ns (61.575%)  route 0.863ns (38.425%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.592     1.536    display/clk_IBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.863     2.540    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.782 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.782    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.396ns (61.898%)  route 0.859ns (38.102%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.589     1.533    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y85         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDPE (Prop_fdpe_C_Q)         0.164     1.697 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.859     2.556    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.788 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.788    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_504225643[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.241ns  (logic 1.615ns (38.078%)  route 2.626ns (61.922%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.012     3.503    forLoop_idx_0_504225643[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.627 r  forLoop_idx_0_504225643[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.615     4.241    forLoop_idx_0_504225643[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y77         SRLC32E                                      r  forLoop_idx_0_504225643[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.429     4.833    forLoop_idx_0_504225643[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y77         SRLC32E                                      r  forLoop_idx_0_504225643[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_504225643[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.064ns  (logic 1.619ns (39.834%)  route 2.445ns (60.166%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.465     2.960    forLoop_idx_0_504225643[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.084 r  forLoop_idx_0_504225643[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.980     4.064    forLoop_idx_0_504225643[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X52Y72         SRLC32E                                      r  forLoop_idx_0_504225643[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.428     4.832    forLoop_idx_0_504225643[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X52Y72         SRLC32E                                      r  forLoop_idx_0_504225643[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1598639333[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.037ns  (logic 1.611ns (39.901%)  route 2.426ns (60.099%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.625     3.112    forLoop_idx_0_1598639333[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.236 r  forLoop_idx_0_1598639333[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.801     4.037    forLoop_idx_0_1598639333[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X60Y55         SRLC32E                                      r  forLoop_idx_0_1598639333[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.508     4.912    forLoop_idx_0_1598639333[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y55         SRLC32E                                      r  forLoop_idx_0_1598639333[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 1.622ns (40.530%)  route 2.381ns (59.470%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.849     3.348    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.472 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.532     4.003    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y55         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.508     4.912    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y55         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_504225643[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.989ns  (logic 1.617ns (40.543%)  route 2.372ns (59.457%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.819     3.312    forLoop_idx_0_504225643[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.436 r  forLoop_idx_0_504225643[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.553     3.989    forLoop_idx_0_504225643[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X56Y77         SRLC32E                                      r  forLoop_idx_0_504225643[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.429     4.833    forLoop_idx_0_504225643[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y77         SRLC32E                                      r  forLoop_idx_0_504225643[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_504225643[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.966ns  (logic 1.625ns (40.967%)  route 2.341ns (59.033%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.777     3.278    forLoop_idx_0_504225643[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.402 r  forLoop_idx_0_504225643[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.564     3.966    forLoop_idx_0_504225643[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y72         SRLC32E                                      r  forLoop_idx_0_504225643[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.494     4.898    forLoop_idx_0_504225643[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y72         SRLC32E                                      r  forLoop_idx_0_504225643[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1598639333[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.329ns  (logic 1.618ns (48.616%)  route 1.711ns (51.384%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.332     2.826    forLoop_idx_0_1598639333[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.950 r  forLoop_idx_0_1598639333[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.378     3.329    forLoop_idx_0_1598639333[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y61         SRLC32E                                      r  forLoop_idx_0_1598639333[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.506     4.910    forLoop_idx_0_1598639333[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y61         SRLC32E                                      r  forLoop_idx_0_1598639333[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.161ns  (logic 1.628ns (51.498%)  route 1.533ns (48.502%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.995     2.499    reset_cond/butt_reset_IBUF
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.124     2.623 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.161    reset_cond/M_reset_cond_in
    SLICE_X65Y85         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y85         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.161ns  (logic 1.628ns (51.498%)  route 1.533ns (48.502%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.995     2.499    reset_cond/butt_reset_IBUF
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.124     2.623 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.161    reset_cond/M_reset_cond_in
    SLICE_X64Y85         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y85         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.161ns  (logic 1.628ns (51.498%)  route 1.533ns (48.502%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.995     2.499    reset_cond/butt_reset_IBUF
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.124     2.623 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.161    reset_cond/M_reset_cond_in
    SLICE_X64Y85         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y85         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.316ns (36.727%)  route 0.545ns (63.273%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.633    reset_cond/butt_reset_IBUF
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.045     0.678 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     0.861    reset_cond/M_reset_cond_in
    SLICE_X65Y85         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y85         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.316ns (36.727%)  route 0.545ns (63.273%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.633    reset_cond/butt_reset_IBUF
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.045     0.678 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     0.861    reset_cond/M_reset_cond_in
    SLICE_X64Y85         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y85         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.316ns (36.727%)  route 0.545ns (63.273%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.633    reset_cond/butt_reset_IBUF
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.045     0.678 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     0.861    reset_cond/M_reset_cond_in
    SLICE_X64Y85         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y85         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.316ns (36.727%)  route 0.545ns (63.273%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.633    reset_cond/butt_reset_IBUF
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.045     0.678 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     0.861    reset_cond/M_reset_cond_in
    SLICE_X64Y85         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y85         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.316ns (36.727%)  route 0.545ns (63.273%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.633    reset_cond/butt_reset_IBUF
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.045     0.678 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     0.861    reset_cond/M_reset_cond_in
    SLICE_X64Y85         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y85         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1598639333[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.307ns (32.714%)  route 0.632ns (67.286%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.516     0.778    forLoop_idx_0_1598639333[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.823 r  forLoop_idx_0_1598639333[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.115     0.939    forLoop_idx_0_1598639333[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y61         SRLC32E                                      r  forLoop_idx_0_1598639333[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.861     2.051    forLoop_idx_0_1598639333[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y61         SRLC32E                                      r  forLoop_idx_0_1598639333[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_504225643[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.231ns  (logic 0.313ns (25.466%)  route 0.917ns (74.534%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.692     0.960    forLoop_idx_0_504225643[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.005 r  forLoop_idx_0_504225643[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.225     1.231    forLoop_idx_0_504225643[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y72         SRLC32E                                      r  forLoop_idx_0_504225643[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.849     2.038    forLoop_idx_0_504225643[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y72         SRLC32E                                      r  forLoop_idx_0_504225643[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1598639333[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.231ns  (logic 0.300ns (24.342%)  route 0.931ns (75.658%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.633     0.888    forLoop_idx_0_1598639333[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.933 r  forLoop_idx_0_1598639333[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.298     1.231    forLoop_idx_0_1598639333[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X60Y55         SRLC32E                                      r  forLoop_idx_0_1598639333[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.861     2.051    forLoop_idx_0_1598639333[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y55         SRLC32E                                      r  forLoop_idx_0_1598639333[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.311ns (25.176%)  route 0.925ns (74.824%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.013    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.058 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.178     1.236    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y55         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.861     2.051    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y55         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_504225643[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.261ns  (logic 0.306ns (24.274%)  route 0.955ns (75.726%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.714     0.975    forLoop_idx_0_504225643[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.020 r  forLoop_idx_0_504225643[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.241     1.261    forLoop_idx_0_504225643[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X56Y77         SRLC32E                                      r  forLoop_idx_0_504225643[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.821     2.011    forLoop_idx_0_504225643[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y77         SRLC32E                                      r  forLoop_idx_0_504225643[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





