Release 12.4 - xst M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: principal.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "principal.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "principal"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : principal
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/alumnos/ProCelt1/MUX4x4.vhd" in Library work.
Architecture behavioral of Entity mux4x4 is up to date.
Compiling vhdl file "C:/alumnos/ProCelt1/decod7s.vhd" in Library work.
Architecture behavioral of Entity decod7s is up to date.
Compiling vhdl file "C:/alumnos/ProCelt1/refresco.vhd" in Library work.
Architecture behavioral of Entity refresco is up to date.
Compiling vhdl file "C:/alumnos/ProCelt1/gen_reloj.vhd" in Library work.
Architecture behavioral of Entity gen_reloj is up to date.
Compiling vhdl file "C:/alumnos/ProCelt1/reg_desp40.vhd" in Library work.
Architecture behavioral of Entity reg_desp40 is up to date.
Compiling vhdl file "C:/alumnos/ProCelt1/sumador40.vhd" in Library work.
Architecture behavioral of Entity sumador40 is up to date.
Compiling vhdl file "C:/alumnos/ProCelt1/comparador.vhd" in Library work.
Architecture behavioral of Entity comparador is up to date.
Compiling vhdl file "C:/alumnos/ProCelt1/AND_2.vhd" in Library work.
Architecture behavioral of Entity and_2 is up to date.
Compiling vhdl file "C:/alumnos/ProCelt1/automata.vhd" in Library work.
Architecture behavioral of Entity automata is up to date.
Compiling vhdl file "C:/alumnos/ProCelt1/reg_desp.vhd" in Library work.
Architecture behavioral of Entity reg_desp is up to date.
Compiling vhdl file "C:/alumnos/ProCelt1/registro.vhd" in Library work.
Architecture behavioral of Entity registro is up to date.
Compiling vhdl file "C:/alumnos/ProCelt1/visualizacion.vhd" in Library work.
Architecture behavioral of Entity visualizacion is up to date.
Compiling vhdl file "C:/alumnos/ProCelt1/principal.vhd" in Library work.
Entity <principal> compiled.
Entity <principal> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <principal> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <gen_reloj> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <reg_desp40> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sumador40> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <comparador> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <AND_2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <automata> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <reg_desp> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <registro> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <visualizacion> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX4x4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <decod7s> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <refresco> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <principal> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/alumnos/ProCelt1/principal.vhd" line 175: Unconnected output port 'PGTQ' of component 'comparador'.
Entity <principal> analyzed. Unit <principal> generated.

Analyzing Entity <gen_reloj> in library <work> (Architecture <behavioral>).
Entity <gen_reloj> analyzed. Unit <gen_reloj> generated.

Analyzing Entity <reg_desp40> in library <work> (Architecture <behavioral>).
Entity <reg_desp40> analyzed. Unit <reg_desp40> generated.

Analyzing Entity <sumador40> in library <work> (Architecture <behavioral>).
Entity <sumador40> analyzed. Unit <sumador40> generated.

Analyzing Entity <comparador> in library <work> (Architecture <behavioral>).
Entity <comparador> analyzed. Unit <comparador> generated.

Analyzing Entity <AND_2> in library <work> (Architecture <behavioral>).
Entity <AND_2> analyzed. Unit <AND_2> generated.

Analyzing Entity <automata> in library <work> (Architecture <behavioral>).
Entity <automata> analyzed. Unit <automata> generated.

Analyzing Entity <reg_desp> in library <work> (Architecture <behavioral>).
Entity <reg_desp> analyzed. Unit <reg_desp> generated.

Analyzing Entity <registro> in library <work> (Architecture <behavioral>).
Entity <registro> analyzed. Unit <registro> generated.

Analyzing Entity <visualizacion> in library <work> (Architecture <behavioral>).
Entity <visualizacion> analyzed. Unit <visualizacion> generated.

Analyzing Entity <MUX4x4> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/alumnos/ProCelt1/MUX4x4.vhd" line 47: Mux is complete : default of case is discarded
Entity <MUX4x4> analyzed. Unit <MUX4x4> generated.

Analyzing Entity <decod7s> in library <work> (Architecture <behavioral>).
Entity <decod7s> analyzed. Unit <decod7s> generated.

Analyzing Entity <refresco> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <S> in unit <refresco> has a constant value of 00 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <AN> in unit <refresco> has a constant value of 0000 during circuit operation. The register is replaced by logic.
Entity <refresco> analyzed. Unit <refresco> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <gen_reloj>.
    Related source file is "C:/alumnos/ProCelt1/gen_reloj.vhd".
    Found 32-bit up counter for signal <cont_M>.
    Found 32-bit up counter for signal <cont_V>.
    Found 1-bit register for signal <S_M>.
    Found 1-bit register for signal <S_V>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <gen_reloj> synthesized.


Synthesizing Unit <reg_desp40>.
    Related source file is "C:/alumnos/ProCelt1/reg_desp40.vhd".
    Found 40-bit register for signal <QAUX>.
    Summary:
	inferred  40 D-type flip-flop(s).
Unit <reg_desp40> synthesized.


Synthesizing Unit <sumador40>.
    Related source file is "C:/alumnos/ProCelt1/sumador40.vhd".
    Found 6-bit adder for signal <SAL>.
    Found 6-bit adder for signal <SAL$addsub0000> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0001> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0002> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0003> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0004> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0005> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0006> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0007> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0008> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0009> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0010> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0011> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0012> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0013> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0014> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0015> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0016> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0017> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0018> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0019> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0020> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0021> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0022> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0023> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0024> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0025> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0026> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0027> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0028> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0029> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0030> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0031> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0032> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0033> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0034> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0035> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0036> created at line 118.
    Found 6-bit adder for signal <SAL$addsub0037> created at line 118.
    Summary:
	inferred  39 Adder/Subtractor(s).
Unit <sumador40> synthesized.


Synthesizing Unit <comparador>.
    Related source file is "C:/alumnos/ProCelt1/comparador.vhd".
    Found 6-bit comparator greater for signal <PGTQ$cmp_gt0000> created at line 40.
    Summary:
	inferred   1 Comparator(s).
Unit <comparador> synthesized.


Synthesizing Unit <AND_2>.
    Related source file is "C:/alumnos/ProCelt1/AND_2.vhd".
Unit <AND_2> synthesized.


Synthesizing Unit <automata>.
    Related source file is "C:/alumnos/ProCelt1/automata.vhd".
    Found finite state machine <FSM_0> for signal <ST>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 7                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | esp_sync                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <DATO>.
    Found 6-bit register for signal <LEDS>.
    Found 1-bit register for signal <CAPTUR>.
    Found 1-bit register for signal <VALID>.
    Found 8-bit register for signal <cont>.
    Found 8-bit adder for signal <cont$share0000> created at line 56.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <automata> synthesized.


Synthesizing Unit <reg_desp>.
    Related source file is "C:/alumnos/ProCelt1/reg_desp.vhd".
    Found 14-bit register for signal <QAUX>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <reg_desp> synthesized.


Synthesizing Unit <registro>.
    Related source file is "C:/alumnos/ProCelt1/registro.vhd".
    Found 14-bit register for signal <SALIDA>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <registro> synthesized.


Synthesizing Unit <MUX4x4>.
    Related source file is "C:/alumnos/ProCelt1/MUX4x4.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <Y>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <MUX4x4> synthesized.


Synthesizing Unit <decod7s>.
    Related source file is "C:/alumnos/ProCelt1/decod7s.vhd".
    Found 16x7-bit ROM for signal <S>.
    Summary:
	inferred   1 ROM(s).
Unit <decod7s> synthesized.


Synthesizing Unit <refresco>.
    Related source file is "C:/alumnos/ProCelt1/refresco.vhd".
WARNING:Xst:1780 - Signal <salida> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit up counter for signal <contador>.
    Summary:
	inferred   1 Counter(s).
Unit <refresco> synthesized.


Synthesizing Unit <visualizacion>.
    Related source file is "C:/alumnos/ProCelt1/visualizacion.vhd".
Unit <visualizacion> synthesized.


Synthesizing Unit <principal>.
    Related source file is "C:/alumnos/ProCelt1/principal.vhd".
Unit <principal> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 40
 6-bit adder                                           : 39
 8-bit adder                                           : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 10
 1-bit register                                        : 5
 14-bit register                                       : 2
 40-bit register                                       : 1
 6-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 2
 6-bit comparator greater                              : 2
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <AUTOM/ST/FSM> on signal <ST[1:3]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 esp_sync | 000
 avan_zm  | 001
 muestreo | 011
 dato0    | 111
 dato1    | 110
 datosync | 010
----------------------
INFO:Xst:2261 - The FF/Latch <LEDS_5> in Unit <AUTOM> is equivalent to the following FF/Latch, which will be removed : <VALID> 
INFO:Xst:2261 - The FF/Latch <DATO> in Unit <AUTOM> is equivalent to the following FF/Latch, which will be removed : <LEDS_4> 

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 21
 6-bit adder                                           : 1
 6-bit adder carry in                                  : 19
 8-bit adder                                           : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 87
 Flip-Flops                                            : 87
# Comparators                                          : 2
 6-bit comparator greater                              : 2
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <LEDS_5> in Unit <automata> is equivalent to the following FF/Latch, which will be removed : <VALID> 
INFO:Xst:2261 - The FF/Latch <DATO> in Unit <automata> is equivalent to the following FF/Latch, which will be removed : <LEDS_4> 
WARNING:Xst:2677 - Node <GENE_RELOJ/S_V> of sequential type is unconnected in block <principal>.

Optimizing unit <principal> ...

Optimizing unit <reg_desp40> ...

Optimizing unit <sumador40> ...

Optimizing unit <automata> ...

Optimizing unit <reg_desp> ...

Optimizing unit <registro> ...
WARNING:Xst:2677 - Node <REGIST/SALIDA_13> of sequential type is unconnected in block <principal>.
WARNING:Xst:2677 - Node <REGIST/SALIDA_12> of sequential type is unconnected in block <principal>.
WARNING:Xst:2677 - Node <REGIST/SALIDA_11> of sequential type is unconnected in block <principal>.
WARNING:Xst:2677 - Node <REGIST/SALIDA_10> of sequential type is unconnected in block <principal>.
WARNING:Xst:2677 - Node <REGIST/SALIDA_9> of sequential type is unconnected in block <principal>.
WARNING:Xst:2677 - Node <REGIST/SALIDA_8> of sequential type is unconnected in block <principal>.
WARNING:Xst:2677 - Node <REGIST/SALIDA_7> of sequential type is unconnected in block <principal>.
WARNING:Xst:2677 - Node <REGIST/SALIDA_6> of sequential type is unconnected in block <principal>.
WARNING:Xst:2677 - Node <REGIST/SALIDA_5> of sequential type is unconnected in block <principal>.
WARNING:Xst:2677 - Node <REGIST/SALIDA_4> of sequential type is unconnected in block <principal>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block principal, actual ratio is 13.

Final Macro Processing ...

Processing Unit <principal> :
	Found 11-bit shift register for signal <REG_DESPLAZAMIENTO/QAUX_3>.
Unit <principal> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 98
 Flip-Flops                                            : 98
# Shift Registers                                      : 1
 11-bit shift register                                 : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : principal.ngr
Top Level Output File Name         : principal
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 364
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 31
#      LUT2                        : 18
#      LUT2_D                      : 3
#      LUT2_L                      : 4
#      LUT3                        : 23
#      LUT3_D                      : 5
#      LUT3_L                      : 7
#      LUT4                        : 133
#      LUT4_D                      : 37
#      LUT4_L                      : 24
#      MUXCY                       : 39
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 99
#      FD                          : 57
#      FDE                         : 5
#      FDR                         : 35
#      FDS                         : 2
# Shift Registers                  : 1
#      SRL16E                      : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 1
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      152  out of    960    15%  
 Number of Slice Flip Flops:             99  out of   1920     5%  
 Number of 4 input LUTs:                289  out of   1920    15%  
    Number used as logic:               288
    Number used as Shift registers:       1
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of     83    22%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 33    |
GENE_RELOJ/S_M1                    | BUFG                   | 63    |
AUTOM/LEDS_5                       | NONE(REGIST/SALIDA_3)  | 4     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 16.498ns (Maximum Frequency: 60.612MHz)
   Minimum input arrival time before clock: 1.731ns
   Maximum output required time after clock: 5.406ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.528ns (frequency: 220.868MHz)
  Total number of paths / destination ports: 1585 / 66
-------------------------------------------------------------------------
Delay:               4.528ns (Levels of Logic = 9)
  Source:            GENE_RELOJ/cont_M_8 (FF)
  Destination:       GENE_RELOJ/cont_M_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: GENE_RELOJ/cont_M_8 to GENE_RELOJ/cont_M_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  GENE_RELOJ/cont_M_8 (GENE_RELOJ/cont_M_8)
     LUT4:I0->O            1   0.612   0.000  GENE_RELOJ/cont_M_cmp_eq0000_wg_lut<0> (GENE_RELOJ/cont_M_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  GENE_RELOJ/cont_M_cmp_eq0000_wg_cy<0> (GENE_RELOJ/cont_M_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  GENE_RELOJ/cont_M_cmp_eq0000_wg_cy<1> (GENE_RELOJ/cont_M_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  GENE_RELOJ/cont_M_cmp_eq0000_wg_cy<2> (GENE_RELOJ/cont_M_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  GENE_RELOJ/cont_M_cmp_eq0000_wg_cy<3> (GENE_RELOJ/cont_M_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  GENE_RELOJ/cont_M_cmp_eq0000_wg_cy<4> (GENE_RELOJ/cont_M_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  GENE_RELOJ/cont_M_cmp_eq0000_wg_cy<5> (GENE_RELOJ/cont_M_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  GENE_RELOJ/cont_M_cmp_eq0000_wg_cy<6> (GENE_RELOJ/cont_M_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.289   1.073  GENE_RELOJ/cont_M_cmp_eq0000_wg_cy<7> (GENE_RELOJ/cont_M_cmp_eq0000)
     FDR:R                     0.795          GENE_RELOJ/cont_M_0
    ----------------------------------------
    Total                      4.528ns (2.923ns logic, 1.605ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GENE_RELOJ/S_M1'
  Clock period: 16.498ns (frequency: 60.612MHz)
  Total number of paths / destination ports: 544946 / 72
-------------------------------------------------------------------------
Delay:               16.498ns (Levels of Logic = 14)
  Source:            REG_DESPLAZAMIENTO_40/QAUX_38 (FF)
  Destination:       AUTOM/ST_FSM_FFd3 (FF)
  Source Clock:      GENE_RELOJ/S_M1 rising
  Destination Clock: GENE_RELOJ/S_M1 rising

  Data Path: REG_DESPLAZAMIENTO_40/QAUX_38 to AUTOM/ST_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.514   0.795  REG_DESPLAZAMIENTO_40/QAUX_38 (REG_DESPLAZAMIENTO_40/QAUX_38)
     LUT3_D:I0->O          2   0.612   0.383  SUMADOR/Madd_SAL_addsub0002_Madd_lut<0>1 (SUMADOR/Madd_SAL_addsub0002_Madd_lut<0>)
     LUT4:I3->O           11   0.612   0.796  SUMADOR/Madd_SAL_addsub0008_Madd_lut<0>1 (SUMADOR/Madd_SAL_addsub0008_Madd_lut<0>)
     LUT4_D:I3->O          6   0.612   0.638  SUMADOR/Madd_SAL_addsub0016_Madd_lut<0>1 (SUMADOR/Madd_SAL_addsub0016_Madd_lut<0>)
     LUT2:I1->O            1   0.612   0.387  SUMADOR/Madd_SAL_addsub0018_Madd_lut<0>1_SW1 (N132)
     LUT4:I2->O            7   0.612   0.671  SUMADOR/Madd_SAL_addsub0018_Madd_cy<1>11 (SUMADOR/Madd_SAL_addsub0018_Madd_cy<1>)
     LUT4:I1->O           10   0.612   0.753  SUMADOR/Madd_SAL_addsub0020_Madd_xor<2>11 (SUMADOR/Madd_SAL_addsub0022_Madd_lut<2>)
     LUT4:I3->O            1   0.612   0.387  SUMADOR/Madd_SAL_addsub0028_Madd_xor<3>11_SW3 (N102)
     LUT4:I2->O            5   0.612   0.607  SUMADOR/Madd_SAL_addsub0028_Madd_xor<3>11 (SUMADOR/Madd_SAL_addsub0030_Madd_lut<3>)
     LUT4_D:I1->O          3   0.612   0.454  SUMADOR/Madd_SAL_addsub0034_Madd_xor<3>11 (SUMADOR/Madd_SAL_addsub0036_Madd_lut<3>)
     LUT4_D:I3->O          1   0.612   0.360  SUMADOR/Madd_SAL_Madd_cy<3>11 (SUMADOR/Madd_SAL_Madd_cy<3>)
     LUT4:I3->O            3   0.612   0.454  SUMADOR/Madd_SAL_Madd_xor<5>11_SW0 (N212)
     LUT4_L:I3->LO         1   0.612   0.103  COMPARADOR1/PLEQ (SC_AUT)
     LUT4:I3->O            1   0.612   0.360  AUTOM/ST_FSM_FFd3-In_SW0 (N25)
     LUT4:I3->O            1   0.612   0.000  AUTOM/ST_FSM_FFd3-In1 (AUTOM/ST_FSM_FFd3-In1)
     FDS:D                     0.268          AUTOM/ST_FSM_FFd3
    ----------------------------------------
    Total                     16.498ns (9.350ns logic, 7.148ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GENE_RELOJ/S_M1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.731ns (Levels of Logic = 1)
  Source:            ENTRADA (PAD)
  Destination:       REG_DESPLAZAMIENTO_40/QAUX_39 (FF)
  Destination Clock: GENE_RELOJ/S_M1 rising

  Data Path: ENTRADA to REG_DESPLAZAMIENTO_40/QAUX_39
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  ENTRADA_IBUF (ENTRADA_IBUF)
     FD:D                      0.268          REG_DESPLAZAMIENTO_40/QAUX_39
    ----------------------------------------
    Total                      1.731ns (1.374ns logic, 0.357ns route)
                                       (79.4% logic, 20.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GENE_RELOJ/S_M1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.221ns (Levels of Logic = 1)
  Source:            AUTOM/LEDS_5 (FF)
  Destination:       LED5 (PAD)
  Source Clock:      GENE_RELOJ/S_M1 rising

  Data Path: AUTOM/LEDS_5 to LED5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.514   0.538  AUTOM/LEDS_5 (AUTOM/LEDS_5)
     OBUF:I->O                 3.169          LED5_OBUF (LED5)
    ----------------------------------------
    Total                      4.221ns (3.683ns logic, 0.538ns route)
                                       (87.3% logic, 12.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'AUTOM/LEDS_5'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              5.406ns (Levels of Logic = 2)
  Source:            REGIST/SALIDA_1 (FF)
  Destination:       SEG7<6> (PAD)
  Source Clock:      AUTOM/LEDS_5 rising

  Data Path: REGIST/SALIDA_1 to SEG7<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.514   0.754  REGIST/SALIDA_1 (REGIST/SALIDA_1)
     LUT4:I0->O            1   0.612   0.357  VISUALIZA/DECO/Mrom_S41 (SEG7_4_OBUF)
     OBUF:I->O                 3.169          SEG7_4_OBUF (SEG7<4>)
    ----------------------------------------
    Total                      5.406ns (4.295ns logic, 1.111ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.94 secs
 
--> 

Total memory usage is 141112 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    9 (   0 filtered)

