Starting Vivado...

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\Users\YK\Desktop\School\50.002 Comp Struc\Alchitry\alu_Building\work\project.tcl}
# set projDir "C:/Users/YK/Desktop/School/50.002\ Comp\ Struc/Alchitry/alu_Building/work/vivado"
# set projName "alu_Building"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building'
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/YK/Desktop/School/50.002\ Comp\ Struc/Alchitry/alu_Building/work/verilog/au_top_0.v" "C:/Users/YK/Desktop/School/50.002\ Comp\ Struc/Alchitry/alu_Building/work/verilog/reset_conditioner_1.v" "C:/Users/YK/Desktop/School/50.002\ Comp\ Struc/Alchitry/alu_Building/work/verilog/button_controller_2.v" "C:/Users/YK/Desktop/School/50.002\ Comp\ Struc/Alchitry/alu_Building/work/verilog/counter_3.v" "C:/Users/YK/Desktop/School/50.002\ Comp\ Struc/Alchitry/alu_Building/work/verilog/input_fsm_4.v" "C:/Users/YK/Desktop/School/50.002\ Comp\ Struc/Alchitry/alu_Building/work/verilog/seven_seg_select_digit_5.v" "C:/Users/YK/Desktop/School/50.002\ Comp\ Struc/Alchitry/alu_Building/work/verilog/seven_seg_select_value_6.v" "C:/Users/YK/Desktop/School/50.002\ Comp\ Struc/Alchitry/alu_Building/work/verilog/button_conditioner_7.v" "C:/Users/YK/Desktop/School/50.002\ Comp\ Struc/Alchitry/alu_Building/work/verilog/edge_detector_8.v" "C:/Users/YK/Desktop/School/50.002\ Comp\ Struc/Alchitry/alu_Building/work/verilog/alu_9.v" "C:/Users/YK/Desktop/School/50.002\ Comp\ Struc/Alchitry/alu_Building/work/verilog/errorChecker_10.v" "C:/Users/YK/Desktop/School/50.002\ Comp\ Struc/Alchitry/alu_Building/work/verilog/seven_seg_11.v" "C:/Users/YK/Desktop/School/50.002\ Comp\ Struc/Alchitry/alu_Building/work/verilog/pipeline_12.v" "C:/Users/YK/Desktop/School/50.002\ Comp\ Struc/Alchitry/alu_Building/work/verilog/adderUnit_13.v" "C:/Users/YK/Desktop/School/50.002\ Comp\ Struc/Alchitry/alu_Building/work/verilog/booleanUnit_14.v" "C:/Users/YK/Desktop/School/50.002\ Comp\ Struc/Alchitry/alu_Building/work/verilog/shifterUnit_15.v" "C:/Users/YK/Desktop/School/50.002\ Comp\ Struc/Alchitry/alu_Building/work/verilog/compareUnit_16.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Program\ Files/Alchitry/Alchitry\ Labs/library/components/au.xdc" "C:/Users/YK/Desktop/School/50.002\ Comp\ Struc/Alchitry/alu_Building/work/constraint/custom.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8

[Mon Nov  2 16:04:18 2020] Launched synth_1...
Run output will be captured here: C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.runs/synth_1/runme.log
# wait_on_run synth_1
[Mon Nov  2 16:04:18 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1880
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1012.625 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'button_controller_2' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/button_controller_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_7' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/button_conditioner_7.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_12' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/pipeline_12.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_12' (2#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/pipeline_12.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_7' (3#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/button_conditioner_7.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_8' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/edge_detector_8.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_8' (4#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/edge_detector_8.v:12]
INFO: [Synth 8-6155] done synthesizing module 'button_controller_2' (5#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/button_controller_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_3' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/counter_3.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 4'b1010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 11'b01111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_3' (6#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/counter_3.v:14]
INFO: [Synth 8-6157] synthesizing module 'input_fsm_4' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/input_fsm_4.v:7]
	Parameter A_testInput bound to: 3'b000 
	Parameter B_testInput bound to: 3'b001 
	Parameter ALUFN_testInput bound to: 3'b010 
	Parameter OUT_testInput bound to: 3'b011 
	Parameter OUTCHECK_testInput bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'alu_9' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/alu_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'adderUnit_13' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/adderUnit_13.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/adderUnit_13.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adderUnit_13' (7#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/adderUnit_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'booleanUnit_14' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/booleanUnit_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'booleanUnit_14' (8#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/booleanUnit_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifterUnit_15' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/shifterUnit_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifterUnit_15' (9#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/shifterUnit_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'compareUnit_16' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/compareUnit_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compareUnit_16' (10#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/compareUnit_16.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/alu_9.v:96]
INFO: [Synth 8-6155] done synthesizing module 'alu_9' (11#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/alu_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'errorChecker_10' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/errorChecker_10.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/errorChecker_10.v:16]
INFO: [Synth 8-6155] done synthesizing module 'errorChecker_10' (12#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/errorChecker_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'input_fsm_4' (13#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/input_fsm_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_select_digit_5' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/seven_seg_select_digit_5.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/seven_seg_select_digit_5.v:17]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_select_digit_5' (14#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/seven_seg_select_digit_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_select_value_6' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/seven_seg_select_value_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_11' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/seven_seg_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_11' (15#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/seven_seg_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_select_value_6' (16#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/seven_seg_select_value_6.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (17#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1012.625 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1012.625 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1012.625 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1012.625 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Parsing XDC File [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1012.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1012.625 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1012.625 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1012.625 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1012.625 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_testInput_q_reg' in module 'input_fsm_4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             A_testInput |                              000 |                              000
             B_testInput |                              001 |                              001
         ALUFN_testInput |                              010 |                              010
           OUT_testInput |                              011 |                              011
      OUTCHECK_testInput |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_testInput_q_reg' using encoding 'sequential' in module 'input_fsm_4'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1012.625 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 6     
	   4 Input   16 Bit        Muxes := 3     
	   5 Input   16 Bit        Muxes := 5     
	   5 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   3 Input   14 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   5 Input    6 Bit        Muxes := 3     
	   4 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP system_fsm/alu/out0, operation Mode is: A*B.
DSP Report: operator system_fsm/alu/out0 is absorbed into DSP system_fsm/alu/out0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1012.625 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------+----------------------+---------------+----------------+
|Module Name  | RTL Object           | Depth x Width | Implemented As | 
+-------------+----------------------+---------------+----------------+
|seven_seg_11 | segs                 | 32x8          | LUT            | 
|au_top_0     | seven_value/seg/segs | 32x8          | LUT            | 
+-------------+----------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu_9       | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1012.625 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1088.902 ; gain = 76.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1089.820 ; gain = 77.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1089.820 ; gain = 77.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1089.820 ; gain = 77.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1089.820 ; gain = 77.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1089.820 ; gain = 77.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1089.820 ; gain = 77.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1089.820 ; gain = 77.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    34|
|3     |DSP48E1 |     1|
|4     |LUT1    |    19|
|5     |LUT2    |    28|
|6     |LUT3    |    15|
|7     |LUT4    |    85|
|8     |LUT5    |    80|
|9     |LUT6    |   310|
|10    |MUXF7   |     2|
|11    |MUXF8   |     1|
|12    |FDRE    |   173|
|13    |FDSE    |    10|
|14    |IBUF    |    24|
|15    |OBUF    |    35|
|16    |OBUFT   |     2|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1089.820 ; gain = 77.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 1089.820 ; gain = 77.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1089.820 ; gain = 77.195
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1089.820 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1089.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1089.820 ; gain = 77.195
INFO: [Common 17-1381] The checkpoint 'C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  2 16:05:33 2020...
[Mon Nov  2 16:05:34 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:15 . Memory (MB): peak = 1013.926 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Nov  2 16:05:34 2020] Launched impl_1...
Run output will be captured here: C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.runs/impl_1/runme.log
# wait_on_run impl_1
[Mon Nov  2 16:05:34 2020] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1013.555 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Parsing XDC File [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/constraint/custom.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1013.555 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1013.555 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d88eeb4a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1166.695 ; gain = 153.141

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d88eeb4a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1371.355 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d88eeb4a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1371.355 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1cb4de780

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1371.355 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1cb4de780

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1371.355 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1cb4de780

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 1371.355 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1cb4de780

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 1371.355 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1371.355 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 142a4bddc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.193 . Memory (MB): peak = 1371.355 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 142a4bddc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1375.027 ; gain = 3.672

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 142a4bddc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1375.027 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1375.027 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 142a4bddc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1375.027 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1375.027 ; gain = 361.473
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1375.254 ; gain = 0.227
INFO: [Common 17-1381] The checkpoint 'C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1395.238 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c26765b9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1395.238 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1395.238 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12941559e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1395.340 ; gain = 0.102

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 222f0d1db

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1395.340 ; gain = 0.102

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 222f0d1db

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1395.340 ; gain = 0.102
Phase 1 Placer Initialization | Checksum: 222f0d1db

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1395.340 ; gain = 0.102

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1cbf36829

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1395.340 ; gain = 0.102

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 43 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 21 nets or cells. Created 0 new cell, deleted 21 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1395.340 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             21  |                    21  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             21  |                    21  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1c0798965

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1395.340 ; gain = 0.102
Phase 2.2 Global Placement Core | Checksum: 21799a291

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1395.340 ; gain = 0.102
Phase 2 Global Placement | Checksum: 21799a291

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1395.340 ; gain = 0.102

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 214212e9e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1395.340 ; gain = 0.102

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 28623a142

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1395.340 ; gain = 0.102

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24ae1cf6a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1395.340 ; gain = 0.102

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1bf69f2fb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1395.340 ; gain = 0.102

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 130eb0a3f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1395.340 ; gain = 0.102

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: d208bd33

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1395.340 ; gain = 0.102

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18a9fba9f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1395.340 ; gain = 0.102
Phase 3 Detail Placement | Checksum: 18a9fba9f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1395.340 ; gain = 0.102

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f80aee2e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.525 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 155938e51

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1406.621 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 12da2f30c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1406.621 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: f80aee2e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1406.621 ; gain = 11.383
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.525. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: d736734f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1406.621 ; gain = 11.383
Phase 4.1 Post Commit Optimization | Checksum: d736734f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1406.621 ; gain = 11.383

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d736734f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1406.621 ; gain = 11.383

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: d736734f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1406.621 ; gain = 11.383

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1406.621 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 148150916

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1406.621 ; gain = 11.383
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 148150916

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1406.621 ; gain = 11.383
Ending Placer Task | Checksum: 11e4430b0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1406.621 ; gain = 11.383
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1406.621 ; gain = 11.383
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.243 . Memory (MB): peak = 1406.637 ; gain = 0.016
INFO: [Common 17-1381] The checkpoint 'C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1406.637 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1406.637 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.352 . Memory (MB): peak = 1412.734 ; gain = 6.098
INFO: [Common 17-1381] The checkpoint 'C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 22b4b800 ConstDB: 0 ShapeSum: fb8f78b0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c2988ed2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1500.039 ; gain = 74.316
Post Restoration Checksum: NetGraph: 35ecdf16 NumContArr: 8cabafbc Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c2988ed2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1500.039 ; gain = 74.316

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c2988ed2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1506.020 ; gain = 80.297

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c2988ed2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1506.020 ; gain = 80.297
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1bdbfdf9e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1512.168 ; gain = 86.445
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.699  | TNS=0.000  | WHS=-0.075 | THS=-2.338 |

Phase 2 Router Initialization | Checksum: 1736afe13

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1512.168 ; gain = 86.445

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 720
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 720
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d60fcc58

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1514.684 ; gain = 88.961

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.858  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b6fe8e6f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1514.684 ; gain = 88.961

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.858  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 112c0886f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1514.684 ; gain = 88.961
Phase 4 Rip-up And Reroute | Checksum: 112c0886f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1514.684 ; gain = 88.961

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 112c0886f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1514.684 ; gain = 88.961

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 112c0886f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1514.684 ; gain = 88.961
Phase 5 Delay and Skew Optimization | Checksum: 112c0886f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1514.684 ; gain = 88.961

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 107beddc6

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1514.684 ; gain = 88.961
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.858  | TNS=0.000  | WHS=0.093  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: b20a3d8a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1514.684 ; gain = 88.961
Phase 6 Post Hold Fix | Checksum: b20a3d8a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1514.684 ; gain = 88.961

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.299849 %
  Global Horizontal Routing Utilization  = 0.298542 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ae982d20

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1514.684 ; gain = 88.961

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ae982d20

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1516.691 ; gain = 90.969

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 57a0fc90

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1516.691 ; gain = 90.969

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.858  | TNS=0.000  | WHS=0.093  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 57a0fc90

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1516.691 ; gain = 90.969
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1516.691 ; gain = 90.969

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1516.691 ; gain = 103.957
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.169 . Memory (MB): peak = 1526.574 ; gain = 9.883
INFO: [Common 17-1381] The checkpoint 'C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP system_fsm/alu/out0 input system_fsm/alu/out0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_fsm/alu/out0 input system_fsm/alu/out0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_fsm/alu/out0 output system_fsm/alu/out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_fsm/alu/out0 multiplier stage system_fsm/alu/out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13424224 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1959.453 ; gain = 400.863
INFO: [Common 17-206] Exiting Vivado at Mon Nov  2 16:07:44 2020...
[Mon Nov  2 16:07:45 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:02:11 . Memory (MB): peak = 1013.926 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov  2 16:07:45 2020...

Finished building project.
