% Generated by IEEEtran.bst, version: 1.13 (2008/09/30)
\begin{thebibliography}{10}
\providecommand{\url}[1]{#1}
\csname url@samestyle\endcsname
\providecommand{\newblock}{\relax}
\providecommand{\bibinfo}[2]{#2}
\providecommand{\BIBentrySTDinterwordspacing}{\spaceskip=0pt\relax}
\providecommand{\BIBentryALTinterwordstretchfactor}{4}
\providecommand{\BIBentryALTinterwordspacing}{\spaceskip=\fontdimen2\font plus
\BIBentryALTinterwordstretchfactor\fontdimen3\font minus
  \fontdimen4\font\relax}
\providecommand{\BIBforeignlanguage}[2]{{%
\expandafter\ifx\csname l@#1\endcsname\relax
\typeout{** WARNING: IEEEtran.bst: No hyphenation pattern has been}%
\typeout{** loaded for the language `#1'. Using the pattern for}%
\typeout{** the default language instead.}%
\else
\language=\csname l@#1\endcsname
\fi
#2}}
\providecommand{\BIBdecl}{\relax}
\BIBdecl

\bibitem{li}
Z.~Li and Y.~Song, ``{Automatic Tiling of Iterative Stencil Loops},'' \emph{ACM
  TOPLAS}, vol.~26, no.~6, pp. 975--1028, 2004.

\bibitem{CUDA1}
E.~Lindholm, J.~Nickolls, S.~Oberman, and J.~Montrym, ``{NVIDIA Tesla: A
  Unified Graphics and Computing Architecture},'' \emph{IEEE Micro}, vol.~28,
  no.~2, pp. 39--55, 2008.

\bibitem{CUDA2}
J.~Nickolls, I.~Buck, M.~Garland, and K.~Skadron, ``{Scalable Parallel
  Programming with CUDA},'' \emph{Queue}, vol.~6, no.~2, pp. 40--53, 2008.

\bibitem{OpenMP}
B.~Chapman, G.~Jost, and R.~v.~d. Pas, \emph{{Using OpenMP: Portable Shared
  Memory Parallel Programming (Scientific and Engineering Computation)}}.\hskip
  1em plus 0.5em minus 0.4em\relax The MIT Press, 2007.

\bibitem{MPI-2.2}
{MPI Forum}, ``{\textsf{MPI}: A Message-Passing Interface Standard. Version
  2.2},'' September 4th 2009, available at: \url{http://www.mpi-forum.org}
  (Dec. 2009).

\bibitem{meng}
J.~Meng and K.~Skadron, ``{Performance Modeling and Automatic Ghost Zone
  Optimization for Iterative Stencil Loops on GPUs},'' in \emph{23rd
  International Conference on Supercomputing}, 2009, pp. 256--265.

\bibitem{Fermi}
J.~Nickolls and W.~Dally, ``{The GPU Computing Era},'' \emph{IEEE Micro},
  vol.~30, no.~2, pp. 56 --69, March-April 2010.

\bibitem{Mashey}
J.~R. Mashey, ``{War of the Benchmark Means: Time for a Truce},'' \emph{SIGARCH
  Computer Architecture News}, vol.~32, no.~4, pp. 1--14, 2004.

\bibitem{hotspot}
K.~Skadron, M.~R. Stan, K.~Sankaranarayanan, W.~Huang, S.~Velusamy, and
  D.~Tarjan, ``{Temperature-Aware Microarchitecture: Modeling and
  Implementation},'' \emph{ACM TACO}, vol.~1, no.~1, pp. 94--125, 2004.

\bibitem{cm2}
R.~Brickner, W.~George, S.~L. Johnsson, and A.~Ruttenberg, ``{A Stencil
  Compiler for the Connection Machine Models CM-2/200},'' in \emph{Fourth
  Workshop on Compilers for Parallel Computers}, 1993.

\bibitem{DBLP:conf/spaa/TangCKLL11}
Y.~Tang, R.~A. Chowdhury, B.~C. Kuszmaul, C.-K. Luk, and C.~E. Leiserson, ``The
  pochoir stencil compiler,'' in \emph{SPAA}, R.~Rajaraman and F.~M. auf~der
  Heide, Eds.\hskip 1em plus 0.5em minus 0.4em\relax ACM, 2011, pp. 117--128.

\bibitem{10.1109/IPDPS.2011.70}
M.~Christen, O.~Schenk, and H.~Burkhart, ``Patus: A code generation and
  autotuning framework for parallel iterative stencil computations on modern
  microarchitectures,'' \emph{Parallel and Distributed Processing Symposium,
  International}, vol.~0, pp. 676--687, 2011.

\bibitem{ypnos}
D.~A. Orchard, M.~Bolingbroke, and A.~Mycroft, ``{Ypnos: Declarative, Parallel
  Structured Grid Programming},'' in \emph{5th Workshop on Declarative Aspects
  of Multicore Programming}, New York, 2010, pp. 15--24.

\bibitem{kamil}
S.~Kamil, K.~Datta, S.~Williams, L.~Oliker, J.~Shalf, and K.~Yelick,
  ``{Implicit and Explicit Optimizations for Stencil Computations},'' in
  \emph{Workshop on Memory System Performance and Correctness}, 2006, pp.
  51--60.

\bibitem{AutoTuning}
K.~Datta, M.~Murphy, V.~Volkov, S.~Williams, J.~Carter, L.~Oliker,
  D.~Patterson, J.~Shalf, and K.~Yelick, ``{Stencil Computation Optimization
  and Auto-tuning on State-of-the-art Multicore Architectures},'' in
  \emph{Conference on Supercomputing}, Piscataway, NJ, 2008, pp. 1--12.

\bibitem{5470421}
S.~Kamil, C.~Chan, L.~Oliker, J.~Shalf, and S.~Williams, ``An auto-tuning
  framework for parallel multicore stencil computations,'' in \emph{Parallel
  Distributed Processing (IPDPS), 2010 IEEE International Symposium on}, april
  2010, pp. 1 --12.

\bibitem{Micikevicius}
P.~Micikevicius, ``{3D Finite Difference Computation on GPUs using CUDA},'' in
  \emph{2nd Workshop on General Purpose Processing on Graphics Processing
  Units}, 2009, pp. 79--84.

\bibitem{volkov}
{Volkov, Vasily and Demmel, James}, ``{LU, QR and Cholesky Factorizations using
  Vector Capabilities of GPUs},'' {University of California at Berkeley}, Tech.
  Rep. {UCB/EECS-2008-49}, May 2008.

\bibitem{openmp2gpu}
S.~Lee, S.-J. Min, and R.~Eigenmann, ``{OpenMP to GPGPU: A Compiler Framework
  for Automatic Translation and Optimization},'' \emph{SIGPLAN Notices},
  vol.~44, no.~4, pp. 101--110, 2009.

\bibitem{Bassetti:1998:OTS:646894.709707}
F.~Bassetti, K.~Davis, and D.~J. Quinlan, ``Optimizing transformations of
  stencil operations for parallel object-oriented scientific frameworks on
  cache-based architectures,'' in \emph{Proceedings of the Second International
  Symposium on Computing in Object-Oriented Parallel Environments}, ser. ISCOPE
  '98.\hskip 1em plus 0.5em minus 0.4em\relax London, UK: Springer-Verlag,
  1998, pp. 107--118.

\bibitem{Nguyen:2010:BOS:1884643.1884658}
A.~Nguyen, N.~Satish, J.~Chhugani, C.~Kim, and P.~Dubey, ``3.5-d blocking
  optimization for stencil computations on modern cpus and gpus,'' in
  \emph{Proceedings of the 2010 ACM/IEEE International Conference for High
  Performance Computing, Networking, Storage and Analysis}, ser. SC '10.\hskip
  1em plus 0.5em minus 0.4em\relax Washington, DC, USA: IEEE Computer Society,
  2010, pp. 1--13.

\bibitem{cudalite}
S.-Z. Ueng, M.~Lathara, S.~S. Baghsorkhi, and W.-M.~W. Hwu, ``{CUDA-Lite:
  Reducing GPU Programming Complexity},'' in \emph{{21st Workshop on Languages
  and Compilers for Parallel Computing}}, Berlin, Heidelberg, 2008, pp. 1--15.

\bibitem{Ryoo}
S.~Ryoo, C.~I. Rodrigues, S.~S. Baghsorkhi, S.~S. Stone, D.~B. Kirk, and
  W.-m.~W. Hwu, ``{Optimization Principles and Application Performance
  Evaluation of a Multithreaded GPU using CUDA},'' in \emph{Principles and
  Practice of Parallel Programming}, New York, 2008, pp. 73--82.

\end{thebibliography}
