Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 22:05:39 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_33/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.805      -12.297                     25                 2706       -0.032       -0.452                     32                 2706        1.725        0.000                       0                  2707  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.805      -12.297                     25                 2706       -0.032       -0.452                     32                 2706        1.725        0.000                       0                  2707  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           25  Failing Endpoints,  Worst Slack       -0.805ns,  Total Violation      -12.297ns
Hold  :           32  Failing Endpoints,  Worst Slack       -0.032ns,  Total Violation       -0.452ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.805ns  (required time - arrival time)
  Source:                 genblk1[172].reg_in/reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 1.905ns (40.506%)  route 2.798ns (59.494%))
  Logic Levels:           19  (CARRY8=11 LUT1=1 LUT2=7)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.736ns = ( 5.736 - 4.000 ) 
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.244ns (routing 0.210ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.190ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2706, estimated)     1.244     2.205    genblk1[172].reg_in/CLK
    SLICE_X122Y509       FDRE                                         r  genblk1[172].reg_in/reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y509       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.284 r  genblk1[172].reg_in/reg_out_reg[4]/Q
                         net (fo=6, estimated)        0.113     2.397    conv/mul73/reg_out_reg[15]_i_178_0[4]
    SLICE_X122Y509       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     2.485 r  conv/mul73/reg_out[15]_i_531/O
                         net (fo=1, routed)           0.010     2.495    conv/mul73/reg_out[15]_i_531_n_0
    SLICE_X122Y509       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.196     2.691 r  conv/mul73/reg_out_reg[15]_i_296/O[5]
                         net (fo=1, estimated)        0.497     3.188    conv/add000164/out0_13[5]
    SLICE_X121Y509       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     3.227 r  conv/add000164/reg_out[15]_i_189/O
                         net (fo=1, routed)           0.015     3.242    conv/add000164/reg_out[15]_i_189_n_0
    SLICE_X121Y509       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.359 r  conv/add000164/reg_out_reg[15]_i_106/CO[7]
                         net (fo=1, estimated)        0.052     3.411    conv/add000164/reg_out_reg[15]_i_106_n_0
    SLICE_X121Y510       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092     3.503 r  conv/add000164/reg_out_reg[15]_i_178/CO[4]
                         net (fo=8, estimated)        0.256     3.759    conv/add000164/reg_out_reg[15]_i_178_n_3
    SLICE_X121Y515       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     3.847 r  conv/add000164/reg_out[23]_i_696/O
                         net (fo=1, routed)           0.025     3.872    conv/add000164/reg_out[23]_i_696_n_0
    SLICE_X121Y515       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     4.056 r  conv/add000164/reg_out_reg[23]_i_480/O[5]
                         net (fo=2, estimated)        0.373     4.429    conv/add000164/reg_out_reg[23]_i_480_n_10
    SLICE_X122Y516       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.480 r  conv/add000164/reg_out[23]_i_512/O
                         net (fo=1, routed)           0.010     4.490    conv/add000164/reg_out[23]_i_512_n_0
    SLICE_X122Y516       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.605 r  conv/add000164/reg_out_reg[23]_i_331/CO[7]
                         net (fo=1, estimated)        0.026     4.631    conv/add000164/reg_out_reg[23]_i_331_n_0
    SLICE_X122Y517       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.707 r  conv/add000164/reg_out_reg[23]_i_296/O[1]
                         net (fo=1, estimated)        0.228     4.935    conv/add000164/reg_out_reg[23]_i_296_n_14
    SLICE_X123Y516       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     4.972 r  conv/add000164/reg_out[23]_i_173/O
                         net (fo=1, routed)           0.016     4.988    conv/add000164/reg_out[23]_i_173_n_0
    SLICE_X123Y516       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[3])
                                                      0.184     5.172 r  conv/add000164/reg_out_reg[23]_i_99/CO[3]
                         net (fo=2, estimated)        0.196     5.368    conv/add000164/reg_out_reg[23]_i_99_n_4
    SLICE_X125Y516       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     5.419 r  conv/add000164/reg_out[23]_i_100/O
                         net (fo=1, routed)           0.025     5.444    conv/add000164/reg_out[23]_i_100_n_0
    SLICE_X125Y516       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.061     5.505 r  conv/add000164/reg_out_reg[23]_i_57/O[3]
                         net (fo=2, estimated)        0.409     5.914    conv/add000164/reg_out_reg[23]_i_57_n_12
    SLICE_X125Y509       CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[5])
                                                      0.144     6.058 r  conv/add000164/reg_out_reg[23]_i_33/CO[5]
                         net (fo=1, estimated)        0.323     6.381    conv/add000164/reg_out_reg[23]_i_33_n_2
    SLICE_X127Y509       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     6.433 r  conv/add000164/reg_out[23]_i_13/O
                         net (fo=1, routed)           0.014     6.447    conv/add000164/reg_out[23]_i_13_n_0
    SLICE_X127Y509       CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[5])
                                                      0.095     6.542 f  conv/add000164/reg_out_reg[23]_i_3/O[5]
                         net (fo=2, estimated)        0.184     6.726    conv/add000165/reg_out_reg[23]_1[0]
    SLICE_X126Y508       LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.067     6.793 r  conv/add000165/reg_out[23]_i_2/O
                         net (fo=1, routed)           0.000     6.793    conv/add000165/reg_out[23]_i_2_n_0
    SLICE_X126Y508       CARRY8 (Prop_CARRY8_SLICEL_DI[6]_O[7])
                                                      0.089     6.882 r  conv/add000165/reg_out_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.026     6.908    reg_out/D[23]
    SLICE_X126Y508       FDRE                                         r  reg_out/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2706, estimated)     1.066     5.736    reg_out/CLK
    SLICE_X126Y508       FDRE                                         r  reg_out/reg_out_reg[23]/C
                         clock pessimism              0.377     6.114    
                         clock uncertainty           -0.035     6.078    
    SLICE_X126Y508       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.103    reg_out/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          6.103    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                 -0.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.032ns  (arrival time - required time)
  Source:                 demux/genblk1[241].z_reg[241][2]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[241].reg_in/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.061ns (43.262%)  route 0.080ns (56.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Net Delay (Source):      1.082ns (routing 0.190ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.279ns (routing 0.210ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2706, estimated)     1.082     1.752    demux/CLK
    SLICE_X126Y488       FDRE                                         r  demux/genblk1[241].z_reg[241][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y488       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.813 r  demux/genblk1[241].z_reg[241][2]/Q
                         net (fo=1, estimated)        0.080     1.893    genblk1[241].reg_in/D[2]
    SLICE_X127Y488       FDRE                                         r  genblk1[241].reg_in/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2706, estimated)     1.279     2.240    genblk1[241].reg_in/CLK
    SLICE_X127Y488       FDRE                                         r  genblk1[241].reg_in/reg_out_reg[2]/C
                         clock pessimism             -0.377     1.863    
    SLICE_X127Y488       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     1.925    genblk1[241].reg_in/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                 -0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X122Y494  genblk1[302].reg_in/reg_out_reg[4]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X121Y500  demux/genblk1[301].z_reg[301][2]/C



