EESchema Schematic File Version 4
LIBS:computer-cache
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 29
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 3900 1075 800  400 
U 5D332E4E
F0 "clock" 50
F1 "clock.sch" 50
F2 "CLK" O R 4700 1175 50 
F3 "~CLK~" O R 4700 1375 50 
F4 "HLT_CLK" I L 3900 1175 50 
$EndSheet
$Sheet
S 6250 1775 1200 600 
U 5D3716A7
F0 "register-A" 50
F1 "register/register.sch" 50
F2 "~ENABLE_INPUT~" I R 7450 1875 50 
F3 "CLK" I L 6250 1875 50 
F4 "~ENALBE_OUTPUT~" I R 7450 2025 50 
F5 "D[0..15]" B L 6250 2025 50 
F6 "RD[0..15]" O R 7450 2275 50 
$EndSheet
$Sheet
S 6250 2825 1200 600 
U 5D737E0E
F0 "register-B" 50
F1 "register/register.sch" 50
F2 "~ENABLE_INPUT~" I R 7450 2925 50 
F3 "CLK" I L 6250 2925 50 
F4 "~ENALBE_OUTPUT~" I R 7450 3075 50 
F5 "D[0..15]" B L 6250 3075 50 
F6 "RD[0..15]" O R 7450 3325 50 
$EndSheet
Wire Wire Line
	4700 1375 4900 1375
Wire Wire Line
	4700 1175 5000 1175
Wire Wire Line
	6250 1875 5000 1875
Connection ~ 5000 1875
Wire Wire Line
	5000 1875 5000 2925
Wire Wire Line
	6250 2925 5000 2925
Connection ~ 5000 2925
Wire Bus Line
	6250 2025 5100 2025
Wire Bus Line
	5100 3075 6250 3075
Connection ~ 5100 2025
Wire Bus Line
	5100 2025 5100 2625
Connection ~ 5100 3075
$Sheet
S 8100 2175 1400 875 
U 5D3352E4
F0 "ALU" 50
F1 "alu/alu.sch" 50
F2 "D_A[0..15]" I L 8100 2275 50 
F3 "D_B[0..15]" I L 8100 2425 50 
F4 "~ENALBE_OUTPUT~" I R 9500 2275 50 
F5 "CARRY_OUT" O R 9500 2650 50 
F6 "D_O[0..16]" O L 8100 2625 50 
F7 "SUBTRACT" I R 9500 2425 50 
F8 "ZF" O R 9500 2750 50 
F9 "LTF" O R 9500 2850 50 
$EndSheet
Wire Bus Line
	7450 2275 7750 2275
Wire Bus Line
	7450 3325 7550 3325
Wire Bus Line
	7550 2425 8100 2425
Wire Bus Line
	8100 2625 5100 2625
Connection ~ 5100 2625
Wire Bus Line
	5100 2625 5100 3075
$Sheet
S 3525 1775 1200 600 
U 5D35CB6B
F0 "memory address" 50
F1 "register/register.sch" 50
F2 "~ENABLE_INPUT~" I L 3525 1875 50 
F3 "CLK" I R 4725 1875 50 
F4 "~ENALBE_OUTPUT~" I L 3525 2025 50 
F5 "D[0..15]" B R 4725 2025 50 
F6 "RD[0..15]" O L 3525 2300 50 
$EndSheet
Wire Wire Line
	5000 1875 4725 1875
Wire Bus Line
	5100 2025 4725 2025
Wire Bus Line
	5075 3075 4675 3075
Wire Bus Line
	3550 2300 3275 2300
Wire Bus Line
	3275 2300 3275 2850
Wire Bus Line
	3275 2850 3575 2850
$Sheet
S 3575 2775 1100 625 
U 5EEA4AC8
F0 "RAM" 50
F1 "memory/memory.sch" 50
F2 "A[0..15]" I L 3575 2850 50 
F3 "D[0..15]" B R 4675 3075 50 
F4 "~BE~" I L 3575 2975 50 
F5 "~R~-W" I L 3575 3075 50 
$EndSheet
$Sheet
S 6250 975  850  550 
U 5EEFDD90
F0 "program counter" 50
F1 "program_counter/program_counter.sch" 50
F2 "BUS[0..15]" B L 6250 1100 50 
F3 "CLK" I L 6250 1300 50 
F4 "~RESET~" I R 7100 1200 50 
F5 "~LOAD~" I R 7100 1300 50 
F6 "COUNT" I R 7100 1400 50 
F7 "~EO~" I R 7100 1100 50 
$EndSheet
Wire Bus Line
	6250 1100 5100 1100
Wire Bus Line
	5100 1100 5100 2025
Wire Wire Line
	6250 1300 5000 1300
Wire Wire Line
	5000 1175 5000 1300
Connection ~ 5000 1300
Wire Wire Line
	5000 1300 5000 1875
$Sheet
S 8050 3475 1400 450 
U 5F3A84CD
F0 "bitwise operator" 50
F1 "bitwise_operator/bitwise_operator.sch" 50
F2 "D_A[0..15]" I L 8050 3575 50 
F3 "D_B[0..15]" I L 8050 3700 50 
F4 "S0" I R 9450 3600 50 
F5 "S1" I R 9450 3700 50 
F6 "D_OUT[0..15]" O L 8050 3850 50 
F7 "~EO~" I R 9450 3850 50 
$EndSheet
Wire Bus Line
	8050 3700 7550 3700
Wire Bus Line
	7550 2425 7550 3325
Connection ~ 7550 3325
Wire Bus Line
	7550 3325 7550 3700
Wire Bus Line
	8050 3575 7750 3575
Wire Bus Line
	7750 3575 7750 2275
Connection ~ 7750 2275
Wire Bus Line
	7750 2275 8100 2275
Wire Bus Line
	8050 3850 5100 3850
Wire Bus Line
	5100 3075 5100 3850
$Sheet
S 6250 4275 900  300 
U 5F3A94D5
F0 "buttons" 50
F1 "buttons/buttons.sch" 50
F2 "Clear" I R 7150 4400 50 
F3 "~EO~" I R 7150 4525 50 
F4 "BUS[0..15]" B L 6250 4400 50 
$EndSheet
Wire Bus Line
	5100 3850 5100 4400
Wire Bus Line
	5100 4400 6250 4400
Connection ~ 5100 3850
Wire Bus Line
	5100 3850 5100 3825
$Sheet
S 3575 4550 1100 550 
U 5F3AB933
F0 "bit shifter" 50
F1 "bit_shifter/bit_shifter.sch" 50
F2 "D[0..15]" B R 4675 4650 50 
F3 "S0" I L 3575 4600 50 
F4 "S1" I L 3575 4700 50 
F5 "CLK" I R 4675 4800 50 
F6 "~CLR~" I L 3575 4950 50 
F7 "~EO~" I L 3575 5050 50 
$EndSheet
Wire Bus Line
	5100 4400 5100 4650
Wire Bus Line
	5100 4650 4675 4650
Connection ~ 5100 4400
Wire Wire Line
	5000 4800 4675 4800
Wire Wire Line
	5000 2925 5000 4800
Wire Bus Line
	4675 3850 5100 3850
$Sheet
S 3875 3725 800  525 
U 5F3B052B
F0 "display" 50
F1 "display/display.sch" 50
F2 "D[0..15]" B R 4675 3850 50 
F3 "A0" I L 3875 3825 50 
F4 "CS" I L 3875 3900 50 
F5 "RES" I L 3875 3975 50 
F6 "R~W~" I L 3875 4050 50 
F7 "E" I L 3875 4125 50 
F8 "DI_~DO~" I L 3875 4200 50 
$EndSheet
$Sheet
S 6275 5550 975  500 
U 5F3E0C36
F0 "control unit" 50
F1 "control_unit/control_unit.sch" 50
F2 "CLK" I L 6275 5600 50 
F3 "FLG_[0..3]" I L 6275 5700 50 
F4 "I_[0..15]" I L 6275 5800 50 
F5 "IL_[0..3]" O R 7250 5625 50 
F6 "IL_FL_[0..3]" I R 7250 5700 50 
F7 "D_[8..11]" I R 7250 5800 50 
$EndSheet
Wire Bus Line
	7250 5625 7375 5625
Wire Bus Line
	7375 5625 7375 5700
Wire Bus Line
	7375 5700 7250 5700
Entry Wire Line
	7550 5800 7650 5900
Wire Wire Line
	7650 6150 7725 6150
Text Label 7650 6100 1    50   ~ 0
D_8
Entry Wire Line
	7625 5800 7725 5900
Text Label 7725 6100 1    50   ~ 0
D_9
Entry Wire Line
	7700 5800 7800 5900
Text Label 7800 6100 1    50   ~ 0
D_10
Entry Wire Line
	7775 5800 7875 5900
Text Label 7875 6100 1    50   ~ 0
D_11
Connection ~ 7725 6150
Wire Wire Line
	7725 6150 7800 6150
Connection ~ 7800 6150
Wire Wire Line
	7800 6150 7875 6150
Connection ~ 7875 6150
Wire Wire Line
	7875 6150 7950 6150
$Comp
L power:GND #PWR?
U 1 1 5F3E45F1
P 7950 6150
F 0 "#PWR?" H 7950 5900 50  0001 C CNN
F 1 "GND" V 7955 6022 50  0000 R CNN
F 2 "" H 7950 6150 50  0001 C CNN
F 3 "" H 7950 6150 50  0001 C CNN
	1    7950 6150
	0    -1   -1   0   
$EndComp
Wire Wire Line
	7875 5900 7875 6150
Wire Wire Line
	7800 5900 7800 6150
Wire Wire Line
	7725 5900 7725 6150
Wire Wire Line
	7650 5900 7650 6150
Wire Bus Line
	7250 5800 7775 5800
$EndSCHEMATC
