{"sha": "1598bfb0783d6ed34782981929d0c6b206698a1e", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MTU5OGJmYjA3ODNkNmVkMzQ3ODI5ODE5MjlkMGM2YjIwNjY5OGExZQ==", "commit": {"author": {"name": "Segher Boessenkool", "email": "segher@kernel.crashing.org", "date": "2019-06-04T16:31:34Z"}, "committer": {"name": "Segher Boessenkool", "email": "segher@gcc.gnu.org", "date": "2019-06-04T16:31:34Z"}, "message": "rs6000: Delete Fv2\n\n<Fv2> always is \"wa\".\n\n\n\t* config/rs6000/rs6000.md (define_mode_attr Fv2): Delete.\n\t(rest of file): Adjust.\n\nFrom-SVN: r271918", "tree": {"sha": "f37551e307c50a8ff52e74242b2c9382517eae04", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/f37551e307c50a8ff52e74242b2c9382517eae04"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/1598bfb0783d6ed34782981929d0c6b206698a1e", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1598bfb0783d6ed34782981929d0c6b206698a1e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1598bfb0783d6ed34782981929d0c6b206698a1e", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1598bfb0783d6ed34782981929d0c6b206698a1e/comments", "author": {"login": "segher", "id": 417629, "node_id": "MDQ6VXNlcjQxNzYyOQ==", "avatar_url": "https://avatars.githubusercontent.com/u/417629?v=4", "gravatar_id": "", "url": "https://api.github.com/users/segher", "html_url": "https://github.com/segher", "followers_url": "https://api.github.com/users/segher/followers", "following_url": "https://api.github.com/users/segher/following{/other_user}", "gists_url": "https://api.github.com/users/segher/gists{/gist_id}", "starred_url": "https://api.github.com/users/segher/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/segher/subscriptions", "organizations_url": "https://api.github.com/users/segher/orgs", "repos_url": "https://api.github.com/users/segher/repos", "events_url": "https://api.github.com/users/segher/events{/privacy}", "received_events_url": "https://api.github.com/users/segher/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "11d7bd360e26352aec26a12350b86bc9a3d5ec53", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/11d7bd360e26352aec26a12350b86bc9a3d5ec53", "html_url": "https://github.com/Rust-GCC/gccrs/commit/11d7bd360e26352aec26a12350b86bc9a3d5ec53"}], "stats": {"total": 82, "additions": 41, "deletions": 41}, "files": [{"sha": "7bea02896a16516c1ac257d102d1820933dada63", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1598bfb0783d6ed34782981929d0c6b206698a1e/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1598bfb0783d6ed34782981929d0c6b206698a1e/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=1598bfb0783d6ed34782981929d0c6b206698a1e", "patch": "@@ -1,3 +1,8 @@\n+2019-06-04  Segher Boessenkool  <segher@kernel.crashing.org>\n+\n+\t* config/rs6000/rs6000.md (define_mode_attr Fv2): Delete.\n+\t(rest of file): Adjust.\n+\n 2019-06-04  Segher Boessenkool  <segher@kernel.crashing.org>\n \n \t* config/rs6000/vsx.md (define_mode_attr VS_64reg): Delete."}, {"sha": "8053d5a6db0e55eb67a727eab155a85e25401ebc", "filename": "gcc/config/rs6000/rs6000.md", "status": "modified", "additions": 36, "deletions": 41, "changes": 77, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1598bfb0783d6ed34782981929d0c6b206698a1e/gcc%2Fconfig%2Frs6000%2Frs6000.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1598bfb0783d6ed34782981929d0c6b206698a1e/gcc%2Fconfig%2Frs6000%2Frs6000.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.md?ref=1598bfb0783d6ed34782981929d0c6b206698a1e", "patch": "@@ -528,11 +528,6 @@\n ; format.\n (define_mode_attr Fv\t\t[(SF \"ww\") (DF \"wa\") (DI \"wa\")])\n \n-; SF/DF constraint for arithmetic on VSX registers.  This is intended to be\n-; used for DFmode instructions added in ISA 2.06 (power7) and SFmode\n-; instructions added in ISA 2.07 (power8)\n-(define_mode_attr Fv2\t\t[(SF \"wa\") (DF \"wa\") (DI \"wa\")])\n-\n ; Which isa is needed for those float instructions?\n (define_mode_attr Fisa\t\t[(SF \"p8v\")  (DF \"*\") (DI \"*\")])\n \n@@ -4638,9 +4633,9 @@\n   \"\")\n \n (define_insn \"*add<mode>3_fpr\"\n-  [(set (match_operand:SFDF 0 \"gpc_reg_operand\" \"=<Ff>,<Fv2>\")\n-\t(plus:SFDF (match_operand:SFDF 1 \"gpc_reg_operand\" \"%<Ff>,<Fv2>\")\n-\t\t   (match_operand:SFDF 2 \"gpc_reg_operand\" \"<Ff>,<Fv2>\")))]\n+  [(set (match_operand:SFDF 0 \"gpc_reg_operand\" \"=<Ff>,wa\")\n+\t(plus:SFDF (match_operand:SFDF 1 \"gpc_reg_operand\" \"%<Ff>,wa\")\n+\t\t   (match_operand:SFDF 2 \"gpc_reg_operand\" \"<Ff>,wa\")))]\n   \"TARGET_HARD_FLOAT\"\n   \"@\n    fadd<Ftrad> %0,%1,%2\n@@ -4656,9 +4651,9 @@\n   \"\")\n \n (define_insn \"*sub<mode>3_fpr\"\n-  [(set (match_operand:SFDF 0 \"gpc_reg_operand\" \"=<Ff>,<Fv2>\")\n-\t(minus:SFDF (match_operand:SFDF 1 \"gpc_reg_operand\" \"<Ff>,<Fv2>\")\n-\t\t    (match_operand:SFDF 2 \"gpc_reg_operand\" \"<Ff>,<Fv2>\")))]\n+  [(set (match_operand:SFDF 0 \"gpc_reg_operand\" \"=<Ff>,wa\")\n+\t(minus:SFDF (match_operand:SFDF 1 \"gpc_reg_operand\" \"<Ff>,wa\")\n+\t\t    (match_operand:SFDF 2 \"gpc_reg_operand\" \"<Ff>,wa\")))]\n   \"TARGET_HARD_FLOAT\"\n   \"@\n    fsub<Ftrad> %0,%1,%2\n@@ -4674,9 +4669,9 @@\n   \"\")\n \n (define_insn \"*mul<mode>3_fpr\"\n-  [(set (match_operand:SFDF 0 \"gpc_reg_operand\" \"=<Ff>,<Fv2>\")\n-\t(mult:SFDF (match_operand:SFDF 1 \"gpc_reg_operand\" \"%<Ff>,<Fv2>\")\n-\t\t   (match_operand:SFDF 2 \"gpc_reg_operand\" \"<Ff>,<Fv2>\")))]\n+  [(set (match_operand:SFDF 0 \"gpc_reg_operand\" \"=<Ff>,wa\")\n+\t(mult:SFDF (match_operand:SFDF 1 \"gpc_reg_operand\" \"%<Ff>,wa\")\n+\t\t   (match_operand:SFDF 2 \"gpc_reg_operand\" \"<Ff>,wa\")))]\n   \"TARGET_HARD_FLOAT\"\n   \"@\n    fmul<Ftrad> %0,%1,%2\n@@ -4700,9 +4695,9 @@\n })\n \n (define_insn \"*div<mode>3_fpr\"\n-  [(set (match_operand:SFDF 0 \"gpc_reg_operand\" \"=<Ff>,<Fv2>\")\n-\t(div:SFDF (match_operand:SFDF 1 \"gpc_reg_operand\" \"<Ff>,<Fv2>\")\n-\t\t  (match_operand:SFDF 2 \"gpc_reg_operand\" \"<Ff>,<Fv2>\")))]\n+  [(set (match_operand:SFDF 0 \"gpc_reg_operand\" \"=<Ff>,wa\")\n+\t(div:SFDF (match_operand:SFDF 1 \"gpc_reg_operand\" \"<Ff>,wa\")\n+\t\t  (match_operand:SFDF 2 \"gpc_reg_operand\" \"<Ff>,wa\")))]\n   \"TARGET_HARD_FLOAT\"\n   \"@\n    fdiv<Ftrad> %0,%1,%2\n@@ -4711,8 +4706,8 @@\n    (set_attr \"isa\" \"*,<Fisa>\")])\n \n (define_insn \"*sqrt<mode>2_internal\"\n-  [(set (match_operand:SFDF 0 \"gpc_reg_operand\" \"=<Ff>,<Fv2>\")\n-\t(sqrt:SFDF (match_operand:SFDF 1 \"gpc_reg_operand\" \"<Ff>,<Fv2>\")))]\n+  [(set (match_operand:SFDF 0 \"gpc_reg_operand\" \"=<Ff>,wa\")\n+\t(sqrt:SFDF (match_operand:SFDF 1 \"gpc_reg_operand\" \"<Ff>,wa\")))]\n   \"TARGET_HARD_FLOAT && TARGET_PPC_GPOPT\"\n   \"@\n    fsqrt<Ftrad> %0,%1\n@@ -4739,8 +4734,8 @@\n \n ;; Floating point reciprocal approximation\n (define_insn \"fre<Fs>\"\n-  [(set (match_operand:SFDF 0 \"gpc_reg_operand\" \"=<Ff>,<Fv2>\")\n-\t(unspec:SFDF [(match_operand:SFDF 1 \"gpc_reg_operand\" \"<Ff>,<Fv2>\")]\n+  [(set (match_operand:SFDF 0 \"gpc_reg_operand\" \"=<Ff>,wa\")\n+\t(unspec:SFDF [(match_operand:SFDF 1 \"gpc_reg_operand\" \"<Ff>,wa\")]\n \t\t     UNSPEC_FRES))]\n   \"TARGET_<FFRE>\"\n   \"@\n@@ -4750,8 +4745,8 @@\n    (set_attr \"isa\" \"*,<Fisa>\")])\n \n (define_insn \"*rsqrt<mode>2\"\n-  [(set (match_operand:SFDF 0 \"gpc_reg_operand\" \"=<Ff>,<Fv2>\")\n-\t(unspec:SFDF [(match_operand:SFDF 1 \"gpc_reg_operand\" \"<Ff>,<Fv2>\")]\n+  [(set (match_operand:SFDF 0 \"gpc_reg_operand\" \"=<Ff>,wa\")\n+\t(unspec:SFDF [(match_operand:SFDF 1 \"gpc_reg_operand\" \"<Ff>,wa\")]\n \t\t     UNSPEC_RSQRT))]\n   \"RS6000_RECIP_HAVE_RSQRTE_P (<MODE>mode)\"\n   \"@\n@@ -4763,8 +4758,8 @@\n ;; Floating point comparisons\n (define_insn \"*cmp<mode>_fpr\"\n   [(set (match_operand:CCFP 0 \"cc_reg_operand\" \"=y,y\")\n-\t(compare:CCFP (match_operand:SFDF 1 \"gpc_reg_operand\" \"<Ff>,<Fv2>\")\n-\t\t      (match_operand:SFDF 2 \"gpc_reg_operand\" \"<Ff>,<Fv2>\")))]\n+\t(compare:CCFP (match_operand:SFDF 1 \"gpc_reg_operand\" \"<Ff>,wa\")\n+\t\t      (match_operand:SFDF 2 \"gpc_reg_operand\" \"<Ff>,wa\")))]\n   \"TARGET_HARD_FLOAT\"\n   \"@\n    fcmpu %0,%1,%2\n@@ -13374,11 +13369,11 @@\n   \"\")\n \n (define_insn \"*fma<mode>4_fpr\"\n-  [(set (match_operand:SFDF 0 \"gpc_reg_operand\" \"=<Ff>,<Fv2>,<Fv2>\")\n+  [(set (match_operand:SFDF 0 \"gpc_reg_operand\" \"=<Ff>,wa,wa\")\n \t(fma:SFDF\n-\t  (match_operand:SFDF 1 \"gpc_reg_operand\" \"%<Ff>,<Fv2>,<Fv2>\")\n-\t  (match_operand:SFDF 2 \"gpc_reg_operand\" \"<Ff>,<Fv2>,0\")\n-\t  (match_operand:SFDF 3 \"gpc_reg_operand\" \"<Ff>,0,<Fv2>\")))]\n+\t  (match_operand:SFDF 1 \"gpc_reg_operand\" \"%<Ff>,wa,wa\")\n+\t  (match_operand:SFDF 2 \"gpc_reg_operand\" \"<Ff>,wa,0\")\n+\t  (match_operand:SFDF 3 \"gpc_reg_operand\" \"<Ff>,0,wa\")))]\n   \"TARGET_HARD_FLOAT\"\n   \"@\n    fmadd<Ftrad> %0,%1,%2,%3\n@@ -13398,11 +13393,11 @@\n   \"\")\n \n (define_insn \"*fms<mode>4_fpr\"\n-  [(set (match_operand:SFDF 0 \"gpc_reg_operand\" \"=<Ff>,<Fv2>,<Fv2>\")\n+  [(set (match_operand:SFDF 0 \"gpc_reg_operand\" \"=<Ff>,wa,wa\")\n \t(fma:SFDF\n-\t (match_operand:SFDF 1 \"gpc_reg_operand\" \"<Ff>,<Fv2>,<Fv2>\")\n-\t (match_operand:SFDF 2 \"gpc_reg_operand\" \"<Ff>,<Fv2>,0\")\n-\t (neg:SFDF (match_operand:SFDF 3 \"gpc_reg_operand\" \"<Ff>,0,<Fv2>\"))))]\n+\t (match_operand:SFDF 1 \"gpc_reg_operand\" \"<Ff>,wa,wa\")\n+\t (match_operand:SFDF 2 \"gpc_reg_operand\" \"<Ff>,wa,0\")\n+\t (neg:SFDF (match_operand:SFDF 3 \"gpc_reg_operand\" \"<Ff>,0,wa\"))))]\n   \"TARGET_HARD_FLOAT\"\n   \"@\n    fmsub<Ftrad> %0,%1,%2,%3\n@@ -13445,12 +13440,12 @@\n   \"\")\n \n (define_insn \"*nfma<mode>4_fpr\"\n-  [(set (match_operand:SFDF 0 \"gpc_reg_operand\" \"=<Ff>,<Fv2>,<Fv2>\")\n+  [(set (match_operand:SFDF 0 \"gpc_reg_operand\" \"=<Ff>,wa,wa\")\n \t(neg:SFDF\n \t (fma:SFDF\n-\t  (match_operand:SFDF 1 \"gpc_reg_operand\" \"<Ff>,<Fv2>,<Fv2>\")\n-\t  (match_operand:SFDF 2 \"gpc_reg_operand\" \"<Ff>,<Fv2>,0\")\n-\t  (match_operand:SFDF 3 \"gpc_reg_operand\" \"<Ff>,0,<Fv2>\"))))]\n+\t  (match_operand:SFDF 1 \"gpc_reg_operand\" \"<Ff>,wa,wa\")\n+\t  (match_operand:SFDF 2 \"gpc_reg_operand\" \"<Ff>,wa,0\")\n+\t  (match_operand:SFDF 3 \"gpc_reg_operand\" \"<Ff>,0,wa\"))))]\n   \"TARGET_HARD_FLOAT\"\n   \"@\n    fnmadd<Ftrad> %0,%1,%2,%3\n@@ -13471,13 +13466,13 @@\n   \"\")\n \n (define_insn \"*nfmssf4_fpr\"\n-  [(set (match_operand:SFDF 0 \"gpc_reg_operand\" \"=<Ff>,<Fv2>,<Fv2>\")\n+  [(set (match_operand:SFDF 0 \"gpc_reg_operand\" \"=<Ff>,wa,wa\")\n \t(neg:SFDF\n \t (fma:SFDF\n-\t  (match_operand:SFDF 1 \"gpc_reg_operand\" \"<Ff>,<Fv2>,<Fv2>\")\n-\t  (match_operand:SFDF 2 \"gpc_reg_operand\" \"<Ff>,<Fv2>,0\")\n+\t  (match_operand:SFDF 1 \"gpc_reg_operand\" \"<Ff>,wa,wa\")\n+\t  (match_operand:SFDF 2 \"gpc_reg_operand\" \"<Ff>,wa,0\")\n \t  (neg:SFDF\n-\t   (match_operand:SFDF 3 \"gpc_reg_operand\" \"<Ff>,0,<Fv2>\")))))]\n+\t   (match_operand:SFDF 3 \"gpc_reg_operand\" \"<Ff>,0,wa\")))))]\n   \"TARGET_HARD_FLOAT\"\n   \"@\n    fnmsub<Ftrad> %0,%1,%2,%3"}]}