//////////////////////////////////////
//Engineer : DEEPAK RAJ V 
//Project  : 2x1 Mux (mux2)
//Type     : Data Flow
// Inputs  : i0 , i1 , s
// Ouputs  : y
// Tool    : Altera Quartus II 
/////////////////////////////////////
module mux2(i0,i1,s,y);
input i0, i1, s;
output y;
wire s1,s2,s3;
not(s1,s);
and(s2,s1,i0);
and(s3,s,i1);
or(y,s2,s3);
endmodule