<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='77' type='unsigned int llvm::TargetRegisterClass::getNumRegs() const'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='198' u='c' c='_ZNK4llvm19TargetRegisterClass21getRawAllocationOrderERKNS_15MachineFunctionE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='76'>/// Return the number of registers in this class.</doc>
<use f='llvm/llvm/include/llvm/CodeGen/ExecutionDomainFix.h' l='140' u='c' c='_ZN4llvm18ExecutionDomainFixC1ERcRKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/CodeGen/ExecutionDomainFix.cpp' l='445' u='c' c='_ZN4llvm18ExecutionDomainFix20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='78' u='c' c='_ZL17constrainRegClassRN4llvm19MachineRegisterInfoENS_8RegisterEPKNS_19TargetRegisterClassES5_j'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='713' u='c' c='_ZN12_GLOBAL__N_18RAGreedy7enqueueERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EEPN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterClassInfo.cpp' l='96' u='c' c='_ZNK4llvm17RegisterClassInfo7computeEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterClassInfo.cpp' l='199' u='c' c='_ZNK4llvm17RegisterClassInfo16computePSetLimitEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp' l='158' u='c' c='_ZNK4llvm19AArch64RegisterInfo27UpdateCustomCalleeSavedRegsERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp' l='265' u='c' c='_ZNK4llvm19AArch64RegisterInfo29UpdateCustomCallPreservedMaskERNS_15MachineFunctionEPPKj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp' l='315' u='c' c='_ZNK4llvm19AArch64RegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.cpp' l='213' u='c' c='_ZN4llvm16AArch64SubtargetC1ERKNS_6TripleERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESB_RKNS_13TargetMachineEb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.cpp' l='214' u='c' c='_ZN4llvm16AArch64SubtargetC1ERKNS_6TripleERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESB_RKNS_13TargetMachineEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='365' u='c' c='_ZN12_GLOBAL__N_118GCNRegBankReassign14getRegBankMaskEN4llvm8RegisterEji'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='816' u='c' c='_ZN12_GLOBAL__N_118GCNRegBankReassign20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='818' u='c' c='_ZN12_GLOBAL__N_118GCNRegBankReassign20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1178' u='c' c='_ZNK4llvm13R600InstrInfo21getIndirectIndexBeginERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='64' u='c' c='_ZL17findFirstFreeSGPRRN4llvm7CCStateE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11300' u='c' c='_ZNK4llvm16SITargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='259' u='c' c='_ZNK4llvm14SIRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='266' u='c' c='_ZNK4llvm14SIRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCPreEmitPeephole.cpp' l='367' u='c' c='_ZN12_GLOBAL__N_118PPCPreEmitPeephole21removeAccPrimeUnprimeERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp' l='404' u='c' c='_ZNK4llvm19SystemZRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE'/>
