#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec 24 13:25:51 2018
# Process ID: 17600
# Current directory: C:/Users/Fran/Documents/GitHub/Trabajo-VHDL-/Proyecto_Maquinas_Estado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13612 C:\Users\Fran\Documents\GitHub\Trabajo-VHDL-\Proyecto_Maquinas_Estado\Proyecto_Maquinas_Estado.xpr
# Log file: C:/Users/Fran/Documents/GitHub/Trabajo-VHDL-/Proyecto_Maquinas_Estado/vivado.log
# Journal file: C:/Users/Fran/Documents/GitHub/Trabajo-VHDL-/Proyecto_Maquinas_Estado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Fran/Documents/GitHub/Trabajo-VHDL-/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Fran/Proyecto_Maquinas_Estado' since last save.
WARNING: [Project 1-312] File not found as 'C:/Users/Fran/Documents/GitHub/Trabajo-VHDL-/Desktop/7º Semestre/SED/Laboratorio/Practica3_SED/practica_3/Nexys4DDR_Master.xdc'; using path 'C:/Users/Fran/Desktop/7º Semestre/SED/Laboratorio/Practica3_SED/practica_3/Nexys4DDR_Master.xdc' instead.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IPUserFilesDir: Directory not found as 'C:/Users/Fran/Documents/GitHub/Trabajo-VHDL-/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.ip_user_files'; using path 'C:/Users/Fran/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.ip_user_files' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.oopen_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 827.211 ; gain = 110.652uupdate_compile_order -fileset sources_1eclose [ open C:/Users/Fran/Documents/GitHub/Trabajo-VHDL-/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Debouncer.vhd w ]
add_files C:/Users/Fran/Documents/GitHub/Trabajo-VHDL-/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Debouncer.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Fran/Documents/GitHub/Trabajo-VHDL-/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sim_1/new/Debouncer_tb.vhd w ]
add_files -fileset sim_1 C:/Users/Fran/Documents/GitHub/Trabajo-VHDL-/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sim_1/new/Debouncer_tb.vhd
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: maquina_estados
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 999.406 ; gain = 108.859
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'maquina_estados' [C:/Users/Fran/Documents/GitHub/Trabajo-VHDL-/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Project_FSM.vhd:45]
	Parameter N bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'mode' is read in the process but is not in the sensitivity list [C:/Users/Fran/Documents/GitHub/Trabajo-VHDL-/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Project_FSM.vhd:86]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/Fran/Documents/GitHub/Trabajo-VHDL-/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Project_FSM.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'maquina_estados' (1#1) [C:/Users/Fran/Documents/GitHub/Trabajo-VHDL-/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Project_FSM.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1054.145 ; gain = 163.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1054.145 ; gain = 163.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1054.145 ; gain = 163.598
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Fran/Desktop/7º Semestre/SED/Laboratorio/Practica3_SED/practica_3/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'y(0)'. [C:/Users/Fran/Desktop/7º Semestre/SED/Laboratorio/Practica3_SED/practica_3/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Fran/Desktop/7º Semestre/SED/Laboratorio/Practica3_SED/practica_3/Nexys4DDR_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'y(1)'. [C:/Users/Fran/Desktop/7º Semestre/SED/Laboratorio/Practica3_SED/practica_3/Nexys4DDR_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Fran/Desktop/7º Semestre/SED/Laboratorio/Practica3_SED/practica_3/Nexys4DDR_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'y(2)'. [C:/Users/Fran/Desktop/7º Semestre/SED/Laboratorio/Practica3_SED/practica_3/Nexys4DDR_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Fran/Desktop/7º Semestre/SED/Laboratorio/Practica3_SED/practica_3/Nexys4DDR_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'y(3)'. [C:/Users/Fran/Desktop/7º Semestre/SED/Laboratorio/Practica3_SED/practica_3/Nexys4DDR_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Fran/Desktop/7º Semestre/SED/Laboratorio/Practica3_SED/practica_3/Nexys4DDR_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'y(4)'. [C:/Users/Fran/Desktop/7º Semestre/SED/Laboratorio/Practica3_SED/practica_3/Nexys4DDR_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Fran/Desktop/7º Semestre/SED/Laboratorio/Practica3_SED/practica_3/Nexys4DDR_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'x(0)'. [C:/Users/Fran/Desktop/7º Semestre/SED/Laboratorio/Practica3_SED/practica_3/Nexys4DDR_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Fran/Desktop/7º Semestre/SED/Laboratorio/Practica3_SED/practica_3/Nexys4DDR_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'x(1)'. [C:/Users/Fran/Desktop/7º Semestre/SED/Laboratorio/Practica3_SED/practica_3/Nexys4DDR_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Fran/Desktop/7º Semestre/SED/Laboratorio/Practica3_SED/practica_3/Nexys4DDR_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'x(2)'. [C:/Users/Fran/Desktop/7º Semestre/SED/Laboratorio/Practica3_SED/practica_3/Nexys4DDR_Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Fran/Desktop/7º Semestre/SED/Laboratorio/Practica3_SED/practica_3/Nexys4DDR_Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'x(3)'. [C:/Users/Fran/Desktop/7º Semestre/SED/Laboratorio/Practica3_SED/practica_3/Nexys4DDR_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Fran/Desktop/7º Semestre/SED/Laboratorio/Practica3_SED/practica_3/Nexys4DDR_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'x(4)'. [C:/Users/Fran/Desktop/7º Semestre/SED/Laboratorio/Practica3_SED/practica_3/Nexys4DDR_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Fran/Desktop/7º Semestre/SED/Laboratorio/Practica3_SED/practica_3/Nexys4DDR_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Fran/Desktop/7º Semestre/SED/Laboratorio/Practica3_SED/practica_3/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1397.832 ; gain = 507.285
6 Infos, 12 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1397.832 ; gain = 507.285
close [ open C:/Users/Fran/Documents/GitHub/Trabajo-VHDL-/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Sicronizador.vhd w ]
add_files C:/Users/Fran/Documents/GitHub/Trabajo-VHDL-/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Sicronizador.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 24 17:38:01 2018...
