/*
 * Generated by Bluespec Compiler, version 2021.07 (build 4cac6eb)
 * 
 * On Wed Apr 27 09:57:15 CEST 2022
 * 
 */

/* Generation options: */
#ifndef __top_h__
#define __top_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkCore.h"


/* Class declaration for the top module */
class MOD_top : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_arbiter_firstHot;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_arbiter_firstHot_1;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_arbiter_lastSelect;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_arbiter_lastSelect_1;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_arbiter_lastSelect_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_dfltOutputCanPut;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_dfltOutputCanPut_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPeek_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPeek_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPeek_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPeek_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPeek_2;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_2;
  MOD_Wire<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_0;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_0_1;
  MOD_Wire<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_1;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_1_1;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_2;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlits;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlits_1;
  MOD_Reg<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_noRouteSlv_currentReq;
  MOD_Reg<tUInt32> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_noRouteSlv_flitCount;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPut_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPut_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPut_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPut_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_selectInput_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_selectInput_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_selectInput_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_selectInput_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_selectInput_2;
  MOD_Wire<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_toDfltOutput;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_toDfltOutput_1;
  MOD_Wire<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_toOutput_0;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_toOutput_0_1;
  MOD_Wire<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_toOutput_1;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_toOutput_1_1;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_arbiter_firstHot;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_arbiter_firstHot_1;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_arbiter_lastSelect;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_arbiter_lastSelect_1;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_arbiter_lastSelect_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_dfltOutputCanPut;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_dfltOutputCanPut_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek_2;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_2;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_0_1;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_2;
  MOD_Fifo<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awff;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awug_canPeekWire;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awug_dropWire;
  MOD_Wire<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awug_peekWire;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_doDrop;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_flitLeft;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_outflit;
  MOD_Fifo<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wff;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug_canPeekWire;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug_dropWire;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug_peekWire;
  MOD_Fifo<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_awff;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_awug_canPeekWire;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_awug_dropWire;
  MOD_Wire<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_awug_peekWire;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_doDrop;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_flitLeft;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_outflit;
  MOD_Fifo<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wff;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wug_canPeekWire;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wug_dropWire;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wug_peekWire;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits_1;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_noRouteSlv_awidReg;
  MOD_Fifo<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_noRouteSlv_rspFF;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_selectInput_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_selectInput_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_selectInput_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_selectInput_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_selectInput_2;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_0_awug_canPutWire;
  MOD_Wire<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_0_awug_putWire;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_0_doPut;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_0_flitLeft;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_0_wug_canPutWire;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_0_wug_putWire;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_1_awug_canPutWire;
  MOD_Wire<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_1_awug_putWire;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_1_doPut;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_1_flitLeft;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_1_wug_canPutWire;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_1_wug_putWire;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_toDfltOutput;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_toDfltOutput_1;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_0_1;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_1_1;
  MOD_mkCore INST_core;
  MOD_Fifo<tUWide> INST_fakeExternalConnection_base_axiShim_arff;
  MOD_Fifo<tUWide> INST_fakeExternalConnection_base_axiShim_awff;
  MOD_Fifo<tUInt8> INST_fakeExternalConnection_base_axiShim_bff;
  MOD_Fifo<tUWide> INST_fakeExternalConnection_base_axiShim_rff;
  MOD_Fifo<tUWide> INST_fakeExternalConnection_base_axiShim_wff;
  MOD_Wire<tUInt8> INST_fakeExternalConnection_base_irqReceiveDataReady;
  MOD_Wire<tUInt8> INST_fakeExternalConnection_base_irqTHREmpty;
  MOD_Wire<tUInt8> INST_fakeExternalConnection_base_pulseIrq;
  MOD_Reg<tUInt8> INST_fakeExternalConnection_base_regDLR_LSB;
  MOD_Reg<tUInt8> INST_fakeExternalConnection_base_regDLR_MSB;
  MOD_Reg<tUInt8> INST_fakeExternalConnection_base_regIER;
  MOD_Reg<tUInt8> INST_fakeExternalConnection_base_regLCR;
  MOD_Reg<tUInt8> INST_fakeExternalConnection_base_regLastTxReadyIrq;
  MOD_Reg<tUInt8> INST_fakeExternalConnection_base_regSCR;
  MOD_Reg<tUInt8> INST_fakeExternalConnection_base_regTHREmptyIrqPending;
  MOD_Wire<tUInt64> INST_fakeExternalConnection_base_rxData;
  MOD_Wire<tUInt8> INST_fakeExternalConnection_base_rxDropData;
  MOD_Fifo<tUWide> INST_fakeExternalConnection_base_rxShim_tff;
  MOD_Fifo<tUWide> INST_fakeExternalConnection_base_txShim_tff;
  MOD_Wire<tUInt64> INST_fakeExternalConnection_base_wireTxData;
  MOD_Reg<tUInt32> INST_fifo1_data;
  MOD_Fifo<tUInt32> INST_fifo1_fifo;
  MOD_Fifo<tUInt32> INST_fifo1_fifo2;
  MOD_Reg<tUInt8> INST_fifo1_isFull;
  MOD_Reg<tUInt32> INST_fifo2_data;
  MOD_Fifo<tUInt32> INST_fifo2_fifo;
  MOD_Fifo<tUInt32> INST_fifo2_fifo2;
  MOD_Reg<tUInt8> INST_fifo2_isFull;
  MOD_Reg<tUInt8> INST_master1_awSent;
  MOD_Reg<tUInt32> INST_master1_cnt;
  MOD_Reg<tUInt32> INST_master1_nextWriteAddr;
  MOD_Reg<tUInt8> INST_master1_reqSent;
  MOD_Reg<tUInt32> INST_master1_rspCnt;
  MOD_CReg<tUInt64> INST_master1_shim_shim_arff_rv;
  MOD_CReg<tUInt64> INST_master1_shim_shim_awff_rv;
  MOD_CReg<tUInt8> INST_master1_shim_shim_bff_rv;
  MOD_CReg<tUWide> INST_master1_shim_shim_rff_rv;
  MOD_CReg<tUWide> INST_master1_shim_shim_wff_rv;
  MOD_Reg<tUInt8> INST_master2_awSent;
  MOD_Reg<tUInt32> INST_master2_cnt;
  MOD_Reg<tUInt32> INST_master2_nextWriteAddr;
  MOD_Reg<tUInt8> INST_master2_reqSent;
  MOD_Reg<tUInt32> INST_master2_rspCnt;
  MOD_CReg<tUInt64> INST_master2_shim_shim_arff_rv;
  MOD_CReg<tUInt64> INST_master2_shim_shim_awff_rv;
  MOD_CReg<tUInt8> INST_master2_shim_shim_bff_rv;
  MOD_CReg<tUWide> INST_master2_shim_shim_rff_rv;
  MOD_CReg<tUWide> INST_master2_shim_shim_wff_rv;
  MOD_Reg<tUInt64> INST_memory_ifc_arAddrReg;
  MOD_Reg<tUInt64> INST_memory_ifc_awAddrReg;
  MOD_Fifo<tUInt32> INST_memory_ifc_readFF;
  MOD_Reg<tUInt8> INST_memory_ifc_rflitCount;
  MOD_CReg<tUWide> INST_memory_ifc_shim_shim_arff_rv;
  MOD_CReg<tUWide> INST_memory_ifc_shim_shim_awff_rv;
  MOD_CReg<tUInt32> INST_memory_ifc_shim_shim_bff_rv;
  MOD_CReg<tUWide> INST_memory_ifc_shim_shim_rff_rv;
  MOD_CReg<tUWide> INST_memory_ifc_shim_shim_wff_rv;
  MOD_Reg<tUInt32> INST_memory_ifc_wflitCount;
  MOD_Fifo<tUInt8> INST_memory_ifc_writeFF;
  MOD_SyncReg<tUInt8> INST_memory_mem_mem_mem_isAllocated;
  MOD_Reg<tUInt8> INST_memory_mem_mem_mem_isInitialized;
  MOD_Reg<tUInt64> INST_memory_mem_mem_mem_memCHandle;
  MOD_CReg<tUWide> INST_memory_mem_mem_mem_rsp_0_rv;
  MOD_MakeReset0 INST_memory_mem_mem_mem_rst;
  MOD_Fifo<tUInt8> INST_slave1_awResp;
  MOD_CReg<tUInt64> INST_slave1_shim_shim_arff_rv;
  MOD_CReg<tUInt64> INST_slave1_shim_shim_awff_rv;
  MOD_CReg<tUInt8> INST_slave1_shim_shim_bff_rv;
  MOD_CReg<tUWide> INST_slave1_shim_shim_rff_rv;
  MOD_CReg<tUWide> INST_slave1_shim_shim_wff_rv;
  MOD_Fifo<tUInt8> INST_slave1_wResp;
  MOD_Fifo<tUInt8> INST_slave2_awResp;
  MOD_CReg<tUInt64> INST_slave2_shim_shim_arff_rv;
  MOD_CReg<tUInt64> INST_slave2_shim_shim_awff_rv;
  MOD_CReg<tUInt8> INST_slave2_shim_shim_bff_rv;
  MOD_CReg<tUWide> INST_slave2_shim_shim_rff_rv;
  MOD_CReg<tUWide> INST_slave2_shim_shim_wff_rv;
  MOD_Fifo<tUInt8> INST_slave2_wResp;
 
 /* Constructor */
 public:
  MOD_top(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_memory_mem_mem_mem_rst$OUT_RST;
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_output_selected_3;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_output_selected_2;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit_4;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit_4;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit_3;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit_3;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit_2;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit_2;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_dflt_output_selected;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_output_selected_1;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_output_selected;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit_1;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit_1;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_output_selected_3;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_output_selected_2;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit_4;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit_4;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit_3;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit_3;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit_2;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit_2;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_dflt_output_selected;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_output_selected_1;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_output_selected;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit_1;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit_1;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit;
  tUInt8 DEF_slave2_shim_shim_rff_rv_port1__read__297_BIT_133___d1298;
  tUInt8 DEF_slave1_shim_shim_rff_rv_port1__read__291_BIT_133___d1292;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_noRoute_ETC___d1283;
  tUInt8 DEF_master2_shim_shim_arff_rv_port1__read__088_BIT_44___d1089;
  tUInt8 DEF_master1_shim_shim_arff_rv_port1__read__078_BIT_44___d1079;
  tUInt8 DEF_slave2_shim_shim_bff_rv_port1__read__24_BIT_4___d825;
  tUInt8 DEF_slave1_shim_shim_bff_rv_port1__read__18_BIT_4___d819;
  tUInt8 DEF_master2_shim_shim_wff_rv_port1__read__13_BIT_145___d414;
  tUInt8 DEF_master2_shim_shim_awff_rv_port1__read__00_BIT_44___d401;
  tUInt8 DEF_master1_shim_shim_wff_rv_port1__read__53_BIT_145___d354;
  tUInt8 DEF_master1_shim_shim_awff_rv_port1__read__39_BIT_44___d340;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1358;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1360;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1342;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1344;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlits_1_ETC___d1503;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlits_1_ETC___d1500;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1324;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1329;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_2_ETC___d1353;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_2_ETC___d1357;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_1_ETC___d1337;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_1_ETC___d1341;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_0_ETC___d1314;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_0_ETC___d1323;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d1326;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d1325;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1348;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1349;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1332;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1333;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1309;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1310;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1340;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1356;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1322;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCa_ETC___d1398;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCa_ETC___d1378;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCa_ETC___d1389;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_outputC_ETC___d1321;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1148;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1145;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlits_1_ETC___d1230;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlits_1_ETC___d1228;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1115;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1112;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_dfltOutputC_ETC___d1121;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_dfltOutputC_ETC___d1120;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d1133;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d1132;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1140;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1139;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1107;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1106;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1131;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1156;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCa_ETC___d1188;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCa_ETC___d1172;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_outputC_ETC___d1130;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d885;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d887;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d869;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d871;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits_1_9_ETC___d1026;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits_1_9_ETC___d1023;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d851;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d856;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_2_w_ETC___d880;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_2_w_ETC___d884;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_1_1_ETC___d864;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_1_1_ETC___d868;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_0_1_ETC___d841;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_0_1_ETC___d850;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d853;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d852;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d875;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d876;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d859;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d860;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d836;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d837;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d867;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d883;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d849;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputCanP_ETC___d925;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputCanP_ETC___d905;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputCanP_ETC___d916;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_outputCan_ETC___d848;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d651;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d648;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits_65__ETC___d739;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits_65__ETC___d737;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d618;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d615;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_dfltOutputCan_ETC___d624;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_dfltOutputCan_ETC___d623;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d636;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d635;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d643;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d642;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d610;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d609;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d634;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d659;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputCanP_ETC___d691;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputCanP_ETC___d675;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_outputCan_ETC___d633;
  tUInt8 DEF_x__h20789;
  tUInt8 DEF_x__h18390;
  tUInt8 DEF_fakeExternalConnection_base_rxShim_tff_notEmpty____d131;
  tUInt8 DEF_fakeExternalConnection_base_irqTHREmpty_whas____d142;
  tUInt8 DEF_fakeExternalConnection_base_irqReceiveDataRead_ETC___d141;
  tUWide DEF_slave2_shim_shim_wff_rv_port1__read____d311;
  tUWide DEF_slave2_shim_shim_wff_rv_port0__read____d515;
  tUWide DEF_slave1_shim_shim_wff_rv_port1__read____d281;
  tUWide DEF_slave1_shim_shim_wff_rv_port0__read____d468;
  tUWide DEF_master2_shim_shim_wff_rv_port1__read____d413;
  tUWide DEF_master2_shim_shim_wff_rv_port0__read____d250;
  tUWide DEF_master1_shim_shim_wff_rv_port1__read____d353;
  tUWide DEF_master1_shim_shim_wff_rv_port0__read____d220;
  tUWide DEF_slave2_shim_shim_rff_rv_port1__read____d1297;
  tUWide DEF_slave1_shim_shim_rff_rv_port1__read____d1291;
  tUWide DEF_master2_shim_shim_rff_rv_port0__read____d1306;
  tUWide DEF_master1_shim_shim_rff_rv_port0__read____d1303;
  tUWide DEF_memory_ifc_shim_shim_arff_rv_port1__read____d71;
  tUWide DEF_memory_ifc_shim_shim_awff_rv_port1__read____d20;
  tUWide DEF_memory_ifc_shim_shim_rff_rv_port0__read____d102;
  tUWide DEF_memory_ifc_shim_shim_wff_rv_port1__read____d18;
  tUWide DEF_memory_mem_mem_mem_rsp_0_rv_port1__read____d22;
  tUWide DEF_memory_mem_mem_mem_rsp_0_rv_port0__read____d64;
  tUInt64 DEF_slave2_shim_shim_awff_rv_port1__read____d305;
  tUInt64 DEF_slave1_shim_shim_awff_rv_port1__read____d274;
  tUInt64 DEF_master2_shim_shim_arff_rv_port1__read____d1088;
  tUInt64 DEF_master2_shim_shim_awff_rv_port1__read____d400;
  tUInt64 DEF_master1_shim_shim_arff_rv_port1__read____d1078;
  tUInt64 DEF_master1_shim_shim_awff_rv_port1__read____d339;
  tUInt32 DEF_x__h87039;
  tUInt8 DEF_x__h25101;
  tUInt8 DEF_x__h23120;
  tUInt8 DEF_x__h7395;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlits_1___d1364;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits_1___d891;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlits___d1162;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits___d665;
  tUInt8 DEF_slave2_shim_shim_bff_rv_port1__read____d824;
  tUInt8 DEF_slave1_shim_shim_bff_rv_port1__read____d818;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_2_ETC___d1352;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_1_ETC___d1336;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_0_ETC___d1313;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_1_ETC___d1143;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_0_ETC___d1110;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_2_w_ETC___d879;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_1_1_ETC___d863;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_0_1_ETC___d840;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_1_w_ETC___d646;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_0_w_ETC___d613;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d1317;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d1319;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d1126;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d1128;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d844;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d846;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d629;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d631;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_noRouteSlv_rs_ETC___d608;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wff__ETC___d580;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wff__ETC___d555;
  tUInt8 DEF_fakeExternalConnection_base_txShim_tff_notFull____d133;
  tUInt8 DEF_slave2_shim_shim_wff_rv_port0__read__15_BIT_145___d516;
  tUInt8 DEF_slave1_shim_shim_wff_rv_port0__read__68_BIT_145___d469;
  tUInt8 DEF_slave2_shim_shim_awff_rv_port0__read__07_BIT_45___d508;
  tUInt8 DEF_slave1_shim_shim_awff_rv_port0__read__60_BIT_45___d461;
  tUInt8 DEF_fakeExternalConnection_base_regIER_BIT_1___h6776;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_1_ETC___d1147;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_1_ETC___d1144;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_0_ETC___d1114;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_0_ETC___d1111;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_1_w_ETC___d650;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_1_w_ETC___d647;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_0_w_ETC___d617;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_0_w_ETC___d614;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1331;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1346;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1362;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDe_ETC___d1354;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDe_ETC___d1338;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDe_ETC___d1315;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1160;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1138;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d858;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d873;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d889;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_ETC___d881;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_ETC___d865;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_ETC___d842;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d663;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d641;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_fl_ETC___d607;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_flitL_ETC___d525;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_wug_c_ETC___d532;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_fl_ETC___d605;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_flitL_ETC___d478;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_wug_c_ETC___d485;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_f_ETC___d582;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_flit_ETC___d440;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_f_ETC___d557;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_flit_ETC___d380;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_noRouteSlv__ETC___d1105;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_input_ETC___d1475;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_input_ETC___d1457;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_input_ETC___d1439;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlit_ETC___d1233;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_input_ETC___d1151;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_input_ETC___d1118;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDe_ETC___d1003;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDe_ETC___d984;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDe_ETC___d966;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits__ETC___d742;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDe_ETC___d654;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDe_ETC___d621;
  tUInt8 DEF_NOT_master2_shim_shim_rff_rv_port0__read__306__ETC___d1308;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d1327;
  tUInt8 DEF_NOT_master1_shim_shim_rff_rv_port0__read__303__ETC___d1305;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1350;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1334;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1311;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_i_ETC___d1476;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_i_ETC___d1458;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_i_ETC___d1440;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_dfltOutputC_ETC___d1122;
  tUInt8 DEF_NOT_slave2_shim_shim_arff_rv_port0__read__101__ETC___d1103;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d1134;
  tUInt8 DEF_NOT_slave1_shim_shim_arff_rv_port0__read__098__ETC___d1100;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1141;
  tUInt8 DEF_NOT_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_more_ETC___d1234;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1108;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_i_ETC___d1152;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_i_ETC___d1119;
  tUInt8 DEF_NOT_master2_shim_shim_bff_rv_port0__read__33_B_ETC___d835;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d854;
  tUInt8 DEF_NOT_master1_shim_shim_bff_rv_port0__read__30_B_ETC___d832;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d877;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d861;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d838;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inp_ETC___d1004;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inp_ETC___d985;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inp_ETC___d967;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_dfltOutputCan_ETC___d625;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d637;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d644;
  tUInt8 DEF_NOT_IF_AXI4_Interconnect_inst_mkAXI4Bus_moreFl_ETC___d743;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d611;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inp_ETC___d655;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inp_ETC___d622;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_awug__ETC___d528;
  tUInt8 DEF_NOT_slave2_shim_shim_wff_rv_port0__read__15_BI_ETC___d517;
  tUInt8 DEF_NOT_slave2_shim_shim_awff_rv_port0__read__07_B_ETC___d509;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_awug__ETC___d481;
  tUInt8 DEF_NOT_slave1_shim_shim_wff_rv_port0__read__68_BI_ETC___d470;
  tUInt8 DEF_NOT_slave1_shim_shim_awff_rv_port0__read__60_B_ETC___d462;
  tUInt8 DEF_fakeExternalConnection_base_txShim_tff_notFull_ETC___d135;
 
 /* Local definitions */
 private:
  tUInt8 DEF_fakeExternalConnection_base_regLCR_BIT_7___h7993;
  tUInt64 DEF_TASK_mem_read___d95;
  tUInt64 DEF_v__h1197;
  tUInt64 DEF_v__h86673;
  tUInt64 DEF_v__h86411;
  tUInt64 DEF_v__h86127;
  tUInt64 DEF_v__h85865;
  tUInt64 DEF_v__h85581;
  tUInt64 DEF_v__h85319;
  tUInt64 DEF_v__h70795;
  tUInt64 DEF_v__h70447;
  tUInt64 DEF_v__h56345;
  tUInt64 DEF_v__h56083;
  tUInt64 DEF_v__h55799;
  tUInt64 DEF_v__h55537;
  tUInt64 DEF_v__h55253;
  tUInt64 DEF_v__h54991;
  tUInt64 DEF_v__h32667;
  tUInt64 DEF_v__h32317;
  tUInt64 DEF_v__h15620;
  tUInt64 DEF_v__h13798;
  tUInt64 DEF_v__h11972;
  tUInt64 DEF_v__h9989;
  tUInt32 DEF_signed_2___d998;
  tUInt32 DEF_signed_1___d721;
  tUInt32 DEF_signed_0___d715;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toDfltOutput__ETC___d802;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_1_wget____d789;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_0_wget____d778;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_1_w_ETC___d761;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_0_w_ETC___d727;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_doPut_ETC___d535;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_doPut_ETC___d488;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_outf_ETC___d586;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_outf_ETC___d561;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_wug_p_ETC___d521;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_wug_p_ETC___d474;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wff__ETC___d443;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wug__ETC___d434;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wff__ETC___d383;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug__ETC___d374;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_toOutput_1__ETC___d1563;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_toOutput_0__ETC___d1557;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_2_ETC___d1540;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_1_ETC___d1522;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_0_ETC___d1490;
  tUWide DEF_fakeExternalConnection_base_rxShim_tff_first____d120;
  tUWide DEF_fakeExternalConnection_base_axiShim_wff_first____d197;
  tUWide DEF_fakeExternalConnection_base_axiShim_arff_first____d149;
  tUWide DEF_fakeExternalConnection_base_axiShim_awff_first____d199;
  tUInt64 DEF_memory_mem_mem_mem_memCHandle___d17;
  tUInt64 DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_awff_ETC___d442;
  tUInt64 DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awff_ETC___d382;
  tUInt8 DEF_fakeExternalConnection_base_regLCR__h7990;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_1_wg_ETC___d791;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_0_wg_ETC___d780;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_1_wg_ETC___d793;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_0_wg_ETC___d782;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_outf_ETC___d591;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_outf_ETC___d566;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_doPut_ETC___d539;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_doPut_ETC___d492;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_outf_ETC___d592;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_outf_ETC___d567;
  tUWide DEF_master2_shim_shim_wff_rv_port1__read__13_BITS__ETC___d415;
  tUWide DEF_master1_shim_shim_wff_rv_port1__read__53_BITS__ETC___d355;
  tUWide DEF_slave2_shim_shim_rff_rv_port1__read__297_BITS__ETC___d1299;
  tUWide DEF_slave1_shim_shim_rff_rv_port1__read__291_BITS__ETC___d1293;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_toOutput_0__ETC___d1558;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_toOutput_1__ETC___d1564;
  tUWide DEF_val__h15616;
  tUWide DEF_slave2_shim_shim_wff_rv_port1__read__11_BITS_1_ETC___d323;
  tUWide DEF_x__h15656;
  tUWide DEF_slave2_shim_shim_wff_rv_port1__read__11_BITS_1_ETC___d321;
  tUWide DEF_x__h15658;
  tUWide DEF_slave2_shim_shim_wff_rv_port1__read__11_BITS_1_ETC___d319;
  tUWide DEF_val__h13794;
  tUWide DEF_slave1_shim_shim_wff_rv_port1__read__81_BITS_1_ETC___d294;
  tUWide DEF_x__h13834;
  tUWide DEF_slave1_shim_shim_wff_rv_port1__read__81_BITS_1_ETC___d292;
  tUWide DEF_x__h13836;
  tUWide DEF_slave1_shim_shim_wff_rv_port1__read__81_BITS_1_ETC___d290;
  tUWide DEF_x__h15660;
  tUWide DEF_x__h13838;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_1_w_ETC___d764;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_0_w_ETC___d730;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_doPut_ETC___d536;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_doPut_ETC___d489;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_2_ETC___d1543;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_1_ETC___d1525;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_0_ETC___d1493;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek__ETC___d762;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek__ETC___d728;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_1_ETC___d795;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_1_wg_ETC___d794;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_0_ETC___d784;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_0_wg_ETC___d783;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_o_ETC___d595;
  tUWide DEF_DONTCARE_CONCAT_IF_AXI4_Interconnect_inst_mkAX_ETC___d594;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_o_ETC___d570;
  tUWide DEF_DONTCARE_CONCAT_IF_AXI4_Interconnect_inst_mkAX_ETC___d569;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_o_ETC___d593;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_o_ETC___d568;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_w_ETC___d375;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_w_ETC___d435;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPee_ETC___d1541;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPee_ETC___d1523;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPee_ETC___d1491;
  tUInt64 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPee_ETC___d1223;
  tUInt64 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPee_ETC___d1251;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek__ETC___d1058;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek__ETC___d1018;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek__ETC___d1045;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDe_ETC___d1399;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDe_ETC___d1379;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDe_ETC___d1390;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_ETC___d926;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_ETC___d906;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_ETC___d917;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlit_ETC___d1511;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits__ETC___d1034;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_1_wg_ETC___d796;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_0_wg_ETC___d785;
  tUWide DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_merged_0__ETC___d571;
  tUWide DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_merged_1__ETC___d596;
  tUWide DEF__0_CONCAT_AXI4_Interconnect_inst_mkAXI4Bus_merg_ETC___d384;
  tUWide DEF__0_CONCAT_AXI4_Interconnect_inst_mkAXI4Bus_merg_ETC___d444;
  tUWide DEF__1_CONCAT_AXI4_Interconnect_inst_mkAXI4Bus_spli_ETC___d475;
  tUWide DEF__1_CONCAT_AXI4_Interconnect_inst_mkAXI4Bus_spli_ETC___d522;
  tUWide DEF__1_CONCAT_0_CONCAT_master1_cnt_34_PLUS_10000_35_ETC___d237;
  tUWide DEF_wf_wdata__h9942;
  tUWide DEF__1_CONCAT_0_CONCAT_master2_cnt_62_PLUS_11000_63_ETC___d265;
  tUWide DEF_wf_wdata__h11925;
  tUWide DEF__0_CONCAT_DONTCARE___d285;
  tUWide DEF__0_CONCAT_DONTCARE___d1519;
  tUWide DEF__1_CONCAT_AXI4_Interconnect_inst_mkAXI4Bus_1_to_ETC___d1559;
  tUWide DEF__1_CONCAT_AXI4_Interconnect_inst_mkAXI4Bus_1_to_ETC___d1565;
  tUWide DEF_slave1_shim_shim_rff_rv_port1__read__291_BITS__ETC___d1295;
  tUWide DEF_slave2_shim_shim_rff_rv_port1__read__297_BITS__ETC___d1301;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_noRouteSlv__ETC___d1289;
  tUWide DEF_DONTCARE_CONCAT_3_CONCAT_AXI4_Interconnect_ins_ETC___d1287;
  tUWide DEF__0_CONCAT_DONTCARE___d32;
  tUWide DEF_fakeExternalConnection_base_wireTxData_wget__2_ETC___d128;
  tUWide DEF__1_CONCAT_memory_ifc_readFF_first__10_BITS_12_T_ETC___d118;
  tUWide DEF_IF_memory_mem_mem_mem_rsp_0_rv_port0__read__4__ETC___d117;
  tUWide DEF__0_CONCAT_DONTCARE___d30;
  tUWide DEF__5_CONCAT_DONTCARE___d56;
  tUWide DEF__4_CONCAT_TASK_mem_read_5___d96;
  tUWide DEF__0_CONCAT_DONTCARE___d70;
  tUWide DEF_IF_fakeExternalConnection_base_axiShim_arff_fi_ETC___d187;
  tUInt64 DEF__0_CONCAT_DONTCARE___d278;
  tUInt64 DEF__0_CONCAT_DONTCARE___d352;
  tUInt32 DEF__0_CONCAT_DONTCARE_CONCAT_1_CONCAT_DONTCARE_30___d231;
  tUInt8 DEF__0_CONCAT_DONTCARE___d1038;
  tUInt8 DEF__0_CONCAT_DONTCARE___d755;
  tUInt8 DEF__0_CONCAT_DONTCARE___d242;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlit_ETC___d1513;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlit_ETC___d1512;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlit_ETC___d1244;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlit_ETC___d1243;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits__ETC___d1036;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits__ETC___d1035;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits__ETC___d753;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits__ETC___d752;
  tUInt8 DEF_NOT_fakeExternalConnection_base_regLCR_52_BIT__ETC___d154;
  tUInt8 DEF_NOT_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_more_ETC___d1514;
  tUInt8 DEF_NOT_IF_AXI4_Interconnect_inst_mkAXI4Bus_moreFl_ETC___d1037;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_split_1_d_ETC___d537;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_split_0_d_ETC___d490;
  tUInt32 DEF_x__h87044;
 
 /* Rules */
 public:
  void RL_fifo1_mkConnectionVtoAf();
  void RL_fifo2_mkConnectionVtoAf();
  void RL_memory_mem_mem_mem_do_alloc();
  void RL_memory_mem_mem_mem_do_init();
  void RL_memory_ifc_writeReq();
  void RL_memory_ifc_writeRsp();
  void RL_memory_ifc_drainInternalWriteRsp();
  void RL_memory_ifc_readReq();
  void RL_memory_ifc_readRsp();
  void RL_fakeExternalConnection_base_rx_read_data();
  void RL_fakeExternalConnection_base_rx_drop_data();
  void RL_fakeExternalConnection_base_tx_write_data();
  void RL_fakeExternalConnection_base_receive_data_ready_irq();
  void RL_fakeExternalConnection_base_set_last_tx_ready_irq();
  void RL_fakeExternalConnection_base_set_thr_pending();
  void RL_fakeExternalConnection_base_thr_empty_irq();
  void RL_fakeExternalConnection_base_pulse_irq_line();
  void RL_fakeExternalConnection_base_read_req();
  void RL_fakeExternalConnection_base_write_req();
  void RL_master1_putAXI4_AWFlit();
  void RL_master1_getAXI4_BFlit();
  void RL_master2_putAXI4_AWFlit();
  void RL_master2_getAXI4_BFlit();
  void RL_slave1_getAXI4_AWFlit();
  void RL_slave1_getAXI4_WFlit();
  void RL_slave1_putAXI4_BFlit();
  void RL_slave2_getAXI4_AWFlit();
  void RL_slave2_getAXI4_WFlit();
  void RL_slave2_putAXI4_BFlit();
  void RL_mkConnectionGetPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awug_setCanPeek();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awug_setPeek();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awug_warnDoDrop();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awug_doDrop();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug_setCanPeek();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug_setPeek();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug_warnDoDrop();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug_doDrop();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awFlit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wFlit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_passFlit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_genFirst();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_genOther();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_awug_setCanPeek();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_awug_setPeek();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_awug_warnDoDrop();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_awug_doDrop();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wug_setCanPeek();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wug_setPeek();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wug_warnDoDrop();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wug_doDrop();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_awFlit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wFlit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_passFlit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_genFirst();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_genOther();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_awug_setCanPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_awug_warnDoPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_awug_doPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_wug_setCanPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_wug_warnDoPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_wug_doPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_putFirst();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_putOther();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_awug_setCanPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_awug_warnDoPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_awug_doPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_wug_setCanPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_wug_warnDoPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_wug_doPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_putFirst();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_putOther();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_canPeek_wire();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_peek_wires();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_canPeek_wire_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_peek_wires_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_output_canPut_wire();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_output_canPut_wire_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_dflt_output_canPut_wire();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_arbitrate();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_arbitration_fail();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_arbitration_fail_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_output_selected();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_output_selected_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_dflt_output_selected();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_canPeek_wire_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_peek_wires_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_canPeek_wire_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_peek_wires_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_canPeek_wire_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_peek_wires_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_output_canPut_wire_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_output_canPut_wire_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_arbitrate_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_arbitration_fail_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_legal_destination_fail_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_arbitration_fail_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_legal_destination_fail_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_arbitration_fail_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_legal_destination_fail_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_output_selected_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_output_selected_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_canPeek_wire();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_peek_wires();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_canPeek_wire_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_peek_wires_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_output_canPut_wire();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_output_canPut_wire_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_dflt_output_canPut_wire();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_arbitrate();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_arbitration_fail();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_arbitration_fail_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_output_selected();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_output_selected_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_dflt_output_selected();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_canPeek_wire_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_peek_wires_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_canPeek_wire_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_peek_wires_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_canPeek_wire_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_peek_wires_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_output_canPut_wire_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_output_canPut_wire_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_arbitrate_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_arbitration_fail_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_legal_destination_fail_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_arbitration_fail_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_legal_destination_fail_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_arbitration_fail_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_legal_destination_fail_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_output_selected_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_output_selected_3();
  void __me_check_82();
  void __me_check_84();
  void __me_check_86();
  void __me_check_104();
  void __me_check_106();
  void __me_check_108();
  void __me_check_110();
  void __me_check_122();
  void __me_check_124();
  void __me_check_126();
  void __me_check_144();
  void __me_check_146();
  void __me_check_148();
  void __me_check_150();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_memory_mem_mem_mem_rst$OUT_RST(tUInt8 ARG_rst_in);
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
  static void static_reset_memory_mem_mem_mem_rst$OUT_RST(void *my_this, tUInt8 ARG_rst_in);
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_top &backing);
  void vcd_defs(tVCDDumpType dt, MOD_top &backing);
  void vcd_prims(tVCDDumpType dt, MOD_top &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_top &backing);
};

#endif /* ifndef __top_h__ */
