
########################################################################
#      Date:           Thu 30 Mar 2023 04:28:03 PM PDT
#    Job ID:           2268031.v-qsvr-1.aidevcloud
#      User:           u177951
# Resources:           cput=75:00:00,neednodes=1:fpga_compile:ppn=2,nodes=1:fpga_compile:ppn=2,walltime=23:59:00
########################################################################

sourcing /opt/intel/inteloneapi/setvars.sh
 
:: WARNING: setvars.sh has already been run. Skipping re-execution.
   To force a re-execution of setvars.sh, use the '--force' option.
   Using '--force' can result in excessive use of your environment variables.
  
usage: source setvars.sh [--force] [--config=file] [--help] [...]
  --force        Force setvars.sh to re-run, doing so may overload environment.
  --config=file  Customize env vars using a setvars.sh configuration file.
  --help         Display this help message and exit.
  ...            Additional args are passed to individual env/vars.sh scripts
                 and should follow this script's arguments.
  
  Some POSIX shells do not accept command-line options. In that case, you can pass
  command-line options via the SETVARS_ARGS environment variable. For example:
  
  $ SETVARS_ARGS="ia32 --config=config.txt" ; export SETVARS_ARGS
  $ . path/to/setvars.sh
  
  The SETVARS_ARGS environment variable is cleared on exiting setvars.sh.
  

Running in FPGA Hardware compile Mode:
icpx -fsycl -Wall  -v -fintelfpga -Xshardware -fsycl-device-code-split=off -Xssave-temps -reuse-exe=main.fpga -Xsoutput-report-folder=main.prj -Xsboard=/opt/intel/oneapi/intel_s10sx_pac:pac_s10_usm -o main.fpga kernel.cpp main.cpp ../helper/helper_kernel.cpp ../helper/helper_main.cpp lib/lib_sycl.a lib/lib_rtl.a  
Saving target image to "/home/u177951/tmp/kernel-b82e1c-c4c79c/extract/aocx.0"
Unable to reuse any of the previous FPGA binaries.
aoc: Compiling for FPGA. This process may take several hours to complete.  Prior to performing this compile, be sure to check the reports to ensure the design will meet your performance targets.  If the reports indicate performance targets are not being met, code edits may be required.  Please refer to the oneAPI FPGA Optimization Guide for information on performance tuning applications for FPGAs.
aoc: Warning: A timing failure has been detected in the outputted binary. There were 2 timing violations,
with the worst one being a Hold failure of 36ps on clock:
 fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_iopll_u0|iopll_0_outclk1
Consider doing one or more of the following:
  - Recompiling with a different seed (using -Xsseed=<S>).
  - Reducing the area usage of your design.
  - If you are using a custom BSP, discuss the failure with your BSP vendor.
failed

########################################################################
# End of output for job 2268031.v-qsvr-1.aidevcloud
# Date: Fri 31 Mar 2023 12:07:32 AM PDT
########################################################################

