$date
	Sat Apr 15 13:04:48 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module PISO_tb $end
$var wire 1 ! q $end
$var reg 4 " I [3:0] $end
$var reg 1 # SL $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module piso0 $end
$var wire 4 & I [3:0] $end
$var wire 1 # SL $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 ! Q_out $end
$var reg 4 ' Q [3:0] $end
$var reg 4 ( Q_temp [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
bx '
bx &
1%
0$
x#
bx "
x!
$end
#10
0!
b0 '
1$
#20
0$
b1001 "
b1001 &
1#
0%
#30
1!
b1001 (
b1001 '
1$
#40
0$
b1011 "
b1011 &
#50
b1011 (
b1011 '
1$
#60
0$
b1000 "
b1000 &
#70
0!
b1000 (
b1000 '
1$
#80
0$
#90
b100 '
1$
b1 "
b1 &
0#
#100
0$
#110
b100 (
1$
#120
0$
#130
b10 '
1$
#140
0$
#150
b10 (
1$
#160
0$
#170
1!
b1 '
1$
#180
0$
#190
b1 (
1$
#200
0$
