test_vsraw_1_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_2_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_3_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_4_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_5_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_6_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_7_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_8_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_9_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_10_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_11_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_12_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_13_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_14_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_15_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_16_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_17_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_18_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_19_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_20_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_21_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_22_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_23_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_24_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_25_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_26_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsraw_27_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000001, 00000001]

test_vsraw_28_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_29_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_30_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_31_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsraw_32_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_33_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_34_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_35_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_36_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_37_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsraw_38_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsraw_39_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_40_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000000]

test_vsraw_41_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsraw_42_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsraw_43_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_44_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_45_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_46_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_47_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_48_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsraw_49_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000000, 00000001]

test_vsraw_50_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_51_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vsraw_52_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00007FFF, FFFF8000, 00000000, FFFF8000]

test_vsraw_53_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00001FFF, FFFFFE00, 00000000, FFFFFFFE]

test_vsraw_54_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000007, FFFFFFF8, 00000000, FFFFFFF8]

test_vsraw_55_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000000, FFFFFFFF, 00000000, FFFFFFFF]

test_vsraw_56_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFFFFFF]

test_vsraw_57_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000FFF, FFFFF000, 00000000, FFFFF000]

test_vsraw_58_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [000001FF, FFFFFE00, 00000000, FFFFFE00]

test_vsraw_59_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [000000FF, FFFFFF00, 00000000, FFFFFF00]

test_vsraw_60_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000000, FFFFFFFF, 00000000, FFFFFFFF]

test_vsraw_61_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000000, FFFF8000, 00000000, FFFFFF00]

test_vsraw_62_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFFFFFF]

test_vsraw_63_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vsraw_64_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00001FFF, FFFFFE00, 00000000, FFFFFFFE]

test_vsraw_65_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000000, FFFF0000, 00000000, FFFFFFFF]

test_vsraw_66_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFFFFFF]

test_vsraw_67_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vsraw_68_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000007, FFFFFFF8, 00000000, FFFFE000]

test_vsraw_69_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, FFFFFFFF, 00000000, FFFFFE00]

test_vsraw_70_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, FFFFFFFF, 00000000, FFFFFFFF]

test_vsraw_71_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, FFFFFFFF, 00000000, FFFFE000]

test_vsraw_72_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, FFFF8000, 00000000, FFFFC000]

test_vsraw_73_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00007FFF, FFFFFFFF, 00000000, FFFF0000]

test_vsraw_74_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [0000FFFF, FFFFFFFF, 00000000, FFFF0000]

test_vsraw_75_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, FFFFFFFF, 00000000, FFFFFFFF]

test_vsraw_76_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]

test_vsraw_77_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00008101, 02028303, 04048505, 06068707]

test_vsraw_78_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000000, 04050607, 08090A0B, 0C0D0E0F]

test_vsraw_79_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000008, 00002028, 00004048, 00006068]

test_vsraw_80_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000000, 00000008, 00000001, 00000000]

test_vsraw_81_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00010203, 04050607, 00000000, 00000000]

test_vsraw_82_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00001020, 00405060, 008090A0, 00C0D0E0]

test_vsraw_83_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000204, 00080A0C, 00101214, 00181A1C]

test_vsraw_84_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000102, 00040506, 0008090A, 000C0D0E]

test_vsraw_85_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000000, 00000101, 00000202, 00000303]

test_vsraw_86_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000000, 02028303, 008090A0, 000C0D0E]

test_vsraw_87_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00010203, 04050607, 00004048, 00000181]

test_vsraw_88_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]

test_vsraw_89_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00002040, 00080A0C, 00010121, 0000181A]

test_vsraw_90_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000001, 04050607, 00000000, 00000000]

test_vsraw_91_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00010203, 04050607, 00004048, 00000181]

test_vsraw_92_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]

test_vsraw_93_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000008, 00002028, 00004048, 0181A1C1]

test_vsraw_94_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 01012141, 00181A1C]

test_vsraw_95_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_96_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 04048505, 0181A1C1]

test_vsraw_97_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 02028303, 00000000, 03034383]

test_vsraw_98_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00008101, 00000000, 00000000, 0C0D0E0F]

test_vsraw_99_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00010203, 00000000, 00000000, 0C0D0E0F]

test_vsraw_100_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_101_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 000D000D]

test_vsraw_102_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00068006, 00068006, 00068006, 00068006]

test_vsraw_103_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000000, 000D000D, 000D000D, 000D000D]

test_vsraw_104_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [0001A001, 00001A00, 000001A0, 0000001A]

test_vsraw_105_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000000, 00000000]

test_vsraw_106_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 00000000, 00000000]

test_vsraw_107_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [0000D000, 0000D000, 0000D000, 0000D000]

test_vsraw_108_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00001A00, 00001A00, 00001A00, 00001A00]

test_vsraw_109_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000D00, 00000D00, 00000D00, 00000D00]

test_vsraw_110_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000003, 00000003, 00000003, 00000003]

test_vsraw_111_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000000, 00068006, 0000D000, 00000D00]

test_vsraw_112_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 00000068, 00000001]

test_vsraw_113_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 000D000D]

test_vsraw_114_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [0001A001, 00001A00, 000001A0, 0000001A]

test_vsraw_115_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [0000000D, 000D000D, 00000000, 00000000]

test_vsraw_116_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 00000068, 00000001]

test_vsraw_117_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 000D000D]

test_vsraw_118_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000068, 00000068, 00000068, 0001A001]

test_vsraw_119_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 0001A001, 00001A00]

test_vsraw_120_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_121_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00068006, 0001A001]

test_vsraw_122_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00068006, 00000000, 00034003]

test_vsraw_123_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00068006, 00000000, 00000000, 000D000D]

test_vsraw_124_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [000D000D, 00000000, 00000000, 000D000D]

test_vsraw_125_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_126_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00112233, 44556677, 8899AABB, CCDDEEFF]

test_vsraw_127_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00089119, 222AB33B, C44CD55D, E66EF77F]

test_vsraw_128_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000000, 44556677, 8899AABB, CCDDEEFF]

test_vsraw_129_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00022446, 0088AACC, FFF11335, FFFF99BB]

test_vsraw_130_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000089, 000222AB, FFFC44CD, FFFE66EF]

test_vsraw_131_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00112233, 44556677, FFFFFFFF, FFFFFFFF]

test_vsraw_132_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00011223, 04455667, F8899AAB, FCCDDEEF]

test_vsraw_133_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00002244, 0088AACC, FF113355, FF99BBDD]

test_vsraw_134_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00001122, 00445566, FF8899AA, FFCCDDEE]

test_vsraw_135_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000004, 00001115, FFFFE226, FFFFF337]

test_vsraw_136_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000000, 222AB33B, F8899AAB, FFCCDDEE]

test_vsraw_137_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00112233, 44556677, FFFC44CD, FFFFF99B]

test_vsraw_138_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00112233, 44556677, 8899AABB, CCDDEEFF]

test_vsraw_139_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00022446, 0088AACC, FFF11335, FFFF99BB]

test_vsraw_140_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000011, 44556677, FFFFFFFF, FFFFFFFF]

test_vsraw_141_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00112233, 44556677, FFFC44CD, FFFFF99B]

test_vsraw_142_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00112233, 44556677, 8899AABB, CCDDEEFF]

test_vsraw_143_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000089, 000222AB, FFFC44CD, F99BBDDF]

test_vsraw_144_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, F1133557, FF99BBDD]

test_vsraw_145_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000001, FFFFFFFE, FFFFFFFF]

test_vsraw_146_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, C44CD55D, F99BBDDF]

test_vsraw_147_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 222AB33B, FFFFFFFC, F3377BBF]

test_vsraw_148_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00089119, 00000000, FFFFFFFF, CCDDEEFF]

test_vsraw_149_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00112233, 00000000, FFFFFFFF, CCDDEEFF]

test_vsraw_150_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, FFFFFFFF, FFFFFFFF]

test_vsraw_151_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vsraw_152_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [007FFF80, 00007F80, FF80007F, FFFF807F]

test_vsraw_153_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000000, 0000FF00, FF0000FF, FFFF00FF]

test_vsraw_154_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [001FFFE0, 000001FE, FFFFE000, FFFFFFFE]

test_vsraw_155_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [000007FF, 00000007, FFFFF800, FFFFFFF8]

test_vsraw_156_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [0000001F, 00000000, FFFFFFFF, FFFFFFFF]

test_vsraw_157_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [000FFFF0, 00000FF0, FFF0000F, FFFFF00F]

test_vsraw_158_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [0001FFFE, 000001FE, FFFE0001, FFFFFE01]

test_vsraw_159_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [0000FFFF, 000000FF, FFFF0000, FFFFFF00]

test_vsraw_160_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [0000003F, 00000000, FFFFFFC0, FFFFFFFF]

test_vsraw_161_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000000, 00007F80, FFF0000F, FFFFFF00]

test_vsraw_162_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FFFFF800, FFFFFFFF]

test_vsraw_163_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vsraw_164_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [001FFFE0, 000001FE, FFFFE000, FFFFFFFE]

test_vsraw_165_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [000000FF, 0000FF00, FFFFFFFF, FFFFFFFF]

test_vsraw_166_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FFFFF800, FFFFFFFF]

test_vsraw_167_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vsraw_168_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [000007FF, 00000007, FFFFF800, FFFFE01F]

test_vsraw_169_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, FFE0001F, FFFFFE01]

test_vsraw_170_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, FFFFFFFF, FFFFFFFF]

test_vsraw_171_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, FF80007F, FFFFE01F]

test_vsraw_172_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00007F80, FFFFFFFF, FFFFC03F]

test_vsraw_173_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [007FFF80, 00000000, FFFFFFFF, FFFF00FF]

test_vsraw_174_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00FFFF00, 00000000, FFFFFFFF, FFFF00FF]

test_vsraw_175_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, FFFFFFFF, FFFFFFFF]

test_vsraw_176_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vsraw_177_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [02020202, 02020202, 02020202, 02020202]

test_vsraw_178_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000000, 04040404, 04040404, 04040404]

test_vsraw_179_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00808080, 00080808, 00008080, 00000808]

test_vsraw_180_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00002020, 00002020, 00002020, 00002020]

test_vsraw_181_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000080, 00000008, 00000000, 00000000]

test_vsraw_182_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [04040404, 04040404, 00000000, 00000000]

test_vsraw_183_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00080808, 00080808, 00080808, 00080808]

test_vsraw_184_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00040404, 00040404, 00040404, 00040404]

test_vsraw_185_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000101, 00000101, 00000101, 00000101]

test_vsraw_186_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000004, 02020202, 00404040, 00040404]

test_vsraw_187_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [04040404, 04040404, 00002020, 00000080]

test_vsraw_188_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vsraw_189_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00808080, 00080808, 00008080, 00000808]

test_vsraw_190_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000404, 04040404, 00000000, 00000000]

test_vsraw_191_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [04040404, 04040404, 00002020, 00000080]

test_vsraw_192_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vsraw_193_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00002020, 00002020, 00002020, 00808080]

test_vsraw_194_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00808080, 00080808]

test_vsraw_195_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_196_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 02020202, 00808080]

test_vsraw_197_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 02020202, 00000000, 01010101]

test_vsraw_198_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [02020202, 00000000, 00000000, 04040404]

test_vsraw_199_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [04040404, 00000000, 00000000, 04040404]

test_vsraw_200_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_201_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vsraw_202_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [03838383, 03838383, 03838383, 03838383]

test_vsraw_203_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000000, 07070707, 07070707, 07070707]

test_vsraw_204_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00E0E0E0, 000E0E0E, 0000E0E0, 00000E0E]

test_vsraw_205_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00003838, 00003838, 00003838, 00003838]

test_vsraw_206_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [000000E0, 0000000E, 00000000, 00000000]

test_vsraw_207_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [07070707, 07070707, 00000000, 00000000]

test_vsraw_208_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00707070, 00707070, 00707070, 00707070]

test_vsraw_209_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00070707, 00070707, 00070707, 00070707]

test_vsraw_210_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [000001C1, 000001C1, 000001C1, 000001C1]

test_vsraw_211_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000007, 03838383, 00707070, 00070707]

test_vsraw_212_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [07070707, 07070707, 00003838, 000000E0]

test_vsraw_213_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vsraw_214_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00E0E0E0, 000E0E0E, 0000E0E0, 00000E0E]

test_vsraw_215_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000707, 07070707, 00000000, 00000000]

test_vsraw_216_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [07070707, 07070707, 00003838, 000000E0]

test_vsraw_217_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vsraw_218_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00003838, 00003838, 00003838, 00E0E0E0]

test_vsraw_219_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00E0E0E0, 000E0E0E]

test_vsraw_220_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_221_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 03838383, 00E0E0E0]

test_vsraw_222_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 03838383, 00000000, 01C1C1C1]

test_vsraw_223_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [03838383, 00000000, 00000000, 07070707]

test_vsraw_224_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [07070707, 00000000, 00000000, 07070707]

test_vsraw_225_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_226_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vsraw_227_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vsraw_228_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000000, 08080808, 08080808, 08080808]

test_vsraw_229_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [01010101, 00101010, 00010101, 00001010]

test_vsraw_230_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00004040, 00004040, 00004040, 00004040]

test_vsraw_231_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000101, 00000010, 00000001, 00000000]

test_vsraw_232_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [08080808, 08080808, 00000000, 00000000]

test_vsraw_233_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00808080, 00808080, 00808080, 00808080]

test_vsraw_234_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00101010, 00101010, 00101010, 00101010]

test_vsraw_235_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000202, 00000202, 00000202, 00000202]

test_vsraw_236_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000008, 04040404, 00808080, 00080808]

test_vsraw_237_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [08080808, 08080808, 00004040, 00000101]

test_vsraw_238_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vsraw_239_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [01010101, 00101010, 00010101, 00001010]

test_vsraw_240_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000808, 08080808, 00000000, 00000000]

test_vsraw_241_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [08080808, 08080808, 00004040, 00000101]

test_vsraw_242_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vsraw_243_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00004040, 00004040, 00004040, 01010101]

test_vsraw_244_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000001, 00000000, 01010101, 00101010]

test_vsraw_245_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_246_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 04040404, 01010101]

test_vsraw_247_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 04040404, 00000000, 02020202]

test_vsraw_248_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [04040404, 00000000, 00000000, 08080808]

test_vsraw_249_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [08080808, 00000000, 00000000, 08080808]

test_vsraw_250_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_251_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vsraw_252_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [09090909, 09090909, 09090909, 09090909]

test_vsraw_253_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000000, 12121212, 12121212, 12121212]

test_vsraw_254_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [02424242, 00242424, 00024242, 00002424]

test_vsraw_255_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00009090, 00009090, 00009090, 00009090]

test_vsraw_256_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000242, 00000024, 00000002, 00000000]

test_vsraw_257_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [12121212, 12121212, 00000000, 00000000]

test_vsraw_258_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [01212121, 01212121, 01212121, 01212121]

test_vsraw_259_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00242424, 00242424, 00242424, 00242424]

test_vsraw_260_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00121212, 00121212, 00121212, 00121212]

test_vsraw_261_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000012, 09090909, 01212121, 00121212]

test_vsraw_262_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [12121212, 12121212, 00009090, 00000242]

test_vsraw_263_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vsraw_264_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [02424242, 00242424, 00024242, 00002424]

test_vsraw_265_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00001212, 12121212, 00000000, 00000000]

test_vsraw_266_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [12121212, 12121212, 00009090, 00000242]

test_vsraw_267_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vsraw_268_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00009090, 00009090, 00009090, 02424242]

test_vsraw_269_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000002, 00000000, 02424242, 00242424]

test_vsraw_270_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_271_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 09090909, 02424242]

test_vsraw_272_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 09090909, 00000000, 04848484]

test_vsraw_273_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [09090909, 00000000, 00000000, 12121212]

test_vsraw_274_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [12121212, 00000000, 00000000, 12121212]

test_vsraw_275_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_276_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [12345678, 87654321, 11223344, 55667788]

test_vsraw_277_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [091A2B3C, C3B2A190, 089119A2, 2AB33BC4]

test_vsraw_278_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000000, 87654321, 11223344, 55667788]

test_vsraw_279_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [02468ACF, FF0ECA86, 00022446, 0000AACC]

test_vsraw_280_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [000091A2, FFFC3B2A, 00008911, 0002AB33]

test_vsraw_281_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000246, FFFFFF0E, 00000002, 00000000]

test_vsraw_282_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [12345678, 87654321, 00000000, 00000000]

test_vsraw_283_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [01234567, F8765432, 01122334, 05566778]

test_vsraw_284_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [002468AC, FF0ECA86, 00224466, 00AACCEF]

test_vsraw_285_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00123456, FF876543, 00112233, 00556677]

test_vsraw_286_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [0000048D, FFFFE1D9, 00000448, 00001559]

test_vsraw_287_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [12345678, 87654321, 00008911, 00000AAC]

test_vsraw_288_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [12345678, 87654321, 11223344, 55667788]

test_vsraw_289_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [02468ACF, FF0ECA86, 00022446, 0000AACC]

test_vsraw_290_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00001234, 87654321, 00000000, 00000000]

test_vsraw_291_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [12345678, 87654321, 00008911, 00000AAC]

test_vsraw_292_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [12345678, 87654321, 11223344, 55667788]

test_vsraw_293_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [000091A2, FFFC3B2A, 00008911, 0AACCEF1]

test_vsraw_294_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000002, FFFFFFFF, 02244668, 00AACCEF]

test_vsraw_295_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, FFFFFFFE, 00000000, 00000001]

test_vsraw_296_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, FFFFFFFF, 089119A2, 0AACCEF1]

test_vsraw_297_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, C3B2A190, 00000000, 15599DE2]

test_vsraw_298_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [091A2B3C, FFFFFFFF, 00000000, 55667788]

test_vsraw_299_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [12345678, FFFFFFFF, 00000000, 55667788]

test_vsraw_300_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, FFFFFFFF, 00000000, 00000000]

test_vsraw_301_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vsraw_302_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [1FC00000, 1FE00000, 1FC66666, 1FF99999]

test_vsraw_303_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vsraw_304_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [07F00000, 007F8000, 0007F199, 00007FE6]

test_vsraw_305_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [0001FC00, 0001FE00, 0001FC66, 0001FF99]

test_vsraw_306_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [000007F0, 0000007F, 00000007, 00000000]

test_vsraw_307_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 00000000, 00000000]

test_vsraw_308_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [03F80000, 03FC0000, 03F8CCCC, 03FF3333]

test_vsraw_309_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [007F0000, 007F8000, 007F1999, 007FE666]

test_vsraw_310_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [003F8000, 003FC000, 003F8CCC, 003FF333]

test_vsraw_311_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000FE0, 00000FF0, 00000FE3, 00000FFC]

test_vsraw_312_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [0000003F, 1FE00000, 03F8CCCC, 003FF333]

test_vsraw_313_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vsraw_314_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [07F00000, 007F8000, 0007F199, 00007FE6]

test_vsraw_315_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00003F80, 3FC00000, 00000000, 00000000]

test_vsraw_316_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 0001FC66, 000007FE]

test_vsraw_317_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vsraw_318_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [0001FC00, 0001FE00, 0001FC66, 07FE6666]

test_vsraw_319_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000007, 00000000, 07F19999, 007FE666]

test_vsraw_320_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_321_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000001, 00000000, 1FC66666, 07FE6666]

test_vsraw_322_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 1FE00000, 00000001, 0FFCCCCC]

test_vsraw_323_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [1FC00000, 00000000, 00000000, 3FF33333]

test_vsraw_324_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [3F800000, 00000000, 00000000, 3FF33333]

test_vsraw_325_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_326_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [41200000, C1200000, 41700000, C1700000]

test_vsraw_327_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [20900000, E0900000, 20B80000, E0B80000]

test_vsraw_328_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000000, C1200000, 41700000, C1700000]

test_vsraw_329_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [08240000, FF824000, 00082E00, FFFF82E0]

test_vsraw_330_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00020900, FFFE0900, 00020B80, FFFE0B80]

test_vsraw_331_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000824, FFFFFF82, 00000008, FFFFFFFF]

test_vsraw_332_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [41200000, C1200000, 00000000, FFFFFFFF]

test_vsraw_333_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [04120000, FC120000, 04170000, FC170000]

test_vsraw_334_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00824000, FF824000, 0082E000, FF82E000]

test_vsraw_335_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00412000, FFC12000, 00417000, FFC17000]

test_vsraw_336_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00001048, FFFFF048, 0000105C, FFFFF05C]

test_vsraw_337_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000041, E0900000, 04170000, FFC17000]

test_vsraw_338_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [41200000, C1200000, 00020B80, FFFFF82E]

test_vsraw_339_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [08240000, FF824000, 00082E00, FFFF82E0]

test_vsraw_340_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00004120, C1200000, 00000000, FFFFFFFF]

test_vsraw_341_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [41200000, C1200000, 00020B80, FFFFF82E]

test_vsraw_342_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [41200000, C1200000, 41700000, C1700000]

test_vsraw_343_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00020900, FFFE0900, 00020B80, F82E0000]

test_vsraw_344_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000008, FFFFFFFF, 082E0000, FF82E000]

test_vsraw_345_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000001, FFFFFFFF, 00000001, FFFFFFFF]

test_vsraw_346_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000002, FFFFFFFF, 20B80000, F82E0000]

test_vsraw_347_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000001, E0900000, 00000002, F05C0000]

test_vsraw_348_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [20900000, FFFFFFFF, 00000000, C1700000]

test_vsraw_349_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [41200000, FFFFFFFF, 00000000, C1700000]

test_vsraw_350_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, FFFFFFFF, 00000000, FFFFFFFF]

test_vsraw_351_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vsraw_352_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [3FC00101, 02028303, 3FC00505, 06068707]

test_vsraw_353_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000000, 04050607, 7F800A0B, 0C0D0E0F]

test_vsraw_354_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [0FF00040, 00080A0C, 000FF001, 0000181A]

test_vsraw_355_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [0003FC00, 00002028, 0003FC00, 00006068]

test_vsraw_356_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000FF0, 00000008, 0000000F, 00000000]

test_vsraw_357_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 00000000, 00000000]

test_vsraw_358_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [07F80020, 00405060, 07F800A0, 00C0D0E0]

test_vsraw_359_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00FF0004, 00080A0C, 00FF0014, 00181A1C]

test_vsraw_360_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [007F8002, 00040506, 007F800A, 000C0D0E]

test_vsraw_361_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00001FE0, 00000101, 00001FE0, 00000303]

test_vsraw_362_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [0000007F, 02028303, 07F800A0, 000C0D0E]

test_vsraw_363_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 0003FC00, 00000181]

test_vsraw_364_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vsraw_365_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00007F80, 04050607, 00000000, 00000000]

test_vsraw_366_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 0003FC00, 00000181]

test_vsraw_367_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vsraw_368_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [0003FC00, 00002028, 0003FC00, 0181A1C1]

test_vsraw_369_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [0000000F, 00000000, 0FF00141, 00181A1C]

test_vsraw_370_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsraw_371_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000003, 00000000, 3FC00505, 0181A1C1]

test_vsraw_372_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000001, 02028303, 00000003, 03034383]

test_vsraw_373_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [3FC00101, 00000000, 00000000, 0C0D0E0F]

test_vsraw_374_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [7F800203, 00000000, 00000000, 0C0D0E0F]

test_vsraw_375_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsraw_376_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]

test_vsraw_377_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [C0040808, C0478000, 3FFFFFFF, C7FFFFFF]

test_vsraw_378_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [FFFFFFFF, 808F0000, 7FFFFFFF, 8FFFFFFF]

test_vsraw_379_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [F0010202, FF011E00, 000FFFFF, FFFF1FFF]

test_vsraw_380_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [FFFC0040, FFFC0478, 0003FFFF, FFFC7FFF]

test_vsraw_381_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [FFFFF001, FFFFFF01, 0000000F, FFFFFFFF]

test_vsraw_382_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [80081010, 808F0000, 00000000, FFFFFFFF]

test_vsraw_383_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [F8008101, F808F000, 07FFFFFF, F8FFFFFF]

test_vsraw_384_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [FF001020, FF011E00, 00FFFFFF, FF1FFFFF]

test_vsraw_385_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [FF800810, FF808F00, 007FFFFF, FF8FFFFF]

test_vsraw_386_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [FFFFE002, FFFFE023, 00001FFF, FFFFE3FF]

test_vsraw_387_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [FFFFFF80, C0478000, 07FFFFFF, FF8FFFFF]

test_vsraw_388_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [80081010, 808F0000, 0003FFFF, FFFFF1FF]

test_vsraw_389_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]

test_vsraw_390_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [F0010202, FF011E00, 000FFFFF, FFFF1FFF]

test_vsraw_391_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [80081010, 808F0000, 0003FFFF, FFFFF1FF]

test_vsraw_392_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]

test_vsraw_393_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [FFFC0040, FFFC0478, 0003FFFF, F1FFFFFF]

test_vsraw_394_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [FFFFFFF0, FFFFFFFF, 0FFFFFFF, FF1FFFFF]

test_vsraw_395_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [FFFFFFFE, FFFFFFFE, 00000001, FFFFFFFE]

test_vsraw_396_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [FFFFFFFC, FFFFFFFF, 3FFFFFFF, F1FFFFFF]

test_vsraw_397_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [FFFFFFFE, C0478000, 00000003, E3FFFFFF]

test_vsraw_398_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [C0040808, FFFFFFFF, 00000000, 8FFFFFFF]

test_vsraw_399_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [80081010, FFFFFFFF, 00000000, 8FFFFFFF]

test_vsraw_400_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, 00000000, FFFFFFFF]

test_vsraw_401_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [BF800000, BFC00000, BF8CCCCD, BFF33333]

test_vsraw_402_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [DFC00000, DFE00000, DFC66666, DFF99999]

test_vsraw_403_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [FFFFFFFF, BFC00000, BF8CCCCD, BFF33333]

test_vsraw_404_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [F7F00000, FF7F8000, FFF7F199, FFFF7FE6]

test_vsraw_405_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [FFFDFC00, FFFDFE00, FFFDFC66, FFFDFF99]

test_vsraw_406_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [FFFFF7F0, FFFFFF7F, FFFFFFF7, FFFFFFFF]

test_vsraw_407_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [BF800000, BFC00000, FFFFFFFF, FFFFFFFF]

test_vsraw_408_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [FBF80000, FBFC0000, FBF8CCCC, FBFF3333]

test_vsraw_409_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [FF7F0000, FF7F8000, FF7F1999, FF7FE666]

test_vsraw_410_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [FFBF8000, FFBFC000, FFBF8CCC, FFBFF333]

test_vsraw_411_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [FFFFEFE0, FFFFEFF0, FFFFEFE3, FFFFEFFC]

test_vsraw_412_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [FFFFFFBF, DFE00000, FBF8CCCC, FFBFF333]

test_vsraw_413_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [BF800000, BFC00000, FFFDFC66, FFFFF7FE]

test_vsraw_414_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [BF800000, BFC00000, BF8CCCCD, BFF33333]

test_vsraw_415_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [F7F00000, FF7F8000, FFF7F199, FFFF7FE6]

test_vsraw_416_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [FFFFBF80, BFC00000, FFFFFFFF, FFFFFFFF]

test_vsraw_417_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [BF800000, BFC00000, BF8CCCCD, BFF33333]

test_vsraw_418_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [FFFDFC00, FFFDFE00, FFFDFC66, F7FE6666]

test_vsraw_419_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [FFFFFFF7, FFFFFFFF, F7F19999, FF7FE666]

test_vsraw_420_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [FFFFFFFE, FFFFFFFE, FFFFFFFE, FFFFFFFE]

test_vsraw_421_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [FFFFFFFD, FFFFFFFF, DFC66666, F7FE6666]

test_vsraw_422_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [FFFFFFFE, DFE00000, FFFFFFFD, EFFCCCCC]

test_vsraw_423_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [DFC00000, FFFFFFFF, FFFFFFFF, BFF33333]

test_vsraw_424_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [BF800000, FFFFFFFF, FFFFFFFF, BFF33333]

test_vsraw_425_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsraw_426_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [C1200000, 41A00000, C1A00000, 41F00000]

test_vsraw_427_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [E0900000, 20D00000, E0D00000, 20F80000]

test_vsraw_428_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [FFFFFFFF, 41A00000, C1A00000, 41F00000]

test_vsraw_429_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [F8240000, 00834000, FFF83400, 000083E0]

test_vsraw_430_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [FFFE0900, 00020D00, FFFE0D00, 00020F80]

test_vsraw_431_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [FFFFF824, 00000083, FFFFFFF8, 00000000]

test_vsraw_432_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [C1200000, 41A00000, FFFFFFFF, 00000000]

test_vsraw_433_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [FC120000, 041A0000, FC1A0000, 041F0000]

test_vsraw_434_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [FF824000, 00834000, FF834000, 0083E000]

test_vsraw_435_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [FFC12000, 0041A000, FFC1A000, 0041F000]

test_vsraw_436_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [FFFFF048, 00001068, FFFFF068, 0000107C]

test_vsraw_437_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [FFFFFFC1, 20D00000, FC1A0000, 0041F000]

test_vsraw_438_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [C1200000, 41A00000, FFFE0D00, 0000083E]

test_vsraw_439_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [C1200000, 41A00000, C1A00000, 41F00000]

test_vsraw_440_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [F8240000, 00834000, FFF83400, 000083E0]

test_vsraw_441_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [FFFFC120, 41A00000, FFFFFFFF, 00000000]

test_vsraw_442_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [C1200000, 41A00000, FFFE0D00, 0000083E]

test_vsraw_443_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [FFFE0900, 00020D00, FFFE0D00, 083E0000]

test_vsraw_444_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [FFFFFFF8, 00000000, F8340000, 0083E000]

test_vsraw_445_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [FFFFFFFF, 00000001, FFFFFFFF, 00000001]

test_vsraw_446_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [FFFFFFFE, 00000000, E0D00000, 083E0000]

test_vsraw_447_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [FFFFFFFF, 20D00000, FFFFFFFE, 107C0000]

test_vsraw_448_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [E0900000, 00000000, FFFFFFFF, 41F00000]

test_vsraw_449_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [C1200000, 00000000, FFFFFFFF, 41F00000]

test_vsraw_450_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, 00000000, FFFFFFFF, 00000000]

test_vsraw_451_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]

test_vsraw_452_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [E6E6E6E6, E6E6E6E6, E6E6E6E6, 02008101]

test_vsraw_453_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [FFFFFFFF, CDCDCDCD, CDCDCDCD, 04010203]

test_vsraw_454_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [F9B9B9B9, FF9B9B9B, FFF9B9B9, 00000802]

test_vsraw_455_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [FFFE6E6E, FFFE6E6E, FFFE6E6E, 00002008]

test_vsraw_456_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [FFFFF9B9, FFFFFF9B, FFFFFFF9, 00000000]

test_vsraw_457_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [CDCDCDCD, CDCDCDCD, FFFFFFFF, 00000000]

test_vsraw_458_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [FCDCDCDC, FCDCDCDC, FCDCDCDC, 00401020]

test_vsraw_459_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [FF9B9B9B, FF9B9B9B, FF9B9B9B, 00080204]

test_vsraw_460_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [FFCDCDCD, FFCDCDCD, FFCDCDCD, 00040102]

test_vsraw_461_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [FFFFF373, FFFFF373, FFFFF373, 00000100]

test_vsraw_462_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [FFFFFFCD, E6E6E6E6, FCDCDCDC, 00040102]

test_vsraw_463_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [CDCDCDCD, CDCDCDCD, FFFE6E6E, 00000080]

test_vsraw_464_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]

test_vsraw_465_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [F9B9B9B9, FF9B9B9B, FFF9B9B9, 00000802]

test_vsraw_466_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [FFFFCDCD, CDCDCDCD, FFFFFFFF, 00000000]

test_vsraw_467_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [CDCDCDCD, CDCDCDCD, FFFE6E6E, 00000080]

test_vsraw_468_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]

test_vsraw_469_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [FFFFFFF9, FFFFFFFF, F9B9B9B9, 00080204]

test_vsraw_470_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, 00000000]

test_vsraw_471_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [FFFFFFFE, FFFFFFFF, E6E6E6E6, 00802040]

test_vsraw_472_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [FFFFFFFF, E6E6E6E6, FFFFFFFE, 01004080]

test_vsraw_473_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [E6E6E6E6, FFFFFFFF, FFFFFFFF, 04010203]

test_vsraw_474_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [CDCDCDCD, FFFFFFFF, FFFFFFFF, 04010203]

test_vsraw_475_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, 00000000]

test_vsraw_476_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]

test_vsraw_477_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [FC7CFD7D, FE7EFF7F, 00008101, 02028303]

test_vsraw_478_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [FFFFFFFF, FCFDFEFF, 00010203, 04050607]

test_vsraw_479_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FF1F3F5F, FFF9FBFD, 00000020, 0000080A]

test_vsraw_480_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [FFFFC7CF, FFFFE7EF, 00000008, 00002028]

test_vsraw_481_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [FFFFFF1F, FFFFFFF9, 00000000, 00000000]

test_vsraw_482_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [F8F9FAFB, FCFDFEFF, 00000000, 00000000]

test_vsraw_483_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [FF8F9FAF, FFCFDFEF, 00001020, 00405060]

test_vsraw_484_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [FFF1F3F5, FFF9FBFD, 00000204, 00080A0C]

test_vsraw_485_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [FFF8F9FA, FFFCFDFE, 00000102, 00040506]

test_vsraw_486_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [FFFFFE3E, FFFFFF3F, 00000000, 00000101]

test_vsraw_487_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [FFFFFFF8, FE7EFF7F, 00001020, 00040506]

test_vsraw_488_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [F8F9FAFB, FCFDFEFF, 00000008, 00000080]

test_vsraw_489_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]

test_vsraw_490_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FF1F3F5F, FFF9FBFD, 00000020, 0000080A]

test_vsraw_491_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [FFFFF8F9, FCFDFEFF, 00000000, 00000000]

test_vsraw_492_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [F8F9FAFB, FCFDFEFF, 00000008, 00000080]

test_vsraw_493_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]

test_vsraw_494_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [FFFFC7CF, FFFFE7EF, 00000008, 0080A0C0]

test_vsraw_495_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, 00000000, 00000000]

test_vsraw_496_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, 00008101, 0080A0C0]

test_vsraw_497_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [FFFFFFFF, FE7EFF7F, 00000000, 01014181]

test_vsraw_498_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [FC7CFD7D, FFFFFFFF, 00000000, 04050607]

test_vsraw_499_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [F8F9FAFB, FFFFFFFF, 00000000, 04050607]

test_vsraw_500_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, 00000000, 00000000]

test_vsraw_501_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]

test_vsraw_502_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [FF7F7F7F, FF7F7F7F, FF7F7F7F, FF7F7F7F]

test_vsraw_503_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [FFFFFFFF, FEFEFEFE, FEFEFEFE, FEFEFEFE]

test_vsraw_504_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FFDFDFDF, FFFDFDFD, FFFFDFDF, FFFFFDFD]

test_vsraw_505_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [FFFFF7F7, FFFFF7F7, FFFFF7F7, FFFFF7F7]

test_vsraw_506_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [FFFFFFDF, FFFFFFFD, FFFFFFFF, FFFFFFFF]

test_vsraw_507_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [FEFEFEFE, FEFEFEFE, FFFFFFFF, FFFFFFFF]

test_vsraw_508_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [FFEFEFEF, FFEFEFEF, FFEFEFEF, FFEFEFEF]

test_vsraw_509_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [FFFDFDFD, FFFDFDFD, FFFDFDFD, FFFDFDFD]

test_vsraw_510_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [FFFEFEFE, FFFEFEFE, FFFEFEFE, FFFEFEFE]

test_vsraw_511_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [FFFFFFBF, FFFFFFBF, FFFFFFBF, FFFFFFBF]

test_vsraw_512_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [FFFFFFFE, FF7F7F7F, FFEFEFEF, FFFEFEFE]

test_vsraw_513_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [FEFEFEFE, FEFEFEFE, FFFFF7F7, FFFFFFDF]

test_vsraw_514_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]

test_vsraw_515_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FFDFDFDF, FFFDFDFD, FFFFDFDF, FFFFFDFD]

test_vsraw_516_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFEFE, FEFEFEFE, FFFFFFFF, FFFFFFFF]

test_vsraw_517_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [FEFEFEFE, FEFEFEFE, FFFFF7F7, FFFFFFDF]

test_vsraw_518_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]

test_vsraw_519_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [FFFFF7F7, FFFFF7F7, FFFFF7F7, FFDFDFDF]

test_vsraw_520_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFDFDFDF, FFFDFDFD]

test_vsraw_521_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FF7F7F7F, FFDFDFDF]

test_vsraw_522_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [FFFFFFFF, FF7F7F7F, FFFFFFFF, FFBFBFBF]

test_vsraw_523_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [FF7F7F7F, FFFFFFFF, FFFFFFFF, FEFEFEFE]

test_vsraw_524_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [FEFEFEFE, FFFFFFFF, FFFFFFFF, FEFEFEFE]

test_vsraw_525_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsraw_526_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]

test_vsraw_527_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [FFFE7FFE, FFFF7FFF, 00000000, 00010001]

test_vsraw_528_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFEFFFF, 00000001, 00020003]

test_vsraw_529_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FFFF9FFF, FFFFFDFF, 00000000, 00000004]

test_vsraw_530_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [FFFFFFE7, FFFFFFF7, 00000000, 00000010]

test_vsraw_531_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, 00000000, 00000000]

test_vsraw_532_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [FFFCFFFD, FFFEFFFF, 00000000, 00000000]

test_vsraw_533_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [FFFFCFFF, FFFFEFFF, 00000000, 00002000]

test_vsraw_534_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [FFFFF9FF, FFFFFDFF, 00000000, 00000400]

test_vsraw_535_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [FFFFFCFF, FFFFFEFF, 00000000, 00000200]

test_vsraw_536_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, 00000000, 00000000]

test_vsraw_537_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFF7FFF, 00000000, 00000200]

test_vsraw_538_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [FFFCFFFD, FFFEFFFF, 00000000, 00000000]

test_vsraw_539_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]

test_vsraw_540_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FFFF9FFF, FFFFFDFF, 00000000, 00000004]

test_vsraw_541_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFC, FFFEFFFF, 00000000, 00000000]

test_vsraw_542_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [FFFCFFFD, FFFEFFFF, 00000000, 00000000]

test_vsraw_543_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]

test_vsraw_544_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [FFFFFFE7, FFFFFFF7, 00000000, 00004000]

test_vsraw_545_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, 00000000, 00000400]

test_vsraw_546_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, 00000000, 00000000]

test_vsraw_547_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFF7FFF, 00000000, 00008000]

test_vsraw_548_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [FFFE7FFE, FFFFFFFF, 00000000, 00020003]

test_vsraw_549_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [FFFCFFFD, FFFFFFFF, 00000000, 00020003]

test_vsraw_550_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, 00000000, 00000000]

test_vsraw_551_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]

test_vsraw_552_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [FFFEFFBF, 00010040, FFFE7FBE, 00018041]

test_vsraw_553_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [FFFFFFFF, 00020081, FFFCFF7D, 00030082]

test_vsraw_554_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FFFFBFEF, 00000401, FFFFFF9F, 00000006]

test_vsraw_555_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [FFFFFFEF, 00000010, FFFFFFE7, 00000018]

test_vsraw_556_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, 00000000, FFFFFFFF, 00000000]

test_vsraw_557_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [FFFDFF7E, 00020081, FFFFFFFF, 00000000]

test_vsraw_558_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [FFFFDFF7, 00002008, FFFFCFF7, 00003008]

test_vsraw_559_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [FFFFFBFE, 00000401, FFFFF9FE, 00000601]

test_vsraw_560_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [FFFFFDFF, 00000200, FFFFFCFF, 00000300]

test_vsraw_561_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [FFFFFFFF, 00000000, FFFFFFFF, 00000000]

test_vsraw_562_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [FFFFFFFF, 00010040, FFFFCFF7, 00000300]

test_vsraw_563_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [FFFDFF7E, 00020081, FFFFFFE7, 00000000]

test_vsraw_564_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]

test_vsraw_565_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FFFFBFEF, 00000401, FFFFFF9F, 00000006]

test_vsraw_566_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFD, 00020081, FFFFFFFF, 00000000]

test_vsraw_567_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [FFFDFF7E, 00020081, FFFFFFE7, 00000000]

test_vsraw_568_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]

test_vsraw_569_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [FFFFFFEF, 00000010, FFFFFFE7, 00006010]

test_vsraw_570_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [FFFFFFFF, 00000000, FFFF9FEF, 00000601]

test_vsraw_571_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [FFFFFFFF, 00000000, FFFFFFFF, 00000000]

test_vsraw_572_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [FFFFFFFF, 00000000, FFFE7FBE, 00006010]

test_vsraw_573_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [FFFEFFBF, 00000000, FFFFFFFF, 00030082]

test_vsraw_574_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [FFFDFF7E, 00000000, FFFFFFFF, 00030082]

test_vsraw_575_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, 00000000, FFFFFFFF, 00000000]

test_vsraw_576_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]

test_vsraw_577_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [FFFF8080, 38387FFF, FFFFFFFF, 00000000]

test_vsraw_578_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [FFFFFFFF, 7070FFFF, FFFFFFFF, 00000000]

test_vsraw_579_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FFFFE020, 00E0E1FF, FFFFFFFF, 00000000]

test_vsraw_580_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [FFFFFFF8, 00038387, FFFFFFFF, 00000000]

test_vsraw_581_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, 000000E0, FFFFFFFF, 00000000]

test_vsraw_582_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]

test_vsraw_583_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [FFFFF010, 07070FFF, FFFFFFFF, 00000000]

test_vsraw_584_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [FFFFFE02, 00E0E1FF, FFFFFFFF, 00000000]

test_vsraw_585_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [FFFFFF01, 007070FF, FFFFFFFF, 00000000]

test_vsraw_586_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [FFFFFFFF, 00001C1C, FFFFFFFF, 00000000]

test_vsraw_587_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [FFFFFFFF, 38387FFF, FFFFFFFF, 00000000]

test_vsraw_588_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]

test_vsraw_589_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]

test_vsraw_590_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FFFFE020, 00E0E1FF, FFFFFFFF, 00000000]

test_vsraw_591_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, 7070FFFF, FFFFFFFF, 00000000]

test_vsraw_592_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]

test_vsraw_593_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]

test_vsraw_594_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [FFFFFFF8, 00038387, FFFFFFFF, 00000000]

test_vsraw_595_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [FFFFFFFF, 00000000, FFFFFFFF, 00000000]

test_vsraw_596_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [FFFFFFFF, 00000001, FFFFFFFF, 00000000]

test_vsraw_597_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [FFFFFFFF, 00000000, FFFFFFFF, 00000000]

test_vsraw_598_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [FFFFFFFF, 38387FFF, FFFFFFFF, 00000000]

test_vsraw_599_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [FFFF0101, 00000000, FFFFFFFF, 00000000]

test_vsraw_600_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, 00000000, FFFFFFFF, 00000000]

test_vsraw_601_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]

test_vsraw_602_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [FFFFFFC0, 0000003F, FFFF7FBF, 00008040]

test_vsraw_603_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [FFFFFFFF, 0000007F, FFFEFF7F, 00010080]

test_vsraw_604_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FFFFFFF0, 00000000, FFFFFFDF, 00000002]

test_vsraw_605_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [FFFFFFFF, 00000000, FFFFFFF7, 00000008]

test_vsraw_606_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, 00000000, FFFFFFFF, 00000000]

test_vsraw_607_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000007F, FFFFFFFF, 00000000]

test_vsraw_608_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [FFFFFFF8, 00000007, FFFFEFF7, 00001008]

test_vsraw_609_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [FFFFFFFF, 00000000, FFFFFDFE, 00000201]

test_vsraw_610_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [FFFFFFFF, 00000000, FFFFFEFF, 00000100]

test_vsraw_611_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [FFFFFFFF, 00000000, FFFFFFFF, 00000000]

test_vsraw_612_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [FFFFFFFF, 0000003F, FFFFEFF7, 00000100]

test_vsraw_613_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000007F, FFFFFFF7, 00000000]

test_vsraw_614_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]

test_vsraw_615_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FFFFFFF0, 00000000, FFFFFFDF, 00000002]

test_vsraw_616_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, 0000007F, FFFFFFFF, 00000000]

test_vsraw_617_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000007F, FFFFFFF7, 00000000]

test_vsraw_618_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]

test_vsraw_619_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [FFFFFFFF, 00000000, FFFFFFF7, 00002010]

test_vsraw_620_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [FFFFFFFF, 00000000, FFFFDFEF, 00000201]

test_vsraw_621_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [FFFFFFFF, 00000000, FFFFFFFF, 00000000]

test_vsraw_622_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [FFFFFFFF, 00000000, FFFF7FBF, 00002010]

test_vsraw_623_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [FFFFFFFF, 0000003F, FFFFFFFF, 00004020]

test_vsraw_624_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [FFFFFFC0, 00000000, FFFFFFFF, 00010080]

test_vsraw_625_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, 00000000, FFFFFFFF, 00000000]

test_vsraw_626_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsraw_627_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsraw_628_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsraw_629_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsraw_630_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsraw_631_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsraw_632_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsraw_633_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsraw_634_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsraw_635_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsraw_636_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsraw_637_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsraw_638_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsraw_639_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsraw_640_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsraw_641_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsraw_642_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsraw_643_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsraw_644_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsraw_645_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsraw_646_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsraw_647_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsraw_648_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsraw_649_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsraw_650_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsraw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

