read -sv run_verilog_mid/adder_32b_28_58_4138f834340b637be7687ef80555834e.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_28_58_4138f834340b637be7687ef80555834e_yosys.v
