Command: ./simv +UVM_VERBOSITY=UVM_MEDIUM +UVM_OBJECTION_TRACE -l sim.log
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03_Full64; Runtime version I-2014.03_Full64;  Aug  4 11:39 2022
----------------------------------------------------------------
UVM-1.1d.VCS
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

VCD+ Writer I-2014.03_Full64 Copyright (c) 1991-2014 by Synopsys Inc.
UVM_INFO tb_top.sv(15) @ 0: reporter [WCLK] wclk = 0
UVM_INFO tb_top.sv(23) @ 0: reporter [RCLK] rclk = 0
UVM_INFO @ 0: reporter [RNTST] Running test fifo_base_test...
*Verdi3* Loading libsscore_vcs201403.so
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_K-2015.09, Linux x86_64/64bit, 08/25/2015
(C) 1996 - 2015 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'tb_top.fsdb'
*Verdi3* : Begin traversing the scope (tb_top), layer (0).
*Verdi3* : End of traversing.
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
----------------------------------------------------------------
Name                       Type                      Size  Value
----------------------------------------------------------------
uvm_test_top               fifo_base_test            -     @467 
  m_env                    fifo_env                  -     @475 
    m_sb                   fifo_scoreboard           -     @499 
      rd_export            uvm_analysis_imp_rd_port  -     @516 
      wr_export            uvm_analysis_imp_wr_port  -     @507 
    r_agt                  r_agent                   -     @491 
      r_drv                r_driver                  -     @652 
        rsp_port           uvm_analysis_port         -     @669 
        seq_item_port      uvm_seq_item_pull_port    -     @660 
      r_mon                r_monitor                 -     @678 
        mon_r_ap           uvm_analysis_port         -     @688 
      r_seqr               r_sequencer               -     @529 
        rsp_export         uvm_analysis_export       -     @537 
        seq_item_export    uvm_seq_item_pull_imp     -     @643 
        arbitration_queue  array                     0     -    
        lock_queue         array                     0     -    
        num_last_reqs      integral                  32    'd1  
        num_last_rsps      integral                  32    'd1  
    w_agt                  w_agent                   -     @483 
      w_drv                w_driver                  -     @706 
        rsp_port           uvm_analysis_port         -     @723 
        seq_item_port      uvm_seq_item_pull_port    -     @714 
      w_mon                w_monitor                 -     @732 
        mon_w_ap           uvm_analysis_port         -     @865 
      w_seqr               w_sequencer               -     @740 
        rsp_export         uvm_analysis_export       -     @748 
        seq_item_export    uvm_seq_item_pull_imp     -     @854 
        arbitration_queue  array                     0     -    
        lock_queue         array                     0     -    
        num_last_reqs      integral                  32    'd1  
        num_last_rsps      integral                  32    'd1  
----------------------------------------------------------------

UVM_INFO @ 0: reset_objection [OBJTN_TRC] Object uvm_test_top.m_env.r_agt.r_drv raised 1 objection(s): count=1  total=1
UVM_INFO @ 0: reset_objection [OBJTN_TRC] Object uvm_test_top.m_env.r_agt added 1 objection(s) to its total (raised from source object ): count=0  total=1
UVM_INFO @ 0: reset_objection [OBJTN_TRC] Object uvm_test_top.m_env added 1 objection(s) to its total (raised from source object ): count=0  total=1
UVM_INFO @ 0: reset_objection [OBJTN_TRC] Object uvm_test_top added 1 objection(s) to its total (raised from source object uvm_test_top.m_env.r_agt.r_drv): count=0  total=1
UVM_INFO @ 0: reset_objection [OBJTN_TRC] Object uvm_top added 1 objection(s) to its total (raised from source object uvm_test_top.m_env.r_agt.r_drv): count=0  total=1
UVM_INFO @ 0: reset_objection [OBJTN_TRC] Object uvm_test_top.m_env.w_agt.w_drv raised 1 objection(s): count=1  total=1
UVM_INFO @ 0: reset_objection [OBJTN_TRC] Object uvm_test_top.m_env.w_agt added 1 objection(s) to its total (raised from source object ): count=0  total=1
UVM_INFO @ 0: reset_objection [OBJTN_TRC] Object uvm_test_top.m_env added 1 objection(s) to its total (raised from source object ): count=0  total=2
UVM_INFO @ 0: reset_objection [OBJTN_TRC] Object uvm_test_top added 1 objection(s) to its total (raised from source object uvm_test_top.m_env.w_agt.w_drv): count=0  total=2
UVM_INFO @ 0: reset_objection [OBJTN_TRC] Object uvm_top added 1 objection(s) to its total (raised from source object uvm_test_top.m_env.w_agt.w_drv): count=0  total=2
UVM_INFO tb_top.sv(15) @ 5: reporter [WCLK] wclk = 1
UVM_INFO tb_top.sv(23) @ 5: reporter [RCLK] rclk = 1
UVM_INFO @ 6: reset_objection [OBJTN_TRC] Object uvm_test_top.m_env.r_agt.r_drv dropped 1 objection(s): count=0  total=0
UVM_INFO @ 6: reset_objection [OBJTN_TRC] Object uvm_test_top.m_env.w_agt.w_drv dropped 1 objection(s): count=0  total=0
UVM_INFO @ 6: reset_objection [OBJTN_TRC] Object uvm_test_top.m_env.r_agt.r_drv all_dropped 1 objection(s): count=0  total=0
UVM_INFO @ 6: reset_objection [OBJTN_TRC] Object uvm_test_top.m_env.w_agt.w_drv all_dropped 1 objection(s): count=0  total=0
UVM_INFO @ 6: reset_objection [OBJTN_TRC] Object uvm_test_top.m_env.r_agt subtracted 1 objection(s) from its total (dropped from source object ): count=0  total=0
UVM_INFO @ 6: reset_objection [OBJTN_TRC] Object uvm_test_top.m_env.w_agt subtracted 1 objection(s) from its total (dropped from source object ): count=0  total=0
UVM_INFO @ 6: reset_objection [OBJTN_TRC] Object uvm_test_top.m_env.r_agt subtracted 1 objection(s) from its total (all_dropped from source object ): count=0  total=0
UVM_INFO @ 6: reset_objection [OBJTN_TRC] Object uvm_test_top.m_env.w_agt subtracted 1 objection(s) from its total (all_dropped from source object ): count=0  total=0
UVM_INFO @ 6: reset_objection [OBJTN_TRC] Object uvm_test_top.m_env subtracted 1 objection(s) from its total (dropped from source object ): count=0  total=1
UVM_INFO @ 6: reset_objection [OBJTN_TRC] Object uvm_test_top subtracted 1 objection(s) from its total (dropped from source object uvm_test_top.m_env.r_agt.r_drv): count=0  total=1
UVM_INFO @ 6: reset_objection [OBJTN_TRC] Object uvm_top subtracted 1 objection(s) from its total (dropped from source object uvm_test_top.m_env.r_agt.r_drv): count=0  total=1
UVM_INFO @ 6: reset_objection [OBJTN_TRC] Object uvm_test_top.m_env subtracted 1 objection(s) from its total (dropped from source object ): count=0  total=0
UVM_INFO @ 6: reset_objection [OBJTN_TRC] Object uvm_test_top.m_env subtracted 1 objection(s) from its total (all_dropped from source object ): count=0  total=0
UVM_INFO @ 6: reset_objection [OBJTN_TRC] Object uvm_test_top subtracted 1 objection(s) from its total (dropped from source object uvm_test_top.m_env.w_agt.w_drv): count=0  total=0
UVM_INFO @ 6: reset_objection [OBJTN_TRC] Object uvm_test_top subtracted 1 objection(s) from its total (all_dropped from source object uvm_test_top.m_env.w_agt.w_drv): count=0  total=0
UVM_INFO @ 6: reset_objection [OBJTN_TRC] Object uvm_top subtracted 1 objection(s) from its total (dropped from source object uvm_test_top.m_env.w_agt.w_drv): count=0  total=0
UVM_INFO @ 6: reset_objection [OBJTN_TRC] Object uvm_top subtracted 1 objection(s) from its total (all_dropped from source object uvm_test_top.m_env.w_agt.w_drv): count=0  total=0
UVM_INFO ./fifo_env/w_monitor.sv(20) @ 6: uvm_test_top.m_env.w_agt.w_mon [w_monitor] Starting monitoring data job...
UVM_INFO @ 6: main_objection [OBJTN_TRC] Object uvm_test_top raised 1 objection(s): count=1  total=1
UVM_INFO @ 6: main_objection [OBJTN_TRC] Object uvm_top added 1 objection(s) to its total (raised from source object uvm_test_top): count=0  total=1
UVM_INFO ./fifo_base_test.sv(56) @ 6: uvm_test_top [fifo_base_test] Starting Write sequence...
UVM_INFO ./fifo_base_test.sv(60) @ 6: uvm_test_top [fifo_base_test] Starting Read Sequence...
UVM_INFO ./fifo_seq/fifo_w_seq.sv(21) @ 6: uvm_test_top.m_env.w_agt.w_seqr@@w_seq [fifo_w_seq] wdata = 0x5c, and write enable = 1
UVM_INFO ./fifo_seq/fifo_r_seq.sv(19) @ 6: uvm_test_top.m_env.r_agt.r_seqr@@r_seq [fifo_r_seq] rdata = 0x00, and read enable = 0
UVM_INFO ./fifo_seq/fifo_r_seq.sv(19) @ 6: uvm_test_top.m_env.r_agt.r_seqr@@r_seq [fifo_r_seq] rdata = 0x00, and read enable = 0
UVM_INFO ./fifo_seq/fifo_r_seq.sv(19) @ 6: uvm_test_top.m_env.r_agt.r_seqr@@r_seq [fifo_r_seq] rdata = 0x00, and read enable = 0
UVM_INFO ./fifo_seq/fifo_r_seq.sv(19) @ 6: uvm_test_top.m_env.r_agt.r_seqr@@r_seq [fifo_r_seq] rdata = 0x00, and read enable = 0
UVM_INFO ./fifo_seq/fifo_r_seq.sv(19) @ 6: uvm_test_top.m_env.r_agt.r_seqr@@r_seq [fifo_r_seq] rdata = 0x00, and read enable = 0
UVM_INFO ./fifo_seq/fifo_r_seq.sv(19) @ 6: uvm_test_top.m_env.r_agt.r_seqr@@r_seq [fifo_r_seq] rdata = 0x00, and read enable = 0
UVM_INFO ./fifo_seq/fifo_r_seq.sv(19) @ 6: uvm_test_top.m_env.r_agt.r_seqr@@r_seq [fifo_r_seq] rdata = 0x00, and read enable = 0
UVM_INFO ./fifo_seq/fifo_r_seq.sv(19) @ 6: uvm_test_top.m_env.r_agt.r_seqr@@r_seq [fifo_r_seq] rdata = 0x00, and read enable = 0
UVM_INFO ./fifo_seq/fifo_r_seq.sv(19) @ 6: uvm_test_top.m_env.r_agt.r_seqr@@r_seq [fifo_r_seq] rdata = 0x00, and read enable = 0
UVM_INFO ./fifo_seq/fifo_r_seq.sv(19) @ 6: uvm_test_top.m_env.r_agt.r_seqr@@r_seq [fifo_r_seq] rdata = 0x00, and read enable = 0
UVM_INFO ./fifo_seq/fifo_r_seq.sv(23) @ 6: uvm_test_top.m_env.r_agt.r_seqr@@r_seq [fifo_r_seq] Sending end of read sequence...
UVM_INFO ./fifo_seq/fifo_r_seq.sv(28) @ 6: uvm_test_top.m_env.r_agt.r_seqr@@r_seq [fifo_r_seq] rdata = 0x00, and read enable = 0
UVM_INFO tb_top.sv(15) @ 10: reporter [WCLK] wclk = 0
UVM_INFO tb_top.sv(23) @ 10: reporter [RCLK] rclk = 0
UVM_INFO tb_top.sv(15) @ 15: reporter [WCLK] wclk = 1
UVM_INFO tb_top.sv(23) @ 15: reporter [RCLK] rclk = 1
UVM_INFO ./fifo_env/w_monitor.sv(25) @ 15: uvm_test_top.m_env.w_agt.w_mon [w_monitor] Collecting write transaction data from the interface
UVM_INFO ./fifo_env/w_driver.sv(45) @ 15: uvm_test_top.m_env.w_agt.w_drv [w_driver] Data is drived successfully to the interface @ the positive edge of the wclk
UVM_INFO ./fifo_env/w_driver.sv(46) @ 15: uvm_test_top.m_env.w_agt.w_drv [w_driver] Write Data = 0xxx, and Write enable = 0, that drived on the interface
UVM_INFO ./fifo_seq/fifo_w_seq.sv(21) @ 15: uvm_test_top.m_env.w_agt.w_seqr@@w_seq [fifo_w_seq] wdata = 0x37, and write enable = 1
UVM_INFO tb_top.sv(15) @ 20: reporter [WCLK] wclk = 0
UVM_INFO tb_top.sv(23) @ 20: reporter [RCLK] rclk = 0
UVM_INFO tb_top.sv(15) @ 25: reporter [WCLK] wclk = 1
UVM_INFO tb_top.sv(23) @ 25: reporter [RCLK] rclk = 1
UVM_INFO ./fifo_env/w_driver.sv(45) @ 25: uvm_test_top.m_env.w_agt.w_drv [w_driver] Data is drived successfully to the interface @ the positive edge of the wclk
UVM_INFO ./fifo_env/w_driver.sv(46) @ 25: uvm_test_top.m_env.w_agt.w_drv [w_driver] Write Data = 0x5c, and Write enable = 1, that drived on the interface
UVM_INFO ./fifo_env/w_monitor.sv(41) @ 25: uvm_test_top.m_env.w_agt.w_mon [w_monitor] wdata = 0x5c, and write enable = 1
UVM_INFO ./fifo_env/w_monitor.sv(42) @ 25: uvm_test_top.m_env.w_agt.w_mon [w_monitor] The data is collected successfully
UVM_INFO ./fifo_env/fifo_scoreboard.sv(28) @ 25: uvm_test_top.m_env.m_sb [SB_WR_PORT] wdata = 0x5c, and write enable = 1
UVM_INFO ./fifo_env/w_monitor.sv(25) @ 25: uvm_test_top.m_env.w_agt.w_mon [w_monitor] Collecting write transaction data from the interface
UVM_INFO ./fifo_seq/fifo_w_seq.sv(21) @ 25: uvm_test_top.m_env.w_agt.w_seqr@@w_seq [fifo_w_seq] wdata = 0x71, and write enable = 1
UVM_INFO tb_top.sv(15) @ 30: reporter [WCLK] wclk = 0
UVM_INFO tb_top.sv(23) @ 30: reporter [RCLK] rclk = 0
UVM_INFO tb_top.sv(15) @ 35: reporter [WCLK] wclk = 1
UVM_INFO tb_top.sv(23) @ 35: reporter [RCLK] rclk = 1
UVM_INFO ./fifo_env/w_driver.sv(45) @ 35: uvm_test_top.m_env.w_agt.w_drv [w_driver] Data is drived successfully to the interface @ the positive edge of the wclk
UVM_INFO ./fifo_env/w_driver.sv(46) @ 35: uvm_test_top.m_env.w_agt.w_drv [w_driver] Write Data = 0x37, and Write enable = 1, that drived on the interface
UVM_INFO ./fifo_env/w_monitor.sv(41) @ 35: uvm_test_top.m_env.w_agt.w_mon [w_monitor] wdata = 0x37, and write enable = 1
UVM_INFO ./fifo_env/w_monitor.sv(42) @ 35: uvm_test_top.m_env.w_agt.w_mon [w_monitor] The data is collected successfully
UVM_INFO ./fifo_env/fifo_scoreboard.sv(28) @ 35: uvm_test_top.m_env.m_sb [SB_WR_PORT] wdata = 0x37, and write enable = 1
UVM_INFO ./fifo_env/w_monitor.sv(25) @ 35: uvm_test_top.m_env.w_agt.w_mon [w_monitor] Collecting write transaction data from the interface
UVM_INFO ./fifo_seq/fifo_w_seq.sv(21) @ 35: uvm_test_top.m_env.w_agt.w_seqr@@w_seq [fifo_w_seq] wdata = 0x75, and write enable = 1
UVM_INFO tb_top.sv(15) @ 40: reporter [WCLK] wclk = 0
UVM_INFO tb_top.sv(23) @ 40: reporter [RCLK] rclk = 0
UVM_INFO tb_top.sv(15) @ 45: reporter [WCLK] wclk = 1
UVM_INFO tb_top.sv(23) @ 45: reporter [RCLK] rclk = 1
UVM_INFO ./fifo_env/w_driver.sv(45) @ 45: uvm_test_top.m_env.w_agt.w_drv [w_driver] Data is drived successfully to the interface @ the positive edge of the wclk
UVM_INFO ./fifo_env/w_driver.sv(46) @ 45: uvm_test_top.m_env.w_agt.w_drv [w_driver] Write Data = 0x71, and Write enable = 1, that drived on the interface
UVM_INFO ./fifo_env/w_monitor.sv(41) @ 45: uvm_test_top.m_env.w_agt.w_mon [w_monitor] wdata = 0x71, and write enable = 1
UVM_INFO ./fifo_env/w_monitor.sv(42) @ 45: uvm_test_top.m_env.w_agt.w_mon [w_monitor] The data is collected successfully
UVM_INFO ./fifo_env/fifo_scoreboard.sv(28) @ 45: uvm_test_top.m_env.m_sb [SB_WR_PORT] wdata = 0x71, and write enable = 1
UVM_INFO ./fifo_env/w_monitor.sv(25) @ 45: uvm_test_top.m_env.w_agt.w_mon [w_monitor] Collecting write transaction data from the interface
UVM_INFO ./fifo_seq/fifo_w_seq.sv(21) @ 45: uvm_test_top.m_env.w_agt.w_seqr@@w_seq [fifo_w_seq] wdata = 0x75, and write enable = 1
UVM_INFO tb_top.sv(15) @ 50: reporter [WCLK] wclk = 0
UVM_INFO tb_top.sv(23) @ 50: reporter [RCLK] rclk = 0
UVM_INFO tb_top.sv(15) @ 55: reporter [WCLK] wclk = 1
UVM_INFO tb_top.sv(23) @ 55: reporter [RCLK] rclk = 1
UVM_INFO ./fifo_env/w_driver.sv(45) @ 55: uvm_test_top.m_env.w_agt.w_drv [w_driver] Data is drived successfully to the interface @ the positive edge of the wclk
UVM_INFO ./fifo_env/w_driver.sv(46) @ 55: uvm_test_top.m_env.w_agt.w_drv [w_driver] Write Data = 0x75, and Write enable = 1, that drived on the interface
UVM_INFO ./fifo_env/w_monitor.sv(41) @ 55: uvm_test_top.m_env.w_agt.w_mon [w_monitor] wdata = 0x75, and write enable = 1
UVM_INFO ./fifo_env/w_monitor.sv(42) @ 55: uvm_test_top.m_env.w_agt.w_mon [w_monitor] The data is collected successfully
UVM_INFO ./fifo_env/fifo_scoreboard.sv(28) @ 55: uvm_test_top.m_env.m_sb [SB_WR_PORT] wdata = 0x75, and write enable = 1
UVM_INFO ./fifo_env/w_monitor.sv(25) @ 55: uvm_test_top.m_env.w_agt.w_mon [w_monitor] Collecting write transaction data from the interface
UVM_INFO ./fifo_seq/fifo_w_seq.sv(21) @ 55: uvm_test_top.m_env.w_agt.w_seqr@@w_seq [fifo_w_seq] wdata = 0xe6, and write enable = 1
UVM_INFO tb_top.sv(15) @ 60: reporter [WCLK] wclk = 0
UVM_INFO tb_top.sv(23) @ 60: reporter [RCLK] rclk = 0
UVM_INFO tb_top.sv(15) @ 65: reporter [WCLK] wclk = 1
UVM_INFO tb_top.sv(23) @ 65: reporter [RCLK] rclk = 1
UVM_INFO ./fifo_env/w_driver.sv(45) @ 65: uvm_test_top.m_env.w_agt.w_drv [w_driver] Data is drived successfully to the interface @ the positive edge of the wclk
UVM_INFO ./fifo_env/w_driver.sv(46) @ 65: uvm_test_top.m_env.w_agt.w_drv [w_driver] Write Data = 0x75, and Write enable = 1, that drived on the interface
UVM_INFO ./fifo_env/w_monitor.sv(41) @ 65: uvm_test_top.m_env.w_agt.w_mon [w_monitor] wdata = 0x75, and write enable = 1
UVM_INFO ./fifo_env/w_monitor.sv(42) @ 65: uvm_test_top.m_env.w_agt.w_mon [w_monitor] The data is collected successfully
UVM_INFO ./fifo_env/fifo_scoreboard.sv(28) @ 65: uvm_test_top.m_env.m_sb [SB_WR_PORT] wdata = 0x75, and write enable = 1
UVM_INFO ./fifo_env/w_monitor.sv(25) @ 65: uvm_test_top.m_env.w_agt.w_mon [w_monitor] Collecting write transaction data from the interface
UVM_INFO ./fifo_seq/fifo_w_seq.sv(21) @ 65: uvm_test_top.m_env.w_agt.w_seqr@@w_seq [fifo_w_seq] wdata = 0x7b, and write enable = 1
UVM_INFO tb_top.sv(15) @ 70: reporter [WCLK] wclk = 0
UVM_INFO tb_top.sv(23) @ 70: reporter [RCLK] rclk = 0
UVM_INFO tb_top.sv(15) @ 75: reporter [WCLK] wclk = 1
UVM_INFO tb_top.sv(23) @ 75: reporter [RCLK] rclk = 1
UVM_INFO ./fifo_env/w_driver.sv(45) @ 75: uvm_test_top.m_env.w_agt.w_drv [w_driver] Data is drived successfully to the interface @ the positive edge of the wclk
UVM_INFO ./fifo_env/w_driver.sv(46) @ 75: uvm_test_top.m_env.w_agt.w_drv [w_driver] Write Data = 0xe6, and Write enable = 1, that drived on the interface
UVM_INFO ./fifo_env/w_monitor.sv(41) @ 75: uvm_test_top.m_env.w_agt.w_mon [w_monitor] wdata = 0xe6, and write enable = 1
UVM_INFO ./fifo_env/w_monitor.sv(42) @ 75: uvm_test_top.m_env.w_agt.w_mon [w_monitor] The data is collected successfully
UVM_INFO ./fifo_env/fifo_scoreboard.sv(28) @ 75: uvm_test_top.m_env.m_sb [SB_WR_PORT] wdata = 0xe6, and write enable = 1
UVM_INFO ./fifo_env/w_monitor.sv(25) @ 75: uvm_test_top.m_env.w_agt.w_mon [w_monitor] Collecting write transaction data from the interface
UVM_INFO ./fifo_seq/fifo_w_seq.sv(21) @ 75: uvm_test_top.m_env.w_agt.w_seqr@@w_seq [fifo_w_seq] wdata = 0x34, and write enable = 1
UVM_INFO tb_top.sv(15) @ 80: reporter [WCLK] wclk = 0
UVM_INFO tb_top.sv(23) @ 80: reporter [RCLK] rclk = 0
UVM_INFO tb_top.sv(15) @ 85: reporter [WCLK] wclk = 1
UVM_INFO tb_top.sv(23) @ 85: reporter [RCLK] rclk = 1
UVM_INFO ./fifo_env/w_driver.sv(45) @ 85: uvm_test_top.m_env.w_agt.w_drv [w_driver] Data is drived successfully to the interface @ the positive edge of the wclk
UVM_INFO ./fifo_env/w_driver.sv(46) @ 85: uvm_test_top.m_env.w_agt.w_drv [w_driver] Write Data = 0x7b, and Write enable = 1, that drived on the interface
UVM_INFO ./fifo_env/w_monitor.sv(41) @ 85: uvm_test_top.m_env.w_agt.w_mon [w_monitor] wdata = 0x7b, and write enable = 1
UVM_INFO ./fifo_env/w_monitor.sv(42) @ 85: uvm_test_top.m_env.w_agt.w_mon [w_monitor] The data is collected successfully
UVM_INFO ./fifo_env/fifo_scoreboard.sv(28) @ 85: uvm_test_top.m_env.m_sb [SB_WR_PORT] wdata = 0x7b, and write enable = 1
UVM_INFO ./fifo_env/w_monitor.sv(25) @ 85: uvm_test_top.m_env.w_agt.w_mon [w_monitor] Collecting write transaction data from the interface
UVM_INFO ./fifo_seq/fifo_w_seq.sv(21) @ 85: uvm_test_top.m_env.w_agt.w_seqr@@w_seq [fifo_w_seq] wdata = 0xd3, and write enable = 1
UVM_INFO tb_top.sv(15) @ 90: reporter [WCLK] wclk = 0
UVM_INFO tb_top.sv(23) @ 90: reporter [RCLK] rclk = 0
UVM_INFO tb_top.sv(15) @ 95: reporter [WCLK] wclk = 1
UVM_INFO tb_top.sv(23) @ 95: reporter [RCLK] rclk = 1
UVM_INFO ./fifo_env/w_driver.sv(45) @ 95: uvm_test_top.m_env.w_agt.w_drv [w_driver] Data is drived successfully to the interface @ the positive edge of the wclk
UVM_INFO ./fifo_env/w_driver.sv(46) @ 95: uvm_test_top.m_env.w_agt.w_drv [w_driver] Write Data = 0x34, and Write enable = 1, that drived on the interface
UVM_INFO ./fifo_env/w_monitor.sv(41) @ 95: uvm_test_top.m_env.w_agt.w_mon [w_monitor] wdata = 0x34, and write enable = 1
UVM_INFO ./fifo_env/w_monitor.sv(42) @ 95: uvm_test_top.m_env.w_agt.w_mon [w_monitor] The data is collected successfully
UVM_INFO ./fifo_env/fifo_scoreboard.sv(28) @ 95: uvm_test_top.m_env.m_sb [SB_WR_PORT] wdata = 0x34, and write enable = 1
UVM_INFO ./fifo_env/w_monitor.sv(25) @ 95: uvm_test_top.m_env.w_agt.w_mon [w_monitor] Collecting write transaction data from the interface
UVM_INFO ./fifo_seq/fifo_w_seq.sv(21) @ 95: uvm_test_top.m_env.w_agt.w_seqr@@w_seq [fifo_w_seq] wdata = 0x97, and write enable = 1
UVM_INFO ./fifo_seq/fifo_w_seq.sv(25) @ 95: uvm_test_top.m_env.w_agt.w_seqr@@w_seq [fifo_w_seq] Sending end of write sequence...
UVM_INFO ./fifo_seq/fifo_w_seq.sv(30) @ 95: uvm_test_top.m_env.w_agt.w_seqr@@w_seq [fifo_w_seq] wdata = 0xc6, and write enable = 0
UVM_INFO @ 95: main_objection [OBJTN_TRC] Object uvm_test_top dropped 1 objection(s): count=0  total=0
UVM_INFO @ 95: main_objection [OBJTN_TRC] Object uvm_test_top all_dropped 1 objection(s): count=0  total=0
UVM_INFO @ 95: main_objection [OBJTN_TRC] Object uvm_top subtracted 1 objection(s) from its total (dropped from source object uvm_test_top): count=0  total=0
UVM_INFO @ 95: main_objection [OBJTN_TRC] Object uvm_top subtracted 1 objection(s) from its total (all_dropped from source object uvm_test_top): count=0  total=0
UVM_INFO ./fifo_env/fifo_scoreboard.sv(45) @ 95: uvm_test_top.m_env.m_sb [fifo_scoreboard] exp_data[0] = 0x5c
UVM_INFO ./fifo_env/fifo_scoreboard.sv(45) @ 95: uvm_test_top.m_env.m_sb [fifo_scoreboard] exp_data[1] = 0x37
UVM_INFO ./fifo_env/fifo_scoreboard.sv(45) @ 95: uvm_test_top.m_env.m_sb [fifo_scoreboard] exp_data[2] = 0x71
UVM_INFO ./fifo_env/fifo_scoreboard.sv(45) @ 95: uvm_test_top.m_env.m_sb [fifo_scoreboard] exp_data[3] = 0x75
UVM_INFO ./fifo_env/fifo_scoreboard.sv(45) @ 95: uvm_test_top.m_env.m_sb [fifo_scoreboard] exp_data[4] = 0x75
UVM_INFO ./fifo_env/fifo_scoreboard.sv(45) @ 95: uvm_test_top.m_env.m_sb [fifo_scoreboard] exp_data[5] = 0xe6
UVM_INFO ./fifo_env/fifo_scoreboard.sv(45) @ 95: uvm_test_top.m_env.m_sb [fifo_scoreboard] exp_data[6] = 0x7b
UVM_INFO ./fifo_env/fifo_scoreboard.sv(45) @ 95: uvm_test_top.m_env.m_sb [fifo_scoreboard] exp_data[7] = 0x34
UVM_ERROR ./fifo_env/fifo_scoreboard.sv(61) @ 95: uvm_test_top.m_env.m_sb [SB_CHECK_PHASE] unexpected data queues sizes
UVM_ERROR ./fifo_env/fifo_scoreboard.sv(63) @ 95: uvm_test_top.m_env.m_sb [SB_CHECK_PHASE] No data found in the data queues
UVM_INFO ./fifo_env/fifo_scoreboard.sv(66) @ 95: uvm_test_top.m_env.m_sb [fifo_scoreboard] Expected data = 0x5c

Error-[NOA] Null object access
./fifo_env/fifo_scoreboard.sv, 68
  The object at dereference depth 0 is being used before it was 
  constructed/allocated.
  Please make sure that the object is allocated before using it. 
  
  #0 in \fifo_scoreboard::check_phase  at ./fifo_env/fifo_scoreboard.sv:68
  #1 in \uvm_check_phase::exec_func  at 
  /opt/synopsys/vcs_2014/etc/uvm-1.1/base/uvm_common_phases.svh:323
  #2 in \uvm_bottomup_phase::execute  at 
  /opt/synopsys/vcs_2014/etc/uvm-1.1/base/uvm_bottomup_phase.svh:108
  #3 in \uvm_bottomup_phase::traverse  at 
  /opt/synopsys/vcs_2014/etc/uvm-1.1/base/uvm_bottomup_phase.svh:81
  #4 in \uvm_bottomup_phase::traverse  at 
  /opt/synopsys/vcs_2014/etc/uvm-1.1/base/uvm_bottomup_phase.svh:61
  #5 in \uvm_bottomup_phase::traverse  at 
  /opt/synopsys/vcs_2014/etc/uvm-1.1/base/uvm_bottomup_phase.svh:61
  #6 in \uvm_bottomup_phase::traverse  at 
  /opt/synopsys/vcs_2014/etc/uvm-1.1/base/uvm_bottomup_phase.svh:61
  #7 in \uvm_phase::execute_phase  at 
  /opt/synopsys/vcs_2014/etc/uvm-1.1/base/uvm_phase.svh:1156
  #8 in \uvm_phase::m_run_phases  at 
  /opt/synopsys/vcs_2014/etc/uvm-1.1/base/uvm_phase.svh:1851
  

           V C S   S i m u l a t i o n   R e p o r t 
Time: 95 ns
CPU Time:      4.370 seconds;       Data structure size:   0.4Mb
Thu Aug  4 11:40:02 2022
