

@ARTICLE{8664446,  author={Mansour, Wassim and Janvier, Nicolas and Fajardo, Pablo},  journal={IEEE Transactions on Nuclear Science},   title={FPGA Implementation of RDMA-Based Data Acquisition System Over 100-Gb Ethernet},   year={2019},  volume={66},  number={7},  pages={1138-1143},  doi={10.1109/TNS.2019.2904118}}

@INPROCEEDINGS{7543142,  author={Anderson, J. and Borga, A. and Boterenbrood, H. and Chen, H. and Chen, K. and Drake, G. and Donszelmann, M. and Francis, D. and Gorini, B. and Guest, D. and Lanni, F. and Miotto, G. Lehmann and Levinson, L. and Narevicius, J. and Roich, A. and Ryu, S. and Schreuder, F. and Schumacher, J. and Vandelli, W. and Vermeulen, J. and Wu, W. and Zhang, J.},  booktitle={2016 IEEE-NPSS Real Time Conference (RT)},   title={{FELIX}: The new approach for interfacing to front-end electronics for the {ATLAS} experiment},   year={2016},  volume={},  number={},  pages={1-2},  doi={10.1109/RTC.2016.7543142}}

@article{Vasile_2022,
	doi = {10.1088/1748-0221/17/05/c05022},
	year = 2022,
	month = {05},
	publisher = {{IOP} Publishing},
	volume = {17},
	number = {05},
	pages = {C05022},
	author = {M. Vasile and S. Martoiu and N. Boukadida and M. Antonescu and A. Ulmamei and G. Stoicea and R. Hobincu and C. Iordache},
	title = {{FPGA} implementation of {RDMA} for {ATLAS} readout with {FELIX} at high luminosity {LHC}},
	journal = {Journal of Instrumentation},
}

@ARTICLE{8664446,
  author={Mansour, Wassim and Janvier, Nicolas and Fajardo, Pablo},
  journal={IEEE Transactions on Nuclear Science}, 
  title={FPGA Implementation of RDMA-Based Data Acquisition System Over 100-Gb Ethernet}, 
  year={2019},
  volume={66},
  number={7},
  pages={1138-1143},
  doi={10.1109/TNS.2019.2904118}
}

@article{Ponsard:il5050,
author = "Ponsard, Raphael and Janvier, Nicolas and Kieffer, Jerome and Houzet, Dominique and Fristot, Vincent",
title = "{RDMA data transfer and GPU acceleration methods for high-throughput online processing of~serial crystallography images}",
journal = "Journal of Synchrotron Radiation",
year = "2020",
volume = "27",
number = "5",
pages = "1297--1306",
month = "Sep",
doi = {10.1107/S1600577520008140}
}

@article{PonsardThesis,
    author = {Ponsard, Raphael},
    title = {High Throughput, Low Latency Online Image Processing by {GPU}/{FPGA} Coprocessors using {RDMA} Techniques},
    year = {2020},
    month = {Dez},
    journal = {Universit√© Grenoble Alpes},
    url = {https://www.theses.fr/2020GRALT071.pdf}
}

@ARTICLE{8664446, author={Mansour, Wassim and Janvier, Nicolas and Fajardo, Pablo}, journal={IEEE Transactions on Nuclear Science}, title={{FPGA} Implementation of {RDMA}-Based Data Acquisition System Over {100-Gb} Ethernet}, year={2019}, volume={66}, number={7}, pages={1138-1143}, doi={10.1109/TNS.2019.2904118}} 

% https://developer.arm.com/documentation/ihi0022/latest/
@manual{ARM:IHI0022E,
    organization  = "{ARM}",
    title         = "{AMBA} {AXI} and {ACE} Protocol Specification",
    number        = "IHI 0022E",
    year          =  2013,
    month         =  02,
    note          = "",
    url           = "https://developer.arm.com/documentation/ihi0022/latest"
}

% https://www.intel.com/content/www/us/en/docs/programmable/683130/23-1/introduction.html
@manual{intel:UG01085,
    organization  = "Intel",
    title         = "Embedded Peripherals {IP} User Guide",
    number        = "UG01085",
    year          =  2023,
    month         =  02,
    note          = "2023.02.09",
    url           = "https://www.intel.com/content/www/us/en/docs/programmable/683130/23-1/introduction.html"
}

% https://docs.xilinx.com/v/u/en-US/ug1037-vivado-axi-reference-guide
@manual{xilinx:UG1037,
    organization  = "Xilinx Inc.",
    title         = "{AXI} Reference Guide",
    number        = "UG1037",
    year          =  2017,
    month         =  7,
    note          = "v4.0",
    url           = "https://docs.xilinx.com/v/u/en-US/ug1037-vivado-axi-reference-guide"
}

% https://docs.xilinx.com/r/2021.2-English/ug896-vivado-ip
@manual{xilinx:UG896,
    organization  = "Xilinx Inc.",
    title         = "Designing with {IP}",
    number        = "UG896",
    year          =  2021,
    month         =  11,
    note          = "v2021.2",
    url           = "https://docs.xilinx.com/r/2021.2-English/ug896-vivado-ip"
}

@manual{xilinx:UG899,
    organization  = "Xilinx Inc.",
    title         = "{I/O} and Clock Planning",
    number        = "UG899",
    year          =  2021,
    month         =  6,
    note          = "v2021.1",
    url           = "https://docs.xilinx.com/r/2021.1-English/ug899-vivado-io-clock-planning"
}

@manual{xilinx:UG900,
    organization  = "Xilinx Inc.",
    title         = "Logic Simulation",
    number        = "UG900",
    year          =  2022,
    month         =  4,
    note          = "v2022.1",
    url           = "https://docs.xilinx.com/r/en-US/ug900-vivado-logic-simulation"
}

% https://docs.xilinx.com/r/2021.2-English/ug994-vivado-ip-subsystems
@manual{xilinx:UG994,
    organization  = "Xilinx Inc.",
    title         = "Designing {IP} Subsystems Using {IP} Integrator",
    number        = "UG994",
    year          =  2021,
    month         =  10,
    note          = "v2021.2",
    url           = "https://docs.xilinx.com/r/2021.2-English/ug994-vivado-ip-subsystems"
}

% https://docs.xilinx.com/r/2021.2-English/ug910-vivado-getting-started
@manual{xilinx:UG910,
    organization  = "Xilinx Inc.",
    title         = "Getting Started",
    number        = "UG910",
    year          =  2021,
    month         =  10,
    note          = "v2021.2",
    url           = "https://docs.xilinx.com/r/2021.2-English/ug910-vivado-getting-started"
}

% https://docs.xilinx.com/v/u/en-US/ug1037-vivado-axi-reference-guide
@manual{xilinx:UG1037,
    organization  = "Xilinx Inc.",
    title         = "{AXI} Reference Guide",
    number        = "UG1037",
    year          =  2017,
    month         =  7,
    note          = "v4.0",
    url           = "https://docs.xilinx.com/v/u/en-US/ug1037-vivado-axi-reference-guide"
}

% https://docs.xilinx.com/v/u/en-US/ug570-ultrascale-configuration
@manual{xilinx:UG570,
    organization  = "Xilinx Inc.",
    title         = "{UltraScale} Architecture Configuration",
    number        = "UG570",
    year          =  2022,
    month         =  1,
    note          = "v1.16",
    url           = "https://docs.xilinx.com/v/u/en-US/ug570-ultrascale-configuration"
}

@manual{xilinx:UG572,
    organization  = "Xilinx Inc.",
    title         = "{UltraScale} Architecture Clocking Resources",
    number        = "UG572",
    year          =  2023,
    month         =  2,
    note          = "v1.10.2",
    url           = "https://docs.xilinx.com/r/en-US/ug572-ultrascale-clocking/UltraScale-Architecture-Clocking-Resources-User-Guide"
}

@manual{xilinx:UG578,
    organization  = "Xilinx Inc.",
    title         = "{UltraScale} Architecture {GTY} Transceivers",
    number        = "UG578",
    year          =  2021,
    month         =  9,
    note          = "v1.3.1",
    url           = "https://docs.xilinx.com/v/u/en-US/ug578-ultrascale-gty-transceivers"
}

@manual{xilinx:UG1302,
    organization  = "Xilinx Inc.",
    title         = "{VCU128} Evaluation Board",
    number        = "UG1302",
    year          =  2022,
    month         =  5,
    note          = "v1.2",
    url           = "https://docs.xilinx.com/r/en-US/ug1302-vcu128-eval-bd"
}

% https://docs.xilinx.com/r/en-US/pg203-cmac-usplus
@manual{xilinx:PG203,
    organization  = "Xilinx Inc.",
    title         = "{UltraScale+} Devices Integrated {100G} Ethernet Subsystem",
    number        = "PG203",
    year          =  2021,
    month         =  2,
    note          = "v3.1",
    url           = "https://docs.xilinx.com/r/en-US/pg203-cmac-usplus"
}

@manual{xilinx:PG332,
    organization  = "Xilinx Inc.",
    title         = "Xilinx Embedded {RDMA} Enabled {NIC}",
    number        = "PG332",
    year          =  2021,
    month         =  6,
    note          = "v3.1",
    url           = "https://docs.xilinx.com/r/en-US/pg332-ernic"
}

@manual{xilinx:PG150,
    organization  = "Xilinx Inc.",
    title         = "UltraScale Architecture-Based {FPGAs} Memory {IP}",
    number        = "PG150",
    year          =  2022,
    month         =  4,
    note          = "v1.4",
    url           = "https://docs.xilinx.com/v/u/en-US/pg150-ultrascale-memory-ip"
}

@manual{xilinx:PG313,
    organization  = "Xilinx Inc.",
    title         = "Versal {ACAP} Programmable Network on Chip and Integrated Memory Controller",
    number        = "PG313",
    year          =  2022,
    month         =  4,
    note          = "v1.0",
    url           = "https://docs.xilinx.com/r/en-US/pg313-network-on-chip/Overview"
}

% https://docs.xilinx.com/r/en-US/pg059-axi-interconnect/AXI-Interconnect-v2.1-LogiCORE-IP-Product-Guide
@manual{xilinx:PG059,
    organization  = "Xilinx Inc.",
    title         = "{AXI} Interconnect",
    number        = "PG059",
    year          =  2022,
    month         =  5,
    note          = "v2.1",
    url           = "https://docs.xilinx.com/r/en-US/pg059-axi-interconnect"
}

% https://docs.xilinx.com/v/u/en-US/microblaze-quick-start-guide-with-vitis
@manual{xilinx:XMP467,
    organization  = "Xilinx Inc.",
    title         = "Quick Start Guide: {MicroBlaze} Soft Processor Presets",
    number        = "XMP467",
    year          =  2021,
    month         =  10,
    note          = "v1.1.1",
    url           = "https://docs.xilinx.com/v/u/en-US/microblaze-quick-start-guide-with-vitis"
}

% https://docs.xilinx.com/v/u/2021.1-English/ug984-vivado-microblaze-ref
@manual{xilinx:UG984,
    organization  = "Xilinx Inc.",
    title         = "{MicroBlaze} Processor Reference Guide",
    number        = "UG984",
    year          =  2021,
    month         =  6,
    note          = "v2021.1",
    url           = "https://docs.xilinx.com/v/u/2021.1-English/ug984-vivado-microblaze-ref"
}

% https://docs.xilinx.com/v/u/en-US/ds923-virtex-ultrascale-plus
@manual{xilinx:DS923,
    organization  = "Xilinx Inc.",
    title         = "Virtex {UltraScale+ FPGA} Data Sheet: {DC} and {AC} Switching Characteristics",
    number        = "DS923",
    year          =  2021,
    month         =  6,
    note          = "v1.19",
    url           = "https://docs.xilinx.com/v/u/en-US/ds923-virtex-ultrascale-plus"
}

% https://docs.xilinx.com/r/2021.2-English/ug949-vivado-design-methodology
@manual{xilinx:UG949,
    organization  = "Xilinx Inc.",
    title         = "{UltraFast} Design Methodology Guide for Xilinx {FPGA}s and {SoC}s",
    number        = "UG949",
    year          =  2021,
    month         =  11,
    note          = "v2021.2",
    url           = "https://docs.xilinx.com/r/2021.2-English/ug949-vivado-design-methodology"
}

% https://docs.xilinx.com/r/2021.2-English/ug1144-petalinux-tools-reference-guide
@manual{xilinx:UG1144,
    organization  = "Xilinx Inc.",
    title         = "{PetaLinux} Tools Documentation: Reference Guide",
    number        = "UG1144",
    year          =  2021,
    month         =  11,
    note          = "v2021.2",
    url           = "https://docs.xilinx.com/r/2021.2-English/ug1144-petalinux-tools-reference-guide"
}

% https://docs.xilinx.com/r/en-US/ug1579-microblaze-embedded-design
@manual{xilinx:UG1579,
    organization  = "Xilinx Inc.",
    title         = "{MicroBlaze} Processor Embedded Design User Guide",
    number        = "UG1579",
    year          =  2022,
    month         =  11,
    note          = "v2022.1",
    url           = "https://docs.xilinx.com/r/en-US/ug1579-microblaze-embedded-design"
}

@manual{micron:MT40A,
    organization  = "Micron Technology Inc.",
    title         = "Automotive {DDR4} {SDRAM}: {MT40A512M8}, {MT40A256M16}",
    year          =  2021,
    month         =  3,
    note          = "Rev. L 03/2021",
    url           = "https://www.micron.com/-/media/client/global/documents/products/data-sheet/dram/ddr4/4gb_auto_ddr4_sdram.pdf"
}

@manual{JEDEC:JESD79,
    organization  = "JEDEC Solid State Technology Association",
    title         = "{JEDEC} Standard: {DDR4} {SDRAM}",
    year          =  2012,
    month         =  9,
    note          = "JESD79-4",
    url           = ""
}

% https://docs.nvidia.com/networking/spaces/viewspace.action?key=MLNXOFEDv571020
@manual{nvidia:MLNXOFED57,
    organization  = "Nvidia",
    title         = "{NVIDIA} {MLNX\_OFED} Documentation",
    note          = "Rev 5.7-1.0.2.0",
    url           = "https://docs.nvidia.com/networking/spaces/viewspace.action?key=MLNXOFEDv571020"
}

% https://cw.infinibandta.org/document/dl/7148
@manual{IB:Annex16,
    organization  = "InfiniBand\texttrademark\, Trade Association",
    title         = "{RDMA} over Converged Ethernet ({RoCE})",
    number        = "Annex A16",
    year          =  2010,
    month         =  4,
    note          = "Vol 1 Release 1.2.1",
    url           = "https://cw.infinibandta.org/document/dl/7148"
}

@manual{IB:ArchSpecVol1,
    organization  = "InfiniBand\texttrademark\, Trade Association",
    title         = "InfiniBand\texttrademark\, Architecture Specification Volume 1",
    year          =  2007,
    month         =  11,
    note          = "Release 1.2.1",
    url           = "https://www.afs.enea.it/asantoro/V1r1_2_1.Release_12062007.pdf"
}

% https://www.optcore.net/wp-content/uploads/2017/04/QSFP-MSA.pdf
% https://www.gigalight.com/downloads/standards/QSFP-MSA.pdf
% https://members.snia.org/document/dl/25783
@manual{INF:8438i,
    organization  = "{SFF} Committee",
    title         = "Specification for {QSFP} (Quad Small Formfactor Pluggable) Transceiver",
    number        = "INF-8438i",
    year          =  2006,
    month         =  11,
    note          = "Rev 1.0",
    url           = "https://members.snia.org/document/dl/25783"
}

% https://members.snia.org/document/dl/25896
@manual{SFF:8436,
    organization  = "{SFF} Committee",
    title         = "Specification for {QSFP+} 4X 10 Gb/s Pluggable Transceiver",
    number        = "SFF-8436",
    year          =  2018,
    month         =  8,
    note          = "Rev 4.9",
    url           = "https://members.snia.org/document/dl/25896"
}

% https://members.snia.org/document/dl/25969
@manual{SFF:8679,
    organization  = "{SFF} Committee",
    title         = "Specification for {QSFP+} 4X Hardware and Electrical Specification",
    number        = "SFF-8679",
    year          =  2018,
    month         =  11,
    note          = "Rev 1.8",
    url           = "https://members.snia.org/document/dl/25969"
}
