\doxysection{USB\+\_\+\+OTG\+\_\+\+Device\+Type\+Def Struct Reference}
\hypertarget{struct_u_s_b___o_t_g___device_type_def}{}\label{struct_u_s_b___o_t_g___device_type_def}\index{USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}}


USB\+\_\+\+OTG\+\_\+device\+\_\+\+Registers.  




{\ttfamily \#include $<$stm32f401xc.\+h$>$}



Collaboration diagram for USB\+\_\+\+OTG\+\_\+\+Device\+Type\+Def\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=208pt]{struct_u_s_b___o_t_g___device_type_def__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a9a163a0d5cfce7238b38067a1a53b324}{DCFG}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_adc1bdc4e76749ccda09c92e885b164ad}{DCTL}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a8371acd36203fa875cdea3f29b94d1fb}{DSTS}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a1bcc039378b4ed4ac1261a0a758c3d1d}{Reserved0C}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a48647281e48d96a96f701cf5ae3f4f63}{DIEPMSK}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a11dbd3f7a82b3f3b91621321d3018e0a}{DOEPMSK}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a4e15c273373694f64b3f70226cb3ac35}{DAINT}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a2c8f65655aa14ec9ba63c9d0655223ec}{DAINTMSK}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a17d14644b0d28710722b1c2c0149e472}{Reserved20}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a5dc05e38e6d591cd88f820b7a0b3f727}{Reserved9}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_aef96b3719a70e62cb004b1e292b7a348}{DVBUSDIS}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_acc968fd160f83749ad4176ad8cb36fe0}{DVBUSPULSE}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_ac5d3a4bffd921da5d69f9a601263b573}{DTHRCTL}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a99c6c50a3e3235c81b98a428ebd33d4c}{DIEPEMPMSK}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_ae85e8a65a72f52a9daf3d2b66b77c2e2}{DEACHINT}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a0234d794aba7ddae31f3da3c02c8a673}{DEACHMSK}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a9e0c029846e94bf08ac8edb35b30ecb2}{Reserved40}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_ab62b876c61e11199cf5c37aa944a5fed}{DINEP1\+MSK}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a7a7dbcc0da59081fc6c8af59ab613520}{Reserved44}} \mbox{[}15\mbox{]}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a196e86fc15ba228188d47468349de69b}{DOUTEP1\+MSK}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
USB\+\_\+\+OTG\+\_\+device\+\_\+\+Registers. 

Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00547}{547}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.



\label{doc-variable-members}
\Hypertarget{struct_u_s_b___o_t_g___device_type_def_doc-variable-members}
\doxysubsection{Field Documentation}
\Hypertarget{struct_u_s_b___o_t_g___device_type_def_a4e15c273373694f64b3f70226cb3ac35}\index{USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}!DAINT@{DAINT}}
\index{DAINT@{DAINT}!USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}}
\doxysubsubsection{\texorpdfstring{DAINT}{DAINT}}
{\footnotesize\ttfamily \label{struct_u_s_b___o_t_g___device_type_def_a4e15c273373694f64b3f70226cb3ac35} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAINT}

dev All Endpoints Itr Reg 818h 

Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00555}{555}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{struct_u_s_b___o_t_g___device_type_def_a2c8f65655aa14ec9ba63c9d0655223ec}\index{USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}!DAINTMSK@{DAINTMSK}}
\index{DAINTMSK@{DAINTMSK}!USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}}
\doxysubsubsection{\texorpdfstring{DAINTMSK}{DAINTMSK}}
{\footnotesize\ttfamily \label{struct_u_s_b___o_t_g___device_type_def_a2c8f65655aa14ec9ba63c9d0655223ec} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAINTMSK}

dev All Endpoints Itr Mask 81Ch 

Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00556}{556}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{struct_u_s_b___o_t_g___device_type_def_a9a163a0d5cfce7238b38067a1a53b324}\index{USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}!DCFG@{DCFG}}
\index{DCFG@{DCFG}!USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}}
\doxysubsubsection{\texorpdfstring{DCFG}{DCFG}}
{\footnotesize\ttfamily \label{struct_u_s_b___o_t_g___device_type_def_a9a163a0d5cfce7238b38067a1a53b324} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DCFG}

dev Configuration Register 800h 

Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00549}{549}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{struct_u_s_b___o_t_g___device_type_def_adc1bdc4e76749ccda09c92e885b164ad}\index{USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}!DCTL@{DCTL}}
\index{DCTL@{DCTL}!USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}}
\doxysubsubsection{\texorpdfstring{DCTL}{DCTL}}
{\footnotesize\ttfamily \label{struct_u_s_b___o_t_g___device_type_def_adc1bdc4e76749ccda09c92e885b164ad} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DCTL}

dev Control Register 804h 

Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00550}{550}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{struct_u_s_b___o_t_g___device_type_def_ae85e8a65a72f52a9daf3d2b66b77c2e2}\index{USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}!DEACHINT@{DEACHINT}}
\index{DEACHINT@{DEACHINT}!USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}}
\doxysubsubsection{\texorpdfstring{DEACHINT}{DEACHINT}}
{\footnotesize\ttfamily \label{struct_u_s_b___o_t_g___device_type_def_ae85e8a65a72f52a9daf3d2b66b77c2e2} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DEACHINT}

dedicated EP interrupt 838h 

Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00563}{563}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{struct_u_s_b___o_t_g___device_type_def_a0234d794aba7ddae31f3da3c02c8a673}\index{USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}!DEACHMSK@{DEACHMSK}}
\index{DEACHMSK@{DEACHMSK}!USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}}
\doxysubsubsection{\texorpdfstring{DEACHMSK}{DEACHMSK}}
{\footnotesize\ttfamily \label{struct_u_s_b___o_t_g___device_type_def_a0234d794aba7ddae31f3da3c02c8a673} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DEACHMSK}

dedicated EP msk 83Ch 

Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00564}{564}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{struct_u_s_b___o_t_g___device_type_def_a99c6c50a3e3235c81b98a428ebd33d4c}\index{USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}!DIEPEMPMSK@{DIEPEMPMSK}}
\index{DIEPEMPMSK@{DIEPEMPMSK}!USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}}
\doxysubsubsection{\texorpdfstring{DIEPEMPMSK}{DIEPEMPMSK}}
{\footnotesize\ttfamily \label{struct_u_s_b___o_t_g___device_type_def_a99c6c50a3e3235c81b98a428ebd33d4c} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DIEPEMPMSK}

dev empty msk 834h 

Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00562}{562}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{struct_u_s_b___o_t_g___device_type_def_a48647281e48d96a96f701cf5ae3f4f63}\index{USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}!DIEPMSK@{DIEPMSK}}
\index{DIEPMSK@{DIEPMSK}!USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}}
\doxysubsubsection{\texorpdfstring{DIEPMSK}{DIEPMSK}}
{\footnotesize\ttfamily \label{struct_u_s_b___o_t_g___device_type_def_a48647281e48d96a96f701cf5ae3f4f63} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DIEPMSK}

dev IN Endpoint Mask 810h 

Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00553}{553}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{struct_u_s_b___o_t_g___device_type_def_ab62b876c61e11199cf5c37aa944a5fed}\index{USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}!DINEP1MSK@{DINEP1MSK}}
\index{DINEP1MSK@{DINEP1MSK}!USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}}
\doxysubsubsection{\texorpdfstring{DINEP1MSK}{DINEP1MSK}}
{\footnotesize\ttfamily \label{struct_u_s_b___o_t_g___device_type_def_ab62b876c61e11199cf5c37aa944a5fed} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DINEP1\+MSK}

dedicated EP mask 844h 

Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00566}{566}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{struct_u_s_b___o_t_g___device_type_def_a11dbd3f7a82b3f3b91621321d3018e0a}\index{USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}!DOEPMSK@{DOEPMSK}}
\index{DOEPMSK@{DOEPMSK}!USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}}
\doxysubsubsection{\texorpdfstring{DOEPMSK}{DOEPMSK}}
{\footnotesize\ttfamily \label{struct_u_s_b___o_t_g___device_type_def_a11dbd3f7a82b3f3b91621321d3018e0a} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DOEPMSK}

dev OUT Endpoint Mask 814h 

Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00554}{554}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{struct_u_s_b___o_t_g___device_type_def_a196e86fc15ba228188d47468349de69b}\index{USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}!DOUTEP1MSK@{DOUTEP1MSK}}
\index{DOUTEP1MSK@{DOUTEP1MSK}!USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}}
\doxysubsubsection{\texorpdfstring{DOUTEP1MSK}{DOUTEP1MSK}}
{\footnotesize\ttfamily \label{struct_u_s_b___o_t_g___device_type_def_a196e86fc15ba228188d47468349de69b} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DOUTEP1\+MSK}

dedicated EP msk 884h 

Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00568}{568}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{struct_u_s_b___o_t_g___device_type_def_a8371acd36203fa875cdea3f29b94d1fb}\index{USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}!DSTS@{DSTS}}
\index{DSTS@{DSTS}!USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}}
\doxysubsubsection{\texorpdfstring{DSTS}{DSTS}}
{\footnotesize\ttfamily \label{struct_u_s_b___o_t_g___device_type_def_a8371acd36203fa875cdea3f29b94d1fb} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DSTS}

dev Status Register (RO) 808h 

Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00551}{551}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{struct_u_s_b___o_t_g___device_type_def_ac5d3a4bffd921da5d69f9a601263b573}\index{USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}!DTHRCTL@{DTHRCTL}}
\index{DTHRCTL@{DTHRCTL}!USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}}
\doxysubsubsection{\texorpdfstring{DTHRCTL}{DTHRCTL}}
{\footnotesize\ttfamily \label{struct_u_s_b___o_t_g___device_type_def_ac5d3a4bffd921da5d69f9a601263b573} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DTHRCTL}

dev threshold 830h 

Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00561}{561}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{struct_u_s_b___o_t_g___device_type_def_aef96b3719a70e62cb004b1e292b7a348}\index{USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}!DVBUSDIS@{DVBUSDIS}}
\index{DVBUSDIS@{DVBUSDIS}!USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}}
\doxysubsubsection{\texorpdfstring{DVBUSDIS}{DVBUSDIS}}
{\footnotesize\ttfamily \label{struct_u_s_b___o_t_g___device_type_def_aef96b3719a70e62cb004b1e292b7a348} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DVBUSDIS}

dev VBUS discharge Register 828h 

Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00559}{559}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{struct_u_s_b___o_t_g___device_type_def_acc968fd160f83749ad4176ad8cb36fe0}\index{USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}!DVBUSPULSE@{DVBUSPULSE}}
\index{DVBUSPULSE@{DVBUSPULSE}!USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}}
\doxysubsubsection{\texorpdfstring{DVBUSPULSE}{DVBUSPULSE}}
{\footnotesize\ttfamily \label{struct_u_s_b___o_t_g___device_type_def_acc968fd160f83749ad4176ad8cb36fe0} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DVBUSPULSE}

dev VBUS Pulse Register 82Ch 

Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00560}{560}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{struct_u_s_b___o_t_g___device_type_def_a1bcc039378b4ed4ac1261a0a758c3d1d}\index{USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}!Reserved0C@{Reserved0C}}
\index{Reserved0C@{Reserved0C}!USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}}
\doxysubsubsection{\texorpdfstring{Reserved0C}{Reserved0C}}
{\footnotesize\ttfamily \label{struct_u_s_b___o_t_g___device_type_def_a1bcc039378b4ed4ac1261a0a758c3d1d} 
uint32\+\_\+t Reserved0C}

Reserved 80Ch 

Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00552}{552}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{struct_u_s_b___o_t_g___device_type_def_a17d14644b0d28710722b1c2c0149e472}\index{USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}!Reserved20@{Reserved20}}
\index{Reserved20@{Reserved20}!USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}}
\doxysubsubsection{\texorpdfstring{Reserved20}{Reserved20}}
{\footnotesize\ttfamily \label{struct_u_s_b___o_t_g___device_type_def_a17d14644b0d28710722b1c2c0149e472} 
uint32\+\_\+t Reserved20}

Reserved 820h 

Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00557}{557}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{struct_u_s_b___o_t_g___device_type_def_a9e0c029846e94bf08ac8edb35b30ecb2}\index{USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}!Reserved40@{Reserved40}}
\index{Reserved40@{Reserved40}!USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}}
\doxysubsubsection{\texorpdfstring{Reserved40}{Reserved40}}
{\footnotesize\ttfamily \label{struct_u_s_b___o_t_g___device_type_def_a9e0c029846e94bf08ac8edb35b30ecb2} 
uint32\+\_\+t Reserved40}

dedicated EP mask 840h 

Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00565}{565}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{struct_u_s_b___o_t_g___device_type_def_a7a7dbcc0da59081fc6c8af59ab613520}\index{USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}!Reserved44@{Reserved44}}
\index{Reserved44@{Reserved44}!USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}}
\doxysubsubsection{\texorpdfstring{Reserved44}{Reserved44}}
{\footnotesize\ttfamily \label{struct_u_s_b___o_t_g___device_type_def_a7a7dbcc0da59081fc6c8af59ab613520} 
uint32\+\_\+t Reserved44}

Reserved 844-\/87Ch 

Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00567}{567}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{struct_u_s_b___o_t_g___device_type_def_a5dc05e38e6d591cd88f820b7a0b3f727}\index{USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}!Reserved9@{Reserved9}}
\index{Reserved9@{Reserved9}!USB\_OTG\_DeviceTypeDef@{USB\_OTG\_DeviceTypeDef}}
\doxysubsubsection{\texorpdfstring{Reserved9}{Reserved9}}
{\footnotesize\ttfamily \label{struct_u_s_b___o_t_g___device_type_def_a5dc05e38e6d591cd88f820b7a0b3f727} 
uint32\+\_\+t Reserved9}

Reserved 824h 

Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00558}{558}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f401xc_8h}{stm32f401xc.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f401xe_8h}{stm32f401xe.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f405xx_8h}{stm32f405xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f411xe_8h}{stm32f411xe.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f412cx_8h}{stm32f412cx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f412rx_8h}{stm32f412rx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f412vx_8h}{stm32f412vx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f412zx_8h}{stm32f412zx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f413xx_8h}{stm32f413xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f415xx_8h}{stm32f415xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f417xx_8h}{stm32f417xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f423xx_8h}{stm32f423xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f427xx_8h}{stm32f427xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f437xx_8h}{stm32f437xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f469xx_8h}{stm32f469xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}}\end{DoxyCompactItemize}
