Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Nov  1 13:49:09 2019
| Host         : EE10854 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -file top_timing_synth.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 59 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.037       -0.037                      1                17410       -0.173       -7.781                     45                17406       -0.822       -0.822                       1                  6438  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk100                           {0.000 5.000}        10.000          100.000         
  builder_mmcm_fb                {0.000 5.000}        10.000          100.000         
  main_soclinux_clkout0          {0.000 5.000}        10.000          100.000         
  main_soclinux_clkout1          {0.000 1.250}        2.500           400.000         
  main_soclinux_clkout2          {0.625 1.875}        2.500           400.000         
  main_soclinux_clkout3          {0.000 2.500}        5.000           200.000         
  main_soclinux_clkout4          {0.000 5.000}        10.000          100.000         
    s7hdmioutclocking_mmcm_clk0  {0.000 3.333}        6.667           150.000         
    s7hdmioutclocking_mmcm_clk1  {0.000 0.667}        1.333           749.999         
    s7hdmioutclocking_mmcm_fb    {0.000 10.000}       20.000          50.000          
eth_clocks_rx                    {0.000 4.000}        8.000           125.000         
eth_rx_clk                       {0.000 4.000}        8.000           125.000         
  main_ethphy_pll_clk_tx         {0.000 4.000}        8.000           125.000         
  main_ethphy_pll_clk_tx90       {2.000 6.000}        8.000           125.000         
  main_ethphy_pll_fb             {0.000 4.000}        8.000           125.000         
eth_tx_clk                       {0.000 4.000}        8.000           125.000         
pix5x_clk                        {0.000 1.347}        2.693           371.333         
pix_clk                          {0.000 6.734}        13.468          74.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                             3.000        0.000                       0                     1  
  builder_mmcm_fb                                                                                                                                                                  8.751        0.000                       0                     2  
  main_soclinux_clkout0                0.611        0.000                      0                15856       -0.173       -7.781                     45                15856        2.500        0.000                       0                  5609  
  main_soclinux_clkout1                                                                                                                                                            0.345        0.000                       0                    77  
  main_soclinux_clkout2                                                                                                                                                            0.345        0.000                       0                     4  
  main_soclinux_clkout3                2.571        0.000                      0                   13        0.144        0.000                      0                   13        0.264        0.000                       0                    10  
  main_soclinux_clkout4                                                                                                                                                            3.000        0.000                       0                     3  
    s7hdmioutclocking_mmcm_clk0                                                                                                                                                    4.511        0.000                       0                     2  
    s7hdmioutclocking_mmcm_clk1                                                                                                                                                   -0.822       -0.822                       1                     2  
    s7hdmioutclocking_mmcm_fb                                                                                                                                                     18.751        0.000                       0                     2  
eth_clocks_rx                                                                                                                                                                      5.845        0.000                       0                     1  
eth_rx_clk                             2.734        0.000                      0                  428        0.011        0.000                      0                  428        2.000        0.000                       0                   152  
  main_ethphy_pll_clk_tx                                                                                                                                                           5.845        0.000                       0                     2  
  main_ethphy_pll_clk_tx90                                                                                                                                                         5.845        0.000                       0                     3  
  main_ethphy_pll_fb                                                                                                                                                               6.751        0.000                       0                     2  
eth_tx_clk                            -0.037       -0.037                      1                  226        0.011        0.000                      0                  226        3.500        0.000                       0                   102  
pix5x_clk                                                                                                                                                                          1.026        0.000                       0                     8  
pix_clk                                6.699        0.000                      0                  883        0.011        0.000                      0                  883        5.484        0.000                       0                   456  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                       main_soclinux_clkout0        2.727        0.000                      0                    1                                                                        
                       main_soclinux_clkout3        2.638        0.000                      0                    1                                                                        
                       eth_rx_clk                   2.082        0.000                      0                    1                                                                        
                       eth_tx_clk                   1.945        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                MMCME2_ADV_1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                MMCME2_ADV_1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                MMCME2_ADV_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  builder_mmcm_fb
  To Clock:  builder_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         builder_mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751                MMCME2_ADV_1/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000               MMCME2_ADV_1/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout0
  To Clock:  main_soclinux_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.611ns,  Total Violation        0.000ns
Hold  :           45  Failing Endpoints,  Worst Slack       -0.173ns,  Total Violation       -7.781ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 VexRiscv/_zz_126__reg[25]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MMCME2_ADV/DEN
                            (rising edge-triggered cell MMCME2_ADV clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        6.887ns  (logic 1.495ns (21.708%)  route 5.392ns (78.292%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.432ns = ( 13.432 - 10.000 ) 
    Source Clock Delay      (SCD):    3.843ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.059    clk100_IBUF
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.147 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, unplaced)         0.800     2.947    main_soclinux_clkout0
                         BUFG (Prop_bufg_I_O)         0.096     3.043 r  BUFG/O
                         net (fo=5607, unplaced)      0.800     3.843    VexRiscv/stageA_request_size_reg[1]
                         FDRE                                         r  VexRiscv/_zz_126__reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     4.299 r  VexRiscv/_zz_126__reg[25]/Q
                         net (fo=1, unplaced)         0.741     5.040    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_0[21]
                         LUT3 (Prop_lut3_I0_O)        0.295     5.335 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_10/O
                         net (fo=3, unplaced)         0.920     6.255    VexRiscv/IBusCachedPlugin_cache/main_soclinux_tag_port_dat_w[9]
                         LUT6 (Prop_lut6_I0_O)        0.124     6.379 r  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_slave_sel_r[5]_i_3/O
                         net (fo=4, unplaced)         0.473     6.852    VexRiscv/IBusCachedPlugin_cache/builder_soclinux_slave_sel_r[5]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.976 f  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_slave_sel_r[2]_i_1/O
                         net (fo=15, unplaced)        0.502     7.478    VexRiscv/IBusCachedPlugin_cache/_zz_126__reg[19][2]
                         LUT3 (Prop_lut3_I0_O)        0.124     7.602 f  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_interface1_bank_bus_dat_r[7]_i_3/O
                         net (fo=18, unplaced)        0.506     8.108    VexRiscv/IBusCachedPlugin_cache/builder_wb2csr_next_state
                         LUT4 (Prop_lut4_I0_O)        0.124     8.232 f  VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex[2]_i_4/O
                         net (fo=98, unplaced)        0.548     8.780    VexRiscv/IBusCachedPlugin_cache/main_soclinux_interface_adr[3]
                         LUT2 (Prop_lut2_I1_O)        0.124     8.904 r  VexRiscv/IBusCachedPlugin_cache/MMCME2_ADV_i_4/O
                         net (fo=1, unplaced)         0.902     9.806    VexRiscv/IBusCachedPlugin_cache/MMCME2_ADV_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.930 r  VexRiscv/IBusCachedPlugin_cache/MMCME2_ADV_i_1/O
                         net (fo=2, unplaced)         0.800    10.729    DEN0
                         MMCME2_ADV                                   r  MMCME2_ADV/DEN
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.439    11.844    clk100_IBUF
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.927 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, unplaced)         0.760    12.686    main_soclinux_clkout0
                         BUFG (Prop_bufg_I_O)         0.091    12.777 r  BUFG/O
                         net (fo=5607, unplaced)      0.655    13.432    sys_clk
                         MMCME2_ADV                                   r  MMCME2_ADV/DCLK
                         clock pessimism              0.265    13.698    
                         clock uncertainty           -0.067    13.630    
                         MMCME2_ADV (Setup_mmcme2_adv_DCLK_DEN)
                                                     -2.290    11.340    MMCME2_ADV
  -------------------------------------------------------------------
                         required time                         11.340    
                         arrival time                         -10.729    
  -------------------------------------------------------------------
                         slack                                  0.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.173ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2/RST
                            (rising edge-triggered cell OSERDESE2 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.492%)  route 0.337ns (70.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.481ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.357    clk100_IBUF
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.407 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, unplaced)         0.337     0.744    main_soclinux_clkout0
                         BUFG (Prop_bufg_I_O)         0.026     0.770 r  BUFG/O
                         net (fo=5607, unplaced)      0.210     0.980    sys_clk
                         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.121 r  FDPE_1/Q
                         net (fo=2581, unplaced)      0.337     1.458    sys_rst
    OLOGIC_X1Y158        OSERDESE2                                    r  OSERDESE2/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.690    clk100_IBUF
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.743 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, unplaced)         0.355     1.098    main_soclinux_clkout0
                         BUFG (Prop_bufg_I_O)         0.029     1.127 r  BUFG/O
                         net (fo=5607, unplaced)      0.355     1.481    sys_clk
    OLOGIC_X1Y158        OSERDESE2                                    r  OSERDESE2/CLKDIV
                         clock pessimism             -0.357     1.125    
    OLOGIC_X1Y158        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     1.631    OSERDESE2
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                 -0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV_1/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001                MMCME2_ADV/DCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360              MMCME2_ADV_1/CLKOUT0
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501                MMCME2_ADV/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500                MMCME2_ADV/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout1
  To Clock:  main_soclinux_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_clkout1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { MMCME2_ADV_1/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345                BUFG_1/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860              MMCME2_ADV_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout2
  To Clock:  main_soclinux_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_clkout2
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { MMCME2_ADV_1/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345                BUFG_2/I
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.500       210.860              MMCME2_ADV_1/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout3
  To Clock:  main_soclinux_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        2.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.571ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.751ns (37.160%)  route 1.270ns (62.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 8.216 - 5.000 ) 
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.059    clk100_IBUF
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.147 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, unplaced)         0.800     2.947    main_soclinux_clkout3
                         BUFG (Prop_bufg_I_O)         0.096     3.043 r  BUFG_3/O
                         net (fo=8, unplaced)         0.584     3.627    clk200_clk
                         FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.456     4.083 r  main_soclinux_reset_counter_reg[0]/Q
                         net (fo=6, unplaced)         0.773     4.856    main_soclinux_reset_counter[0]
                         LUT4 (Prop_lut4_I1_O)        0.295     5.151 r  main_soclinux_reset_counter[3]_i_1/O
                         net (fo=4, unplaced)         0.497     5.648    main_soclinux_reset_counter[3]_i_1_n_0
                         FDSE                                         r  main_soclinux_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     6.844    clk100_IBUF
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     6.927 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, unplaced)         0.760     7.686    main_soclinux_clkout3
                         BUFG (Prop_bufg_I_O)         0.091     7.777 r  BUFG_3/O
                         net (fo=8, unplaced)         0.439     8.216    clk200_clk
                         FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
                         clock pessimism              0.265     8.482    
                         clock uncertainty           -0.061     8.420    
                         FDSE (Setup_fdse_C_CE)      -0.202     8.218    main_soclinux_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.218    
                         arrival time                          -5.648    
  -------------------------------------------------------------------
                         slack                                  2.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 main_soclinux_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.239ns (62.860%)  route 0.141ns (37.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.357    clk100_IBUF
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.407 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, unplaced)         0.337     0.744    main_soclinux_clkout3
                         BUFG (Prop_bufg_I_O)         0.026     0.770 r  BUFG_3/O
                         net (fo=8, unplaced)         0.114     0.884    clk200_clk
                         FDSE                                         r  main_soclinux_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     1.025 r  main_soclinux_reset_counter_reg[2]/Q
                         net (fo=4, unplaced)         0.141     1.166    main_soclinux_reset_counter[2]
                         LUT3 (Prop_lut3_I2_O)        0.098     1.264 r  main_soclinux_reset_counter[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.264    main_soclinux_reset_counter[2]_i_1_n_0
                         FDSE                                         r  main_soclinux_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.690    clk100_IBUF
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.743 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, unplaced)         0.355     1.098    main_soclinux_clkout3
                         BUFG (Prop_bufg_I_O)         0.029     1.127 r  BUFG_3/O
                         net (fo=8, unplaced)         0.259     1.386    clk200_clk
                         FDSE                                         r  main_soclinux_reset_counter_reg[2]/C
                         clock pessimism             -0.357     1.029    
                         FDSE (Hold_fdse_C_D)         0.091     1.120    main_soclinux_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_clkout3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV_1/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775                IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264                IDELAYCTRL/REFCLK
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000                FDPE_6/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000                FDPE_6/C



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout4
  To Clock:  main_soclinux_clkout4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_clkout4
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV_1/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845                BUFG_4/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                MMCME2_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                MMCME2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  s7hdmioutclocking_mmcm_clk0
  To Clock:  s7hdmioutclocking_mmcm_clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s7hdmioutclocking_mmcm_clk0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511                BUFG_8/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693              MMCME2_ADV/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  s7hdmioutclocking_mmcm_clk1
  To Clock:  s7hdmioutclocking_mmcm_clk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.822ns,  Total Violation       -0.822ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s7hdmioutclocking_mmcm_clk1
Waveform(ns):       { 0.000 0.667 }
Period(ns):         1.333
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.333       -0.822               BUFG_9/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.333       212.027              MMCME2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  s7hdmioutclocking_mmcm_fb
  To Clock:  s7hdmioutclocking_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s7hdmioutclocking_mmcm_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751               MMCME2_ADV/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000               MMCME2_ADV/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845                BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.734ns  (required time - arrival time)
  Source:                 main_ethphy_source_payload_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.115ns  (logic 1.371ns (26.804%)  route 3.744ns (73.196%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.655ns = ( 8.655 - 8.000 ) 
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, unplaced)       0.800     0.800    eth_rx_clk
                         FDRE                                         r  main_ethphy_source_payload_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     1.256 r  main_ethphy_source_payload_data_reg[0]/Q
                         net (fo=13, unplaced)        0.791     2.047    main_ethphy_source_payload_data_reg_n_0_[0]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.342 r  main_ethmac_crc32_checker_crc_reg[14]_i_2/O
                         net (fo=1, unplaced)         0.902     3.244    main_ethmac_crc32_checker_crc_reg[14]_i_2_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     3.368 f  main_ethmac_crc32_checker_crc_reg[14]_i_1/O
                         net (fo=2, unplaced)         0.676     4.044    main_ethmac_crc32_checker_crc_next_reg[14]
                         LUT6 (Prop_lut6_I3_O)        0.124     4.168 f  main_ethmac_rx_converter_converter_source_payload_data[39]_i_10/O
                         net (fo=1, unplaced)         0.449     4.617    main_ethmac_rx_converter_converter_source_payload_data[39]_i_10_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     4.741 r  main_ethmac_rx_converter_converter_source_payload_data[39]_i_5/O
                         net (fo=1, unplaced)         0.449     5.190    main_ethmac_rx_converter_converter_source_payload_data[39]_i_5_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     5.314 r  main_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, unplaced)         0.477     5.791    main_ethmac_crc32_checker_source_source_payload_error
                         LUT6 (Prop_lut6_I4_O)        0.124     5.915 r  main_ethmac_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, unplaced)         0.000     5.915    main_ethmac_ps_crc_error_toggle_i_i_1_n_0
                         FDRE                                         r  main_ethmac_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
                         BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, unplaced)       0.655     8.655    eth_rx_clk
                         FDRE                                         r  main_ethmac_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.000     8.655    
                         clock uncertainty           -0.035     8.619    
                         FDRE (Setup_fdre_C_D)        0.029     8.648    main_ethmac_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -5.915    
  -------------------------------------------------------------------
                         slack                                  2.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl7_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.141ns (62.465%)  route 0.085ns (37.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.355ns
    Source Clock Delay      (SCD):    0.210ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, unplaced)       0.210     0.210    eth_rx_clk
                         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.351 r  builder_xilinxmultiregimpl7_regs0_reg[0]/Q
                         net (fo=1, unplaced)         0.085     0.436    builder_xilinxmultiregimpl7_regs0[0]
                         FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, unplaced)       0.355     0.355    eth_rx_clk
                         FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[0]/C
                         clock pessimism              0.000     0.355    
                         FDRE (Hold_fdre_C_D)         0.070     0.425    builder_xilinxmultiregimpl7_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424                storage_12_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633               PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000                PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000                PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  main_ethphy_pll_clk_tx
  To Clock:  main_ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845                BUFG_6/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000              PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  main_ethphy_pll_clk_tx90
  To Clock:  main_ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845                BUFG_7/I
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000              PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_ethphy_pll_fb
  To Clock:  main_ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751                PLLE2_BASE/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633               PLLE2_BASE/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -0.037ns,  Total Violation       -0.037ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.037ns  (required time - arrival time)
  Source:                 builder_xilinxmultiregimpl4_regs1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.257ns  (logic 1.731ns (23.854%)  route 5.526ns (76.146%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.655ns = ( 8.655 - 8.000 ) 
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, unplaced)       0.800     0.800    eth_tx_clk
                         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     1.256 r  builder_xilinxmultiregimpl4_regs1_reg[3]/Q
                         net (fo=1, unplaced)         0.965     2.221    builder_xilinxmultiregimpl4_regs1[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.516 f  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_5/O
                         net (fo=1, unplaced)         0.449     2.965    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_5_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     3.089 r  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=2, unplaced)         0.460     3.549    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3_n_0
                         LUT3 (Prop_lut3_I1_O)        0.124     3.673 f  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2/O
                         net (fo=3, unplaced)         0.467     4.140    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2_n_0
                         LUT3 (Prop_lut3_I1_O)        0.124     4.264 f  ODDR_1_i_2/O
                         net (fo=4, unplaced)         0.473     4.737    ODDR_1_i_2_n_0
                         LUT4 (Prop_lut4_I0_O)        0.118     4.855 f  main_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, unplaced)         0.477     5.332    main_ethmac_crc32_inserter_cnt[1]_i_2_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.456 f  main_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, unplaced)         0.473     5.929    main_ethmac_tx_converter_converter_mux[1]_i_2_n_0
                         LUT3 (Prop_lut3_I2_O)        0.118     6.047 f  storage_11_reg_i_47/O
                         net (fo=11, unplaced)        0.495     6.542    storage_11_reg_i_47_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.666 r  storage_11_reg_i_46/O
                         net (fo=3, unplaced)         0.467     7.133    storage_11_reg_i_46_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124     7.257 r  storage_11_reg_i_2/O
                         net (fo=2, unplaced)         0.800     8.056    main_ethmac_tx_cdc_graycounter1_q_next_binary[5]
                         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
                         BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, unplaced)       0.655     8.655    eth_tx_clk
                         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.000     8.655    
                         clock uncertainty           -0.069     8.586    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     8.020    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.020    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                 -0.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.141ns (62.465%)  route 0.085ns (37.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.355ns
    Source Clock Delay      (SCD):    0.210ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, unplaced)       0.210     0.210    eth_tx_clk
                         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.351 r  builder_xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, unplaced)         0.085     0.436    builder_xilinxmultiregimpl4_regs0[0]
                         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, unplaced)       0.355     0.355    eth_tx_clk
                         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism              0.000     0.355    
                         FDRE (Hold_fdre_C_D)         0.070     0.425    builder_xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424                storage_11_reg/CLKARDCLK
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500                FDPE_10/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500                FDPE_10/C



---------------------------------------------------------------------------------------------------
From Clock:  pix5x_clk
  To Clock:  pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix5x_clk
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.693
Sources:            { BUFG_9/O }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y148  OSERDESE2_45/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pix_clk
  To Clock:  pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.699ns  (required time - arrival time)
  Source:                 memadr_14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            timinggenerator_hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.681ns (27.431%)  route 4.447ns (72.569%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.655ns = ( 14.123 - 13.468 ) 
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, unplaced)       0.800     0.800    pix_clk
                         FDRE                                         r  memadr_14_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     1.256 r  memadr_14_reg[0]/Q
                         net (fo=162, unplaced)       1.077     2.333    storage_18_reg_0_1_36_41/ADDRA0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.321     2.654 r  storage_18_reg_0_1_36_41/RAMA/O
                         net (fo=1, unplaced)         1.111     3.765    timinggenerator_sink_payload_hscan[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.889 r  timinggenerator_vcounter[0]_i_14/O
                         net (fo=1, unplaced)         0.000     3.889    timinggenerator_vcounter[0]_i_14_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.421 r  timinggenerator_vcounter_reg[0]_i_5/CO[3]
                         net (fo=3, unplaced)         0.936     5.357    timinggenerator_hcounter0
                         LUT2 (Prop_lut2_I1_O)        0.124     5.481 r  timinggenerator_vcounter[0]_i_2/O
                         net (fo=13, unplaced)        0.499     5.980    timinggenerator_hcounter
                         LUT6 (Prop_lut6_I4_O)        0.124     6.104 r  timinggenerator_hcounter[0]_i_1/O
                         net (fo=12, unplaced)        0.824     6.928    timinggenerator_hcounter[0]_i_1_n_0
                         FDRE                                         r  timinggenerator_hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
                         BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=456, unplaced)       0.655    14.123    pix_clk
                         FDRE                                         r  timinggenerator_hcounter_reg[0]/C
                         clock pessimism              0.000    14.123    
                         clock uncertainty           -0.063    14.060    
                         FDRE (Setup_fdre_C_R)       -0.433    13.627    timinggenerator_hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.627    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                  6.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl10_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            builder_xilinxmultiregimpl10_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.141ns (62.465%)  route 0.085ns (37.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.355ns
    Source Clock Delay      (SCD):    0.210ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, unplaced)       0.210     0.210    pix_clk
                         FDRE                                         r  builder_xilinxmultiregimpl10_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.351 r  builder_xilinxmultiregimpl10_regs0_reg[0]/Q
                         net (fo=1, unplaced)         0.085     0.436    builder_xilinxmultiregimpl10_regs0[0]
                         FDRE                                         r  builder_xilinxmultiregimpl10_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, unplaced)       0.355     0.355    pix_clk
                         FDRE                                         r  builder_xilinxmultiregimpl10_regs1_reg[0]/C
                         clock pessimism              0.000     0.355    
                         FDRE (Hold_fdre_C_D)         0.070     0.425    builder_xilinxmultiregimpl10_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix_clk
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { BUFG_8/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524               storage_19_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.734       5.484                storage_17_reg_0_3_0_3/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.734       5.484                storage_17_reg_0_3_0_3/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_soclinux_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.727ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.089ns  (logic 0.000ns (0.000%)  route 0.089ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, unplaced)         0.089     0.089    builder_xilinxasyncresetsynchronizerimpl0_rst_meta
                         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     2.357    clk100_IBUF
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.407 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, unplaced)         0.337     2.744    main_soclinux_clkout0
                         BUFG (Prop_bufg_I_O)         0.026     2.770 r  BUFG/O
                         net (fo=5607, unplaced)      0.210     2.980    sys_clk
                         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.980    
                         clock uncertainty           -0.150     2.830    
                         FDPE (Setup_fdpe_C_D)       -0.014     2.816    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.816    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  2.727    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_soclinux_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        2.638ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.089ns  (logic 0.000ns (0.000%)  route 0.089ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, unplaced)         0.089     0.089    builder_xilinxasyncresetsynchronizerimpl3_rst_meta
                         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     2.357    clk100_IBUF
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.407 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, unplaced)         0.337     2.744    main_soclinux_clkout3
                         BUFG (Prop_bufg_I_O)         0.026     2.770 r  BUFG_3/O
                         net (fo=8, unplaced)         0.114     2.884    clk200_clk
                         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     2.884    
                         clock uncertainty           -0.143     2.741    
                         FDPE (Setup_fdpe_C_D)       -0.014     2.727    FDPE_7
  -------------------------------------------------------------------
                         required time                          2.727    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  2.638    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.082ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 FDPE_12/Q
                            (internal pin)
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.089ns  (logic 0.000ns (0.000%)  route 0.089ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDPE                         0.000     0.000 r  FDPE_12/Q
                         net (fo=1, unplaced)         0.089     0.089    builder_xilinxasyncresetsynchronizerimpl6_rst_meta
                         FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
                         BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, unplaced)       0.210     2.210    eth_rx_clk
                         FDPE                                         r  FDPE_13/C
                         clock pessimism              0.000     2.210    
                         clock uncertainty           -0.025     2.185    
                         FDPE (Setup_fdpe_C_D)       -0.014     2.171    FDPE_13
  -------------------------------------------------------------------
                         required time                          2.171    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  2.082    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.945ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.089ns  (logic 0.000ns (0.000%)  route 0.089ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, unplaced)         0.089     0.089    builder_xilinxasyncresetsynchronizerimpl5_rst_meta
                         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
                         BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=102, unplaced)       0.210     2.210    eth_tx_clk
                         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.210    
                         clock uncertainty           -0.161     2.049    
                         FDPE (Setup_fdpe_C_D)       -0.014     2.035    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.035    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  1.945    





