;redcode
;assert 1
	SPL 0, <-25
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -7, <-420
	CMP -7, <-420
	JMP 12, #28
	JMP 87, #28
	SUB #22, @0
	SUB #260, 60
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	JMP 12, #28
	JMZ -1, @-20
	DJN 8, #410
	SUB #22, @0
	CMP #22, @0
	SUB 12, <10
	SUB @220, -3
	MOV @17, <5
	SUB #13, 0
	SUB 0, -25
	SUB 0, @-42
	CMP 0, -25
	ADD 700, <20
	SUB 12, <10
	SUB @0, 10
	SUB 12, <10
	ADD 210, 30
	SUB 12, <10
	SUB -7, <-420
	SUB 12, <10
	SUB <0, @2
	SLT 0, @42
	SUB 12, <10
	SUB 12, <10
	SLT 0, @-42
	SUB 12, <10
	CMP 0, -25
	SUB 121, 280
	SUB 12, <10
	SUB 12, <10
	SUB 12, <10
	CMP -7, <-420
	SPL 0, <-25
	ADD 270, 1
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
