
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pic_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401628 <.init>:
  401628:	stp	x29, x30, [sp, #-16]!
  40162c:	mov	x29, sp
  401630:	bl	401c58 <sqrt@plt+0x238>
  401634:	ldp	x29, x30, [sp], #16
  401638:	ret

Disassembly of section .plt:

0000000000401640 <_Znam@plt-0x20>:
  401640:	stp	x16, x30, [sp, #-16]!
  401644:	adrp	x16, 437000 <_ZdlPvm@@Base+0x1a4dc>
  401648:	ldr	x17, [x16, #4088]
  40164c:	add	x16, x16, #0xff8
  401650:	br	x17
  401654:	nop
  401658:	nop
  40165c:	nop

0000000000401660 <_Znam@plt>:
  401660:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401664:	ldr	x17, [x16]
  401668:	add	x16, x16, #0x0
  40166c:	br	x17

0000000000401670 <fputs@plt>:
  401670:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401674:	ldr	x17, [x16, #8]
  401678:	add	x16, x16, #0x8
  40167c:	br	x17

0000000000401680 <memcpy@plt>:
  401680:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401684:	ldr	x17, [x16, #16]
  401688:	add	x16, x16, #0x10
  40168c:	br	x17

0000000000401690 <hypot@plt>:
  401690:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401694:	ldr	x17, [x16, #24]
  401698:	add	x16, x16, #0x18
  40169c:	br	x17

00000000004016a0 <cos@plt>:
  4016a0:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  4016a4:	ldr	x17, [x16, #32]
  4016a8:	add	x16, x16, #0x20
  4016ac:	br	x17

00000000004016b0 <puts@plt>:
  4016b0:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  4016b4:	ldr	x17, [x16, #40]
  4016b8:	add	x16, x16, #0x28
  4016bc:	br	x17

00000000004016c0 <ungetc@plt>:
  4016c0:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  4016c4:	ldr	x17, [x16, #48]
  4016c8:	add	x16, x16, #0x30
  4016cc:	br	x17

00000000004016d0 <strlen@plt>:
  4016d0:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  4016d4:	ldr	x17, [x16, #56]
  4016d8:	add	x16, x16, #0x38
  4016dc:	br	x17

00000000004016e0 <fprintf@plt>:
  4016e0:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  4016e4:	ldr	x17, [x16, #64]
  4016e8:	add	x16, x16, #0x40
  4016ec:	br	x17

00000000004016f0 <putc@plt>:
  4016f0:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  4016f4:	ldr	x17, [x16, #72]
  4016f8:	add	x16, x16, #0x48
  4016fc:	br	x17

0000000000401700 <fclose@plt>:
  401700:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401704:	ldr	x17, [x16, #80]
  401708:	add	x16, x16, #0x50
  40170c:	br	x17

0000000000401710 <memcmp@plt>:
  401710:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401714:	ldr	x17, [x16, #88]
  401718:	add	x16, x16, #0x58
  40171c:	br	x17

0000000000401720 <strtol@plt>:
  401720:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401724:	ldr	x17, [x16, #96]
  401728:	add	x16, x16, #0x60
  40172c:	br	x17

0000000000401730 <free@plt>:
  401730:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401734:	ldr	x17, [x16, #104]
  401738:	add	x16, x16, #0x68
  40173c:	br	x17

0000000000401740 <rand@plt>:
  401740:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401744:	ldr	x17, [x16, #112]
  401748:	add	x16, x16, #0x70
  40174c:	br	x17

0000000000401750 <memset@plt>:
  401750:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401754:	ldr	x17, [x16, #120]
  401758:	add	x16, x16, #0x78
  40175c:	br	x17

0000000000401760 <acos@plt>:
  401760:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401764:	ldr	x17, [x16, #128]
  401768:	add	x16, x16, #0x80
  40176c:	br	x17

0000000000401770 <strchr@plt>:
  401770:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401774:	ldr	x17, [x16, #136]
  401778:	add	x16, x16, #0x88
  40177c:	br	x17

0000000000401780 <fmod@plt>:
  401780:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401784:	ldr	x17, [x16, #144]
  401788:	add	x16, x16, #0x90
  40178c:	br	x17

0000000000401790 <srand@plt>:
  401790:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401794:	ldr	x17, [x16, #152]
  401798:	add	x16, x16, #0x98
  40179c:	br	x17

00000000004017a0 <_exit@plt>:
  4017a0:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  4017a4:	ldr	x17, [x16, #160]
  4017a8:	add	x16, x16, #0xa0
  4017ac:	br	x17

00000000004017b0 <__cxa_guard_release@plt>:
  4017b0:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  4017b4:	ldr	x17, [x16, #168]
  4017b8:	add	x16, x16, #0xa8
  4017bc:	br	x17

00000000004017c0 <strerror@plt>:
  4017c0:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  4017c4:	ldr	x17, [x16, #176]
  4017c8:	add	x16, x16, #0xb0
  4017cc:	br	x17

00000000004017d0 <strcpy@plt>:
  4017d0:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  4017d4:	ldr	x17, [x16, #184]
  4017d8:	add	x16, x16, #0xb8
  4017dc:	br	x17

00000000004017e0 <sprintf@plt>:
  4017e0:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  4017e4:	ldr	x17, [x16, #192]
  4017e8:	add	x16, x16, #0xc0
  4017ec:	br	x17

00000000004017f0 <log10@plt>:
  4017f0:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  4017f4:	ldr	x17, [x16, #200]
  4017f8:	add	x16, x16, #0xc8
  4017fc:	br	x17

0000000000401800 <atan2@plt>:
  401800:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401804:	ldr	x17, [x16, #208]
  401808:	add	x16, x16, #0xd0
  40180c:	br	x17

0000000000401810 <__libc_start_main@plt>:
  401810:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401814:	ldr	x17, [x16, #216]
  401818:	add	x16, x16, #0xd8
  40181c:	br	x17

0000000000401820 <memchr@plt>:
  401820:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401824:	ldr	x17, [x16, #224]
  401828:	add	x16, x16, #0xe0
  40182c:	br	x17

0000000000401830 <setlocale@plt>:
  401830:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401834:	ldr	x17, [x16, #232]
  401838:	add	x16, x16, #0xe8
  40183c:	br	x17

0000000000401840 <getc@plt>:
  401840:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401844:	ldr	x17, [x16, #240]
  401848:	add	x16, x16, #0xf0
  40184c:	br	x17

0000000000401850 <strncmp@plt>:
  401850:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401854:	ldr	x17, [x16, #248]
  401858:	add	x16, x16, #0xf8
  40185c:	br	x17

0000000000401860 <fputc@plt>:
  401860:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401864:	ldr	x17, [x16, #256]
  401868:	add	x16, x16, #0x100
  40186c:	br	x17

0000000000401870 <__ctype_b_loc@plt>:
  401870:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401874:	ldr	x17, [x16, #264]
  401878:	add	x16, x16, #0x108
  40187c:	br	x17

0000000000401880 <__isoc99_sscanf@plt>:
  401880:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401884:	ldr	x17, [x16, #272]
  401888:	add	x16, x16, #0x110
  40188c:	br	x17

0000000000401890 <__cxa_atexit@plt>:
  401890:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401894:	ldr	x17, [x16, #280]
  401898:	add	x16, x16, #0x118
  40189c:	br	x17

00000000004018a0 <snprintf@plt>:
  4018a0:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  4018a4:	ldr	x17, [x16, #288]
  4018a8:	add	x16, x16, #0x120
  4018ac:	br	x17

00000000004018b0 <fflush@plt>:
  4018b0:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  4018b4:	ldr	x17, [x16, #296]
  4018b8:	add	x16, x16, #0x128
  4018bc:	br	x17

00000000004018c0 <_ZdaPv@plt>:
  4018c0:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  4018c4:	ldr	x17, [x16, #304]
  4018c8:	add	x16, x16, #0x130
  4018cc:	br	x17

00000000004018d0 <__errno_location@plt>:
  4018d0:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  4018d4:	ldr	x17, [x16, #312]
  4018d8:	add	x16, x16, #0x138
  4018dc:	br	x17

00000000004018e0 <system@plt>:
  4018e0:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  4018e4:	ldr	x17, [x16, #320]
  4018e8:	add	x16, x16, #0x140
  4018ec:	br	x17

00000000004018f0 <sin@plt>:
  4018f0:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  4018f4:	ldr	x17, [x16, #328]
  4018f8:	add	x16, x16, #0x148
  4018fc:	br	x17

0000000000401900 <fopen@plt>:
  401900:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401904:	ldr	x17, [x16, #336]
  401908:	add	x16, x16, #0x150
  40190c:	br	x17

0000000000401910 <strcmp@plt>:
  401910:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401914:	ldr	x17, [x16, #344]
  401918:	add	x16, x16, #0x158
  40191c:	br	x17

0000000000401920 <write@plt>:
  401920:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401924:	ldr	x17, [x16, #352]
  401928:	add	x16, x16, #0x160
  40192c:	br	x17

0000000000401930 <malloc@plt>:
  401930:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401934:	ldr	x17, [x16, #360]
  401938:	add	x16, x16, #0x168
  40193c:	br	x17

0000000000401940 <abort@plt>:
  401940:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401944:	ldr	x17, [x16, #368]
  401948:	add	x16, x16, #0x170
  40194c:	br	x17

0000000000401950 <getenv@plt>:
  401950:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401954:	ldr	x17, [x16, #376]
  401958:	add	x16, x16, #0x178
  40195c:	br	x17

0000000000401960 <__gxx_personality_v0@plt>:
  401960:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401964:	ldr	x17, [x16, #384]
  401968:	add	x16, x16, #0x180
  40196c:	br	x17

0000000000401970 <exit@plt>:
  401970:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401974:	ldr	x17, [x16, #392]
  401978:	add	x16, x16, #0x188
  40197c:	br	x17

0000000000401980 <pow@plt>:
  401980:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401984:	ldr	x17, [x16, #400]
  401988:	add	x16, x16, #0x190
  40198c:	br	x17

0000000000401990 <fwrite@plt>:
  401990:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401994:	ldr	x17, [x16, #408]
  401998:	add	x16, x16, #0x198
  40199c:	br	x17

00000000004019a0 <_Unwind_Resume@plt>:
  4019a0:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  4019a4:	ldr	x17, [x16, #416]
  4019a8:	add	x16, x16, #0x1a0
  4019ac:	br	x17

00000000004019b0 <__cxa_guard_acquire@plt>:
  4019b0:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  4019b4:	ldr	x17, [x16, #424]
  4019b8:	add	x16, x16, #0x1a8
  4019bc:	br	x17

00000000004019c0 <ferror@plt>:
  4019c0:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  4019c4:	ldr	x17, [x16, #432]
  4019c8:	add	x16, x16, #0x1b0
  4019cc:	br	x17

00000000004019d0 <__gmon_start__@plt>:
  4019d0:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  4019d4:	ldr	x17, [x16, #440]
  4019d8:	add	x16, x16, #0x1b8
  4019dc:	br	x17

00000000004019e0 <__cxa_pure_virtual@plt>:
  4019e0:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16, #448]
  4019e8:	add	x16, x16, #0x1c0
  4019ec:	br	x17

00000000004019f0 <setbuf@plt>:
  4019f0:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  4019f4:	ldr	x17, [x16, #456]
  4019f8:	add	x16, x16, #0x1c8
  4019fc:	br	x17

0000000000401a00 <strcat@plt>:
  401a00:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16, #464]
  401a08:	add	x16, x16, #0x1d0
  401a0c:	br	x17

0000000000401a10 <printf@plt>:
  401a10:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401a14:	ldr	x17, [x16, #472]
  401a18:	add	x16, x16, #0x1d8
  401a1c:	br	x17

0000000000401a20 <sqrt@plt>:
  401a20:	adrp	x16, 438000 <_Znam@GLIBCXX_3.4>
  401a24:	ldr	x17, [x16, #480]
  401a28:	add	x16, x16, #0x1e0
  401a2c:	br	x17

Disassembly of section .text:

0000000000401a30 <_Znwm@@Base-0x1b044>:
  401a30:	stp	x29, x30, [sp, #-32]!
  401a34:	str	x19, [sp, #16]
  401a38:	mov	x29, sp
  401a3c:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  401a40:	add	x0, x0, #0x980
  401a44:	bl	41b208 <sqrt@plt+0x197e8>
  401a48:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  401a4c:	add	x0, x0, #0x990
  401a50:	bl	40fbf0 <sqrt@plt+0xe1d0>
  401a54:	adrp	x19, 438000 <_Znam@GLIBCXX_3.4>
  401a58:	add	x19, x19, #0x9a0
  401a5c:	mov	w8, #0x11                  	// #17
  401a60:	mov	w0, #0x110                 	// #272
  401a64:	str	w8, [x19, #8]
  401a68:	bl	401660 <_Znam@plt>
  401a6c:	movi	v0.2d, #0x0
  401a70:	str	x0, [x19]
  401a74:	stp	q0, q0, [x0]
  401a78:	stp	q0, q0, [x0, #32]
  401a7c:	stp	q0, q0, [x0, #64]
  401a80:	stp	q0, q0, [x0, #96]
  401a84:	stp	q0, q0, [x0, #128]
  401a88:	stp	q0, q0, [x0, #160]
  401a8c:	stp	q0, q0, [x0, #192]
  401a90:	stp	q0, q0, [x0, #224]
  401a94:	str	q0, [x0, #256]
  401a98:	adrp	x0, 401000 <_Znam@plt-0x660>
  401a9c:	adrp	x2, 438000 <_Znam@GLIBCXX_3.4>
  401aa0:	add	x0, x0, #0xd78
  401aa4:	add	x2, x2, #0x1f0
  401aa8:	mov	x1, x19
  401aac:	str	wzr, [x19, #12]
  401ab0:	bl	401890 <__cxa_atexit@plt>
  401ab4:	ldr	x19, [sp, #16]
  401ab8:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  401abc:	add	x0, x0, #0x9b8
  401ac0:	ldp	x29, x30, [sp], #32
  401ac4:	b	4102cc <sqrt@plt+0xe8ac>
  401ac8:	stp	x29, x30, [sp, #-48]!
  401acc:	str	x21, [sp, #16]
  401ad0:	stp	x20, x19, [sp, #32]
  401ad4:	mov	x29, sp
  401ad8:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  401adc:	add	x0, x0, #0xdf0
  401ae0:	bl	41b208 <sqrt@plt+0x197e8>
  401ae4:	adrp	x19, 438000 <_Znam@GLIBCXX_3.4>
  401ae8:	add	x19, x19, #0xdf8
  401aec:	mov	w8, #0x11                  	// #17
  401af0:	mov	w0, #0x110                 	// #272
  401af4:	str	w8, [x19, #8]
  401af8:	bl	401660 <_Znam@plt>
  401afc:	movi	v0.2d, #0x0
  401b00:	adrp	x20, 438000 <_Znam@GLIBCXX_3.4>
  401b04:	str	x0, [x19]
  401b08:	stp	q0, q0, [x0]
  401b0c:	stp	q0, q0, [x0, #32]
  401b10:	stp	q0, q0, [x0, #64]
  401b14:	stp	q0, q0, [x0, #96]
  401b18:	stp	q0, q0, [x0, #128]
  401b1c:	stp	q0, q0, [x0, #160]
  401b20:	stp	q0, q0, [x0, #192]
  401b24:	stp	q0, q0, [x0, #224]
  401b28:	str	q0, [x0, #256]
  401b2c:	adrp	x0, 405000 <sqrt@plt+0x35e0>
  401b30:	add	x20, x20, #0x1f0
  401b34:	add	x0, x0, #0xbb4
  401b38:	mov	x1, x19
  401b3c:	mov	x2, x20
  401b40:	str	wzr, [x19, #12]
  401b44:	bl	401890 <__cxa_atexit@plt>
  401b48:	adrp	x19, 438000 <_Znam@GLIBCXX_3.4>
  401b4c:	add	x19, x19, #0xe18
  401b50:	mov	x0, x19
  401b54:	bl	41cc24 <_ZdlPvm@@Base+0x100>
  401b58:	adrp	x21, 41c000 <sqrt@plt+0x1a5e0>
  401b5c:	add	x21, x21, #0xdc4
  401b60:	mov	x0, x21
  401b64:	mov	x1, x19
  401b68:	mov	x2, x20
  401b6c:	bl	401890 <__cxa_atexit@plt>
  401b70:	adrp	x19, 438000 <_Znam@GLIBCXX_3.4>
  401b74:	add	x19, x19, #0xe28
  401b78:	mov	x0, x19
  401b7c:	bl	41cc24 <_ZdlPvm@@Base+0x100>
  401b80:	mov	x0, x21
  401b84:	mov	x1, x19
  401b88:	mov	x2, x20
  401b8c:	bl	401890 <__cxa_atexit@plt>
  401b90:	adrp	x19, 438000 <_Znam@GLIBCXX_3.4>
  401b94:	add	x19, x19, #0xe48
  401b98:	mov	x0, x19
  401b9c:	bl	41cc24 <_ZdlPvm@@Base+0x100>
  401ba0:	mov	x0, x21
  401ba4:	mov	x1, x19
  401ba8:	mov	x2, x20
  401bac:	ldp	x20, x19, [sp, #32]
  401bb0:	ldr	x21, [sp, #16]
  401bb4:	ldp	x29, x30, [sp], #48
  401bb8:	b	401890 <__cxa_atexit@plt>
  401bbc:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  401bc0:	add	x0, x0, #0xe58
  401bc4:	b	41b208 <sqrt@plt+0x197e8>
  401bc8:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1690>
  401bcc:	add	x0, x0, #0xe88
  401bd0:	b	41b208 <sqrt@plt+0x197e8>
  401bd4:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1690>
  401bd8:	add	x0, x0, #0xf08
  401bdc:	b	41b208 <sqrt@plt+0x197e8>
  401be0:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1690>
  401be4:	add	x0, x0, #0xf09
  401be8:	b	41b208 <sqrt@plt+0x197e8>
  401bec:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x1690>
  401bf0:	add	x0, x0, #0xf0a
  401bf4:	b	41b208 <sqrt@plt+0x197e8>
  401bf8:	b	41b208 <sqrt@plt+0x197e8>
  401bfc:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x2690>
  401c00:	add	x0, x0, #0xa92
  401c04:	b	41b208 <sqrt@plt+0x197e8>
  401c08:	mov	x29, #0x0                   	// #0
  401c0c:	mov	x30, #0x0                   	// #0
  401c10:	mov	x5, x0
  401c14:	ldr	x1, [sp]
  401c18:	add	x2, sp, #0x8
  401c1c:	mov	x6, sp
  401c20:	movz	x0, #0x0, lsl #48
  401c24:	movk	x0, #0x0, lsl #32
  401c28:	movk	x0, #0x40, lsl #16
  401c2c:	movk	x0, #0xf64c
  401c30:	movz	x3, #0x0, lsl #48
  401c34:	movk	x3, #0x0, lsl #32
  401c38:	movk	x3, #0x41, lsl #16
  401c3c:	movk	x3, #0xd988
  401c40:	movz	x4, #0x0, lsl #48
  401c44:	movk	x4, #0x0, lsl #32
  401c48:	movk	x4, #0x41, lsl #16
  401c4c:	movk	x4, #0xda08
  401c50:	bl	401810 <__libc_start_main@plt>
  401c54:	bl	401940 <abort@plt>
  401c58:	adrp	x0, 437000 <_ZdlPvm@@Base+0x1a4dc>
  401c5c:	ldr	x0, [x0, #4064]
  401c60:	cbz	x0, 401c68 <sqrt@plt+0x248>
  401c64:	b	4019d0 <__gmon_start__@plt>
  401c68:	ret
  401c6c:	nop
  401c70:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  401c74:	add	x0, x0, #0x958
  401c78:	adrp	x1, 438000 <_Znam@GLIBCXX_3.4>
  401c7c:	add	x1, x1, #0x958
  401c80:	cmp	x1, x0
  401c84:	b.eq	401c9c <sqrt@plt+0x27c>  // b.none
  401c88:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4dc>
  401c8c:	ldr	x1, [x1, #2600]
  401c90:	cbz	x1, 401c9c <sqrt@plt+0x27c>
  401c94:	mov	x16, x1
  401c98:	br	x16
  401c9c:	ret
  401ca0:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  401ca4:	add	x0, x0, #0x958
  401ca8:	adrp	x1, 438000 <_Znam@GLIBCXX_3.4>
  401cac:	add	x1, x1, #0x958
  401cb0:	sub	x1, x1, x0
  401cb4:	lsr	x2, x1, #63
  401cb8:	add	x1, x2, x1, asr #3
  401cbc:	cmp	xzr, x1, asr #1
  401cc0:	asr	x1, x1, #1
  401cc4:	b.eq	401cdc <sqrt@plt+0x2bc>  // b.none
  401cc8:	adrp	x2, 41d000 <_ZdlPvm@@Base+0x4dc>
  401ccc:	ldr	x2, [x2, #2608]
  401cd0:	cbz	x2, 401cdc <sqrt@plt+0x2bc>
  401cd4:	mov	x16, x2
  401cd8:	br	x16
  401cdc:	ret
  401ce0:	stp	x29, x30, [sp, #-32]!
  401ce4:	mov	x29, sp
  401ce8:	str	x19, [sp, #16]
  401cec:	adrp	x19, 438000 <_Znam@GLIBCXX_3.4>
  401cf0:	ldrb	w0, [x19, #2424]
  401cf4:	cbnz	w0, 401d04 <sqrt@plt+0x2e4>
  401cf8:	bl	401c70 <sqrt@plt+0x250>
  401cfc:	mov	w0, #0x1                   	// #1
  401d00:	strb	w0, [x19, #2424]
  401d04:	ldr	x19, [sp, #16]
  401d08:	ldp	x29, x30, [sp], #32
  401d0c:	ret
  401d10:	b	401ca0 <sqrt@plt+0x280>
  401d14:	stp	xzr, xzr, [x0]
  401d18:	ret
  401d1c:	stp	x29, x30, [sp, #-32]!
  401d20:	str	x19, [sp, #16]
  401d24:	mov	x29, sp
  401d28:	mov	w8, #0x11                  	// #17
  401d2c:	mov	x19, x0
  401d30:	str	w8, [x0, #8]
  401d34:	mov	w0, #0x110                 	// #272
  401d38:	bl	401660 <_Znam@plt>
  401d3c:	movi	v0.2d, #0x0
  401d40:	stp	q0, q0, [x0]
  401d44:	stp	q0, q0, [x0, #32]
  401d48:	stp	q0, q0, [x0, #64]
  401d4c:	stp	q0, q0, [x0, #96]
  401d50:	stp	q0, q0, [x0, #128]
  401d54:	stp	q0, q0, [x0, #160]
  401d58:	stp	q0, q0, [x0, #192]
  401d5c:	stp	q0, q0, [x0, #224]
  401d60:	str	q0, [x0, #256]
  401d64:	str	x0, [x19]
  401d68:	str	wzr, [x19, #12]
  401d6c:	ldr	x19, [sp, #16]
  401d70:	ldp	x29, x30, [sp], #32
  401d74:	ret
  401d78:	stp	x29, x30, [sp, #-48]!
  401d7c:	stp	x20, x19, [sp, #32]
  401d80:	mov	x19, x0
  401d84:	ldr	w8, [x0, #8]
  401d88:	ldr	x0, [x0]
  401d8c:	str	x21, [sp, #16]
  401d90:	mov	x29, sp
  401d94:	cbz	w8, 401dc0 <sqrt@plt+0x3a0>
  401d98:	mov	x20, xzr
  401d9c:	mov	x21, xzr
  401da0:	ldr	x0, [x0, x20]
  401da4:	bl	401730 <free@plt>
  401da8:	ldr	w8, [x19, #8]
  401dac:	ldr	x0, [x19]
  401db0:	add	x21, x21, #0x1
  401db4:	add	x20, x20, #0x10
  401db8:	cmp	x21, x8
  401dbc:	b.cc	401da0 <sqrt@plt+0x380>  // b.lo, b.ul, b.last
  401dc0:	cbz	x0, 401dd4 <sqrt@plt+0x3b4>
  401dc4:	ldp	x20, x19, [sp, #32]
  401dc8:	ldr	x21, [sp, #16]
  401dcc:	ldp	x29, x30, [sp], #48
  401dd0:	b	4018c0 <_ZdaPv@plt>
  401dd4:	ldp	x20, x19, [sp, #32]
  401dd8:	ldr	x21, [sp, #16]
  401ddc:	ldp	x29, x30, [sp], #48
  401de0:	ret
  401de4:	stp	x29, x30, [sp, #-96]!
  401de8:	stp	x28, x27, [sp, #16]
  401dec:	stp	x26, x25, [sp, #32]
  401df0:	stp	x24, x23, [sp, #48]
  401df4:	stp	x22, x21, [sp, #64]
  401df8:	stp	x20, x19, [sp, #80]
  401dfc:	mov	x29, sp
  401e00:	mov	x19, x2
  401e04:	mov	x21, x1
  401e08:	mov	x20, x0
  401e0c:	cbnz	x1, 401e20 <sqrt@plt+0x400>
  401e10:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  401e14:	add	x1, x1, #0x110
  401e18:	mov	w0, #0x2f                  	// #47
  401e1c:	bl	41afa0 <sqrt@plt+0x19580>
  401e20:	mov	x0, x21
  401e24:	bl	41cb30 <_ZdlPvm@@Base+0xc>
  401e28:	ldr	w24, [x20, #8]
  401e2c:	ldr	x22, [x20]
  401e30:	mov	x23, x0
  401e34:	udiv	x8, x0, x24
  401e38:	msub	x27, x8, x24, x0
  401e3c:	lsl	x8, x27, #4
  401e40:	ldr	x25, [x22, x8]
  401e44:	cbz	x25, 401e90 <sqrt@plt+0x470>
  401e48:	mov	x0, x25
  401e4c:	mov	x1, x21
  401e50:	bl	401910 <strcmp@plt>
  401e54:	cbz	w0, 401e84 <sqrt@plt+0x464>
  401e58:	cmp	w27, #0x0
  401e5c:	csel	w8, w24, w27, eq  // eq = none
  401e60:	sub	w27, w8, #0x1
  401e64:	lsl	x8, x27, #4
  401e68:	ldr	x25, [x22, x8]
  401e6c:	cbz	x25, 401e90 <sqrt@plt+0x470>
  401e70:	mov	x0, x25
  401e74:	mov	x1, x21
  401e78:	bl	401910 <strcmp@plt>
  401e7c:	cbnz	w0, 401e58 <sqrt@plt+0x438>
  401e80:	mov	w27, w27
  401e84:	add	x8, x22, x27, lsl #4
  401e88:	str	x19, [x8, #8]
  401e8c:	b	401fe4 <sqrt@plt+0x5c4>
  401e90:	cbz	x19, 401f64 <sqrt@plt+0x544>
  401e94:	ldr	w8, [x20, #12]
  401e98:	cmp	w24, w8, lsl #2
  401e9c:	b.hi	401fb0 <sqrt@plt+0x590>  // b.pmore
  401ea0:	mov	w0, w24
  401ea4:	bl	41cbac <_ZdlPvm@@Base+0x88>
  401ea8:	mov	w28, w0
  401eac:	lsl	x27, x28, #4
  401eb0:	mov	w25, w0
  401eb4:	str	w0, [x20, #8]
  401eb8:	mov	x0, x27
  401ebc:	bl	401660 <_Znam@plt>
  401ec0:	mov	x26, x0
  401ec4:	cbz	w25, 401ed8 <sqrt@plt+0x4b8>
  401ec8:	mov	x0, x26
  401ecc:	mov	w1, wzr
  401ed0:	mov	x2, x27
  401ed4:	bl	401750 <memset@plt>
  401ed8:	str	x26, [x20]
  401edc:	cbz	w24, 401f78 <sqrt@plt+0x558>
  401ee0:	mov	x25, xzr
  401ee4:	b	401ef8 <sqrt@plt+0x4d8>
  401ee8:	bl	401730 <free@plt>
  401eec:	add	x25, x25, #0x1
  401ef0:	cmp	x25, x24
  401ef4:	b.eq	401f6c <sqrt@plt+0x54c>  // b.none
  401ef8:	add	x26, x22, x25, lsl #4
  401efc:	ldr	x0, [x26]
  401f00:	cbz	x0, 401eec <sqrt@plt+0x4cc>
  401f04:	mov	x27, x26
  401f08:	ldr	x8, [x27, #8]!
  401f0c:	cbz	x8, 401ee8 <sqrt@plt+0x4c8>
  401f10:	bl	41cb30 <_ZdlPvm@@Base+0xc>
  401f14:	ldr	w10, [x20, #8]
  401f18:	ldr	x8, [x20]
  401f1c:	udiv	x9, x0, x10
  401f20:	msub	x9, x9, x10, x0
  401f24:	add	x11, x8, x9, lsl #4
  401f28:	ldr	x12, [x11]
  401f2c:	cbz	x12, 401f4c <sqrt@plt+0x52c>
  401f30:	cmp	w9, #0x0
  401f34:	csel	w9, w10, w9, eq  // eq = none
  401f38:	sub	w9, w9, #0x1
  401f3c:	add	x11, x8, w9, uxtw #4
  401f40:	ldr	x12, [x11]
  401f44:	cbnz	x12, 401f30 <sqrt@plt+0x510>
  401f48:	mov	w9, w9
  401f4c:	ldr	x10, [x26]
  401f50:	add	x8, x8, x9, lsl #4
  401f54:	str	x10, [x11]
  401f58:	ldr	x10, [x27]
  401f5c:	str	x10, [x8, #8]
  401f60:	b	401eec <sqrt@plt+0x4cc>
  401f64:	mov	x25, xzr
  401f68:	b	401fe4 <sqrt@plt+0x5c4>
  401f6c:	ldr	w28, [x20, #8]
  401f70:	ldr	x26, [x20]
  401f74:	mov	w25, w28
  401f78:	udiv	x8, x23, x28
  401f7c:	msub	x27, x8, x28, x23
  401f80:	lsl	x8, x27, #4
  401f84:	ldr	x8, [x26, x8]
  401f88:	cbz	x8, 401fa4 <sqrt@plt+0x584>
  401f8c:	cmp	w27, #0x0
  401f90:	csel	w8, w25, w27, eq  // eq = none
  401f94:	sub	w27, w8, #0x1
  401f98:	lsl	x8, x27, #4
  401f9c:	ldr	x8, [x26, x8]
  401fa0:	cbnz	x8, 401f8c <sqrt@plt+0x56c>
  401fa4:	cbz	x22, 401fb0 <sqrt@plt+0x590>
  401fa8:	mov	x0, x22
  401fac:	bl	4018c0 <_ZdaPv@plt>
  401fb0:	mov	x0, x21
  401fb4:	bl	4016d0 <strlen@plt>
  401fb8:	add	x0, x0, #0x1
  401fbc:	bl	401930 <malloc@plt>
  401fc0:	mov	x1, x21
  401fc4:	mov	x25, x0
  401fc8:	bl	4017d0 <strcpy@plt>
  401fcc:	ldr	x8, [x20]
  401fd0:	add	x8, x8, w27, uxtw #4
  401fd4:	stp	x0, x19, [x8]
  401fd8:	ldr	w8, [x20, #12]
  401fdc:	add	w8, w8, #0x1
  401fe0:	str	w8, [x20, #12]
  401fe4:	mov	x0, x25
  401fe8:	ldp	x20, x19, [sp, #80]
  401fec:	ldp	x22, x21, [sp, #64]
  401ff0:	ldp	x24, x23, [sp, #48]
  401ff4:	ldp	x26, x25, [sp, #32]
  401ff8:	ldp	x28, x27, [sp, #16]
  401ffc:	ldp	x29, x30, [sp], #96
  402000:	ret
  402004:	stp	x29, x30, [sp, #-48]!
  402008:	stp	x22, x21, [sp, #16]
  40200c:	stp	x20, x19, [sp, #32]
  402010:	mov	x29, sp
  402014:	mov	x19, x1
  402018:	mov	x20, x0
  40201c:	cbnz	x1, 402030 <sqrt@plt+0x610>
  402020:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  402024:	add	x1, x1, #0x110
  402028:	mov	w0, #0x2f                  	// #47
  40202c:	bl	41afa0 <sqrt@plt+0x19580>
  402030:	mov	x0, x19
  402034:	bl	41cb30 <_ZdlPvm@@Base+0xc>
  402038:	ldr	w22, [x20, #8]
  40203c:	ldr	x20, [x20]
  402040:	udiv	x8, x0, x22
  402044:	msub	x21, x8, x22, x0
  402048:	lsl	x8, x21, #4
  40204c:	ldr	x0, [x20, x8]
  402050:	cbz	x0, 402090 <sqrt@plt+0x670>
  402054:	mov	x1, x19
  402058:	bl	401910 <strcmp@plt>
  40205c:	cbz	w0, 402088 <sqrt@plt+0x668>
  402060:	cmp	w21, #0x0
  402064:	csel	w8, w22, w21, eq  // eq = none
  402068:	sub	w21, w8, #0x1
  40206c:	lsl	x8, x21, #4
  402070:	ldr	x0, [x20, x8]
  402074:	cbz	x0, 402090 <sqrt@plt+0x670>
  402078:	mov	x1, x19
  40207c:	bl	401910 <strcmp@plt>
  402080:	cbnz	w0, 402060 <sqrt@plt+0x640>
  402084:	mov	w21, w21
  402088:	add	x8, x20, x21, lsl #4
  40208c:	ldr	x0, [x8, #8]
  402090:	ldp	x20, x19, [sp, #32]
  402094:	ldp	x22, x21, [sp, #16]
  402098:	ldp	x29, x30, [sp], #48
  40209c:	ret
  4020a0:	stp	x29, x30, [sp, #-80]!
  4020a4:	str	x25, [sp, #16]
  4020a8:	stp	x24, x23, [sp, #32]
  4020ac:	stp	x22, x21, [sp, #48]
  4020b0:	stp	x20, x19, [sp, #64]
  4020b4:	mov	x29, sp
  4020b8:	ldr	x21, [x1]
  4020bc:	mov	x19, x1
  4020c0:	mov	x20, x0
  4020c4:	cbnz	x21, 4020d8 <sqrt@plt+0x6b8>
  4020c8:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  4020cc:	add	x1, x1, #0x110
  4020d0:	mov	w0, #0x2f                  	// #47
  4020d4:	bl	41afa0 <sqrt@plt+0x19580>
  4020d8:	mov	x0, x21
  4020dc:	bl	41cb30 <_ZdlPvm@@Base+0xc>
  4020e0:	ldr	w24, [x20, #8]
  4020e4:	ldr	x25, [x20]
  4020e8:	udiv	x8, x0, x24
  4020ec:	msub	x23, x8, x24, x0
  4020f0:	lsl	x8, x23, #4
  4020f4:	ldr	x22, [x25, x8]
  4020f8:	cbz	x22, 40214c <sqrt@plt+0x72c>
  4020fc:	mov	x0, x22
  402100:	mov	x1, x21
  402104:	bl	401910 <strcmp@plt>
  402108:	cbz	w0, 402138 <sqrt@plt+0x718>
  40210c:	cmp	w23, #0x0
  402110:	csel	w8, w24, w23, eq  // eq = none
  402114:	sub	w23, w8, #0x1
  402118:	lsl	x8, x23, #4
  40211c:	ldr	x22, [x25, x8]
  402120:	cbz	x22, 40214c <sqrt@plt+0x72c>
  402124:	mov	x0, x22
  402128:	mov	x1, x21
  40212c:	bl	401910 <strcmp@plt>
  402130:	cbnz	w0, 40210c <sqrt@plt+0x6ec>
  402134:	mov	w23, w23
  402138:	str	x22, [x19]
  40213c:	ldr	x8, [x20]
  402140:	add	x8, x8, x23, lsl #4
  402144:	ldr	x0, [x8, #8]
  402148:	b	402150 <sqrt@plt+0x730>
  40214c:	mov	x0, xzr
  402150:	ldp	x20, x19, [sp, #64]
  402154:	ldp	x22, x21, [sp, #48]
  402158:	ldp	x24, x23, [sp, #32]
  40215c:	ldr	x25, [sp, #16]
  402160:	ldp	x29, x30, [sp], #80
  402164:	ret
  402168:	str	x1, [x0]
  40216c:	str	wzr, [x0, #8]
  402170:	ret
  402174:	ldr	x10, [x0]
  402178:	ldr	w8, [x0, #8]
  40217c:	ldr	w9, [x10, #8]
  402180:	cmp	w8, w9
  402184:	b.cs	4021ac <sqrt@plt+0x78c>  // b.hs, b.nlast
  402188:	ldr	x10, [x10]
  40218c:	add	x11, x10, x8, lsl #4
  402190:	ldr	x12, [x11]
  402194:	cbnz	x12, 4021b4 <sqrt@plt+0x794>
  402198:	add	x8, x8, #0x1
  40219c:	cmp	w9, w8
  4021a0:	add	x11, x11, #0x10
  4021a4:	str	w8, [x0, #8]
  4021a8:	b.ne	402190 <sqrt@plt+0x770>  // b.any
  4021ac:	mov	w0, wzr
  4021b0:	ret
  4021b4:	str	x12, [x1]
  4021b8:	add	x9, x10, w8, uxtw #4
  4021bc:	ldr	x9, [x9, #8]
  4021c0:	add	w8, w8, #0x1
  4021c4:	str	x9, [x2]
  4021c8:	str	w8, [x0, #8]
  4021cc:	mov	w0, #0x1                   	// #1
  4021d0:	ret
  4021d4:	stp	x29, x30, [sp, #-96]!
  4021d8:	stp	x28, x27, [sp, #16]
  4021dc:	stp	x26, x25, [sp, #32]
  4021e0:	stp	x24, x23, [sp, #48]
  4021e4:	stp	x22, x21, [sp, #64]
  4021e8:	stp	x20, x19, [sp, #80]
  4021ec:	mov	x29, sp
  4021f0:	sub	sp, sp, #0x1, lsl #12
  4021f4:	sub	sp, sp, #0x4f0
  4021f8:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  4021fc:	adrp	x25, 438000 <_Znam@GLIBCXX_3.4>
  402200:	mov	w9, #0xfffffffe            	// #-2
  402204:	adrp	x19, 41d000 <_ZdlPvm@@Base+0x4dc>
  402208:	adrp	x26, 420000 <_ZdlPvm@@Base+0x34dc>
  40220c:	adrp	x28, 41e000 <_ZdlPvm@@Base+0x14dc>
  402210:	add	x10, sp, #0x98
  402214:	add	x20, sp, #0x1, lsl #12
  402218:	add	x24, sp, #0x1, lsl #12
  40221c:	str	wzr, [sp, #12]
  402220:	mov	w22, wzr
  402224:	add	x21, sp, #0x98
  402228:	mov	w27, #0xc8                  	// #200
  40222c:	add	x19, x19, #0xd04
  402230:	add	x26, x26, #0x828
  402234:	add	x28, x28, #0x20c
  402238:	str	x10, [sp, #24]
  40223c:	add	x20, x20, #0x358
  402240:	str	wzr, [x8, #2536]
  402244:	str	w9, [x25, #2504]
  402248:	add	x24, x24, #0x358
  40224c:	add	x8, x24, x27, lsl #1
  402250:	sub	x8, x8, #0x2
  402254:	cmp	x8, x20
  402258:	strh	w22, [x20]
  40225c:	b.hi	402350 <sqrt@plt+0x930>  // b.pmore
  402260:	lsr	x8, x27, #4
  402264:	cmp	x8, #0x270
  402268:	b.hi	404a04 <sqrt@plt+0x2fe4>  // b.pmore
  40226c:	ubfx	x9, x27, #3, #60
  402270:	lsl	x8, x27, #1
  402274:	cmp	x9, #0x271
  402278:	mov	w9, #0x2710                	// #10000
  40227c:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  402280:	mov	w8, #0x1a                  	// #26
  402284:	mul	x8, x21, x8
  402288:	add	x0, x8, #0x17
  40228c:	bl	401930 <malloc@plt>
  402290:	cbz	x0, 404a04 <sqrt@plt+0x2fe4>
  402294:	sub	x8, x20, x24
  402298:	mov	x28, x26
  40229c:	mov	x26, x25
  4022a0:	asr	x25, x8, #1
  4022a4:	mov	x19, x24
  4022a8:	add	x24, x25, #0x1
  4022ac:	lsl	x20, x24, #1
  4022b0:	mov	x1, x19
  4022b4:	mov	x2, x20
  4022b8:	mov	x23, x0
  4022bc:	bl	401680 <memcpy@plt>
  4022c0:	lsl	w8, w21, #1
  4022c4:	add	w8, w8, #0x17
  4022c8:	mov	w10, #0xaaab                	// #43691
  4022cc:	and	w8, w8, #0xffff
  4022d0:	movk	w10, #0xaaaa, lsl #16
  4022d4:	umull	x8, w8, w10
  4022d8:	ldr	x1, [sp, #24]
  4022dc:	lsr	x8, x8, #36
  4022e0:	mov	w10, #0x18                  	// #24
  4022e4:	add	x9, x20, x24
  4022e8:	madd	x24, x8, x10, x23
  4022ec:	lsl	x2, x9, #3
  4022f0:	mov	x0, x24
  4022f4:	mov	x27, x21
  4022f8:	bl	401680 <memcpy@plt>
  4022fc:	add	x8, sp, #0x1, lsl #12
  402300:	add	x8, x8, #0x358
  402304:	cmp	x19, x8
  402308:	b.eq	402314 <sqrt@plt+0x8f4>  // b.none
  40230c:	mov	x0, x19
  402310:	bl	401730 <free@plt>
  402314:	add	x8, x23, x27, lsl #1
  402318:	add	x20, x23, x25, lsl #1
  40231c:	sub	x8, x8, #0x2
  402320:	cmp	x8, x20
  402324:	b.ls	404a20 <sqrt@plt+0x3000>  // b.plast
  402328:	mov	w8, #0x18                  	// #24
  40232c:	madd	x21, x25, x8, x24
  402330:	mov	x25, x26
  402334:	mov	x26, x28
  402338:	adrp	x19, 41d000 <_ZdlPvm@@Base+0x4dc>
  40233c:	adrp	x28, 41e000 <_ZdlPvm@@Base+0x14dc>
  402340:	str	x24, [sp, #24]
  402344:	mov	x24, x23
  402348:	add	x19, x19, #0xd04
  40234c:	add	x28, x28, #0x20c
  402350:	cmp	w22, #0x6
  402354:	b.eq	404a18 <sqrt@plt+0x2ff8>  // b.none
  402358:	ldrsh	w23, [x19, w22, sxtw #1]
  40235c:	cmn	w23, #0xf0
  402360:	b.ne	402400 <sqrt@plt+0x9e0>  // b.any
  402364:	sxtw	x8, w22
  402368:	ldrh	w8, [x26, x8, lsl #1]
  40236c:	cbz	w8, 402440 <sqrt@plt+0xa20>
  402370:	adrp	x9, 420000 <_ZdlPvm@@Base+0x34dc>
  402374:	sxtw	x22, w8
  402378:	add	x9, x9, #0xbb4
  40237c:	ldrb	w10, [x9, x22]
  402380:	mov	w9, #0x1                   	// #1
  402384:	sub	w8, w8, #0x3
  402388:	cmp	w8, #0x101
  40238c:	str	x10, [sp, #16]
  402390:	sub	x9, x9, x10
  402394:	mov	w10, #0x18                  	// #24
  402398:	madd	x9, x9, x10, x21
  40239c:	ldr	x10, [x9, #16]
  4023a0:	ldr	q0, [x9]
  4023a4:	str	x10, [sp, #144]
  4023a8:	str	q0, [sp, #128]
  4023ac:	b.hi	404588 <sqrt@plt+0x2b68>  // b.pmore
  4023b0:	adrp	x11, 41d000 <_ZdlPvm@@Base+0x4dc>
  4023b4:	add	x11, x11, #0xaf0
  4023b8:	adr	x9, 4023c8 <sqrt@plt+0x9a8>
  4023bc:	ldrh	w10, [x11, x8, lsl #1]
  4023c0:	add	x9, x9, x10, lsl #2
  4023c4:	br	x9
  4023c8:	mov	x23, x22
  4023cc:	adrp	x22, 438000 <_Znam@GLIBCXX_3.4>
  4023d0:	ldr	x0, [x22, #2416]
  4023d4:	ldr	x2, [x21]
  4023d8:	adrp	x1, 423000 <_ZdlPvm@@Base+0x64dc>
  4023dc:	add	x1, x1, #0xd50
  4023e0:	bl	4016e0 <fprintf@plt>
  4023e4:	ldr	x0, [x21]
  4023e8:	cbz	x0, 4023f0 <sqrt@plt+0x9d0>
  4023ec:	bl	4018c0 <_ZdaPv@plt>
  4023f0:	ldr	x0, [x22, #2416]
  4023f4:	bl	4018b0 <fflush@plt>
  4023f8:	mov	x22, x23
  4023fc:	b	404588 <sqrt@plt+0x2b68>
  402400:	ldr	w0, [x25, #2504]
  402404:	cmn	w0, #0x2
  402408:	b.ne	402414 <sqrt@plt+0x9f4>  // b.any
  40240c:	bl	40df08 <sqrt@plt+0xc4e8>
  402410:	str	w0, [x25, #2504]
  402414:	cmp	w0, #0x0
  402418:	b.le	402484 <sqrt@plt+0xa64>
  40241c:	cmp	w0, #0x17b
  402420:	b.hi	40249c <sqrt@plt+0xa7c>  // b.pmore
  402424:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x14dc>
  402428:	add	x8, x8, #0x90
  40242c:	ldrb	w8, [x8, w0, uxtw]
  402430:	add	w9, w8, w23
  402434:	cmp	w9, #0x986
  402438:	b.ls	4024ac <sqrt@plt+0xa8c>  // b.plast
  40243c:	b	402364 <sqrt@plt+0x944>
  402440:	ldr	w8, [sp, #12]
  402444:	cmp	w8, #0x3
  402448:	b.eq	402508 <sqrt@plt+0xae8>  // b.none
  40244c:	mov	w22, #0xffffffff            	// #-1
  402450:	cbnz	w8, 402540 <sqrt@plt+0xb20>
  402454:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  402458:	ldr	w8, [x9, #2536]
  40245c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  402460:	add	x0, x0, #0x3ad
  402464:	add	w8, w8, #0x1
  402468:	str	w8, [x9, #2536]
  40246c:	bl	40e48c <sqrt@plt+0xca6c>
  402470:	and	w8, w23, #0xffff
  402474:	add	x21, x21, #0x18
  402478:	cmp	w22, w8, sxth
  40247c:	b.gt	402578 <sqrt@plt+0xb58>
  402480:	b	402550 <sqrt@plt+0xb30>
  402484:	mov	w8, wzr
  402488:	str	wzr, [x25, #2504]
  40248c:	add	w9, w8, w23
  402490:	cmp	w9, #0x986
  402494:	b.ls	4024ac <sqrt@plt+0xa8c>  // b.plast
  402498:	b	402364 <sqrt@plt+0x944>
  40249c:	mov	w8, #0x2                   	// #2
  4024a0:	add	w9, w8, w23
  4024a4:	cmp	w9, #0x986
  4024a8:	b.hi	402364 <sqrt@plt+0x944>  // b.pmore
  4024ac:	ldrsh	w10, [x28, w9, uxtw #1]
  4024b0:	cmp	w8, w10
  4024b4:	b.ne	402364 <sqrt@plt+0x944>  // b.any
  4024b8:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x24dc>
  4024bc:	add	x8, x8, #0x51a
  4024c0:	ldrsh	w22, [x8, x9, lsl #1]
  4024c4:	cmp	w22, #0x0
  4024c8:	b.le	402534 <sqrt@plt+0xb14>
  4024cc:	ldr	w11, [sp, #12]
  4024d0:	adrp	x10, 438000 <_Znam@GLIBCXX_3.4>
  4024d4:	add	x10, x10, #0x9d0
  4024d8:	ldr	x9, [x10, #16]
  4024dc:	ldr	q0, [x10]
  4024e0:	sub	w8, w11, #0x1
  4024e4:	cmp	w11, #0x0
  4024e8:	csel	w8, wzr, w8, eq  // eq = none
  4024ec:	str	w8, [sp, #12]
  4024f0:	str	x9, [x21, #40]
  4024f4:	stur	q0, [x21, #24]
  4024f8:	add	x21, x21, #0x18
  4024fc:	mov	w8, #0xfffffffe            	// #-2
  402500:	str	w8, [x25, #2504]
  402504:	b	40461c <sqrt@plt+0x2bfc>
  402508:	ldr	w8, [x25, #2504]
  40250c:	mov	w22, #0xffffffff            	// #-1
  402510:	cmp	w8, #0x0
  402514:	b.le	40253c <sqrt@plt+0xb1c>
  402518:	mov	w8, #0xfffffffe            	// #-2
  40251c:	str	w8, [x25, #2504]
  402520:	and	w8, w23, #0xffff
  402524:	add	x21, x21, #0x18
  402528:	cmp	w22, w8, sxth
  40252c:	b.gt	402578 <sqrt@plt+0xb58>
  402530:	b	402550 <sqrt@plt+0xb30>
  402534:	neg	w8, w22
  402538:	b	402370 <sqrt@plt+0x950>
  40253c:	cbz	w8, 404b88 <sqrt@plt+0x3168>
  402540:	and	w8, w23, #0xffff
  402544:	add	x21, x21, #0x18
  402548:	cmp	w22, w8, sxth
  40254c:	b.gt	402578 <sqrt@plt+0xb58>
  402550:	sxth	x8, w8
  402554:	add	x8, x8, #0x1
  402558:	ldrh	w9, [x28, x8, lsl #1]
  40255c:	cmp	w9, #0x1
  402560:	b.ne	402578 <sqrt@plt+0xb58>  // b.any
  402564:	adrp	x9, 41f000 <_ZdlPvm@@Base+0x24dc>
  402568:	add	x9, x9, #0x51a
  40256c:	ldrsh	w8, [x9, x8, lsl #1]
  402570:	cmp	w8, #0x0
  402574:	b.gt	402598 <sqrt@plt+0xb78>
  402578:	cmp	x24, x20
  40257c:	b.eq	404b88 <sqrt@plt+0x3168>  // b.none
  402580:	ldrsh	x8, [x20, #-2]!
  402584:	sub	x21, x21, #0x18
  402588:	ldrh	w8, [x19, x8, lsl #1]
  40258c:	cmp	w22, w8, sxth
  402590:	b.le	402550 <sqrt@plt+0xb30>
  402594:	b	402578 <sqrt@plt+0xb58>
  402598:	adrp	x10, 438000 <_Znam@GLIBCXX_3.4>
  40259c:	add	x10, x10, #0x9d0
  4025a0:	ldr	x9, [x10, #16]
  4025a4:	ldr	q0, [x10]
  4025a8:	and	w22, w8, #0xffff
  4025ac:	mov	w8, #0x3                   	// #3
  4025b0:	str	x9, [x21, #16]
  4025b4:	str	q0, [x21]
  4025b8:	str	w8, [sp, #12]
  4025bc:	b	40461c <sqrt@plt+0x2bfc>
  4025c0:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  4025c4:	mov	w9, #0x1                   	// #1
  4025c8:	str	w9, [x8, #3652]
  4025cc:	b	404588 <sqrt@plt+0x2b68>
  4025d0:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x4dc>
  4025d4:	ldr	q0, [x8, #2688]
  4025d8:	str	q0, [sp, #128]
  4025dc:	b	404588 <sqrt@plt+0x2b68>
  4025e0:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x4dc>
  4025e4:	ldr	q0, [x8, #2672]
  4025e8:	str	q0, [sp, #128]
  4025ec:	b	404588 <sqrt@plt+0x2b68>
  4025f0:	ldur	d0, [x21, #-48]
  4025f4:	fcmp	d0, #0.0
  4025f8:	b.eq	40267c <sqrt@plt+0xc5c>  // b.none
  4025fc:	mov	w8, #0x1                   	// #1
  402600:	b	402688 <sqrt@plt+0xc68>
  402604:	ldr	x8, [x21, #16]
  402608:	ldr	q0, [x21]
  40260c:	b	403c68 <sqrt@plt+0x2248>
  402610:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x4dc>
  402614:	ldr	q0, [x8, #2720]
  402618:	str	q0, [sp, #128]
  40261c:	b	404588 <sqrt@plt+0x2b68>
  402620:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x4dc>
  402624:	ldr	q0, [x8, #2704]
  402628:	str	q0, [sp, #128]
  40262c:	b	404588 <sqrt@plt+0x2b68>
  402630:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x4dc>
  402634:	ldr	q0, [x8, #2752]
  402638:	str	q0, [sp, #128]
  40263c:	b	404588 <sqrt@plt+0x2b68>
  402640:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x4dc>
  402644:	ldr	q0, [x8, #2736]
  402648:	str	q0, [sp, #128]
  40264c:	b	404588 <sqrt@plt+0x2b68>
  402650:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x4dc>
  402654:	ldr	q0, [x8, #2784]
  402658:	str	q0, [sp, #128]
  40265c:	b	404588 <sqrt@plt+0x2b68>
  402660:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x4dc>
  402664:	ldr	q0, [x8, #2768]
  402668:	str	q0, [sp, #128]
  40266c:	b	404588 <sqrt@plt+0x2b68>
  402670:	ldur	d0, [x21, #-48]
  402674:	fcmp	d0, #0.0
  402678:	b.eq	402788 <sqrt@plt+0xd68>  // b.none
  40267c:	ldr	d0, [x21]
  402680:	fcmp	d0, #0.0
  402684:	cset	w8, ne  // ne = any
  402688:	ucvtf	d0, w8
  40268c:	b	403b74 <sqrt@plt+0x2154>
  402690:	ldp	x0, x1, [x21]
  402694:	ldr	w2, [x21, #16]
  402698:	bl	41023c <sqrt@plt+0xe81c>
  40269c:	mov	x1, x0
  4026a0:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  4026a4:	add	x0, x0, #0x9b8
  4026a8:	bl	4102d4 <sqrt@plt+0xe8b4>
  4026ac:	b	404588 <sqrt@plt+0x2b68>
  4026b0:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  4026b4:	mov	w9, #0x2                   	// #2
  4026b8:	str	w9, [x8, #3652]
  4026bc:	b	404588 <sqrt@plt+0x2b68>
  4026c0:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  4026c4:	str	wzr, [x8, #3652]
  4026c8:	b	404588 <sqrt@plt+0x2b68>
  4026cc:	ldur	x8, [x21, #-24]
  4026d0:	b	404584 <sqrt@plt+0x2b64>
  4026d4:	ldr	x8, [x21, #16]
  4026d8:	ldr	q0, [x21]
  4026dc:	str	x8, [sp, #144]
  4026e0:	str	q0, [sp, #128]
  4026e4:	b	404588 <sqrt@plt+0x2b68>
  4026e8:	ldr	q0, [x21]
  4026ec:	str	q0, [sp, #128]
  4026f0:	b	404588 <sqrt@plt+0x2b68>
  4026f4:	ldur	d0, [x21, #-120]
  4026f8:	ldp	d2, d6, [x21, #-24]
  4026fc:	ldur	d3, [x21, #-120]
  402700:	ldp	d4, d5, [x21, #-72]
  402704:	b	4035a0 <sqrt@plt+0x1b80>
  402708:	mov	w8, #0x1                   	// #1
  40270c:	str	w8, [sp, #128]
  402710:	b	404588 <sqrt@plt+0x2b68>
  402714:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x4dc>
  402718:	ldr	q0, [x8, #2656]
  40271c:	str	q0, [sp, #128]
  402720:	b	404588 <sqrt@plt+0x2b68>
  402724:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x4dc>
  402728:	ldr	q0, [x8, #2640]
  40272c:	str	q0, [sp, #128]
  402730:	b	404588 <sqrt@plt+0x2b68>
  402734:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x4dc>
  402738:	ldr	q0, [x8, #2624]
  40273c:	str	q0, [sp, #128]
  402740:	b	404588 <sqrt@plt+0x2b68>
  402744:	ldr	d0, [x21]
  402748:	fmov	d1, xzr
  40274c:	fcmp	d0, #0.0
  402750:	fmov	d0, #1.000000000000000000e+00
  402754:	fcsel	d0, d0, d1, eq  // eq = none
  402758:	b	403b74 <sqrt@plt+0x2154>
  40275c:	ldr	x8, [x21, #16]
  402760:	ldr	q0, [x21]
  402764:	ldur	x23, [x21, #-72]
  402768:	str	x8, [sp, #144]
  40276c:	str	q0, [sp, #128]
  402770:	b	4029c8 <sqrt@plt+0xfa8>
  402774:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  402778:	ldr	q0, [x8, #2448]
  40277c:	str	xzr, [sp, #128]
  402780:	stur	q0, [sp, #136]
  402784:	b	404588 <sqrt@plt+0x2b68>
  402788:	mov	w8, wzr
  40278c:	ucvtf	d0, wzr
  402790:	b	403b74 <sqrt@plt+0x2154>
  402794:	mov	x23, x22
  402798:	adrp	x22, 438000 <_Znam@GLIBCXX_3.4>
  40279c:	ldr	x0, [x22, #3688]
  4027a0:	cbz	x0, 4027a8 <sqrt@plt+0xd88>
  4027a4:	bl	4018c0 <_ZdaPv@plt>
  4027a8:	ldr	x0, [x21]
  4027ac:	bl	4016d0 <strlen@plt>
  4027b0:	add	x0, x0, #0x1
  4027b4:	bl	401660 <_Znam@plt>
  4027b8:	ldr	x1, [x21]
  4027bc:	str	x0, [x22, #3688]
  4027c0:	bl	4017d0 <strcpy@plt>
  4027c4:	ldr	x0, [x21]
  4027c8:	mov	x22, x23
  4027cc:	cbnz	x0, 40466c <sqrt@plt+0x2c4c>
  4027d0:	b	404588 <sqrt@plt+0x2b68>
  4027d4:	ldur	x8, [x21, #-32]
  4027d8:	ldur	q0, [x21, #-48]
  4027dc:	b	403c68 <sqrt@plt+0x2248>
  4027e0:	ldur	x0, [x21, #-72]
  4027e4:	bl	404eec <sqrt@plt+0x34cc>
  4027e8:	cbz	x0, 404bcc <sqrt@plt+0x31ac>
  4027ec:	str	xzr, [x0]
  4027f0:	ldr	x8, [x21]
  4027f4:	stp	x8, xzr, [x0, #8]
  4027f8:	b	4029f4 <sqrt@plt+0xfd4>
  4027fc:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  402800:	mov	w9, #0x3                   	// #3
  402804:	str	w9, [x8, #2436]
  402808:	b	404588 <sqrt@plt+0x2b68>
  40280c:	ldr	w8, [x25, #2504]
  402810:	tbz	w8, #31, 402818 <sqrt@plt+0xdf8>
  402814:	bl	40deb4 <sqrt@plt+0xc494>
  402818:	ldr	x0, [x21]
  40281c:	bl	40ccf0 <sqrt@plt+0xb2d0>
  402820:	b	404588 <sqrt@plt+0x2b68>
  402824:	ldr	w8, [x25, #2504]
  402828:	tbz	w8, #31, 402830 <sqrt@plt+0xe10>
  40282c:	bl	40deb4 <sqrt@plt+0xc494>
  402830:	ldur	x0, [x21, #-120]
  402834:	ldur	x1, [x21, #-48]
  402838:	ldr	x2, [x21]
  40283c:	bl	40d730 <sqrt@plt+0xbd10>
  402840:	ldur	x0, [x21, #-48]
  402844:	cbz	x0, 404664 <sqrt@plt+0x2c44>
  402848:	bl	4018c0 <_ZdaPv@plt>
  40284c:	b	404664 <sqrt@plt+0x2c44>
  402850:	ldr	w8, [x25, #2504]
  402854:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  402858:	str	wzr, [x9, #3652]
  40285c:	tbz	w8, #31, 402864 <sqrt@plt+0xe44>
  402860:	bl	40deb4 <sqrt@plt+0xc494>
  402864:	ldur	d0, [x21, #-72]
  402868:	mov	x8, #0xffffffffffffffc0    	// #-64
  40286c:	fcmp	d0, #0.0
  402870:	csel	x8, x8, xzr, ne  // ne = any
  402874:	ldr	x0, [x21, x8]
  402878:	bl	40d988 <sqrt@plt+0xbf68>
  40287c:	ldur	x0, [x21, #-64]
  402880:	bl	401730 <free@plt>
  402884:	ldr	x0, [x21]
  402888:	bl	401730 <free@plt>
  40288c:	b	404588 <sqrt@plt+0x2b68>
  402890:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  402894:	add	x0, x0, #0x160
  402898:	fmov	d0, #1.000000000000000000e+00
  40289c:	bl	404d3c <sqrt@plt+0x331c>
  4028a0:	b	404588 <sqrt@plt+0x2b68>
  4028a4:	ldr	x0, [x21]
  4028a8:	bl	40504c <sqrt@plt+0x362c>
  4028ac:	ldr	x0, [x21]
  4028b0:	cbnz	x0, 403fd8 <sqrt@plt+0x25b8>
  4028b4:	b	404588 <sqrt@plt+0x2b68>
  4028b8:	ldr	x0, [x21]
  4028bc:	bl	40504c <sqrt@plt+0x362c>
  4028c0:	ldr	x0, [x21]
  4028c4:	cbnz	x0, 403fd8 <sqrt@plt+0x25b8>
  4028c8:	b	404588 <sqrt@plt+0x2b68>
  4028cc:	ldur	x0, [x21, #-24]
  4028d0:	bl	4016d0 <strlen@plt>
  4028d4:	ldr	x8, [x21]
  4028d8:	mov	x23, x0
  4028dc:	mov	x0, x8
  4028e0:	bl	4016d0 <strlen@plt>
  4028e4:	add	x8, x23, x0
  4028e8:	add	x0, x8, #0x1
  4028ec:	bl	401660 <_Znam@plt>
  4028f0:	ldur	x1, [x21, #-24]
  4028f4:	str	x0, [sp, #128]
  4028f8:	bl	4017d0 <strcpy@plt>
  4028fc:	ldr	x0, [sp, #128]
  402900:	ldr	x1, [x21]
  402904:	bl	401a00 <strcat@plt>
  402908:	ldur	x0, [x21, #-24]
  40290c:	cbz	x0, 402914 <sqrt@plt+0xef4>
  402910:	bl	4018c0 <_ZdaPv@plt>
  402914:	ldr	x0, [x21]
  402918:	cbz	x0, 402920 <sqrt@plt+0xf00>
  40291c:	bl	4018c0 <_ZdaPv@plt>
  402920:	ldur	x8, [x21, #-16]
  402924:	cbz	x8, 404624 <sqrt@plt+0x2c04>
  402928:	ldur	w9, [x21, #-8]
  40292c:	b	404630 <sqrt@plt+0x2c10>
  402930:	mov	w0, #0xf                   	// #15
  402934:	bl	401660 <_Znam@plt>
  402938:	ldr	d0, [x21]
  40293c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  402940:	add	x1, x1, #0x16a
  402944:	str	x0, [sp, #128]
  402948:	bl	4017e0 <sprintf@plt>
  40294c:	b	40296c <sqrt@plt+0xf4c>
  402950:	mov	w0, #0x1f                  	// #31
  402954:	bl	401660 <_Znam@plt>
  402958:	ldp	d0, d1, [x21]
  40295c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  402960:	add	x1, x1, #0x166
  402964:	str	x0, [sp, #128]
  402968:	bl	4017e0 <sprintf@plt>
  40296c:	str	xzr, [sp, #136]
  402970:	str	wzr, [sp, #144]
  402974:	b	404588 <sqrt@plt+0x2b68>
  402978:	ldur	x0, [x21, #-48]
  40297c:	ldr	x1, [x21]
  402980:	bl	401910 <strcmp@plt>
  402984:	cmp	w0, #0x0
  402988:	ldur	x0, [x21, #-48]
  40298c:	fmov	d0, xzr
  402990:	fmov	d1, #1.000000000000000000e+00
  402994:	fcsel	d0, d1, d0, eq  // eq = none
  402998:	str	d0, [sp, #128]
  40299c:	cbz	x0, 4029a4 <sqrt@plt+0xf84>
  4029a0:	bl	4018c0 <_ZdaPv@plt>
  4029a4:	ldr	x0, [x21]
  4029a8:	cbnz	x0, 403fd8 <sqrt@plt+0x25b8>
  4029ac:	b	404588 <sqrt@plt+0x2b68>
  4029b0:	ldr	x8, [x21]
  4029b4:	b	403df0 <sqrt@plt+0x23d0>
  4029b8:	ldp	x8, x9, [x21]
  4029bc:	ldur	x23, [x21, #-72]
  4029c0:	stp	xzr, x8, [sp, #128]
  4029c4:	str	x9, [sp, #144]
  4029c8:	mov	w0, #0x18                  	// #24
  4029cc:	bl	401660 <_Znam@plt>
  4029d0:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  4029d4:	mov	x2, x0
  4029d8:	ldr	x8, [sp, #144]
  4029dc:	ldr	q0, [sp, #128]
  4029e0:	ldr	x0, [x9, #504]
  4029e4:	mov	x1, x23
  4029e8:	str	x8, [x2, #16]
  4029ec:	str	q0, [x2]
  4029f0:	bl	401de4 <sqrt@plt+0x3c4>
  4029f4:	ldur	x0, [x21, #-72]
  4029f8:	bl	401730 <free@plt>
  4029fc:	b	404588 <sqrt@plt+0x2b68>
  402a00:	ldur	x8, [x21, #-56]
  402a04:	ldur	q0, [x21, #-72]
  402a08:	b	403c68 <sqrt@plt+0x2248>
  402a0c:	mov	w0, #0x110                 	// #272
  402a10:	bl	41ca74 <_Znwm@@Base>
  402a14:	mov	x23, x0
  402a18:	mov	w1, #0x1                   	// #1
  402a1c:	bl	41009c <sqrt@plt+0xe67c>
  402a20:	b	4043dc <sqrt@plt+0x29bc>
  402a24:	mov	w0, #0x110                 	// #272
  402a28:	bl	41ca74 <_Znwm@@Base>
  402a2c:	mov	x23, x0
  402a30:	mov	w1, #0x2                   	// #2
  402a34:	bl	41009c <sqrt@plt+0xe67c>
  402a38:	b	4043dc <sqrt@plt+0x29bc>
  402a3c:	mov	w0, #0x110                 	// #272
  402a40:	bl	41ca74 <_Znwm@@Base>
  402a44:	mov	x23, x0
  402a48:	mov	w1, #0x4                   	// #4
  402a4c:	bl	41009c <sqrt@plt+0xe67c>
  402a50:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  402a54:	ldr	w8, [x8, #2436]
  402a58:	str	x23, [sp, #128]
  402a5c:	str	w8, [x23, #232]
  402a60:	b	404588 <sqrt@plt+0x2b68>
  402a64:	mov	w0, #0x110                 	// #272
  402a68:	str	x22, [sp]
  402a6c:	mov	x28, x24
  402a70:	bl	41ca74 <_Znwm@@Base>
  402a74:	mov	x26, x0
  402a78:	mov	w1, #0x6                   	// #6
  402a7c:	bl	41009c <sqrt@plt+0xe67c>
  402a80:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  402a84:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  402a88:	add	x8, x8, #0x1f8
  402a8c:	add	x9, x9, #0x9b0
  402a90:	str	x26, [sp, #128]
  402a94:	ldr	x22, [x8]
  402a98:	ldr	x23, [x9]
  402a9c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  402aa0:	add	x0, x0, #0x16d
  402aa4:	bl	41cb30 <_ZdlPvm@@Base+0xc>
  402aa8:	ldr	w25, [x22, #8]
  402aac:	ldr	x24, [x22]
  402ab0:	udiv	x8, x0, x25
  402ab4:	msub	x22, x8, x25, x0
  402ab8:	lsl	x8, x22, #4
  402abc:	ldr	x0, [x24, x8]
  402ac0:	cbz	x0, 402b0c <sqrt@plt+0x10ec>
  402ac4:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  402ac8:	add	x1, x1, #0x16d
  402acc:	bl	401910 <strcmp@plt>
  402ad0:	cbz	w0, 402b00 <sqrt@plt+0x10e0>
  402ad4:	cmp	w22, #0x0
  402ad8:	csel	w8, w25, w22, eq  // eq = none
  402adc:	sub	w22, w8, #0x1
  402ae0:	lsl	x8, x22, #4
  402ae4:	ldr	x0, [x24, x8]
  402ae8:	cbz	x0, 402b0c <sqrt@plt+0x10ec>
  402aec:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  402af0:	add	x1, x1, #0x16d
  402af4:	bl	401910 <strcmp@plt>
  402af8:	cbnz	w0, 402ad4 <sqrt@plt+0x10b4>
  402afc:	mov	w22, w22
  402b00:	add	x8, x24, x22, lsl #4
  402b04:	ldr	x8, [x8, #8]
  402b08:	cbnz	x8, 404674 <sqrt@plt+0x2c54>
  402b0c:	cbz	x23, 40467c <sqrt@plt+0x2c5c>
  402b10:	add	x8, x23, #0x20
  402b14:	add	x9, x23, #0x18
  402b18:	b	402a94 <sqrt@plt+0x1074>
  402b1c:	mov	w0, #0x110                 	// #272
  402b20:	str	x22, [sp]
  402b24:	mov	x28, x24
  402b28:	bl	41ca74 <_Znwm@@Base>
  402b2c:	mov	x26, x0
  402b30:	mov	w1, #0x7                   	// #7
  402b34:	bl	41009c <sqrt@plt+0xe67c>
  402b38:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  402b3c:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  402b40:	add	x8, x8, #0x1f8
  402b44:	add	x9, x9, #0x9b0
  402b48:	str	x26, [sp, #128]
  402b4c:	ldr	x22, [x8]
  402b50:	ldr	x23, [x9]
  402b54:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  402b58:	add	x0, x0, #0x16d
  402b5c:	bl	41cb30 <_ZdlPvm@@Base+0xc>
  402b60:	ldr	w25, [x22, #8]
  402b64:	ldr	x24, [x22]
  402b68:	udiv	x8, x0, x25
  402b6c:	msub	x22, x8, x25, x0
  402b70:	lsl	x8, x22, #4
  402b74:	ldr	x0, [x24, x8]
  402b78:	cbz	x0, 402bc4 <sqrt@plt+0x11a4>
  402b7c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  402b80:	add	x1, x1, #0x16d
  402b84:	bl	401910 <strcmp@plt>
  402b88:	cbz	w0, 402bb8 <sqrt@plt+0x1198>
  402b8c:	cmp	w22, #0x0
  402b90:	csel	w8, w25, w22, eq  // eq = none
  402b94:	sub	w22, w8, #0x1
  402b98:	lsl	x8, x22, #4
  402b9c:	ldr	x0, [x24, x8]
  402ba0:	cbz	x0, 402bc4 <sqrt@plt+0x11a4>
  402ba4:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  402ba8:	add	x1, x1, #0x16d
  402bac:	bl	401910 <strcmp@plt>
  402bb0:	cbnz	w0, 402b8c <sqrt@plt+0x116c>
  402bb4:	mov	w22, w22
  402bb8:	add	x8, x24, x22, lsl #4
  402bbc:	ldr	x8, [x8, #8]
  402bc0:	cbnz	x8, 404718 <sqrt@plt+0x2cf8>
  402bc4:	cbz	x23, 404720 <sqrt@plt+0x2d00>
  402bc8:	add	x8, x23, #0x20
  402bcc:	add	x9, x23, #0x18
  402bd0:	b	402b4c <sqrt@plt+0x112c>
  402bd4:	mov	w0, #0x110                 	// #272
  402bd8:	str	x22, [sp]
  402bdc:	mov	x28, x24
  402be0:	bl	41ca74 <_Znwm@@Base>
  402be4:	mov	x26, x0
  402be8:	mov	w1, #0x5                   	// #5
  402bec:	bl	41009c <sqrt@plt+0xe67c>
  402bf0:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  402bf4:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  402bf8:	add	x8, x8, #0x1f8
  402bfc:	add	x9, x9, #0x9b0
  402c00:	str	x26, [sp, #128]
  402c04:	ldr	x22, [x8]
  402c08:	ldr	x23, [x9]
  402c0c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  402c10:	add	x0, x0, #0x16d
  402c14:	bl	41cb30 <_ZdlPvm@@Base+0xc>
  402c18:	ldr	w25, [x22, #8]
  402c1c:	ldr	x24, [x22]
  402c20:	udiv	x8, x0, x25
  402c24:	msub	x22, x8, x25, x0
  402c28:	lsl	x8, x22, #4
  402c2c:	ldr	x0, [x24, x8]
  402c30:	cbz	x0, 402c7c <sqrt@plt+0x125c>
  402c34:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  402c38:	add	x1, x1, #0x16d
  402c3c:	bl	401910 <strcmp@plt>
  402c40:	cbz	w0, 402c70 <sqrt@plt+0x1250>
  402c44:	cmp	w22, #0x0
  402c48:	csel	w8, w25, w22, eq  // eq = none
  402c4c:	sub	w22, w8, #0x1
  402c50:	lsl	x8, x22, #4
  402c54:	ldr	x0, [x24, x8]
  402c58:	cbz	x0, 402c7c <sqrt@plt+0x125c>
  402c5c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  402c60:	add	x1, x1, #0x16d
  402c64:	bl	401910 <strcmp@plt>
  402c68:	cbnz	w0, 402c44 <sqrt@plt+0x1224>
  402c6c:	mov	w22, w22
  402c70:	add	x8, x24, x22, lsl #4
  402c74:	ldr	x8, [x8, #8]
  402c78:	cbnz	x8, 4047bc <sqrt@plt+0x2d9c>
  402c7c:	cbz	x23, 4047c4 <sqrt@plt+0x2da4>
  402c80:	add	x8, x23, #0x20
  402c84:	add	x9, x23, #0x18
  402c88:	b	402c04 <sqrt@plt+0x11e4>
  402c8c:	mov	w0, #0x110                 	// #272
  402c90:	bl	41ca74 <_Znwm@@Base>
  402c94:	mov	x23, x0
  402c98:	mov	w1, #0x9                   	// #9
  402c9c:	bl	41009c <sqrt@plt+0xe67c>
  402ca0:	mov	w0, #0x28                  	// #40
  402ca4:	str	x23, [sp, #128]
  402ca8:	bl	41ca74 <_Znwm@@Base>
  402cac:	ldp	x1, x2, [x21]
  402cb0:	ldr	w3, [x21, #16]
  402cb4:	mov	x23, x0
  402cb8:	bl	41007c <sqrt@plt+0xe65c>
  402cbc:	b	402d14 <sqrt@plt+0x12f4>
  402cc0:	mov	w0, #0x110                 	// #272
  402cc4:	bl	41ca74 <_Znwm@@Base>
  402cc8:	mov	x23, x0
  402ccc:	mov	w1, #0x9                   	// #9
  402cd0:	bl	41009c <sqrt@plt+0xe67c>
  402cd4:	mov	w0, #0x28                  	// #40
  402cd8:	str	x23, [sp, #128]
  402cdc:	bl	41ca74 <_Znwm@@Base>
  402ce0:	ldr	x8, [x21]
  402ce4:	mov	x23, x0
  402ce8:	str	x8, [sp, #64]
  402cec:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  402cf0:	add	x0, x0, #0x16a
  402cf4:	add	x1, sp, #0x40
  402cf8:	mov	w2, #0x1                   	// #1
  402cfc:	bl	4054fc <sqrt@plt+0x3adc>
  402d00:	mov	x1, x0
  402d04:	mov	w3, #0xffffffff            	// #-1
  402d08:	mov	x0, x23
  402d0c:	mov	x2, xzr
  402d10:	bl	41007c <sqrt@plt+0xe65c>
  402d14:	ldr	x8, [sp, #128]
  402d18:	str	x23, [x8, #120]
  402d1c:	b	404588 <sqrt@plt+0x2b68>
  402d20:	mov	w0, #0x28                  	// #40
  402d24:	mov	x26, x22
  402d28:	mov	x22, x24
  402d2c:	bl	41ca74 <_Znwm@@Base>
  402d30:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  402d34:	ldr	w9, [x9, #2436]
  402d38:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  402d3c:	add	x8, x8, #0x990
  402d40:	adrp	x24, 438000 <_Znam@GLIBCXX_3.4>
  402d44:	adrp	x11, 438000 <_Znam@GLIBCXX_3.4>
  402d48:	ldr	q0, [x8]
  402d4c:	ldr	x10, [x24, #504]
  402d50:	str	w9, [x0, #16]
  402d54:	ldr	x9, [x11, #2480]
  402d58:	mov	x28, x0
  402d5c:	str	x0, [sp, #128]
  402d60:	str	q0, [x0]
  402d64:	stp	x9, x10, [x0, #24]
  402d68:	mov	w0, #0x10                  	// #16
  402d6c:	stp	xzr, xzr, [x8]
  402d70:	bl	41ca74 <_Znwm@@Base>
  402d74:	mov	x23, x0
  402d78:	mov	w8, #0x11                  	// #17
  402d7c:	str	w8, [x0, #8]
  402d80:	mov	w0, #0x110                 	// #272
  402d84:	bl	401660 <_Znam@plt>
  402d88:	movi	v0.2d, #0x0
  402d8c:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  402d90:	str	x0, [x23]
  402d94:	str	wzr, [x23, #12]
  402d98:	str	x23, [x24, #504]
  402d9c:	stp	q0, q0, [x0, #240]
  402da0:	stp	q0, q0, [x0, #208]
  402da4:	stp	q0, q0, [x0, #176]
  402da8:	stp	q0, q0, [x0, #144]
  402dac:	stp	q0, q0, [x0, #112]
  402db0:	stp	q0, q0, [x0, #80]
  402db4:	stp	q0, q0, [x0, #48]
  402db8:	stp	q0, q0, [x0, #16]
  402dbc:	str	q0, [x0]
  402dc0:	str	x28, [x8, #2480]
  402dc4:	bl	410288 <sqrt@plt+0xe868>
  402dc8:	mov	x1, x0
  402dcc:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  402dd0:	add	x0, x0, #0x9b8
  402dd4:	bl	4102d4 <sqrt@plt+0xe8b4>
  402dd8:	mov	x24, x22
  402ddc:	mov	x22, x26
  402de0:	b	404588 <sqrt@plt+0x2b68>
  402de4:	ldur	x8, [x21, #-48]
  402de8:	ldr	x9, [x21]
  402dec:	str	x8, [sp, #128]
  402df0:	ldr	x10, [x8]
  402df4:	str	x9, [x8, #128]
  402df8:	orr	x9, x10, #0x1000
  402dfc:	str	x9, [x8]
  402e00:	b	404588 <sqrt@plt+0x2b68>
  402e04:	ldur	x8, [x21, #-48]
  402e08:	ldr	x9, [x21]
  402e0c:	str	x8, [sp, #128]
  402e10:	ldr	x10, [x8]
  402e14:	str	x9, [x8, #136]
  402e18:	orr	x9, x10, #0x4000
  402e1c:	str	x9, [x8]
  402e20:	b	404588 <sqrt@plt+0x2b68>
  402e24:	ldur	x8, [x21, #-48]
  402e28:	ldr	x9, [x21]
  402e2c:	str	x8, [sp, #128]
  402e30:	ldr	x10, [x8]
  402e34:	str	x9, [x8, #144]
  402e38:	orr	x9, x10, #0x2000
  402e3c:	str	x9, [x8]
  402e40:	b	404588 <sqrt@plt+0x2b68>
  402e44:	ldur	x8, [x21, #-48]
  402e48:	ldr	d0, [x21]
  402e4c:	fmov	d1, #5.000000000000000000e-01
  402e50:	str	x8, [sp, #128]
  402e54:	ldr	x9, [x8]
  402e58:	fmul	d0, d0, d1
  402e5c:	str	d0, [x8, #136]
  402e60:	orr	x9, x9, #0x4000
  402e64:	str	x9, [x8]
  402e68:	b	404588 <sqrt@plt+0x2b68>
  402e6c:	ldur	x8, [x21, #-24]
  402e70:	str	x8, [sp, #128]
  402e74:	ldr	x9, [x8]
  402e78:	orr	x9, x9, #0x80
  402e7c:	str	x9, [x8]
  402e80:	ldr	x8, [sp, #128]
  402e84:	ldr	w9, [x8, #232]
  402e88:	cmp	w9, #0x3
  402e8c:	b.hi	404588 <sqrt@plt+0x2b68>  // b.pmore
  402e90:	adrp	x10, 41d000 <_ZdlPvm@@Base+0x4dc>
  402e94:	add	x10, x10, #0xcfc
  402e98:	adr	x11, 402eec <sqrt@plt+0x14cc>
  402e9c:	ldrh	w12, [x10, x9, lsl #1]
  402ea0:	add	x11, x11, x12, lsl #2
  402ea4:	br	x11
  402ea8:	ldur	x8, [x21, #-24]
  402eac:	mov	w10, #0x1                   	// #1
  402eb0:	str	x8, [sp, #128]
  402eb4:	ldr	x9, [x8]
  402eb8:	str	w10, [x8, #232]
  402ebc:	orr	x9, x9, #0x80
  402ec0:	str	x9, [x8]
  402ec4:	ldr	x8, [sp, #128]
  402ec8:	ldr	d0, [x8, #160]
  402ecc:	b	404098 <sqrt@plt+0x2678>
  402ed0:	ldur	x8, [x21, #-48]
  402ed4:	str	x8, [sp, #128]
  402ed8:	ldr	x9, [x8]
  402edc:	str	wzr, [x8, #232]
  402ee0:	orr	x9, x9, #0x80
  402ee4:	str	x9, [x8]
  402ee8:	ldr	x8, [sp, #128]
  402eec:	ldr	d0, [x21]
  402ef0:	b	404124 <sqrt@plt+0x2704>
  402ef4:	ldur	x8, [x21, #-24]
  402ef8:	mov	w10, #0x2                   	// #2
  402efc:	str	x8, [sp, #128]
  402f00:	ldr	x9, [x8]
  402f04:	str	w10, [x8, #232]
  402f08:	orr	x9, x9, #0x80
  402f0c:	str	x9, [x8]
  402f10:	ldr	x8, [sp, #128]
  402f14:	ldr	d0, [x8, #152]
  402f18:	b	402f40 <sqrt@plt+0x1520>
  402f1c:	ldur	x8, [x21, #-48]
  402f20:	mov	w10, #0x2                   	// #2
  402f24:	str	x8, [sp, #128]
  402f28:	ldr	x9, [x8]
  402f2c:	str	w10, [x8, #232]
  402f30:	orr	x9, x9, #0x80
  402f34:	str	x9, [x8]
  402f38:	ldr	x8, [sp, #128]
  402f3c:	ldr	d0, [x21]
  402f40:	ldr	d1, [x8, #248]
  402f44:	fsub	d0, d1, d0
  402f48:	str	d0, [x8, #248]
  402f4c:	b	404588 <sqrt@plt+0x2b68>
  402f50:	mov	x26, x22
  402f54:	ldur	x22, [x21, #-48]
  402f58:	str	x22, [sp, #128]
  402f5c:	ldr	x8, [x22]
  402f60:	tbz	w8, #7, 402f8c <sqrt@plt+0x156c>
  402f64:	mov	w0, #0x20                  	// #32
  402f68:	bl	41ca74 <_Znwm@@Base>
  402f6c:	ldr	w2, [x22, #264]
  402f70:	ldr	x3, [x22, #240]
  402f74:	mov	x23, x0
  402f78:	add	x1, x22, #0xf8
  402f7c:	bl	410068 <sqrt@plt+0xe648>
  402f80:	ldr	x22, [sp, #128]
  402f84:	ldr	x8, [x22]
  402f88:	str	x23, [x22, #240]
  402f8c:	orr	x8, x8, #0x80
  402f90:	str	x8, [x22]
  402f94:	ldr	x8, [x21]
  402f98:	ldr	x9, [sp, #128]
  402f9c:	mov	w11, #0x1                   	// #1
  402fa0:	mov	x22, x26
  402fa4:	str	x8, [x9, #248]
  402fa8:	ldr	x8, [x21, #8]
  402fac:	ldr	x10, [x9]
  402fb0:	str	w11, [x9, #264]
  402fb4:	str	x8, [x9, #256]
  402fb8:	orr	x8, x10, #0x8000
  402fbc:	str	x8, [x9]
  402fc0:	ldr	x8, [x21]
  402fc4:	ldr	x9, [sp, #128]
  402fc8:	str	x8, [x9, #64]
  402fcc:	ldr	x8, [x21, #8]
  402fd0:	str	x8, [x9, #72]
  402fd4:	b	404588 <sqrt@plt+0x2b68>
  402fd8:	ldur	x8, [x21, #-48]
  402fdc:	str	x8, [sp, #128]
  402fe0:	ldr	x9, [x8]
  402fe4:	orr	x9, x9, #0x400
  402fe8:	str	x9, [x8]
  402fec:	ldr	x9, [x21]
  402ff0:	ldr	x8, [sp, #128]
  402ff4:	str	x9, [x8, #80]
  402ff8:	ldr	w9, [x8, #8]
  402ffc:	ldr	x10, [x21, #8]
  403000:	cmp	w9, #0x4
  403004:	str	x10, [x8, #88]
  403008:	b.ne	40413c <sqrt@plt+0x271c>  // b.any
  40300c:	b	404588 <sqrt@plt+0x2b68>
  403010:	ldur	x8, [x21, #-48]
  403014:	str	x8, [sp, #128]
  403018:	ldr	x9, [x8]
  40301c:	orr	x9, x9, #0x800
  403020:	str	x9, [x8]
  403024:	ldr	x8, [x21]
  403028:	ldr	x9, [sp, #128]
  40302c:	str	x8, [x9, #112]
  403030:	b	404588 <sqrt@plt+0x2b68>
  403034:	ldur	x8, [x21, #-48]
  403038:	str	x8, [sp, #128]
  40303c:	ldr	x9, [x8]
  403040:	orr	x9, x9, #0x80
  403044:	str	x9, [x8]
  403048:	ldr	x8, [sp, #128]
  40304c:	ldr	d0, [x21]
  403050:	ldp	d1, d2, [x8, #248]
  403054:	fadd	d0, d0, d1
  403058:	str	d0, [x8, #248]
  40305c:	ldr	d0, [x21, #8]
  403060:	fadd	d0, d0, d2
  403064:	str	d0, [x8, #256]
  403068:	b	404588 <sqrt@plt+0x2b68>
  40306c:	mov	x26, x22
  403070:	ldur	x22, [x21, #-24]
  403074:	str	x22, [sp, #128]
  403078:	ldrb	w8, [x22]
  40307c:	tbnz	w8, #7, 40499c <sqrt@plt+0x2f7c>
  403080:	ldr	w8, [x22, #232]
  403084:	cmp	w8, #0x3
  403088:	b.hi	40499c <sqrt@plt+0x2f7c>  // b.pmore
  40308c:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x4dc>
  403090:	add	x9, x9, #0xcf4
  403094:	adr	x10, 4030a4 <sqrt@plt+0x1684>
  403098:	ldrh	w11, [x9, x8, lsl #1]
  40309c:	add	x10, x10, x11, lsl #2
  4030a0:	br	x10
  4030a4:	ldr	d0, [x22, #152]
  4030a8:	ldr	d1, [x22, #248]
  4030ac:	fadd	d0, d0, d1
  4030b0:	b	404984 <sqrt@plt+0x2f64>
  4030b4:	ldur	x8, [x21, #-24]
  4030b8:	mov	x26, x22
  4030bc:	mov	x28, x24
  4030c0:	str	x8, [sp, #128]
  4030c4:	ldr	x9, [x8]
  4030c8:	orr	x9, x9, #0x1
  4030cc:	str	x9, [x8]
  4030d0:	ldr	x8, [sp, #128]
  4030d4:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  4030d8:	add	x9, x9, #0x9b0
  4030dc:	str	x8, [sp]
  4030e0:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  4030e4:	add	x8, x8, #0x1f8
  4030e8:	ldr	x22, [x8]
  4030ec:	ldr	x23, [x9]
  4030f0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  4030f4:	add	x0, x0, #0x18b
  4030f8:	bl	41cb30 <_ZdlPvm@@Base+0xc>
  4030fc:	ldr	w25, [x22, #8]
  403100:	ldr	x24, [x22]
  403104:	udiv	x8, x0, x25
  403108:	msub	x22, x8, x25, x0
  40310c:	lsl	x8, x22, #4
  403110:	ldr	x0, [x24, x8]
  403114:	cbz	x0, 403160 <sqrt@plt+0x1740>
  403118:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40311c:	add	x1, x1, #0x18b
  403120:	bl	401910 <strcmp@plt>
  403124:	cbz	w0, 403154 <sqrt@plt+0x1734>
  403128:	cmp	w22, #0x0
  40312c:	csel	w8, w25, w22, eq  // eq = none
  403130:	sub	w22, w8, #0x1
  403134:	lsl	x8, x22, #4
  403138:	ldr	x0, [x24, x8]
  40313c:	cbz	x0, 403160 <sqrt@plt+0x1740>
  403140:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  403144:	add	x1, x1, #0x18b
  403148:	bl	401910 <strcmp@plt>
  40314c:	cbnz	w0, 403128 <sqrt@plt+0x1708>
  403150:	mov	w22, w22
  403154:	add	x8, x24, x22, lsl #4
  403158:	ldr	x8, [x8, #8]
  40315c:	cbnz	x8, 4044a4 <sqrt@plt+0x2a84>
  403160:	adrp	x25, 438000 <_Znam@GLIBCXX_3.4>
  403164:	mov	x24, x28
  403168:	mov	x22, x26
  40316c:	cbz	x23, 404588 <sqrt@plt+0x2b68>
  403170:	add	x8, x23, #0x20
  403174:	add	x9, x23, #0x18
  403178:	b	4030e8 <sqrt@plt+0x16c8>
  40317c:	ldur	x8, [x21, #-48]
  403180:	str	x8, [sp, #128]
  403184:	ldr	x9, [x8]
  403188:	orr	x9, x9, #0x1
  40318c:	b	403268 <sqrt@plt+0x1848>
  403190:	ldur	x8, [x21, #-24]
  403194:	mov	x26, x22
  403198:	mov	x28, x24
  40319c:	str	x8, [sp, #128]
  4031a0:	ldr	x9, [x8]
  4031a4:	orr	x9, x9, #0x2
  4031a8:	str	x9, [x8]
  4031ac:	ldr	x8, [sp, #128]
  4031b0:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  4031b4:	add	x9, x9, #0x9b0
  4031b8:	str	x8, [sp]
  4031bc:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  4031c0:	add	x8, x8, #0x1f8
  4031c4:	ldr	x22, [x8]
  4031c8:	ldr	x23, [x9]
  4031cc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  4031d0:	add	x0, x0, #0x18b
  4031d4:	bl	41cb30 <_ZdlPvm@@Base+0xc>
  4031d8:	ldr	w25, [x22, #8]
  4031dc:	ldr	x24, [x22]
  4031e0:	udiv	x8, x0, x25
  4031e4:	msub	x22, x8, x25, x0
  4031e8:	lsl	x8, x22, #4
  4031ec:	ldr	x0, [x24, x8]
  4031f0:	cbz	x0, 40323c <sqrt@plt+0x181c>
  4031f4:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  4031f8:	add	x1, x1, #0x18b
  4031fc:	bl	401910 <strcmp@plt>
  403200:	cbz	w0, 403230 <sqrt@plt+0x1810>
  403204:	cmp	w22, #0x0
  403208:	csel	w8, w25, w22, eq  // eq = none
  40320c:	sub	w22, w8, #0x1
  403210:	lsl	x8, x22, #4
  403214:	ldr	x0, [x24, x8]
  403218:	cbz	x0, 40323c <sqrt@plt+0x181c>
  40321c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  403220:	add	x1, x1, #0x18b
  403224:	bl	401910 <strcmp@plt>
  403228:	cbnz	w0, 403204 <sqrt@plt+0x17e4>
  40322c:	mov	w22, w22
  403230:	add	x8, x24, x22, lsl #4
  403234:	ldr	x8, [x8, #8]
  403238:	cbnz	x8, 4044a4 <sqrt@plt+0x2a84>
  40323c:	adrp	x25, 438000 <_Znam@GLIBCXX_3.4>
  403240:	mov	x24, x28
  403244:	mov	x22, x26
  403248:	cbz	x23, 404588 <sqrt@plt+0x2b68>
  40324c:	add	x8, x23, #0x20
  403250:	add	x9, x23, #0x18
  403254:	b	4031c4 <sqrt@plt+0x17a4>
  403258:	ldur	x8, [x21, #-48]
  40325c:	str	x8, [sp, #128]
  403260:	ldr	x9, [x8]
  403264:	orr	x9, x9, #0x2
  403268:	str	x9, [x8]
  40326c:	ldr	x8, [x21]
  403270:	ldr	x9, [sp, #128]
  403274:	str	x8, [x9, #40]
  403278:	b	404588 <sqrt@plt+0x2b68>
  40327c:	ldur	x8, [x21, #-48]
  403280:	str	x8, [sp, #128]
  403284:	ldr	x9, [x8]
  403288:	orr	x9, x9, #0x1000000
  40328c:	str	x9, [x8]
  403290:	ldr	x8, [x21]
  403294:	ldr	x9, [sp, #128]
  403298:	str	x8, [x9, #200]
  40329c:	b	404588 <sqrt@plt+0x2b68>
  4032a0:	ldur	x8, [x21, #-48]
  4032a4:	str	x8, [sp, #128]
  4032a8:	ldr	x9, [x8]
  4032ac:	orr	x9, x9, #0x2000000
  4032b0:	str	x9, [x8]
  4032b4:	ldr	x8, [x21]
  4032b8:	ldr	x9, [sp, #128]
  4032bc:	str	x8, [x9, #208]
  4032c0:	b	404588 <sqrt@plt+0x2b68>
  4032c4:	ldur	x8, [x21, #-24]
  4032c8:	str	x8, [sp, #128]
  4032cc:	ldr	x9, [x8]
  4032d0:	tbnz	w9, #17, 4044c0 <sqrt@plt+0x2aa0>
  4032d4:	tbnz	w9, #16, 40492c <sqrt@plt+0x2f0c>
  4032d8:	orr	x9, x9, #0x20000
  4032dc:	str	x9, [x8]
  4032e0:	b	404588 <sqrt@plt+0x2b68>
  4032e4:	ldur	x8, [x21, #-48]
  4032e8:	str	x8, [sp, #128]
  4032ec:	ldr	x9, [x8]
  4032f0:	tbnz	w9, #17, 4044e4 <sqrt@plt+0x2ac4>
  4032f4:	ldr	x10, [x21]
  4032f8:	str	x10, [x8, #176]
  4032fc:	tbnz	w9, #16, 404588 <sqrt@plt+0x2b68>
  403300:	orr	x9, x9, #0x10000
  403304:	str	x10, [x8, #168]
  403308:	str	x9, [x8]
  40330c:	b	404588 <sqrt@plt+0x2b68>
  403310:	ldur	x8, [x21, #-24]
  403314:	str	x8, [sp, #128]
  403318:	ldr	x9, [x8]
  40331c:	orr	x9, x9, #0x100
  403320:	str	x9, [x8]
  403324:	b	404588 <sqrt@plt+0x2b68>
  403328:	ldur	x8, [x21, #-24]
  40332c:	str	x8, [sp, #128]
  403330:	ldr	x9, [x8]
  403334:	orr	x9, x9, #0x20
  403338:	str	x9, [x8]
  40333c:	b	404588 <sqrt@plt+0x2b68>
  403340:	ldur	x8, [x21, #-24]
  403344:	str	x8, [sp, #128]
  403348:	ldr	x9, [x8]
  40334c:	orr	x9, x9, #0x4
  403350:	str	x9, [x8]
  403354:	b	404588 <sqrt@plt+0x2b68>
  403358:	ldur	x8, [x21, #-24]
  40335c:	str	x8, [sp, #128]
  403360:	ldr	x9, [x8]
  403364:	and	x9, x9, #0xfffffffffffffffb
  403368:	str	x9, [x8]
  40336c:	b	404588 <sqrt@plt+0x2b68>
  403370:	ldur	x8, [x21, #-24]
  403374:	mov	x26, x22
  403378:	str	x8, [sp, #128]
  40337c:	add	x8, x8, #0x78
  403380:	mov	x22, x8
  403384:	ldr	x8, [x8]
  403388:	cbnz	x8, 403380 <sqrt@plt+0x1960>
  40338c:	mov	w0, #0x28                  	// #40
  403390:	bl	41ca74 <_Znwm@@Base>
  403394:	ldp	x1, x2, [x21]
  403398:	ldr	w3, [x21, #16]
  40339c:	mov	x23, x0
  4033a0:	bl	41007c <sqrt@plt+0xe65c>
  4033a4:	str	x23, [x22]
  4033a8:	mov	x22, x26
  4033ac:	b	404588 <sqrt@plt+0x2b68>
  4033b0:	ldur	x8, [x21, #-24]
  4033b4:	str	x8, [sp, #128]
  4033b8:	ldr	x8, [x8, #120]
  4033bc:	cbz	x8, 404588 <sqrt@plt+0x2b68>
  4033c0:	mov	x9, x8
  4033c4:	ldr	x8, [x8]
  4033c8:	cbnz	x8, 4033c0 <sqrt@plt+0x19a0>
  4033cc:	mov	w8, #0x1                   	// #1
  4033d0:	str	w8, [x9, #16]
  4033d4:	b	404588 <sqrt@plt+0x2b68>
  4033d8:	ldur	x8, [x21, #-24]
  4033dc:	str	x8, [sp, #128]
  4033e0:	ldr	x8, [x8, #120]
  4033e4:	cbz	x8, 404588 <sqrt@plt+0x2b68>
  4033e8:	mov	x9, x8
  4033ec:	ldr	x8, [x8]
  4033f0:	cbnz	x8, 4033e8 <sqrt@plt+0x19c8>
  4033f4:	mov	w8, #0x2                   	// #2
  4033f8:	str	w8, [x9, #16]
  4033fc:	b	404588 <sqrt@plt+0x2b68>
  403400:	ldur	x8, [x21, #-24]
  403404:	str	x8, [sp, #128]
  403408:	ldr	x8, [x8, #120]
  40340c:	cbz	x8, 404588 <sqrt@plt+0x2b68>
  403410:	mov	x9, x8
  403414:	ldr	x8, [x8]
  403418:	cbnz	x8, 403410 <sqrt@plt+0x19f0>
  40341c:	mov	w8, #0x1                   	// #1
  403420:	str	w8, [x9, #20]
  403424:	b	404588 <sqrt@plt+0x2b68>
  403428:	ldur	x8, [x21, #-24]
  40342c:	str	x8, [sp, #128]
  403430:	ldr	x8, [x8, #120]
  403434:	cbz	x8, 404588 <sqrt@plt+0x2b68>
  403438:	mov	x9, x8
  40343c:	ldr	x8, [x8]
  403440:	cbnz	x8, 403438 <sqrt@plt+0x1a18>
  403444:	mov	w8, #0x2                   	// #2
  403448:	str	w8, [x9, #20]
  40344c:	b	404588 <sqrt@plt+0x2b68>
  403450:	ldur	x8, [x21, #-48]
  403454:	str	x8, [sp, #128]
  403458:	ldr	x9, [x8]
  40345c:	orr	x9, x9, #0x40000
  403460:	str	x9, [x8]
  403464:	ldr	x8, [x21]
  403468:	ldr	x9, [sp, #128]
  40346c:	str	x8, [x9, #184]
  403470:	b	404588 <sqrt@plt+0x2b68>
  403474:	ldur	w8, [x21, #-32]
  403478:	ldp	x0, x9, [x21, #-48]
  40347c:	ldur	x1, [x21, #-24]
  403480:	ldur	w2, [x21, #-16]
  403484:	str	w8, [sp, #144]
  403488:	str	x9, [sp, #136]
  40348c:	bl	4054fc <sqrt@plt+0x3adc>
  403490:	ldur	x8, [x21, #-24]
  403494:	str	x0, [sp, #128]
  403498:	cbz	x8, 4034a4 <sqrt@plt+0x1a84>
  40349c:	mov	x0, x8
  4034a0:	bl	4018c0 <_ZdaPv@plt>
  4034a4:	ldur	x0, [x21, #-48]
  4034a8:	bl	401730 <free@plt>
  4034ac:	b	404588 <sqrt@plt+0x2b68>
  4034b0:	stp	xzr, xzr, [sp, #128]
  4034b4:	b	404588 <sqrt@plt+0x2b68>
  4034b8:	ldur	q0, [x21, #-48]
  4034bc:	mov	x28, x24
  4034c0:	str	q0, [sp, #128]
  4034c4:	ldp	w24, w8, [sp, #136]
  4034c8:	sxtw	x8, w8
  4034cc:	cmp	w24, w8
  4034d0:	b.lt	404948 <sqrt@plt+0x2f28>  // b.tstop
  4034d4:	cbz	w24, 404934 <sqrt@plt+0x2f14>
  4034d8:	ldr	x26, [sp, #128]
  4034dc:	lsl	x9, x8, #1
  4034e0:	lsl	x8, x8, #4
  4034e4:	cmp	xzr, x9, lsr #61
  4034e8:	csinv	x0, x8, xzr, eq  // eq = none
  4034ec:	str	x22, [sp]
  4034f0:	sxtw	x22, w24
  4034f4:	str	w9, [sp, #140]
  4034f8:	bl	401660 <_Znam@plt>
  4034fc:	lsl	x2, x22, #3
  403500:	ldr	x22, [sp]
  403504:	mov	x1, x26
  403508:	mov	x23, x0
  40350c:	bl	401680 <memcpy@plt>
  403510:	str	x23, [sp, #128]
  403514:	cbz	x26, 404948 <sqrt@plt+0x2f28>
  403518:	mov	x0, x26
  40351c:	bl	4018c0 <_ZdaPv@plt>
  403520:	ldr	w24, [sp, #136]
  403524:	b	404948 <sqrt@plt+0x2f28>
  403528:	add	x0, sp, #0x40
  40352c:	mov	x1, x21
  403530:	b	40353c <sqrt@plt+0x1b1c>
  403534:	sub	x1, x21, #0x18
  403538:	add	x0, sp, #0x40
  40353c:	bl	40fba4 <sqrt@plt+0xe184>
  403540:	ldr	q0, [sp, #64]
  403544:	str	q0, [sp, #128]
  403548:	b	404588 <sqrt@plt+0x2b68>
  40354c:	ldp	d0, d1, [x21, #-48]
  403550:	ldp	d2, d3, [x21]
  403554:	b	4035bc <sqrt@plt+0x1b9c>
  403558:	ldp	d0, d1, [x21, #-72]
  40355c:	ldp	d2, d3, [x21, #-24]
  403560:	b	4035bc <sqrt@plt+0x1b9c>
  403564:	ldp	d0, d1, [x21, #-48]
  403568:	ldp	d2, d3, [x21]
  40356c:	b	4042fc <sqrt@plt+0x28dc>
  403570:	ldur	x8, [x21, #-72]
  403574:	ldur	x9, [x21, #-16]
  403578:	b	403dac <sqrt@plt+0x238c>
  40357c:	ldur	d0, [x21, #-96]
  403580:	ldp	d2, d6, [x21]
  403584:	ldur	d3, [x21, #-96]
  403588:	ldp	d4, d5, [x21, #-48]
  40358c:	b	4035a0 <sqrt@plt+0x1b80>
  403590:	ldur	d0, [x21, #-144]
  403594:	ldp	d2, d6, [x21, #-48]
  403598:	ldur	d3, [x21, #-144]
  40359c:	ldp	d4, d5, [x21, #-96]
  4035a0:	fmov	d1, #1.000000000000000000e+00
  4035a4:	fmul	d2, d0, d2
  4035a8:	fsub	d0, d1, d0
  4035ac:	fsub	d1, d1, d3
  4035b0:	fmul	d3, d3, d6
  4035b4:	fmul	d0, d0, d4
  4035b8:	fmul	d1, d1, d5
  4035bc:	fadd	d0, d0, d2
  4035c0:	fadd	d1, d1, d3
  4035c4:	b	404304 <sqrt@plt+0x28e4>
  4035c8:	ldur	x8, [x21, #-48]
  4035cc:	ldr	x9, [x21]
  4035d0:	b	403dac <sqrt@plt+0x238c>
  4035d4:	ldp	x1, x2, [x21, #-24]
  4035d8:	add	x0, sp, #0x40
  4035dc:	bl	414568 <sqrt@plt+0x12b48>
  4035e0:	add	x0, sp, #0x40
  4035e4:	add	x2, sp, #0x80
  4035e8:	mov	x1, x21
  4035ec:	bl	410f84 <sqrt@plt+0xf564>
  4035f0:	mov	w23, w0
  4035f4:	add	x0, sp, #0x40
  4035f8:	bl	4145d4 <sqrt@plt+0x12bb4>
  4035fc:	cbnz	w23, 404588 <sqrt@plt+0x2b68>
  403600:	b	404b88 <sqrt@plt+0x3168>
  403604:	mov	x23, x21
  403608:	ldr	x1, [x23], #-48
  40360c:	add	x0, sp, #0x40
  403610:	mov	x2, xzr
  403614:	mov	x3, xzr
  403618:	bl	414594 <sqrt@plt+0x12b74>
  40361c:	add	x0, sp, #0x40
  403620:	add	x2, sp, #0x80
  403624:	mov	x1, x23
  403628:	bl	410f84 <sqrt@plt+0xf564>
  40362c:	mov	w23, w0
  403630:	add	x0, sp, #0x40
  403634:	bl	4145d4 <sqrt@plt+0x12bb4>
  403638:	cbnz	w23, 404588 <sqrt@plt+0x2b68>
  40363c:	b	404b88 <sqrt@plt+0x3168>
  403640:	ldr	w8, [x21]
  403644:	str	w8, [sp, #128]
  403648:	b	404588 <sqrt@plt+0x2b68>
  40364c:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  403650:	ldr	x23, [x8, #2488]
  403654:	cbz	x23, 404a2c <sqrt@plt+0x300c>
  403658:	mov	x26, x22
  40365c:	mov	w22, wzr
  403660:	b	40366c <sqrt@plt+0x1c4c>
  403664:	ldr	x23, [x23, #16]
  403668:	cbz	x23, 404a2c <sqrt@plt+0x300c>
  40366c:	ldr	x8, [x23]
  403670:	mov	x0, x23
  403674:	ldr	x8, [x8, #168]
  403678:	blr	x8
  40367c:	ldr	w8, [x21]
  403680:	cmp	w0, w8
  403684:	b.ne	403664 <sqrt@plt+0x1c44>  // b.any
  403688:	ldur	w8, [x21, #-24]
  40368c:	add	w22, w22, #0x1
  403690:	cmp	w22, w8
  403694:	b.ne	403664 <sqrt@plt+0x1c44>  // b.any
  403698:	b	4036e8 <sqrt@plt+0x1cc8>
  40369c:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  4036a0:	ldr	x23, [x8, #2496]
  4036a4:	cbz	x23, 404a88 <sqrt@plt+0x3068>
  4036a8:	mov	x26, x22
  4036ac:	mov	w22, wzr
  4036b0:	b	4036bc <sqrt@plt+0x1c9c>
  4036b4:	ldr	x23, [x23, #8]
  4036b8:	cbz	x23, 404a88 <sqrt@plt+0x3068>
  4036bc:	ldr	x8, [x23]
  4036c0:	mov	x0, x23
  4036c4:	ldr	x8, [x8, #168]
  4036c8:	blr	x8
  4036cc:	ldr	w8, [x21]
  4036d0:	cmp	w0, w8
  4036d4:	b.ne	4036b4 <sqrt@plt+0x1c94>  // b.any
  4036d8:	ldur	w8, [x21, #-24]
  4036dc:	add	w22, w22, #0x1
  4036e0:	cmp	w22, w8
  4036e4:	b.ne	4036b4 <sqrt@plt+0x1c94>  // b.any
  4036e8:	str	x23, [sp, #128]
  4036ec:	mov	x22, x26
  4036f0:	b	404588 <sqrt@plt+0x2b68>
  4036f4:	mov	w8, #0x2                   	// #2
  4036f8:	str	w8, [sp, #128]
  4036fc:	b	404588 <sqrt@plt+0x2b68>
  403700:	mov	w8, #0x3                   	// #3
  403704:	str	w8, [sp, #128]
  403708:	b	404588 <sqrt@plt+0x2b68>
  40370c:	mov	w8, #0x4                   	// #4
  403710:	str	w8, [sp, #128]
  403714:	b	404588 <sqrt@plt+0x2b68>
  403718:	mov	w8, #0x6                   	// #6
  40371c:	str	w8, [sp, #128]
  403720:	b	404588 <sqrt@plt+0x2b68>
  403724:	mov	w8, #0x7                   	// #7
  403728:	str	w8, [sp, #128]
  40372c:	b	404588 <sqrt@plt+0x2b68>
  403730:	mov	w8, #0x5                   	// #5
  403734:	str	w8, [sp, #128]
  403738:	b	404588 <sqrt@plt+0x2b68>
  40373c:	mov	w8, #0x9                   	// #9
  403740:	str	w8, [sp, #128]
  403744:	b	404588 <sqrt@plt+0x2b68>
  403748:	mov	w0, #0x38                  	// #56
  40374c:	bl	41ca74 <_Znwm@@Base>
  403750:	ldr	x1, [x21]
  403754:	mov	x23, x0
  403758:	mov	x2, xzr
  40375c:	mov	x3, xzr
  403760:	bl	414594 <sqrt@plt+0x12b74>
  403764:	b	4043dc <sqrt@plt+0x29bc>
  403768:	ldur	x0, [x21, #-48]
  40376c:	ldr	x1, [x21]
  403770:	str	x0, [sp, #128]
  403774:	bl	4146a0 <sqrt@plt+0x12c80>
  403778:	b	404588 <sqrt@plt+0x2b68>
  40377c:	ldur	w1, [x21, #-72]
  403780:	add	x0, sp, #0x40
  403784:	bl	41b3fc <sqrt@plt+0x199dc>
  403788:	ldur	w8, [x21, #-72]
  40378c:	sub	w9, w8, #0xa
  403790:	cmp	w9, #0xb
  403794:	b.cc	404444 <sqrt@plt+0x2a24>  // b.lo, b.ul, b.last
  403798:	mov	w9, #0x6667                	// #26215
  40379c:	movk	w9, #0x6666, lsl #16
  4037a0:	smull	x9, w8, w9
  4037a4:	lsr	x10, x9, #63
  4037a8:	asr	x9, x9, #34
  4037ac:	add	w9, w9, w10
  4037b0:	mov	w10, #0xa                   	// #10
  4037b4:	msub	w8, w9, w10, w8
  4037b8:	sxtw	x8, w8
  4037bc:	sub	x8, x8, #0x1
  4037c0:	cmp	w8, #0x2
  4037c4:	b.hi	404444 <sqrt@plt+0x2a24>  // b.pmore
  4037c8:	adrp	x9, 421000 <_ZdlPvm@@Base+0x44dc>
  4037cc:	add	x9, x9, #0x98
  4037d0:	ldr	x1, [x9, x8, lsl #3]
  4037d4:	b	40444c <sqrt@plt+0x2a2c>
  4037d8:	ldur	w8, [x21, #-24]
  4037dc:	sub	w8, w8, #0x1
  4037e0:	cmp	w8, #0x9
  4037e4:	b.hi	404510 <sqrt@plt+0x2af0>  // b.pmore
  4037e8:	adrp	x9, 421000 <_ZdlPvm@@Base+0x44dc>
  4037ec:	add	x9, x9, #0xb0
  4037f0:	ldr	x1, [x9, w8, sxtw #3]
  4037f4:	b	404518 <sqrt@plt+0x2af8>
  4037f8:	ldur	w1, [x21, #-48]
  4037fc:	add	x0, sp, #0x40
  403800:	bl	41b3fc <sqrt@plt+0x199dc>
  403804:	ldur	w8, [x21, #-48]
  403808:	sub	w9, w8, #0xa
  40380c:	cmp	w9, #0xb
  403810:	b.cc	404474 <sqrt@plt+0x2a54>  // b.lo, b.ul, b.last
  403814:	mov	w9, #0x6667                	// #26215
  403818:	movk	w9, #0x6666, lsl #16
  40381c:	smull	x9, w8, w9
  403820:	lsr	x10, x9, #63
  403824:	asr	x9, x9, #34
  403828:	add	w9, w9, w10
  40382c:	mov	w10, #0xa                   	// #10
  403830:	msub	w8, w9, w10, w8
  403834:	sxtw	x8, w8
  403838:	sub	x8, x8, #0x1
  40383c:	cmp	w8, #0x2
  403840:	b.hi	404474 <sqrt@plt+0x2a54>  // b.pmore
  403844:	adrp	x9, 421000 <_ZdlPvm@@Base+0x44dc>
  403848:	add	x9, x9, #0x98
  40384c:	ldr	x1, [x9, x8, lsl #3]
  403850:	b	40447c <sqrt@plt+0x2a5c>
  403854:	ldur	d0, [x21, #-48]
  403858:	ldr	d1, [x21]
  40385c:	fmov	d2, xzr
  403860:	fcmp	d0, d1
  403864:	fmov	d0, #1.000000000000000000e+00
  403868:	fcsel	d0, d0, d2, mi  // mi = first
  40386c:	str	d0, [sp, #128]
  403870:	b	404588 <sqrt@plt+0x2b68>
  403874:	ldr	x0, [x21]
  403878:	bl	404eec <sqrt@plt+0x34cc>
  40387c:	cbz	x0, 404be4 <sqrt@plt+0x31c4>
  403880:	ldr	x8, [x0, #8]
  403884:	ldr	x0, [x21]
  403888:	str	x8, [sp, #128]
  40388c:	bl	401730 <free@plt>
  403890:	b	404588 <sqrt@plt+0x2b68>
  403894:	ldur	x0, [x21, #-24]
  403898:	cbz	x0, 40463c <sqrt@plt+0x2c1c>
  40389c:	ldr	x8, [x0]
  4038a0:	ldr	x8, [x8, #16]
  4038a4:	blr	x8
  4038a8:	str	d0, [sp, #128]
  4038ac:	b	404588 <sqrt@plt+0x2b68>
  4038b0:	ldur	x0, [x21, #-24]
  4038b4:	cbz	x0, 404644 <sqrt@plt+0x2c24>
  4038b8:	ldr	x8, [x0]
  4038bc:	ldr	x8, [x8, #16]
  4038c0:	blr	x8
  4038c4:	str	d1, [sp, #128]
  4038c8:	b	404588 <sqrt@plt+0x2b68>
  4038cc:	ldur	x0, [x21, #-24]
  4038d0:	cbz	x0, 403914 <sqrt@plt+0x1ef4>
  4038d4:	ldr	x8, [x0]
  4038d8:	ldr	x8, [x8, #40]
  4038dc:	blr	x8
  4038e0:	b	403b74 <sqrt@plt+0x2154>
  4038e4:	ldur	x0, [x21, #-24]
  4038e8:	cbz	x0, 403914 <sqrt@plt+0x1ef4>
  4038ec:	ldr	x8, [x0]
  4038f0:	ldr	x8, [x8, #24]
  4038f4:	blr	x8
  4038f8:	b	403b74 <sqrt@plt+0x2154>
  4038fc:	ldur	x0, [x21, #-24]
  403900:	cbz	x0, 403914 <sqrt@plt+0x1ef4>
  403904:	ldr	x8, [x0]
  403908:	ldr	x8, [x8, #32]
  40390c:	blr	x8
  403910:	b	403b74 <sqrt@plt+0x2154>
  403914:	str	xzr, [sp, #128]
  403918:	b	404588 <sqrt@plt+0x2b68>
  40391c:	ldur	d0, [x21, #-48]
  403920:	ldr	d1, [x21]
  403924:	fadd	d0, d0, d1
  403928:	b	403b74 <sqrt@plt+0x2154>
  40392c:	ldur	d0, [x21, #-48]
  403930:	ldr	d1, [x21]
  403934:	fsub	d0, d0, d1
  403938:	str	d0, [sp, #128]
  40393c:	b	404588 <sqrt@plt+0x2b68>
  403940:	ldur	d0, [x21, #-48]
  403944:	ldr	d1, [x21]
  403948:	fmul	d0, d0, d1
  40394c:	b	403b74 <sqrt@plt+0x2154>
  403950:	ldr	d0, [x21]
  403954:	fcmp	d0, #0.0
  403958:	b.eq	404bfc <sqrt@plt+0x31dc>  // b.none
  40395c:	ldur	d1, [x21, #-48]
  403960:	fdiv	d0, d1, d0
  403964:	str	d0, [sp, #128]
  403968:	b	404588 <sqrt@plt+0x2b68>
  40396c:	ldr	d1, [x21]
  403970:	fcmp	d1, #0.0
  403974:	b.eq	404c20 <sqrt@plt+0x3200>  // b.none
  403978:	ldur	d0, [x21, #-48]
  40397c:	bl	401780 <fmod@plt>
  403980:	str	d0, [sp, #128]
  403984:	b	404588 <sqrt@plt+0x2b68>
  403988:	bl	4018d0 <__errno_location@plt>
  40398c:	str	wzr, [x0]
  403990:	ldur	d0, [x21, #-48]
  403994:	ldr	d1, [x21]
  403998:	mov	x23, x0
  40399c:	bl	401980 <pow@plt>
  4039a0:	str	d0, [sp, #128]
  4039a4:	ldr	w8, [x23]
  4039a8:	cmp	w8, #0x22
  4039ac:	b.eq	404c6c <sqrt@plt+0x324c>  // b.none
  4039b0:	cmp	w8, #0x21
  4039b4:	b.ne	404588 <sqrt@plt+0x2b68>  // b.any
  4039b8:	b	404c78 <sqrt@plt+0x3258>
  4039bc:	ldr	d0, [x21]
  4039c0:	fneg	d0, d0
  4039c4:	str	d0, [sp, #128]
  4039c8:	b	404588 <sqrt@plt+0x2b68>
  4039cc:	bl	4018d0 <__errno_location@plt>
  4039d0:	str	wzr, [x0]
  4039d4:	ldur	d0, [x21, #-24]
  4039d8:	mov	x23, x0
  4039dc:	bl	4018f0 <sin@plt>
  4039e0:	str	d0, [sp, #128]
  4039e4:	ldr	w8, [x23]
  4039e8:	cmp	w8, #0x22
  4039ec:	b.ne	404588 <sqrt@plt+0x2b68>  // b.any
  4039f0:	b	404c2c <sqrt@plt+0x320c>
  4039f4:	bl	4018d0 <__errno_location@plt>
  4039f8:	str	wzr, [x0]
  4039fc:	ldur	d0, [x21, #-24]
  403a00:	mov	x23, x0
  403a04:	bl	4016a0 <cos@plt>
  403a08:	str	d0, [sp, #128]
  403a0c:	ldr	w8, [x23]
  403a10:	cmp	w8, #0x22
  403a14:	b.ne	404588 <sqrt@plt+0x2b68>  // b.any
  403a18:	b	404c08 <sqrt@plt+0x31e8>
  403a1c:	bl	4018d0 <__errno_location@plt>
  403a20:	str	wzr, [x0]
  403a24:	ldur	d0, [x21, #-72]
  403a28:	ldur	d1, [x21, #-24]
  403a2c:	mov	x23, x0
  403a30:	bl	401800 <atan2@plt>
  403a34:	str	d0, [sp, #128]
  403a38:	ldr	w8, [x23]
  403a3c:	cmp	w8, #0x22
  403a40:	b.eq	404c84 <sqrt@plt+0x3264>  // b.none
  403a44:	cmp	w8, #0x21
  403a48:	b.ne	404588 <sqrt@plt+0x2b68>  // b.any
  403a4c:	b	404c90 <sqrt@plt+0x3270>
  403a50:	bl	4018d0 <__errno_location@plt>
  403a54:	str	wzr, [x0]
  403a58:	ldur	d0, [x21, #-24]
  403a5c:	mov	x23, x0
  403a60:	bl	4017f0 <log10@plt>
  403a64:	str	d0, [sp, #128]
  403a68:	ldr	w8, [x23]
  403a6c:	cmp	w8, #0x22
  403a70:	b.ne	404588 <sqrt@plt+0x2b68>  // b.any
  403a74:	b	404c38 <sqrt@plt+0x3218>
  403a78:	bl	4018d0 <__errno_location@plt>
  403a7c:	str	wzr, [x0]
  403a80:	ldur	d1, [x21, #-24]
  403a84:	fmov	d0, #1.000000000000000000e+01
  403a88:	mov	x23, x0
  403a8c:	bl	401980 <pow@plt>
  403a90:	str	d0, [sp, #128]
  403a94:	ldr	w8, [x23]
  403a98:	cmp	w8, #0x22
  403a9c:	b.ne	404588 <sqrt@plt+0x2b68>  // b.any
  403aa0:	b	404c14 <sqrt@plt+0x31f4>
  403aa4:	bl	4018d0 <__errno_location@plt>
  403aa8:	str	wzr, [x0]
  403aac:	ldur	d1, [x21, #-24]
  403ab0:	mov	x23, x0
  403ab4:	fsqrt	d0, d1
  403ab8:	fcmp	d0, d0
  403abc:	b.vs	4049e0 <sqrt@plt+0x2fc0>
  403ac0:	str	d0, [sp, #128]
  403ac4:	ldr	w8, [x23]
  403ac8:	cmp	w8, #0x21
  403acc:	b.ne	404588 <sqrt@plt+0x2b68>  // b.any
  403ad0:	b	4049f8 <sqrt@plt+0x2fd8>
  403ad4:	ldur	d0, [x21, #-72]
  403ad8:	ldur	d1, [x21, #-24]
  403adc:	fcmp	d0, d1
  403ae0:	fcsel	d0, d0, d1, gt
  403ae4:	str	d0, [sp, #128]
  403ae8:	b	404588 <sqrt@plt+0x2b68>
  403aec:	ldur	d0, [x21, #-72]
  403af0:	ldur	d1, [x21, #-24]
  403af4:	fcmp	d0, d1
  403af8:	fcsel	d0, d0, d1, mi  // mi = first
  403afc:	str	d0, [sp, #128]
  403b00:	b	404588 <sqrt@plt+0x2b68>
  403b04:	ldur	d0, [x21, #-24]
  403b08:	fneg	d1, d0
  403b0c:	frintm	d1, d1
  403b10:	frintm	d2, d0
  403b14:	fneg	d1, d1
  403b18:	fcmp	d0, #0.0
  403b1c:	fcsel	d0, d1, d2, mi  // mi = first
  403b20:	str	d0, [sp, #128]
  403b24:	b	404588 <sqrt@plt+0x2b68>
  403b28:	bl	401740 <rand@plt>
  403b2c:	ldur	d0, [x21, #-24]
  403b30:	mov	x9, #0xffc000000000        	// #281200098803712
  403b34:	and	w8, w0, #0x7fff
  403b38:	movk	x9, #0x40df, lsl #48
  403b3c:	scvtf	d1, w8
  403b40:	fmov	d2, x9
  403b44:	fdiv	d1, d1, d2
  403b48:	fmul	d0, d0, d1
  403b4c:	frintm	d0, d0
  403b50:	fmov	d1, #1.000000000000000000e+00
  403b54:	fadd	d0, d0, d1
  403b58:	b	403b74 <sqrt@plt+0x2154>
  403b5c:	bl	401740 <rand@plt>
  403b60:	and	w8, w0, #0x7fff
  403b64:	mov	x9, #0x3f00000000000000    	// #4539628424389459968
  403b68:	scvtf	d0, w8
  403b6c:	fmov	d1, x9
  403b70:	fmul	d0, d0, d1
  403b74:	str	d0, [sp, #128]
  403b78:	b	404588 <sqrt@plt+0x2b68>
  403b7c:	ldur	d0, [x21, #-24]
  403b80:	str	xzr, [sp, #128]
  403b84:	fcvtzu	w0, d0
  403b88:	bl	401790 <srand@plt>
  403b8c:	b	404588 <sqrt@plt+0x2b68>
  403b90:	ldur	d0, [x21, #-48]
  403b94:	ldr	d1, [x21]
  403b98:	fmov	d2, xzr
  403b9c:	fcmp	d0, d1
  403ba0:	fmov	d0, #1.000000000000000000e+00
  403ba4:	fcsel	d0, d0, d2, ls  // ls = plast
  403ba8:	str	d0, [sp, #128]
  403bac:	b	404588 <sqrt@plt+0x2b68>
  403bb0:	ldur	d0, [x21, #-48]
  403bb4:	ldr	d1, [x21]
  403bb8:	fmov	d2, xzr
  403bbc:	fcmp	d0, d1
  403bc0:	fmov	d0, #1.000000000000000000e+00
  403bc4:	fcsel	d0, d0, d2, gt
  403bc8:	str	d0, [sp, #128]
  403bcc:	b	404588 <sqrt@plt+0x2b68>
  403bd0:	ldur	d0, [x21, #-48]
  403bd4:	ldr	d1, [x21]
  403bd8:	fmov	d2, xzr
  403bdc:	fcmp	d0, d1
  403be0:	fmov	d0, #1.000000000000000000e+00
  403be4:	fcsel	d0, d0, d2, ge  // ge = tcont
  403be8:	str	d0, [sp, #128]
  403bec:	b	404588 <sqrt@plt+0x2b68>
  403bf0:	ldur	d0, [x21, #-48]
  403bf4:	ldr	d1, [x21]
  403bf8:	fmov	d2, xzr
  403bfc:	fcmp	d0, d1
  403c00:	fmov	d0, #1.000000000000000000e+00
  403c04:	fcsel	d0, d0, d2, eq  // eq = none
  403c08:	str	d0, [sp, #128]
  403c0c:	b	404588 <sqrt@plt+0x2b68>
  403c10:	ldur	d0, [x21, #-48]
  403c14:	ldr	d1, [x21]
  403c18:	fmov	d2, xzr
  403c1c:	fcmp	d0, d1
  403c20:	fmov	d0, #1.000000000000000000e+00
  403c24:	fcsel	d0, d0, d2, ne  // ne = any
  403c28:	str	d0, [sp, #128]
  403c2c:	b	404588 <sqrt@plt+0x2b68>
  403c30:	ldur	d0, [x21, #-48]
  403c34:	fcmp	d0, #0.0
  403c38:	b.eq	40464c <sqrt@plt+0x2c2c>  // b.none
  403c3c:	ldr	d0, [x21]
  403c40:	fcmp	d0, #0.0
  403c44:	cset	w8, ne  // ne = any
  403c48:	b	404650 <sqrt@plt+0x2c30>
  403c4c:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  403c50:	ldr	x0, [x8, #2488]
  403c54:	cbz	x0, 404588 <sqrt@plt+0x2b68>
  403c58:	bl	4146e4 <sqrt@plt+0x12cc4>
  403c5c:	b	404588 <sqrt@plt+0x2b68>
  403c60:	ldur	x8, [x21, #-8]
  403c64:	ldur	q0, [x21, #-24]
  403c68:	str	x8, [sp, #144]
  403c6c:	str	q0, [sp, #128]
  403c70:	b	404588 <sqrt@plt+0x2b68>
  403c74:	ldur	x0, [x21, #-48]
  403c78:	ldr	d0, [x21]
  403c7c:	bl	404d3c <sqrt@plt+0x331c>
  403c80:	ldur	x0, [x21, #-48]
  403c84:	bl	401730 <free@plt>
  403c88:	b	404588 <sqrt@plt+0x2b68>
  403c8c:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  403c90:	mov	w9, #0x1                   	// #1
  403c94:	str	w9, [x8, #2436]
  403c98:	b	404588 <sqrt@plt+0x2b68>
  403c9c:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  403ca0:	mov	w9, #0x2                   	// #2
  403ca4:	str	w9, [x8, #2436]
  403ca8:	b	404588 <sqrt@plt+0x2b68>
  403cac:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  403cb0:	str	wzr, [x8, #2436]
  403cb4:	b	404588 <sqrt@plt+0x2b68>
  403cb8:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  403cbc:	ldr	w8, [x8, #2088]
  403cc0:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  403cc4:	str	wzr, [x9, #3652]
  403cc8:	cbz	w8, 40465c <sqrt@plt+0x2c3c>
  403ccc:	ldr	x1, [x21]
  403cd0:	add	x0, sp, #0x40
  403cd4:	bl	41b3d4 <sqrt@plt+0x199b4>
  403cd8:	adrp	x2, 43b000 <stderr@@GLIBC_2.17+0x2690>
  403cdc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  403ce0:	add	x2, x2, #0xa10
  403ce4:	add	x0, x0, #0x145
  403ce8:	add	x1, sp, #0x40
  403cec:	mov	x3, x2
  403cf0:	bl	4063f0 <sqrt@plt+0x49d0>
  403cf4:	b	404664 <sqrt@plt+0x2c44>
  403cf8:	ldr	w8, [x25, #2504]
  403cfc:	tbz	w8, #31, 403d04 <sqrt@plt+0x22e4>
  403d00:	bl	40deb4 <sqrt@plt+0xc494>
  403d04:	ldur	x0, [x21, #-48]
  403d08:	ldr	x1, [x21]
  403d0c:	bl	40d8dc <sqrt@plt+0xbebc>
  403d10:	ldur	x0, [x21, #-48]
  403d14:	cbz	x0, 403d1c <sqrt@plt+0x22fc>
  403d18:	bl	4018c0 <_ZdaPv@plt>
  403d1c:	ldr	x0, [x21]
  403d20:	cbnz	x0, 40466c <sqrt@plt+0x2c4c>
  403d24:	b	404588 <sqrt@plt+0x2b68>
  403d28:	ldr	w8, [x25, #2504]
  403d2c:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  403d30:	str	wzr, [x9, #3652]
  403d34:	tbz	w8, #31, 403d3c <sqrt@plt+0x231c>
  403d38:	bl	40deb4 <sqrt@plt+0xc494>
  403d3c:	ldur	x0, [x21, #-192]
  403d40:	ldur	d0, [x21, #-144]
  403d44:	ldur	d1, [x21, #-96]
  403d48:	ldur	w1, [x21, #-64]
  403d4c:	ldur	d2, [x21, #-72]
  403d50:	ldr	x2, [x21]
  403d54:	bl	40cc40 <sqrt@plt+0xb220>
  403d58:	b	404588 <sqrt@plt+0x2b68>
  403d5c:	ldr	w8, [x25, #2504]
  403d60:	tbz	w8, #31, 403d68 <sqrt@plt+0x2348>
  403d64:	bl	40deb4 <sqrt@plt+0xc494>
  403d68:	ldr	d0, [x21]
  403d6c:	fcmp	d0, #0.0
  403d70:	b.eq	403d7c <sqrt@plt+0x235c>  // b.none
  403d74:	ldr	x0, [x21, #8]
  403d78:	bl	40d988 <sqrt@plt+0xbf68>
  403d7c:	ldr	x0, [x21, #8]
  403d80:	cbnz	x0, 403fd8 <sqrt@plt+0x25b8>
  403d84:	b	404588 <sqrt@plt+0x2b68>
  403d88:	ldr	x0, [x21]
  403d8c:	bl	40504c <sqrt@plt+0x362c>
  403d90:	ldr	x0, [x21]
  403d94:	cbnz	x0, 403fd8 <sqrt@plt+0x25b8>
  403d98:	b	404588 <sqrt@plt+0x2b68>
  403d9c:	ldur	x8, [x21, #-72]
  403da0:	ldr	x9, [x21]
  403da4:	adrp	x10, 438000 <_Znam@GLIBCXX_3.4>
  403da8:	str	wzr, [x10, #3652]
  403dac:	stp	x8, x9, [sp, #128]
  403db0:	b	404588 <sqrt@plt+0x2b68>
  403db4:	ldur	x0, [x21, #-48]
  403db8:	ldr	x1, [x21]
  403dbc:	bl	401910 <strcmp@plt>
  403dc0:	cmp	w0, #0x0
  403dc4:	ldur	x0, [x21, #-48]
  403dc8:	fmov	d0, xzr
  403dcc:	fmov	d1, #1.000000000000000000e+00
  403dd0:	fcsel	d0, d1, d0, ne  // ne = any
  403dd4:	str	d0, [sp, #128]
  403dd8:	cbz	x0, 403de0 <sqrt@plt+0x23c0>
  403ddc:	bl	4018c0 <_ZdaPv@plt>
  403de0:	ldr	x0, [x21]
  403de4:	cbnz	x0, 403fd8 <sqrt@plt+0x25b8>
  403de8:	b	404588 <sqrt@plt+0x2b68>
  403dec:	mov	x8, #0x3ff0000000000000    	// #4607182418800017408
  403df0:	str	x8, [sp, #128]
  403df4:	str	wzr, [sp, #136]
  403df8:	b	404588 <sqrt@plt+0x2b68>
  403dfc:	ldr	x8, [x21]
  403e00:	mov	w9, #0x1                   	// #1
  403e04:	str	w9, [sp, #136]
  403e08:	b	404584 <sqrt@plt+0x2b64>
  403e0c:	ldr	x0, [x21]
  403e10:	adrp	x1, 438000 <_Znam@GLIBCXX_3.4>
  403e14:	adrp	x2, 438000 <_Znam@GLIBCXX_3.4>
  403e18:	add	x1, x1, #0x990
  403e1c:	add	x2, x2, #0x984
  403e20:	bl	414118 <sqrt@plt+0x126f8>
  403e24:	str	x0, [sp, #128]
  403e28:	cbz	x0, 404b88 <sqrt@plt+0x3168>
  403e2c:	ldr	x23, [x21]
  403e30:	cbz	x23, 40269c <sqrt@plt+0xc7c>
  403e34:	mov	x0, x23
  403e38:	bl	4100dc <sqrt@plt+0xe6bc>
  403e3c:	mov	x0, x23
  403e40:	bl	41cb18 <_ZdlPv@@Base>
  403e44:	ldr	x1, [sp, #128]
  403e48:	cbnz	x1, 4026a0 <sqrt@plt+0xc80>
  403e4c:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  403e50:	ldr	q0, [x8, #2448]
  403e54:	stur	q0, [sp, #136]
  403e58:	b	404588 <sqrt@plt+0x2b68>
  403e5c:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  403e60:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  403e64:	ldr	q0, [x8, #2448]
  403e68:	ldr	w8, [x9, #2436]
  403e6c:	str	q0, [sp, #128]
  403e70:	str	w8, [sp, #144]
  403e74:	b	404588 <sqrt@plt+0x2b68>
  403e78:	ldp	x9, x10, [x21, #-48]
  403e7c:	ldur	w11, [x21, #-32]
  403e80:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  403e84:	add	x8, x8, #0x990
  403e88:	adrp	x12, 438000 <_Znam@GLIBCXX_3.4>
  403e8c:	stp	x9, x10, [x8]
  403e90:	str	w11, [x12, #2436]
  403e94:	b	404588 <sqrt@plt+0x2b68>
  403e98:	mov	w0, #0x110                 	// #272
  403e9c:	bl	41ca74 <_Znwm@@Base>
  403ea0:	mov	x23, x0
  403ea4:	mov	w1, #0x3                   	// #3
  403ea8:	bl	41009c <sqrt@plt+0xe67c>
  403eac:	b	4043dc <sqrt@plt+0x29bc>
  403eb0:	mov	w0, #0x110                 	// #272
  403eb4:	str	x22, [sp]
  403eb8:	mov	x28, x24
  403ebc:	bl	41ca74 <_Znwm@@Base>
  403ec0:	mov	x26, x0
  403ec4:	mov	w1, #0x8                   	// #8
  403ec8:	bl	41009c <sqrt@plt+0xe67c>
  403ecc:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  403ed0:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  403ed4:	add	x8, x8, #0x1f8
  403ed8:	add	x9, x9, #0x9b0
  403edc:	str	x26, [sp, #128]
  403ee0:	ldr	x22, [x8]
  403ee4:	ldr	x23, [x9]
  403ee8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  403eec:	add	x0, x0, #0x17c
  403ef0:	bl	41cb30 <_ZdlPvm@@Base+0xc>
  403ef4:	ldr	w25, [x22, #8]
  403ef8:	ldr	x24, [x22]
  403efc:	udiv	x8, x0, x25
  403f00:	msub	x22, x8, x25, x0
  403f04:	lsl	x8, x22, #4
  403f08:	ldr	x0, [x24, x8]
  403f0c:	cbz	x0, 403f58 <sqrt@plt+0x2538>
  403f10:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  403f14:	add	x1, x1, #0x17c
  403f18:	bl	401910 <strcmp@plt>
  403f1c:	cbz	w0, 403f4c <sqrt@plt+0x252c>
  403f20:	cmp	w22, #0x0
  403f24:	csel	w8, w25, w22, eq  // eq = none
  403f28:	sub	w22, w8, #0x1
  403f2c:	lsl	x8, x22, #4
  403f30:	ldr	x0, [x24, x8]
  403f34:	cbz	x0, 403f58 <sqrt@plt+0x2538>
  403f38:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  403f3c:	add	x1, x1, #0x17c
  403f40:	bl	401910 <strcmp@plt>
  403f44:	cbnz	w0, 403f20 <sqrt@plt+0x2500>
  403f48:	mov	w22, w22
  403f4c:	add	x8, x24, x22, lsl #4
  403f50:	ldr	x8, [x8, #8]
  403f54:	cbnz	x8, 404860 <sqrt@plt+0x2e40>
  403f58:	cbz	x23, 404868 <sqrt@plt+0x2e48>
  403f5c:	add	x8, x23, #0x20
  403f60:	add	x9, x23, #0x18
  403f64:	b	403ee0 <sqrt@plt+0x24c0>
  403f68:	mov	w0, #0x110                 	// #272
  403f6c:	bl	41ca74 <_Znwm@@Base>
  403f70:	mov	x23, x0
  403f74:	mov	w1, #0x9                   	// #9
  403f78:	bl	41009c <sqrt@plt+0xe67c>
  403f7c:	mov	w0, #0x28                  	// #40
  403f80:	str	x23, [sp, #128]
  403f84:	bl	41ca74 <_Znwm@@Base>
  403f88:	ldr	x9, [x21]
  403f8c:	ldur	x8, [x21, #-24]
  403f90:	adrp	x10, 421000 <_ZdlPvm@@Base+0x44dc>
  403f94:	add	x10, x10, #0x16a
  403f98:	cmp	x9, #0x0
  403f9c:	mov	x23, x0
  403fa0:	csel	x0, x10, x9, eq  // eq = none
  403fa4:	str	x8, [sp, #64]
  403fa8:	add	x1, sp, #0x40
  403fac:	mov	w2, #0x1                   	// #1
  403fb0:	bl	4054fc <sqrt@plt+0x3adc>
  403fb4:	mov	x1, x0
  403fb8:	ldr	x2, [x21, #8]
  403fbc:	ldr	w3, [x21, #16]
  403fc0:	mov	x0, x23
  403fc4:	bl	41007c <sqrt@plt+0xe65c>
  403fc8:	ldr	x8, [sp, #128]
  403fcc:	str	x23, [x8, #120]
  403fd0:	ldr	x0, [x21]
  403fd4:	cbz	x0, 404588 <sqrt@plt+0x2b68>
  403fd8:	bl	4018c0 <_ZdaPv@plt>
  403fdc:	b	404588 <sqrt@plt+0x2b68>
  403fe0:	ldur	x8, [x21, #-48]
  403fe4:	ldur	x9, [x21, #-48]
  403fe8:	adrp	x10, 438000 <_Znam@GLIBCXX_3.4>
  403fec:	add	x10, x10, #0x990
  403ff0:	ldr	x8, [x8]
  403ff4:	mov	w0, #0x110                 	// #272
  403ff8:	str	x8, [x10]
  403ffc:	ldr	x8, [x9, #8]
  404000:	ldur	x9, [x21, #-48]
  404004:	str	x8, [x10, #8]
  404008:	ldr	w8, [x9, #16]
  40400c:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  404010:	str	w8, [x9, #2436]
  404014:	bl	41ca74 <_Znwm@@Base>
  404018:	mov	x23, x0
  40401c:	mov	w1, #0xa                   	// #10
  404020:	bl	41009c <sqrt@plt+0xe67c>
  404024:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  404028:	add	x1, x23, #0x10
  40402c:	add	x0, x0, #0x9b8
  404030:	str	x23, [sp, #128]
  404034:	bl	410300 <sqrt@plt+0xe8e0>
  404038:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40403c:	ldr	x9, [sp, #128]
  404040:	ldr	x10, [x8, #504]
  404044:	str	x10, [x9, #32]
  404048:	ldur	x9, [x21, #-48]
  40404c:	ldur	x10, [x21, #-48]
  404050:	ldur	x0, [x21, #-48]
  404054:	ldr	x9, [x9, #32]
  404058:	str	x9, [x8, #504]
  40405c:	ldr	x8, [x10, #24]
  404060:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  404064:	str	x8, [x9, #2480]
  404068:	cbz	x0, 404588 <sqrt@plt+0x2b68>
  40406c:	bl	41cb18 <_ZdlPv@@Base>
  404070:	b	404588 <sqrt@plt+0x2b68>
  404074:	ldur	x8, [x21, #-48]
  404078:	mov	w10, #0x1                   	// #1
  40407c:	str	x8, [sp, #128]
  404080:	ldr	x9, [x8]
  404084:	str	w10, [x8, #232]
  404088:	orr	x9, x9, #0x80
  40408c:	str	x9, [x8]
  404090:	ldr	x8, [sp, #128]
  404094:	ldr	d0, [x21]
  404098:	ldr	d1, [x8, #256]
  40409c:	fadd	d0, d0, d1
  4040a0:	str	d0, [x8, #256]
  4040a4:	b	404588 <sqrt@plt+0x2b68>
  4040a8:	ldur	x8, [x21, #-24]
  4040ac:	mov	w10, #0x3                   	// #3
  4040b0:	str	x8, [sp, #128]
  4040b4:	ldr	x9, [x8]
  4040b8:	str	w10, [x8, #232]
  4040bc:	orr	x9, x9, #0x80
  4040c0:	str	x9, [x8]
  4040c4:	ldr	x8, [sp, #128]
  4040c8:	ldr	d0, [x8, #160]
  4040cc:	b	4040f4 <sqrt@plt+0x26d4>
  4040d0:	ldur	x8, [x21, #-48]
  4040d4:	mov	w10, #0x3                   	// #3
  4040d8:	str	x8, [sp, #128]
  4040dc:	ldr	x9, [x8]
  4040e0:	str	w10, [x8, #232]
  4040e4:	orr	x9, x9, #0x80
  4040e8:	str	x9, [x8]
  4040ec:	ldr	x8, [sp, #128]
  4040f0:	ldr	d0, [x21]
  4040f4:	ldr	d1, [x8, #256]
  4040f8:	fsub	d0, d1, d0
  4040fc:	str	d0, [x8, #256]
  404100:	b	404588 <sqrt@plt+0x2b68>
  404104:	ldur	x8, [x21, #-24]
  404108:	str	x8, [sp, #128]
  40410c:	ldr	x9, [x8]
  404110:	str	wzr, [x8, #232]
  404114:	orr	x9, x9, #0x80
  404118:	str	x9, [x8]
  40411c:	ldr	x8, [sp, #128]
  404120:	ldr	d0, [x8, #152]
  404124:	ldr	d1, [x8, #248]
  404128:	fadd	d0, d0, d1
  40412c:	str	d0, [x8, #248]
  404130:	b	404588 <sqrt@plt+0x2b68>
  404134:	ldur	x8, [x21, #-48]
  404138:	str	x8, [sp, #128]
  40413c:	ldr	x9, [x8]
  404140:	orr	x9, x9, #0x200
  404144:	str	x9, [x8]
  404148:	ldr	x8, [x21]
  40414c:	ldr	x9, [sp, #128]
  404150:	str	x8, [x9, #48]
  404154:	ldr	x8, [x21, #8]
  404158:	str	x8, [x9, #56]
  40415c:	b	404588 <sqrt@plt+0x2b68>
  404160:	ldur	x8, [x21, #-48]
  404164:	add	x0, sp, #0x40
  404168:	mov	x26, x22
  40416c:	mov	x28, x24
  404170:	str	x8, [sp, #128]
  404174:	ldr	x9, [x8]
  404178:	orr	x9, x9, #0x800
  40417c:	str	x9, [x8]
  404180:	bl	40fbf0 <sqrt@plt+0xe1d0>
  404184:	ldp	x22, x24, [x21]
  404188:	mov	w0, #0x38                  	// #56
  40418c:	stp	x22, x24, [sp, #64]
  404190:	bl	41ca74 <_Znwm@@Base>
  404194:	mov	x23, x0
  404198:	fmov	d0, x22
  40419c:	fmov	d1, x24
  4041a0:	bl	41457c <sqrt@plt+0x12b5c>
  4041a4:	ldr	x8, [sp, #128]
  4041a8:	str	x23, [x8, #112]
  4041ac:	b	4044b4 <sqrt@plt+0x2a94>
  4041b0:	ldur	x8, [x21, #-24]
  4041b4:	str	x8, [sp, #128]
  4041b8:	ldr	x9, [x8]
  4041bc:	orr	x9, x9, #0x100000
  4041c0:	str	x9, [x8]
  4041c4:	b	404588 <sqrt@plt+0x2b68>
  4041c8:	ldur	x8, [x21, #-48]
  4041cc:	str	x8, [sp, #128]
  4041d0:	ldr	x9, [x8]
  4041d4:	orr	x9, x9, #0x80000
  4041d8:	str	x9, [x8]
  4041dc:	ldr	x8, [x21]
  4041e0:	ldr	x9, [sp, #128]
  4041e4:	str	x8, [x9, #192]
  4041e8:	b	404588 <sqrt@plt+0x2b68>
  4041ec:	ldur	x8, [x21, #-48]
  4041f0:	mov	w10, #0x480000              	// #4718592
  4041f4:	str	x8, [sp, #128]
  4041f8:	ldr	x9, [x8]
  4041fc:	orr	x9, x9, x10
  404200:	str	x9, [x8]
  404204:	ldr	x0, [x21]
  404208:	bl	4016d0 <strlen@plt>
  40420c:	add	x0, x0, #0x1
  404210:	bl	401660 <_Znam@plt>
  404214:	ldr	x8, [sp, #128]
  404218:	str	x0, [x8, #216]
  40421c:	b	404288 <sqrt@plt+0x2868>
  404220:	ldur	x8, [x21, #-48]
  404224:	mov	w10, #0xc80000              	// #13107200
  404228:	str	x8, [sp, #128]
  40422c:	ldr	x9, [x8]
  404230:	orr	x9, x9, x10
  404234:	str	x9, [x8]
  404238:	ldr	x0, [x21]
  40423c:	bl	4016d0 <strlen@plt>
  404240:	add	x0, x0, #0x1
  404244:	bl	401660 <_Znam@plt>
  404248:	ldr	x8, [sp, #128]
  40424c:	str	x0, [x8, #216]
  404250:	ldr	x1, [x21]
  404254:	bl	4017d0 <strcpy@plt>
  404258:	b	404270 <sqrt@plt+0x2850>
  40425c:	ldur	x8, [x21, #-48]
  404260:	str	x8, [sp, #128]
  404264:	ldr	x9, [x8]
  404268:	orr	x9, x9, #0x800000
  40426c:	str	x9, [x8]
  404270:	ldr	x0, [x21]
  404274:	bl	4016d0 <strlen@plt>
  404278:	add	x0, x0, #0x1
  40427c:	bl	401660 <_Znam@plt>
  404280:	ldr	x8, [sp, #128]
  404284:	str	x0, [x8, #224]
  404288:	ldr	x1, [x21]
  40428c:	bl	4017d0 <strcpy@plt>
  404290:	b	404588 <sqrt@plt+0x2b68>
  404294:	ldur	x8, [x21, #-24]
  404298:	str	x8, [sp, #128]
  40429c:	ldr	x9, [x8]
  4042a0:	orr	x9, x9, #0x10
  4042a4:	str	x9, [x8]
  4042a8:	b	404588 <sqrt@plt+0x2b68>
  4042ac:	ldur	x8, [x21, #-24]
  4042b0:	str	x8, [sp, #128]
  4042b4:	ldr	x9, [x8]
  4042b8:	orr	x9, x9, #0x40
  4042bc:	str	x9, [x8]
  4042c0:	b	404588 <sqrt@plt+0x2b68>
  4042c4:	ldur	x8, [x21, #-24]
  4042c8:	str	x8, [sp, #128]
  4042cc:	ldr	x9, [x8]
  4042d0:	orr	x9, x9, #0x60
  4042d4:	str	x9, [x8]
  4042d8:	b	404588 <sqrt@plt+0x2b68>
  4042dc:	ldur	x8, [x21, #-24]
  4042e0:	str	x8, [sp, #128]
  4042e4:	ldr	x9, [x8]
  4042e8:	orr	x9, x9, #0x200000
  4042ec:	str	x9, [x8]
  4042f0:	b	404588 <sqrt@plt+0x2b68>
  4042f4:	ldp	d0, d1, [x21, #-72]
  4042f8:	ldp	d2, d3, [x21, #-24]
  4042fc:	fsub	d0, d0, d2
  404300:	fsub	d1, d1, d3
  404304:	stp	d0, d1, [sp, #128]
  404308:	b	404588 <sqrt@plt+0x2b68>
  40430c:	ldur	q0, [x21, #-24]
  404310:	str	q0, [sp, #128]
  404314:	b	404588 <sqrt@plt+0x2b68>
  404318:	ldp	x1, x2, [x21]
  40431c:	add	x0, sp, #0x40
  404320:	bl	414568 <sqrt@plt+0x12b48>
  404324:	sub	x1, x21, #0x18
  404328:	add	x0, sp, #0x40
  40432c:	add	x2, sp, #0x80
  404330:	bl	410f84 <sqrt@plt+0xf564>
  404334:	mov	w23, w0
  404338:	add	x0, sp, #0x40
  40433c:	bl	4145d4 <sqrt@plt+0x12bb4>
  404340:	cbnz	w23, 404588 <sqrt@plt+0x2b68>
  404344:	b	404b88 <sqrt@plt+0x3168>
  404348:	ldp	x1, x2, [x21, #-48]
  40434c:	add	x0, sp, #0x40
  404350:	bl	414568 <sqrt@plt+0x12b48>
  404354:	add	x0, sp, #0x40
  404358:	add	x2, sp, #0x80
  40435c:	mov	x1, x21
  404360:	bl	410f84 <sqrt@plt+0xf564>
  404364:	mov	w23, w0
  404368:	add	x0, sp, #0x40
  40436c:	bl	4145d4 <sqrt@plt+0x12bb4>
  404370:	cbnz	w23, 404588 <sqrt@plt+0x2b68>
  404374:	b	404b88 <sqrt@plt+0x3168>
  404378:	ldr	x0, [x21]
  40437c:	bl	404eec <sqrt@plt+0x34cc>
  404380:	cbz	x0, 404c44 <sqrt@plt+0x3224>
  404384:	ldr	x8, [x0, #16]
  404388:	ldr	q0, [x0]
  40438c:	ldr	x0, [x21]
  404390:	str	x8, [sp, #144]
  404394:	str	q0, [sp, #128]
  404398:	bl	401730 <free@plt>
  40439c:	b	404588 <sqrt@plt+0x2b68>
  4043a0:	ldur	d0, [x21, #-24]
  4043a4:	fcvtzs	w8, d0
  4043a8:	str	w8, [sp, #128]
  4043ac:	b	404588 <sqrt@plt+0x2b68>
  4043b0:	ldur	w8, [x21, #-24]
  4043b4:	str	w8, [sp, #128]
  4043b8:	b	404588 <sqrt@plt+0x2b68>
  4043bc:	mov	w8, #0xa                   	// #10
  4043c0:	str	w8, [sp, #128]
  4043c4:	b	404588 <sqrt@plt+0x2b68>
  4043c8:	mov	w0, #0x38                  	// #56
  4043cc:	bl	41ca74 <_Znwm@@Base>
  4043d0:	ldp	x1, x2, [x21]
  4043d4:	mov	x23, x0
  4043d8:	bl	414568 <sqrt@plt+0x12b48>
  4043dc:	str	x23, [sp, #128]
  4043e0:	b	404588 <sqrt@plt+0x2b68>
  4043e4:	ldur	x0, [x21, #-24]
  4043e8:	ldp	x1, x2, [x21]
  4043ec:	str	x0, [sp, #128]
  4043f0:	bl	414638 <sqrt@plt+0x12c18>
  4043f4:	b	404588 <sqrt@plt+0x2b68>
  4043f8:	ldur	x0, [x21, #-72]
  4043fc:	ldur	x1, [x21, #-24]
  404400:	str	x0, [sp, #128]
  404404:	bl	4146dc <sqrt@plt+0x12cbc>
  404408:	b	404588 <sqrt@plt+0x2b68>
  40440c:	ldur	x1, [x21, #-24]
  404410:	add	x0, sp, #0x40
  404414:	bl	41b3d4 <sqrt@plt+0x199b4>
  404418:	adrp	x2, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40441c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404420:	add	x2, x2, #0xa10
  404424:	add	x0, x0, #0x24b
  404428:	add	x1, sp, #0x40
  40442c:	mov	x3, x2
  404430:	bl	4071cc <sqrt@plt+0x57ac>
  404434:	ldur	x0, [x21, #-24]
  404438:	cbz	x0, 404580 <sqrt@plt+0x2b60>
  40443c:	bl	4018c0 <_ZdaPv@plt>
  404440:	b	404580 <sqrt@plt+0x2b60>
  404444:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  404448:	add	x1, x1, #0xe53
  40444c:	add	x0, sp, #0x30
  404450:	bl	41b3d4 <sqrt@plt+0x199b4>
  404454:	ldur	w8, [x21, #-24]
  404458:	sub	w8, w8, #0x1
  40445c:	cmp	w8, #0x9
  404460:	b.hi	40453c <sqrt@plt+0x2b1c>  // b.pmore
  404464:	adrp	x9, 421000 <_ZdlPvm@@Base+0x44dc>
  404468:	add	x9, x9, #0xb0
  40446c:	ldr	x1, [x9, w8, sxtw #3]
  404470:	b	404544 <sqrt@plt+0x2b24>
  404474:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  404478:	add	x1, x1, #0xe53
  40447c:	add	x0, sp, #0x30
  404480:	bl	41b3d4 <sqrt@plt+0x199b4>
  404484:	ldur	w8, [x21, #-24]
  404488:	sub	w8, w8, #0x1
  40448c:	cmp	w8, #0x9
  404490:	b.hi	404558 <sqrt@plt+0x2b38>  // b.pmore
  404494:	adrp	x9, 421000 <_ZdlPvm@@Base+0x44dc>
  404498:	add	x9, x9, #0xb0
  40449c:	ldr	x1, [x9, w8, sxtw #3]
  4044a0:	b	404560 <sqrt@plt+0x2b40>
  4044a4:	ldr	x8, [x8, #8]
  4044a8:	ldr	x9, [sp]
  4044ac:	adrp	x25, 438000 <_Znam@GLIBCXX_3.4>
  4044b0:	str	x8, [x9, #40]
  4044b4:	mov	x24, x28
  4044b8:	mov	x22, x26
  4044bc:	b	404588 <sqrt@plt+0x2b68>
  4044c0:	orr	x9, x9, #0x10000
  4044c4:	str	x9, [x8]
  4044c8:	ldr	x8, [sp, #128]
  4044cc:	ldr	x9, [x8]
  4044d0:	and	x9, x9, #0xfffffffffffdffff
  4044d4:	str	x9, [x8]
  4044d8:	ldr	x8, [sp, #128]
  4044dc:	stp	xzr, xzr, [x8, #168]
  4044e0:	b	404588 <sqrt@plt+0x2b68>
  4044e4:	orr	x9, x9, #0x10000
  4044e8:	str	x9, [x8]
  4044ec:	ldr	x8, [sp, #128]
  4044f0:	ldr	x9, [x8]
  4044f4:	and	x9, x9, #0xfffffffffffdffff
  4044f8:	str	x9, [x8]
  4044fc:	ldr	x8, [sp, #128]
  404500:	str	xzr, [x8, #168]
  404504:	ldr	x9, [x21]
  404508:	str	x9, [x8, #176]
  40450c:	b	404588 <sqrt@plt+0x2b68>
  404510:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  404514:	add	x1, x1, #0x41f
  404518:	add	x0, sp, #0x40
  40451c:	bl	41b3d4 <sqrt@plt+0x199b4>
  404520:	adrp	x2, 43b000 <stderr@@GLIBC_2.17+0x2690>
  404524:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404528:	add	x2, x2, #0xa10
  40452c:	add	x0, x0, #0x201
  404530:	add	x1, sp, #0x40
  404534:	mov	x3, x2
  404538:	b	40457c <sqrt@plt+0x2b5c>
  40453c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  404540:	add	x1, x1, #0x41f
  404544:	add	x0, sp, #0x20
  404548:	bl	41b3d4 <sqrt@plt+0x199b4>
  40454c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404550:	add	x0, x0, #0x1d7
  404554:	b	404570 <sqrt@plt+0x2b50>
  404558:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40455c:	add	x1, x1, #0x41f
  404560:	add	x0, sp, #0x20
  404564:	bl	41b3d4 <sqrt@plt+0x199b4>
  404568:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40456c:	add	x0, x0, #0x226
  404570:	add	x1, sp, #0x40
  404574:	add	x2, sp, #0x30
  404578:	add	x3, sp, #0x20
  40457c:	bl	4071cc <sqrt@plt+0x57ac>
  404580:	ldr	x8, [x21]
  404584:	str	x8, [sp, #128]
  404588:	ldr	x9, [sp, #16]
  40458c:	mov	w8, #0x18                  	// #24
  404590:	adrp	x10, 420000 <_ZdlPvm@@Base+0x34dc>
  404594:	add	x10, x10, #0xcb9
  404598:	mneg	x8, x9, x8
  40459c:	sub	x20, x20, x9, lsl #1
  4045a0:	ldr	x9, [sp, #144]
  4045a4:	ldr	q0, [sp, #128]
  4045a8:	ldrb	w10, [x10, x22]
  4045ac:	add	x11, x21, x8
  4045b0:	str	x9, [x11, #40]
  4045b4:	adrp	x9, 420000 <_ZdlPvm@@Base+0x34dc>
  4045b8:	stur	q0, [x11, #24]
  4045bc:	sub	x8, x10, #0x92
  4045c0:	add	x9, x9, #0xdbe
  4045c4:	ldrsh	w9, [x9, x8, lsl #1]
  4045c8:	ldrsh	w10, [x20]
  4045cc:	adrp	x28, 41e000 <_ZdlPvm@@Base+0x14dc>
  4045d0:	add	x21, x11, #0x18
  4045d4:	add	x28, x28, #0x20c
  4045d8:	add	w9, w10, w9
  4045dc:	cmp	w9, #0x986
  4045e0:	b.hi	404604 <sqrt@plt+0x2be4>  // b.pmore
  4045e4:	ldrh	w11, [x28, w9, uxtw #1]
  4045e8:	and	w10, w10, #0xffff
  4045ec:	cmp	w11, w10
  4045f0:	b.ne	404604 <sqrt@plt+0x2be4>  // b.any
  4045f4:	adrp	x8, 41f000 <_ZdlPvm@@Base+0x24dc>
  4045f8:	add	x8, x8, #0x51a
  4045fc:	add	x8, x8, x9, lsl #1
  404600:	b	404610 <sqrt@plt+0x2bf0>
  404604:	adrp	x9, 420000 <_ZdlPvm@@Base+0x34dc>
  404608:	add	x9, x9, #0xe20
  40460c:	add	x8, x9, x8, lsl #1
  404610:	ldrsh	w22, [x8]
  404614:	adrp	x26, 420000 <_ZdlPvm@@Base+0x34dc>
  404618:	add	x26, x26, #0x828
  40461c:	add	x20, x20, #0x2
  404620:	b	40224c <sqrt@plt+0x82c>
  404624:	ldr	x8, [x21, #8]
  404628:	cbz	x8, 404588 <sqrt@plt+0x2b68>
  40462c:	ldr	w9, [x21, #16]
  404630:	str	x8, [sp, #136]
  404634:	str	w9, [sp, #144]
  404638:	b	404588 <sqrt@plt+0x2b68>
  40463c:	ldur	x8, [x21, #-16]
  404640:	b	404584 <sqrt@plt+0x2b64>
  404644:	ldur	x8, [x21, #-8]
  404648:	b	404584 <sqrt@plt+0x2b64>
  40464c:	mov	w8, wzr
  404650:	ucvtf	d0, w8
  404654:	str	d0, [sp, #128]
  404658:	b	404588 <sqrt@plt+0x2b68>
  40465c:	ldr	x0, [x21]
  404660:	bl	4018e0 <system@plt>
  404664:	ldr	x0, [x21]
  404668:	cbz	x0, 404588 <sqrt@plt+0x2b68>
  40466c:	bl	4018c0 <_ZdaPv@plt>
  404670:	b	404588 <sqrt@plt+0x2b68>
  404674:	ldr	x8, [x8, #8]
  404678:	str	x8, [x26, #160]
  40467c:	ldr	x26, [sp, #128]
  404680:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  404684:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  404688:	add	x8, x8, #0x1f8
  40468c:	add	x9, x9, #0x9b0
  404690:	ldr	x22, [x8]
  404694:	ldr	x23, [x9]
  404698:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40469c:	add	x0, x0, #0x174
  4046a0:	bl	41cb30 <_ZdlPvm@@Base+0xc>
  4046a4:	ldr	w25, [x22, #8]
  4046a8:	ldr	x24, [x22]
  4046ac:	udiv	x8, x0, x25
  4046b0:	msub	x22, x8, x25, x0
  4046b4:	lsl	x8, x22, #4
  4046b8:	ldr	x0, [x24, x8]
  4046bc:	cbz	x0, 404708 <sqrt@plt+0x2ce8>
  4046c0:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  4046c4:	add	x1, x1, #0x174
  4046c8:	bl	401910 <strcmp@plt>
  4046cc:	cbz	w0, 4046fc <sqrt@plt+0x2cdc>
  4046d0:	cmp	w22, #0x0
  4046d4:	csel	w8, w25, w22, eq  // eq = none
  4046d8:	sub	w22, w8, #0x1
  4046dc:	lsl	x8, x22, #4
  4046e0:	ldr	x0, [x24, x8]
  4046e4:	cbz	x0, 404708 <sqrt@plt+0x2ce8>
  4046e8:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  4046ec:	add	x1, x1, #0x174
  4046f0:	bl	401910 <strcmp@plt>
  4046f4:	cbnz	w0, 4046d0 <sqrt@plt+0x2cb0>
  4046f8:	mov	w22, w22
  4046fc:	add	x8, x24, x22, lsl #4
  404700:	ldr	x8, [x8, #8]
  404704:	cbnz	x8, 404904 <sqrt@plt+0x2ee4>
  404708:	cbz	x23, 40490c <sqrt@plt+0x2eec>
  40470c:	add	x8, x23, #0x20
  404710:	add	x9, x23, #0x18
  404714:	b	404690 <sqrt@plt+0x2c70>
  404718:	ldr	x8, [x8, #8]
  40471c:	str	x8, [x26, #160]
  404720:	ldr	x26, [sp, #128]
  404724:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  404728:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  40472c:	add	x8, x8, #0x1f8
  404730:	add	x9, x9, #0x9b0
  404734:	ldr	x22, [x8]
  404738:	ldr	x23, [x9]
  40473c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404740:	add	x0, x0, #0x174
  404744:	bl	41cb30 <_ZdlPvm@@Base+0xc>
  404748:	ldr	w25, [x22, #8]
  40474c:	ldr	x24, [x22]
  404750:	udiv	x8, x0, x25
  404754:	msub	x22, x8, x25, x0
  404758:	lsl	x8, x22, #4
  40475c:	ldr	x0, [x24, x8]
  404760:	cbz	x0, 4047ac <sqrt@plt+0x2d8c>
  404764:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  404768:	add	x1, x1, #0x174
  40476c:	bl	401910 <strcmp@plt>
  404770:	cbz	w0, 4047a0 <sqrt@plt+0x2d80>
  404774:	cmp	w22, #0x0
  404778:	csel	w8, w25, w22, eq  // eq = none
  40477c:	sub	w22, w8, #0x1
  404780:	lsl	x8, x22, #4
  404784:	ldr	x0, [x24, x8]
  404788:	cbz	x0, 4047ac <sqrt@plt+0x2d8c>
  40478c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  404790:	add	x1, x1, #0x174
  404794:	bl	401910 <strcmp@plt>
  404798:	cbnz	w0, 404774 <sqrt@plt+0x2d54>
  40479c:	mov	w22, w22
  4047a0:	add	x8, x24, x22, lsl #4
  4047a4:	ldr	x8, [x8, #8]
  4047a8:	cbnz	x8, 404904 <sqrt@plt+0x2ee4>
  4047ac:	cbz	x23, 40490c <sqrt@plt+0x2eec>
  4047b0:	add	x8, x23, #0x20
  4047b4:	add	x9, x23, #0x18
  4047b8:	b	404734 <sqrt@plt+0x2d14>
  4047bc:	ldr	x8, [x8, #8]
  4047c0:	str	x8, [x26, #160]
  4047c4:	ldr	x26, [sp, #128]
  4047c8:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  4047cc:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  4047d0:	add	x8, x8, #0x1f8
  4047d4:	add	x9, x9, #0x9b0
  4047d8:	ldr	x22, [x8]
  4047dc:	ldr	x23, [x9]
  4047e0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  4047e4:	add	x0, x0, #0x174
  4047e8:	bl	41cb30 <_ZdlPvm@@Base+0xc>
  4047ec:	ldr	w25, [x22, #8]
  4047f0:	ldr	x24, [x22]
  4047f4:	udiv	x8, x0, x25
  4047f8:	msub	x22, x8, x25, x0
  4047fc:	lsl	x8, x22, #4
  404800:	ldr	x0, [x24, x8]
  404804:	cbz	x0, 404850 <sqrt@plt+0x2e30>
  404808:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40480c:	add	x1, x1, #0x174
  404810:	bl	401910 <strcmp@plt>
  404814:	cbz	w0, 404844 <sqrt@plt+0x2e24>
  404818:	cmp	w22, #0x0
  40481c:	csel	w8, w25, w22, eq  // eq = none
  404820:	sub	w22, w8, #0x1
  404824:	lsl	x8, x22, #4
  404828:	ldr	x0, [x24, x8]
  40482c:	cbz	x0, 404850 <sqrt@plt+0x2e30>
  404830:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  404834:	add	x1, x1, #0x174
  404838:	bl	401910 <strcmp@plt>
  40483c:	cbnz	w0, 404818 <sqrt@plt+0x2df8>
  404840:	mov	w22, w22
  404844:	add	x8, x24, x22, lsl #4
  404848:	ldr	x8, [x8, #8]
  40484c:	cbnz	x8, 404904 <sqrt@plt+0x2ee4>
  404850:	cbz	x23, 40490c <sqrt@plt+0x2eec>
  404854:	add	x8, x23, #0x20
  404858:	add	x9, x23, #0x18
  40485c:	b	4047d8 <sqrt@plt+0x2db8>
  404860:	ldr	x8, [x8, #8]
  404864:	str	x8, [x26, #160]
  404868:	ldr	x26, [sp, #128]
  40486c:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  404870:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  404874:	add	x8, x8, #0x1f8
  404878:	add	x9, x9, #0x9b0
  40487c:	ldr	x22, [x8]
  404880:	ldr	x23, [x9]
  404884:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404888:	add	x0, x0, #0x183
  40488c:	bl	41cb30 <_ZdlPvm@@Base+0xc>
  404890:	ldr	w25, [x22, #8]
  404894:	ldr	x24, [x22]
  404898:	udiv	x8, x0, x25
  40489c:	msub	x22, x8, x25, x0
  4048a0:	lsl	x8, x22, #4
  4048a4:	ldr	x0, [x24, x8]
  4048a8:	cbz	x0, 4048f4 <sqrt@plt+0x2ed4>
  4048ac:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  4048b0:	add	x1, x1, #0x183
  4048b4:	bl	401910 <strcmp@plt>
  4048b8:	cbz	w0, 4048e8 <sqrt@plt+0x2ec8>
  4048bc:	cmp	w22, #0x0
  4048c0:	csel	w8, w25, w22, eq  // eq = none
  4048c4:	sub	w22, w8, #0x1
  4048c8:	lsl	x8, x22, #4
  4048cc:	ldr	x0, [x24, x8]
  4048d0:	cbz	x0, 4048f4 <sqrt@plt+0x2ed4>
  4048d4:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  4048d8:	add	x1, x1, #0x183
  4048dc:	bl	401910 <strcmp@plt>
  4048e0:	cbnz	w0, 4048bc <sqrt@plt+0x2e9c>
  4048e4:	mov	w22, w22
  4048e8:	add	x8, x24, x22, lsl #4
  4048ec:	ldr	x8, [x8, #8]
  4048f0:	cbnz	x8, 404904 <sqrt@plt+0x2ee4>
  4048f4:	cbz	x23, 40490c <sqrt@plt+0x2eec>
  4048f8:	add	x8, x23, #0x20
  4048fc:	add	x9, x23, #0x18
  404900:	b	40487c <sqrt@plt+0x2e5c>
  404904:	ldr	x8, [x8, #8]
  404908:	str	x8, [x26, #152]
  40490c:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  404910:	ldr	w8, [x8, #2436]
  404914:	ldr	x9, [sp, #128]
  404918:	adrp	x25, 438000 <_Znam@GLIBCXX_3.4>
  40491c:	mov	x24, x28
  404920:	str	w8, [x9, #232]
  404924:	ldr	x22, [sp]
  404928:	b	404588 <sqrt@plt+0x2b68>
  40492c:	str	xzr, [x8, #176]
  404930:	b	404588 <sqrt@plt+0x2b68>
  404934:	mov	w0, #0x20                  	// #32
  404938:	bl	401660 <_Znam@plt>
  40493c:	mov	w8, #0x4                   	// #4
  404940:	str	x0, [sp, #128]
  404944:	str	w8, [sp, #140]
  404948:	ldr	x8, [x21]
  40494c:	ldr	x9, [sp, #128]
  404950:	str	x8, [x9, w24, sxtw #3]
  404954:	ldr	w8, [sp, #136]
  404958:	mov	x24, x28
  40495c:	add	w8, w8, #0x1
  404960:	str	w8, [sp, #136]
  404964:	b	404588 <sqrt@plt+0x2b68>
  404968:	ldr	d0, [x22, #152]
  40496c:	ldr	d1, [x22, #256]
  404970:	fadd	d0, d0, d1
  404974:	b	404998 <sqrt@plt+0x2f78>
  404978:	ldr	d0, [x22, #152]
  40497c:	ldr	d1, [x22, #248]
  404980:	fsub	d0, d1, d0
  404984:	str	d0, [x22, #248]
  404988:	b	40499c <sqrt@plt+0x2f7c>
  40498c:	ldr	d0, [x22, #152]
  404990:	ldr	d1, [x22, #256]
  404994:	fsub	d0, d1, d0
  404998:	str	d0, [x22, #256]
  40499c:	mov	w0, #0x20                  	// #32
  4049a0:	bl	41ca74 <_Znwm@@Base>
  4049a4:	ldr	w2, [x22, #264]
  4049a8:	ldr	x3, [x22, #240]
  4049ac:	mov	x23, x0
  4049b0:	add	x1, x22, #0xf8
  4049b4:	bl	410068 <sqrt@plt+0xe648>
  4049b8:	ldr	x8, [sp, #128]
  4049bc:	mov	x22, x26
  4049c0:	ldr	x9, [x8]
  4049c4:	str	x23, [x8, #240]
  4049c8:	and	x9, x9, #0xffffffffffffff7f
  4049cc:	str	x9, [x8]
  4049d0:	ldr	x8, [sp, #128]
  4049d4:	stp	xzr, xzr, [x8, #248]
  4049d8:	str	wzr, [x8, #264]
  4049dc:	b	404588 <sqrt@plt+0x2b68>
  4049e0:	mov	v0.16b, v1.16b
  4049e4:	bl	401a20 <sqrt@plt>
  4049e8:	str	d0, [sp, #128]
  4049ec:	ldr	w8, [x23]
  4049f0:	cmp	w8, #0x21
  4049f4:	b.ne	404588 <sqrt@plt+0x2b68>  // b.any
  4049f8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  4049fc:	add	x0, x0, #0x391
  404a00:	b	404c98 <sqrt@plt+0x3278>
  404a04:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404a08:	add	x0, x0, #0x3ba
  404a0c:	bl	40e48c <sqrt@plt+0xca6c>
  404a10:	mov	w20, #0x2                   	// #2
  404a14:	b	404b8c <sqrt@plt+0x316c>
  404a18:	mov	w20, wzr
  404a1c:	b	404b8c <sqrt@plt+0x316c>
  404a20:	mov	w20, #0x1                   	// #1
  404a24:	mov	x24, x23
  404a28:	b	404b9c <sqrt@plt+0x317c>
  404a2c:	ldur	w1, [x21, #-24]
  404a30:	add	x0, sp, #0x40
  404a34:	bl	41b3fc <sqrt@plt+0x199dc>
  404a38:	ldur	w8, [x21, #-24]
  404a3c:	sub	w9, w8, #0xa
  404a40:	cmp	w9, #0xb
  404a44:	b.cc	404ae4 <sqrt@plt+0x30c4>  // b.lo, b.ul, b.last
  404a48:	mov	w9, #0x6667                	// #26215
  404a4c:	movk	w9, #0x6666, lsl #16
  404a50:	smull	x9, w8, w9
  404a54:	lsr	x10, x9, #63
  404a58:	asr	x9, x9, #34
  404a5c:	add	w9, w9, w10
  404a60:	mov	w10, #0xa                   	// #10
  404a64:	msub	w8, w9, w10, w8
  404a68:	sxtw	x8, w8
  404a6c:	sub	x8, x8, #0x1
  404a70:	cmp	w8, #0x2
  404a74:	b.hi	404ae4 <sqrt@plt+0x30c4>  // b.pmore
  404a78:	adrp	x9, 421000 <_ZdlPvm@@Base+0x44dc>
  404a7c:	add	x9, x9, #0x98
  404a80:	ldr	x1, [x9, x8, lsl #3]
  404a84:	b	404aec <sqrt@plt+0x30cc>
  404a88:	ldur	w1, [x21, #-24]
  404a8c:	add	x0, sp, #0x40
  404a90:	bl	41b3fc <sqrt@plt+0x199dc>
  404a94:	ldur	w8, [x21, #-24]
  404a98:	sub	w9, w8, #0xa
  404a9c:	cmp	w9, #0xb
  404aa0:	b.cc	404b14 <sqrt@plt+0x30f4>  // b.lo, b.ul, b.last
  404aa4:	mov	w9, #0x6667                	// #26215
  404aa8:	movk	w9, #0x6666, lsl #16
  404aac:	smull	x9, w8, w9
  404ab0:	lsr	x10, x9, #63
  404ab4:	asr	x9, x9, #34
  404ab8:	add	w9, w9, w10
  404abc:	mov	w10, #0xa                   	// #10
  404ac0:	msub	w8, w9, w10, w8
  404ac4:	sxtw	x8, w8
  404ac8:	sub	x8, x8, #0x1
  404acc:	cmp	w8, #0x2
  404ad0:	b.hi	404b14 <sqrt@plt+0x30f4>  // b.pmore
  404ad4:	adrp	x9, 421000 <_ZdlPvm@@Base+0x44dc>
  404ad8:	add	x9, x9, #0x98
  404adc:	ldr	x1, [x9, x8, lsl #3]
  404ae0:	b	404b1c <sqrt@plt+0x30fc>
  404ae4:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  404ae8:	add	x1, x1, #0xe53
  404aec:	add	x0, sp, #0x30
  404af0:	bl	41b3d4 <sqrt@plt+0x199b4>
  404af4:	ldr	w8, [x21]
  404af8:	sub	w8, w8, #0x1
  404afc:	cmp	w8, #0x9
  404b00:	b.hi	404b44 <sqrt@plt+0x3124>  // b.pmore
  404b04:	adrp	x9, 421000 <_ZdlPvm@@Base+0x44dc>
  404b08:	add	x9, x9, #0xb0
  404b0c:	ldr	x1, [x9, w8, sxtw #3]
  404b10:	b	404b4c <sqrt@plt+0x312c>
  404b14:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  404b18:	add	x1, x1, #0xe53
  404b1c:	add	x0, sp, #0x30
  404b20:	bl	41b3d4 <sqrt@plt+0x199b4>
  404b24:	ldr	w8, [x21]
  404b28:	sub	w8, w8, #0x1
  404b2c:	cmp	w8, #0x9
  404b30:	b.hi	404b60 <sqrt@plt+0x3140>  // b.pmore
  404b34:	adrp	x9, 421000 <_ZdlPvm@@Base+0x44dc>
  404b38:	add	x9, x9, #0xb0
  404b3c:	ldr	x1, [x9, w8, sxtw #3]
  404b40:	b	404b68 <sqrt@plt+0x3148>
  404b44:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  404b48:	add	x1, x1, #0x41f
  404b4c:	add	x0, sp, #0x20
  404b50:	bl	41b3d4 <sqrt@plt+0x199b4>
  404b54:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404b58:	add	x0, x0, #0x1aa
  404b5c:	b	404b78 <sqrt@plt+0x3158>
  404b60:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  404b64:	add	x1, x1, #0x41f
  404b68:	add	x0, sp, #0x20
  404b6c:	bl	41b3d4 <sqrt@plt+0x199b4>
  404b70:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404b74:	add	x0, x0, #0x1be
  404b78:	add	x1, sp, #0x40
  404b7c:	add	x2, sp, #0x30
  404b80:	add	x3, sp, #0x20
  404b84:	bl	4063f0 <sqrt@plt+0x49d0>
  404b88:	mov	w20, #0x1                   	// #1
  404b8c:	add	x8, sp, #0x1, lsl #12
  404b90:	add	x8, x8, #0x358
  404b94:	cmp	x24, x8
  404b98:	b.eq	404ba4 <sqrt@plt+0x3184>  // b.none
  404b9c:	mov	x0, x24
  404ba0:	bl	401730 <free@plt>
  404ba4:	mov	w0, w20
  404ba8:	add	sp, sp, #0x1, lsl #12
  404bac:	add	sp, sp, #0x4f0
  404bb0:	ldp	x20, x19, [sp, #80]
  404bb4:	ldp	x22, x21, [sp, #64]
  404bb8:	ldp	x24, x23, [sp, #48]
  404bbc:	ldp	x26, x25, [sp, #32]
  404bc0:	ldp	x28, x27, [sp, #16]
  404bc4:	ldp	x29, x30, [sp], #96
  404bc8:	ret
  404bcc:	ldur	x1, [x21, #-72]
  404bd0:	add	x0, sp, #0x40
  404bd4:	bl	41b3d4 <sqrt@plt+0x199b4>
  404bd8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404bdc:	add	x0, x0, #0x12b
  404be0:	b	404c58 <sqrt@plt+0x3238>
  404be4:	ldr	x1, [x21]
  404be8:	add	x0, sp, #0x40
  404bec:	bl	41b3d4 <sqrt@plt+0x199b4>
  404bf0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404bf4:	add	x0, x0, #0x273
  404bf8:	b	404c58 <sqrt@plt+0x3238>
  404bfc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404c00:	add	x0, x0, #0x28d
  404c04:	b	404c98 <sqrt@plt+0x3278>
  404c08:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404c0c:	add	x0, x0, #0x312
  404c10:	b	404c98 <sqrt@plt+0x3278>
  404c14:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404c18:	add	x0, x0, #0x379
  404c1c:	b	404c98 <sqrt@plt+0x3278>
  404c20:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404c24:	add	x0, x0, #0x29e
  404c28:	b	404c98 <sqrt@plt+0x3278>
  404c2c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404c30:	add	x0, x0, #0x2fa
  404c34:	b	404c98 <sqrt@plt+0x3278>
  404c38:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404c3c:	add	x0, x0, #0x361
  404c40:	b	404c98 <sqrt@plt+0x3278>
  404c44:	ldr	x1, [x21]
  404c48:	add	x0, sp, #0x40
  404c4c:	bl	41b3d4 <sqrt@plt+0x199b4>
  404c50:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404c54:	add	x0, x0, #0x193
  404c58:	adrp	x2, 43b000 <stderr@@GLIBC_2.17+0x2690>
  404c5c:	add	x2, x2, #0xa10
  404c60:	add	x1, sp, #0x40
  404c64:	mov	x3, x2
  404c68:	b	404b84 <sqrt@plt+0x3164>
  404c6c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404c70:	add	x0, x0, #0x2d6
  404c74:	b	404c98 <sqrt@plt+0x3278>
  404c78:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404c7c:	add	x0, x0, #0x2ae
  404c80:	b	404c98 <sqrt@plt+0x3278>
  404c84:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404c88:	add	x0, x0, #0x347
  404c8c:	b	404c98 <sqrt@plt+0x3278>
  404c90:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404c94:	add	x0, x0, #0x32a
  404c98:	adrp	x1, 43b000 <stderr@@GLIBC_2.17+0x2690>
  404c9c:	add	x1, x1, #0xa10
  404ca0:	mov	x2, x1
  404ca4:	mov	x3, x1
  404ca8:	b	404b84 <sqrt@plt+0x3164>
  404cac:	b	404d28 <sqrt@plt+0x3308>
  404cb0:	b	404d28 <sqrt@plt+0x3308>
  404cb4:	b	404cdc <sqrt@plt+0x32bc>
  404cb8:	b	404d28 <sqrt@plt+0x3308>
  404cbc:	b	404cdc <sqrt@plt+0x32bc>
  404cc0:	b	404d28 <sqrt@plt+0x3308>
  404cc4:	b	404cdc <sqrt@plt+0x32bc>
  404cc8:	b	404d28 <sqrt@plt+0x3308>
  404ccc:	b	404d28 <sqrt@plt+0x3308>
  404cd0:	b	404d28 <sqrt@plt+0x3308>
  404cd4:	b	404d0c <sqrt@plt+0x32ec>
  404cd8:	b	404d28 <sqrt@plt+0x3308>
  404cdc:	mov	x19, x0
  404ce0:	add	x0, sp, #0x40
  404ce4:	bl	4145d4 <sqrt@plt+0x12bb4>
  404ce8:	mov	x0, x19
  404cec:	bl	4019a0 <_Unwind_Resume@plt>
  404cf0:	b	404d28 <sqrt@plt+0x3308>
  404cf4:	b	404d28 <sqrt@plt+0x3308>
  404cf8:	b	404d28 <sqrt@plt+0x3308>
  404cfc:	b	404d28 <sqrt@plt+0x3308>
  404d00:	b	404d28 <sqrt@plt+0x3308>
  404d04:	b	404d0c <sqrt@plt+0x32ec>
  404d08:	b	404d0c <sqrt@plt+0x32ec>
  404d0c:	mov	x19, x0
  404d10:	mov	x0, x26
  404d14:	b	404d30 <sqrt@plt+0x3310>
  404d18:	b	404d28 <sqrt@plt+0x3308>
  404d1c:	b	404d28 <sqrt@plt+0x3308>
  404d20:	b	404d28 <sqrt@plt+0x3308>
  404d24:	b	404d28 <sqrt@plt+0x3308>
  404d28:	mov	x19, x0
  404d2c:	mov	x0, x23
  404d30:	bl	41cb18 <_ZdlPv@@Base>
  404d34:	mov	x0, x19
  404d38:	bl	4019a0 <_Unwind_Resume@plt>
  404d3c:	stp	d11, d10, [sp, #-64]!
  404d40:	stp	d9, d8, [sp, #16]
  404d44:	stp	x29, x30, [sp, #32]
  404d48:	str	x19, [sp, #48]
  404d4c:	mov	x29, sp
  404d50:	mov	x19, x0
  404d54:	mov	w0, #0x18                  	// #24
  404d58:	mov	v8.16b, v0.16b
  404d5c:	bl	401660 <_Znam@plt>
  404d60:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  404d64:	mov	x2, x0
  404d68:	ldr	x0, [x8, #504]
  404d6c:	mov	x1, x19
  404d70:	str	xzr, [x2]
  404d74:	str	d8, [x2, #8]
  404d78:	str	xzr, [x2, #16]
  404d7c:	bl	401de4 <sqrt@plt+0x3c4>
  404d80:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  404d84:	add	x1, x1, #0x160
  404d88:	mov	x0, x19
  404d8c:	bl	401910 <strcmp@plt>
  404d90:	cbz	w0, 404da8 <sqrt@plt+0x3388>
  404d94:	ldr	x19, [sp, #48]
  404d98:	ldp	x29, x30, [sp, #32]
  404d9c:	ldp	d9, d8, [sp, #16]
  404da0:	ldp	d11, d10, [sp], #64
  404da4:	ret
  404da8:	fmov	d0, #2.500000000000000000e-01
  404dac:	fmul	d9, d8, d0
  404db0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404db4:	add	x0, x0, #0x45e
  404db8:	mov	v0.16b, v9.16b
  404dbc:	bl	404d3c <sqrt@plt+0x331c>
  404dc0:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  404dc4:	ldr	d0, [x8, #256]
  404dc8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404dcc:	add	x0, x0, #0x465
  404dd0:	fmul	d0, d8, d0
  404dd4:	bl	404d3c <sqrt@plt+0x331c>
  404dd8:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  404ddc:	ldr	d0, [x8, #264]
  404de0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404de4:	add	x0, x0, #0x46d
  404de8:	fmul	d10, d8, d0
  404dec:	mov	v0.16b, v10.16b
  404df0:	bl	404d3c <sqrt@plt+0x331c>
  404df4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404df8:	add	x0, x0, #0x476
  404dfc:	mov	v0.16b, v9.16b
  404e00:	bl	404d3c <sqrt@plt+0x331c>
  404e04:	fmov	d0, #5.000000000000000000e-01
  404e08:	fmul	d9, d8, d0
  404e0c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404e10:	add	x0, x0, #0x480
  404e14:	mov	v0.16b, v9.16b
  404e18:	bl	404d3c <sqrt@plt+0x331c>
  404e1c:	fmov	d0, #7.500000000000000000e-01
  404e20:	fmul	d11, d8, d0
  404e24:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404e28:	add	x0, x0, #0x486
  404e2c:	mov	v0.16b, v11.16b
  404e30:	bl	404d3c <sqrt@plt+0x331c>
  404e34:	fmov	d0, xzr
  404e38:	fmul	d8, d8, d0
  404e3c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404e40:	add	x0, x0, #0x48d
  404e44:	mov	v0.16b, v8.16b
  404e48:	bl	404d3c <sqrt@plt+0x331c>
  404e4c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404e50:	add	x0, x0, #0x18b
  404e54:	mov	v0.16b, v10.16b
  404e58:	bl	404d3c <sqrt@plt+0x331c>
  404e5c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404e60:	add	x0, x0, #0x494
  404e64:	mov	v0.16b, v9.16b
  404e68:	bl	404d3c <sqrt@plt+0x331c>
  404e6c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404e70:	add	x0, x0, #0x49e
  404e74:	mov	v0.16b, v11.16b
  404e78:	bl	404d3c <sqrt@plt+0x331c>
  404e7c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404e80:	add	x0, x0, #0x17c
  404e84:	mov	v0.16b, v9.16b
  404e88:	bl	404d3c <sqrt@plt+0x331c>
  404e8c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404e90:	add	x0, x0, #0x183
  404e94:	mov	v0.16b, v9.16b
  404e98:	bl	404d3c <sqrt@plt+0x331c>
  404e9c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404ea0:	add	x0, x0, #0x16d
  404ea4:	mov	v0.16b, v9.16b
  404ea8:	bl	404d3c <sqrt@plt+0x331c>
  404eac:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404eb0:	add	x0, x0, #0x174
  404eb4:	mov	v0.16b, v9.16b
  404eb8:	bl	404d3c <sqrt@plt+0x331c>
  404ebc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404ec0:	add	x0, x0, #0x4a9
  404ec4:	mov	v0.16b, v8.16b
  404ec8:	bl	404d3c <sqrt@plt+0x331c>
  404ecc:	mov	v0.16b, v8.16b
  404ed0:	ldr	x19, [sp, #48]
  404ed4:	ldp	x29, x30, [sp, #32]
  404ed8:	ldp	d9, d8, [sp, #16]
  404edc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  404ee0:	add	x0, x0, #0x4b0
  404ee4:	ldp	d11, d10, [sp], #64
  404ee8:	b	404d3c <sqrt@plt+0x331c>
  404eec:	stp	x29, x30, [sp, #-64]!
  404ef0:	str	x23, [sp, #16]
  404ef4:	stp	x22, x21, [sp, #32]
  404ef8:	stp	x20, x19, [sp, #48]
  404efc:	mov	x29, sp
  404f00:	cbz	x0, 404f94 <sqrt@plt+0x3574>
  404f04:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  404f08:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  404f0c:	mov	x19, x0
  404f10:	add	x8, x8, #0x1f8
  404f14:	add	x9, x9, #0x9b0
  404f18:	ldr	x21, [x8]
  404f1c:	ldr	x20, [x9]
  404f20:	mov	x0, x19
  404f24:	bl	41cb30 <_ZdlPvm@@Base+0xc>
  404f28:	ldr	w23, [x21, #8]
  404f2c:	ldr	x21, [x21]
  404f30:	udiv	x8, x0, x23
  404f34:	msub	x22, x8, x23, x0
  404f38:	lsl	x8, x22, #4
  404f3c:	ldr	x0, [x21, x8]
  404f40:	cbz	x0, 404f84 <sqrt@plt+0x3564>
  404f44:	mov	x1, x19
  404f48:	bl	401910 <strcmp@plt>
  404f4c:	cbz	w0, 404f78 <sqrt@plt+0x3558>
  404f50:	cmp	w22, #0x0
  404f54:	csel	w8, w23, w22, eq  // eq = none
  404f58:	sub	w22, w8, #0x1
  404f5c:	lsl	x8, x22, #4
  404f60:	ldr	x0, [x21, x8]
  404f64:	cbz	x0, 404f84 <sqrt@plt+0x3564>
  404f68:	mov	x1, x19
  404f6c:	bl	401910 <strcmp@plt>
  404f70:	cbnz	w0, 404f50 <sqrt@plt+0x3530>
  404f74:	mov	w22, w22
  404f78:	add	x8, x21, x22, lsl #4
  404f7c:	ldr	x0, [x8, #8]
  404f80:	cbnz	x0, 405038 <sqrt@plt+0x3618>
  404f84:	cbz	x20, 405034 <sqrt@plt+0x3614>
  404f88:	add	x8, x20, #0x20
  404f8c:	add	x9, x20, #0x18
  404f90:	b	404f18 <sqrt@plt+0x34f8>
  404f94:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  404f98:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  404f9c:	adrp	x19, 421000 <_ZdlPvm@@Base+0x44dc>
  404fa0:	add	x8, x8, #0x1f8
  404fa4:	add	x9, x9, #0x9b0
  404fa8:	add	x19, x19, #0x110
  404fac:	ldr	x21, [x8]
  404fb0:	ldr	x20, [x9]
  404fb4:	mov	w0, #0x2f                  	// #47
  404fb8:	mov	x1, x19
  404fbc:	bl	41afa0 <sqrt@plt+0x19580>
  404fc0:	mov	x0, xzr
  404fc4:	bl	41cb30 <_ZdlPvm@@Base+0xc>
  404fc8:	ldr	w23, [x21, #8]
  404fcc:	ldr	x21, [x21]
  404fd0:	udiv	x8, x0, x23
  404fd4:	msub	x22, x8, x23, x0
  404fd8:	lsl	x8, x22, #4
  404fdc:	ldr	x0, [x21, x8]
  404fe0:	cbz	x0, 405024 <sqrt@plt+0x3604>
  404fe4:	mov	x1, xzr
  404fe8:	bl	401910 <strcmp@plt>
  404fec:	cbz	w0, 405018 <sqrt@plt+0x35f8>
  404ff0:	cmp	w22, #0x0
  404ff4:	csel	w8, w23, w22, eq  // eq = none
  404ff8:	sub	w22, w8, #0x1
  404ffc:	lsl	x8, x22, #4
  405000:	ldr	x0, [x21, x8]
  405004:	cbz	x0, 405024 <sqrt@plt+0x3604>
  405008:	mov	x1, xzr
  40500c:	bl	401910 <strcmp@plt>
  405010:	cbnz	w0, 404ff0 <sqrt@plt+0x35d0>
  405014:	mov	w22, w22
  405018:	add	x8, x21, x22, lsl #4
  40501c:	ldr	x0, [x8, #8]
  405020:	cbnz	x0, 405038 <sqrt@plt+0x3618>
  405024:	cbz	x20, 405034 <sqrt@plt+0x3614>
  405028:	add	x8, x20, #0x20
  40502c:	add	x9, x20, #0x18
  405030:	b	404fac <sqrt@plt+0x358c>
  405034:	mov	x0, xzr
  405038:	ldp	x20, x19, [sp, #48]
  40503c:	ldp	x22, x21, [sp, #32]
  405040:	ldr	x23, [sp, #16]
  405044:	ldp	x29, x30, [sp], #64
  405048:	ret
  40504c:	sub	sp, sp, #0x60
  405050:	str	d8, [sp, #16]
  405054:	stp	x29, x30, [sp, #32]
  405058:	stp	x24, x23, [sp, #48]
  40505c:	stp	x22, x21, [sp, #64]
  405060:	stp	x20, x19, [sp, #80]
  405064:	add	x29, sp, #0x10
  405068:	adrp	x19, 421000 <_ZdlPvm@@Base+0x44dc>
  40506c:	add	x19, x19, #0x45e
  405070:	mov	x1, x19
  405074:	mov	x20, x0
  405078:	bl	401910 <strcmp@plt>
  40507c:	cbz	w0, 4052bc <sqrt@plt+0x389c>
  405080:	adrp	x19, 421000 <_ZdlPvm@@Base+0x44dc>
  405084:	add	x19, x19, #0x465
  405088:	mov	x0, x20
  40508c:	mov	x1, x19
  405090:	bl	401910 <strcmp@plt>
  405094:	cbz	w0, 4052c4 <sqrt@plt+0x38a4>
  405098:	adrp	x19, 421000 <_ZdlPvm@@Base+0x44dc>
  40509c:	add	x19, x19, #0x46d
  4050a0:	mov	x0, x20
  4050a4:	mov	x1, x19
  4050a8:	bl	401910 <strcmp@plt>
  4050ac:	cbz	w0, 4052cc <sqrt@plt+0x38ac>
  4050b0:	adrp	x19, 421000 <_ZdlPvm@@Base+0x44dc>
  4050b4:	add	x19, x19, #0x476
  4050b8:	mov	x0, x20
  4050bc:	mov	x1, x19
  4050c0:	bl	401910 <strcmp@plt>
  4050c4:	cbz	w0, 4052d4 <sqrt@plt+0x38b4>
  4050c8:	adrp	x19, 421000 <_ZdlPvm@@Base+0x44dc>
  4050cc:	add	x19, x19, #0x480
  4050d0:	mov	x0, x20
  4050d4:	mov	x1, x19
  4050d8:	bl	401910 <strcmp@plt>
  4050dc:	cbz	w0, 4052dc <sqrt@plt+0x38bc>
  4050e0:	adrp	x19, 421000 <_ZdlPvm@@Base+0x44dc>
  4050e4:	add	x19, x19, #0x486
  4050e8:	mov	x0, x20
  4050ec:	mov	x1, x19
  4050f0:	bl	401910 <strcmp@plt>
  4050f4:	cbz	w0, 4052e4 <sqrt@plt+0x38c4>
  4050f8:	adrp	x19, 421000 <_ZdlPvm@@Base+0x44dc>
  4050fc:	add	x19, x19, #0x48d
  405100:	mov	x0, x20
  405104:	mov	x1, x19
  405108:	bl	401910 <strcmp@plt>
  40510c:	cbz	w0, 4052ec <sqrt@plt+0x38cc>
  405110:	adrp	x19, 421000 <_ZdlPvm@@Base+0x44dc>
  405114:	add	x19, x19, #0x18b
  405118:	mov	x0, x20
  40511c:	mov	x1, x19
  405120:	bl	401910 <strcmp@plt>
  405124:	cbz	w0, 4052f4 <sqrt@plt+0x38d4>
  405128:	adrp	x19, 421000 <_ZdlPvm@@Base+0x44dc>
  40512c:	add	x19, x19, #0x494
  405130:	mov	x0, x20
  405134:	mov	x1, x19
  405138:	bl	401910 <strcmp@plt>
  40513c:	cbz	w0, 4052fc <sqrt@plt+0x38dc>
  405140:	adrp	x19, 421000 <_ZdlPvm@@Base+0x44dc>
  405144:	add	x19, x19, #0x49e
  405148:	mov	x0, x20
  40514c:	mov	x1, x19
  405150:	bl	401910 <strcmp@plt>
  405154:	cbz	w0, 405304 <sqrt@plt+0x38e4>
  405158:	adrp	x19, 421000 <_ZdlPvm@@Base+0x44dc>
  40515c:	add	x19, x19, #0x17c
  405160:	mov	x0, x20
  405164:	mov	x1, x19
  405168:	bl	401910 <strcmp@plt>
  40516c:	cbz	w0, 40530c <sqrt@plt+0x38ec>
  405170:	adrp	x19, 421000 <_ZdlPvm@@Base+0x44dc>
  405174:	add	x19, x19, #0x183
  405178:	mov	x0, x20
  40517c:	mov	x1, x19
  405180:	bl	401910 <strcmp@plt>
  405184:	cbz	w0, 405314 <sqrt@plt+0x38f4>
  405188:	adrp	x19, 421000 <_ZdlPvm@@Base+0x44dc>
  40518c:	add	x19, x19, #0x16d
  405190:	mov	x0, x20
  405194:	mov	x1, x19
  405198:	bl	401910 <strcmp@plt>
  40519c:	cbz	w0, 40531c <sqrt@plt+0x38fc>
  4051a0:	adrp	x19, 421000 <_ZdlPvm@@Base+0x44dc>
  4051a4:	add	x19, x19, #0x174
  4051a8:	mov	x0, x20
  4051ac:	mov	x1, x19
  4051b0:	bl	401910 <strcmp@plt>
  4051b4:	cbz	w0, 405324 <sqrt@plt+0x3904>
  4051b8:	adrp	x19, 421000 <_ZdlPvm@@Base+0x44dc>
  4051bc:	add	x19, x19, #0x4a9
  4051c0:	mov	x0, x20
  4051c4:	mov	x1, x19
  4051c8:	bl	401910 <strcmp@plt>
  4051cc:	cbz	w0, 40532c <sqrt@plt+0x390c>
  4051d0:	adrp	x19, 421000 <_ZdlPvm@@Base+0x44dc>
  4051d4:	add	x19, x19, #0x4b0
  4051d8:	mov	x0, x20
  4051dc:	mov	x1, x19
  4051e0:	bl	401910 <strcmp@plt>
  4051e4:	cbz	w0, 405334 <sqrt@plt+0x3914>
  4051e8:	adrp	x19, 421000 <_ZdlPvm@@Base+0x44dc>
  4051ec:	add	x19, x19, #0x160
  4051f0:	mov	x0, x20
  4051f4:	mov	x1, x19
  4051f8:	bl	401910 <strcmp@plt>
  4051fc:	cbz	w0, 405408 <sqrt@plt+0x39e8>
  405200:	adrp	x19, 421000 <_ZdlPvm@@Base+0x44dc>
  405204:	add	x19, x19, #0x4b8
  405208:	mov	x0, x20
  40520c:	mov	x1, x19
  405210:	bl	401910 <strcmp@plt>
  405214:	cbz	w0, 405410 <sqrt@plt+0x39f0>
  405218:	adrp	x19, 421000 <_ZdlPvm@@Base+0x44dc>
  40521c:	add	x19, x19, #0x4c2
  405220:	mov	x0, x20
  405224:	mov	x1, x19
  405228:	bl	401910 <strcmp@plt>
  40522c:	cbz	w0, 405418 <sqrt@plt+0x39f8>
  405230:	adrp	x19, 421000 <_ZdlPvm@@Base+0x44dc>
  405234:	add	x19, x19, #0x4ca
  405238:	mov	x0, x20
  40523c:	mov	x1, x19
  405240:	bl	401910 <strcmp@plt>
  405244:	cbz	w0, 405420 <sqrt@plt+0x3a00>
  405248:	adrp	x19, 421000 <_ZdlPvm@@Base+0x44dc>
  40524c:	add	x19, x19, #0x4d4
  405250:	mov	x0, x20
  405254:	mov	x1, x19
  405258:	bl	401910 <strcmp@plt>
  40525c:	cbz	w0, 405428 <sqrt@plt+0x3a08>
  405260:	adrp	x19, 421000 <_ZdlPvm@@Base+0x44dc>
  405264:	add	x19, x19, #0x4dd
  405268:	mov	x0, x20
  40526c:	mov	x1, x19
  405270:	bl	401910 <strcmp@plt>
  405274:	cbz	w0, 405430 <sqrt@plt+0x3a10>
  405278:	mov	x0, sp
  40527c:	mov	x1, x20
  405280:	bl	41b3d4 <sqrt@plt+0x199b4>
  405284:	adrp	x2, 43b000 <stderr@@GLIBC_2.17+0x2690>
  405288:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40528c:	add	x2, x2, #0xa10
  405290:	add	x0, x0, #0x3cb
  405294:	mov	x1, sp
  405298:	mov	x3, x2
  40529c:	bl	4063f0 <sqrt@plt+0x49d0>
  4052a0:	ldp	x20, x19, [sp, #80]
  4052a4:	ldp	x22, x21, [sp, #64]
  4052a8:	ldp	x24, x23, [sp, #48]
  4052ac:	ldp	x29, x30, [sp, #32]
  4052b0:	ldr	d8, [sp, #16]
  4052b4:	add	sp, sp, #0x60
  4052b8:	ret
  4052bc:	mov	x8, xzr
  4052c0:	b	405338 <sqrt@plt+0x3918>
  4052c4:	mov	w8, #0x1                   	// #1
  4052c8:	b	405338 <sqrt@plt+0x3918>
  4052cc:	mov	w8, #0x2                   	// #2
  4052d0:	b	405338 <sqrt@plt+0x3918>
  4052d4:	mov	w8, #0x3                   	// #3
  4052d8:	b	405338 <sqrt@plt+0x3918>
  4052dc:	mov	w8, #0x4                   	// #4
  4052e0:	b	405338 <sqrt@plt+0x3918>
  4052e4:	mov	w8, #0x5                   	// #5
  4052e8:	b	405338 <sqrt@plt+0x3918>
  4052ec:	mov	w8, #0x6                   	// #6
  4052f0:	b	405338 <sqrt@plt+0x3918>
  4052f4:	mov	w8, #0x7                   	// #7
  4052f8:	b	405338 <sqrt@plt+0x3918>
  4052fc:	mov	w8, #0x8                   	// #8
  405300:	b	405338 <sqrt@plt+0x3918>
  405304:	mov	w8, #0x9                   	// #9
  405308:	b	405338 <sqrt@plt+0x3918>
  40530c:	mov	w8, #0xa                   	// #10
  405310:	b	405338 <sqrt@plt+0x3918>
  405314:	mov	w8, #0xb                   	// #11
  405318:	b	405338 <sqrt@plt+0x3918>
  40531c:	mov	w8, #0xc                   	// #12
  405320:	b	405338 <sqrt@plt+0x3918>
  405324:	mov	w8, #0xd                   	// #13
  405328:	b	405338 <sqrt@plt+0x3918>
  40532c:	mov	w8, #0xe                   	// #14
  405330:	b	405338 <sqrt@plt+0x3918>
  405334:	mov	w8, #0xf                   	// #15
  405338:	adrp	x10, 420000 <_ZdlPvm@@Base+0x34dc>
  40533c:	mov	w9, #0x18                  	// #24
  405340:	add	x10, x10, #0xe88
  405344:	madd	x8, x8, x9, x10
  405348:	ldr	d8, [x8, #8]
  40534c:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  405350:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  405354:	adrp	x20, 421000 <_ZdlPvm@@Base+0x44dc>
  405358:	add	x8, x8, #0x1f8
  40535c:	add	x9, x9, #0x9b0
  405360:	add	x20, x20, #0x160
  405364:	ldr	x22, [x8]
  405368:	ldr	x21, [x9]
  40536c:	mov	x0, x20
  405370:	bl	41cb30 <_ZdlPvm@@Base+0xc>
  405374:	ldr	w24, [x22, #8]
  405378:	ldr	x22, [x22]
  40537c:	udiv	x8, x0, x24
  405380:	msub	x23, x8, x24, x0
  405384:	lsl	x8, x23, #4
  405388:	ldr	x0, [x22, x8]
  40538c:	cbz	x0, 4053d0 <sqrt@plt+0x39b0>
  405390:	mov	x1, x20
  405394:	bl	401910 <strcmp@plt>
  405398:	cbz	w0, 4053c4 <sqrt@plt+0x39a4>
  40539c:	cmp	w23, #0x0
  4053a0:	csel	w8, w24, w23, eq  // eq = none
  4053a4:	sub	w23, w8, #0x1
  4053a8:	lsl	x8, x23, #4
  4053ac:	ldr	x0, [x22, x8]
  4053b0:	cbz	x0, 4053d0 <sqrt@plt+0x39b0>
  4053b4:	mov	x1, x20
  4053b8:	bl	401910 <strcmp@plt>
  4053bc:	cbnz	w0, 40539c <sqrt@plt+0x397c>
  4053c0:	mov	w23, w23
  4053c4:	add	x8, x22, x23, lsl #4
  4053c8:	ldr	x8, [x8, #8]
  4053cc:	cbnz	x8, 4053e0 <sqrt@plt+0x39c0>
  4053d0:	cbz	x21, 4053e4 <sqrt@plt+0x39c4>
  4053d4:	add	x8, x21, #0x20
  4053d8:	add	x9, x21, #0x18
  4053dc:	b	405364 <sqrt@plt+0x3944>
  4053e0:	ldr	d0, [x8, #8]
  4053e4:	fmul	d0, d8, d0
  4053e8:	mov	x0, x19
  4053ec:	ldp	x20, x19, [sp, #80]
  4053f0:	ldp	x22, x21, [sp, #64]
  4053f4:	ldp	x24, x23, [sp, #48]
  4053f8:	ldp	x29, x30, [sp, #32]
  4053fc:	ldr	d8, [sp, #16]
  405400:	add	sp, sp, #0x60
  405404:	b	404d3c <sqrt@plt+0x331c>
  405408:	mov	w8, #0x10                  	// #16
  40540c:	b	405434 <sqrt@plt+0x3a14>
  405410:	mov	w8, #0x11                  	// #17
  405414:	b	405434 <sqrt@plt+0x3a14>
  405418:	mov	w8, #0x12                  	// #18
  40541c:	b	405434 <sqrt@plt+0x3a14>
  405420:	mov	w8, #0x13                  	// #19
  405424:	b	405434 <sqrt@plt+0x3a14>
  405428:	mov	w8, #0x14                  	// #20
  40542c:	b	405434 <sqrt@plt+0x3a14>
  405430:	mov	w8, #0x15                  	// #21
  405434:	adrp	x10, 420000 <_ZdlPvm@@Base+0x34dc>
  405438:	mov	w9, #0x18                  	// #24
  40543c:	add	x10, x10, #0xe88
  405440:	madd	x8, x8, x9, x10
  405444:	ldr	d0, [x8, #8]
  405448:	b	4053e8 <sqrt@plt+0x39c8>
  40544c:	stp	x29, x30, [sp, #-32]!
  405450:	stp	x20, x19, [sp, #16]
  405454:	mov	x29, sp
  405458:	mov	x20, x0
  40545c:	mov	w0, #0x18                  	// #24
  405460:	mov	x19, x1
  405464:	bl	401660 <_Znam@plt>
  405468:	ldr	x8, [x19, #16]
  40546c:	ldr	q0, [x19]
  405470:	mov	x2, x0
  405474:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  405478:	str	x8, [x2, #16]
  40547c:	str	q0, [x2]
  405480:	ldr	x0, [x9, #504]
  405484:	mov	x1, x20
  405488:	ldp	x20, x19, [sp, #16]
  40548c:	ldp	x29, x30, [sp], #32
  405490:	b	401de4 <sqrt@plt+0x3c4>
  405494:	stp	x29, x30, [sp, #-32]!
  405498:	str	x19, [sp, #16]
  40549c:	mov	x29, sp
  4054a0:	mov	x19, x1
  4054a4:	bl	404eec <sqrt@plt+0x34cc>
  4054a8:	cbz	x0, 4054b8 <sqrt@plt+0x3a98>
  4054ac:	ldr	x8, [x0, #8]
  4054b0:	mov	w0, #0x1                   	// #1
  4054b4:	str	x8, [x19]
  4054b8:	ldr	x19, [sp, #16]
  4054bc:	ldp	x29, x30, [sp], #32
  4054c0:	ret
  4054c4:	sub	sp, sp, #0x20
  4054c8:	stp	x29, x30, [sp, #16]
  4054cc:	add	x29, sp, #0x10
  4054d0:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  4054d4:	add	x8, x8, #0x16a
  4054d8:	cmp	x0, #0x0
  4054dc:	csel	x0, x8, x0, eq  // eq = none
  4054e0:	add	x1, sp, #0x8
  4054e4:	mov	w2, #0x1                   	// #1
  4054e8:	str	d0, [sp, #8]
  4054ec:	bl	4054fc <sqrt@plt+0x3adc>
  4054f0:	ldp	x29, x30, [sp, #16]
  4054f4:	add	sp, sp, #0x20
  4054f8:	ret
  4054fc:	sub	sp, sp, #0x80
  405500:	stp	x29, x30, [sp, #32]
  405504:	stp	x28, x27, [sp, #48]
  405508:	stp	x26, x25, [sp, #64]
  40550c:	stp	x24, x23, [sp, #80]
  405510:	stp	x22, x21, [sp, #96]
  405514:	stp	x20, x19, [sp, #112]
  405518:	add	x29, sp, #0x20
  40551c:	mov	x25, x0
  405520:	add	x0, sp, #0x10
  405524:	mov	w20, w2
  405528:	mov	x21, x1
  40552c:	bl	41cc24 <_ZdlPvm@@Base+0x100>
  405530:	mov	x0, sp
  405534:	bl	41cc24 <_ZdlPvm@@Base+0x100>
  405538:	ldrb	w22, [x25]
  40553c:	cbz	w22, 405778 <sqrt@plt+0x3d58>
  405540:	mov	x28, #0x1                   	// #1
  405544:	movk	x28, #0x6809, lsl #32
  405548:	adrp	x23, 438000 <_Znam@GLIBCXX_3.4>
  40554c:	mov	w24, wzr
  405550:	mov	w26, #0x25                  	// #37
  405554:	mov	w27, #0x1                   	// #1
  405558:	movk	x28, #0x3ff, lsl #48
  40555c:	add	x23, x23, #0x9ec
  405560:	and	w8, w22, #0xff
  405564:	cmp	w8, #0x25
  405568:	add	x19, x25, #0x1
  40556c:	b.ne	4055f4 <sqrt@plt+0x3bd4>  // b.any
  405570:	ldp	w8, w9, [sp, #8]
  405574:	cmp	w8, w9
  405578:	b.lt	405588 <sqrt@plt+0x3b68>  // b.tstop
  40557c:	mov	x0, sp
  405580:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  405584:	ldr	w8, [sp, #8]
  405588:	ldr	x9, [sp]
  40558c:	add	w10, w8, #0x1
  405590:	str	w10, [sp, #8]
  405594:	strb	w26, [x9, w8, sxtw]
  405598:	ldrb	w22, [x19]
  40559c:	cbz	w22, 405744 <sqrt@plt+0x3d24>
  4055a0:	add	x19, x25, #0x2
  4055a4:	b	4055c4 <sqrt@plt+0x3ba4>
  4055a8:	ldr	w8, [sp, #8]
  4055ac:	ldr	x9, [sp]
  4055b0:	add	w10, w8, #0x1
  4055b4:	str	w10, [sp, #8]
  4055b8:	strb	w22, [x9, w8, sxtw]
  4055bc:	ldrb	w22, [x19], #1
  4055c0:	cbz	w22, 405740 <sqrt@plt+0x3d20>
  4055c4:	and	w1, w22, #0xff
  4055c8:	cmp	w1, #0x3f
  4055cc:	b.hi	405620 <sqrt@plt+0x3c00>  // b.pmore
  4055d0:	lsl	x8, x27, x22
  4055d4:	and	x8, x8, x28
  4055d8:	cbz	x8, 405620 <sqrt@plt+0x3c00>
  4055dc:	ldp	w8, w9, [sp, #8]
  4055e0:	cmp	w8, w9
  4055e4:	b.lt	4055ac <sqrt@plt+0x3b8c>  // b.tstop
  4055e8:	mov	x0, sp
  4055ec:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  4055f0:	b	4055a8 <sqrt@plt+0x3b88>
  4055f4:	ldp	w8, w9, [sp, #24]
  4055f8:	cmp	w8, w9
  4055fc:	b.lt	40560c <sqrt@plt+0x3bec>  // b.tstop
  405600:	add	x0, sp, #0x10
  405604:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  405608:	ldr	w8, [sp, #24]
  40560c:	ldr	x9, [sp, #16]
  405610:	add	w10, w8, #0x1
  405614:	str	w10, [sp, #24]
  405618:	strb	w22, [x9, w8, sxtw]
  40561c:	b	405730 <sqrt@plt+0x3d10>
  405620:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  405624:	mov	w2, #0x7                   	// #7
  405628:	add	x0, x0, #0x426
  40562c:	bl	401820 <memchr@plt>
  405630:	cbz	x0, 405740 <sqrt@plt+0x3d20>
  405634:	and	w8, w22, #0xff
  405638:	cmp	w8, #0x25
  40563c:	b.ne	4056ac <sqrt@plt+0x3c8c>  // b.any
  405640:	ldp	w8, w9, [sp, #8]
  405644:	cmp	w8, w9
  405648:	b.lt	405658 <sqrt@plt+0x3c38>  // b.tstop
  40564c:	mov	x0, sp
  405650:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  405654:	ldr	w8, [sp, #8]
  405658:	ldr	x9, [sp]
  40565c:	add	w10, w8, #0x1
  405660:	str	w10, [sp, #8]
  405664:	strb	w26, [x9, w8, sxtw]
  405668:	ldp	w8, w9, [sp, #8]
  40566c:	cmp	w8, w9
  405670:	b.lt	405680 <sqrt@plt+0x3c60>  // b.tstop
  405674:	mov	x0, sp
  405678:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40567c:	ldr	w8, [sp, #8]
  405680:	ldr	x9, [sp]
  405684:	add	w10, w8, #0x1
  405688:	str	w10, [sp, #8]
  40568c:	adrp	x2, 422000 <_ZdlPvm@@Base+0x54dc>
  405690:	strb	wzr, [x9, w8, sxtw]
  405694:	ldr	x3, [sp]
  405698:	mov	w1, #0x400                 	// #1024
  40569c:	mov	x0, x23
  4056a0:	add	x2, x2, #0x13c
  4056a4:	bl	4018a0 <snprintf@plt>
  4056a8:	b	40571c <sqrt@plt+0x3cfc>
  4056ac:	cmp	w24, w20
  4056b0:	b.ge	4057e0 <sqrt@plt+0x3dc0>  // b.tcont
  4056b4:	ldp	w8, w9, [sp, #8]
  4056b8:	cmp	w8, w9
  4056bc:	b.lt	4056cc <sqrt@plt+0x3cac>  // b.tstop
  4056c0:	mov	x0, sp
  4056c4:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  4056c8:	ldr	w8, [sp, #8]
  4056cc:	ldr	x9, [sp]
  4056d0:	add	w10, w8, #0x1
  4056d4:	str	w10, [sp, #8]
  4056d8:	strb	w22, [x9, w8, sxtw]
  4056dc:	ldp	w8, w9, [sp, #8]
  4056e0:	cmp	w8, w9
  4056e4:	b.lt	4056f4 <sqrt@plt+0x3cd4>  // b.tstop
  4056e8:	mov	x0, sp
  4056ec:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  4056f0:	ldr	w8, [sp, #8]
  4056f4:	ldr	x9, [sp]
  4056f8:	add	w10, w8, #0x1
  4056fc:	str	w10, [sp, #8]
  405700:	mov	w1, #0x400                 	// #1024
  405704:	strb	wzr, [x9, w8, sxtw]
  405708:	ldr	x2, [sp]
  40570c:	ldr	d0, [x21, w24, sxtw #3]
  405710:	mov	x0, x23
  405714:	add	w24, w24, #0x1
  405718:	bl	4018a0 <snprintf@plt>
  40571c:	mov	x0, sp
  405720:	bl	41d60c <_ZdlPvm@@Base+0xae8>
  405724:	add	x0, sp, #0x10
  405728:	mov	x1, x23
  40572c:	bl	41d034 <_ZdlPvm@@Base+0x510>
  405730:	ldrb	w22, [x19]
  405734:	mov	x25, x19
  405738:	cbnz	w22, 405560 <sqrt@plt+0x3b40>
  40573c:	b	405778 <sqrt@plt+0x3d58>
  405740:	sub	x19, x19, #0x1
  405744:	adrp	x1, 43b000 <stderr@@GLIBC_2.17+0x2690>
  405748:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40574c:	add	x1, x1, #0xa10
  405750:	add	x0, x0, #0x42d
  405754:	mov	x2, x1
  405758:	mov	x3, x1
  40575c:	bl	4063f0 <sqrt@plt+0x49d0>
  405760:	add	x0, sp, #0x10
  405764:	mov	x1, sp
  405768:	bl	41d10c <_ZdlPvm@@Base+0x5e8>
  40576c:	add	x0, sp, #0x10
  405770:	mov	x1, x19
  405774:	bl	41d034 <_ZdlPvm@@Base+0x510>
  405778:	ldp	w8, w9, [sp, #24]
  40577c:	cmp	w8, w9
  405780:	b.lt	405790 <sqrt@plt+0x3d70>  // b.tstop
  405784:	add	x0, sp, #0x10
  405788:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40578c:	ldr	w8, [sp, #24]
  405790:	ldr	x9, [sp, #16]
  405794:	add	w10, w8, #0x1
  405798:	str	w10, [sp, #24]
  40579c:	strb	wzr, [x9, w8, sxtw]
  4057a0:	ldr	x0, [sp, #16]
  4057a4:	bl	41d904 <_ZdlPvm@@Base+0xde0>
  4057a8:	mov	x19, x0
  4057ac:	mov	x0, sp
  4057b0:	bl	41cdc4 <_ZdlPvm@@Base+0x2a0>
  4057b4:	add	x0, sp, #0x10
  4057b8:	bl	41cdc4 <_ZdlPvm@@Base+0x2a0>
  4057bc:	mov	x0, x19
  4057c0:	ldp	x20, x19, [sp, #112]
  4057c4:	ldp	x22, x21, [sp, #96]
  4057c8:	ldp	x24, x23, [sp, #80]
  4057cc:	ldp	x26, x25, [sp, #64]
  4057d0:	ldp	x28, x27, [sp, #48]
  4057d4:	ldp	x29, x30, [sp, #32]
  4057d8:	add	sp, sp, #0x80
  4057dc:	ret
  4057e0:	adrp	x1, 43b000 <stderr@@GLIBC_2.17+0x2690>
  4057e4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  4057e8:	add	x1, x1, #0xa10
  4057ec:	add	x0, x0, #0x440
  4057f0:	mov	x2, x1
  4057f4:	mov	x3, x1
  4057f8:	bl	4063f0 <sqrt@plt+0x49d0>
  4057fc:	add	x0, sp, #0x10
  405800:	mov	x1, sp
  405804:	bl	41d10c <_ZdlPvm@@Base+0x5e8>
  405808:	sub	x1, x19, #0x1
  40580c:	add	x0, sp, #0x10
  405810:	bl	41d034 <_ZdlPvm@@Base+0x510>
  405814:	b	405778 <sqrt@plt+0x3d58>
  405818:	mov	x19, x0
  40581c:	b	405834 <sqrt@plt+0x3e14>
  405820:	b	405828 <sqrt@plt+0x3e08>
  405824:	b	405828 <sqrt@plt+0x3e08>
  405828:	mov	x19, x0
  40582c:	mov	x0, sp
  405830:	bl	41cdc4 <_ZdlPvm@@Base+0x2a0>
  405834:	add	x0, sp, #0x10
  405838:	bl	41cdc4 <_ZdlPvm@@Base+0x2a0>
  40583c:	mov	x0, x19
  405840:	bl	4019a0 <_Unwind_Resume@plt>
  405844:	sub	w8, w0, #0xa
  405848:	cmp	w8, #0xb
  40584c:	b.cc	405890 <sqrt@plt+0x3e70>  // b.lo, b.ul, b.last
  405850:	mov	w8, #0x6667                	// #26215
  405854:	movk	w8, #0x6666, lsl #16
  405858:	smull	x8, w0, w8
  40585c:	lsr	x9, x8, #63
  405860:	asr	x8, x8, #34
  405864:	add	w8, w8, w9
  405868:	mov	w9, #0xa                   	// #10
  40586c:	msub	w8, w8, w9, w0
  405870:	sxtw	x8, w8
  405874:	sub	x8, x8, #0x1
  405878:	cmp	w8, #0x2
  40587c:	b.hi	405890 <sqrt@plt+0x3e70>  // b.pmore
  405880:	adrp	x9, 421000 <_ZdlPvm@@Base+0x44dc>
  405884:	add	x9, x9, #0x98
  405888:	ldr	x0, [x9, x8, lsl #3]
  40588c:	ret
  405890:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  405894:	add	x0, x0, #0xe53
  405898:	ret
  40589c:	sub	w8, w0, #0x1
  4058a0:	cmp	w8, #0x9
  4058a4:	b.hi	4058b8 <sqrt@plt+0x3e98>  // b.pmore
  4058a8:	adrp	x9, 421000 <_ZdlPvm@@Base+0x44dc>
  4058ac:	add	x9, x9, #0xb0
  4058b0:	ldr	x0, [x9, w8, sxtw #3]
  4058b4:	ret
  4058b8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  4058bc:	add	x0, x0, #0x41f
  4058c0:	ret
  4058c4:	str	d8, [sp, #-32]!
  4058c8:	stp	x29, x30, [sp, #16]
  4058cc:	mov	x29, sp
  4058d0:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  4058d4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  4058d8:	fmov	d8, #1.000000000000000000e+00
  4058dc:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  4058e0:	add	x9, x9, #0x990
  4058e4:	add	x0, x0, #0x160
  4058e8:	mov	v0.16b, v8.16b
  4058ec:	str	wzr, [x8, #2436]
  4058f0:	stp	xzr, xzr, [x9]
  4058f4:	bl	404d3c <sqrt@plt+0x331c>
  4058f8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  4058fc:	add	x0, x0, #0x4b8
  405900:	fmov	d0, #-1.000000000000000000e+00
  405904:	bl	404d3c <sqrt@plt+0x331c>
  405908:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40590c:	add	x0, x0, #0x4c2
  405910:	fmov	d0, #5.000000000000000000e-01
  405914:	bl	404d3c <sqrt@plt+0x331c>
  405918:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40591c:	add	x0, x0, #0x4ca
  405920:	mov	v0.16b, v8.16b
  405924:	bl	404d3c <sqrt@plt+0x331c>
  405928:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40592c:	add	x0, x0, #0x4d4
  405930:	fmov	d0, #8.500000000000000000e+00
  405934:	bl	404d3c <sqrt@plt+0x331c>
  405938:	ldp	x29, x30, [sp, #16]
  40593c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  405940:	add	x0, x0, #0x4dd
  405944:	fmov	d0, #1.100000000000000000e+01
  405948:	ldr	d8, [sp], #32
  40594c:	b	404d3c <sqrt@plt+0x331c>
  405950:	str	d8, [sp, #-32]!
  405954:	stp	x29, x30, [sp, #16]
  405958:	mov	x29, sp
  40595c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  405960:	fmov	d8, #1.000000000000000000e+00
  405964:	add	x0, x0, #0x160
  405968:	mov	v0.16b, v8.16b
  40596c:	bl	404d3c <sqrt@plt+0x331c>
  405970:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  405974:	add	x0, x0, #0x4b8
  405978:	fmov	d0, #-1.000000000000000000e+00
  40597c:	bl	404d3c <sqrt@plt+0x331c>
  405980:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  405984:	add	x0, x0, #0x4c2
  405988:	fmov	d0, #5.000000000000000000e-01
  40598c:	bl	404d3c <sqrt@plt+0x331c>
  405990:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  405994:	add	x0, x0, #0x4ca
  405998:	mov	v0.16b, v8.16b
  40599c:	bl	404d3c <sqrt@plt+0x331c>
  4059a0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  4059a4:	add	x0, x0, #0x4d4
  4059a8:	fmov	d0, #8.500000000000000000e+00
  4059ac:	bl	404d3c <sqrt@plt+0x331c>
  4059b0:	ldp	x29, x30, [sp, #16]
  4059b4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  4059b8:	add	x0, x0, #0x4dd
  4059bc:	fmov	d0, #1.100000000000000000e+01
  4059c0:	ldr	d8, [sp], #32
  4059c4:	b	404d3c <sqrt@plt+0x331c>
  4059c8:	stp	x29, x30, [sp, #-64]!
  4059cc:	str	x23, [sp, #16]
  4059d0:	stp	x22, x21, [sp, #32]
  4059d4:	stp	x20, x19, [sp, #48]
  4059d8:	mov	x29, sp
  4059dc:	adrp	x21, 438000 <_Znam@GLIBCXX_3.4>
  4059e0:	adrp	x20, 438000 <_Znam@GLIBCXX_3.4>
  4059e4:	ldr	x0, [x21, #2480]
  4059e8:	ldr	x19, [x20, #504]
  4059ec:	cbnz	x0, 405a04 <sqrt@plt+0x3fe4>
  4059f0:	b	405a68 <sqrt@plt+0x4048>
  4059f4:	bl	41cb18 <_ZdlPv@@Base>
  4059f8:	ldr	x0, [x21, #2480]
  4059fc:	ldr	x19, [x20, #504]
  405a00:	cbz	x0, 405a68 <sqrt@plt+0x4048>
  405a04:	cbz	x19, 405a50 <sqrt@plt+0x4030>
  405a08:	ldr	w8, [x19, #8]
  405a0c:	ldr	x0, [x19]
  405a10:	cbz	w8, 405a3c <sqrt@plt+0x401c>
  405a14:	mov	x22, xzr
  405a18:	mov	x23, xzr
  405a1c:	ldr	x0, [x0, x22]
  405a20:	bl	401730 <free@plt>
  405a24:	ldr	w8, [x19, #8]
  405a28:	ldr	x0, [x19]
  405a2c:	add	x23, x23, #0x1
  405a30:	add	x22, x22, #0x10
  405a34:	cmp	x23, x8
  405a38:	b.cc	405a1c <sqrt@plt+0x3ffc>  // b.lo, b.ul, b.last
  405a3c:	cbz	x0, 405a44 <sqrt@plt+0x4024>
  405a40:	bl	4018c0 <_ZdaPv@plt>
  405a44:	mov	x0, x19
  405a48:	bl	41cb18 <_ZdlPv@@Base>
  405a4c:	ldr	x0, [x21, #2480]
  405a50:	ldp	x8, x19, [x0, #24]
  405a54:	str	x19, [x20, #504]
  405a58:	str	x8, [x21, #2480]
  405a5c:	cbnz	x0, 4059f4 <sqrt@plt+0x3fd4>
  405a60:	mov	x0, x8
  405a64:	cbnz	x0, 405a04 <sqrt@plt+0x3fe4>
  405a68:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  405a6c:	add	x8, x8, #0x9a0
  405a70:	cmp	x19, x8
  405a74:	b.eq	405a8c <sqrt@plt+0x406c>  // b.none
  405a78:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  405a7c:	add	x1, x1, #0x110
  405a80:	mov	w0, #0x717                 	// #1815
  405a84:	bl	41afa0 <sqrt@plt+0x19580>
  405a88:	ldr	x19, [x20, #504]
  405a8c:	ldr	w8, [x19, #8]
  405a90:	cbz	w8, 405af8 <sqrt@plt+0x40d8>
  405a94:	mov	w20, wzr
  405a98:	ldr	x10, [x19]
  405a9c:	mov	w8, w8
  405aa0:	mov	w9, w20
  405aa4:	add	x11, x10, w20, uxtw #4
  405aa8:	ldr	x12, [x11]
  405aac:	cbnz	x12, 405ac4 <sqrt@plt+0x40a4>
  405ab0:	add	x9, x9, #0x1
  405ab4:	cmp	w8, w9
  405ab8:	add	x11, x11, #0x10
  405abc:	b.ne	405aa8 <sqrt@plt+0x4088>  // b.any
  405ac0:	b	405af8 <sqrt@plt+0x40d8>
  405ac4:	add	x10, x10, w9, uxtw #4
  405ac8:	ldr	x21, [x10, #8]
  405acc:	add	x20, x9, #0x1
  405ad0:	ldr	x0, [x21]
  405ad4:	cbz	x0, 405af0 <sqrt@plt+0x40d0>
  405ad8:	ldr	x8, [x0]
  405adc:	ldr	x8, [x8, #16]
  405ae0:	blr	x8
  405ae4:	str	xzr, [x21]
  405ae8:	stp	d0, d1, [x21, #8]
  405aec:	ldr	w8, [x19, #8]
  405af0:	cmp	w20, w8
  405af4:	b.cc	405a98 <sqrt@plt+0x4078>  // b.lo, b.ul, b.last
  405af8:	adrp	x19, 438000 <_Znam@GLIBCXX_3.4>
  405afc:	ldr	x0, [x19, #2488]
  405b00:	cbz	x0, 405b20 <sqrt@plt+0x4100>
  405b04:	ldr	x8, [x0, #16]
  405b08:	str	x8, [x19, #2488]
  405b0c:	ldr	x8, [x0]
  405b10:	ldr	x8, [x8, #8]
  405b14:	blr	x8
  405b18:	ldr	x0, [x19, #2488]
  405b1c:	cbnz	x0, 405b04 <sqrt@plt+0x40e4>
  405b20:	ldp	x20, x19, [sp, #48]
  405b24:	ldp	x22, x21, [sp, #32]
  405b28:	ldr	x23, [sp, #16]
  405b2c:	adrp	x10, 438000 <_Znam@GLIBCXX_3.4>
  405b30:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  405b34:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  405b38:	add	x10, x10, #0x990
  405b3c:	str	xzr, [x8, #2496]
  405b40:	str	wzr, [x9, #2436]
  405b44:	stp	xzr, xzr, [x10]
  405b48:	ldp	x29, x30, [sp], #64
  405b4c:	ret
  405b50:	stp	xzr, xzr, [x0]
  405b54:	ret
  405b58:	stp	x29, x30, [sp, #-32]!
  405b5c:	str	x19, [sp, #16]
  405b60:	mov	x29, sp
  405b64:	mov	w8, #0x11                  	// #17
  405b68:	mov	x19, x0
  405b6c:	str	w8, [x0, #8]
  405b70:	mov	w0, #0x110                 	// #272
  405b74:	bl	401660 <_Znam@plt>
  405b78:	movi	v0.2d, #0x0
  405b7c:	stp	q0, q0, [x0]
  405b80:	stp	q0, q0, [x0, #32]
  405b84:	stp	q0, q0, [x0, #64]
  405b88:	stp	q0, q0, [x0, #96]
  405b8c:	stp	q0, q0, [x0, #128]
  405b90:	stp	q0, q0, [x0, #160]
  405b94:	stp	q0, q0, [x0, #192]
  405b98:	stp	q0, q0, [x0, #224]
  405b9c:	str	q0, [x0, #256]
  405ba0:	str	x0, [x19]
  405ba4:	str	wzr, [x19, #12]
  405ba8:	ldr	x19, [sp, #16]
  405bac:	ldp	x29, x30, [sp], #32
  405bb0:	ret
  405bb4:	stp	x29, x30, [sp, #-48]!
  405bb8:	stp	x20, x19, [sp, #32]
  405bbc:	mov	x19, x0
  405bc0:	ldr	w8, [x0, #8]
  405bc4:	ldr	x0, [x0]
  405bc8:	str	x21, [sp, #16]
  405bcc:	mov	x29, sp
  405bd0:	cbz	w8, 405bfc <sqrt@plt+0x41dc>
  405bd4:	mov	x20, xzr
  405bd8:	mov	x21, xzr
  405bdc:	ldr	x0, [x0, x20]
  405be0:	bl	401730 <free@plt>
  405be4:	ldr	w8, [x19, #8]
  405be8:	ldr	x0, [x19]
  405bec:	add	x21, x21, #0x1
  405bf0:	add	x20, x20, #0x10
  405bf4:	cmp	x21, x8
  405bf8:	b.cc	405bdc <sqrt@plt+0x41bc>  // b.lo, b.ul, b.last
  405bfc:	cbz	x0, 405c10 <sqrt@plt+0x41f0>
  405c00:	ldp	x20, x19, [sp, #32]
  405c04:	ldr	x21, [sp, #16]
  405c08:	ldp	x29, x30, [sp], #48
  405c0c:	b	4018c0 <_ZdaPv@plt>
  405c10:	ldp	x20, x19, [sp, #32]
  405c14:	ldr	x21, [sp, #16]
  405c18:	ldp	x29, x30, [sp], #48
  405c1c:	ret
  405c20:	stp	x29, x30, [sp, #-96]!
  405c24:	stp	x28, x27, [sp, #16]
  405c28:	stp	x26, x25, [sp, #32]
  405c2c:	stp	x24, x23, [sp, #48]
  405c30:	stp	x22, x21, [sp, #64]
  405c34:	stp	x20, x19, [sp, #80]
  405c38:	mov	x29, sp
  405c3c:	mov	x19, x2
  405c40:	mov	x21, x1
  405c44:	mov	x20, x0
  405c48:	cbnz	x1, 405c5c <sqrt@plt+0x423c>
  405c4c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  405c50:	add	x1, x1, #0xb70
  405c54:	mov	w0, #0x1a                  	// #26
  405c58:	bl	41afa0 <sqrt@plt+0x19580>
  405c5c:	mov	x0, x21
  405c60:	bl	41cb30 <_ZdlPvm@@Base+0xc>
  405c64:	ldr	w24, [x20, #8]
  405c68:	ldr	x22, [x20]
  405c6c:	mov	x23, x0
  405c70:	udiv	x8, x0, x24
  405c74:	msub	x27, x8, x24, x0
  405c78:	lsl	x8, x27, #4
  405c7c:	ldr	x25, [x22, x8]
  405c80:	cbz	x25, 405ccc <sqrt@plt+0x42ac>
  405c84:	mov	x0, x25
  405c88:	mov	x1, x21
  405c8c:	bl	401910 <strcmp@plt>
  405c90:	cbz	w0, 405cc0 <sqrt@plt+0x42a0>
  405c94:	cmp	w27, #0x0
  405c98:	csel	w8, w24, w27, eq  // eq = none
  405c9c:	sub	w27, w8, #0x1
  405ca0:	lsl	x8, x27, #4
  405ca4:	ldr	x25, [x22, x8]
  405ca8:	cbz	x25, 405ccc <sqrt@plt+0x42ac>
  405cac:	mov	x0, x25
  405cb0:	mov	x1, x21
  405cb4:	bl	401910 <strcmp@plt>
  405cb8:	cbnz	w0, 405c94 <sqrt@plt+0x4274>
  405cbc:	mov	w27, w27
  405cc0:	add	x8, x22, x27, lsl #4
  405cc4:	str	x19, [x8, #8]
  405cc8:	b	405e20 <sqrt@plt+0x4400>
  405ccc:	cbz	x19, 405da0 <sqrt@plt+0x4380>
  405cd0:	ldr	w8, [x20, #12]
  405cd4:	cmp	w24, w8, lsl #2
  405cd8:	b.hi	405dec <sqrt@plt+0x43cc>  // b.pmore
  405cdc:	mov	w0, w24
  405ce0:	bl	41cbac <_ZdlPvm@@Base+0x88>
  405ce4:	mov	w28, w0
  405ce8:	lsl	x27, x28, #4
  405cec:	mov	w25, w0
  405cf0:	str	w0, [x20, #8]
  405cf4:	mov	x0, x27
  405cf8:	bl	401660 <_Znam@plt>
  405cfc:	mov	x26, x0
  405d00:	cbz	w25, 405d14 <sqrt@plt+0x42f4>
  405d04:	mov	x0, x26
  405d08:	mov	w1, wzr
  405d0c:	mov	x2, x27
  405d10:	bl	401750 <memset@plt>
  405d14:	str	x26, [x20]
  405d18:	cbz	w24, 405db4 <sqrt@plt+0x4394>
  405d1c:	mov	x25, xzr
  405d20:	b	405d34 <sqrt@plt+0x4314>
  405d24:	bl	401730 <free@plt>
  405d28:	add	x25, x25, #0x1
  405d2c:	cmp	x25, x24
  405d30:	b.eq	405da8 <sqrt@plt+0x4388>  // b.none
  405d34:	add	x26, x22, x25, lsl #4
  405d38:	ldr	x0, [x26]
  405d3c:	cbz	x0, 405d28 <sqrt@plt+0x4308>
  405d40:	mov	x27, x26
  405d44:	ldr	x8, [x27, #8]!
  405d48:	cbz	x8, 405d24 <sqrt@plt+0x4304>
  405d4c:	bl	41cb30 <_ZdlPvm@@Base+0xc>
  405d50:	ldr	w10, [x20, #8]
  405d54:	ldr	x8, [x20]
  405d58:	udiv	x9, x0, x10
  405d5c:	msub	x9, x9, x10, x0
  405d60:	add	x11, x8, x9, lsl #4
  405d64:	ldr	x12, [x11]
  405d68:	cbz	x12, 405d88 <sqrt@plt+0x4368>
  405d6c:	cmp	w9, #0x0
  405d70:	csel	w9, w10, w9, eq  // eq = none
  405d74:	sub	w9, w9, #0x1
  405d78:	add	x11, x8, w9, uxtw #4
  405d7c:	ldr	x12, [x11]
  405d80:	cbnz	x12, 405d6c <sqrt@plt+0x434c>
  405d84:	mov	w9, w9
  405d88:	ldr	x10, [x26]
  405d8c:	add	x8, x8, x9, lsl #4
  405d90:	str	x10, [x11]
  405d94:	ldr	x10, [x27]
  405d98:	str	x10, [x8, #8]
  405d9c:	b	405d28 <sqrt@plt+0x4308>
  405da0:	mov	x25, xzr
  405da4:	b	405e20 <sqrt@plt+0x4400>
  405da8:	ldr	w28, [x20, #8]
  405dac:	ldr	x26, [x20]
  405db0:	mov	w25, w28
  405db4:	udiv	x8, x23, x28
  405db8:	msub	x27, x8, x28, x23
  405dbc:	lsl	x8, x27, #4
  405dc0:	ldr	x8, [x26, x8]
  405dc4:	cbz	x8, 405de0 <sqrt@plt+0x43c0>
  405dc8:	cmp	w27, #0x0
  405dcc:	csel	w8, w25, w27, eq  // eq = none
  405dd0:	sub	w27, w8, #0x1
  405dd4:	lsl	x8, x27, #4
  405dd8:	ldr	x8, [x26, x8]
  405ddc:	cbnz	x8, 405dc8 <sqrt@plt+0x43a8>
  405de0:	cbz	x22, 405dec <sqrt@plt+0x43cc>
  405de4:	mov	x0, x22
  405de8:	bl	4018c0 <_ZdaPv@plt>
  405dec:	mov	x0, x21
  405df0:	bl	4016d0 <strlen@plt>
  405df4:	add	x0, x0, #0x1
  405df8:	bl	401930 <malloc@plt>
  405dfc:	mov	x1, x21
  405e00:	mov	x25, x0
  405e04:	bl	4017d0 <strcpy@plt>
  405e08:	ldr	x8, [x20]
  405e0c:	add	x8, x8, w27, uxtw #4
  405e10:	stp	x0, x19, [x8]
  405e14:	ldr	w8, [x20, #12]
  405e18:	add	w8, w8, #0x1
  405e1c:	str	w8, [x20, #12]
  405e20:	mov	x0, x25
  405e24:	ldp	x20, x19, [sp, #80]
  405e28:	ldp	x22, x21, [sp, #64]
  405e2c:	ldp	x24, x23, [sp, #48]
  405e30:	ldp	x26, x25, [sp, #32]
  405e34:	ldp	x28, x27, [sp, #16]
  405e38:	ldp	x29, x30, [sp], #96
  405e3c:	ret
  405e40:	stp	x29, x30, [sp, #-48]!
  405e44:	stp	x22, x21, [sp, #16]
  405e48:	stp	x20, x19, [sp, #32]
  405e4c:	mov	x29, sp
  405e50:	mov	x19, x1
  405e54:	mov	x20, x0
  405e58:	cbnz	x1, 405e6c <sqrt@plt+0x444c>
  405e5c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  405e60:	add	x1, x1, #0xb70
  405e64:	mov	w0, #0x1a                  	// #26
  405e68:	bl	41afa0 <sqrt@plt+0x19580>
  405e6c:	mov	x0, x19
  405e70:	bl	41cb30 <_ZdlPvm@@Base+0xc>
  405e74:	ldr	w22, [x20, #8]
  405e78:	ldr	x20, [x20]
  405e7c:	udiv	x8, x0, x22
  405e80:	msub	x21, x8, x22, x0
  405e84:	lsl	x8, x21, #4
  405e88:	ldr	x0, [x20, x8]
  405e8c:	cbz	x0, 405ecc <sqrt@plt+0x44ac>
  405e90:	mov	x1, x19
  405e94:	bl	401910 <strcmp@plt>
  405e98:	cbz	w0, 405ec4 <sqrt@plt+0x44a4>
  405e9c:	cmp	w21, #0x0
  405ea0:	csel	w8, w22, w21, eq  // eq = none
  405ea4:	sub	w21, w8, #0x1
  405ea8:	lsl	x8, x21, #4
  405eac:	ldr	x0, [x20, x8]
  405eb0:	cbz	x0, 405ecc <sqrt@plt+0x44ac>
  405eb4:	mov	x1, x19
  405eb8:	bl	401910 <strcmp@plt>
  405ebc:	cbnz	w0, 405e9c <sqrt@plt+0x447c>
  405ec0:	mov	w21, w21
  405ec4:	add	x8, x20, x21, lsl #4
  405ec8:	ldr	x0, [x8, #8]
  405ecc:	ldp	x20, x19, [sp, #32]
  405ed0:	ldp	x22, x21, [sp, #16]
  405ed4:	ldp	x29, x30, [sp], #48
  405ed8:	ret
  405edc:	stp	x29, x30, [sp, #-80]!
  405ee0:	str	x25, [sp, #16]
  405ee4:	stp	x24, x23, [sp, #32]
  405ee8:	stp	x22, x21, [sp, #48]
  405eec:	stp	x20, x19, [sp, #64]
  405ef0:	mov	x29, sp
  405ef4:	ldr	x21, [x1]
  405ef8:	mov	x19, x1
  405efc:	mov	x20, x0
  405f00:	cbnz	x21, 405f14 <sqrt@plt+0x44f4>
  405f04:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  405f08:	add	x1, x1, #0xb70
  405f0c:	mov	w0, #0x1a                  	// #26
  405f10:	bl	41afa0 <sqrt@plt+0x19580>
  405f14:	mov	x0, x21
  405f18:	bl	41cb30 <_ZdlPvm@@Base+0xc>
  405f1c:	ldr	w24, [x20, #8]
  405f20:	ldr	x25, [x20]
  405f24:	udiv	x8, x0, x24
  405f28:	msub	x23, x8, x24, x0
  405f2c:	lsl	x8, x23, #4
  405f30:	ldr	x22, [x25, x8]
  405f34:	cbz	x22, 405f88 <sqrt@plt+0x4568>
  405f38:	mov	x0, x22
  405f3c:	mov	x1, x21
  405f40:	bl	401910 <strcmp@plt>
  405f44:	cbz	w0, 405f74 <sqrt@plt+0x4554>
  405f48:	cmp	w23, #0x0
  405f4c:	csel	w8, w24, w23, eq  // eq = none
  405f50:	sub	w23, w8, #0x1
  405f54:	lsl	x8, x23, #4
  405f58:	ldr	x22, [x25, x8]
  405f5c:	cbz	x22, 405f88 <sqrt@plt+0x4568>
  405f60:	mov	x0, x22
  405f64:	mov	x1, x21
  405f68:	bl	401910 <strcmp@plt>
  405f6c:	cbnz	w0, 405f48 <sqrt@plt+0x4528>
  405f70:	mov	w23, w23
  405f74:	str	x22, [x19]
  405f78:	ldr	x8, [x20]
  405f7c:	add	x8, x8, x23, lsl #4
  405f80:	ldr	x0, [x8, #8]
  405f84:	b	405f8c <sqrt@plt+0x456c>
  405f88:	mov	x0, xzr
  405f8c:	ldp	x20, x19, [sp, #64]
  405f90:	ldp	x22, x21, [sp, #48]
  405f94:	ldp	x24, x23, [sp, #32]
  405f98:	ldr	x25, [sp, #16]
  405f9c:	ldp	x29, x30, [sp], #80
  405fa0:	ret
  405fa4:	str	x1, [x0]
  405fa8:	str	wzr, [x0, #8]
  405fac:	ret
  405fb0:	ldr	x10, [x0]
  405fb4:	ldr	w8, [x0, #8]
  405fb8:	ldr	w9, [x10, #8]
  405fbc:	cmp	w8, w9
  405fc0:	b.cs	405fe8 <sqrt@plt+0x45c8>  // b.hs, b.nlast
  405fc4:	ldr	x10, [x10]
  405fc8:	add	x11, x10, x8, lsl #4
  405fcc:	ldr	x12, [x11]
  405fd0:	cbnz	x12, 405ff0 <sqrt@plt+0x45d0>
  405fd4:	add	x8, x8, #0x1
  405fd8:	cmp	w9, w8
  405fdc:	add	x11, x11, #0x10
  405fe0:	str	w8, [x0, #8]
  405fe4:	b.ne	405fcc <sqrt@plt+0x45ac>  // b.any
  405fe8:	mov	w0, wzr
  405fec:	ret
  405ff0:	str	x12, [x1]
  405ff4:	add	x9, x10, w8, uxtw #4
  405ff8:	ldr	x9, [x9, #8]
  405ffc:	add	w8, w8, #0x1
  406000:	str	x9, [x2]
  406004:	str	w8, [x0, #8]
  406008:	mov	w0, #0x1                   	// #1
  40600c:	ret
  406010:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  406014:	add	x8, x8, #0x790
  406018:	stp	x8, xzr, [x0]
  40601c:	ret
  406020:	brk	#0x1
  406024:	mov	w0, wzr
  406028:	ret
  40602c:	stp	x29, x30, [sp, #-32]!
  406030:	str	x19, [sp, #16]
  406034:	mov	x29, sp
  406038:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40603c:	add	x8, x8, #0x7c8
  406040:	mov	x19, x0
  406044:	stp	x1, x2, [x0, #16]
  406048:	str	wzr, [x0, #32]
  40604c:	stp	x8, xzr, [x0], #40
  406050:	bl	41cc24 <_ZdlPvm@@Base+0x100>
  406054:	adrp	x8, 424000 <_ZdlPvm@@Base+0x74dc>
  406058:	add	x8, x8, #0x399
  40605c:	str	x8, [x19, #56]
  406060:	ldr	x19, [sp, #16]
  406064:	ldp	x29, x30, [sp], #32
  406068:	ret
  40606c:	stp	x29, x30, [sp, #-32]!
  406070:	str	x19, [sp, #16]
  406074:	mov	x29, sp
  406078:	mov	x19, x0
  40607c:	ldr	x0, [x0, #16]
  406080:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  406084:	add	x8, x8, #0x7c8
  406088:	str	x8, [x19]
  40608c:	bl	401700 <fclose@plt>
  406090:	add	x0, x19, #0x28
  406094:	ldr	x19, [sp, #16]
  406098:	ldp	x29, x30, [sp], #32
  40609c:	b	41cdc4 <_ZdlPvm@@Base+0x2a0>
  4060a0:	stp	x29, x30, [sp, #-32]!
  4060a4:	str	x19, [sp, #16]
  4060a8:	mov	x29, sp
  4060ac:	mov	x19, x0
  4060b0:	ldr	x0, [x0, #16]
  4060b4:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  4060b8:	add	x8, x8, #0x7c8
  4060bc:	str	x8, [x19]
  4060c0:	bl	401700 <fclose@plt>
  4060c4:	add	x0, x19, #0x28
  4060c8:	bl	41cdc4 <_ZdlPvm@@Base+0x2a0>
  4060cc:	mov	x0, x19
  4060d0:	ldr	x19, [sp, #16]
  4060d4:	ldp	x29, x30, [sp], #32
  4060d8:	b	41cb18 <_ZdlPv@@Base>
  4060dc:	sub	sp, sp, #0x80
  4060e0:	stp	x29, x30, [sp, #32]
  4060e4:	stp	x28, x27, [sp, #48]
  4060e8:	stp	x26, x25, [sp, #64]
  4060ec:	stp	x24, x23, [sp, #80]
  4060f0:	stp	x22, x21, [sp, #96]
  4060f4:	stp	x20, x19, [sp, #112]
  4060f8:	add	x29, sp, #0x20
  4060fc:	adrp	x21, 421000 <_ZdlPvm@@Base+0x44dc>
  406100:	adrp	x22, 43b000 <stderr@@GLIBC_2.17+0x2690>
  406104:	adrp	x27, 438000 <_Znam@GLIBCXX_3.4>
  406108:	adrp	x23, 421000 <_ZdlPvm@@Base+0x44dc>
  40610c:	mov	x19, x0
  406110:	add	x20, x0, #0x28
  406114:	adrp	x26, 438000 <_Znam@GLIBCXX_3.4>
  406118:	add	x21, x21, #0xb88
  40611c:	add	x22, x22, #0xa10
  406120:	add	x27, x27, #0x83c
  406124:	adrp	x28, 438000 <_Znam@GLIBCXX_3.4>
  406128:	add	x23, x23, #0xf38
  40612c:	mov	x0, x20
  406130:	bl	41d60c <_ZdlPvm@@Base+0xae8>
  406134:	ldr	w8, [x19, #32]
  406138:	add	w8, w8, #0x1
  40613c:	str	w8, [x19, #32]
  406140:	b	40615c <sqrt@plt+0x473c>
  406144:	ldr	x9, [x19, #40]
  406148:	add	w10, w8, #0x1
  40614c:	cmp	w24, #0xa
  406150:	str	w10, [x19, #48]
  406154:	strb	w24, [x9, w8, sxtw]
  406158:	b.eq	406294 <sqrt@plt+0x4874>  // b.none
  40615c:	ldr	x0, [x19, #16]
  406160:	bl	401840 <getc@plt>
  406164:	mov	w24, w0
  406168:	cmp	w0, #0xd
  40616c:	b.ne	4061d0 <sqrt@plt+0x47b0>  // b.any
  406170:	ldr	x0, [x19, #16]
  406174:	bl	401840 <getc@plt>
  406178:	mov	w24, w0
  40617c:	cmp	w0, #0xa
  406180:	b.eq	4061dc <sqrt@plt+0x47bc>  // b.none
  406184:	mov	x0, sp
  406188:	mov	w1, #0xd                   	// #13
  40618c:	bl	41b41c <sqrt@plt+0x199fc>
  406190:	ldr	x25, [x26, #3592]
  406194:	cbz	x25, 4061bc <sqrt@plt+0x479c>
  406198:	ldr	x8, [x25]
  40619c:	sub	x1, x29, #0x8
  4061a0:	sub	x2, x29, #0xc
  4061a4:	mov	x0, x25
  4061a8:	ldr	x8, [x8, #32]
  4061ac:	blr	x8
  4061b0:	cbnz	w0, 406270 <sqrt@plt+0x4850>
  4061b4:	ldr	x25, [x25, #8]
  4061b8:	cbnz	x25, 406198 <sqrt@plt+0x4778>
  4061bc:	mov	x1, sp
  4061c0:	mov	x0, x21
  4061c4:	mov	x2, x22
  4061c8:	mov	x3, x22
  4061cc:	bl	41b624 <sqrt@plt+0x19c04>
  4061d0:	cmn	w24, #0x1
  4061d4:	b.eq	406294 <sqrt@plt+0x4874>  // b.none
  4061d8:	tbnz	w24, #31, 406234 <sqrt@plt+0x4814>
  4061dc:	ldrb	w8, [x27, w24, uxtw]
  4061e0:	cbz	w8, 406234 <sqrt@plt+0x4814>
  4061e4:	mov	x0, sp
  4061e8:	mov	w1, w24
  4061ec:	bl	41b3fc <sqrt@plt+0x199dc>
  4061f0:	ldr	x24, [x26, #3592]
  4061f4:	cbz	x24, 40621c <sqrt@plt+0x47fc>
  4061f8:	ldr	x8, [x24]
  4061fc:	sub	x1, x29, #0x8
  406200:	sub	x2, x29, #0xc
  406204:	mov	x0, x24
  406208:	ldr	x8, [x8, #32]
  40620c:	blr	x8
  406210:	cbnz	w0, 406250 <sqrt@plt+0x4830>
  406214:	ldr	x24, [x24, #8]
  406218:	cbnz	x24, 4061f8 <sqrt@plt+0x47d8>
  40621c:	mov	x1, sp
  406220:	mov	x0, x21
  406224:	mov	x2, x22
  406228:	mov	x3, x22
  40622c:	bl	41b624 <sqrt@plt+0x19c04>
  406230:	b	40615c <sqrt@plt+0x473c>
  406234:	ldp	w8, w9, [x19, #48]
  406238:	cmp	w8, w9
  40623c:	b.lt	406144 <sqrt@plt+0x4724>  // b.tstop
  406240:	mov	x0, x20
  406244:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  406248:	ldr	w8, [x19, #48]
  40624c:	b	406144 <sqrt@plt+0x4724>
  406250:	ldur	x0, [x29, #-8]
  406254:	ldur	w1, [x29, #-12]
  406258:	mov	x3, sp
  40625c:	mov	x2, x21
  406260:	mov	x4, x22
  406264:	mov	x5, x22
  406268:	bl	41b6c0 <sqrt@plt+0x19ca0>
  40626c:	b	40615c <sqrt@plt+0x473c>
  406270:	ldur	x0, [x29, #-8]
  406274:	ldur	w1, [x29, #-12]
  406278:	mov	x3, sp
  40627c:	mov	x2, x21
  406280:	mov	x4, x22
  406284:	mov	x5, x22
  406288:	bl	41b6c0 <sqrt@plt+0x19ca0>
  40628c:	cmn	w24, #0x1
  406290:	b.ne	4061d8 <sqrt@plt+0x47b8>  // b.any
  406294:	ldr	w8, [x19, #48]
  406298:	cbz	w8, 4063cc <sqrt@plt+0x49ac>
  40629c:	cmp	w8, #0x3
  4062a0:	b.lt	406394 <sqrt@plt+0x4974>  // b.tstop
  4062a4:	ldr	x8, [x20]
  4062a8:	ldrb	w9, [x8]
  4062ac:	cmp	w9, #0x2e
  4062b0:	b.ne	406394 <sqrt@plt+0x4974>  // b.any
  4062b4:	ldrb	w9, [x8, #1]
  4062b8:	cmp	w9, #0x50
  4062bc:	b.ne	406394 <sqrt@plt+0x4974>  // b.any
  4062c0:	ldr	w9, [x19, #48]
  4062c4:	cmp	w9, #0x2
  4062c8:	b.gt	4062dc <sqrt@plt+0x48bc>
  4062cc:	mov	w0, #0x62                  	// #98
  4062d0:	mov	x1, x23
  4062d4:	bl	41afa0 <sqrt@plt+0x19580>
  4062d8:	ldr	x8, [x20]
  4062dc:	ldrb	w9, [x8, #2]
  4062e0:	cmp	w9, #0x53
  4062e4:	b.eq	406338 <sqrt@plt+0x4918>  // b.none
  4062e8:	ldr	w10, [x19, #48]
  4062ec:	cmp	w10, #0x2
  4062f0:	b.gt	406308 <sqrt@plt+0x48e8>
  4062f4:	mov	w0, #0x62                  	// #98
  4062f8:	mov	x1, x23
  4062fc:	bl	41afa0 <sqrt@plt+0x19580>
  406300:	ldr	x8, [x20]
  406304:	ldrb	w9, [x8, #2]
  406308:	cmp	w9, #0x45
  40630c:	b.eq	406338 <sqrt@plt+0x4918>  // b.none
  406310:	ldr	w10, [x19, #48]
  406314:	cmp	w10, #0x2
  406318:	b.gt	406330 <sqrt@plt+0x4910>
  40631c:	mov	w0, #0x62                  	// #98
  406320:	mov	x1, x23
  406324:	bl	41afa0 <sqrt@plt+0x19580>
  406328:	ldr	x8, [x20]
  40632c:	ldrb	w9, [x8, #2]
  406330:	cmp	w9, #0x46
  406334:	b.ne	406394 <sqrt@plt+0x4974>  // b.any
  406338:	ldr	w9, [x19, #48]
  40633c:	cmp	w9, #0x3
  406340:	b.eq	40612c <sqrt@plt+0x470c>  // b.none
  406344:	b.gt	406358 <sqrt@plt+0x4938>
  406348:	mov	w0, #0x62                  	// #98
  40634c:	mov	x1, x23
  406350:	bl	41afa0 <sqrt@plt+0x19580>
  406354:	ldr	x8, [x20]
  406358:	ldrb	w8, [x8, #3]
  40635c:	cmp	w8, #0x20
  406360:	b.eq	40612c <sqrt@plt+0x470c>  // b.none
  406364:	ldr	w9, [x19, #48]
  406368:	cmp	w9, #0x3
  40636c:	b.gt	406384 <sqrt@plt+0x4964>
  406370:	mov	w0, #0x62                  	// #98
  406374:	mov	x1, x23
  406378:	bl	41afa0 <sqrt@plt+0x19580>
  40637c:	ldr	x8, [x20]
  406380:	ldrb	w8, [x8, #3]
  406384:	cmp	w8, #0xa
  406388:	b.eq	40612c <sqrt@plt+0x470c>  // b.none
  40638c:	ldr	w8, [x28, #3704]
  406390:	cbnz	w8, 40612c <sqrt@plt+0x470c>
  406394:	ldp	w8, w9, [x19, #48]
  406398:	cmp	w8, w9
  40639c:	b.lt	4063ac <sqrt@plt+0x498c>  // b.tstop
  4063a0:	mov	x0, x20
  4063a4:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  4063a8:	ldr	w8, [x19, #48]
  4063ac:	ldr	x9, [x19, #40]
  4063b0:	add	w10, w8, #0x1
  4063b4:	str	w10, [x19, #48]
  4063b8:	mov	w0, #0x1                   	// #1
  4063bc:	strb	wzr, [x9, w8, sxtw]
  4063c0:	ldr	x8, [x19, #40]
  4063c4:	str	x8, [x19, #56]
  4063c8:	b	4063d0 <sqrt@plt+0x49b0>
  4063cc:	mov	w0, wzr
  4063d0:	ldp	x20, x19, [sp, #112]
  4063d4:	ldp	x22, x21, [sp, #96]
  4063d8:	ldp	x24, x23, [sp, #80]
  4063dc:	ldp	x26, x25, [sp, #64]
  4063e0:	ldp	x28, x27, [sp, #48]
  4063e4:	ldp	x29, x30, [sp, #32]
  4063e8:	add	sp, sp, #0x80
  4063ec:	ret
  4063f0:	sub	sp, sp, #0x50
  4063f4:	stp	x29, x30, [sp, #16]
  4063f8:	str	x23, [sp, #32]
  4063fc:	stp	x22, x21, [sp, #48]
  406400:	stp	x20, x19, [sp, #64]
  406404:	add	x29, sp, #0x10
  406408:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40640c:	ldr	x23, [x8, #3592]
  406410:	mov	x19, x3
  406414:	mov	x20, x2
  406418:	mov	x21, x1
  40641c:	mov	x22, x0
  406420:	cbz	x23, 406448 <sqrt@plt+0x4a28>
  406424:	ldr	x8, [x23]
  406428:	add	x1, x29, #0x18
  40642c:	sub	x2, x29, #0x4
  406430:	mov	x0, x23
  406434:	ldr	x8, [x8, #32]
  406438:	blr	x8
  40643c:	cbnz	w0, 406460 <sqrt@plt+0x4a40>
  406440:	ldr	x23, [x23, #8]
  406444:	cbnz	x23, 406424 <sqrt@plt+0x4a04>
  406448:	mov	x0, x22
  40644c:	mov	x1, x21
  406450:	mov	x2, x20
  406454:	mov	x3, x19
  406458:	bl	41b624 <sqrt@plt+0x19c04>
  40645c:	b	40647c <sqrt@plt+0x4a5c>
  406460:	ldr	x0, [x29, #24]
  406464:	ldur	w1, [x29, #-4]
  406468:	mov	x2, x22
  40646c:	mov	x3, x21
  406470:	mov	x4, x20
  406474:	mov	x5, x19
  406478:	bl	41b6c0 <sqrt@plt+0x19ca0>
  40647c:	ldp	x20, x19, [sp, #64]
  406480:	ldp	x22, x21, [sp, #48]
  406484:	ldr	x23, [sp, #32]
  406488:	ldp	x29, x30, [sp, #16]
  40648c:	add	sp, sp, #0x50
  406490:	ret
  406494:	stp	x29, x30, [sp, #-32]!
  406498:	str	x19, [sp, #16]
  40649c:	mov	x29, sp
  4064a0:	ldr	x8, [x0, #56]
  4064a4:	mov	x19, x0
  4064a8:	ldrb	w9, [x8]
  4064ac:	cbnz	w9, 4064c0 <sqrt@plt+0x4aa0>
  4064b0:	mov	x0, x19
  4064b4:	bl	4060dc <sqrt@plt+0x46bc>
  4064b8:	cbz	w0, 4064d8 <sqrt@plt+0x4ab8>
  4064bc:	ldr	x8, [x19, #56]
  4064c0:	add	x9, x8, #0x1
  4064c4:	str	x9, [x19, #56]
  4064c8:	ldrb	w0, [x8]
  4064cc:	ldr	x19, [sp, #16]
  4064d0:	ldp	x29, x30, [sp], #32
  4064d4:	ret
  4064d8:	mov	w0, #0xffffffff            	// #-1
  4064dc:	ldr	x19, [sp, #16]
  4064e0:	ldp	x29, x30, [sp], #32
  4064e4:	ret
  4064e8:	stp	x29, x30, [sp, #-32]!
  4064ec:	str	x19, [sp, #16]
  4064f0:	mov	x29, sp
  4064f4:	ldr	x8, [x0, #56]
  4064f8:	mov	x19, x0
  4064fc:	ldrb	w0, [x8]
  406500:	cbz	w0, 406510 <sqrt@plt+0x4af0>
  406504:	ldr	x19, [sp, #16]
  406508:	ldp	x29, x30, [sp], #32
  40650c:	ret
  406510:	mov	x0, x19
  406514:	bl	4060dc <sqrt@plt+0x46bc>
  406518:	cbz	w0, 406530 <sqrt@plt+0x4b10>
  40651c:	ldr	x8, [x19, #56]
  406520:	ldrb	w0, [x8]
  406524:	ldr	x19, [sp, #16]
  406528:	ldp	x29, x30, [sp], #32
  40652c:	ret
  406530:	mov	w0, #0xffffffff            	// #-1
  406534:	ldr	x19, [sp, #16]
  406538:	ldp	x29, x30, [sp], #32
  40653c:	ret
  406540:	ldr	x8, [x0, #24]
  406544:	str	x8, [x1]
  406548:	ldr	w8, [x0, #32]
  40654c:	mov	w0, #0x1                   	// #1
  406550:	str	w8, [x2]
  406554:	ret
  406558:	stp	x29, x30, [sp, #-32]!
  40655c:	str	x19, [sp, #16]
  406560:	mov	x29, sp
  406564:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  406568:	add	x8, x8, #0x800
  40656c:	mov	x19, x0
  406570:	stp	x8, xzr, [x0]
  406574:	mov	x0, x1
  406578:	bl	41d904 <_ZdlPvm@@Base+0xde0>
  40657c:	stp	x0, x0, [x19, #16]
  406580:	ldr	x19, [sp, #16]
  406584:	ldp	x29, x30, [sp], #32
  406588:	ret
  40658c:	ldr	x8, [x0, #16]
  406590:	adrp	x9, 421000 <_ZdlPvm@@Base+0x44dc>
  406594:	add	x9, x9, #0x800
  406598:	str	x9, [x0]
  40659c:	mov	x0, x8
  4065a0:	b	401730 <free@plt>
  4065a4:	stp	x29, x30, [sp, #-32]!
  4065a8:	str	x19, [sp, #16]
  4065ac:	mov	x19, x0
  4065b0:	ldr	x0, [x0, #16]
  4065b4:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  4065b8:	add	x8, x8, #0x800
  4065bc:	mov	x29, sp
  4065c0:	str	x8, [x19]
  4065c4:	bl	401730 <free@plt>
  4065c8:	mov	x0, x19
  4065cc:	ldr	x19, [sp, #16]
  4065d0:	ldp	x29, x30, [sp], #32
  4065d4:	b	41cb18 <_ZdlPv@@Base>
  4065d8:	ldr	x8, [x0, #24]
  4065dc:	cbz	x8, 4065f8 <sqrt@plt+0x4bd8>
  4065e0:	ldrb	w9, [x8]
  4065e4:	cbz	w9, 4065f8 <sqrt@plt+0x4bd8>
  4065e8:	add	x9, x8, #0x1
  4065ec:	str	x9, [x0, #24]
  4065f0:	ldrb	w0, [x8]
  4065f4:	ret
  4065f8:	mov	w0, #0xffffffff            	// #-1
  4065fc:	ret
  406600:	ldr	x8, [x0, #24]
  406604:	cbz	x8, 406618 <sqrt@plt+0x4bf8>
  406608:	ldrb	w8, [x8]
  40660c:	cmp	w8, #0x0
  406610:	csinv	w0, w8, wzr, ne  // ne = any
  406614:	ret
  406618:	mov	w0, #0xffffffff            	// #-1
  40661c:	ret
  406620:	sub	sp, sp, #0x90
  406624:	stp	x29, x30, [sp, #48]
  406628:	stp	x28, x27, [sp, #64]
  40662c:	stp	x26, x25, [sp, #80]
  406630:	stp	x24, x23, [sp, #96]
  406634:	stp	x22, x21, [sp, #112]
  406638:	stp	x20, x19, [sp, #128]
  40663c:	add	x29, sp, #0x30
  406640:	bl	41d904 <_ZdlPvm@@Base+0xde0>
  406644:	adrp	x25, 43b000 <stderr@@GLIBC_2.17+0x2690>
  406648:	mov	x19, x0
  40664c:	mov	w22, wzr
  406650:	mov	w24, wzr
  406654:	add	x23, x0, #0x1
  406658:	add	x25, x25, #0x20c
  40665c:	mov	w26, #0xa                   	// #10
  406660:	sxtw	x20, w22
  406664:	ldrb	w8, [x19, x20]
  406668:	cmp	w8, #0x24
  40666c:	b.eq	406698 <sqrt@plt+0x4c78>  // b.none
  406670:	cbz	w8, 4067f4 <sqrt@plt+0x4dd4>
  406674:	add	w9, w24, #0x1
  406678:	mov	w28, w22
  40667c:	strb	w8, [x19, w24, sxtw]
  406680:	mov	w24, w9
  406684:	add	w22, w28, #0x1
  406688:	sxtw	x20, w22
  40668c:	ldrb	w8, [x19, x20]
  406690:	cmp	w8, #0x24
  406694:	b.ne	406670 <sqrt@plt+0x4c50>  // b.any
  406698:	add	w9, w22, #0x1
  40669c:	sxtw	x10, w9
  4066a0:	ldrb	w9, [x19, x10]
  4066a4:	ldrb	w11, [x25, x9]
  4066a8:	cbz	w11, 406674 <sqrt@plt+0x4c54>
  4066ac:	mov	w11, wzr
  4066b0:	mov	w8, wzr
  4066b4:	add	x10, x23, x10
  4066b8:	mov	w12, #0x2                   	// #2
  4066bc:	mov	w28, w22
  4066c0:	mov	w27, w12
  4066c4:	mul	w12, w8, w26
  4066c8:	add	w12, w12, w9, uxtb
  4066cc:	ldrb	w9, [x10], #1
  4066d0:	sub	w12, w12, #0x30
  4066d4:	tst	w11, #0x1
  4066d8:	csel	w8, w8, w12, ne  // ne = any
  4066dc:	ldrb	w13, [x25, x9]
  4066e0:	cmp	w8, #0x20
  4066e4:	cset	w11, gt
  4066e8:	add	w28, w28, #0x1
  4066ec:	add	w12, w27, #0x1
  4066f0:	cbnz	w13, 4066c0 <sqrt@plt+0x4ca0>
  4066f4:	cmp	w8, #0x21
  4066f8:	b.lt	406754 <sqrt@plt+0x4d34>  // b.tstop
  4066fc:	add	x0, sp, #0x10
  406700:	add	w21, w28, #0x1
  406704:	bl	41cc24 <_ZdlPvm@@Base+0x100>
  406708:	cmp	w22, w21
  40670c:	b.ge	406768 <sqrt@plt+0x4d48>  // b.tcont
  406710:	add	x20, x19, x20
  406714:	b	406734 <sqrt@plt+0x4d14>
  406718:	ldr	x9, [sp, #16]
  40671c:	add	w10, w8, #0x1
  406720:	subs	w27, w27, #0x1
  406724:	add	x20, x20, #0x1
  406728:	str	w10, [sp, #24]
  40672c:	strb	w22, [x9, w8, sxtw]
  406730:	b.eq	406768 <sqrt@plt+0x4d48>  // b.none
  406734:	ldp	w8, w9, [sp, #24]
  406738:	ldrb	w22, [x20]
  40673c:	cmp	w8, w9
  406740:	b.lt	406718 <sqrt@plt+0x4cf8>  // b.tstop
  406744:	add	x0, sp, #0x10
  406748:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40674c:	ldr	w8, [sp, #24]
  406750:	b	406718 <sqrt@plt+0x4cf8>
  406754:	cmp	w8, #0x1
  406758:	b.lt	406684 <sqrt@plt+0x4c64>  // b.tstop
  40675c:	add	w8, w8, #0x7f
  406760:	add	w9, w24, #0x1
  406764:	b	40667c <sqrt@plt+0x4c5c>
  406768:	ldr	x1, [sp, #16]
  40676c:	mov	x0, sp
  406770:	bl	41b3d4 <sqrt@plt+0x199b4>
  406774:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  406778:	ldr	x22, [x8, #3592]
  40677c:	cbz	x22, 4067a4 <sqrt@plt+0x4d84>
  406780:	ldr	x8, [x22]
  406784:	ldr	x8, [x8, #32]
  406788:	sub	x1, x29, #0x8
  40678c:	sub	x2, x29, #0xc
  406790:	mov	x0, x22
  406794:	blr	x8
  406798:	cbnz	w0, 4067c4 <sqrt@plt+0x4da4>
  40679c:	ldr	x22, [x22, #8]
  4067a0:	cbnz	x22, 406780 <sqrt@plt+0x4d60>
  4067a4:	adrp	x2, 43b000 <stderr@@GLIBC_2.17+0x2690>
  4067a8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  4067ac:	add	x2, x2, #0xa10
  4067b0:	mov	x1, sp
  4067b4:	add	x0, x0, #0xba8
  4067b8:	mov	x3, x2
  4067bc:	bl	41b624 <sqrt@plt+0x19c04>
  4067c0:	b	4067e8 <sqrt@plt+0x4dc8>
  4067c4:	ldur	x0, [x29, #-8]
  4067c8:	ldur	w1, [x29, #-12]
  4067cc:	adrp	x4, 43b000 <stderr@@GLIBC_2.17+0x2690>
  4067d0:	adrp	x2, 421000 <_ZdlPvm@@Base+0x44dc>
  4067d4:	add	x4, x4, #0xa10
  4067d8:	mov	x3, sp
  4067dc:	add	x2, x2, #0xba8
  4067e0:	mov	x5, x4
  4067e4:	bl	41b6c0 <sqrt@plt+0x19ca0>
  4067e8:	add	x0, sp, #0x10
  4067ec:	bl	41cdc4 <_ZdlPvm@@Base+0x2a0>
  4067f0:	b	406684 <sqrt@plt+0x4c64>
  4067f4:	strb	wzr, [x19, w24, sxtw]
  4067f8:	mov	x0, x19
  4067fc:	ldp	x20, x19, [sp, #128]
  406800:	ldp	x22, x21, [sp, #112]
  406804:	ldp	x24, x23, [sp, #96]
  406808:	ldp	x26, x25, [sp, #80]
  40680c:	ldp	x28, x27, [sp, #64]
  406810:	ldp	x29, x30, [sp, #48]
  406814:	add	sp, sp, #0x90
  406818:	ret
  40681c:	b	406824 <sqrt@plt+0x4e04>
  406820:	b	406824 <sqrt@plt+0x4e04>
  406824:	mov	x19, x0
  406828:	add	x0, sp, #0x10
  40682c:	bl	41cdc4 <_ZdlPvm@@Base+0x2a0>
  406830:	mov	x0, x19
  406834:	bl	4019a0 <_Unwind_Resume@plt>
  406838:	stp	x29, x30, [sp, #-32]!
  40683c:	str	x19, [sp, #16]
  406840:	mov	x29, sp
  406844:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  406848:	mov	x19, x0
  40684c:	add	x8, x8, #0x838
  406850:	cmp	w2, #0x1
  406854:	str	xzr, [x0, #32]
  406858:	stp	x8, xzr, [x0]
  40685c:	str	w2, [x0, #40]
  406860:	b.lt	4068bc <sqrt@plt+0x4e9c>  // b.tstop
  406864:	cmp	w2, #0x3
  406868:	mov	w8, w2
  40686c:	b.ls	406894 <sqrt@plt+0x4e74>  // b.plast
  406870:	lsl	x9, x8, #3
  406874:	add	x10, x19, #0x30
  406878:	add	x11, x3, x9
  40687c:	cmp	x10, x11
  406880:	b.cs	4068d4 <sqrt@plt+0x4eb4>  // b.hs, b.nlast
  406884:	add	x9, x9, x19
  406888:	add	x9, x9, #0x30
  40688c:	cmp	x9, x3
  406890:	b.ls	4068d4 <sqrt@plt+0x4eb4>  // b.plast
  406894:	mov	x9, xzr
  406898:	lsl	x11, x9, #3
  40689c:	add	x10, x3, x11
  4068a0:	add	x11, x11, x19
  4068a4:	add	x11, x11, #0x30
  4068a8:	sub	x8, x8, x9
  4068ac:	ldr	x9, [x10], #8
  4068b0:	subs	x8, x8, #0x1
  4068b4:	str	x9, [x11], #8
  4068b8:	b.ne	4068ac <sqrt@plt+0x4e8c>  // b.any
  4068bc:	mov	x0, x1
  4068c0:	bl	406620 <sqrt@plt+0x4c00>
  4068c4:	stp	x0, x0, [x19, #16]
  4068c8:	ldr	x19, [sp, #16]
  4068cc:	ldp	x29, x30, [sp], #32
  4068d0:	ret
  4068d4:	and	x9, x8, #0xfffffffc
  4068d8:	add	x10, x3, #0x10
  4068dc:	add	x11, x19, #0x40
  4068e0:	mov	x12, x9
  4068e4:	ldp	q0, q1, [x10, #-16]
  4068e8:	add	x10, x10, #0x20
  4068ec:	subs	x12, x12, #0x4
  4068f0:	stp	q0, q1, [x11, #-16]
  4068f4:	add	x11, x11, #0x20
  4068f8:	b.ne	4068e4 <sqrt@plt+0x4ec4>  // b.any
  4068fc:	cmp	x9, x8
  406900:	b.ne	406898 <sqrt@plt+0x4e78>  // b.any
  406904:	b	4068bc <sqrt@plt+0x4e9c>
  406908:	stp	x29, x30, [sp, #-48]!
  40690c:	stp	x20, x19, [sp, #32]
  406910:	ldr	w8, [x0, #40]
  406914:	adrp	x9, 421000 <_ZdlPvm@@Base+0x44dc>
  406918:	mov	x19, x0
  40691c:	add	x9, x9, #0x838
  406920:	cmp	w8, #0x1
  406924:	str	x21, [sp, #16]
  406928:	mov	x29, sp
  40692c:	str	x9, [x0]
  406930:	b.lt	406954 <sqrt@plt+0x4f34>  // b.tstop
  406934:	mov	x20, xzr
  406938:	add	x21, x19, #0x30
  40693c:	ldr	x0, [x21, x20, lsl #3]
  406940:	bl	401730 <free@plt>
  406944:	ldrsw	x8, [x19, #40]
  406948:	add	x20, x20, #0x1
  40694c:	cmp	x20, x8
  406950:	b.lt	40693c <sqrt@plt+0x4f1c>  // b.tstop
  406954:	ldr	x0, [x19, #16]
  406958:	ldp	x20, x19, [sp, #32]
  40695c:	ldr	x21, [sp, #16]
  406960:	ldp	x29, x30, [sp], #48
  406964:	b	401730 <free@plt>
  406968:	stp	x29, x30, [sp, #-48]!
  40696c:	stp	x20, x19, [sp, #32]
  406970:	ldr	w8, [x0, #40]
  406974:	adrp	x9, 421000 <_ZdlPvm@@Base+0x44dc>
  406978:	mov	x19, x0
  40697c:	add	x9, x9, #0x838
  406980:	cmp	w8, #0x1
  406984:	str	x21, [sp, #16]
  406988:	mov	x29, sp
  40698c:	str	x9, [x0]
  406990:	b.lt	4069b4 <sqrt@plt+0x4f94>  // b.tstop
  406994:	mov	x20, xzr
  406998:	add	x21, x19, #0x30
  40699c:	ldr	x0, [x21, x20, lsl #3]
  4069a0:	bl	401730 <free@plt>
  4069a4:	ldrsw	x8, [x19, #40]
  4069a8:	add	x20, x20, #0x1
  4069ac:	cmp	x20, x8
  4069b0:	b.lt	40699c <sqrt@plt+0x4f7c>  // b.tstop
  4069b4:	ldr	x0, [x19, #16]
  4069b8:	bl	401730 <free@plt>
  4069bc:	mov	x0, x19
  4069c0:	ldp	x20, x19, [sp, #32]
  4069c4:	ldr	x21, [sp, #16]
  4069c8:	ldp	x29, x30, [sp], #48
  4069cc:	b	41cb18 <_ZdlPv@@Base>
  4069d0:	ldr	x8, [x0, #32]
  4069d4:	cbz	x8, 4069f4 <sqrt@plt+0x4fd4>
  4069d8:	ldrb	w9, [x8]
  4069dc:	cbz	w9, 4069f0 <sqrt@plt+0x4fd0>
  4069e0:	add	x9, x8, #0x1
  4069e4:	str	x9, [x0, #32]
  4069e8:	ldrb	w0, [x8]
  4069ec:	ret
  4069f0:	str	xzr, [x0, #32]
  4069f4:	ldr	x8, [x0, #24]
  4069f8:	cbz	x8, 406a6c <sqrt@plt+0x504c>
  4069fc:	ldrsb	w9, [x8]
  406a00:	and	w10, w9, #0xff
  406a04:	tbz	w9, #31, 406a58 <sqrt@plt+0x5038>
  406a08:	cmp	w10, #0x9f
  406a0c:	b.hi	406a58 <sqrt@plt+0x5038>  // b.pmore
  406a10:	ldr	w9, [x0, #40]
  406a14:	add	x8, x8, #0x1
  406a18:	str	x8, [x0, #24]
  406a1c:	ldurb	w10, [x8, #-1]
  406a20:	sub	x10, x10, #0x80
  406a24:	cmp	w10, w9
  406a28:	b.ge	406a40 <sqrt@plt+0x5020>  // b.tcont
  406a2c:	add	x10, x0, x10, lsl #3
  406a30:	ldr	x10, [x10, #48]
  406a34:	cbz	x10, 406a40 <sqrt@plt+0x5020>
  406a38:	ldrb	w11, [x10]
  406a3c:	cbnz	w11, 406a74 <sqrt@plt+0x5054>
  406a40:	ldrsb	w11, [x8], #1
  406a44:	and	w10, w11, #0xff
  406a48:	tbz	w11, #31, 406a54 <sqrt@plt+0x5034>
  406a4c:	cmp	w10, #0xa0
  406a50:	b.cc	406a18 <sqrt@plt+0x4ff8>  // b.lo, b.ul, b.last
  406a54:	sub	x8, x8, #0x1
  406a58:	cbz	w10, 406a6c <sqrt@plt+0x504c>
  406a5c:	add	x9, x8, #0x1
  406a60:	str	x9, [x0, #24]
  406a64:	ldrb	w0, [x8]
  406a68:	ret
  406a6c:	mov	w0, #0xffffffff            	// #-1
  406a70:	ret
  406a74:	add	x8, x10, #0x1
  406a78:	str	x8, [x0, #32]
  406a7c:	ldrb	w0, [x10]
  406a80:	ret
  406a84:	ldr	x8, [x0, #32]
  406a88:	cbz	x8, 406aa0 <sqrt@plt+0x5080>
  406a8c:	ldrb	w8, [x8]
  406a90:	cbz	w8, 406a9c <sqrt@plt+0x507c>
  406a94:	mov	w0, w8
  406a98:	ret
  406a9c:	str	xzr, [x0, #32]
  406aa0:	ldr	x9, [x0, #24]
  406aa4:	cbz	x9, 406b0c <sqrt@plt+0x50ec>
  406aa8:	ldrsb	w8, [x9]
  406aac:	and	w10, w8, #0xff
  406ab0:	tbz	w8, #31, 406b00 <sqrt@plt+0x50e0>
  406ab4:	cmp	w10, #0x9f
  406ab8:	b.hi	406b00 <sqrt@plt+0x50e0>  // b.pmore
  406abc:	ldr	w8, [x0, #40]
  406ac0:	add	x9, x9, #0x1
  406ac4:	str	x9, [x0, #24]
  406ac8:	ldurb	w10, [x9, #-1]
  406acc:	sub	x10, x10, #0x80
  406ad0:	cmp	w10, w8
  406ad4:	b.ge	406aec <sqrt@plt+0x50cc>  // b.tcont
  406ad8:	add	x10, x0, x10, lsl #3
  406adc:	ldr	x10, [x10, #48]
  406ae0:	cbz	x10, 406aec <sqrt@plt+0x50cc>
  406ae4:	ldrb	w11, [x10]
  406ae8:	cbnz	w11, 406b14 <sqrt@plt+0x50f4>
  406aec:	ldrsb	w11, [x9], #1
  406af0:	and	w10, w11, #0xff
  406af4:	tbz	w11, #31, 406b00 <sqrt@plt+0x50e0>
  406af8:	cmp	w10, #0xa0
  406afc:	b.cc	406ac4 <sqrt@plt+0x50a4>  // b.lo, b.ul, b.last
  406b00:	cmp	w10, #0x0
  406b04:	csinv	w0, w10, wzr, ne  // ne = any
  406b08:	ret
  406b0c:	mov	w0, #0xffffffff            	// #-1
  406b10:	ret
  406b14:	str	x10, [x0, #32]
  406b18:	ldrb	w8, [x10]
  406b1c:	mov	w0, w8
  406b20:	ret
  406b24:	stp	x29, x30, [sp, #-32]!
  406b28:	str	x19, [sp, #16]
  406b2c:	mov	x29, sp
  406b30:	adrp	x19, 438000 <_Znam@GLIBCXX_3.4>
  406b34:	ldr	x0, [x19, #3592]
  406b38:	cbz	x0, 406b58 <sqrt@plt+0x5138>
  406b3c:	ldr	x8, [x0, #8]
  406b40:	str	x8, [x19, #3592]
  406b44:	ldr	x8, [x0]
  406b48:	ldr	x8, [x8, #8]
  406b4c:	blr	x8
  406b50:	ldr	x0, [x19, #3592]
  406b54:	cbnz	x0, 406b3c <sqrt@plt+0x511c>
  406b58:	ldr	x19, [sp, #16]
  406b5c:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  406b60:	mov	w9, #0x1                   	// #1
  406b64:	str	w9, [x8, #3600]
  406b68:	ldp	x29, x30, [sp], #32
  406b6c:	ret
  406b70:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  406b74:	ldr	x9, [x8, #3592]
  406b78:	str	x9, [x0, #8]
  406b7c:	str	x0, [x8, #3592]
  406b80:	ret
  406b84:	stp	x29, x30, [sp, #-32]!
  406b88:	stp	x20, x19, [sp, #16]
  406b8c:	adrp	x20, 438000 <_Znam@GLIBCXX_3.4>
  406b90:	ldr	x8, [x20, #3592]
  406b94:	mov	x19, x0
  406b98:	mov	x29, sp
  406b9c:	cbz	x8, 406bc0 <sqrt@plt+0x51a0>
  406ba0:	ldr	x9, [x8, #8]
  406ba4:	mov	x0, x8
  406ba8:	str	x9, [x20, #3592]
  406bac:	ldr	x9, [x8]
  406bb0:	ldr	x9, [x9, #8]
  406bb4:	blr	x9
  406bb8:	ldr	x8, [x20, #3592]
  406bbc:	cbnz	x8, 406ba0 <sqrt@plt+0x5180>
  406bc0:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  406bc4:	mov	w9, #0x1                   	// #1
  406bc8:	str	w9, [x8, #3600]
  406bcc:	str	xzr, [x19, #8]
  406bd0:	str	x19, [x20, #3592]
  406bd4:	ldp	x20, x19, [sp, #16]
  406bd8:	ldp	x29, x30, [sp], #32
  406bdc:	ret
  406be0:	stp	x29, x30, [sp, #-32]!
  406be4:	stp	x20, x19, [sp, #16]
  406be8:	mov	x29, sp
  406bec:	adrp	x19, 438000 <_Znam@GLIBCXX_3.4>
  406bf0:	ldr	x0, [x19, #3592]
  406bf4:	cbz	x0, 406c58 <sqrt@plt+0x5238>
  406bf8:	adrp	x20, 438000 <_Znam@GLIBCXX_3.4>
  406bfc:	b	406c18 <sqrt@plt+0x51f8>
  406c00:	mov	w8, w0
  406c04:	ldr	x0, [x19, #3592]
  406c08:	cmp	w8, #0xa
  406c0c:	cset	w8, eq  // eq = none
  406c10:	str	w8, [x20, #3600]
  406c14:	cbz	x0, 406c58 <sqrt@plt+0x5238>
  406c18:	ldr	x8, [x0]
  406c1c:	ldr	x8, [x8, #16]
  406c20:	blr	x8
  406c24:	cmn	w0, #0x1
  406c28:	b.ne	406c00 <sqrt@plt+0x51e0>  // b.any
  406c2c:	ldr	x8, [x19, #3592]
  406c30:	ldr	x0, [x8, #8]
  406c34:	cbz	x0, 406c58 <sqrt@plt+0x5238>
  406c38:	str	x0, [x19, #3592]
  406c3c:	cbz	x8, 406c54 <sqrt@plt+0x5234>
  406c40:	ldr	x9, [x8]
  406c44:	mov	x0, x8
  406c48:	ldr	x9, [x9, #8]
  406c4c:	blr	x9
  406c50:	ldr	x0, [x19, #3592]
  406c54:	cbnz	x0, 406c18 <sqrt@plt+0x51f8>
  406c58:	ldp	x20, x19, [sp, #16]
  406c5c:	ldp	x29, x30, [sp], #32
  406c60:	ret
  406c64:	stp	x29, x30, [sp, #-32]!
  406c68:	str	x19, [sp, #16]
  406c6c:	mov	x29, sp
  406c70:	adrp	x19, 438000 <_Znam@GLIBCXX_3.4>
  406c74:	ldr	x0, [x19, #3592]
  406c78:	cbnz	x0, 406c90 <sqrt@plt+0x5270>
  406c7c:	mov	w0, #0xffffffff            	// #-1
  406c80:	ldr	x19, [sp, #16]
  406c84:	ldp	x29, x30, [sp], #32
  406c88:	ret
  406c8c:	cbz	x0, 406c7c <sqrt@plt+0x525c>
  406c90:	ldr	x8, [x0]
  406c94:	ldr	x8, [x8, #16]
  406c98:	blr	x8
  406c9c:	cmn	w0, #0x1
  406ca0:	b.ne	406cd0 <sqrt@plt+0x52b0>  // b.any
  406ca4:	ldr	x8, [x19, #3592]
  406ca8:	ldr	x0, [x8, #8]
  406cac:	cbz	x0, 406c7c <sqrt@plt+0x525c>
  406cb0:	str	x0, [x19, #3592]
  406cb4:	cbz	x8, 406c8c <sqrt@plt+0x526c>
  406cb8:	ldr	x9, [x8]
  406cbc:	mov	x0, x8
  406cc0:	ldr	x9, [x9, #8]
  406cc4:	blr	x9
  406cc8:	ldr	x0, [x19, #3592]
  406ccc:	b	406c8c <sqrt@plt+0x526c>
  406cd0:	cmp	w0, #0xa
  406cd4:	cset	w8, eq  // eq = none
  406cd8:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  406cdc:	str	w8, [x9, #3600]
  406ce0:	ldr	x19, [sp, #16]
  406ce4:	ldp	x29, x30, [sp], #32
  406ce8:	ret
  406cec:	stp	x29, x30, [sp, #-32]!
  406cf0:	str	x19, [sp, #16]
  406cf4:	mov	x29, sp
  406cf8:	adrp	x19, 438000 <_Znam@GLIBCXX_3.4>
  406cfc:	ldr	x0, [x19, #3592]
  406d00:	cbnz	x0, 406d18 <sqrt@plt+0x52f8>
  406d04:	mov	w0, #0xffffffff            	// #-1
  406d08:	ldr	x19, [sp, #16]
  406d0c:	ldp	x29, x30, [sp], #32
  406d10:	ret
  406d14:	cbz	x0, 406d04 <sqrt@plt+0x52e4>
  406d18:	ldr	x8, [x0]
  406d1c:	ldr	x8, [x8, #24]
  406d20:	blr	x8
  406d24:	cmn	w0, #0x1
  406d28:	b.ne	406d08 <sqrt@plt+0x52e8>  // b.any
  406d2c:	ldr	x8, [x19, #3592]
  406d30:	ldr	x0, [x8, #8]
  406d34:	cbz	x0, 406d04 <sqrt@plt+0x52e4>
  406d38:	str	x0, [x19, #3592]
  406d3c:	cbz	x8, 406d14 <sqrt@plt+0x52f4>
  406d40:	ldr	x9, [x8]
  406d44:	mov	x0, x8
  406d48:	ldr	x9, [x9, #8]
  406d4c:	blr	x9
  406d50:	ldr	x0, [x19, #3592]
  406d54:	b	406d14 <sqrt@plt+0x52f4>
  406d58:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  406d5c:	add	x8, x8, #0x870
  406d60:	and	w9, w1, #0xff
  406d64:	stp	x8, xzr, [x0]
  406d68:	str	w9, [x0, #16]
  406d6c:	ret
  406d70:	ldr	w8, [x0, #16]
  406d74:	mov	w9, #0xffffffff            	// #-1
  406d78:	str	w9, [x0, #16]
  406d7c:	mov	w0, w8
  406d80:	ret
  406d84:	ldr	w0, [x0, #16]
  406d88:	ret
  406d8c:	stp	x29, x30, [sp, #-32]!
  406d90:	stp	x20, x19, [sp, #16]
  406d94:	mov	x29, sp
  406d98:	mov	w20, w0
  406d9c:	mov	w0, #0x18                  	// #24
  406da0:	mov	w19, w1
  406da4:	bl	41ca74 <_Znwm@@Base>
  406da8:	adrp	x10, 438000 <_Znam@GLIBCXX_3.4>
  406dac:	adrp	x11, 438000 <_Znam@GLIBCXX_3.4>
  406db0:	ldr	x12, [x10, #3592]
  406db4:	and	w8, w20, #0xff
  406db8:	str	w19, [x11, #3600]
  406dbc:	ldp	x20, x19, [sp, #16]
  406dc0:	adrp	x9, 421000 <_ZdlPvm@@Base+0x44dc>
  406dc4:	add	x9, x9, #0x870
  406dc8:	str	w8, [x0, #16]
  406dcc:	str	x0, [x10, #3592]
  406dd0:	stp	x9, x12, [x0]
  406dd4:	ldp	x29, x30, [sp], #32
  406dd8:	ret
  406ddc:	stp	x29, x30, [sp, #-48]!
  406de0:	str	x21, [sp, #16]
  406de4:	stp	x20, x19, [sp, #32]
  406de8:	mov	x29, sp
  406dec:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  406df0:	ldr	x20, [x8, #3592]
  406df4:	cbz	x20, 406e24 <sqrt@plt+0x5404>
  406df8:	mov	x19, x1
  406dfc:	mov	x21, x0
  406e00:	ldr	x8, [x20]
  406e04:	mov	x0, x20
  406e08:	mov	x1, x21
  406e0c:	mov	x2, x19
  406e10:	ldr	x8, [x8, #32]
  406e14:	blr	x8
  406e18:	cbnz	w0, 406e38 <sqrt@plt+0x5418>
  406e1c:	ldr	x20, [x20, #8]
  406e20:	cbnz	x20, 406e00 <sqrt@plt+0x53e0>
  406e24:	mov	w0, wzr
  406e28:	ldp	x20, x19, [sp, #32]
  406e2c:	ldr	x21, [sp, #16]
  406e30:	ldp	x29, x30, [sp], #48
  406e34:	ret
  406e38:	mov	w0, #0x1                   	// #1
  406e3c:	ldp	x20, x19, [sp, #32]
  406e40:	ldr	x21, [sp, #16]
  406e44:	ldp	x29, x30, [sp], #48
  406e48:	ret
  406e4c:	sub	sp, sp, #0x190
  406e50:	stp	x29, x30, [sp, #304]
  406e54:	stp	x28, x27, [sp, #320]
  406e58:	stp	x26, x25, [sp, #336]
  406e5c:	stp	x24, x23, [sp, #352]
  406e60:	stp	x22, x21, [sp, #368]
  406e64:	stp	x20, x19, [sp, #384]
  406e68:	add	x29, sp, #0x130
  406e6c:	adrp	x20, 438000 <_Znam@GLIBCXX_3.4>
  406e70:	adrp	x22, 438000 <_Znam@GLIBCXX_3.4>
  406e74:	mov	x19, x0
  406e78:	mov	w27, wzr
  406e7c:	mov	w24, wzr
  406e80:	mov	w21, wzr
  406e84:	mov	w26, wzr
  406e88:	movi	v0.2d, #0x0
  406e8c:	add	x20, x20, #0xe28
  406e90:	adrp	x25, 438000 <_Znam@GLIBCXX_3.4>
  406e94:	adrp	x28, 438000 <_Znam@GLIBCXX_3.4>
  406e98:	add	x22, x22, #0xe30
  406e9c:	stp	q0, q0, [sp, #240]
  406ea0:	stp	q0, q0, [sp, #208]
  406ea4:	stp	q0, q0, [sp, #176]
  406ea8:	stp	q0, q0, [sp, #144]
  406eac:	stp	q0, q0, [sp, #112]
  406eb0:	stp	q0, q0, [sp, #80]
  406eb4:	stp	q0, q0, [sp, #48]
  406eb8:	stp	q0, q0, [sp, #16]
  406ebc:	mov	x0, x20
  406ec0:	bl	41d60c <_ZdlPvm@@Base+0xae8>
  406ec4:	ldr	x0, [x25, #3592]
  406ec8:	cbnz	x0, 406ed4 <sqrt@plt+0x54b4>
  406ecc:	b	407100 <sqrt@plt+0x56e0>
  406ed0:	cbz	x0, 407100 <sqrt@plt+0x56e0>
  406ed4:	ldr	x8, [x0]
  406ed8:	ldr	x8, [x8, #16]
  406edc:	blr	x8
  406ee0:	cmn	w0, #0x1
  406ee4:	b.ne	406f14 <sqrt@plt+0x54f4>  // b.any
  406ee8:	ldr	x23, [x25, #3592]
  406eec:	ldr	x0, [x23, #8]
  406ef0:	cbz	x0, 4070d8 <sqrt@plt+0x56b8>
  406ef4:	str	x0, [x25, #3592]
  406ef8:	cbz	x23, 406ed0 <sqrt@plt+0x54b0>
  406efc:	ldr	x8, [x23]
  406f00:	mov	x0, x23
  406f04:	ldr	x8, [x8, #8]
  406f08:	blr	x8
  406f0c:	ldr	x0, [x25, #3592]
  406f10:	b	406ed0 <sqrt@plt+0x54b0>
  406f14:	cmp	w0, #0xa
  406f18:	mov	w23, w0
  406f1c:	cset	w8, eq  // eq = none
  406f20:	orr	w9, w24, w27
  406f24:	str	w8, [x28, #3600]
  406f28:	cbnz	w9, 406f3c <sqrt@plt+0x551c>
  406f2c:	cmp	w23, #0x2c
  406f30:	b.eq	406fd8 <sqrt@plt+0x55b8>  // b.none
  406f34:	cmp	w23, #0x29
  406f38:	b.eq	406fd8 <sqrt@plt+0x55b8>  // b.none
  406f3c:	ldp	w8, w9, [x22]
  406f40:	cmp	w8, w9
  406f44:	b.lt	406f54 <sqrt@plt+0x5534>  // b.tstop
  406f48:	mov	x0, x20
  406f4c:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  406f50:	ldr	w8, [x20, #8]
  406f54:	ldr	x9, [x20]
  406f58:	add	w10, w8, #0x1
  406f5c:	cmp	w24, #0x2
  406f60:	str	w10, [x20, #8]
  406f64:	strb	w23, [x9, w8, sxtw]
  406f68:	b.eq	406fb4 <sqrt@plt+0x5594>  // b.none
  406f6c:	cmp	w24, #0x1
  406f70:	b.eq	406f9c <sqrt@plt+0x557c>  // b.none
  406f74:	cbnz	w24, 406ec4 <sqrt@plt+0x54a4>
  406f78:	cmp	w23, #0x22
  406f7c:	b.eq	406fb4 <sqrt@plt+0x5594>  // b.none
  406f80:	cmp	w23, #0x29
  406f84:	b.eq	406fc4 <sqrt@plt+0x55a4>  // b.none
  406f88:	cmp	w23, #0x28
  406f8c:	b.ne	406fd0 <sqrt@plt+0x55b0>  // b.any
  406f90:	mov	w24, wzr
  406f94:	add	w27, w27, #0x1
  406f98:	b	406ec4 <sqrt@plt+0x54a4>
  406f9c:	cmp	w23, #0x22
  406fa0:	b.eq	406fbc <sqrt@plt+0x559c>  // b.none
  406fa4:	cmp	w23, #0x5c
  406fa8:	b.ne	406fb4 <sqrt@plt+0x5594>  // b.any
  406fac:	mov	w24, #0x2                   	// #2
  406fb0:	b	406ec4 <sqrt@plt+0x54a4>
  406fb4:	mov	w24, #0x1                   	// #1
  406fb8:	b	406ec4 <sqrt@plt+0x54a4>
  406fbc:	mov	w24, wzr
  406fc0:	b	406ec4 <sqrt@plt+0x54a4>
  406fc4:	mov	w24, wzr
  406fc8:	sub	w27, w27, #0x1
  406fcc:	b	406ec4 <sqrt@plt+0x54a4>
  406fd0:	mov	w24, wzr
  406fd4:	b	406ec4 <sqrt@plt+0x54a4>
  406fd8:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  406fdc:	ldr	w8, [x8, #3632]
  406fe0:	cmp	w8, #0x1
  406fe4:	b.lt	4070bc <sqrt@plt+0x569c>  // b.tstop
  406fe8:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  406fec:	ldr	w9, [x9, #3636]
  406ff0:	cmp	w8, w9
  406ff4:	b.lt	407004 <sqrt@plt+0x55e4>  // b.tstop
  406ff8:	mov	x0, x20
  406ffc:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  407000:	ldr	w8, [x20, #8]
  407004:	ldr	x9, [x20]
  407008:	add	w10, w8, #0x1
  40700c:	str	w10, [x20, #8]
  407010:	strb	wzr, [x9, w8, sxtw]
  407014:	cbnz	w21, 4070bc <sqrt@plt+0x569c>
  407018:	cmp	w26, #0x20
  40701c:	b.ne	407078 <sqrt@plt+0x5658>  // b.any
  407020:	mov	x0, sp
  407024:	mov	w1, #0x20                  	// #32
  407028:	bl	41b3fc <sqrt@plt+0x199dc>
  40702c:	ldr	x21, [x25, #3592]
  407030:	cbz	x21, 407058 <sqrt@plt+0x5638>
  407034:	ldr	x8, [x21]
  407038:	sub	x1, x29, #0x10
  40703c:	sub	x2, x29, #0x14
  407040:	mov	x0, x21
  407044:	ldr	x8, [x8, #32]
  407048:	blr	x8
  40704c:	cbnz	w0, 407094 <sqrt@plt+0x5674>
  407050:	ldr	x21, [x21, #8]
  407054:	cbnz	x21, 407034 <sqrt@plt+0x5614>
  407058:	adrp	x2, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40705c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  407060:	add	x2, x2, #0xa10
  407064:	mov	x1, sp
  407068:	add	x0, x0, #0xbf5
  40706c:	mov	x3, x2
  407070:	bl	41b658 <sqrt@plt+0x19c38>
  407074:	b	4070b8 <sqrt@plt+0x5698>
  407078:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40707c:	ldr	x0, [x8, #3624]
  407080:	bl	41d904 <_ZdlPvm@@Base+0xde0>
  407084:	mov	w21, wzr
  407088:	add	x8, sp, #0x10
  40708c:	str	x0, [x8, w26, uxtw #3]
  407090:	b	4070bc <sqrt@plt+0x569c>
  407094:	ldur	x0, [x29, #-16]
  407098:	ldur	w1, [x29, #-20]
  40709c:	adrp	x4, 43b000 <stderr@@GLIBC_2.17+0x2690>
  4070a0:	adrp	x2, 421000 <_ZdlPvm@@Base+0x44dc>
  4070a4:	add	x4, x4, #0xa10
  4070a8:	mov	x3, sp
  4070ac:	add	x2, x2, #0xbf5
  4070b0:	mov	x5, x4
  4070b4:	bl	41b868 <sqrt@plt+0x19e48>
  4070b8:	mov	w21, #0x1                   	// #1
  4070bc:	cmp	w21, #0x0
  4070c0:	cinc	w26, w26, eq  // eq = none
  4070c4:	cmp	w23, #0x29
  4070c8:	b.eq	40711c <sqrt@plt+0x56fc>  // b.none
  4070cc:	cmn	w23, #0x1
  4070d0:	b.ne	406ebc <sqrt@plt+0x549c>  // b.any
  4070d4:	b	40711c <sqrt@plt+0x56fc>
  4070d8:	cbz	x23, 407100 <sqrt@plt+0x56e0>
  4070dc:	ldr	x8, [x23]
  4070e0:	mov	x1, sp
  4070e4:	sub	x2, x29, #0x10
  4070e8:	mov	x0, x23
  4070ec:	ldr	x8, [x8, #32]
  4070f0:	blr	x8
  4070f4:	cbnz	w0, 407190 <sqrt@plt+0x5770>
  4070f8:	ldr	x23, [x23, #8]
  4070fc:	cbnz	x23, 4070dc <sqrt@plt+0x56bc>
  407100:	adrp	x1, 43b000 <stderr@@GLIBC_2.17+0x2690>
  407104:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  407108:	add	x1, x1, #0xa10
  40710c:	add	x0, x0, #0xbc9
  407110:	mov	x2, x1
  407114:	mov	x3, x1
  407118:	bl	41b624 <sqrt@plt+0x19c04>
  40711c:	mov	w0, #0x130                 	// #304
  407120:	bl	41ca74 <_Znwm@@Base>
  407124:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  407128:	mov	x20, x0
  40712c:	add	x8, x8, #0x838
  407130:	cmp	w26, #0x1
  407134:	str	xzr, [x0, #32]
  407138:	stp	x8, xzr, [x0]
  40713c:	str	w26, [x0, #40]
  407140:	b.lt	407158 <sqrt@plt+0x5738>  // b.tstop
  407144:	mov	w8, w26
  407148:	add	x0, x20, #0x30
  40714c:	lsl	x2, x8, #3
  407150:	add	x1, sp, #0x10
  407154:	bl	401680 <memcpy@plt>
  407158:	mov	x0, x19
  40715c:	bl	406620 <sqrt@plt+0x4c00>
  407160:	ldr	x8, [x25, #3592]
  407164:	stp	x0, x0, [x20, #16]
  407168:	str	x20, [x25, #3592]
  40716c:	ldp	x22, x21, [sp, #368]
  407170:	str	x8, [x20, #8]
  407174:	ldp	x20, x19, [sp, #384]
  407178:	ldp	x24, x23, [sp, #352]
  40717c:	ldp	x26, x25, [sp, #336]
  407180:	ldp	x28, x27, [sp, #320]
  407184:	ldp	x29, x30, [sp, #304]
  407188:	add	sp, sp, #0x190
  40718c:	ret
  407190:	ldr	x0, [sp]
  407194:	ldur	w1, [x29, #-16]
  407198:	adrp	x3, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40719c:	adrp	x2, 421000 <_ZdlPvm@@Base+0x44dc>
  4071a0:	add	x3, x3, #0xa10
  4071a4:	add	x2, x2, #0xbc9
  4071a8:	mov	x4, x3
  4071ac:	mov	x5, x3
  4071b0:	bl	41b6c0 <sqrt@plt+0x19ca0>
  4071b4:	b	40711c <sqrt@plt+0x56fc>
  4071b8:	mov	x19, x0
  4071bc:	mov	x0, x20
  4071c0:	bl	41cb18 <_ZdlPv@@Base>
  4071c4:	mov	x0, x19
  4071c8:	bl	4019a0 <_Unwind_Resume@plt>
  4071cc:	sub	sp, sp, #0x50
  4071d0:	stp	x29, x30, [sp, #16]
  4071d4:	str	x23, [sp, #32]
  4071d8:	stp	x22, x21, [sp, #48]
  4071dc:	stp	x20, x19, [sp, #64]
  4071e0:	add	x29, sp, #0x10
  4071e4:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  4071e8:	ldr	x23, [x8, #3592]
  4071ec:	mov	x19, x3
  4071f0:	mov	x20, x2
  4071f4:	mov	x21, x1
  4071f8:	mov	x22, x0
  4071fc:	cbz	x23, 407224 <sqrt@plt+0x5804>
  407200:	ldr	x8, [x23]
  407204:	add	x1, x29, #0x18
  407208:	sub	x2, x29, #0x4
  40720c:	mov	x0, x23
  407210:	ldr	x8, [x8, #32]
  407214:	blr	x8
  407218:	cbnz	w0, 40723c <sqrt@plt+0x581c>
  40721c:	ldr	x23, [x23, #8]
  407220:	cbnz	x23, 407200 <sqrt@plt+0x57e0>
  407224:	mov	x0, x22
  407228:	mov	x1, x21
  40722c:	mov	x2, x20
  407230:	mov	x3, x19
  407234:	bl	41b658 <sqrt@plt+0x19c38>
  407238:	b	407258 <sqrt@plt+0x5838>
  40723c:	ldr	x0, [x29, #24]
  407240:	ldur	w1, [x29, #-4]
  407244:	mov	x2, x22
  407248:	mov	x3, x21
  40724c:	mov	x4, x20
  407250:	mov	x5, x19
  407254:	bl	41b868 <sqrt@plt+0x19e48>
  407258:	ldp	x20, x19, [sp, #64]
  40725c:	ldp	x22, x21, [sp, #48]
  407260:	ldr	x23, [sp, #32]
  407264:	ldp	x29, x30, [sp, #16]
  407268:	add	sp, sp, #0x50
  40726c:	ret
  407270:	stp	x29, x30, [sp, #-80]!
  407274:	stp	x24, x23, [sp, #32]
  407278:	adrp	x23, 438000 <_Znam@GLIBCXX_3.4>
  40727c:	stp	x20, x19, [sp, #64]
  407280:	mov	w19, w1
  407284:	add	x23, x23, #0x200
  407288:	stp	x22, x21, [sp, #48]
  40728c:	mov	x20, x0
  407290:	sxtw	x21, w19
  407294:	add	x24, x23, #0x620
  407298:	stp	x26, x25, [sp, #16]
  40729c:	mov	x29, sp
  4072a0:	b	4072d4 <sqrt@plt+0x58b4>
  4072a4:	mov	x0, x20
  4072a8:	mov	x1, x22
  4072ac:	mov	x2, x21
  4072b0:	bl	401710 <memcmp@plt>
  4072b4:	cmp	w0, #0x0
  4072b8:	csinv	w0, w0, wzr, ne  // ne = any
  4072bc:	add	x8, x25, #0x10
  4072c0:	cmp	w0, #0x0
  4072c4:	csel	x24, x25, x24, lt  // lt = tstop
  4072c8:	csel	x23, x23, x8, lt  // lt = tstop
  4072cc:	cmp	x23, x24
  4072d0:	b.cs	407340 <sqrt@plt+0x5920>  // b.hs, b.nlast
  4072d4:	sub	x8, x24, x23
  4072d8:	asr	x8, x8, #4
  4072dc:	cmp	x8, #0x0
  4072e0:	cinc	x8, x8, lt  // lt = tstop
  4072e4:	asr	x26, x8, #1
  4072e8:	add	x25, x23, x26, lsl #4
  4072ec:	ldr	x22, [x25]
  4072f0:	mov	x0, x22
  4072f4:	bl	4016d0 <strlen@plt>
  4072f8:	cmp	w0, w19
  4072fc:	b.gt	4072a4 <sqrt@plt+0x5884>
  407300:	b.ge	407320 <sqrt@plt+0x5900>  // b.tcont
  407304:	sxtw	x2, w0
  407308:	mov	x0, x20
  40730c:	mov	x1, x22
  407310:	bl	401710 <memcmp@plt>
  407314:	cmp	w0, #0x0
  407318:	csinc	w0, w0, wzr, ne  // ne = any
  40731c:	b	4072bc <sqrt@plt+0x589c>
  407320:	mov	x0, x20
  407324:	mov	x1, x22
  407328:	mov	x2, x21
  40732c:	bl	401710 <memcmp@plt>
  407330:	cbnz	w0, 4072bc <sqrt@plt+0x589c>
  407334:	add	x8, x23, x26, lsl #4
  407338:	ldr	w0, [x8, #8]
  40733c:	b	407344 <sqrt@plt+0x5924>
  407340:	mov	w0, wzr
  407344:	ldp	x20, x19, [sp, #64]
  407348:	ldp	x22, x21, [sp, #48]
  40734c:	ldp	x24, x23, [sp, #32]
  407350:	ldp	x26, x25, [sp, #16]
  407354:	ldp	x29, x30, [sp], #80
  407358:	ret
  40735c:	stp	x29, x30, [sp, #-48]!
  407360:	str	x21, [sp, #16]
  407364:	stp	x20, x19, [sp, #32]
  407368:	mov	x29, sp
  40736c:	sub	w8, w0, #0x62
  407370:	cmp	w8, #0x17
  407374:	b.hi	407784 <sqrt@plt+0x5d64>  // b.pmore
  407378:	adrp	x9, 421000 <_ZdlPvm@@Base+0x44dc>
  40737c:	add	x9, x9, #0x4e8
  407380:	adr	x10, 407390 <sqrt@plt+0x5970>
  407384:	ldrb	w11, [x9, x8]
  407388:	add	x10, x10, x11, lsl #2
  40738c:	br	x10
  407390:	adrp	x21, 438000 <_Znam@GLIBCXX_3.4>
  407394:	ldr	x8, [x21, #3592]
  407398:	cbnz	x8, 4073a4 <sqrt@plt+0x5984>
  40739c:	b	4081ec <sqrt@plt+0x67cc>
  4073a0:	cbz	x8, 4081ec <sqrt@plt+0x67cc>
  4073a4:	ldr	x9, [x8]
  4073a8:	mov	x0, x8
  4073ac:	ldr	x9, [x9, #16]
  4073b0:	blr	x9
  4073b4:	cmn	w0, #0x1
  4073b8:	b.ne	40779c <sqrt@plt+0x5d7c>  // b.any
  4073bc:	ldr	x0, [x21, #3592]
  4073c0:	ldr	x8, [x0, #8]
  4073c4:	cbz	x8, 4077b0 <sqrt@plt+0x5d90>
  4073c8:	str	x8, [x21, #3592]
  4073cc:	cbz	x0, 4073a0 <sqrt@plt+0x5980>
  4073d0:	ldr	x8, [x0]
  4073d4:	ldr	x8, [x8, #8]
  4073d8:	blr	x8
  4073dc:	ldr	x8, [x21, #3592]
  4073e0:	b	4073a0 <sqrt@plt+0x5980>
  4073e4:	adrp	x20, 438000 <_Znam@GLIBCXX_3.4>
  4073e8:	ldr	x8, [x20, #3592]
  4073ec:	cbnz	x8, 4073f8 <sqrt@plt+0x59d8>
  4073f0:	b	408294 <sqrt@plt+0x6874>
  4073f4:	cbz	x8, 408294 <sqrt@plt+0x6874>
  4073f8:	ldr	x9, [x8]
  4073fc:	mov	x0, x8
  407400:	ldr	x9, [x9, #16]
  407404:	blr	x9
  407408:	cmn	w0, #0x1
  40740c:	b.ne	4077fc <sqrt@plt+0x5ddc>  // b.any
  407410:	ldr	x0, [x20, #3592]
  407414:	ldr	x8, [x0, #8]
  407418:	cbz	x8, 407810 <sqrt@plt+0x5df0>
  40741c:	str	x8, [x20, #3592]
  407420:	cbz	x0, 4073f4 <sqrt@plt+0x59d4>
  407424:	ldr	x8, [x0]
  407428:	ldr	x8, [x8, #8]
  40742c:	blr	x8
  407430:	ldr	x8, [x20, #3592]
  407434:	b	4073f4 <sqrt@plt+0x59d4>
  407438:	adrp	x19, 438000 <_Znam@GLIBCXX_3.4>
  40743c:	ldr	x8, [x19, #3592]
  407440:	cbnz	x8, 40744c <sqrt@plt+0x5a2c>
  407444:	b	407874 <sqrt@plt+0x5e54>
  407448:	cbz	x8, 407874 <sqrt@plt+0x5e54>
  40744c:	ldr	x9, [x8]
  407450:	mov	x0, x8
  407454:	ldr	x9, [x9, #16]
  407458:	blr	x9
  40745c:	cmn	w0, #0x1
  407460:	b.ne	40785c <sqrt@plt+0x5e3c>  // b.any
  407464:	ldr	x0, [x19, #3592]
  407468:	ldr	x8, [x0, #8]
  40746c:	cbz	x8, 407870 <sqrt@plt+0x5e50>
  407470:	str	x8, [x19, #3592]
  407474:	cbz	x0, 407448 <sqrt@plt+0x5a28>
  407478:	ldr	x8, [x0]
  40747c:	ldr	x8, [x8, #8]
  407480:	blr	x8
  407484:	ldr	x8, [x19, #3592]
  407488:	b	407448 <sqrt@plt+0x5a28>
  40748c:	adrp	x19, 438000 <_Znam@GLIBCXX_3.4>
  407490:	ldr	x0, [x19, #3592]
  407494:	cbnz	x0, 4074a0 <sqrt@plt+0x5a80>
  407498:	b	4078dc <sqrt@plt+0x5ebc>
  40749c:	cbz	x0, 4078dc <sqrt@plt+0x5ebc>
  4074a0:	ldr	x8, [x0]
  4074a4:	ldr	x8, [x8, #16]
  4074a8:	blr	x8
  4074ac:	cmn	w0, #0x1
  4074b0:	b.ne	4078cc <sqrt@plt+0x5eac>  // b.any
  4074b4:	ldr	x8, [x19, #3592]
  4074b8:	ldr	x0, [x8, #8]
  4074bc:	cbz	x0, 4078dc <sqrt@plt+0x5ebc>
  4074c0:	str	x0, [x19, #3592]
  4074c4:	cbz	x8, 40749c <sqrt@plt+0x5a7c>
  4074c8:	ldr	x9, [x8]
  4074cc:	mov	x0, x8
  4074d0:	ldr	x9, [x9, #8]
  4074d4:	blr	x9
  4074d8:	ldr	x0, [x19, #3592]
  4074dc:	b	40749c <sqrt@plt+0x5a7c>
  4074e0:	adrp	x19, 438000 <_Znam@GLIBCXX_3.4>
  4074e4:	ldr	x0, [x19, #3592]
  4074e8:	cbnz	x0, 4074f4 <sqrt@plt+0x5ad4>
  4074ec:	b	407908 <sqrt@plt+0x5ee8>
  4074f0:	cbz	x0, 407908 <sqrt@plt+0x5ee8>
  4074f4:	ldr	x8, [x0]
  4074f8:	ldr	x8, [x8, #16]
  4074fc:	blr	x8
  407500:	cmn	w0, #0x1
  407504:	b.ne	4078f8 <sqrt@plt+0x5ed8>  // b.any
  407508:	ldr	x8, [x19, #3592]
  40750c:	ldr	x0, [x8, #8]
  407510:	cbz	x0, 407908 <sqrt@plt+0x5ee8>
  407514:	str	x0, [x19, #3592]
  407518:	cbz	x8, 4074f0 <sqrt@plt+0x5ad0>
  40751c:	ldr	x9, [x8]
  407520:	mov	x0, x8
  407524:	ldr	x9, [x9, #8]
  407528:	blr	x9
  40752c:	ldr	x0, [x19, #3592]
  407530:	b	4074f0 <sqrt@plt+0x5ad0>
  407534:	adrp	x21, 438000 <_Znam@GLIBCXX_3.4>
  407538:	ldr	x8, [x21, #3592]
  40753c:	cbnz	x8, 407548 <sqrt@plt+0x5b28>
  407540:	b	408334 <sqrt@plt+0x6914>
  407544:	cbz	x8, 408334 <sqrt@plt+0x6914>
  407548:	ldr	x9, [x8]
  40754c:	mov	x0, x8
  407550:	ldr	x9, [x9, #16]
  407554:	blr	x9
  407558:	cmn	w0, #0x1
  40755c:	b.ne	407924 <sqrt@plt+0x5f04>  // b.any
  407560:	ldr	x0, [x21, #3592]
  407564:	ldr	x8, [x0, #8]
  407568:	cbz	x8, 407938 <sqrt@plt+0x5f18>
  40756c:	str	x8, [x21, #3592]
  407570:	cbz	x0, 407544 <sqrt@plt+0x5b24>
  407574:	ldr	x8, [x0]
  407578:	ldr	x8, [x8, #8]
  40757c:	blr	x8
  407580:	ldr	x8, [x21, #3592]
  407584:	b	407544 <sqrt@plt+0x5b24>
  407588:	adrp	x21, 438000 <_Znam@GLIBCXX_3.4>
  40758c:	ldr	x19, [x21, #3592]
  407590:	cbz	x19, 4079e8 <sqrt@plt+0x5fc8>
  407594:	mov	x0, x19
  407598:	b	4075a0 <sqrt@plt+0x5b80>
  40759c:	cbz	x0, 4079e4 <sqrt@plt+0x5fc4>
  4075a0:	ldr	x8, [x0]
  4075a4:	ldr	x8, [x8, #16]
  4075a8:	blr	x8
  4075ac:	cmn	w0, #0x1
  4075b0:	b.ne	407984 <sqrt@plt+0x5f64>  // b.any
  4075b4:	ldr	x19, [x21, #3592]
  4075b8:	ldr	x0, [x19, #8]
  4075bc:	cbz	x0, 407998 <sqrt@plt+0x5f78>
  4075c0:	str	x0, [x21, #3592]
  4075c4:	cbz	x19, 40759c <sqrt@plt+0x5b7c>
  4075c8:	ldr	x8, [x19]
  4075cc:	mov	x0, x19
  4075d0:	ldr	x8, [x8, #8]
  4075d4:	blr	x8
  4075d8:	ldr	x0, [x21, #3592]
  4075dc:	b	40759c <sqrt@plt+0x5b7c>
  4075e0:	adrp	x21, 438000 <_Znam@GLIBCXX_3.4>
  4075e4:	ldr	x8, [x21, #3592]
  4075e8:	cbnz	x8, 4075f4 <sqrt@plt+0x5bd4>
  4075ec:	b	4083dc <sqrt@plt+0x69bc>
  4075f0:	cbz	x8, 4083dc <sqrt@plt+0x69bc>
  4075f4:	ldr	x9, [x8]
  4075f8:	mov	x0, x8
  4075fc:	ldr	x9, [x9, #16]
  407600:	blr	x9
  407604:	cmn	w0, #0x1
  407608:	b.ne	407a18 <sqrt@plt+0x5ff8>  // b.any
  40760c:	ldr	x0, [x21, #3592]
  407610:	ldr	x8, [x0, #8]
  407614:	cbz	x8, 407a2c <sqrt@plt+0x600c>
  407618:	str	x8, [x21, #3592]
  40761c:	cbz	x0, 4075f0 <sqrt@plt+0x5bd0>
  407620:	ldr	x8, [x0]
  407624:	ldr	x8, [x8, #8]
  407628:	blr	x8
  40762c:	ldr	x8, [x21, #3592]
  407630:	b	4075f0 <sqrt@plt+0x5bd0>
  407634:	adrp	x21, 438000 <_Znam@GLIBCXX_3.4>
  407638:	ldr	x8, [x21, #3592]
  40763c:	cbnz	x8, 407648 <sqrt@plt+0x5c28>
  407640:	b	408760 <sqrt@plt+0x6d40>
  407644:	cbz	x8, 408760 <sqrt@plt+0x6d40>
  407648:	ldr	x9, [x8]
  40764c:	mov	x0, x8
  407650:	ldr	x9, [x9, #16]
  407654:	blr	x9
  407658:	cmn	w0, #0x1
  40765c:	b.ne	407a78 <sqrt@plt+0x6058>  // b.any
  407660:	ldr	x0, [x21, #3592]
  407664:	ldr	x8, [x0, #8]
  407668:	cbz	x8, 407a8c <sqrt@plt+0x606c>
  40766c:	str	x8, [x21, #3592]
  407670:	cbz	x0, 407644 <sqrt@plt+0x5c24>
  407674:	ldr	x8, [x0]
  407678:	ldr	x8, [x8, #8]
  40767c:	blr	x8
  407680:	ldr	x8, [x21, #3592]
  407684:	b	407644 <sqrt@plt+0x5c24>
  407688:	adrp	x21, 438000 <_Znam@GLIBCXX_3.4>
  40768c:	ldr	x8, [x21, #3592]
  407690:	cbnz	x8, 40769c <sqrt@plt+0x5c7c>
  407694:	b	407af0 <sqrt@plt+0x60d0>
  407698:	cbz	x8, 407af0 <sqrt@plt+0x60d0>
  40769c:	ldr	x9, [x8]
  4076a0:	mov	x0, x8
  4076a4:	ldr	x9, [x9, #16]
  4076a8:	blr	x9
  4076ac:	cmn	w0, #0x1
  4076b0:	b.ne	407ad8 <sqrt@plt+0x60b8>  // b.any
  4076b4:	ldr	x0, [x21, #3592]
  4076b8:	ldr	x8, [x0, #8]
  4076bc:	cbz	x8, 407aec <sqrt@plt+0x60cc>
  4076c0:	str	x8, [x21, #3592]
  4076c4:	cbz	x0, 407698 <sqrt@plt+0x5c78>
  4076c8:	ldr	x8, [x0]
  4076cc:	ldr	x8, [x8, #8]
  4076d0:	blr	x8
  4076d4:	ldr	x8, [x21, #3592]
  4076d8:	b	407698 <sqrt@plt+0x5c78>
  4076dc:	adrp	x20, 438000 <_Znam@GLIBCXX_3.4>
  4076e0:	ldr	x8, [x20, #3592]
  4076e4:	cbnz	x8, 4076f0 <sqrt@plt+0x5cd0>
  4076e8:	b	40847c <sqrt@plt+0x6a5c>
  4076ec:	cbz	x8, 40847c <sqrt@plt+0x6a5c>
  4076f0:	ldr	x9, [x8]
  4076f4:	mov	x0, x8
  4076f8:	ldr	x9, [x9, #16]
  4076fc:	blr	x9
  407700:	cmn	w0, #0x1
  407704:	b.ne	407b48 <sqrt@plt+0x6128>  // b.any
  407708:	ldr	x0, [x20, #3592]
  40770c:	ldr	x8, [x0, #8]
  407710:	cbz	x8, 407b5c <sqrt@plt+0x613c>
  407714:	str	x8, [x20, #3592]
  407718:	cbz	x0, 4076ec <sqrt@plt+0x5ccc>
  40771c:	ldr	x8, [x0]
  407720:	ldr	x8, [x8, #8]
  407724:	blr	x8
  407728:	ldr	x8, [x20, #3592]
  40772c:	b	4076ec <sqrt@plt+0x5ccc>
  407730:	adrp	x20, 438000 <_Znam@GLIBCXX_3.4>
  407734:	ldr	x8, [x20, #3592]
  407738:	cbnz	x8, 407744 <sqrt@plt+0x5d24>
  40773c:	b	408524 <sqrt@plt+0x6b04>
  407740:	cbz	x8, 408524 <sqrt@plt+0x6b04>
  407744:	ldr	x9, [x8]
  407748:	mov	x0, x8
  40774c:	ldr	x9, [x9, #16]
  407750:	blr	x9
  407754:	cmn	w0, #0x1
  407758:	b.ne	407ba8 <sqrt@plt+0x6188>  // b.any
  40775c:	ldr	x0, [x20, #3592]
  407760:	ldr	x8, [x0, #8]
  407764:	cbz	x8, 407bbc <sqrt@plt+0x619c>
  407768:	str	x8, [x20, #3592]
  40776c:	cbz	x0, 407740 <sqrt@plt+0x5d20>
  407770:	ldr	x8, [x0]
  407774:	ldr	x8, [x8, #8]
  407778:	blr	x8
  40777c:	ldr	x8, [x20, #3592]
  407780:	b	407740 <sqrt@plt+0x5d20>
  407784:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  407788:	add	x0, x0, #0xe18
  40778c:	mov	w1, #0x2e                  	// #46
  407790:	mov	w19, #0x2e                  	// #46
  407794:	bl	41cf00 <_ZdlPvm@@Base+0x3dc>
  407798:	b	408778 <sqrt@plt+0x6d58>
  40779c:	cmp	w0, #0xa
  4077a0:	ldr	x0, [x21, #3592]
  4077a4:	cset	w8, eq  // eq = none
  4077a8:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  4077ac:	str	w8, [x9, #3600]
  4077b0:	cbnz	x0, 4077bc <sqrt@plt+0x5d9c>
  4077b4:	b	4081ec <sqrt@plt+0x67cc>
  4077b8:	cbz	x0, 4081ec <sqrt@plt+0x67cc>
  4077bc:	ldr	x8, [x0]
  4077c0:	ldr	x8, [x8, #24]
  4077c4:	blr	x8
  4077c8:	cmn	w0, #0x1
  4077cc:	b.ne	407c08 <sqrt@plt+0x61e8>  // b.any
  4077d0:	ldr	x8, [x21, #3592]
  4077d4:	ldr	x0, [x8, #8]
  4077d8:	cbz	x0, 4081ec <sqrt@plt+0x67cc>
  4077dc:	str	x0, [x21, #3592]
  4077e0:	cbz	x8, 4077b8 <sqrt@plt+0x5d98>
  4077e4:	ldr	x9, [x8]
  4077e8:	mov	x0, x8
  4077ec:	ldr	x9, [x9, #8]
  4077f0:	blr	x9
  4077f4:	ldr	x0, [x21, #3592]
  4077f8:	b	4077b8 <sqrt@plt+0x5d98>
  4077fc:	cmp	w0, #0xa
  407800:	ldr	x0, [x20, #3592]
  407804:	cset	w8, eq  // eq = none
  407808:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  40780c:	str	w8, [x9, #3600]
  407810:	cbnz	x0, 40781c <sqrt@plt+0x5dfc>
  407814:	b	408294 <sqrt@plt+0x6874>
  407818:	cbz	x0, 408294 <sqrt@plt+0x6874>
  40781c:	ldr	x8, [x0]
  407820:	ldr	x8, [x8, #24]
  407824:	blr	x8
  407828:	cmn	w0, #0x1
  40782c:	b.ne	407c64 <sqrt@plt+0x6244>  // b.any
  407830:	ldr	x8, [x20, #3592]
  407834:	ldr	x0, [x8, #8]
  407838:	cbz	x0, 408294 <sqrt@plt+0x6874>
  40783c:	str	x0, [x20, #3592]
  407840:	cbz	x8, 407818 <sqrt@plt+0x5df8>
  407844:	ldr	x9, [x8]
  407848:	mov	x0, x8
  40784c:	ldr	x9, [x9, #8]
  407850:	blr	x9
  407854:	ldr	x0, [x20, #3592]
  407858:	b	407818 <sqrt@plt+0x5df8>
  40785c:	cmp	w0, #0xa
  407860:	ldr	x0, [x19, #3592]
  407864:	cset	w8, eq  // eq = none
  407868:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  40786c:	str	w8, [x9, #3600]
  407870:	cbnz	x0, 40788c <sqrt@plt+0x5e6c>
  407874:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  407878:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40787c:	add	x0, x0, #0xe18
  407880:	add	x1, x1, #0xdd8
  407884:	b	40848c <sqrt@plt+0x6a6c>
  407888:	cbz	x0, 407874 <sqrt@plt+0x5e54>
  40788c:	ldr	x8, [x0]
  407890:	ldr	x8, [x8, #24]
  407894:	blr	x8
  407898:	cmn	w0, #0x1
  40789c:	b.ne	407cc0 <sqrt@plt+0x62a0>  // b.any
  4078a0:	ldr	x8, [x19, #3592]
  4078a4:	ldr	x0, [x8, #8]
  4078a8:	cbz	x0, 407874 <sqrt@plt+0x5e54>
  4078ac:	str	x0, [x19, #3592]
  4078b0:	cbz	x8, 407888 <sqrt@plt+0x5e68>
  4078b4:	ldr	x9, [x8]
  4078b8:	mov	x0, x8
  4078bc:	ldr	x9, [x9, #8]
  4078c0:	blr	x9
  4078c4:	ldr	x0, [x19, #3592]
  4078c8:	b	407888 <sqrt@plt+0x5e68>
  4078cc:	cmp	w0, #0xa
  4078d0:	cset	w8, eq  // eq = none
  4078d4:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  4078d8:	str	w8, [x9, #3600]
  4078dc:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  4078e0:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  4078e4:	add	x0, x0, #0xe18
  4078e8:	add	x1, x1, #0xdbf
  4078ec:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  4078f0:	mov	w19, #0x140                 	// #320
  4078f4:	b	408778 <sqrt@plt+0x6d58>
  4078f8:	cmp	w0, #0xa
  4078fc:	cset	w8, eq  // eq = none
  407900:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  407904:	str	w8, [x9, #3600]
  407908:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40790c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  407910:	add	x0, x0, #0xe18
  407914:	add	x1, x1, #0xdc2
  407918:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  40791c:	mov	w19, #0x141                 	// #321
  407920:	b	408778 <sqrt@plt+0x6d58>
  407924:	cmp	w0, #0xa
  407928:	ldr	x0, [x21, #3592]
  40792c:	cset	w8, eq  // eq = none
  407930:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  407934:	str	w8, [x9, #3600]
  407938:	cbnz	x0, 407944 <sqrt@plt+0x5f24>
  40793c:	b	408334 <sqrt@plt+0x6914>
  407940:	cbz	x0, 408334 <sqrt@plt+0x6914>
  407944:	ldr	x8, [x0]
  407948:	ldr	x8, [x8, #24]
  40794c:	blr	x8
  407950:	cmn	w0, #0x1
  407954:	b.ne	407d20 <sqrt@plt+0x6300>  // b.any
  407958:	ldr	x8, [x21, #3592]
  40795c:	ldr	x0, [x8, #8]
  407960:	cbz	x0, 408334 <sqrt@plt+0x6914>
  407964:	str	x0, [x21, #3592]
  407968:	cbz	x8, 407940 <sqrt@plt+0x5f20>
  40796c:	ldr	x9, [x8]
  407970:	mov	x0, x8
  407974:	ldr	x9, [x9, #8]
  407978:	blr	x9
  40797c:	ldr	x0, [x21, #3592]
  407980:	b	407940 <sqrt@plt+0x5f20>
  407984:	ldr	x19, [x21, #3592]
  407988:	cmp	w0, #0xa
  40798c:	cset	w8, eq  // eq = none
  407990:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  407994:	str	w8, [x9, #3600]
  407998:	cbnz	x19, 4079a4 <sqrt@plt+0x5f84>
  40799c:	b	4079e8 <sqrt@plt+0x5fc8>
  4079a0:	cbz	x19, 4079e8 <sqrt@plt+0x5fc8>
  4079a4:	ldr	x8, [x19]
  4079a8:	mov	x0, x19
  4079ac:	ldr	x8, [x8, #24]
  4079b0:	blr	x8
  4079b4:	cmn	w0, #0x1
  4079b8:	b.ne	407d7c <sqrt@plt+0x635c>  // b.any
  4079bc:	ldr	x0, [x21, #3592]
  4079c0:	ldr	x19, [x0, #8]
  4079c4:	cbz	x19, 4079e4 <sqrt@plt+0x5fc4>
  4079c8:	str	x19, [x21, #3592]
  4079cc:	cbz	x0, 4079a0 <sqrt@plt+0x5f80>
  4079d0:	ldr	x8, [x0]
  4079d4:	ldr	x8, [x8, #8]
  4079d8:	blr	x8
  4079dc:	ldr	x19, [x21, #3592]
  4079e0:	b	4079a0 <sqrt@plt+0x5f80>
  4079e4:	mov	x19, x0
  4079e8:	mov	w0, #0x18                  	// #24
  4079ec:	bl	41ca74 <_Znwm@@Base>
  4079f0:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  4079f4:	add	x8, x8, #0x870
  4079f8:	mov	w9, #0x68                  	// #104
  4079fc:	adrp	x10, 438000 <_Znam@GLIBCXX_3.4>
  407a00:	str	x0, [x21, #3592]
  407a04:	str	w9, [x0, #16]
  407a08:	stp	x8, x19, [x0]
  407a0c:	str	wzr, [x10, #3600]
  407a10:	mov	w19, #0x2e                  	// #46
  407a14:	b	408778 <sqrt@plt+0x6d58>
  407a18:	cmp	w0, #0xa
  407a1c:	ldr	x0, [x21, #3592]
  407a20:	cset	w8, eq  // eq = none
  407a24:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  407a28:	str	w8, [x9, #3600]
  407a2c:	cbnz	x0, 407a38 <sqrt@plt+0x6018>
  407a30:	b	4083dc <sqrt@plt+0x69bc>
  407a34:	cbz	x0, 4083dc <sqrt@plt+0x69bc>
  407a38:	ldr	x8, [x0]
  407a3c:	ldr	x8, [x8, #24]
  407a40:	blr	x8
  407a44:	cmn	w0, #0x1
  407a48:	b.ne	407ddc <sqrt@plt+0x63bc>  // b.any
  407a4c:	ldr	x8, [x21, #3592]
  407a50:	ldr	x0, [x8, #8]
  407a54:	cbz	x0, 4083dc <sqrt@plt+0x69bc>
  407a58:	str	x0, [x21, #3592]
  407a5c:	cbz	x8, 407a34 <sqrt@plt+0x6014>
  407a60:	ldr	x9, [x8]
  407a64:	mov	x0, x8
  407a68:	ldr	x9, [x9, #8]
  407a6c:	blr	x9
  407a70:	ldr	x0, [x21, #3592]
  407a74:	b	407a34 <sqrt@plt+0x6014>
  407a78:	cmp	w0, #0xa
  407a7c:	ldr	x0, [x21, #3592]
  407a80:	cset	w8, eq  // eq = none
  407a84:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  407a88:	str	w8, [x9, #3600]
  407a8c:	cbnz	x0, 407a98 <sqrt@plt+0x6078>
  407a90:	b	408760 <sqrt@plt+0x6d40>
  407a94:	cbz	x0, 408760 <sqrt@plt+0x6d40>
  407a98:	ldr	x8, [x0]
  407a9c:	ldr	x8, [x8, #24]
  407aa0:	blr	x8
  407aa4:	cmn	w0, #0x1
  407aa8:	b.ne	407e38 <sqrt@plt+0x6418>  // b.any
  407aac:	ldr	x8, [x21, #3592]
  407ab0:	ldr	x0, [x8, #8]
  407ab4:	cbz	x0, 408760 <sqrt@plt+0x6d40>
  407ab8:	str	x0, [x21, #3592]
  407abc:	cbz	x8, 407a94 <sqrt@plt+0x6074>
  407ac0:	ldr	x9, [x8]
  407ac4:	mov	x0, x8
  407ac8:	ldr	x9, [x9, #8]
  407acc:	blr	x9
  407ad0:	ldr	x0, [x21, #3592]
  407ad4:	b	407a94 <sqrt@plt+0x6074>
  407ad8:	cmp	w0, #0xa
  407adc:	ldr	x0, [x21, #3592]
  407ae0:	cset	w8, eq  // eq = none
  407ae4:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  407ae8:	str	w8, [x9, #3600]
  407aec:	cbnz	x0, 407b08 <sqrt@plt+0x60e8>
  407af0:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  407af4:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  407af8:	add	x0, x0, #0xe18
  407afc:	add	x1, x1, #0xe01
  407b00:	b	4081fc <sqrt@plt+0x67dc>
  407b04:	cbz	x0, 407af0 <sqrt@plt+0x60d0>
  407b08:	ldr	x8, [x0]
  407b0c:	ldr	x8, [x8, #24]
  407b10:	blr	x8
  407b14:	cmn	w0, #0x1
  407b18:	b.ne	407e9c <sqrt@plt+0x647c>  // b.any
  407b1c:	ldr	x8, [x21, #3592]
  407b20:	ldr	x0, [x8, #8]
  407b24:	cbz	x0, 407af0 <sqrt@plt+0x60d0>
  407b28:	str	x0, [x21, #3592]
  407b2c:	cbz	x8, 407b04 <sqrt@plt+0x60e4>
  407b30:	ldr	x9, [x8]
  407b34:	mov	x0, x8
  407b38:	ldr	x9, [x9, #8]
  407b3c:	blr	x9
  407b40:	ldr	x0, [x21, #3592]
  407b44:	b	407b04 <sqrt@plt+0x60e4>
  407b48:	cmp	w0, #0xa
  407b4c:	ldr	x0, [x20, #3592]
  407b50:	cset	w8, eq  // eq = none
  407b54:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  407b58:	str	w8, [x9, #3600]
  407b5c:	cbnz	x0, 407b68 <sqrt@plt+0x6148>
  407b60:	b	40847c <sqrt@plt+0x6a5c>
  407b64:	cbz	x0, 40847c <sqrt@plt+0x6a5c>
  407b68:	ldr	x8, [x0]
  407b6c:	ldr	x8, [x8, #24]
  407b70:	blr	x8
  407b74:	cmn	w0, #0x1
  407b78:	b.ne	407f04 <sqrt@plt+0x64e4>  // b.any
  407b7c:	ldr	x8, [x20, #3592]
  407b80:	ldr	x0, [x8, #8]
  407b84:	cbz	x0, 40847c <sqrt@plt+0x6a5c>
  407b88:	str	x0, [x20, #3592]
  407b8c:	cbz	x8, 407b64 <sqrt@plt+0x6144>
  407b90:	ldr	x9, [x8]
  407b94:	mov	x0, x8
  407b98:	ldr	x9, [x9, #8]
  407b9c:	blr	x9
  407ba0:	ldr	x0, [x20, #3592]
  407ba4:	b	407b64 <sqrt@plt+0x6144>
  407ba8:	cmp	w0, #0xa
  407bac:	ldr	x0, [x20, #3592]
  407bb0:	cset	w8, eq  // eq = none
  407bb4:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  407bb8:	str	w8, [x9, #3600]
  407bbc:	cbnz	x0, 407bc8 <sqrt@plt+0x61a8>
  407bc0:	b	408524 <sqrt@plt+0x6b04>
  407bc4:	cbz	x0, 408524 <sqrt@plt+0x6b04>
  407bc8:	ldr	x8, [x0]
  407bcc:	ldr	x8, [x8, #24]
  407bd0:	blr	x8
  407bd4:	cmn	w0, #0x1
  407bd8:	b.ne	407f60 <sqrt@plt+0x6540>  // b.any
  407bdc:	ldr	x8, [x20, #3592]
  407be0:	ldr	x0, [x8, #8]
  407be4:	cbz	x0, 408524 <sqrt@plt+0x6b04>
  407be8:	str	x0, [x20, #3592]
  407bec:	cbz	x8, 407bc4 <sqrt@plt+0x61a4>
  407bf0:	ldr	x9, [x8]
  407bf4:	mov	x0, x8
  407bf8:	ldr	x9, [x9, #8]
  407bfc:	blr	x9
  407c00:	ldr	x0, [x20, #3592]
  407c04:	b	407bc4 <sqrt@plt+0x61a4>
  407c08:	cmp	w0, #0x6f
  407c0c:	b.ne	4081ec <sqrt@plt+0x67cc>  // b.any
  407c10:	ldr	x19, [x21, #3592]
  407c14:	cbz	x19, 4081c4 <sqrt@plt+0x67a4>
  407c18:	mov	x0, x19
  407c1c:	b	407c24 <sqrt@plt+0x6204>
  407c20:	cbz	x0, 4081c0 <sqrt@plt+0x67a0>
  407c24:	ldr	x8, [x0]
  407c28:	ldr	x8, [x8, #16]
  407c2c:	blr	x8
  407c30:	cmn	w0, #0x1
  407c34:	b.ne	408160 <sqrt@plt+0x6740>  // b.any
  407c38:	ldr	x19, [x21, #3592]
  407c3c:	ldr	x0, [x19, #8]
  407c40:	cbz	x0, 408174 <sqrt@plt+0x6754>
  407c44:	str	x0, [x21, #3592]
  407c48:	cbz	x19, 407c20 <sqrt@plt+0x6200>
  407c4c:	ldr	x8, [x19]
  407c50:	mov	x0, x19
  407c54:	ldr	x8, [x8, #8]
  407c58:	blr	x8
  407c5c:	ldr	x0, [x21, #3592]
  407c60:	b	407c20 <sqrt@plt+0x6200>
  407c64:	cmp	w0, #0x6e
  407c68:	b.ne	408294 <sqrt@plt+0x6874>  // b.any
  407c6c:	ldr	x19, [x20, #3592]
  407c70:	cbz	x19, 40826c <sqrt@plt+0x684c>
  407c74:	mov	x0, x19
  407c78:	b	407c80 <sqrt@plt+0x6260>
  407c7c:	cbz	x0, 408268 <sqrt@plt+0x6848>
  407c80:	ldr	x8, [x0]
  407c84:	ldr	x8, [x8, #16]
  407c88:	blr	x8
  407c8c:	cmn	w0, #0x1
  407c90:	b.ne	408208 <sqrt@plt+0x67e8>  // b.any
  407c94:	ldr	x19, [x20, #3592]
  407c98:	ldr	x0, [x19, #8]
  407c9c:	cbz	x0, 40821c <sqrt@plt+0x67fc>
  407ca0:	str	x0, [x20, #3592]
  407ca4:	cbz	x19, 407c7c <sqrt@plt+0x625c>
  407ca8:	ldr	x8, [x19]
  407cac:	mov	x0, x19
  407cb0:	ldr	x8, [x8, #8]
  407cb4:	blr	x8
  407cb8:	ldr	x0, [x20, #3592]
  407cbc:	b	407c7c <sqrt@plt+0x625c>
  407cc0:	cmp	w0, #0x65
  407cc4:	b.eq	407fbc <sqrt@plt+0x659c>  // b.none
  407cc8:	cmp	w0, #0x77
  407ccc:	b.ne	407874 <sqrt@plt+0x5e54>  // b.any
  407cd0:	ldr	x0, [x19, #3592]
  407cd4:	cbnz	x0, 407ce0 <sqrt@plt+0x62c0>
  407cd8:	b	408550 <sqrt@plt+0x6b30>
  407cdc:	cbz	x0, 408550 <sqrt@plt+0x6b30>
  407ce0:	ldr	x8, [x0]
  407ce4:	ldr	x8, [x8, #16]
  407ce8:	blr	x8
  407cec:	cmn	w0, #0x1
  407cf0:	b.ne	408540 <sqrt@plt+0x6b20>  // b.any
  407cf4:	ldr	x8, [x19, #3592]
  407cf8:	ldr	x0, [x8, #8]
  407cfc:	cbz	x0, 408550 <sqrt@plt+0x6b30>
  407d00:	str	x0, [x19, #3592]
  407d04:	cbz	x8, 407cdc <sqrt@plt+0x62bc>
  407d08:	ldr	x9, [x8]
  407d0c:	mov	x0, x8
  407d10:	ldr	x9, [x9, #8]
  407d14:	blr	x9
  407d18:	ldr	x0, [x19, #3592]
  407d1c:	b	407cdc <sqrt@plt+0x62bc>
  407d20:	cmp	w0, #0x65
  407d24:	b.ne	408334 <sqrt@plt+0x6914>  // b.any
  407d28:	ldr	x19, [x21, #3592]
  407d2c:	cbz	x19, 40830c <sqrt@plt+0x68ec>
  407d30:	mov	x0, x19
  407d34:	b	407d3c <sqrt@plt+0x631c>
  407d38:	cbz	x0, 408308 <sqrt@plt+0x68e8>
  407d3c:	ldr	x8, [x0]
  407d40:	ldr	x8, [x8, #16]
  407d44:	blr	x8
  407d48:	cmn	w0, #0x1
  407d4c:	b.ne	4082a8 <sqrt@plt+0x6888>  // b.any
  407d50:	ldr	x19, [x21, #3592]
  407d54:	ldr	x0, [x19, #8]
  407d58:	cbz	x0, 4082bc <sqrt@plt+0x689c>
  407d5c:	str	x0, [x21, #3592]
  407d60:	cbz	x19, 407d38 <sqrt@plt+0x6318>
  407d64:	ldr	x8, [x19]
  407d68:	mov	x0, x19
  407d6c:	ldr	x8, [x8, #8]
  407d70:	blr	x8
  407d74:	ldr	x0, [x21, #3592]
  407d78:	b	407d38 <sqrt@plt+0x6318>
  407d7c:	cmp	w0, #0x65
  407d80:	b.eq	40800c <sqrt@plt+0x65ec>  // b.none
  407d84:	cmp	w0, #0x74
  407d88:	b.ne	408060 <sqrt@plt+0x6640>  // b.any
  407d8c:	ldr	x0, [x21, #3592]
  407d90:	cbnz	x0, 407d9c <sqrt@plt+0x637c>
  407d94:	b	40857c <sqrt@plt+0x6b5c>
  407d98:	cbz	x0, 40857c <sqrt@plt+0x6b5c>
  407d9c:	ldr	x8, [x0]
  407da0:	ldr	x8, [x8, #16]
  407da4:	blr	x8
  407da8:	cmn	w0, #0x1
  407dac:	b.ne	40856c <sqrt@plt+0x6b4c>  // b.any
  407db0:	ldr	x8, [x21, #3592]
  407db4:	ldr	x0, [x8, #8]
  407db8:	cbz	x0, 40857c <sqrt@plt+0x6b5c>
  407dbc:	str	x0, [x21, #3592]
  407dc0:	cbz	x8, 407d98 <sqrt@plt+0x6378>
  407dc4:	ldr	x9, [x8]
  407dc8:	mov	x0, x8
  407dcc:	ldr	x9, [x9, #8]
  407dd0:	blr	x9
  407dd4:	ldr	x0, [x21, #3592]
  407dd8:	b	407d98 <sqrt@plt+0x6378>
  407ddc:	cmp	w0, #0x65
  407de0:	b.ne	4083dc <sqrt@plt+0x69bc>  // b.any
  407de4:	ldr	x19, [x21, #3592]
  407de8:	cbz	x19, 4083b4 <sqrt@plt+0x6994>
  407dec:	mov	x0, x19
  407df0:	b	407df8 <sqrt@plt+0x63d8>
  407df4:	cbz	x0, 4083b0 <sqrt@plt+0x6990>
  407df8:	ldr	x8, [x0]
  407dfc:	ldr	x8, [x8, #16]
  407e00:	blr	x8
  407e04:	cmn	w0, #0x1
  407e08:	b.ne	408350 <sqrt@plt+0x6930>  // b.any
  407e0c:	ldr	x19, [x21, #3592]
  407e10:	ldr	x0, [x19, #8]
  407e14:	cbz	x0, 408364 <sqrt@plt+0x6944>
  407e18:	str	x0, [x21, #3592]
  407e1c:	cbz	x19, 407df4 <sqrt@plt+0x63d4>
  407e20:	ldr	x8, [x19]
  407e24:	mov	x0, x19
  407e28:	ldr	x8, [x8, #8]
  407e2c:	blr	x8
  407e30:	ldr	x0, [x21, #3592]
  407e34:	b	407df4 <sqrt@plt+0x63d4>
  407e38:	cmp	w0, #0x61
  407e3c:	b.eq	408068 <sqrt@plt+0x6648>  // b.none
  407e40:	cmp	w0, #0x69
  407e44:	b.ne	408760 <sqrt@plt+0x6d40>  // b.any
  407e48:	ldr	x19, [x21, #3592]
  407e4c:	cbz	x19, 4085fc <sqrt@plt+0x6bdc>
  407e50:	mov	x0, x19
  407e54:	b	407e5c <sqrt@plt+0x643c>
  407e58:	cbz	x0, 4085f8 <sqrt@plt+0x6bd8>
  407e5c:	ldr	x8, [x0]
  407e60:	ldr	x8, [x8, #16]
  407e64:	blr	x8
  407e68:	cmn	w0, #0x1
  407e6c:	b.ne	408598 <sqrt@plt+0x6b78>  // b.any
  407e70:	ldr	x19, [x21, #3592]
  407e74:	ldr	x0, [x19, #8]
  407e78:	cbz	x0, 4085ac <sqrt@plt+0x6b8c>
  407e7c:	str	x0, [x21, #3592]
  407e80:	cbz	x19, 407e58 <sqrt@plt+0x6438>
  407e84:	ldr	x8, [x19]
  407e88:	mov	x0, x19
  407e8c:	ldr	x8, [x8, #8]
  407e90:	blr	x8
  407e94:	ldr	x0, [x21, #3592]
  407e98:	b	407e58 <sqrt@plt+0x6438>
  407e9c:	cmp	w0, #0x65
  407ea0:	b.eq	4080bc <sqrt@plt+0x669c>  // b.none
  407ea4:	cmp	w0, #0x74
  407ea8:	b.eq	40810c <sqrt@plt+0x66ec>  // b.none
  407eac:	cmp	w0, #0x77
  407eb0:	b.ne	407af0 <sqrt@plt+0x60d0>  // b.any
  407eb4:	ldr	x0, [x21, #3592]
  407eb8:	cbnz	x0, 407ec4 <sqrt@plt+0x64a4>
  407ebc:	b	40879c <sqrt@plt+0x6d7c>
  407ec0:	cbz	x0, 40879c <sqrt@plt+0x6d7c>
  407ec4:	ldr	x8, [x0]
  407ec8:	ldr	x8, [x8, #16]
  407ecc:	blr	x8
  407ed0:	cmn	w0, #0x1
  407ed4:	b.ne	40878c <sqrt@plt+0x6d6c>  // b.any
  407ed8:	ldr	x8, [x21, #3592]
  407edc:	ldr	x0, [x8, #8]
  407ee0:	cbz	x0, 40879c <sqrt@plt+0x6d7c>
  407ee4:	str	x0, [x21, #3592]
  407ee8:	cbz	x8, 407ec0 <sqrt@plt+0x64a0>
  407eec:	ldr	x9, [x8]
  407ef0:	mov	x0, x8
  407ef4:	ldr	x9, [x9, #8]
  407ef8:	blr	x9
  407efc:	ldr	x0, [x21, #3592]
  407f00:	b	407ec0 <sqrt@plt+0x64a0>
  407f04:	cmp	w0, #0x6f
  407f08:	b.ne	40847c <sqrt@plt+0x6a5c>  // b.any
  407f0c:	ldr	x19, [x20, #3592]
  407f10:	cbz	x19, 408454 <sqrt@plt+0x6a34>
  407f14:	mov	x0, x19
  407f18:	b	407f20 <sqrt@plt+0x6500>
  407f1c:	cbz	x0, 408450 <sqrt@plt+0x6a30>
  407f20:	ldr	x8, [x0]
  407f24:	ldr	x8, [x8, #16]
  407f28:	blr	x8
  407f2c:	cmn	w0, #0x1
  407f30:	b.ne	4083f0 <sqrt@plt+0x69d0>  // b.any
  407f34:	ldr	x19, [x20, #3592]
  407f38:	ldr	x0, [x19, #8]
  407f3c:	cbz	x0, 408404 <sqrt@plt+0x69e4>
  407f40:	str	x0, [x20, #3592]
  407f44:	cbz	x19, 407f1c <sqrt@plt+0x64fc>
  407f48:	ldr	x8, [x19]
  407f4c:	mov	x0, x19
  407f50:	ldr	x8, [x8, #8]
  407f54:	blr	x8
  407f58:	ldr	x0, [x20, #3592]
  407f5c:	b	407f1c <sqrt@plt+0x64fc>
  407f60:	cmp	w0, #0x69
  407f64:	b.ne	408524 <sqrt@plt+0x6b04>  // b.any
  407f68:	ldr	x19, [x20, #3592]
  407f6c:	cbz	x19, 4084fc <sqrt@plt+0x6adc>
  407f70:	mov	x0, x19
  407f74:	b	407f7c <sqrt@plt+0x655c>
  407f78:	cbz	x0, 4084f8 <sqrt@plt+0x6ad8>
  407f7c:	ldr	x8, [x0]
  407f80:	ldr	x8, [x8, #16]
  407f84:	blr	x8
  407f88:	cmn	w0, #0x1
  407f8c:	b.ne	408498 <sqrt@plt+0x6a78>  // b.any
  407f90:	ldr	x19, [x20, #3592]
  407f94:	ldr	x0, [x19, #8]
  407f98:	cbz	x0, 4084ac <sqrt@plt+0x6a8c>
  407f9c:	str	x0, [x20, #3592]
  407fa0:	cbz	x19, 407f78 <sqrt@plt+0x6558>
  407fa4:	ldr	x8, [x19]
  407fa8:	mov	x0, x19
  407fac:	ldr	x8, [x8, #8]
  407fb0:	blr	x8
  407fb4:	ldr	x0, [x20, #3592]
  407fb8:	b	407f78 <sqrt@plt+0x6558>
  407fbc:	ldr	x0, [x19, #3592]
  407fc0:	cbnz	x0, 407fcc <sqrt@plt+0x65ac>
  407fc4:	b	408624 <sqrt@plt+0x6c04>
  407fc8:	cbz	x0, 408624 <sqrt@plt+0x6c04>
  407fcc:	ldr	x8, [x0]
  407fd0:	ldr	x8, [x8, #16]
  407fd4:	blr	x8
  407fd8:	cmn	w0, #0x1
  407fdc:	b.ne	408614 <sqrt@plt+0x6bf4>  // b.any
  407fe0:	ldr	x8, [x19, #3592]
  407fe4:	ldr	x0, [x8, #8]
  407fe8:	cbz	x0, 408624 <sqrt@plt+0x6c04>
  407fec:	str	x0, [x19, #3592]
  407ff0:	cbz	x8, 407fc8 <sqrt@plt+0x65a8>
  407ff4:	ldr	x9, [x8]
  407ff8:	mov	x0, x8
  407ffc:	ldr	x9, [x9, #8]
  408000:	blr	x9
  408004:	ldr	x0, [x19, #3592]
  408008:	b	407fc8 <sqrt@plt+0x65a8>
  40800c:	ldr	x20, [x21, #3592]
  408010:	cbz	x20, 4086a4 <sqrt@plt+0x6c84>
  408014:	mov	x0, x20
  408018:	b	408020 <sqrt@plt+0x6600>
  40801c:	cbz	x0, 4086a0 <sqrt@plt+0x6c80>
  408020:	ldr	x8, [x0]
  408024:	ldr	x8, [x8, #16]
  408028:	blr	x8
  40802c:	cmn	w0, #0x1
  408030:	b.ne	408640 <sqrt@plt+0x6c20>  // b.any
  408034:	ldr	x20, [x21, #3592]
  408038:	ldr	x0, [x20, #8]
  40803c:	cbz	x0, 408654 <sqrt@plt+0x6c34>
  408040:	str	x0, [x21, #3592]
  408044:	cbz	x20, 40801c <sqrt@plt+0x65fc>
  408048:	ldr	x8, [x20]
  40804c:	mov	x0, x20
  408050:	ldr	x8, [x8, #8]
  408054:	blr	x8
  408058:	ldr	x0, [x21, #3592]
  40805c:	b	40801c <sqrt@plt+0x65fc>
  408060:	ldr	x19, [x21, #3592]
  408064:	b	4079e8 <sqrt@plt+0x5fc8>
  408068:	ldr	x19, [x21, #3592]
  40806c:	cbz	x19, 408738 <sqrt@plt+0x6d18>
  408070:	mov	x0, x19
  408074:	b	40807c <sqrt@plt+0x665c>
  408078:	cbz	x0, 408734 <sqrt@plt+0x6d14>
  40807c:	ldr	x8, [x0]
  408080:	ldr	x8, [x8, #16]
  408084:	blr	x8
  408088:	cmn	w0, #0x1
  40808c:	b.ne	4086d4 <sqrt@plt+0x6cb4>  // b.any
  408090:	ldr	x19, [x21, #3592]
  408094:	ldr	x0, [x19, #8]
  408098:	cbz	x0, 4086e8 <sqrt@plt+0x6cc8>
  40809c:	str	x0, [x21, #3592]
  4080a0:	cbz	x19, 408078 <sqrt@plt+0x6658>
  4080a4:	ldr	x8, [x19]
  4080a8:	mov	x0, x19
  4080ac:	ldr	x8, [x8, #8]
  4080b0:	blr	x8
  4080b4:	ldr	x0, [x21, #3592]
  4080b8:	b	408078 <sqrt@plt+0x6658>
  4080bc:	ldr	x0, [x21, #3592]
  4080c0:	cbnz	x0, 4080cc <sqrt@plt+0x66ac>
  4080c4:	b	4087c8 <sqrt@plt+0x6da8>
  4080c8:	cbz	x0, 4087c8 <sqrt@plt+0x6da8>
  4080cc:	ldr	x8, [x0]
  4080d0:	ldr	x8, [x8, #16]
  4080d4:	blr	x8
  4080d8:	cmn	w0, #0x1
  4080dc:	b.ne	4087b8 <sqrt@plt+0x6d98>  // b.any
  4080e0:	ldr	x8, [x21, #3592]
  4080e4:	ldr	x0, [x8, #8]
  4080e8:	cbz	x0, 4087c8 <sqrt@plt+0x6da8>
  4080ec:	str	x0, [x21, #3592]
  4080f0:	cbz	x8, 4080c8 <sqrt@plt+0x66a8>
  4080f4:	ldr	x9, [x8]
  4080f8:	mov	x0, x8
  4080fc:	ldr	x9, [x9, #8]
  408100:	blr	x9
  408104:	ldr	x0, [x21, #3592]
  408108:	b	4080c8 <sqrt@plt+0x66a8>
  40810c:	ldr	x19, [x21, #3592]
  408110:	cbz	x19, 408848 <sqrt@plt+0x6e28>
  408114:	mov	x0, x19
  408118:	b	408120 <sqrt@plt+0x6700>
  40811c:	cbz	x0, 408844 <sqrt@plt+0x6e24>
  408120:	ldr	x8, [x0]
  408124:	ldr	x8, [x8, #16]
  408128:	blr	x8
  40812c:	cmn	w0, #0x1
  408130:	b.ne	4087e4 <sqrt@plt+0x6dc4>  // b.any
  408134:	ldr	x19, [x21, #3592]
  408138:	ldr	x0, [x19, #8]
  40813c:	cbz	x0, 4087f8 <sqrt@plt+0x6dd8>
  408140:	str	x0, [x21, #3592]
  408144:	cbz	x19, 40811c <sqrt@plt+0x66fc>
  408148:	ldr	x8, [x19]
  40814c:	mov	x0, x19
  408150:	ldr	x8, [x8, #8]
  408154:	blr	x8
  408158:	ldr	x0, [x21, #3592]
  40815c:	b	40811c <sqrt@plt+0x66fc>
  408160:	ldr	x19, [x21, #3592]
  408164:	cmp	w0, #0xa
  408168:	cset	w8, eq  // eq = none
  40816c:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  408170:	str	w8, [x9, #3600]
  408174:	cbnz	x19, 408180 <sqrt@plt+0x6760>
  408178:	b	4081c4 <sqrt@plt+0x67a4>
  40817c:	cbz	x19, 4081c4 <sqrt@plt+0x67a4>
  408180:	ldr	x8, [x19]
  408184:	mov	x0, x19
  408188:	ldr	x8, [x8, #24]
  40818c:	blr	x8
  408190:	cmn	w0, #0x1
  408194:	b.ne	408874 <sqrt@plt+0x6e54>  // b.any
  408198:	ldr	x0, [x21, #3592]
  40819c:	ldr	x19, [x0, #8]
  4081a0:	cbz	x19, 4081c0 <sqrt@plt+0x67a0>
  4081a4:	str	x19, [x21, #3592]
  4081a8:	cbz	x0, 40817c <sqrt@plt+0x675c>
  4081ac:	ldr	x8, [x0]
  4081b0:	ldr	x8, [x8, #8]
  4081b4:	blr	x8
  4081b8:	ldr	x19, [x21, #3592]
  4081bc:	b	40817c <sqrt@plt+0x675c>
  4081c0:	mov	x19, x0
  4081c4:	mov	w0, #0x18                  	// #24
  4081c8:	bl	41ca74 <_Znwm@@Base>
  4081cc:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  4081d0:	add	x8, x8, #0x870
  4081d4:	mov	w9, #0x6f                  	// #111
  4081d8:	adrp	x10, 438000 <_Znam@GLIBCXX_3.4>
  4081dc:	str	x0, [x21, #3592]
  4081e0:	str	w9, [x0, #16]
  4081e4:	stp	x8, x19, [x0]
  4081e8:	str	wzr, [x10, #3600]
  4081ec:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  4081f0:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  4081f4:	add	x0, x0, #0xe18
  4081f8:	add	x1, x1, #0xe31
  4081fc:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  408200:	mov	w19, #0x138                 	// #312
  408204:	b	408778 <sqrt@plt+0x6d58>
  408208:	ldr	x19, [x20, #3592]
  40820c:	cmp	w0, #0xa
  408210:	cset	w8, eq  // eq = none
  408214:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  408218:	str	w8, [x9, #3600]
  40821c:	cbnz	x19, 408228 <sqrt@plt+0x6808>
  408220:	b	40826c <sqrt@plt+0x684c>
  408224:	cbz	x19, 40826c <sqrt@plt+0x684c>
  408228:	ldr	x8, [x19]
  40822c:	mov	x0, x19
  408230:	ldr	x8, [x8, #24]
  408234:	blr	x8
  408238:	cmn	w0, #0x1
  40823c:	b.ne	4088cc <sqrt@plt+0x6eac>  // b.any
  408240:	ldr	x0, [x20, #3592]
  408244:	ldr	x19, [x0, #8]
  408248:	cbz	x19, 408268 <sqrt@plt+0x6848>
  40824c:	str	x19, [x20, #3592]
  408250:	cbz	x0, 408224 <sqrt@plt+0x6804>
  408254:	ldr	x8, [x0]
  408258:	ldr	x8, [x8, #8]
  40825c:	blr	x8
  408260:	ldr	x19, [x20, #3592]
  408264:	b	408224 <sqrt@plt+0x6804>
  408268:	mov	x19, x0
  40826c:	mov	w0, #0x18                  	// #24
  408270:	bl	41ca74 <_Znwm@@Base>
  408274:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  408278:	add	x8, x8, #0x870
  40827c:	mov	w9, #0x6e                  	// #110
  408280:	adrp	x10, 438000 <_Znam@GLIBCXX_3.4>
  408284:	str	x0, [x20, #3592]
  408288:	str	w9, [x0, #16]
  40828c:	stp	x8, x19, [x0]
  408290:	str	wzr, [x10, #3600]
  408294:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  408298:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40829c:	add	x0, x0, #0xe18
  4082a0:	add	x1, x1, #0xde0
  4082a4:	b	408770 <sqrt@plt+0x6d50>
  4082a8:	ldr	x19, [x21, #3592]
  4082ac:	cmp	w0, #0xa
  4082b0:	cset	w8, eq  // eq = none
  4082b4:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  4082b8:	str	w8, [x9, #3600]
  4082bc:	cbnz	x19, 4082c8 <sqrt@plt+0x68a8>
  4082c0:	b	40830c <sqrt@plt+0x68ec>
  4082c4:	cbz	x19, 40830c <sqrt@plt+0x68ec>
  4082c8:	ldr	x8, [x19]
  4082cc:	mov	x0, x19
  4082d0:	ldr	x8, [x8, #24]
  4082d4:	blr	x8
  4082d8:	cmn	w0, #0x1
  4082dc:	b.ne	408924 <sqrt@plt+0x6f04>  // b.any
  4082e0:	ldr	x0, [x21, #3592]
  4082e4:	ldr	x19, [x0, #8]
  4082e8:	cbz	x19, 408308 <sqrt@plt+0x68e8>
  4082ec:	str	x19, [x21, #3592]
  4082f0:	cbz	x0, 4082c4 <sqrt@plt+0x68a4>
  4082f4:	ldr	x8, [x0]
  4082f8:	ldr	x8, [x8, #8]
  4082fc:	blr	x8
  408300:	ldr	x19, [x21, #3592]
  408304:	b	4082c4 <sqrt@plt+0x68a4>
  408308:	mov	x19, x0
  40830c:	mov	w0, #0x18                  	// #24
  408310:	bl	41ca74 <_Znwm@@Base>
  408314:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  408318:	add	x8, x8, #0x870
  40831c:	mov	w9, #0x65                  	// #101
  408320:	adrp	x10, 438000 <_Znam@GLIBCXX_3.4>
  408324:	str	x0, [x21, #3592]
  408328:	str	w9, [x0, #16]
  40832c:	stp	x8, x19, [x0]
  408330:	str	wzr, [x10, #3600]
  408334:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  408338:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40833c:	add	x0, x0, #0xe18
  408340:	add	x1, x1, #0xdcd
  408344:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  408348:	mov	w19, #0x13d                 	// #317
  40834c:	b	408778 <sqrt@plt+0x6d58>
  408350:	ldr	x19, [x21, #3592]
  408354:	cmp	w0, #0xa
  408358:	cset	w8, eq  // eq = none
  40835c:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  408360:	str	w8, [x9, #3600]
  408364:	cbnz	x19, 408370 <sqrt@plt+0x6950>
  408368:	b	4083b4 <sqrt@plt+0x6994>
  40836c:	cbz	x19, 4083b4 <sqrt@plt+0x6994>
  408370:	ldr	x8, [x19]
  408374:	mov	x0, x19
  408378:	ldr	x8, [x8, #24]
  40837c:	blr	x8
  408380:	cmn	w0, #0x1
  408384:	b.ne	408980 <sqrt@plt+0x6f60>  // b.any
  408388:	ldr	x0, [x21, #3592]
  40838c:	ldr	x19, [x0, #8]
  408390:	cbz	x19, 4083b0 <sqrt@plt+0x6990>
  408394:	str	x19, [x21, #3592]
  408398:	cbz	x0, 40836c <sqrt@plt+0x694c>
  40839c:	ldr	x8, [x0]
  4083a0:	ldr	x8, [x8, #8]
  4083a4:	blr	x8
  4083a8:	ldr	x19, [x21, #3592]
  4083ac:	b	40836c <sqrt@plt+0x694c>
  4083b0:	mov	x19, x0
  4083b4:	mov	w0, #0x18                  	// #24
  4083b8:	bl	41ca74 <_Znwm@@Base>
  4083bc:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  4083c0:	add	x8, x8, #0x870
  4083c4:	mov	w9, #0x65                  	// #101
  4083c8:	adrp	x10, 438000 <_Znam@GLIBCXX_3.4>
  4083cc:	str	x0, [x21, #3592]
  4083d0:	str	w9, [x0, #16]
  4083d4:	stp	x8, x19, [x0]
  4083d8:	str	wzr, [x10, #3600]
  4083dc:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  4083e0:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  4083e4:	add	x0, x0, #0xe18
  4083e8:	add	x1, x1, #0xe12
  4083ec:	b	408534 <sqrt@plt+0x6b14>
  4083f0:	ldr	x19, [x20, #3592]
  4083f4:	cmp	w0, #0xa
  4083f8:	cset	w8, eq  // eq = none
  4083fc:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  408400:	str	w8, [x9, #3600]
  408404:	cbnz	x19, 408410 <sqrt@plt+0x69f0>
  408408:	b	408454 <sqrt@plt+0x6a34>
  40840c:	cbz	x19, 408454 <sqrt@plt+0x6a34>
  408410:	ldr	x8, [x19]
  408414:	mov	x0, x19
  408418:	ldr	x8, [x8, #24]
  40841c:	blr	x8
  408420:	cmn	w0, #0x1
  408424:	b.ne	4089dc <sqrt@plt+0x6fbc>  // b.any
  408428:	ldr	x0, [x20, #3592]
  40842c:	ldr	x19, [x0, #8]
  408430:	cbz	x19, 408450 <sqrt@plt+0x6a30>
  408434:	str	x19, [x20, #3592]
  408438:	cbz	x0, 40840c <sqrt@plt+0x69ec>
  40843c:	ldr	x8, [x0]
  408440:	ldr	x8, [x8, #8]
  408444:	blr	x8
  408448:	ldr	x19, [x20, #3592]
  40844c:	b	40840c <sqrt@plt+0x69ec>
  408450:	mov	x19, x0
  408454:	mov	w0, #0x18                  	// #24
  408458:	bl	41ca74 <_Znwm@@Base>
  40845c:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  408460:	add	x8, x8, #0x870
  408464:	mov	w9, #0x6f                  	// #111
  408468:	adrp	x10, 438000 <_Znam@GLIBCXX_3.4>
  40846c:	str	x0, [x20, #3592]
  408470:	str	w9, [x0, #16]
  408474:	stp	x8, x19, [x0]
  408478:	str	wzr, [x10, #3600]
  40847c:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  408480:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  408484:	add	x0, x0, #0xe18
  408488:	add	x1, x1, #0xe09
  40848c:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  408490:	mov	w19, #0x135                 	// #309
  408494:	b	408778 <sqrt@plt+0x6d58>
  408498:	ldr	x19, [x20, #3592]
  40849c:	cmp	w0, #0xa
  4084a0:	cset	w8, eq  // eq = none
  4084a4:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  4084a8:	str	w8, [x9, #3600]
  4084ac:	cbnz	x19, 4084b8 <sqrt@plt+0x6a98>
  4084b0:	b	4084fc <sqrt@plt+0x6adc>
  4084b4:	cbz	x19, 4084fc <sqrt@plt+0x6adc>
  4084b8:	ldr	x8, [x19]
  4084bc:	mov	x0, x19
  4084c0:	ldr	x8, [x8, #24]
  4084c4:	blr	x8
  4084c8:	cmn	w0, #0x1
  4084cc:	b.ne	408a34 <sqrt@plt+0x7014>  // b.any
  4084d0:	ldr	x0, [x20, #3592]
  4084d4:	ldr	x19, [x0, #8]
  4084d8:	cbz	x19, 4084f8 <sqrt@plt+0x6ad8>
  4084dc:	str	x19, [x20, #3592]
  4084e0:	cbz	x0, 4084b4 <sqrt@plt+0x6a94>
  4084e4:	ldr	x8, [x0]
  4084e8:	ldr	x8, [x8, #8]
  4084ec:	blr	x8
  4084f0:	ldr	x19, [x20, #3592]
  4084f4:	b	4084b4 <sqrt@plt+0x6a94>
  4084f8:	mov	x19, x0
  4084fc:	mov	w0, #0x18                  	// #24
  408500:	bl	41ca74 <_Znwm@@Base>
  408504:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  408508:	add	x8, x8, #0x870
  40850c:	mov	w9, #0x69                  	// #105
  408510:	adrp	x10, 438000 <_Znam@GLIBCXX_3.4>
  408514:	str	x0, [x20, #3592]
  408518:	str	w9, [x0, #16]
  40851c:	stp	x8, x19, [x0]
  408520:	str	wzr, [x10, #3600]
  408524:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  408528:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40852c:	add	x0, x0, #0xe18
  408530:	add	x1, x1, #0xdef
  408534:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  408538:	mov	w19, #0x137                 	// #311
  40853c:	b	408778 <sqrt@plt+0x6d58>
  408540:	cmp	w0, #0xa
  408544:	cset	w8, eq  // eq = none
  408548:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  40854c:	str	w8, [x9, #3600]
  408550:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  408554:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  408558:	add	x0, x0, #0xe18
  40855c:	add	x1, x1, #0xdd4
  408560:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  408564:	mov	w19, #0x13b                 	// #315
  408568:	b	408778 <sqrt@plt+0x6d58>
  40856c:	cmp	w0, #0xa
  408570:	cset	w8, eq  // eq = none
  408574:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  408578:	str	w8, [x9, #3600]
  40857c:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  408580:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  408584:	add	x0, x0, #0xe18
  408588:	add	x1, x1, #0xdb3
  40858c:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  408590:	mov	w19, #0x142                 	// #322
  408594:	b	408778 <sqrt@plt+0x6d58>
  408598:	ldr	x19, [x21, #3592]
  40859c:	cmp	w0, #0xa
  4085a0:	cset	w8, eq  // eq = none
  4085a4:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  4085a8:	str	w8, [x9, #3600]
  4085ac:	cbnz	x19, 4085b8 <sqrt@plt+0x6b98>
  4085b0:	b	4085fc <sqrt@plt+0x6bdc>
  4085b4:	cbz	x19, 4085fc <sqrt@plt+0x6bdc>
  4085b8:	ldr	x8, [x19]
  4085bc:	mov	x0, x19
  4085c0:	ldr	x8, [x8, #24]
  4085c4:	blr	x8
  4085c8:	cmn	w0, #0x1
  4085cc:	b.ne	408a8c <sqrt@plt+0x706c>  // b.any
  4085d0:	ldr	x0, [x21, #3592]
  4085d4:	ldr	x19, [x0, #8]
  4085d8:	cbz	x19, 4085f8 <sqrt@plt+0x6bd8>
  4085dc:	str	x19, [x21, #3592]
  4085e0:	cbz	x0, 4085b4 <sqrt@plt+0x6b94>
  4085e4:	ldr	x8, [x0]
  4085e8:	ldr	x8, [x8, #8]
  4085ec:	blr	x8
  4085f0:	ldr	x19, [x21, #3592]
  4085f4:	b	4085b4 <sqrt@plt+0x6b94>
  4085f8:	mov	x19, x0
  4085fc:	mov	w0, #0x18                  	// #24
  408600:	bl	41ca74 <_Znwm@@Base>
  408604:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  408608:	add	x8, x8, #0x870
  40860c:	mov	w9, #0x69                  	// #105
  408610:	b	40874c <sqrt@plt+0x6d2c>
  408614:	cmp	w0, #0xa
  408618:	cset	w8, eq  // eq = none
  40861c:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  408620:	str	w8, [x9, #3600]
  408624:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  408628:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40862c:	add	x0, x0, #0xe18
  408630:	add	x1, x1, #0xdd0
  408634:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  408638:	mov	w19, #0x139                 	// #313
  40863c:	b	408778 <sqrt@plt+0x6d58>
  408640:	ldr	x20, [x21, #3592]
  408644:	cmp	w0, #0xa
  408648:	cset	w8, eq  // eq = none
  40864c:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  408650:	str	w8, [x9, #3600]
  408654:	cbnz	x20, 408660 <sqrt@plt+0x6c40>
  408658:	b	4086a4 <sqrt@plt+0x6c84>
  40865c:	cbz	x20, 4086a4 <sqrt@plt+0x6c84>
  408660:	ldr	x8, [x20]
  408664:	mov	x0, x20
  408668:	ldr	x8, [x8, #24]
  40866c:	blr	x8
  408670:	cmn	w0, #0x1
  408674:	b.ne	408ae8 <sqrt@plt+0x70c8>  // b.any
  408678:	ldr	x0, [x21, #3592]
  40867c:	ldr	x20, [x0, #8]
  408680:	cbz	x20, 4086a0 <sqrt@plt+0x6c80>
  408684:	str	x20, [x21, #3592]
  408688:	cbz	x0, 40865c <sqrt@plt+0x6c3c>
  40868c:	ldr	x8, [x0]
  408690:	ldr	x8, [x8, #8]
  408694:	blr	x8
  408698:	ldr	x20, [x21, #3592]
  40869c:	b	40865c <sqrt@plt+0x6c3c>
  4086a0:	mov	x20, x0
  4086a4:	mov	w0, #0x18                  	// #24
  4086a8:	bl	41ca74 <_Znwm@@Base>
  4086ac:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  4086b0:	add	x8, x8, #0x870
  4086b4:	mov	w9, #0x65                  	// #101
  4086b8:	adrp	x10, 438000 <_Znam@GLIBCXX_3.4>
  4086bc:	mov	x19, x0
  4086c0:	str	x0, [x21, #3592]
  4086c4:	str	w9, [x0, #16]
  4086c8:	stp	x8, x20, [x0]
  4086cc:	str	wzr, [x10, #3600]
  4086d0:	b	4079e8 <sqrt@plt+0x5fc8>
  4086d4:	ldr	x19, [x21, #3592]
  4086d8:	cmp	w0, #0xa
  4086dc:	cset	w8, eq  // eq = none
  4086e0:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  4086e4:	str	w8, [x9, #3600]
  4086e8:	cbnz	x19, 4086f4 <sqrt@plt+0x6cd4>
  4086ec:	b	408738 <sqrt@plt+0x6d18>
  4086f0:	cbz	x19, 408738 <sqrt@plt+0x6d18>
  4086f4:	ldr	x8, [x19]
  4086f8:	mov	x0, x19
  4086fc:	ldr	x8, [x8, #24]
  408700:	blr	x8
  408704:	cmn	w0, #0x1
  408708:	b.ne	408b44 <sqrt@plt+0x7124>  // b.any
  40870c:	ldr	x0, [x21, #3592]
  408710:	ldr	x19, [x0, #8]
  408714:	cbz	x19, 408734 <sqrt@plt+0x6d14>
  408718:	str	x19, [x21, #3592]
  40871c:	cbz	x0, 4086f0 <sqrt@plt+0x6cd0>
  408720:	ldr	x8, [x0]
  408724:	ldr	x8, [x8, #8]
  408728:	blr	x8
  40872c:	ldr	x19, [x21, #3592]
  408730:	b	4086f0 <sqrt@plt+0x6cd0>
  408734:	mov	x19, x0
  408738:	mov	w0, #0x18                  	// #24
  40873c:	bl	41ca74 <_Znwm@@Base>
  408740:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  408744:	add	x8, x8, #0x870
  408748:	mov	w9, #0x61                  	// #97
  40874c:	adrp	x10, 438000 <_Znam@GLIBCXX_3.4>
  408750:	str	x0, [x21, #3592]
  408754:	str	w9, [x0, #16]
  408758:	stp	x8, x19, [x0]
  40875c:	str	wzr, [x10, #3600]
  408760:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  408764:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  408768:	add	x0, x0, #0xe18
  40876c:	add	x1, x1, #0xe21
  408770:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  408774:	mov	w19, #0x136                 	// #310
  408778:	mov	w0, w19
  40877c:	ldp	x20, x19, [sp, #32]
  408780:	ldr	x21, [sp, #16]
  408784:	ldp	x29, x30, [sp], #48
  408788:	ret
  40878c:	cmp	w0, #0xa
  408790:	cset	w8, eq  // eq = none
  408794:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  408798:	str	w8, [x9, #3600]
  40879c:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  4087a0:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  4087a4:	add	x0, x0, #0xe18
  4087a8:	add	x1, x1, #0xdf6
  4087ac:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  4087b0:	mov	w19, #0x13c                 	// #316
  4087b4:	b	408778 <sqrt@plt+0x6d58>
  4087b8:	cmp	w0, #0xa
  4087bc:	cset	w8, eq  // eq = none
  4087c0:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  4087c4:	str	w8, [x9, #3600]
  4087c8:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  4087cc:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  4087d0:	add	x0, x0, #0xe18
  4087d4:	add	x1, x1, #0xdf2
  4087d8:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  4087dc:	mov	w19, #0x13a                 	// #314
  4087e0:	b	408778 <sqrt@plt+0x6d58>
  4087e4:	ldr	x19, [x21, #3592]
  4087e8:	cmp	w0, #0xa
  4087ec:	cset	w8, eq  // eq = none
  4087f0:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  4087f4:	str	w8, [x9, #3600]
  4087f8:	cbnz	x19, 408804 <sqrt@plt+0x6de4>
  4087fc:	b	408848 <sqrt@plt+0x6e28>
  408800:	cbz	x19, 408848 <sqrt@plt+0x6e28>
  408804:	ldr	x8, [x19]
  408808:	mov	x0, x19
  40880c:	ldr	x8, [x8, #24]
  408810:	blr	x8
  408814:	cmn	w0, #0x1
  408818:	b.ne	408b9c <sqrt@plt+0x717c>  // b.any
  40881c:	ldr	x0, [x21, #3592]
  408820:	ldr	x19, [x0, #8]
  408824:	cbz	x19, 408844 <sqrt@plt+0x6e24>
  408828:	str	x19, [x21, #3592]
  40882c:	cbz	x0, 408800 <sqrt@plt+0x6de0>
  408830:	ldr	x8, [x0]
  408834:	ldr	x8, [x8, #8]
  408838:	blr	x8
  40883c:	ldr	x19, [x21, #3592]
  408840:	b	408800 <sqrt@plt+0x6de0>
  408844:	mov	x19, x0
  408848:	mov	w0, #0x18                  	// #24
  40884c:	bl	41ca74 <_Znwm@@Base>
  408850:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  408854:	add	x8, x8, #0x870
  408858:	mov	w9, #0x74                  	// #116
  40885c:	adrp	x10, 438000 <_Znam@GLIBCXX_3.4>
  408860:	str	x0, [x21, #3592]
  408864:	str	w9, [x0, #16]
  408868:	stp	x8, x19, [x0]
  40886c:	str	wzr, [x10, #3600]
  408870:	b	407af0 <sqrt@plt+0x60d0>
  408874:	cmp	w0, #0x74
  408878:	b.ne	408bf8 <sqrt@plt+0x71d8>  // b.any
  40887c:	ldr	x8, [x21, #3592]
  408880:	cbnz	x8, 40888c <sqrt@plt+0x6e6c>
  408884:	b	40939c <sqrt@plt+0x797c>
  408888:	cbz	x8, 40939c <sqrt@plt+0x797c>
  40888c:	ldr	x9, [x8]
  408890:	mov	x0, x8
  408894:	ldr	x9, [x9, #16]
  408898:	blr	x9
  40889c:	cmn	w0, #0x1
  4088a0:	b.ne	408c48 <sqrt@plt+0x7228>  // b.any
  4088a4:	ldr	x0, [x21, #3592]
  4088a8:	ldr	x8, [x0, #8]
  4088ac:	cbz	x8, 408c5c <sqrt@plt+0x723c>
  4088b0:	str	x8, [x21, #3592]
  4088b4:	cbz	x0, 408888 <sqrt@plt+0x6e68>
  4088b8:	ldr	x8, [x0]
  4088bc:	ldr	x8, [x8, #8]
  4088c0:	blr	x8
  4088c4:	ldr	x8, [x21, #3592]
  4088c8:	b	408888 <sqrt@plt+0x6e68>
  4088cc:	cmp	w0, #0x64
  4088d0:	b.ne	408c00 <sqrt@plt+0x71e0>  // b.any
  4088d4:	ldr	x0, [x20, #3592]
  4088d8:	cbnz	x0, 4088e4 <sqrt@plt+0x6ec4>
  4088dc:	b	408cb8 <sqrt@plt+0x7298>
  4088e0:	cbz	x0, 408cb8 <sqrt@plt+0x7298>
  4088e4:	ldr	x8, [x0]
  4088e8:	ldr	x8, [x8, #16]
  4088ec:	blr	x8
  4088f0:	cmn	w0, #0x1
  4088f4:	b.ne	408ca8 <sqrt@plt+0x7288>  // b.any
  4088f8:	ldr	x8, [x20, #3592]
  4088fc:	ldr	x0, [x8, #8]
  408900:	cbz	x0, 408cb8 <sqrt@plt+0x7298>
  408904:	str	x0, [x20, #3592]
  408908:	cbz	x8, 4088e0 <sqrt@plt+0x6ec0>
  40890c:	ldr	x9, [x8]
  408910:	mov	x0, x8
  408914:	ldr	x9, [x9, #8]
  408918:	blr	x9
  40891c:	ldr	x0, [x20, #3592]
  408920:	b	4088e0 <sqrt@plt+0x6ec0>
  408924:	cmp	w0, #0x6e
  408928:	b.ne	408c08 <sqrt@plt+0x71e8>  // b.any
  40892c:	ldr	x20, [x21, #3592]
  408930:	cbz	x20, 408d38 <sqrt@plt+0x7318>
  408934:	mov	x0, x20
  408938:	b	408940 <sqrt@plt+0x6f20>
  40893c:	cbz	x0, 408d34 <sqrt@plt+0x7314>
  408940:	ldr	x8, [x0]
  408944:	ldr	x8, [x8, #16]
  408948:	blr	x8
  40894c:	cmn	w0, #0x1
  408950:	b.ne	408cd4 <sqrt@plt+0x72b4>  // b.any
  408954:	ldr	x20, [x21, #3592]
  408958:	ldr	x0, [x20, #8]
  40895c:	cbz	x0, 408ce8 <sqrt@plt+0x72c8>
  408960:	str	x0, [x21, #3592]
  408964:	cbz	x20, 40893c <sqrt@plt+0x6f1c>
  408968:	ldr	x8, [x20]
  40896c:	mov	x0, x20
  408970:	ldr	x8, [x8, #8]
  408974:	blr	x8
  408978:	ldr	x0, [x21, #3592]
  40897c:	b	40893c <sqrt@plt+0x6f1c>
  408980:	cmp	w0, #0x66
  408984:	b.ne	408c10 <sqrt@plt+0x71f0>  // b.any
  408988:	ldr	x20, [x21, #3592]
  40898c:	cbz	x20, 408dcc <sqrt@plt+0x73ac>
  408990:	mov	x0, x20
  408994:	b	40899c <sqrt@plt+0x6f7c>
  408998:	cbz	x0, 408dc8 <sqrt@plt+0x73a8>
  40899c:	ldr	x8, [x0]
  4089a0:	ldr	x8, [x8, #16]
  4089a4:	blr	x8
  4089a8:	cmn	w0, #0x1
  4089ac:	b.ne	408d68 <sqrt@plt+0x7348>  // b.any
  4089b0:	ldr	x20, [x21, #3592]
  4089b4:	ldr	x0, [x20, #8]
  4089b8:	cbz	x0, 408d7c <sqrt@plt+0x735c>
  4089bc:	str	x0, [x21, #3592]
  4089c0:	cbz	x20, 408998 <sqrt@plt+0x6f78>
  4089c4:	ldr	x8, [x20]
  4089c8:	mov	x0, x20
  4089cc:	ldr	x8, [x8, #8]
  4089d0:	blr	x8
  4089d4:	ldr	x0, [x21, #3592]
  4089d8:	b	408998 <sqrt@plt+0x6f78>
  4089dc:	cmp	w0, #0x70
  4089e0:	b.ne	408c18 <sqrt@plt+0x71f8>  // b.any
  4089e4:	ldr	x0, [x20, #3592]
  4089e8:	cbnz	x0, 4089f4 <sqrt@plt+0x6fd4>
  4089ec:	b	408e0c <sqrt@plt+0x73ec>
  4089f0:	cbz	x0, 408e0c <sqrt@plt+0x73ec>
  4089f4:	ldr	x8, [x0]
  4089f8:	ldr	x8, [x8, #16]
  4089fc:	blr	x8
  408a00:	cmn	w0, #0x1
  408a04:	b.ne	408dfc <sqrt@plt+0x73dc>  // b.any
  408a08:	ldr	x8, [x20, #3592]
  408a0c:	ldr	x0, [x8, #8]
  408a10:	cbz	x0, 408e0c <sqrt@plt+0x73ec>
  408a14:	str	x0, [x20, #3592]
  408a18:	cbz	x8, 4089f0 <sqrt@plt+0x6fd0>
  408a1c:	ldr	x9, [x8]
  408a20:	mov	x0, x8
  408a24:	ldr	x9, [x9, #8]
  408a28:	blr	x9
  408a2c:	ldr	x0, [x20, #3592]
  408a30:	b	4089f0 <sqrt@plt+0x6fd0>
  408a34:	cmp	w0, #0x64
  408a38:	b.ne	408c20 <sqrt@plt+0x7200>  // b.any
  408a3c:	ldr	x8, [x20, #3592]
  408a40:	cbnz	x8, 408a4c <sqrt@plt+0x702c>
  408a44:	b	4094f4 <sqrt@plt+0x7ad4>
  408a48:	cbz	x8, 4094f4 <sqrt@plt+0x7ad4>
  408a4c:	ldr	x9, [x8]
  408a50:	mov	x0, x8
  408a54:	ldr	x9, [x9, #16]
  408a58:	blr	x9
  408a5c:	cmn	w0, #0x1
  408a60:	b.ne	408e20 <sqrt@plt+0x7400>  // b.any
  408a64:	ldr	x0, [x20, #3592]
  408a68:	ldr	x8, [x0, #8]
  408a6c:	cbz	x8, 408e34 <sqrt@plt+0x7414>
  408a70:	str	x8, [x20, #3592]
  408a74:	cbz	x0, 408a48 <sqrt@plt+0x7028>
  408a78:	ldr	x8, [x0]
  408a7c:	ldr	x8, [x8, #8]
  408a80:	blr	x8
  408a84:	ldr	x8, [x20, #3592]
  408a88:	b	408a48 <sqrt@plt+0x7028>
  408a8c:	cmp	w0, #0x67
  408a90:	b.ne	408c28 <sqrt@plt+0x7208>  // b.any
  408a94:	ldr	x20, [x21, #3592]
  408a98:	cbz	x20, 408ee4 <sqrt@plt+0x74c4>
  408a9c:	mov	x0, x20
  408aa0:	b	408aa8 <sqrt@plt+0x7088>
  408aa4:	cbz	x0, 408ee0 <sqrt@plt+0x74c0>
  408aa8:	ldr	x8, [x0]
  408aac:	ldr	x8, [x8, #16]
  408ab0:	blr	x8
  408ab4:	cmn	w0, #0x1
  408ab8:	b.ne	408e80 <sqrt@plt+0x7460>  // b.any
  408abc:	ldr	x20, [x21, #3592]
  408ac0:	ldr	x0, [x20, #8]
  408ac4:	cbz	x0, 408e94 <sqrt@plt+0x7474>
  408ac8:	str	x0, [x21, #3592]
  408acc:	cbz	x20, 408aa4 <sqrt@plt+0x7084>
  408ad0:	ldr	x8, [x20]
  408ad4:	mov	x0, x20
  408ad8:	ldr	x8, [x8, #8]
  408adc:	blr	x8
  408ae0:	ldr	x0, [x21, #3592]
  408ae4:	b	408aa4 <sqrt@plt+0x7084>
  408ae8:	cmp	w0, #0x69
  408aec:	b.ne	408c30 <sqrt@plt+0x7210>  // b.any
  408af0:	ldr	x19, [x21, #3592]
  408af4:	cbz	x19, 408f78 <sqrt@plt+0x7558>
  408af8:	mov	x0, x19
  408afc:	b	408b04 <sqrt@plt+0x70e4>
  408b00:	cbz	x0, 408f74 <sqrt@plt+0x7554>
  408b04:	ldr	x8, [x0]
  408b08:	ldr	x8, [x8, #16]
  408b0c:	blr	x8
  408b10:	cmn	w0, #0x1
  408b14:	b.ne	408f14 <sqrt@plt+0x74f4>  // b.any
  408b18:	ldr	x19, [x21, #3592]
  408b1c:	ldr	x0, [x19, #8]
  408b20:	cbz	x0, 408f28 <sqrt@plt+0x7508>
  408b24:	str	x0, [x21, #3592]
  408b28:	cbz	x19, 408b00 <sqrt@plt+0x70e0>
  408b2c:	ldr	x8, [x19]
  408b30:	mov	x0, x19
  408b34:	ldr	x8, [x8, #8]
  408b38:	blr	x8
  408b3c:	ldr	x0, [x21, #3592]
  408b40:	b	408b00 <sqrt@plt+0x70e0>
  408b44:	cmp	w0, #0x64
  408b48:	b.ne	408c38 <sqrt@plt+0x7218>  // b.any
  408b4c:	ldr	x0, [x21, #3592]
  408b50:	cbnz	x0, 408b5c <sqrt@plt+0x713c>
  408b54:	b	408fb8 <sqrt@plt+0x7598>
  408b58:	cbz	x0, 408fb8 <sqrt@plt+0x7598>
  408b5c:	ldr	x8, [x0]
  408b60:	ldr	x8, [x8, #16]
  408b64:	blr	x8
  408b68:	cmn	w0, #0x1
  408b6c:	b.ne	408fa8 <sqrt@plt+0x7588>  // b.any
  408b70:	ldr	x8, [x21, #3592]
  408b74:	ldr	x0, [x8, #8]
  408b78:	cbz	x0, 408fb8 <sqrt@plt+0x7598>
  408b7c:	str	x0, [x21, #3592]
  408b80:	cbz	x8, 408b58 <sqrt@plt+0x7138>
  408b84:	ldr	x9, [x8]
  408b88:	mov	x0, x8
  408b8c:	ldr	x9, [x9, #8]
  408b90:	blr	x9
  408b94:	ldr	x0, [x21, #3592]
  408b98:	b	408b58 <sqrt@plt+0x7138>
  408b9c:	cmp	w0, #0x61
  408ba0:	b.ne	408c40 <sqrt@plt+0x7220>  // b.any
  408ba4:	ldr	x20, [x21, #3592]
  408ba8:	cbz	x20, 409038 <sqrt@plt+0x7618>
  408bac:	mov	x0, x20
  408bb0:	b	408bb8 <sqrt@plt+0x7198>
  408bb4:	cbz	x0, 409034 <sqrt@plt+0x7614>
  408bb8:	ldr	x8, [x0]
  408bbc:	ldr	x8, [x8, #16]
  408bc0:	blr	x8
  408bc4:	cmn	w0, #0x1
  408bc8:	b.ne	408fd4 <sqrt@plt+0x75b4>  // b.any
  408bcc:	ldr	x20, [x21, #3592]
  408bd0:	ldr	x0, [x20, #8]
  408bd4:	cbz	x0, 408fe8 <sqrt@plt+0x75c8>
  408bd8:	str	x0, [x21, #3592]
  408bdc:	cbz	x20, 408bb4 <sqrt@plt+0x7194>
  408be0:	ldr	x8, [x20]
  408be4:	mov	x0, x20
  408be8:	ldr	x8, [x8, #8]
  408bec:	blr	x8
  408bf0:	ldr	x0, [x21, #3592]
  408bf4:	b	408bb4 <sqrt@plt+0x7194>
  408bf8:	ldr	x19, [x21, #3592]
  408bfc:	b	4081c4 <sqrt@plt+0x67a4>
  408c00:	ldr	x19, [x20, #3592]
  408c04:	b	40826c <sqrt@plt+0x684c>
  408c08:	ldr	x19, [x21, #3592]
  408c0c:	b	40830c <sqrt@plt+0x68ec>
  408c10:	ldr	x19, [x21, #3592]
  408c14:	b	4083b4 <sqrt@plt+0x6994>
  408c18:	ldr	x19, [x20, #3592]
  408c1c:	b	408454 <sqrt@plt+0x6a34>
  408c20:	ldr	x19, [x20, #3592]
  408c24:	b	4084fc <sqrt@plt+0x6adc>
  408c28:	ldr	x19, [x21, #3592]
  408c2c:	b	4085fc <sqrt@plt+0x6bdc>
  408c30:	ldr	x20, [x21, #3592]
  408c34:	b	4086a4 <sqrt@plt+0x6c84>
  408c38:	ldr	x19, [x21, #3592]
  408c3c:	b	408738 <sqrt@plt+0x6d18>
  408c40:	ldr	x19, [x21, #3592]
  408c44:	b	408848 <sqrt@plt+0x6e28>
  408c48:	cmp	w0, #0xa
  408c4c:	ldr	x0, [x21, #3592]
  408c50:	cset	w8, eq  // eq = none
  408c54:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  408c58:	str	w8, [x9, #3600]
  408c5c:	cbnz	x0, 408c68 <sqrt@plt+0x7248>
  408c60:	b	40939c <sqrt@plt+0x797c>
  408c64:	cbz	x0, 40939c <sqrt@plt+0x797c>
  408c68:	ldr	x8, [x0]
  408c6c:	ldr	x8, [x8, #24]
  408c70:	blr	x8
  408c74:	cmn	w0, #0x1
  408c78:	b.ne	409068 <sqrt@plt+0x7648>  // b.any
  408c7c:	ldr	x8, [x21, #3592]
  408c80:	ldr	x0, [x8, #8]
  408c84:	cbz	x0, 40939c <sqrt@plt+0x797c>
  408c88:	str	x0, [x21, #3592]
  408c8c:	cbz	x8, 408c64 <sqrt@plt+0x7244>
  408c90:	ldr	x9, [x8]
  408c94:	mov	x0, x8
  408c98:	ldr	x9, [x9, #8]
  408c9c:	blr	x9
  408ca0:	ldr	x0, [x21, #3592]
  408ca4:	b	408c64 <sqrt@plt+0x7244>
  408ca8:	cmp	w0, #0xa
  408cac:	cset	w8, eq  // eq = none
  408cb0:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  408cb4:	str	w8, [x9, #3600]
  408cb8:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  408cbc:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  408cc0:	add	x0, x0, #0xe18
  408cc4:	add	x1, x1, #0xddb
  408cc8:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  408ccc:	mov	w19, #0x13f                 	// #319
  408cd0:	b	408778 <sqrt@plt+0x6d58>
  408cd4:	ldr	x20, [x21, #3592]
  408cd8:	cmp	w0, #0xa
  408cdc:	cset	w8, eq  // eq = none
  408ce0:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  408ce4:	str	w8, [x9, #3600]
  408ce8:	cbnz	x20, 408cf4 <sqrt@plt+0x72d4>
  408cec:	b	408d38 <sqrt@plt+0x7318>
  408cf0:	cbz	x20, 408d38 <sqrt@plt+0x7318>
  408cf4:	ldr	x8, [x20]
  408cf8:	mov	x0, x20
  408cfc:	ldr	x8, [x8, #24]
  408d00:	blr	x8
  408d04:	cmn	w0, #0x1
  408d08:	b.ne	4090c4 <sqrt@plt+0x76a4>  // b.any
  408d0c:	ldr	x0, [x21, #3592]
  408d10:	ldr	x20, [x0, #8]
  408d14:	cbz	x20, 408d34 <sqrt@plt+0x7314>
  408d18:	str	x20, [x21, #3592]
  408d1c:	cbz	x0, 408cf0 <sqrt@plt+0x72d0>
  408d20:	ldr	x8, [x0]
  408d24:	ldr	x8, [x8, #8]
  408d28:	blr	x8
  408d2c:	ldr	x20, [x21, #3592]
  408d30:	b	408cf0 <sqrt@plt+0x72d0>
  408d34:	mov	x20, x0
  408d38:	mov	w0, #0x18                  	// #24
  408d3c:	bl	41ca74 <_Znwm@@Base>
  408d40:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  408d44:	add	x8, x8, #0x870
  408d48:	mov	w9, #0x6e                  	// #110
  408d4c:	adrp	x10, 438000 <_Znam@GLIBCXX_3.4>
  408d50:	mov	x19, x0
  408d54:	str	x0, [x21, #3592]
  408d58:	str	w9, [x0, #16]
  408d5c:	stp	x8, x20, [x0]
  408d60:	str	wzr, [x10, #3600]
  408d64:	b	40830c <sqrt@plt+0x68ec>
  408d68:	ldr	x20, [x21, #3592]
  408d6c:	cmp	w0, #0xa
  408d70:	cset	w8, eq  // eq = none
  408d74:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  408d78:	str	w8, [x9, #3600]
  408d7c:	cbnz	x20, 408d88 <sqrt@plt+0x7368>
  408d80:	b	408dcc <sqrt@plt+0x73ac>
  408d84:	cbz	x20, 408dcc <sqrt@plt+0x73ac>
  408d88:	ldr	x8, [x20]
  408d8c:	mov	x0, x20
  408d90:	ldr	x8, [x8, #24]
  408d94:	blr	x8
  408d98:	cmn	w0, #0x1
  408d9c:	b.ne	409120 <sqrt@plt+0x7700>  // b.any
  408da0:	ldr	x0, [x21, #3592]
  408da4:	ldr	x20, [x0, #8]
  408da8:	cbz	x20, 408dc8 <sqrt@plt+0x73a8>
  408dac:	str	x20, [x21, #3592]
  408db0:	cbz	x0, 408d84 <sqrt@plt+0x7364>
  408db4:	ldr	x8, [x0]
  408db8:	ldr	x8, [x8, #8]
  408dbc:	blr	x8
  408dc0:	ldr	x20, [x21, #3592]
  408dc4:	b	408d84 <sqrt@plt+0x7364>
  408dc8:	mov	x20, x0
  408dcc:	mov	w0, #0x18                  	// #24
  408dd0:	bl	41ca74 <_Znwm@@Base>
  408dd4:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  408dd8:	add	x8, x8, #0x870
  408ddc:	mov	w9, #0x66                  	// #102
  408de0:	adrp	x10, 438000 <_Znam@GLIBCXX_3.4>
  408de4:	mov	x19, x0
  408de8:	str	x0, [x21, #3592]
  408dec:	str	w9, [x0, #16]
  408df0:	stp	x8, x20, [x0]
  408df4:	str	wzr, [x10, #3600]
  408df8:	b	4083b4 <sqrt@plt+0x6994>
  408dfc:	cmp	w0, #0xa
  408e00:	cset	w8, eq  // eq = none
  408e04:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  408e08:	str	w8, [x9, #3600]
  408e0c:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  408e10:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  408e14:	add	x0, x0, #0xe18
  408e18:	add	x1, x1, #0xe04
  408e1c:	b	40848c <sqrt@plt+0x6a6c>
  408e20:	cmp	w0, #0xa
  408e24:	ldr	x0, [x20, #3592]
  408e28:	cset	w8, eq  // eq = none
  408e2c:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  408e30:	str	w8, [x9, #3600]
  408e34:	cbnz	x0, 408e40 <sqrt@plt+0x7420>
  408e38:	b	4094f4 <sqrt@plt+0x7ad4>
  408e3c:	cbz	x0, 4094f4 <sqrt@plt+0x7ad4>
  408e40:	ldr	x8, [x0]
  408e44:	ldr	x8, [x8, #24]
  408e48:	blr	x8
  408e4c:	cmn	w0, #0x1
  408e50:	b.ne	409178 <sqrt@plt+0x7758>  // b.any
  408e54:	ldr	x8, [x20, #3592]
  408e58:	ldr	x0, [x8, #8]
  408e5c:	cbz	x0, 4094f4 <sqrt@plt+0x7ad4>
  408e60:	str	x0, [x20, #3592]
  408e64:	cbz	x8, 408e3c <sqrt@plt+0x741c>
  408e68:	ldr	x9, [x8]
  408e6c:	mov	x0, x8
  408e70:	ldr	x9, [x9, #8]
  408e74:	blr	x9
  408e78:	ldr	x0, [x20, #3592]
  408e7c:	b	408e3c <sqrt@plt+0x741c>
  408e80:	ldr	x20, [x21, #3592]
  408e84:	cmp	w0, #0xa
  408e88:	cset	w8, eq  // eq = none
  408e8c:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  408e90:	str	w8, [x9, #3600]
  408e94:	cbnz	x20, 408ea0 <sqrt@plt+0x7480>
  408e98:	b	408ee4 <sqrt@plt+0x74c4>
  408e9c:	cbz	x20, 408ee4 <sqrt@plt+0x74c4>
  408ea0:	ldr	x8, [x20]
  408ea4:	mov	x0, x20
  408ea8:	ldr	x8, [x8, #24]
  408eac:	blr	x8
  408eb0:	cmn	w0, #0x1
  408eb4:	b.ne	4091d4 <sqrt@plt+0x77b4>  // b.any
  408eb8:	ldr	x0, [x21, #3592]
  408ebc:	ldr	x20, [x0, #8]
  408ec0:	cbz	x20, 408ee0 <sqrt@plt+0x74c0>
  408ec4:	str	x20, [x21, #3592]
  408ec8:	cbz	x0, 408e9c <sqrt@plt+0x747c>
  408ecc:	ldr	x8, [x0]
  408ed0:	ldr	x8, [x8, #8]
  408ed4:	blr	x8
  408ed8:	ldr	x20, [x21, #3592]
  408edc:	b	408e9c <sqrt@plt+0x747c>
  408ee0:	mov	x20, x0
  408ee4:	mov	w0, #0x18                  	// #24
  408ee8:	bl	41ca74 <_Znwm@@Base>
  408eec:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  408ef0:	add	x8, x8, #0x870
  408ef4:	mov	w9, #0x67                  	// #103
  408ef8:	adrp	x10, 438000 <_Znam@GLIBCXX_3.4>
  408efc:	mov	x19, x0
  408f00:	str	x0, [x21, #3592]
  408f04:	str	w9, [x0, #16]
  408f08:	stp	x8, x20, [x0]
  408f0c:	str	wzr, [x10, #3600]
  408f10:	b	4085fc <sqrt@plt+0x6bdc>
  408f14:	ldr	x19, [x21, #3592]
  408f18:	cmp	w0, #0xa
  408f1c:	cset	w8, eq  // eq = none
  408f20:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  408f24:	str	w8, [x9, #3600]
  408f28:	cbnz	x19, 408f34 <sqrt@plt+0x7514>
  408f2c:	b	408f78 <sqrt@plt+0x7558>
  408f30:	cbz	x19, 408f78 <sqrt@plt+0x7558>
  408f34:	ldr	x8, [x19]
  408f38:	mov	x0, x19
  408f3c:	ldr	x8, [x8, #24]
  408f40:	blr	x8
  408f44:	cmn	w0, #0x1
  408f48:	b.ne	409230 <sqrt@plt+0x7810>  // b.any
  408f4c:	ldr	x0, [x21, #3592]
  408f50:	ldr	x19, [x0, #8]
  408f54:	cbz	x19, 408f74 <sqrt@plt+0x7554>
  408f58:	str	x19, [x21, #3592]
  408f5c:	cbz	x0, 408f30 <sqrt@plt+0x7510>
  408f60:	ldr	x8, [x0]
  408f64:	ldr	x8, [x8, #8]
  408f68:	blr	x8
  408f6c:	ldr	x19, [x21, #3592]
  408f70:	b	408f30 <sqrt@plt+0x7510>
  408f74:	mov	x19, x0
  408f78:	mov	w0, #0x18                  	// #24
  408f7c:	bl	41ca74 <_Znwm@@Base>
  408f80:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  408f84:	add	x8, x8, #0x870
  408f88:	mov	w9, #0x69                  	// #105
  408f8c:	adrp	x10, 438000 <_Znam@GLIBCXX_3.4>
  408f90:	mov	x20, x0
  408f94:	str	x0, [x21, #3592]
  408f98:	str	w9, [x0, #16]
  408f9c:	stp	x8, x19, [x0]
  408fa0:	str	wzr, [x10, #3600]
  408fa4:	b	4086a4 <sqrt@plt+0x6c84>
  408fa8:	cmp	w0, #0xa
  408fac:	cset	w8, eq  // eq = none
  408fb0:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  408fb4:	str	w8, [x9, #3600]
  408fb8:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  408fbc:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  408fc0:	add	x0, x0, #0xe18
  408fc4:	add	x1, x1, #0xe15
  408fc8:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  408fcc:	mov	w19, #0x144                 	// #324
  408fd0:	b	408778 <sqrt@plt+0x6d58>
  408fd4:	ldr	x20, [x21, #3592]
  408fd8:	cmp	w0, #0xa
  408fdc:	cset	w8, eq  // eq = none
  408fe0:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  408fe4:	str	w8, [x9, #3600]
  408fe8:	cbnz	x20, 408ff4 <sqrt@plt+0x75d4>
  408fec:	b	409038 <sqrt@plt+0x7618>
  408ff0:	cbz	x20, 409038 <sqrt@plt+0x7618>
  408ff4:	ldr	x8, [x20]
  408ff8:	mov	x0, x20
  408ffc:	ldr	x8, [x8, #24]
  409000:	blr	x8
  409004:	cmn	w0, #0x1
  409008:	b.ne	40928c <sqrt@plt+0x786c>  // b.any
  40900c:	ldr	x0, [x21, #3592]
  409010:	ldr	x20, [x0, #8]
  409014:	cbz	x20, 409034 <sqrt@plt+0x7614>
  409018:	str	x20, [x21, #3592]
  40901c:	cbz	x0, 408ff0 <sqrt@plt+0x75d0>
  409020:	ldr	x8, [x0]
  409024:	ldr	x8, [x8, #8]
  409028:	blr	x8
  40902c:	ldr	x20, [x21, #3592]
  409030:	b	408ff0 <sqrt@plt+0x75d0>
  409034:	mov	x20, x0
  409038:	mov	w0, #0x18                  	// #24
  40903c:	bl	41ca74 <_Znwm@@Base>
  409040:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  409044:	add	x8, x8, #0x870
  409048:	mov	w9, #0x61                  	// #97
  40904c:	adrp	x10, 438000 <_Znam@GLIBCXX_3.4>
  409050:	mov	x19, x0
  409054:	str	x0, [x21, #3592]
  409058:	str	w9, [x0, #16]
  40905c:	stp	x8, x20, [x0]
  409060:	str	wzr, [x10, #3600]
  409064:	b	408848 <sqrt@plt+0x6e28>
  409068:	cmp	w0, #0x74
  40906c:	b.ne	40939c <sqrt@plt+0x797c>  // b.any
  409070:	ldr	x19, [x21, #3592]
  409074:	cbz	x19, 409374 <sqrt@plt+0x7954>
  409078:	mov	x0, x19
  40907c:	b	409084 <sqrt@plt+0x7664>
  409080:	cbz	x0, 409370 <sqrt@plt+0x7950>
  409084:	ldr	x8, [x0]
  409088:	ldr	x8, [x8, #16]
  40908c:	blr	x8
  409090:	cmn	w0, #0x1
  409094:	b.ne	409310 <sqrt@plt+0x78f0>  // b.any
  409098:	ldr	x19, [x21, #3592]
  40909c:	ldr	x0, [x19, #8]
  4090a0:	cbz	x0, 409324 <sqrt@plt+0x7904>
  4090a4:	str	x0, [x21, #3592]
  4090a8:	cbz	x19, 409080 <sqrt@plt+0x7660>
  4090ac:	ldr	x8, [x19]
  4090b0:	mov	x0, x19
  4090b4:	ldr	x8, [x8, #8]
  4090b8:	blr	x8
  4090bc:	ldr	x0, [x21, #3592]
  4090c0:	b	409080 <sqrt@plt+0x7660>
  4090c4:	cmp	w0, #0x74
  4090c8:	b.ne	4092e8 <sqrt@plt+0x78c8>  // b.any
  4090cc:	ldr	x19, [x21, #3592]
  4090d0:	cbz	x19, 409414 <sqrt@plt+0x79f4>
  4090d4:	mov	x0, x19
  4090d8:	b	4090e0 <sqrt@plt+0x76c0>
  4090dc:	cbz	x0, 409410 <sqrt@plt+0x79f0>
  4090e0:	ldr	x8, [x0]
  4090e4:	ldr	x8, [x8, #16]
  4090e8:	blr	x8
  4090ec:	cmn	w0, #0x1
  4090f0:	b.ne	4093b0 <sqrt@plt+0x7990>  // b.any
  4090f4:	ldr	x19, [x21, #3592]
  4090f8:	ldr	x0, [x19, #8]
  4090fc:	cbz	x0, 4093c4 <sqrt@plt+0x79a4>
  409100:	str	x0, [x21, #3592]
  409104:	cbz	x19, 4090dc <sqrt@plt+0x76bc>
  409108:	ldr	x8, [x19]
  40910c:	mov	x0, x19
  409110:	ldr	x8, [x8, #8]
  409114:	blr	x8
  409118:	ldr	x0, [x21, #3592]
  40911c:	b	4090dc <sqrt@plt+0x76bc>
  409120:	cmp	w0, #0x74
  409124:	b.ne	4092f0 <sqrt@plt+0x78d0>  // b.any
  409128:	ldr	x0, [x21, #3592]
  40912c:	cbnz	x0, 409138 <sqrt@plt+0x7718>
  409130:	b	409454 <sqrt@plt+0x7a34>
  409134:	cbz	x0, 409454 <sqrt@plt+0x7a34>
  409138:	ldr	x8, [x0]
  40913c:	ldr	x8, [x8, #16]
  409140:	blr	x8
  409144:	cmn	w0, #0x1
  409148:	b.ne	409444 <sqrt@plt+0x7a24>  // b.any
  40914c:	ldr	x8, [x21, #3592]
  409150:	ldr	x0, [x8, #8]
  409154:	cbz	x0, 409454 <sqrt@plt+0x7a34>
  409158:	str	x0, [x21, #3592]
  40915c:	cbz	x8, 409134 <sqrt@plt+0x7714>
  409160:	ldr	x9, [x8]
  409164:	mov	x0, x8
  409168:	ldr	x9, [x9, #8]
  40916c:	blr	x9
  409170:	ldr	x0, [x21, #3592]
  409174:	b	409134 <sqrt@plt+0x7714>
  409178:	cmp	w0, #0x74
  40917c:	b.ne	4094f4 <sqrt@plt+0x7ad4>  // b.any
  409180:	ldr	x19, [x20, #3592]
  409184:	cbz	x19, 4094cc <sqrt@plt+0x7aac>
  409188:	mov	x0, x19
  40918c:	b	409194 <sqrt@plt+0x7774>
  409190:	cbz	x0, 4094c8 <sqrt@plt+0x7aa8>
  409194:	ldr	x8, [x0]
  409198:	ldr	x8, [x8, #16]
  40919c:	blr	x8
  4091a0:	cmn	w0, #0x1
  4091a4:	b.ne	409468 <sqrt@plt+0x7a48>  // b.any
  4091a8:	ldr	x19, [x20, #3592]
  4091ac:	ldr	x0, [x19, #8]
  4091b0:	cbz	x0, 40947c <sqrt@plt+0x7a5c>
  4091b4:	str	x0, [x20, #3592]
  4091b8:	cbz	x19, 409190 <sqrt@plt+0x7770>
  4091bc:	ldr	x8, [x19]
  4091c0:	mov	x0, x19
  4091c4:	ldr	x8, [x8, #8]
  4091c8:	blr	x8
  4091cc:	ldr	x0, [x20, #3592]
  4091d0:	b	409190 <sqrt@plt+0x7770>
  4091d4:	cmp	w0, #0x68
  4091d8:	b.ne	4092f8 <sqrt@plt+0x78d8>  // b.any
  4091dc:	ldr	x19, [x21, #3592]
  4091e0:	cbz	x19, 409574 <sqrt@plt+0x7b54>
  4091e4:	mov	x0, x19
  4091e8:	b	4091f0 <sqrt@plt+0x77d0>
  4091ec:	cbz	x0, 409570 <sqrt@plt+0x7b50>
  4091f0:	ldr	x8, [x0]
  4091f4:	ldr	x8, [x8, #16]
  4091f8:	blr	x8
  4091fc:	cmn	w0, #0x1
  409200:	b.ne	409510 <sqrt@plt+0x7af0>  // b.any
  409204:	ldr	x19, [x21, #3592]
  409208:	ldr	x0, [x19, #8]
  40920c:	cbz	x0, 409524 <sqrt@plt+0x7b04>
  409210:	str	x0, [x21, #3592]
  409214:	cbz	x19, 4091ec <sqrt@plt+0x77cc>
  409218:	ldr	x8, [x19]
  40921c:	mov	x0, x19
  409220:	ldr	x8, [x8, #8]
  409224:	blr	x8
  409228:	ldr	x0, [x21, #3592]
  40922c:	b	4091ec <sqrt@plt+0x77cc>
  409230:	cmp	w0, #0x67
  409234:	b.ne	409300 <sqrt@plt+0x78e0>  // b.any
  409238:	ldr	x20, [x21, #3592]
  40923c:	cbz	x20, 409608 <sqrt@plt+0x7be8>
  409240:	mov	x0, x20
  409244:	b	40924c <sqrt@plt+0x782c>
  409248:	cbz	x0, 409604 <sqrt@plt+0x7be4>
  40924c:	ldr	x8, [x0]
  409250:	ldr	x8, [x8, #16]
  409254:	blr	x8
  409258:	cmn	w0, #0x1
  40925c:	b.ne	4095a4 <sqrt@plt+0x7b84>  // b.any
  409260:	ldr	x20, [x21, #3592]
  409264:	ldr	x0, [x20, #8]
  409268:	cbz	x0, 4095b8 <sqrt@plt+0x7b98>
  40926c:	str	x0, [x21, #3592]
  409270:	cbz	x20, 409248 <sqrt@plt+0x7828>
  409274:	ldr	x8, [x20]
  409278:	mov	x0, x20
  40927c:	ldr	x8, [x8, #8]
  409280:	blr	x8
  409284:	ldr	x0, [x21, #3592]
  409288:	b	409248 <sqrt@plt+0x7828>
  40928c:	cmp	w0, #0x72
  409290:	b.ne	409308 <sqrt@plt+0x78e8>  // b.any
  409294:	ldr	x19, [x21, #3592]
  409298:	cbz	x19, 40969c <sqrt@plt+0x7c7c>
  40929c:	mov	x0, x19
  4092a0:	b	4092a8 <sqrt@plt+0x7888>
  4092a4:	cbz	x0, 409698 <sqrt@plt+0x7c78>
  4092a8:	ldr	x8, [x0]
  4092ac:	ldr	x8, [x8, #16]
  4092b0:	blr	x8
  4092b4:	cmn	w0, #0x1
  4092b8:	b.ne	409638 <sqrt@plt+0x7c18>  // b.any
  4092bc:	ldr	x19, [x21, #3592]
  4092c0:	ldr	x0, [x19, #8]
  4092c4:	cbz	x0, 40964c <sqrt@plt+0x7c2c>
  4092c8:	str	x0, [x21, #3592]
  4092cc:	cbz	x19, 4092a4 <sqrt@plt+0x7884>
  4092d0:	ldr	x8, [x19]
  4092d4:	mov	x0, x19
  4092d8:	ldr	x8, [x8, #8]
  4092dc:	blr	x8
  4092e0:	ldr	x0, [x21, #3592]
  4092e4:	b	4092a4 <sqrt@plt+0x7884>
  4092e8:	ldr	x20, [x21, #3592]
  4092ec:	b	408d38 <sqrt@plt+0x7318>
  4092f0:	ldr	x20, [x21, #3592]
  4092f4:	b	408dcc <sqrt@plt+0x73ac>
  4092f8:	ldr	x20, [x21, #3592]
  4092fc:	b	408ee4 <sqrt@plt+0x74c4>
  409300:	ldr	x19, [x21, #3592]
  409304:	b	408f78 <sqrt@plt+0x7558>
  409308:	ldr	x20, [x21, #3592]
  40930c:	b	409038 <sqrt@plt+0x7618>
  409310:	ldr	x19, [x21, #3592]
  409314:	cmp	w0, #0xa
  409318:	cset	w8, eq  // eq = none
  40931c:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  409320:	str	w8, [x9, #3600]
  409324:	cbnz	x19, 409330 <sqrt@plt+0x7910>
  409328:	b	409374 <sqrt@plt+0x7954>
  40932c:	cbz	x19, 409374 <sqrt@plt+0x7954>
  409330:	ldr	x8, [x19]
  409334:	mov	x0, x19
  409338:	ldr	x8, [x8, #24]
  40933c:	blr	x8
  409340:	cmn	w0, #0x1
  409344:	b.ne	4096cc <sqrt@plt+0x7cac>  // b.any
  409348:	ldr	x0, [x21, #3592]
  40934c:	ldr	x19, [x0, #8]
  409350:	cbz	x19, 409370 <sqrt@plt+0x7950>
  409354:	str	x19, [x21, #3592]
  409358:	cbz	x0, 40932c <sqrt@plt+0x790c>
  40935c:	ldr	x8, [x0]
  409360:	ldr	x8, [x8, #8]
  409364:	blr	x8
  409368:	ldr	x19, [x21, #3592]
  40936c:	b	40932c <sqrt@plt+0x790c>
  409370:	mov	x19, x0
  409374:	mov	w0, #0x18                  	// #24
  409378:	bl	41ca74 <_Znwm@@Base>
  40937c:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  409380:	add	x8, x8, #0x870
  409384:	mov	w9, #0x74                  	// #116
  409388:	adrp	x10, 438000 <_Znam@GLIBCXX_3.4>
  40938c:	str	x0, [x21, #3592]
  409390:	str	w9, [x0, #16]
  409394:	stp	x8, x19, [x0]
  409398:	str	wzr, [x10, #3600]
  40939c:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  4093a0:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  4093a4:	add	x0, x0, #0xe18
  4093a8:	add	x1, x1, #0xe2c
  4093ac:	b	4081fc <sqrt@plt+0x67dc>
  4093b0:	ldr	x19, [x21, #3592]
  4093b4:	cmp	w0, #0xa
  4093b8:	cset	w8, eq  // eq = none
  4093bc:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  4093c0:	str	w8, [x9, #3600]
  4093c4:	cbnz	x19, 4093d0 <sqrt@plt+0x79b0>
  4093c8:	b	409414 <sqrt@plt+0x79f4>
  4093cc:	cbz	x19, 409414 <sqrt@plt+0x79f4>
  4093d0:	ldr	x8, [x19]
  4093d4:	mov	x0, x19
  4093d8:	ldr	x8, [x8, #24]
  4093dc:	blr	x8
  4093e0:	cmn	w0, #0x1
  4093e4:	b.ne	409728 <sqrt@plt+0x7d08>  // b.any
  4093e8:	ldr	x0, [x21, #3592]
  4093ec:	ldr	x19, [x0, #8]
  4093f0:	cbz	x19, 409410 <sqrt@plt+0x79f0>
  4093f4:	str	x19, [x21, #3592]
  4093f8:	cbz	x0, 4093cc <sqrt@plt+0x79ac>
  4093fc:	ldr	x8, [x0]
  409400:	ldr	x8, [x8, #8]
  409404:	blr	x8
  409408:	ldr	x19, [x21, #3592]
  40940c:	b	4093cc <sqrt@plt+0x79ac>
  409410:	mov	x19, x0
  409414:	mov	w0, #0x18                  	// #24
  409418:	bl	41ca74 <_Znwm@@Base>
  40941c:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  409420:	add	x8, x8, #0x870
  409424:	mov	w9, #0x74                  	// #116
  409428:	adrp	x10, 438000 <_Znam@GLIBCXX_3.4>
  40942c:	mov	x20, x0
  409430:	str	x0, [x21, #3592]
  409434:	str	w9, [x0, #16]
  409438:	stp	x8, x19, [x0]
  40943c:	str	wzr, [x10, #3600]
  409440:	b	408d38 <sqrt@plt+0x7318>
  409444:	cmp	w0, #0xa
  409448:	cset	w8, eq  // eq = none
  40944c:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  409450:	str	w8, [x9, #3600]
  409454:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  409458:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40945c:	add	x0, x0, #0xe18
  409460:	add	x1, x1, #0xe0c
  409464:	b	408534 <sqrt@plt+0x6b14>
  409468:	ldr	x19, [x20, #3592]
  40946c:	cmp	w0, #0xa
  409470:	cset	w8, eq  // eq = none
  409474:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  409478:	str	w8, [x9, #3600]
  40947c:	cbnz	x19, 409488 <sqrt@plt+0x7a68>
  409480:	b	4094cc <sqrt@plt+0x7aac>
  409484:	cbz	x19, 4094cc <sqrt@plt+0x7aac>
  409488:	ldr	x8, [x19]
  40948c:	mov	x0, x19
  409490:	ldr	x8, [x8, #24]
  409494:	blr	x8
  409498:	cmn	w0, #0x1
  40949c:	b.ne	409784 <sqrt@plt+0x7d64>  // b.any
  4094a0:	ldr	x0, [x20, #3592]
  4094a4:	ldr	x19, [x0, #8]
  4094a8:	cbz	x19, 4094c8 <sqrt@plt+0x7aa8>
  4094ac:	str	x19, [x20, #3592]
  4094b0:	cbz	x0, 409484 <sqrt@plt+0x7a64>
  4094b4:	ldr	x8, [x0]
  4094b8:	ldr	x8, [x8, #8]
  4094bc:	blr	x8
  4094c0:	ldr	x19, [x20, #3592]
  4094c4:	b	409484 <sqrt@plt+0x7a64>
  4094c8:	mov	x19, x0
  4094cc:	mov	w0, #0x18                  	// #24
  4094d0:	bl	41ca74 <_Znwm@@Base>
  4094d4:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  4094d8:	add	x8, x8, #0x870
  4094dc:	mov	w9, #0x74                  	// #116
  4094e0:	adrp	x10, 438000 <_Znam@GLIBCXX_3.4>
  4094e4:	str	x0, [x20, #3592]
  4094e8:	str	w9, [x0, #16]
  4094ec:	stp	x8, x19, [x0]
  4094f0:	str	wzr, [x10, #3600]
  4094f4:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  4094f8:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  4094fc:	add	x0, x0, #0xe18
  409500:	add	x1, x1, #0xdea
  409504:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  409508:	mov	w19, #0x143                 	// #323
  40950c:	b	408778 <sqrt@plt+0x6d58>
  409510:	ldr	x19, [x21, #3592]
  409514:	cmp	w0, #0xa
  409518:	cset	w8, eq  // eq = none
  40951c:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  409520:	str	w8, [x9, #3600]
  409524:	cbnz	x19, 409530 <sqrt@plt+0x7b10>
  409528:	b	409574 <sqrt@plt+0x7b54>
  40952c:	cbz	x19, 409574 <sqrt@plt+0x7b54>
  409530:	ldr	x8, [x19]
  409534:	mov	x0, x19
  409538:	ldr	x8, [x8, #24]
  40953c:	blr	x8
  409540:	cmn	w0, #0x1
  409544:	b.ne	4097dc <sqrt@plt+0x7dbc>  // b.any
  409548:	ldr	x0, [x21, #3592]
  40954c:	ldr	x19, [x0, #8]
  409550:	cbz	x19, 409570 <sqrt@plt+0x7b50>
  409554:	str	x19, [x21, #3592]
  409558:	cbz	x0, 40952c <sqrt@plt+0x7b0c>
  40955c:	ldr	x8, [x0]
  409560:	ldr	x8, [x8, #8]
  409564:	blr	x8
  409568:	ldr	x19, [x21, #3592]
  40956c:	b	40952c <sqrt@plt+0x7b0c>
  409570:	mov	x19, x0
  409574:	mov	w0, #0x18                  	// #24
  409578:	bl	41ca74 <_Znwm@@Base>
  40957c:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  409580:	add	x8, x8, #0x870
  409584:	mov	w9, #0x68                  	// #104
  409588:	adrp	x10, 438000 <_Znam@GLIBCXX_3.4>
  40958c:	mov	x20, x0
  409590:	str	x0, [x21, #3592]
  409594:	str	w9, [x0, #16]
  409598:	stp	x8, x19, [x0]
  40959c:	str	wzr, [x10, #3600]
  4095a0:	b	408ee4 <sqrt@plt+0x74c4>
  4095a4:	ldr	x20, [x21, #3592]
  4095a8:	cmp	w0, #0xa
  4095ac:	cset	w8, eq  // eq = none
  4095b0:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  4095b4:	str	w8, [x9, #3600]
  4095b8:	cbnz	x20, 4095c4 <sqrt@plt+0x7ba4>
  4095bc:	b	409608 <sqrt@plt+0x7be8>
  4095c0:	cbz	x20, 409608 <sqrt@plt+0x7be8>
  4095c4:	ldr	x8, [x20]
  4095c8:	mov	x0, x20
  4095cc:	ldr	x8, [x8, #24]
  4095d0:	blr	x8
  4095d4:	cmn	w0, #0x1
  4095d8:	b.ne	409834 <sqrt@plt+0x7e14>  // b.any
  4095dc:	ldr	x0, [x21, #3592]
  4095e0:	ldr	x20, [x0, #8]
  4095e4:	cbz	x20, 409604 <sqrt@plt+0x7be4>
  4095e8:	str	x20, [x21, #3592]
  4095ec:	cbz	x0, 4095c0 <sqrt@plt+0x7ba0>
  4095f0:	ldr	x8, [x0]
  4095f4:	ldr	x8, [x8, #8]
  4095f8:	blr	x8
  4095fc:	ldr	x20, [x21, #3592]
  409600:	b	4095c0 <sqrt@plt+0x7ba0>
  409604:	mov	x20, x0
  409608:	mov	w0, #0x18                  	// #24
  40960c:	bl	41ca74 <_Znwm@@Base>
  409610:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  409614:	add	x8, x8, #0x870
  409618:	mov	w9, #0x67                  	// #103
  40961c:	adrp	x10, 438000 <_Znam@GLIBCXX_3.4>
  409620:	mov	x19, x0
  409624:	str	x0, [x21, #3592]
  409628:	str	w9, [x0, #16]
  40962c:	stp	x8, x20, [x0]
  409630:	str	wzr, [x10, #3600]
  409634:	b	408f78 <sqrt@plt+0x7558>
  409638:	ldr	x19, [x21, #3592]
  40963c:	cmp	w0, #0xa
  409640:	cset	w8, eq  // eq = none
  409644:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  409648:	str	w8, [x9, #3600]
  40964c:	cbnz	x19, 409658 <sqrt@plt+0x7c38>
  409650:	b	40969c <sqrt@plt+0x7c7c>
  409654:	cbz	x19, 40969c <sqrt@plt+0x7c7c>
  409658:	ldr	x8, [x19]
  40965c:	mov	x0, x19
  409660:	ldr	x8, [x8, #24]
  409664:	blr	x8
  409668:	cmn	w0, #0x1
  40966c:	b.ne	409890 <sqrt@plt+0x7e70>  // b.any
  409670:	ldr	x0, [x21, #3592]
  409674:	ldr	x19, [x0, #8]
  409678:	cbz	x19, 409698 <sqrt@plt+0x7c78>
  40967c:	str	x19, [x21, #3592]
  409680:	cbz	x0, 409654 <sqrt@plt+0x7c34>
  409684:	ldr	x8, [x0]
  409688:	ldr	x8, [x8, #8]
  40968c:	blr	x8
  409690:	ldr	x19, [x21, #3592]
  409694:	b	409654 <sqrt@plt+0x7c34>
  409698:	mov	x19, x0
  40969c:	mov	w0, #0x18                  	// #24
  4096a0:	bl	41ca74 <_Znwm@@Base>
  4096a4:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  4096a8:	add	x8, x8, #0x870
  4096ac:	mov	w9, #0x72                  	// #114
  4096b0:	adrp	x10, 438000 <_Znam@GLIBCXX_3.4>
  4096b4:	mov	x20, x0
  4096b8:	str	x0, [x21, #3592]
  4096bc:	str	w9, [x0, #16]
  4096c0:	stp	x8, x19, [x0]
  4096c4:	str	wzr, [x10, #3600]
  4096c8:	b	409038 <sqrt@plt+0x7618>
  4096cc:	cmp	w0, #0x6f
  4096d0:	b.ne	4098e8 <sqrt@plt+0x7ec8>  // b.any
  4096d4:	ldr	x20, [x21, #3592]
  4096d8:	cbz	x20, 40997c <sqrt@plt+0x7f5c>
  4096dc:	mov	x0, x20
  4096e0:	b	4096e8 <sqrt@plt+0x7cc8>
  4096e4:	cbz	x0, 409978 <sqrt@plt+0x7f58>
  4096e8:	ldr	x8, [x0]
  4096ec:	ldr	x8, [x8, #16]
  4096f0:	blr	x8
  4096f4:	cmn	w0, #0x1
  4096f8:	b.ne	409918 <sqrt@plt+0x7ef8>  // b.any
  4096fc:	ldr	x20, [x21, #3592]
  409700:	ldr	x0, [x20, #8]
  409704:	cbz	x0, 40992c <sqrt@plt+0x7f0c>
  409708:	str	x0, [x21, #3592]
  40970c:	cbz	x20, 4096e4 <sqrt@plt+0x7cc4>
  409710:	ldr	x8, [x20]
  409714:	mov	x0, x20
  409718:	ldr	x8, [x8, #8]
  40971c:	blr	x8
  409720:	ldr	x0, [x21, #3592]
  409724:	b	4096e4 <sqrt@plt+0x7cc4>
  409728:	cmp	w0, #0x65
  40972c:	b.ne	4098f0 <sqrt@plt+0x7ed0>  // b.any
  409730:	ldr	x20, [x21, #3592]
  409734:	cbz	x20, 409a10 <sqrt@plt+0x7ff0>
  409738:	mov	x0, x20
  40973c:	b	409744 <sqrt@plt+0x7d24>
  409740:	cbz	x0, 409a0c <sqrt@plt+0x7fec>
  409744:	ldr	x8, [x0]
  409748:	ldr	x8, [x8, #16]
  40974c:	blr	x8
  409750:	cmn	w0, #0x1
  409754:	b.ne	4099ac <sqrt@plt+0x7f8c>  // b.any
  409758:	ldr	x20, [x21, #3592]
  40975c:	ldr	x0, [x20, #8]
  409760:	cbz	x0, 4099c0 <sqrt@plt+0x7fa0>
  409764:	str	x0, [x21, #3592]
  409768:	cbz	x20, 409740 <sqrt@plt+0x7d20>
  40976c:	ldr	x8, [x20]
  409770:	mov	x0, x20
  409774:	ldr	x8, [x8, #8]
  409778:	blr	x8
  40977c:	ldr	x0, [x21, #3592]
  409780:	b	409740 <sqrt@plt+0x7d20>
  409784:	cmp	w0, #0x68
  409788:	b.ne	4098f8 <sqrt@plt+0x7ed8>  // b.any
  40978c:	ldr	x0, [x20, #3592]
  409790:	cbnz	x0, 40979c <sqrt@plt+0x7d7c>
  409794:	b	409a50 <sqrt@plt+0x8030>
  409798:	cbz	x0, 409a50 <sqrt@plt+0x8030>
  40979c:	ldr	x8, [x0]
  4097a0:	ldr	x8, [x8, #16]
  4097a4:	blr	x8
  4097a8:	cmn	w0, #0x1
  4097ac:	b.ne	409a40 <sqrt@plt+0x8020>  // b.any
  4097b0:	ldr	x8, [x20, #3592]
  4097b4:	ldr	x0, [x8, #8]
  4097b8:	cbz	x0, 409a50 <sqrt@plt+0x8030>
  4097bc:	str	x0, [x20, #3592]
  4097c0:	cbz	x8, 409798 <sqrt@plt+0x7d78>
  4097c4:	ldr	x9, [x8]
  4097c8:	mov	x0, x8
  4097cc:	ldr	x9, [x9, #8]
  4097d0:	blr	x9
  4097d4:	ldr	x0, [x20, #3592]
  4097d8:	b	409798 <sqrt@plt+0x7d78>
  4097dc:	cmp	w0, #0x74
  4097e0:	b.ne	409900 <sqrt@plt+0x7ee0>  // b.any
  4097e4:	ldr	x0, [x21, #3592]
  4097e8:	cbnz	x0, 4097f4 <sqrt@plt+0x7dd4>
  4097ec:	b	409a74 <sqrt@plt+0x8054>
  4097f0:	cbz	x0, 409a74 <sqrt@plt+0x8054>
  4097f4:	ldr	x8, [x0]
  4097f8:	ldr	x8, [x8, #16]
  4097fc:	blr	x8
  409800:	cmn	w0, #0x1
  409804:	b.ne	409a64 <sqrt@plt+0x8044>  // b.any
  409808:	ldr	x8, [x21, #3592]
  40980c:	ldr	x0, [x8, #8]
  409810:	cbz	x0, 409a74 <sqrt@plt+0x8054>
  409814:	str	x0, [x21, #3592]
  409818:	cbz	x8, 4097f0 <sqrt@plt+0x7dd0>
  40981c:	ldr	x9, [x8]
  409820:	mov	x0, x8
  409824:	ldr	x9, [x9, #8]
  409828:	blr	x9
  40982c:	ldr	x0, [x21, #3592]
  409830:	b	4097f0 <sqrt@plt+0x7dd0>
  409834:	cmp	w0, #0x68
  409838:	b.ne	409908 <sqrt@plt+0x7ee8>  // b.any
  40983c:	ldr	x19, [x21, #3592]
  409840:	cbz	x19, 409aec <sqrt@plt+0x80cc>
  409844:	mov	x0, x19
  409848:	b	409850 <sqrt@plt+0x7e30>
  40984c:	cbz	x0, 409ae8 <sqrt@plt+0x80c8>
  409850:	ldr	x8, [x0]
  409854:	ldr	x8, [x8, #16]
  409858:	blr	x8
  40985c:	cmn	w0, #0x1
  409860:	b.ne	409a88 <sqrt@plt+0x8068>  // b.any
  409864:	ldr	x19, [x21, #3592]
  409868:	ldr	x0, [x19, #8]
  40986c:	cbz	x0, 409a9c <sqrt@plt+0x807c>
  409870:	str	x0, [x21, #3592]
  409874:	cbz	x19, 40984c <sqrt@plt+0x7e2c>
  409878:	ldr	x8, [x19]
  40987c:	mov	x0, x19
  409880:	ldr	x8, [x8, #8]
  409884:	blr	x8
  409888:	ldr	x0, [x21, #3592]
  40988c:	b	40984c <sqrt@plt+0x7e2c>
  409890:	cmp	w0, #0x74
  409894:	b.ne	409910 <sqrt@plt+0x7ef0>  // b.any
  409898:	ldr	x0, [x21, #3592]
  40989c:	cbnz	x0, 4098a8 <sqrt@plt+0x7e88>
  4098a0:	b	409b2c <sqrt@plt+0x810c>
  4098a4:	cbz	x0, 409b2c <sqrt@plt+0x810c>
  4098a8:	ldr	x8, [x0]
  4098ac:	ldr	x8, [x8, #16]
  4098b0:	blr	x8
  4098b4:	cmn	w0, #0x1
  4098b8:	b.ne	409b1c <sqrt@plt+0x80fc>  // b.any
  4098bc:	ldr	x8, [x21, #3592]
  4098c0:	ldr	x0, [x8, #8]
  4098c4:	cbz	x0, 409b2c <sqrt@plt+0x810c>
  4098c8:	str	x0, [x21, #3592]
  4098cc:	cbz	x8, 4098a4 <sqrt@plt+0x7e84>
  4098d0:	ldr	x9, [x8]
  4098d4:	mov	x0, x8
  4098d8:	ldr	x9, [x9, #8]
  4098dc:	blr	x9
  4098e0:	ldr	x0, [x21, #3592]
  4098e4:	b	4098a4 <sqrt@plt+0x7e84>
  4098e8:	ldr	x19, [x21, #3592]
  4098ec:	b	409374 <sqrt@plt+0x7954>
  4098f0:	ldr	x19, [x21, #3592]
  4098f4:	b	409414 <sqrt@plt+0x79f4>
  4098f8:	ldr	x19, [x20, #3592]
  4098fc:	b	4094cc <sqrt@plt+0x7aac>
  409900:	ldr	x19, [x21, #3592]
  409904:	b	409574 <sqrt@plt+0x7b54>
  409908:	ldr	x20, [x21, #3592]
  40990c:	b	409608 <sqrt@plt+0x7be8>
  409910:	ldr	x19, [x21, #3592]
  409914:	b	40969c <sqrt@plt+0x7c7c>
  409918:	ldr	x20, [x21, #3592]
  40991c:	cmp	w0, #0xa
  409920:	cset	w8, eq  // eq = none
  409924:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  409928:	str	w8, [x9, #3600]
  40992c:	cbnz	x20, 409938 <sqrt@plt+0x7f18>
  409930:	b	40997c <sqrt@plt+0x7f5c>
  409934:	cbz	x20, 40997c <sqrt@plt+0x7f5c>
  409938:	ldr	x8, [x20]
  40993c:	mov	x0, x20
  409940:	ldr	x8, [x8, #24]
  409944:	blr	x8
  409948:	cmn	w0, #0x1
  40994c:	b.ne	409b48 <sqrt@plt+0x8128>  // b.any
  409950:	ldr	x0, [x21, #3592]
  409954:	ldr	x20, [x0, #8]
  409958:	cbz	x20, 409978 <sqrt@plt+0x7f58>
  40995c:	str	x20, [x21, #3592]
  409960:	cbz	x0, 409934 <sqrt@plt+0x7f14>
  409964:	ldr	x8, [x0]
  409968:	ldr	x8, [x8, #8]
  40996c:	blr	x8
  409970:	ldr	x20, [x21, #3592]
  409974:	b	409934 <sqrt@plt+0x7f14>
  409978:	mov	x20, x0
  40997c:	mov	w0, #0x18                  	// #24
  409980:	bl	41ca74 <_Znwm@@Base>
  409984:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  409988:	add	x8, x8, #0x870
  40998c:	mov	w9, #0x6f                  	// #111
  409990:	adrp	x10, 438000 <_Znam@GLIBCXX_3.4>
  409994:	mov	x19, x0
  409998:	str	x0, [x21, #3592]
  40999c:	str	w9, [x0, #16]
  4099a0:	stp	x8, x20, [x0]
  4099a4:	str	wzr, [x10, #3600]
  4099a8:	b	409374 <sqrt@plt+0x7954>
  4099ac:	ldr	x20, [x21, #3592]
  4099b0:	cmp	w0, #0xa
  4099b4:	cset	w8, eq  // eq = none
  4099b8:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  4099bc:	str	w8, [x9, #3600]
  4099c0:	cbnz	x20, 4099cc <sqrt@plt+0x7fac>
  4099c4:	b	409a10 <sqrt@plt+0x7ff0>
  4099c8:	cbz	x20, 409a10 <sqrt@plt+0x7ff0>
  4099cc:	ldr	x8, [x20]
  4099d0:	mov	x0, x20
  4099d4:	ldr	x8, [x8, #24]
  4099d8:	blr	x8
  4099dc:	cmn	w0, #0x1
  4099e0:	b.ne	409ba0 <sqrt@plt+0x8180>  // b.any
  4099e4:	ldr	x0, [x21, #3592]
  4099e8:	ldr	x20, [x0, #8]
  4099ec:	cbz	x20, 409a0c <sqrt@plt+0x7fec>
  4099f0:	str	x20, [x21, #3592]
  4099f4:	cbz	x0, 4099c8 <sqrt@plt+0x7fa8>
  4099f8:	ldr	x8, [x0]
  4099fc:	ldr	x8, [x8, #8]
  409a00:	blr	x8
  409a04:	ldr	x20, [x21, #3592]
  409a08:	b	4099c8 <sqrt@plt+0x7fa8>
  409a0c:	mov	x20, x0
  409a10:	mov	w0, #0x18                  	// #24
  409a14:	bl	41ca74 <_Znwm@@Base>
  409a18:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  409a1c:	add	x8, x8, #0x870
  409a20:	mov	w9, #0x65                  	// #101
  409a24:	adrp	x10, 438000 <_Znam@GLIBCXX_3.4>
  409a28:	mov	x19, x0
  409a2c:	str	x0, [x21, #3592]
  409a30:	str	w9, [x0, #16]
  409a34:	stp	x8, x20, [x0]
  409a38:	str	wzr, [x10, #3600]
  409a3c:	b	409414 <sqrt@plt+0x79f4>
  409a40:	cmp	w0, #0xa
  409a44:	cset	w8, eq  // eq = none
  409a48:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  409a4c:	str	w8, [x9, #3600]
  409a50:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  409a54:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  409a58:	add	x0, x0, #0xe18
  409a5c:	add	x1, x1, #0xde3
  409a60:	b	409504 <sqrt@plt+0x7ae4>
  409a64:	cmp	w0, #0xa
  409a68:	cset	w8, eq  // eq = none
  409a6c:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  409a70:	str	w8, [x9, #3600]
  409a74:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  409a78:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  409a7c:	add	x0, x0, #0xe18
  409a80:	add	x1, x1, #0xe1a
  409a84:	b	408770 <sqrt@plt+0x6d50>
  409a88:	ldr	x19, [x21, #3592]
  409a8c:	cmp	w0, #0xa
  409a90:	cset	w8, eq  // eq = none
  409a94:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  409a98:	str	w8, [x9, #3600]
  409a9c:	cbnz	x19, 409aa8 <sqrt@plt+0x8088>
  409aa0:	b	409aec <sqrt@plt+0x80cc>
  409aa4:	cbz	x19, 409aec <sqrt@plt+0x80cc>
  409aa8:	ldr	x8, [x19]
  409aac:	mov	x0, x19
  409ab0:	ldr	x8, [x8, #24]
  409ab4:	blr	x8
  409ab8:	cmn	w0, #0x1
  409abc:	b.ne	409bf8 <sqrt@plt+0x81d8>  // b.any
  409ac0:	ldr	x0, [x21, #3592]
  409ac4:	ldr	x19, [x0, #8]
  409ac8:	cbz	x19, 409ae8 <sqrt@plt+0x80c8>
  409acc:	str	x19, [x21, #3592]
  409ad0:	cbz	x0, 409aa4 <sqrt@plt+0x8084>
  409ad4:	ldr	x8, [x0]
  409ad8:	ldr	x8, [x8, #8]
  409adc:	blr	x8
  409ae0:	ldr	x19, [x21, #3592]
  409ae4:	b	409aa4 <sqrt@plt+0x8084>
  409ae8:	mov	x19, x0
  409aec:	mov	w0, #0x18                  	// #24
  409af0:	bl	41ca74 <_Znwm@@Base>
  409af4:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  409af8:	add	x8, x8, #0x870
  409afc:	mov	w9, #0x68                  	// #104
  409b00:	adrp	x10, 438000 <_Znam@GLIBCXX_3.4>
  409b04:	mov	x20, x0
  409b08:	str	x0, [x21, #3592]
  409b0c:	str	w9, [x0, #16]
  409b10:	stp	x8, x19, [x0]
  409b14:	str	wzr, [x10, #3600]
  409b18:	b	409608 <sqrt@plt+0x7be8>
  409b1c:	cmp	w0, #0xa
  409b20:	cset	w8, eq  // eq = none
  409b24:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  409b28:	str	w8, [x9, #3600]
  409b2c:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  409b30:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  409b34:	add	x0, x0, #0xe18
  409b38:	add	x1, x1, #0xdfa
  409b3c:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  409b40:	mov	w19, #0x13e                 	// #318
  409b44:	b	408778 <sqrt@plt+0x6d58>
  409b48:	cmp	w0, #0x6d
  409b4c:	b.ne	409c50 <sqrt@plt+0x8230>  // b.any
  409b50:	ldr	x0, [x21, #3592]
  409b54:	cbnz	x0, 409b60 <sqrt@plt+0x8140>
  409b58:	b	409c78 <sqrt@plt+0x8258>
  409b5c:	cbz	x0, 409c78 <sqrt@plt+0x8258>
  409b60:	ldr	x8, [x0]
  409b64:	ldr	x8, [x8, #16]
  409b68:	blr	x8
  409b6c:	cmn	w0, #0x1
  409b70:	b.ne	409c68 <sqrt@plt+0x8248>  // b.any
  409b74:	ldr	x8, [x21, #3592]
  409b78:	ldr	x0, [x8, #8]
  409b7c:	cbz	x0, 409c78 <sqrt@plt+0x8258>
  409b80:	str	x0, [x21, #3592]
  409b84:	cbz	x8, 409b5c <sqrt@plt+0x813c>
  409b88:	ldr	x9, [x8]
  409b8c:	mov	x0, x8
  409b90:	ldr	x9, [x9, #8]
  409b94:	blr	x9
  409b98:	ldr	x0, [x21, #3592]
  409b9c:	b	409b5c <sqrt@plt+0x813c>
  409ba0:	cmp	w0, #0x72
  409ba4:	b.ne	409c58 <sqrt@plt+0x8238>  // b.any
  409ba8:	ldr	x0, [x21, #3592]
  409bac:	cbnz	x0, 409bb8 <sqrt@plt+0x8198>
  409bb0:	b	409c9c <sqrt@plt+0x827c>
  409bb4:	cbz	x0, 409c9c <sqrt@plt+0x827c>
  409bb8:	ldr	x8, [x0]
  409bbc:	ldr	x8, [x8, #16]
  409bc0:	blr	x8
  409bc4:	cmn	w0, #0x1
  409bc8:	b.ne	409c8c <sqrt@plt+0x826c>  // b.any
  409bcc:	ldr	x8, [x21, #3592]
  409bd0:	ldr	x0, [x8, #8]
  409bd4:	cbz	x0, 409c9c <sqrt@plt+0x827c>
  409bd8:	str	x0, [x21, #3592]
  409bdc:	cbz	x8, 409bb4 <sqrt@plt+0x8194>
  409be0:	ldr	x9, [x8]
  409be4:	mov	x0, x8
  409be8:	ldr	x9, [x9, #8]
  409bec:	blr	x9
  409bf0:	ldr	x0, [x21, #3592]
  409bf4:	b	409bb4 <sqrt@plt+0x8194>
  409bf8:	cmp	w0, #0x74
  409bfc:	b.ne	409c60 <sqrt@plt+0x8240>  // b.any
  409c00:	ldr	x0, [x21, #3592]
  409c04:	cbnz	x0, 409c10 <sqrt@plt+0x81f0>
  409c08:	b	409cc0 <sqrt@plt+0x82a0>
  409c0c:	cbz	x0, 409cc0 <sqrt@plt+0x82a0>
  409c10:	ldr	x8, [x0]
  409c14:	ldr	x8, [x8, #16]
  409c18:	blr	x8
  409c1c:	cmn	w0, #0x1
  409c20:	b.ne	409cb0 <sqrt@plt+0x8290>  // b.any
  409c24:	ldr	x8, [x21, #3592]
  409c28:	ldr	x0, [x8, #8]
  409c2c:	cbz	x0, 409cc0 <sqrt@plt+0x82a0>
  409c30:	str	x0, [x21, #3592]
  409c34:	cbz	x8, 409c0c <sqrt@plt+0x81ec>
  409c38:	ldr	x9, [x8]
  409c3c:	mov	x0, x8
  409c40:	ldr	x9, [x9, #8]
  409c44:	blr	x9
  409c48:	ldr	x0, [x21, #3592]
  409c4c:	b	409c0c <sqrt@plt+0x81ec>
  409c50:	ldr	x20, [x21, #3592]
  409c54:	b	40997c <sqrt@plt+0x7f5c>
  409c58:	ldr	x20, [x21, #3592]
  409c5c:	b	409a10 <sqrt@plt+0x7ff0>
  409c60:	ldr	x19, [x21, #3592]
  409c64:	b	409aec <sqrt@plt+0x80cc>
  409c68:	cmp	w0, #0xa
  409c6c:	cset	w8, eq  // eq = none
  409c70:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  409c74:	str	w8, [x9, #3600]
  409c78:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  409c7c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  409c80:	add	x0, x0, #0xe18
  409c84:	add	x1, x1, #0xe24
  409c88:	b	4081fc <sqrt@plt+0x67dc>
  409c8c:	cmp	w0, #0xa
  409c90:	cset	w8, eq  // eq = none
  409c94:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  409c98:	str	w8, [x9, #3600]
  409c9c:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  409ca0:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  409ca4:	add	x0, x0, #0xe18
  409ca8:	add	x1, x1, #0xdc5
  409cac:	b	408344 <sqrt@plt+0x6924>
  409cb0:	cmp	w0, #0xa
  409cb4:	cset	w8, eq  // eq = none
  409cb8:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  409cbc:	str	w8, [x9, #3600]
  409cc0:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  409cc4:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  409cc8:	add	x0, x0, #0xe18
  409ccc:	add	x1, x1, #0xdb7
  409cd0:	b	40858c <sqrt@plt+0x6b6c>
  409cd4:	sub	sp, sp, #0x80
  409cd8:	stp	d9, d8, [sp, #16]
  409cdc:	stp	x29, x30, [sp, #32]
  409ce0:	stp	x28, x27, [sp, #48]
  409ce4:	stp	x26, x25, [sp, #64]
  409ce8:	stp	x24, x23, [sp, #80]
  409cec:	stp	x22, x21, [sp, #96]
  409cf0:	stp	x20, x19, [sp, #112]
  409cf4:	add	x29, sp, #0x10
  409cf8:	stur	w0, [x29, #-4]
  409cfc:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  409d00:	add	x0, x0, #0xe18
  409d04:	bl	41d60c <_ZdlPvm@@Base+0xae8>
  409d08:	adrp	x19, 43a000 <stderr@@GLIBC_2.17+0x1690>
  409d0c:	adrp	x20, 438000 <_Znam@GLIBCXX_3.4>
  409d10:	adrp	x27, 43b000 <stderr@@GLIBC_2.17+0x2690>
  409d14:	adrp	x25, 438000 <_Znam@GLIBCXX_3.4>
  409d18:	adrp	x21, 421000 <_ZdlPvm@@Base+0x44dc>
  409d1c:	adrp	x26, 438000 <_Znam@GLIBCXX_3.4>
  409d20:	adrp	x28, 438000 <_Znam@GLIBCXX_3.4>
  409d24:	adrp	x22, 438000 <_Znam@GLIBCXX_3.4>
  409d28:	add	x19, x19, #0xf0c
  409d2c:	add	x20, x20, #0xe28
  409d30:	add	x27, x27, #0x60c
  409d34:	add	x25, x25, #0xe30
  409d38:	add	x21, x21, #0x500
  409d3c:	ldr	x0, [x28, #3592]
  409d40:	ldr	w24, [x26, #3600]
  409d44:	cbnz	x0, 409d58 <sqrt@plt+0x8338>
  409d48:	mov	w23, #0xffffffff            	// #-1
  409d4c:	cbnz	w24, 409dac <sqrt@plt+0x838c>
  409d50:	b	409db8 <sqrt@plt+0x8398>
  409d54:	cbz	x0, 409d48 <sqrt@plt+0x8328>
  409d58:	ldr	x8, [x0]
  409d5c:	ldr	x8, [x8, #16]
  409d60:	blr	x8
  409d64:	cmn	w0, #0x1
  409d68:	b.ne	409d98 <sqrt@plt+0x8378>  // b.any
  409d6c:	ldr	x8, [x28, #3592]
  409d70:	ldr	x0, [x8, #8]
  409d74:	cbz	x0, 409d48 <sqrt@plt+0x8328>
  409d78:	str	x0, [x28, #3592]
  409d7c:	cbz	x8, 409d54 <sqrt@plt+0x8334>
  409d80:	ldr	x9, [x8]
  409d84:	mov	x0, x8
  409d88:	ldr	x9, [x9, #8]
  409d8c:	blr	x9
  409d90:	ldr	x0, [x28, #3592]
  409d94:	b	409d54 <sqrt@plt+0x8334>
  409d98:	cmp	w0, #0xa
  409d9c:	cset	w8, eq  // eq = none
  409da0:	mov	w23, w0
  409da4:	str	w8, [x26, #3600]
  409da8:	cbz	w24, 409db8 <sqrt@plt+0x8398>
  409dac:	ldr	w8, [x22, #2092]
  409db0:	cmp	w23, w8
  409db4:	b.eq	40a1ac <sqrt@plt+0x878c>  // b.none
  409db8:	add	w8, w23, #0x1
  409dbc:	cmp	w8, #0x7d
  409dc0:	b.hi	409e24 <sqrt@plt+0x8404>  // b.pmore
  409dc4:	adr	x9, 409d3c <sqrt@plt+0x831c>
  409dc8:	ldrh	w10, [x21, x8, lsl #1]
  409dcc:	add	x9, x9, x10, lsl #2
  409dd0:	br	x9
  409dd4:	ldr	x0, [x28, #3592]
  409dd8:	cbnz	x0, 409de4 <sqrt@plt+0x83c4>
  409ddc:	b	40a170 <sqrt@plt+0x8750>
  409de0:	cbz	x0, 40a170 <sqrt@plt+0x8750>
  409de4:	ldr	x8, [x0]
  409de8:	ldr	x8, [x8, #24]
  409dec:	blr	x8
  409df0:	cmn	w0, #0x1
  409df4:	b.ne	40a0e8 <sqrt@plt+0x86c8>  // b.any
  409df8:	ldr	x8, [x28, #3592]
  409dfc:	ldr	x0, [x8, #8]
  409e00:	cbz	x0, 40a170 <sqrt@plt+0x8750>
  409e04:	str	x0, [x28, #3592]
  409e08:	cbz	x8, 409de0 <sqrt@plt+0x83c0>
  409e0c:	ldr	x9, [x8]
  409e10:	mov	x0, x8
  409e14:	ldr	x9, [x9, #8]
  409e18:	blr	x9
  409e1c:	ldr	x0, [x28, #3592]
  409e20:	b	409de0 <sqrt@plt+0x83c0>
  409e24:	mov	x22, x21
  409e28:	and	x21, x23, #0xff
  409e2c:	ldrb	w8, [x19, x21]
  409e30:	cbz	w8, 40a330 <sqrt@plt+0x8910>
  409e34:	mov	x0, x20
  409e38:	bl	41d60c <_ZdlPvm@@Base+0xae8>
  409e3c:	mov	x0, x20
  409e40:	mov	w1, w23
  409e44:	bl	41cf00 <_ZdlPvm@@Base+0x3dc>
  409e48:	b	409e5c <sqrt@plt+0x843c>
  409e4c:	ldr	x9, [x20]
  409e50:	add	w10, w8, #0x1
  409e54:	str	w10, [x20, #8]
  409e58:	strb	w24, [x9, w8, sxtw]
  409e5c:	ldr	x0, [x28, #3592]
  409e60:	cbz	x0, 409f38 <sqrt@plt+0x8518>
  409e64:	ldr	x8, [x0]
  409e68:	ldr	x8, [x8, #24]
  409e6c:	blr	x8
  409e70:	cmn	w0, #0x1
  409e74:	b.ne	409ea8 <sqrt@plt+0x8488>  // b.any
  409e78:	ldr	x8, [x28, #3592]
  409e7c:	ldr	x0, [x8, #8]
  409e80:	cbz	x0, 409f38 <sqrt@plt+0x8518>
  409e84:	str	x0, [x28, #3592]
  409e88:	cbz	x8, 409ea0 <sqrt@plt+0x8480>
  409e8c:	ldr	x9, [x8]
  409e90:	mov	x0, x8
  409e94:	ldr	x9, [x9, #8]
  409e98:	blr	x9
  409e9c:	ldr	x0, [x28, #3592]
  409ea0:	cbnz	x0, 409e64 <sqrt@plt+0x8444>
  409ea4:	b	409f38 <sqrt@plt+0x8518>
  409ea8:	mov	w24, w0
  409eac:	cmp	w0, #0x5f
  409eb0:	b.eq	409ec0 <sqrt@plt+0x84a0>  // b.none
  409eb4:	and	x8, x24, #0xff
  409eb8:	ldrb	w8, [x27, x8]
  409ebc:	cbz	w8, 40a140 <sqrt@plt+0x8720>
  409ec0:	ldr	x0, [x28, #3592]
  409ec4:	cbnz	x0, 409ed0 <sqrt@plt+0x84b0>
  409ec8:	b	409f1c <sqrt@plt+0x84fc>
  409ecc:	cbz	x0, 409f1c <sqrt@plt+0x84fc>
  409ed0:	ldr	x8, [x0]
  409ed4:	ldr	x8, [x8, #16]
  409ed8:	blr	x8
  409edc:	cmn	w0, #0x1
  409ee0:	b.ne	409f10 <sqrt@plt+0x84f0>  // b.any
  409ee4:	ldr	x8, [x28, #3592]
  409ee8:	ldr	x0, [x8, #8]
  409eec:	cbz	x0, 409f1c <sqrt@plt+0x84fc>
  409ef0:	str	x0, [x28, #3592]
  409ef4:	cbz	x8, 409ecc <sqrt@plt+0x84ac>
  409ef8:	ldr	x9, [x8]
  409efc:	mov	x0, x8
  409f00:	ldr	x9, [x9, #8]
  409f04:	blr	x9
  409f08:	ldr	x0, [x28, #3592]
  409f0c:	b	409ecc <sqrt@plt+0x84ac>
  409f10:	cmp	w0, #0xa
  409f14:	cset	w8, eq  // eq = none
  409f18:	str	w8, [x26, #3600]
  409f1c:	ldp	w8, w9, [x25]
  409f20:	cmp	w8, w9
  409f24:	b.lt	409e4c <sqrt@plt+0x842c>  // b.tstop
  409f28:	mov	x0, x20
  409f2c:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  409f30:	ldr	w8, [x20, #8]
  409f34:	b	409e4c <sqrt@plt+0x842c>
  409f38:	mov	x27, x26
  409f3c:	mov	w24, #0xffffffff            	// #-1
  409f40:	ldr	x26, [x20]
  409f44:	ldr	w25, [x20, #8]
  409f48:	mov	x0, x26
  409f4c:	mov	w1, w25
  409f50:	bl	407270 <sqrt@plt+0x5850>
  409f54:	cbnz	w0, 40a348 <sqrt@plt+0x8928>
  409f58:	ldur	w8, [x29, #-4]
  409f5c:	cbz	w8, 40a2dc <sqrt@plt+0x88bc>
  409f60:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  409f64:	ldr	w8, [x8, #3636]
  409f68:	cmp	w25, w8
  409f6c:	b.lt	409f80 <sqrt@plt+0x8560>  // b.tstop
  409f70:	mov	x0, x20
  409f74:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  409f78:	ldr	w25, [x20, #8]
  409f7c:	ldr	x26, [x20]
  409f80:	add	w8, w25, #0x1
  409f84:	str	w8, [x20, #8]
  409f88:	strb	wzr, [x26, w25, sxtw]
  409f8c:	ldr	x23, [x20]
  409f90:	cbnz	x23, 409fa4 <sqrt@plt+0x8584>
  409f94:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  409f98:	mov	w0, #0x1a                  	// #26
  409f9c:	add	x1, x1, #0xb70
  409fa0:	bl	41afa0 <sqrt@plt+0x19580>
  409fa4:	mov	x0, x23
  409fa8:	bl	41cb30 <_ZdlPvm@@Base+0xc>
  409fac:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  409fb0:	add	x8, x8, #0xdf8
  409fb4:	ldr	w21, [x8, #8]
  409fb8:	ldr	x25, [x8]
  409fbc:	udiv	x8, x0, x21
  409fc0:	msub	x26, x8, x21, x0
  409fc4:	lsl	x8, x26, #4
  409fc8:	ldr	x0, [x25, x8]
  409fcc:	cbz	x0, 40a010 <sqrt@plt+0x85f0>
  409fd0:	mov	x1, x23
  409fd4:	bl	401910 <strcmp@plt>
  409fd8:	cbz	w0, 40a004 <sqrt@plt+0x85e4>
  409fdc:	cmp	w26, #0x0
  409fe0:	csel	w8, w21, w26, eq  // eq = none
  409fe4:	sub	w26, w8, #0x1
  409fe8:	lsl	x8, x26, #4
  409fec:	ldr	x0, [x25, x8]
  409ff0:	cbz	x0, 40a010 <sqrt@plt+0x85f0>
  409ff4:	mov	x1, x23
  409ff8:	bl	401910 <strcmp@plt>
  409ffc:	cbnz	w0, 409fdc <sqrt@plt+0x85bc>
  40a000:	mov	w26, w26
  40a004:	add	x8, x25, x26, lsl #4
  40a008:	ldr	x23, [x8, #8]
  40a00c:	b	40a014 <sqrt@plt+0x85f4>
  40a010:	mov	x23, xzr
  40a014:	mov	x21, x22
  40a018:	ldr	w8, [x20, #8]
  40a01c:	mov	x0, x20
  40a020:	sub	w1, w8, #0x1
  40a024:	bl	41d544 <_ZdlPvm@@Base+0xa20>
  40a028:	cbz	x23, 40a2dc <sqrt@plt+0x88bc>
  40a02c:	cmp	w24, #0x28
  40a030:	b.ne	40a09c <sqrt@plt+0x867c>  // b.any
  40a034:	ldr	x0, [x28, #3592]
  40a038:	mov	x26, x27
  40a03c:	adrp	x25, 438000 <_Znam@GLIBCXX_3.4>
  40a040:	adrp	x27, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40a044:	adrp	x22, 438000 <_Znam@GLIBCXX_3.4>
  40a048:	add	x25, x25, #0xe30
  40a04c:	add	x27, x27, #0x60c
  40a050:	cbnz	x0, 40a05c <sqrt@plt+0x863c>
  40a054:	b	40a154 <sqrt@plt+0x8734>
  40a058:	cbz	x0, 40a154 <sqrt@plt+0x8734>
  40a05c:	ldr	x8, [x0]
  40a060:	ldr	x8, [x8, #16]
  40a064:	blr	x8
  40a068:	cmn	w0, #0x1
  40a06c:	b.ne	40a148 <sqrt@plt+0x8728>  // b.any
  40a070:	ldr	x8, [x28, #3592]
  40a074:	ldr	x0, [x8, #8]
  40a078:	cbz	x0, 40a154 <sqrt@plt+0x8734>
  40a07c:	str	x0, [x28, #3592]
  40a080:	cbz	x8, 40a058 <sqrt@plt+0x8638>
  40a084:	ldr	x9, [x8]
  40a088:	mov	x0, x8
  40a08c:	ldr	x9, [x9, #8]
  40a090:	blr	x9
  40a094:	ldr	x0, [x28, #3592]
  40a098:	b	40a058 <sqrt@plt+0x8638>
  40a09c:	mov	w0, #0x20                  	// #32
  40a0a0:	bl	41ca74 <_Znwm@@Base>
  40a0a4:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40a0a8:	mov	x24, x0
  40a0ac:	add	x8, x8, #0x800
  40a0b0:	stp	x8, xzr, [x0]
  40a0b4:	mov	x0, x23
  40a0b8:	bl	41d904 <_ZdlPvm@@Base+0xde0>
  40a0bc:	ldr	x8, [x28, #3592]
  40a0c0:	mov	x26, x27
  40a0c4:	adrp	x25, 438000 <_Znam@GLIBCXX_3.4>
  40a0c8:	adrp	x27, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40a0cc:	stp	x0, x0, [x24, #16]
  40a0d0:	str	x8, [x24, #8]
  40a0d4:	str	x24, [x28, #3592]
  40a0d8:	adrp	x22, 438000 <_Znam@GLIBCXX_3.4>
  40a0dc:	add	x25, x25, #0xe30
  40a0e0:	add	x27, x27, #0x60c
  40a0e4:	b	409d3c <sqrt@plt+0x831c>
  40a0e8:	cmp	w0, #0xa
  40a0ec:	b.ne	40a170 <sqrt@plt+0x8750>  // b.any
  40a0f0:	ldr	x0, [x28, #3592]
  40a0f4:	cbz	x0, 409d3c <sqrt@plt+0x831c>
  40a0f8:	b	40a100 <sqrt@plt+0x86e0>
  40a0fc:	cbz	x0, 409d3c <sqrt@plt+0x831c>
  40a100:	ldr	x8, [x0]
  40a104:	ldr	x8, [x8, #16]
  40a108:	blr	x8
  40a10c:	cmn	w0, #0x1
  40a110:	b.ne	40a160 <sqrt@plt+0x8740>  // b.any
  40a114:	ldr	x8, [x28, #3592]
  40a118:	ldr	x0, [x8, #8]
  40a11c:	cbz	x0, 409d3c <sqrt@plt+0x831c>
  40a120:	str	x0, [x28, #3592]
  40a124:	cbz	x8, 40a0fc <sqrt@plt+0x86dc>
  40a128:	ldr	x9, [x8]
  40a12c:	mov	x0, x8
  40a130:	ldr	x9, [x9, #8]
  40a134:	blr	x9
  40a138:	ldr	x0, [x28, #3592]
  40a13c:	b	40a0fc <sqrt@plt+0x86dc>
  40a140:	mov	x27, x26
  40a144:	b	409f40 <sqrt@plt+0x8520>
  40a148:	cmp	w0, #0xa
  40a14c:	cset	w8, eq  // eq = none
  40a150:	str	w8, [x26, #3600]
  40a154:	mov	x0, x23
  40a158:	bl	406e4c <sqrt@plt+0x542c>
  40a15c:	b	409d3c <sqrt@plt+0x831c>
  40a160:	cmp	w0, #0xa
  40a164:	cset	w8, eq  // eq = none
  40a168:	str	w8, [x26, #3600]
  40a16c:	b	409d3c <sqrt@plt+0x831c>
  40a170:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40a174:	add	x0, x0, #0xe18
  40a178:	mov	w1, #0x5c                  	// #92
  40a17c:	mov	w23, #0x5c                  	// #92
  40a180:	bl	41cf00 <_ZdlPvm@@Base+0x3dc>
  40a184:	mov	w0, w23
  40a188:	ldp	x20, x19, [sp, #112]
  40a18c:	ldp	x22, x21, [sp, #96]
  40a190:	ldp	x24, x23, [sp, #80]
  40a194:	ldp	x26, x25, [sp, #64]
  40a198:	ldp	x28, x27, [sp, #48]
  40a19c:	ldp	x29, x30, [sp, #32]
  40a1a0:	ldp	d9, d8, [sp, #16]
  40a1a4:	add	sp, sp, #0x80
  40a1a8:	ret
  40a1ac:	mov	x0, x20
  40a1b0:	bl	41d60c <_ZdlPvm@@Base+0xae8>
  40a1b4:	ldp	w8, w9, [x20, #8]
  40a1b8:	cmp	w8, w9
  40a1bc:	b.lt	40a1cc <sqrt@plt+0x87ac>  // b.tstop
  40a1c0:	mov	x0, x20
  40a1c4:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40a1c8:	ldr	w8, [x20, #8]
  40a1cc:	ldr	x9, [x20]
  40a1d0:	add	w10, w8, #0x1
  40a1d4:	str	w10, [x20, #8]
  40a1d8:	strb	w23, [x9, w8, sxtw]
  40a1dc:	b	40a1f0 <sqrt@plt+0x87d0>
  40a1e0:	ldr	x9, [x20]
  40a1e4:	add	w10, w8, #0x1
  40a1e8:	str	w10, [x20, #8]
  40a1ec:	strb	w19, [x9, w8, sxtw]
  40a1f0:	ldr	x0, [x28, #3592]
  40a1f4:	cbz	x0, 40a2c0 <sqrt@plt+0x88a0>
  40a1f8:	ldr	x8, [x0]
  40a1fc:	ldr	x8, [x8, #24]
  40a200:	blr	x8
  40a204:	cmn	w0, #0x1
  40a208:	b.ne	40a23c <sqrt@plt+0x881c>  // b.any
  40a20c:	ldr	x8, [x28, #3592]
  40a210:	ldr	x0, [x8, #8]
  40a214:	cbz	x0, 40a2c0 <sqrt@plt+0x88a0>
  40a218:	str	x0, [x28, #3592]
  40a21c:	cbz	x8, 40a234 <sqrt@plt+0x8814>
  40a220:	ldr	x9, [x8]
  40a224:	mov	x0, x8
  40a228:	ldr	x9, [x9, #8]
  40a22c:	blr	x9
  40a230:	ldr	x0, [x28, #3592]
  40a234:	cbnz	x0, 40a1f8 <sqrt@plt+0x87d8>
  40a238:	b	40a2c0 <sqrt@plt+0x88a0>
  40a23c:	mov	w19, w0
  40a240:	cmp	w0, #0xa
  40a244:	b.eq	40a2c0 <sqrt@plt+0x88a0>  // b.none
  40a248:	ldr	x0, [x28, #3592]
  40a24c:	cbnz	x0, 40a258 <sqrt@plt+0x8838>
  40a250:	b	40a2a4 <sqrt@plt+0x8884>
  40a254:	cbz	x0, 40a2a4 <sqrt@plt+0x8884>
  40a258:	ldr	x8, [x0]
  40a25c:	ldr	x8, [x8, #16]
  40a260:	blr	x8
  40a264:	cmn	w0, #0x1
  40a268:	b.ne	40a298 <sqrt@plt+0x8878>  // b.any
  40a26c:	ldr	x8, [x28, #3592]
  40a270:	ldr	x0, [x8, #8]
  40a274:	cbz	x0, 40a2a4 <sqrt@plt+0x8884>
  40a278:	str	x0, [x28, #3592]
  40a27c:	cbz	x8, 40a254 <sqrt@plt+0x8834>
  40a280:	ldr	x9, [x8]
  40a284:	mov	x0, x8
  40a288:	ldr	x9, [x9, #8]
  40a28c:	blr	x9
  40a290:	ldr	x0, [x28, #3592]
  40a294:	b	40a254 <sqrt@plt+0x8834>
  40a298:	cmp	w0, #0xa
  40a29c:	cset	w8, eq  // eq = none
  40a2a0:	str	w8, [x26, #3600]
  40a2a4:	ldp	w8, w9, [x25]
  40a2a8:	cmp	w8, w9
  40a2ac:	b.lt	40a1e0 <sqrt@plt+0x87c0>  // b.tstop
  40a2b0:	mov	x0, x20
  40a2b4:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40a2b8:	ldr	w8, [x20, #8]
  40a2bc:	b	40a1e0 <sqrt@plt+0x87c0>
  40a2c0:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40a2c4:	adrp	x1, 438000 <_Znam@GLIBCXX_3.4>
  40a2c8:	add	x0, x0, #0xe18
  40a2cc:	add	x1, x1, #0xe28
  40a2d0:	bl	41cdd4 <_ZdlPvm@@Base+0x2b0>
  40a2d4:	mov	w23, #0x106                 	// #262
  40a2d8:	b	40a184 <sqrt@plt+0x8764>
  40a2dc:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40a2e0:	add	x0, x0, #0xe18
  40a2e4:	mov	x1, x20
  40a2e8:	bl	41cdd4 <_ZdlPvm@@Base+0x2b0>
  40a2ec:	ldr	w8, [x20, #8]
  40a2f0:	cmp	w8, #0x0
  40a2f4:	b.gt	40a308 <sqrt@plt+0x88e8>
  40a2f8:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40a2fc:	add	x1, x1, #0xf38
  40a300:	mov	w0, #0x62                  	// #98
  40a304:	bl	41afa0 <sqrt@plt+0x19580>
  40a308:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40a30c:	ldr	x8, [x8, #3624]
  40a310:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40a314:	add	x9, x9, #0xc
  40a318:	ldrb	w8, [x8]
  40a31c:	ldrb	w8, [x9, x8]
  40a320:	cmp	w8, #0x0
  40a324:	mov	w8, #0x102                 	// #258
  40a328:	cinc	w23, w8, eq  // eq = none
  40a32c:	b	40a184 <sqrt@plt+0x8764>
  40a330:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40a334:	add	x0, x0, #0xe18
  40a338:	mov	w1, w23
  40a33c:	bl	41cf00 <_ZdlPvm@@Base+0x3dc>
  40a340:	mov	w23, w21
  40a344:	b	40a184 <sqrt@plt+0x8764>
  40a348:	mov	w23, w0
  40a34c:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40a350:	adrp	x1, 438000 <_Znam@GLIBCXX_3.4>
  40a354:	add	x0, x0, #0xe18
  40a358:	add	x1, x1, #0xe28
  40a35c:	bl	41cdd4 <_ZdlPvm@@Base+0x2b0>
  40a360:	b	40a184 <sqrt@plt+0x8764>
  40a364:	adrp	x19, 438000 <_Znam@GLIBCXX_3.4>
  40a368:	adrp	x22, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40a36c:	mov	w25, #0xcccb                	// #52427
  40a370:	adrp	x27, 438000 <_Znam@GLIBCXX_3.4>
  40a374:	mov	w21, wzr
  40a378:	mov	w24, #0xa                   	// #10
  40a37c:	add	x19, x19, #0xe20
  40a380:	add	x22, x22, #0x20c
  40a384:	movk	w25, #0xccc, lsl #16
  40a388:	add	x27, x27, #0xe18
  40a38c:	ldp	w8, w9, [x19]
  40a390:	madd	w10, w21, w24, w23
  40a394:	sub	w21, w10, #0x30
  40a398:	cmp	w8, w9
  40a39c:	b.lt	40a3ac <sqrt@plt+0x898c>  // b.tstop
  40a3a0:	mov	x0, x27
  40a3a4:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40a3a8:	ldr	w8, [x27, #8]
  40a3ac:	ldr	x9, [x27]
  40a3b0:	add	w10, w8, #0x1
  40a3b4:	str	w10, [x27, #8]
  40a3b8:	strb	w23, [x9, w8, sxtw]
  40a3bc:	ldr	x0, [x28, #3592]
  40a3c0:	cbnz	x0, 40a3cc <sqrt@plt+0x89ac>
  40a3c4:	b	40a5a4 <sqrt@plt+0x8b84>
  40a3c8:	cbz	x0, 40a5a4 <sqrt@plt+0x8b84>
  40a3cc:	ldr	x8, [x0]
  40a3d0:	ldr	x8, [x8, #24]
  40a3d4:	blr	x8
  40a3d8:	cmn	w0, #0x1
  40a3dc:	b.ne	40a40c <sqrt@plt+0x89ec>  // b.any
  40a3e0:	ldr	x8, [x28, #3592]
  40a3e4:	ldr	x0, [x8, #8]
  40a3e8:	cbz	x0, 40a5a4 <sqrt@plt+0x8b84>
  40a3ec:	str	x0, [x28, #3592]
  40a3f0:	cbz	x8, 40a3c8 <sqrt@plt+0x89a8>
  40a3f4:	ldr	x9, [x8]
  40a3f8:	mov	x0, x8
  40a3fc:	ldr	x9, [x9, #8]
  40a400:	blr	x9
  40a404:	ldr	x0, [x28, #3592]
  40a408:	b	40a3c8 <sqrt@plt+0x89a8>
  40a40c:	mov	w20, w0
  40a410:	and	x8, x20, #0xff
  40a414:	ldrb	w8, [x22, x8]
  40a418:	cbz	w8, 40a5a8 <sqrt@plt+0x8b88>
  40a41c:	ldr	x0, [x28, #3592]
  40a420:	cbnz	x0, 40a430 <sqrt@plt+0x8a10>
  40a424:	mov	w23, #0xffffffff            	// #-1
  40a428:	b	40a480 <sqrt@plt+0x8a60>
  40a42c:	cbz	x0, 40a424 <sqrt@plt+0x8a04>
  40a430:	ldr	x8, [x0]
  40a434:	ldr	x8, [x8, #16]
  40a438:	blr	x8
  40a43c:	cmn	w0, #0x1
  40a440:	b.ne	40a470 <sqrt@plt+0x8a50>  // b.any
  40a444:	ldr	x8, [x28, #3592]
  40a448:	ldr	x0, [x8, #8]
  40a44c:	cbz	x0, 40a424 <sqrt@plt+0x8a04>
  40a450:	str	x0, [x28, #3592]
  40a454:	cbz	x8, 40a42c <sqrt@plt+0x8a0c>
  40a458:	ldr	x9, [x8]
  40a45c:	mov	x0, x8
  40a460:	ldr	x9, [x9, #8]
  40a464:	blr	x9
  40a468:	ldr	x0, [x28, #3592]
  40a46c:	b	40a42c <sqrt@plt+0x8a0c>
  40a470:	cmp	w0, #0xa
  40a474:	cset	w8, eq  // eq = none
  40a478:	mov	w23, w0
  40a47c:	str	w8, [x26, #3600]
  40a480:	cmp	w21, w25
  40a484:	b.le	40a38c <sqrt@plt+0x896c>
  40a488:	scvtf	d0, w21
  40a48c:	adrp	x21, 438000 <_Znam@GLIBCXX_3.4>
  40a490:	fmov	d8, #1.000000000000000000e+01
  40a494:	str	d0, [x21, #3640]
  40a498:	ldp	w8, w9, [x19]
  40a49c:	sub	w10, w23, #0x30
  40a4a0:	fmul	d0, d0, d8
  40a4a4:	scvtf	d1, w10
  40a4a8:	fadd	d0, d0, d1
  40a4ac:	cmp	w8, w9
  40a4b0:	str	d0, [x21, #3640]
  40a4b4:	b.lt	40a4c4 <sqrt@plt+0x8aa4>  // b.tstop
  40a4b8:	mov	x0, x27
  40a4bc:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40a4c0:	ldr	w8, [x27, #8]
  40a4c4:	ldr	x9, [x27]
  40a4c8:	add	w10, w8, #0x1
  40a4cc:	str	w10, [x27, #8]
  40a4d0:	strb	w23, [x9, w8, sxtw]
  40a4d4:	ldr	x0, [x28, #3592]
  40a4d8:	cbnz	x0, 40a4e4 <sqrt@plt+0x8ac4>
  40a4dc:	b	40b640 <sqrt@plt+0x9c20>
  40a4e0:	cbz	x0, 40b640 <sqrt@plt+0x9c20>
  40a4e4:	ldr	x8, [x0]
  40a4e8:	ldr	x8, [x8, #24]
  40a4ec:	blr	x8
  40a4f0:	cmn	w0, #0x1
  40a4f4:	b.ne	40a524 <sqrt@plt+0x8b04>  // b.any
  40a4f8:	ldr	x8, [x28, #3592]
  40a4fc:	ldr	x0, [x8, #8]
  40a500:	cbz	x0, 40b640 <sqrt@plt+0x9c20>
  40a504:	str	x0, [x28, #3592]
  40a508:	cbz	x8, 40a4e0 <sqrt@plt+0x8ac0>
  40a50c:	ldr	x9, [x8]
  40a510:	mov	x0, x8
  40a514:	ldr	x9, [x9, #8]
  40a518:	blr	x9
  40a51c:	ldr	x0, [x28, #3592]
  40a520:	b	40a4e0 <sqrt@plt+0x8ac0>
  40a524:	mov	w20, w0
  40a528:	and	x8, x20, #0xff
  40a52c:	ldrb	w8, [x22, x8]
  40a530:	cbz	w8, 40b644 <sqrt@plt+0x9c24>
  40a534:	ldr	x0, [x28, #3592]
  40a538:	cbnz	x0, 40a54c <sqrt@plt+0x8b2c>
  40a53c:	ldr	d0, [x21, #3640]
  40a540:	mov	w23, #0xffffffff            	// #-1
  40a544:	b	40a498 <sqrt@plt+0x8a78>
  40a548:	cbz	x0, 40a53c <sqrt@plt+0x8b1c>
  40a54c:	ldr	x8, [x0]
  40a550:	ldr	x8, [x8, #16]
  40a554:	blr	x8
  40a558:	cmn	w0, #0x1
  40a55c:	b.ne	40a58c <sqrt@plt+0x8b6c>  // b.any
  40a560:	ldr	x8, [x28, #3592]
  40a564:	ldr	x0, [x8, #8]
  40a568:	cbz	x0, 40a53c <sqrt@plt+0x8b1c>
  40a56c:	str	x0, [x28, #3592]
  40a570:	cbz	x8, 40a548 <sqrt@plt+0x8b28>
  40a574:	ldr	x9, [x8]
  40a578:	mov	x0, x8
  40a57c:	ldr	x9, [x9, #8]
  40a580:	blr	x9
  40a584:	ldr	x0, [x28, #3592]
  40a588:	b	40a548 <sqrt@plt+0x8b28>
  40a58c:	ldr	d0, [x21, #3640]
  40a590:	cmp	w0, #0xa
  40a594:	cset	w8, eq  // eq = none
  40a598:	mov	w23, w0
  40a59c:	str	w8, [x26, #3600]
  40a5a0:	b	40a498 <sqrt@plt+0x8a78>
  40a5a4:	mov	w20, #0xffffffff            	// #-1
  40a5a8:	scvtf	d0, w21
  40a5ac:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40a5b0:	str	d0, [x8, #3640]
  40a5b4:	sub	w8, w20, #0x2e
  40a5b8:	cmp	w8, #0x46
  40a5bc:	mov	w23, #0x104                 	// #260
  40a5c0:	b.hi	40a184 <sqrt@plt+0x8764>  // b.pmore
  40a5c4:	adrp	x9, 421000 <_ZdlPvm@@Base+0x44dc>
  40a5c8:	add	x9, x9, #0x5fc
  40a5cc:	adr	x10, 40a184 <sqrt@plt+0x8764>
  40a5d0:	ldrh	w11, [x9, x8, lsl #1]
  40a5d4:	add	x10, x10, x11, lsl #2
  40a5d8:	br	x10
  40a5dc:	ldr	x21, [x28, #3592]
  40a5e0:	cbz	x21, 40aee0 <sqrt@plt+0x94c0>
  40a5e4:	mov	x0, x21
  40a5e8:	b	40a5f0 <sqrt@plt+0x8bd0>
  40a5ec:	cbz	x0, 40aedc <sqrt@plt+0x94bc>
  40a5f0:	ldr	x8, [x0]
  40a5f4:	ldr	x8, [x8, #16]
  40a5f8:	blr	x8
  40a5fc:	cmn	w0, #0x1
  40a600:	b.ne	40ae80 <sqrt@plt+0x9460>  // b.any
  40a604:	ldr	x21, [x28, #3592]
  40a608:	ldr	x0, [x21, #8]
  40a60c:	cbz	x0, 40ae90 <sqrt@plt+0x9470>
  40a610:	str	x0, [x28, #3592]
  40a614:	cbz	x21, 40a5ec <sqrt@plt+0x8bcc>
  40a618:	ldr	x8, [x21]
  40a61c:	mov	x0, x21
  40a620:	ldr	x8, [x8, #8]
  40a624:	blr	x8
  40a628:	ldr	x0, [x28, #3592]
  40a62c:	b	40a5ec <sqrt@plt+0x8bcc>
  40a630:	ldp	w8, w9, [x19]
  40a634:	cmp	w8, w9
  40a638:	b.lt	40a648 <sqrt@plt+0x8c28>  // b.tstop
  40a63c:	mov	x0, x27
  40a640:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40a644:	ldr	w8, [x27, #8]
  40a648:	ldr	x9, [x27]
  40a64c:	add	w10, w8, #0x1
  40a650:	str	w10, [x27, #8]
  40a654:	strb	w20, [x9, w8, sxtw]
  40a658:	ldr	x0, [x28, #3592]
  40a65c:	cbnz	x0, 40a66c <sqrt@plt+0x8c4c>
  40a660:	b	40bf40 <sqrt@plt+0xa520>
  40a664:	mov	w23, #0x104                 	// #260
  40a668:	cbz	x0, 40a184 <sqrt@plt+0x8764>
  40a66c:	ldr	x8, [x0]
  40a670:	ldr	x8, [x8, #16]
  40a674:	blr	x8
  40a678:	cmn	w0, #0x1
  40a67c:	b.ne	40bf90 <sqrt@plt+0xa570>  // b.any
  40a680:	ldr	x8, [x28, #3592]
  40a684:	ldr	x0, [x8, #8]
  40a688:	cbz	x0, 40bf40 <sqrt@plt+0xa520>
  40a68c:	str	x0, [x28, #3592]
  40a690:	cbz	x8, 40a664 <sqrt@plt+0x8c44>
  40a694:	ldr	x9, [x8]
  40a698:	mov	x0, x8
  40a69c:	ldr	x9, [x9, #8]
  40a6a0:	blr	x9
  40a6a4:	ldr	x0, [x28, #3592]
  40a6a8:	b	40a664 <sqrt@plt+0x8c44>
  40a6ac:	ldr	x0, [x28, #3592]
  40a6b0:	cbnz	x0, 40a6bc <sqrt@plt+0x8c9c>
  40a6b4:	b	40af20 <sqrt@plt+0x9500>
  40a6b8:	cbz	x0, 40af20 <sqrt@plt+0x9500>
  40a6bc:	ldr	x8, [x0]
  40a6c0:	ldr	x8, [x8, #24]
  40a6c4:	blr	x8
  40a6c8:	cmn	w0, #0x1
  40a6cc:	b.ne	40af0c <sqrt@plt+0x94ec>  // b.any
  40a6d0:	ldr	x8, [x28, #3592]
  40a6d4:	ldr	x0, [x8, #8]
  40a6d8:	cbz	x0, 40af20 <sqrt@plt+0x9500>
  40a6dc:	str	x0, [x28, #3592]
  40a6e0:	cbz	x8, 40a6b8 <sqrt@plt+0x8c98>
  40a6e4:	ldr	x9, [x8]
  40a6e8:	mov	x0, x8
  40a6ec:	ldr	x9, [x9, #8]
  40a6f0:	blr	x9
  40a6f4:	ldr	x0, [x28, #3592]
  40a6f8:	b	40a6b8 <sqrt@plt+0x8c98>
  40a6fc:	adrp	x19, 438000 <_Znam@GLIBCXX_3.4>
  40a700:	add	x19, x19, #0xe18
  40a704:	mov	w1, #0x22                  	// #34
  40a708:	mov	x0, x19
  40a70c:	bl	41cf00 <_ZdlPvm@@Base+0x3dc>
  40a710:	adrp	x20, 438000 <_Znam@GLIBCXX_3.4>
  40a714:	add	x20, x20, #0xe28
  40a718:	mov	x0, x20
  40a71c:	bl	41d60c <_ZdlPvm@@Base+0xae8>
  40a720:	ldr	x0, [x28, #3592]
  40a724:	cbz	x0, 40adf0 <sqrt@plt+0x93d0>
  40a728:	adrp	x22, 438000 <_Znam@GLIBCXX_3.4>
  40a72c:	add	x22, x22, #0xe20
  40a730:	mov	w23, #0x5c                  	// #92
  40a734:	b	40a73c <sqrt@plt+0x8d1c>
  40a738:	cbz	x0, 40adf0 <sqrt@plt+0x93d0>
  40a73c:	ldr	x8, [x0]
  40a740:	ldr	x8, [x8, #16]
  40a744:	blr	x8
  40a748:	cmn	w0, #0x1
  40a74c:	b.eq	40a7c8 <sqrt@plt+0x8da8>  // b.none
  40a750:	cmp	w0, #0xa
  40a754:	mov	w21, w0
  40a758:	cset	w8, eq  // eq = none
  40a75c:	cmp	w0, #0x5c
  40a760:	str	w8, [x26, #3600]
  40a764:	b.eq	40a7f4 <sqrt@plt+0x8dd4>  // b.none
  40a768:	cmp	w21, #0xa
  40a76c:	b.eq	40b670 <sqrt@plt+0x9c50>  // b.none
  40a770:	cmp	w21, #0x22
  40a774:	b.eq	40b67c <sqrt@plt+0x9c5c>  // b.none
  40a778:	ldp	w9, w8, [x22]
  40a77c:	cmp	w9, w8
  40a780:	b.lt	40a790 <sqrt@plt+0x8d70>  // b.tstop
  40a784:	mov	x0, x19
  40a788:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40a78c:	ldr	w9, [x19, #8]
  40a790:	ldr	x10, [x19]
  40a794:	add	w11, w9, #0x1
  40a798:	mov	x8, x20
  40a79c:	str	w11, [x19, #8]
  40a7a0:	strb	w21, [x10, w9, sxtw]
  40a7a4:	ldr	w9, [x8, #8]!
  40a7a8:	ldr	w10, [x20, #12]
  40a7ac:	cmp	w9, w10
  40a7b0:	b.lt	40a8a8 <sqrt@plt+0x8e88>  // b.tstop
  40a7b4:	mov	x0, x20
  40a7b8:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40a7bc:	mov	x8, x20
  40a7c0:	ldr	w9, [x8, #8]!
  40a7c4:	b	40a8a8 <sqrt@plt+0x8e88>
  40a7c8:	ldr	x8, [x28, #3592]
  40a7cc:	ldr	x0, [x8, #8]
  40a7d0:	cbz	x0, 40adf0 <sqrt@plt+0x93d0>
  40a7d4:	str	x0, [x28, #3592]
  40a7d8:	cbz	x8, 40a738 <sqrt@plt+0x8d18>
  40a7dc:	ldr	x9, [x8]
  40a7e0:	mov	x0, x8
  40a7e4:	ldr	x9, [x9, #8]
  40a7e8:	blr	x9
  40a7ec:	ldr	x0, [x28, #3592]
  40a7f0:	b	40a738 <sqrt@plt+0x8d18>
  40a7f4:	ldp	w8, w9, [x22]
  40a7f8:	cmp	w8, w9
  40a7fc:	b.lt	40a80c <sqrt@plt+0x8dec>  // b.tstop
  40a800:	mov	x0, x19
  40a804:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40a808:	ldr	w8, [x19, #8]
  40a80c:	ldr	x9, [x19]
  40a810:	add	w10, w8, #0x1
  40a814:	str	w10, [x19, #8]
  40a818:	strb	w23, [x9, w8, sxtw]
  40a81c:	ldr	x0, [x28, #3592]
  40a820:	cbnz	x0, 40a82c <sqrt@plt+0x8e0c>
  40a824:	b	40a880 <sqrt@plt+0x8e60>
  40a828:	cbz	x0, 40a880 <sqrt@plt+0x8e60>
  40a82c:	ldr	x8, [x0]
  40a830:	ldr	x8, [x8, #24]
  40a834:	blr	x8
  40a838:	cmn	w0, #0x1
  40a83c:	b.ne	40a86c <sqrt@plt+0x8e4c>  // b.any
  40a840:	ldr	x8, [x28, #3592]
  40a844:	ldr	x0, [x8, #8]
  40a848:	cbz	x0, 40a880 <sqrt@plt+0x8e60>
  40a84c:	str	x0, [x28, #3592]
  40a850:	cbz	x8, 40a828 <sqrt@plt+0x8e08>
  40a854:	ldr	x9, [x8]
  40a858:	mov	x0, x8
  40a85c:	ldr	x9, [x9, #8]
  40a860:	blr	x9
  40a864:	ldr	x0, [x28, #3592]
  40a868:	b	40a828 <sqrt@plt+0x8e08>
  40a86c:	cmp	w0, #0x22
  40a870:	b.ne	40a880 <sqrt@plt+0x8e60>  // b.any
  40a874:	ldr	x0, [x28, #3592]
  40a878:	cbnz	x0, 40a8cc <sqrt@plt+0x8eac>
  40a87c:	b	40a918 <sqrt@plt+0x8ef8>
  40a880:	mov	x8, x20
  40a884:	ldr	w9, [x8, #8]!
  40a888:	ldr	w10, [x20, #12]
  40a88c:	cmp	w9, w10
  40a890:	b.lt	40a8a4 <sqrt@plt+0x8e84>  // b.tstop
  40a894:	mov	x0, x20
  40a898:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40a89c:	mov	x8, x20
  40a8a0:	ldr	w9, [x8, #8]!
  40a8a4:	mov	w21, #0x5c                  	// #92
  40a8a8:	mov	x10, x20
  40a8ac:	ldr	x10, [x10]
  40a8b0:	add	w11, w9, #0x1
  40a8b4:	str	w11, [x8]
  40a8b8:	strb	w21, [x10, w9, sxtw]
  40a8bc:	ldr	x0, [x28, #3592]
  40a8c0:	cbnz	x0, 40a73c <sqrt@plt+0x8d1c>
  40a8c4:	b	40adf0 <sqrt@plt+0x93d0>
  40a8c8:	cbz	x0, 40a918 <sqrt@plt+0x8ef8>
  40a8cc:	ldr	x8, [x0]
  40a8d0:	ldr	x8, [x8, #16]
  40a8d4:	blr	x8
  40a8d8:	cmn	w0, #0x1
  40a8dc:	b.ne	40a90c <sqrt@plt+0x8eec>  // b.any
  40a8e0:	ldr	x8, [x28, #3592]
  40a8e4:	ldr	x0, [x8, #8]
  40a8e8:	cbz	x0, 40a918 <sqrt@plt+0x8ef8>
  40a8ec:	str	x0, [x28, #3592]
  40a8f0:	cbz	x8, 40a8c8 <sqrt@plt+0x8ea8>
  40a8f4:	ldr	x9, [x8]
  40a8f8:	mov	x0, x8
  40a8fc:	ldr	x9, [x9, #8]
  40a900:	blr	x9
  40a904:	ldr	x0, [x28, #3592]
  40a908:	b	40a8c8 <sqrt@plt+0x8ea8>
  40a90c:	cmp	w0, #0xa
  40a910:	cset	w8, eq  // eq = none
  40a914:	str	w8, [x26, #3600]
  40a918:	ldp	w9, w8, [x25]
  40a91c:	cmp	w9, w8
  40a920:	b.lt	40a930 <sqrt@plt+0x8f10>  // b.tstop
  40a924:	mov	x0, x20
  40a928:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40a92c:	ldr	w9, [x20, #8]
  40a930:	ldr	x10, [x20]
  40a934:	add	w11, w9, #0x1
  40a938:	mov	w21, #0x22                  	// #34
  40a93c:	mov	x8, x19
  40a940:	str	w11, [x20, #8]
  40a944:	strb	w21, [x10, w9, sxtw]
  40a948:	ldr	w9, [x8, #8]!
  40a94c:	ldr	w10, [x19, #12]
  40a950:	cmp	w9, w10
  40a954:	b.lt	40a96c <sqrt@plt+0x8f4c>  // b.tstop
  40a958:	mov	x0, x19
  40a95c:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40a960:	mov	x8, x19
  40a964:	ldr	w9, [x8, #8]!
  40a968:	mov	w21, #0x22                  	// #34
  40a96c:	mov	x10, x19
  40a970:	b	40a8ac <sqrt@plt+0x8e8c>
  40a974:	ldr	x0, [x28, #3592]
  40a978:	cbnz	x0, 40a984 <sqrt@plt+0x8f64>
  40a97c:	b	40af94 <sqrt@plt+0x9574>
  40a980:	cbz	x0, 40af94 <sqrt@plt+0x9574>
  40a984:	ldr	x8, [x0]
  40a988:	ldr	x8, [x8, #24]
  40a98c:	blr	x8
  40a990:	cmn	w0, #0x1
  40a994:	b.ne	40af80 <sqrt@plt+0x9560>  // b.any
  40a998:	ldr	x8, [x28, #3592]
  40a99c:	ldr	x0, [x8, #8]
  40a9a0:	cbz	x0, 40af94 <sqrt@plt+0x9574>
  40a9a4:	str	x0, [x28, #3592]
  40a9a8:	cbz	x8, 40a980 <sqrt@plt+0x8f60>
  40a9ac:	ldr	x9, [x8]
  40a9b0:	mov	x0, x8
  40a9b4:	ldr	x9, [x9, #8]
  40a9b8:	blr	x9
  40a9bc:	ldr	x0, [x28, #3592]
  40a9c0:	b	40a980 <sqrt@plt+0x8f60>
  40a9c4:	ldr	x0, [x28, #3592]
  40a9c8:	cbnz	x0, 40a9d4 <sqrt@plt+0x8fb4>
  40a9cc:	b	40c044 <sqrt@plt+0xa624>
  40a9d0:	cbz	x0, 40c044 <sqrt@plt+0xa624>
  40a9d4:	ldr	x8, [x0]
  40a9d8:	ldr	x8, [x8, #24]
  40a9dc:	blr	x8
  40a9e0:	cmn	w0, #0x1
  40a9e4:	b.ne	40aff4 <sqrt@plt+0x95d4>  // b.any
  40a9e8:	ldr	x8, [x28, #3592]
  40a9ec:	ldr	x0, [x8, #8]
  40a9f0:	cbz	x0, 40c044 <sqrt@plt+0xa624>
  40a9f4:	str	x0, [x28, #3592]
  40a9f8:	cbz	x8, 40a9d0 <sqrt@plt+0x8fb0>
  40a9fc:	ldr	x9, [x8]
  40aa00:	mov	x0, x8
  40aa04:	ldr	x9, [x9, #8]
  40aa08:	blr	x9
  40aa0c:	ldr	x0, [x28, #3592]
  40aa10:	b	40a9d0 <sqrt@plt+0x8fb0>
  40aa14:	ldr	x0, [x28, #3592]
  40aa18:	cbnz	x0, 40aa24 <sqrt@plt+0x9004>
  40aa1c:	b	40b064 <sqrt@plt+0x9644>
  40aa20:	cbz	x0, 40b064 <sqrt@plt+0x9644>
  40aa24:	ldr	x8, [x0]
  40aa28:	ldr	x8, [x8, #24]
  40aa2c:	blr	x8
  40aa30:	cmn	w0, #0x1
  40aa34:	b.ne	40b050 <sqrt@plt+0x9630>  // b.any
  40aa38:	ldr	x8, [x28, #3592]
  40aa3c:	ldr	x0, [x8, #8]
  40aa40:	cbz	x0, 40b064 <sqrt@plt+0x9644>
  40aa44:	str	x0, [x28, #3592]
  40aa48:	cbz	x8, 40aa20 <sqrt@plt+0x9000>
  40aa4c:	ldr	x9, [x8]
  40aa50:	mov	x0, x8
  40aa54:	ldr	x9, [x9, #8]
  40aa58:	blr	x9
  40aa5c:	ldr	x0, [x28, #3592]
  40aa60:	b	40aa20 <sqrt@plt+0x9000>
  40aa64:	ldr	x0, [x28, #3592]
  40aa68:	adrp	x27, 438000 <_Znam@GLIBCXX_3.4>
  40aa6c:	add	x27, x27, #0xe18
  40aa70:	cbnz	x0, 40aa8c <sqrt@plt+0x906c>
  40aa74:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40aa78:	add	x0, x0, #0xe18
  40aa7c:	mov	w1, #0x2e                  	// #46
  40aa80:	mov	w23, #0x2e                  	// #46
  40aa84:	b	40a180 <sqrt@plt+0x8760>
  40aa88:	cbz	x0, 40aa74 <sqrt@plt+0x9054>
  40aa8c:	ldr	x8, [x0]
  40aa90:	ldr	x8, [x8, #24]
  40aa94:	blr	x8
  40aa98:	cmn	w0, #0x1
  40aa9c:	b.ne	40b0c4 <sqrt@plt+0x96a4>  // b.any
  40aaa0:	ldr	x8, [x28, #3592]
  40aaa4:	ldr	x0, [x8, #8]
  40aaa8:	cbz	x0, 40aa74 <sqrt@plt+0x9054>
  40aaac:	str	x0, [x28, #3592]
  40aab0:	cbz	x8, 40aa88 <sqrt@plt+0x9068>
  40aab4:	ldr	x9, [x8]
  40aab8:	mov	x0, x8
  40aabc:	ldr	x9, [x9, #8]
  40aac0:	blr	x9
  40aac4:	ldr	x0, [x28, #3592]
  40aac8:	b	40aa88 <sqrt@plt+0x9068>
  40aacc:	ldr	x0, [x28, #3592]
  40aad0:	cbnz	x0, 40aaf4 <sqrt@plt+0x90d4>
  40aad4:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40aad8:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40aadc:	add	x0, x0, #0xe18
  40aae0:	add	x1, x1, #0xe60
  40aae4:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  40aae8:	mov	w23, #0x3c                  	// #60
  40aaec:	b	40a184 <sqrt@plt+0x8764>
  40aaf0:	cbz	x0, 40aad4 <sqrt@plt+0x90b4>
  40aaf4:	ldr	x8, [x0]
  40aaf8:	ldr	x8, [x8, #24]
  40aafc:	blr	x8
  40ab00:	cmn	w0, #0x1
  40ab04:	b.ne	40b0f4 <sqrt@plt+0x96d4>  // b.any
  40ab08:	ldr	x8, [x28, #3592]
  40ab0c:	ldr	x0, [x8, #8]
  40ab10:	cbz	x0, 40aad4 <sqrt@plt+0x90b4>
  40ab14:	str	x0, [x28, #3592]
  40ab18:	cbz	x8, 40aaf0 <sqrt@plt+0x90d0>
  40ab1c:	ldr	x9, [x8]
  40ab20:	mov	x0, x8
  40ab24:	ldr	x9, [x9, #8]
  40ab28:	blr	x9
  40ab2c:	ldr	x0, [x28, #3592]
  40ab30:	b	40aaf0 <sqrt@plt+0x90d0>
  40ab34:	ldr	x0, [x28, #3592]
  40ab38:	cbnz	x0, 40ab44 <sqrt@plt+0x9124>
  40ab3c:	b	40b168 <sqrt@plt+0x9748>
  40ab40:	cbz	x0, 40b168 <sqrt@plt+0x9748>
  40ab44:	ldr	x8, [x0]
  40ab48:	ldr	x8, [x8, #24]
  40ab4c:	blr	x8
  40ab50:	cmn	w0, #0x1
  40ab54:	b.ne	40b154 <sqrt@plt+0x9734>  // b.any
  40ab58:	ldr	x8, [x28, #3592]
  40ab5c:	ldr	x0, [x8, #8]
  40ab60:	cbz	x0, 40b168 <sqrt@plt+0x9748>
  40ab64:	str	x0, [x28, #3592]
  40ab68:	cbz	x8, 40ab40 <sqrt@plt+0x9120>
  40ab6c:	ldr	x9, [x8]
  40ab70:	mov	x0, x8
  40ab74:	ldr	x9, [x9, #8]
  40ab78:	blr	x9
  40ab7c:	ldr	x0, [x28, #3592]
  40ab80:	b	40ab40 <sqrt@plt+0x9120>
  40ab84:	ldr	x0, [x28, #3592]
  40ab88:	cbnz	x0, 40ab94 <sqrt@plt+0x9174>
  40ab8c:	b	40b1dc <sqrt@plt+0x97bc>
  40ab90:	cbz	x0, 40b1dc <sqrt@plt+0x97bc>
  40ab94:	ldr	x8, [x0]
  40ab98:	ldr	x8, [x8, #24]
  40ab9c:	blr	x8
  40aba0:	cmn	w0, #0x1
  40aba4:	b.ne	40b1c8 <sqrt@plt+0x97a8>  // b.any
  40aba8:	ldr	x8, [x28, #3592]
  40abac:	ldr	x0, [x8, #8]
  40abb0:	cbz	x0, 40b1dc <sqrt@plt+0x97bc>
  40abb4:	str	x0, [x28, #3592]
  40abb8:	cbz	x8, 40ab90 <sqrt@plt+0x9170>
  40abbc:	ldr	x9, [x8]
  40abc0:	mov	x0, x8
  40abc4:	ldr	x9, [x9, #8]
  40abc8:	blr	x9
  40abcc:	ldr	x0, [x28, #3592]
  40abd0:	b	40ab90 <sqrt@plt+0x9170>
  40abd4:	ldr	x0, [x28, #3592]
  40abd8:	cbnz	x0, 40abe4 <sqrt@plt+0x91c4>
  40abdc:	b	40b250 <sqrt@plt+0x9830>
  40abe0:	cbz	x0, 40b250 <sqrt@plt+0x9830>
  40abe4:	ldr	x8, [x0]
  40abe8:	ldr	x8, [x8, #24]
  40abec:	blr	x8
  40abf0:	cmn	w0, #0x1
  40abf4:	b.ne	40b23c <sqrt@plt+0x981c>  // b.any
  40abf8:	ldr	x8, [x28, #3592]
  40abfc:	ldr	x0, [x8, #8]
  40ac00:	cbz	x0, 40b250 <sqrt@plt+0x9830>
  40ac04:	str	x0, [x28, #3592]
  40ac08:	cbz	x8, 40abe0 <sqrt@plt+0x91c0>
  40ac0c:	ldr	x9, [x8]
  40ac10:	mov	x0, x8
  40ac14:	ldr	x9, [x9, #8]
  40ac18:	blr	x9
  40ac1c:	ldr	x0, [x28, #3592]
  40ac20:	b	40abe0 <sqrt@plt+0x91c0>
  40ac24:	ldp	w8, w9, [x19]
  40ac28:	cmp	w8, w9
  40ac2c:	b.lt	40ac3c <sqrt@plt+0x921c>  // b.tstop
  40ac30:	mov	x0, x27
  40ac34:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40ac38:	ldr	w8, [x27, #8]
  40ac3c:	ldr	x9, [x27]
  40ac40:	add	w10, w8, #0x1
  40ac44:	str	w10, [x27, #8]
  40ac48:	mov	w10, #0x2e                  	// #46
  40ac4c:	strb	w10, [x9, w8, sxtw]
  40ac50:	ldr	x8, [x28, #3592]
  40ac54:	cbnz	x8, 40ac60 <sqrt@plt+0x9240>
  40ac58:	b	40bf40 <sqrt@plt+0xa520>
  40ac5c:	cbz	x8, 40b2bc <sqrt@plt+0x989c>
  40ac60:	ldr	x9, [x8]
  40ac64:	mov	x0, x8
  40ac68:	ldr	x9, [x9, #16]
  40ac6c:	blr	x9
  40ac70:	cmn	w0, #0x1
  40ac74:	b.ne	40b2b0 <sqrt@plt+0x9890>  // b.any
  40ac78:	ldr	x0, [x28, #3592]
  40ac7c:	ldr	x8, [x0, #8]
  40ac80:	cbz	x8, 40b2c0 <sqrt@plt+0x98a0>
  40ac84:	str	x8, [x28, #3592]
  40ac88:	cbz	x0, 40ac5c <sqrt@plt+0x923c>
  40ac8c:	ldr	x8, [x0]
  40ac90:	ldr	x8, [x8, #8]
  40ac94:	blr	x8
  40ac98:	ldr	x8, [x28, #3592]
  40ac9c:	b	40ac5c <sqrt@plt+0x923c>
  40aca0:	ldr	x19, [x28, #3592]
  40aca4:	cbz	x19, 40b444 <sqrt@plt+0x9a24>
  40aca8:	mov	x0, x19
  40acac:	b	40acb4 <sqrt@plt+0x9294>
  40acb0:	cbz	x0, 40b440 <sqrt@plt+0x9a20>
  40acb4:	ldr	x8, [x0]
  40acb8:	ldr	x8, [x8, #16]
  40acbc:	blr	x8
  40acc0:	cmn	w0, #0x1
  40acc4:	b.ne	40b3e4 <sqrt@plt+0x99c4>  // b.any
  40acc8:	ldr	x19, [x28, #3592]
  40accc:	ldr	x0, [x19, #8]
  40acd0:	cbz	x0, 40b3f4 <sqrt@plt+0x99d4>
  40acd4:	str	x0, [x28, #3592]
  40acd8:	cbz	x19, 40acb0 <sqrt@plt+0x9290>
  40acdc:	ldr	x8, [x19]
  40ace0:	mov	x0, x19
  40ace4:	ldr	x8, [x8, #8]
  40ace8:	blr	x8
  40acec:	ldr	x0, [x28, #3592]
  40acf0:	b	40acb0 <sqrt@plt+0x9290>
  40acf4:	ldr	x19, [x28, #3592]
  40acf8:	cbz	x19, 40b4bc <sqrt@plt+0x9a9c>
  40acfc:	mov	x0, x19
  40ad00:	b	40ad08 <sqrt@plt+0x92e8>
  40ad04:	cbz	x0, 40b4b8 <sqrt@plt+0x9a98>
  40ad08:	ldr	x8, [x0]
  40ad0c:	ldr	x8, [x8, #16]
  40ad10:	blr	x8
  40ad14:	cmn	w0, #0x1
  40ad18:	b.ne	40b45c <sqrt@plt+0x9a3c>  // b.any
  40ad1c:	ldr	x19, [x28, #3592]
  40ad20:	ldr	x0, [x19, #8]
  40ad24:	cbz	x0, 40b46c <sqrt@plt+0x9a4c>
  40ad28:	str	x0, [x28, #3592]
  40ad2c:	cbz	x19, 40ad04 <sqrt@plt+0x92e4>
  40ad30:	ldr	x8, [x19]
  40ad34:	mov	x0, x19
  40ad38:	ldr	x8, [x8, #8]
  40ad3c:	blr	x8
  40ad40:	ldr	x0, [x28, #3592]
  40ad44:	b	40ad04 <sqrt@plt+0x92e4>
  40ad48:	ldr	x19, [x28, #3592]
  40ad4c:	cbz	x19, 40b534 <sqrt@plt+0x9b14>
  40ad50:	mov	x0, x19
  40ad54:	b	40ad5c <sqrt@plt+0x933c>
  40ad58:	cbz	x0, 40b530 <sqrt@plt+0x9b10>
  40ad5c:	ldr	x8, [x0]
  40ad60:	ldr	x8, [x8, #16]
  40ad64:	blr	x8
  40ad68:	cmn	w0, #0x1
  40ad6c:	b.ne	40b4d4 <sqrt@plt+0x9ab4>  // b.any
  40ad70:	ldr	x19, [x28, #3592]
  40ad74:	ldr	x0, [x19, #8]
  40ad78:	cbz	x0, 40b4e4 <sqrt@plt+0x9ac4>
  40ad7c:	str	x0, [x28, #3592]
  40ad80:	cbz	x19, 40ad58 <sqrt@plt+0x9338>
  40ad84:	ldr	x8, [x19]
  40ad88:	mov	x0, x19
  40ad8c:	ldr	x8, [x8, #8]
  40ad90:	blr	x8
  40ad94:	ldr	x0, [x28, #3592]
  40ad98:	b	40ad58 <sqrt@plt+0x9338>
  40ad9c:	ldr	x19, [x28, #3592]
  40ada0:	cbz	x19, 40b5ac <sqrt@plt+0x9b8c>
  40ada4:	mov	x0, x19
  40ada8:	b	40adb0 <sqrt@plt+0x9390>
  40adac:	cbz	x0, 40b5a8 <sqrt@plt+0x9b88>
  40adb0:	ldr	x8, [x0]
  40adb4:	ldr	x8, [x8, #16]
  40adb8:	blr	x8
  40adbc:	cmn	w0, #0x1
  40adc0:	b.ne	40b54c <sqrt@plt+0x9b2c>  // b.any
  40adc4:	ldr	x19, [x28, #3592]
  40adc8:	ldr	x0, [x19, #8]
  40adcc:	cbz	x0, 40b55c <sqrt@plt+0x9b3c>
  40add0:	str	x0, [x28, #3592]
  40add4:	cbz	x19, 40adac <sqrt@plt+0x938c>
  40add8:	ldr	x8, [x19]
  40addc:	mov	x0, x19
  40ade0:	ldr	x8, [x8, #8]
  40ade4:	blr	x8
  40ade8:	ldr	x0, [x28, #3592]
  40adec:	b	40adac <sqrt@plt+0x938c>
  40adf0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40adf4:	add	x0, x0, #0xe46
  40adf8:	adrp	x1, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40adfc:	add	x1, x1, #0xa10
  40ae00:	mov	x2, x1
  40ae04:	mov	x3, x1
  40ae08:	bl	41b624 <sqrt@plt+0x19c04>
  40ae0c:	mov	w23, #0x105                 	// #261
  40ae10:	b	40a184 <sqrt@plt+0x8764>
  40ae14:	cmp	w0, #0xa
  40ae18:	cset	w8, eq  // eq = none
  40ae1c:	str	w8, [x26, #3600]
  40ae20:	b.eq	40bbdc <sqrt@plt+0xa1bc>  // b.none
  40ae24:	ldr	x0, [x28, #3592]
  40ae28:	cbnz	x0, 40ae38 <sqrt@plt+0x9418>
  40ae2c:	b	40ae78 <sqrt@plt+0x9458>
  40ae30:	mov	w23, #0xffffffff            	// #-1
  40ae34:	cbz	x0, 40a184 <sqrt@plt+0x8764>
  40ae38:	ldr	x8, [x0]
  40ae3c:	ldr	x8, [x8, #16]
  40ae40:	blr	x8
  40ae44:	cmn	w0, #0x1
  40ae48:	b.ne	40ae14 <sqrt@plt+0x93f4>  // b.any
  40ae4c:	ldr	x8, [x28, #3592]
  40ae50:	ldr	x0, [x8, #8]
  40ae54:	cbz	x0, 40ae78 <sqrt@plt+0x9458>
  40ae58:	str	x0, [x28, #3592]
  40ae5c:	cbz	x8, 40ae30 <sqrt@plt+0x9410>
  40ae60:	ldr	x9, [x8]
  40ae64:	mov	x0, x8
  40ae68:	ldr	x9, [x9, #8]
  40ae6c:	blr	x9
  40ae70:	ldr	x0, [x28, #3592]
  40ae74:	b	40ae30 <sqrt@plt+0x9410>
  40ae78:	mov	w23, #0xffffffff            	// #-1
  40ae7c:	b	40a184 <sqrt@plt+0x8764>
  40ae80:	ldr	x21, [x28, #3592]
  40ae84:	cmp	w0, #0xa
  40ae88:	cset	w8, eq  // eq = none
  40ae8c:	str	w8, [x26, #3600]
  40ae90:	cbnz	x21, 40ae9c <sqrt@plt+0x947c>
  40ae94:	b	40aee0 <sqrt@plt+0x94c0>
  40ae98:	cbz	x21, 40aee0 <sqrt@plt+0x94c0>
  40ae9c:	ldr	x8, [x21]
  40aea0:	mov	x0, x21
  40aea4:	ldr	x8, [x8, #24]
  40aea8:	blr	x8
  40aeac:	cmn	w0, #0x1
  40aeb0:	b.ne	40b5d8 <sqrt@plt+0x9bb8>  // b.any
  40aeb4:	ldr	x0, [x28, #3592]
  40aeb8:	ldr	x21, [x0, #8]
  40aebc:	cbz	x21, 40aedc <sqrt@plt+0x94bc>
  40aec0:	str	x21, [x28, #3592]
  40aec4:	cbz	x0, 40ae98 <sqrt@plt+0x9478>
  40aec8:	ldr	x8, [x0]
  40aecc:	ldr	x8, [x8, #8]
  40aed0:	blr	x8
  40aed4:	ldr	x21, [x28, #3592]
  40aed8:	b	40ae98 <sqrt@plt+0x9478>
  40aedc:	mov	x21, x0
  40aee0:	mov	w0, #0x18                  	// #24
  40aee4:	bl	41ca74 <_Znwm@@Base>
  40aee8:	adrp	x9, 421000 <_ZdlPvm@@Base+0x44dc>
  40aeec:	and	w8, w20, #0xff
  40aef0:	add	x9, x9, #0x870
  40aef4:	str	x0, [x28, #3592]
  40aef8:	str	wzr, [x26, #3600]
  40aefc:	str	w8, [x0, #16]
  40af00:	stp	x9, x21, [x0]
  40af04:	mov	w23, #0x104                 	// #260
  40af08:	b	40a184 <sqrt@plt+0x8764>
  40af0c:	cmp	w0, #0x3d
  40af10:	b.ne	40af20 <sqrt@plt+0x9500>  // b.any
  40af14:	ldr	x0, [x28, #3592]
  40af18:	cbnz	x0, 40af40 <sqrt@plt+0x9520>
  40af1c:	b	40b9f8 <sqrt@plt+0x9fd8>
  40af20:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40af24:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40af28:	add	x0, x0, #0xe18
  40af2c:	add	x1, x1, #0xe65
  40af30:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  40af34:	mov	w23, #0x21                  	// #33
  40af38:	b	40a184 <sqrt@plt+0x8764>
  40af3c:	cbz	x0, 40b9f8 <sqrt@plt+0x9fd8>
  40af40:	ldr	x8, [x0]
  40af44:	ldr	x8, [x8, #16]
  40af48:	blr	x8
  40af4c:	cmn	w0, #0x1
  40af50:	b.ne	40b9ec <sqrt@plt+0x9fcc>  // b.any
  40af54:	ldr	x8, [x28, #3592]
  40af58:	ldr	x0, [x8, #8]
  40af5c:	cbz	x0, 40b9f8 <sqrt@plt+0x9fd8>
  40af60:	str	x0, [x28, #3592]
  40af64:	cbz	x8, 40af3c <sqrt@plt+0x951c>
  40af68:	ldr	x9, [x8]
  40af6c:	mov	x0, x8
  40af70:	ldr	x9, [x9, #8]
  40af74:	blr	x9
  40af78:	ldr	x0, [x28, #3592]
  40af7c:	b	40af3c <sqrt@plt+0x951c>
  40af80:	cmp	w0, #0x26
  40af84:	b.ne	40af94 <sqrt@plt+0x9574>  // b.any
  40af88:	ldr	x0, [x28, #3592]
  40af8c:	cbnz	x0, 40afb4 <sqrt@plt+0x9594>
  40af90:	b	40ba20 <sqrt@plt+0xa000>
  40af94:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40af98:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40af9c:	add	x0, x0, #0xe18
  40afa0:	add	x1, x1, #0xe6e
  40afa4:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  40afa8:	mov	w23, #0x26                  	// #38
  40afac:	b	40a184 <sqrt@plt+0x8764>
  40afb0:	cbz	x0, 40ba20 <sqrt@plt+0xa000>
  40afb4:	ldr	x8, [x0]
  40afb8:	ldr	x8, [x8, #16]
  40afbc:	blr	x8
  40afc0:	cmn	w0, #0x1
  40afc4:	b.ne	40ba14 <sqrt@plt+0x9ff4>  // b.any
  40afc8:	ldr	x8, [x28, #3592]
  40afcc:	ldr	x0, [x8, #8]
  40afd0:	cbz	x0, 40ba20 <sqrt@plt+0xa000>
  40afd4:	str	x0, [x28, #3592]
  40afd8:	cbz	x8, 40afb0 <sqrt@plt+0x9590>
  40afdc:	ldr	x9, [x8]
  40afe0:	mov	x0, x8
  40afe4:	ldr	x9, [x9, #8]
  40afe8:	blr	x9
  40afec:	ldr	x0, [x28, #3592]
  40aff0:	b	40afb0 <sqrt@plt+0x9590>
  40aff4:	cmp	w0, #0x74
  40aff8:	b.ne	40c044 <sqrt@plt+0xa624>  // b.any
  40affc:	ldr	x19, [x28, #3592]
  40b000:	cbz	x19, 40c020 <sqrt@plt+0xa600>
  40b004:	mov	x0, x19
  40b008:	b	40b010 <sqrt@plt+0x95f0>
  40b00c:	cbz	x0, 40bb4c <sqrt@plt+0xa12c>
  40b010:	ldr	x8, [x0]
  40b014:	ldr	x8, [x8, #16]
  40b018:	blr	x8
  40b01c:	cmn	w0, #0x1
  40b020:	b.ne	40ba3c <sqrt@plt+0xa01c>  // b.any
  40b024:	ldr	x19, [x28, #3592]
  40b028:	ldr	x0, [x19, #8]
  40b02c:	cbz	x0, 40bafc <sqrt@plt+0xa0dc>
  40b030:	str	x0, [x28, #3592]
  40b034:	cbz	x19, 40b00c <sqrt@plt+0x95ec>
  40b038:	ldr	x8, [x19]
  40b03c:	mov	x0, x19
  40b040:	ldr	x8, [x8, #8]
  40b044:	blr	x8
  40b048:	ldr	x0, [x28, #3592]
  40b04c:	b	40b00c <sqrt@plt+0x95ec>
  40b050:	cmp	w0, #0x3e
  40b054:	b.ne	40b064 <sqrt@plt+0x9644>  // b.any
  40b058:	ldr	x0, [x28, #3592]
  40b05c:	cbnz	x0, 40b084 <sqrt@plt+0x9664>
  40b060:	b	40ba60 <sqrt@plt+0xa040>
  40b064:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40b068:	adrp	x1, 424000 <_ZdlPvm@@Base+0x74dc>
  40b06c:	add	x0, x0, #0xe18
  40b070:	add	x1, x1, #0x43f
  40b074:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  40b078:	mov	w23, #0x2d                  	// #45
  40b07c:	b	40a184 <sqrt@plt+0x8764>
  40b080:	cbz	x0, 40ba60 <sqrt@plt+0xa040>
  40b084:	ldr	x8, [x0]
  40b088:	ldr	x8, [x8, #16]
  40b08c:	blr	x8
  40b090:	cmn	w0, #0x1
  40b094:	b.ne	40ba54 <sqrt@plt+0xa034>  // b.any
  40b098:	ldr	x8, [x28, #3592]
  40b09c:	ldr	x0, [x8, #8]
  40b0a0:	cbz	x0, 40ba60 <sqrt@plt+0xa040>
  40b0a4:	str	x0, [x28, #3592]
  40b0a8:	cbz	x8, 40b080 <sqrt@plt+0x9660>
  40b0ac:	ldr	x9, [x8]
  40b0b0:	mov	x0, x8
  40b0b4:	ldr	x9, [x9, #8]
  40b0b8:	blr	x9
  40b0bc:	ldr	x0, [x28, #3592]
  40b0c0:	b	40b080 <sqrt@plt+0x9660>
  40b0c4:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40b0c8:	and	x8, x0, #0xff
  40b0cc:	add	x9, x9, #0x20c
  40b0d0:	ldrb	w8, [x9, x8]
  40b0d4:	cbz	w8, 40b810 <sqrt@plt+0x9df0>
  40b0d8:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40b0dc:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40b0e0:	add	x0, x0, #0xe18
  40b0e4:	mov	w1, #0x2e                  	// #46
  40b0e8:	str	xzr, [x8, #3640]
  40b0ec:	bl	41cf00 <_ZdlPvm@@Base+0x3dc>
  40b0f0:	b	40b2bc <sqrt@plt+0x989c>
  40b0f4:	cmp	w0, #0x2d
  40b0f8:	b.eq	40b834 <sqrt@plt+0x9e14>  // b.none
  40b0fc:	cmp	w0, #0x3d
  40b100:	b.ne	40aad4 <sqrt@plt+0x90b4>  // b.any
  40b104:	ldr	x0, [x28, #3592]
  40b108:	cbnz	x0, 40b114 <sqrt@plt+0x96f4>
  40b10c:	b	40bb60 <sqrt@plt+0xa140>
  40b110:	cbz	x0, 40bb60 <sqrt@plt+0xa140>
  40b114:	ldr	x8, [x0]
  40b118:	ldr	x8, [x8, #16]
  40b11c:	blr	x8
  40b120:	cmn	w0, #0x1
  40b124:	b.ne	40bb54 <sqrt@plt+0xa134>  // b.any
  40b128:	ldr	x8, [x28, #3592]
  40b12c:	ldr	x0, [x8, #8]
  40b130:	cbz	x0, 40bb60 <sqrt@plt+0xa140>
  40b134:	str	x0, [x28, #3592]
  40b138:	cbz	x8, 40b110 <sqrt@plt+0x96f0>
  40b13c:	ldr	x9, [x8]
  40b140:	mov	x0, x8
  40b144:	ldr	x9, [x9, #8]
  40b148:	blr	x9
  40b14c:	ldr	x0, [x28, #3592]
  40b150:	b	40b110 <sqrt@plt+0x96f0>
  40b154:	cmp	w0, #0x3d
  40b158:	b.ne	40b168 <sqrt@plt+0x9748>  // b.any
  40b15c:	ldr	x0, [x28, #3592]
  40b160:	cbnz	x0, 40b188 <sqrt@plt+0x9768>
  40b164:	b	40ba88 <sqrt@plt+0xa068>
  40b168:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40b16c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40b170:	add	x0, x0, #0xe18
  40b174:	add	x1, x1, #0xe63
  40b178:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  40b17c:	mov	w23, #0x3d                  	// #61
  40b180:	b	40a184 <sqrt@plt+0x8764>
  40b184:	cbz	x0, 40ba88 <sqrt@plt+0xa068>
  40b188:	ldr	x8, [x0]
  40b18c:	ldr	x8, [x8, #16]
  40b190:	blr	x8
  40b194:	cmn	w0, #0x1
  40b198:	b.ne	40ba7c <sqrt@plt+0xa05c>  // b.any
  40b19c:	ldr	x8, [x28, #3592]
  40b1a0:	ldr	x0, [x8, #8]
  40b1a4:	cbz	x0, 40ba88 <sqrt@plt+0xa068>
  40b1a8:	str	x0, [x28, #3592]
  40b1ac:	cbz	x8, 40b184 <sqrt@plt+0x9764>
  40b1b0:	ldr	x9, [x8]
  40b1b4:	mov	x0, x8
  40b1b8:	ldr	x9, [x9, #8]
  40b1bc:	blr	x9
  40b1c0:	ldr	x0, [x28, #3592]
  40b1c4:	b	40b184 <sqrt@plt+0x9764>
  40b1c8:	cmp	w0, #0x3d
  40b1cc:	b.ne	40b1dc <sqrt@plt+0x97bc>  // b.any
  40b1d0:	ldr	x0, [x28, #3592]
  40b1d4:	cbnz	x0, 40b1fc <sqrt@plt+0x97dc>
  40b1d8:	b	40bab0 <sqrt@plt+0xa090>
  40b1dc:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40b1e0:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40b1e4:	add	x0, x0, #0xe18
  40b1e8:	add	x1, x1, #0xe58
  40b1ec:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  40b1f0:	mov	w23, #0x3e                  	// #62
  40b1f4:	b	40a184 <sqrt@plt+0x8764>
  40b1f8:	cbz	x0, 40bab0 <sqrt@plt+0xa090>
  40b1fc:	ldr	x8, [x0]
  40b200:	ldr	x8, [x8, #16]
  40b204:	blr	x8
  40b208:	cmn	w0, #0x1
  40b20c:	b.ne	40baa4 <sqrt@plt+0xa084>  // b.any
  40b210:	ldr	x8, [x28, #3592]
  40b214:	ldr	x0, [x8, #8]
  40b218:	cbz	x0, 40bab0 <sqrt@plt+0xa090>
  40b21c:	str	x0, [x28, #3592]
  40b220:	cbz	x8, 40b1f8 <sqrt@plt+0x97d8>
  40b224:	ldr	x9, [x8]
  40b228:	mov	x0, x8
  40b22c:	ldr	x9, [x9, #8]
  40b230:	blr	x9
  40b234:	ldr	x0, [x28, #3592]
  40b238:	b	40b1f8 <sqrt@plt+0x97d8>
  40b23c:	cmp	w0, #0x7c
  40b240:	b.ne	40b250 <sqrt@plt+0x9830>  // b.any
  40b244:	ldr	x0, [x28, #3592]
  40b248:	cbnz	x0, 40b270 <sqrt@plt+0x9850>
  40b24c:	b	40bad8 <sqrt@plt+0xa0b8>
  40b250:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40b254:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40b258:	add	x0, x0, #0xe18
  40b25c:	add	x1, x1, #0xe71
  40b260:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  40b264:	mov	w23, #0x7c                  	// #124
  40b268:	b	40a184 <sqrt@plt+0x8764>
  40b26c:	cbz	x0, 40bad8 <sqrt@plt+0xa0b8>
  40b270:	ldr	x8, [x0]
  40b274:	ldr	x8, [x8, #16]
  40b278:	blr	x8
  40b27c:	cmn	w0, #0x1
  40b280:	b.ne	40bacc <sqrt@plt+0xa0ac>  // b.any
  40b284:	ldr	x8, [x28, #3592]
  40b288:	ldr	x0, [x8, #8]
  40b28c:	cbz	x0, 40bad8 <sqrt@plt+0xa0b8>
  40b290:	str	x0, [x28, #3592]
  40b294:	cbz	x8, 40b26c <sqrt@plt+0x984c>
  40b298:	ldr	x9, [x8]
  40b29c:	mov	x0, x8
  40b2a0:	ldr	x9, [x9, #8]
  40b2a4:	blr	x9
  40b2a8:	ldr	x0, [x28, #3592]
  40b2ac:	b	40b26c <sqrt@plt+0x984c>
  40b2b0:	cmp	w0, #0xa
  40b2b4:	cset	w8, eq  // eq = none
  40b2b8:	str	w8, [x26, #3600]
  40b2bc:	ldr	x0, [x28, #3592]
  40b2c0:	cbz	x0, 40bf40 <sqrt@plt+0xa520>
  40b2c4:	adrp	x21, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40b2c8:	adrp	x19, 438000 <_Znam@GLIBCXX_3.4>
  40b2cc:	fmov	d8, #1.000000000000000000e+00
  40b2d0:	add	x21, x21, #0x20c
  40b2d4:	add	x19, x19, #0xe20
  40b2d8:	fmov	d9, #1.000000000000000000e+01
  40b2dc:	adrp	x22, 438000 <_Znam@GLIBCXX_3.4>
  40b2e0:	b	40b2f0 <sqrt@plt+0x98d0>
  40b2e4:	ldr	x0, [x28, #3592]
  40b2e8:	mov	w23, #0x104                 	// #260
  40b2ec:	cbz	x0, 40a184 <sqrt@plt+0x8764>
  40b2f0:	ldr	x8, [x0]
  40b2f4:	ldr	x8, [x8, #24]
  40b2f8:	blr	x8
  40b2fc:	cmn	w0, #0x1
  40b300:	b.ne	40b32c <sqrt@plt+0x990c>  // b.any
  40b304:	ldr	x8, [x28, #3592]
  40b308:	ldr	x0, [x8, #8]
  40b30c:	cbz	x0, 40bf40 <sqrt@plt+0xa520>
  40b310:	str	x0, [x28, #3592]
  40b314:	cbz	x8, 40b2e8 <sqrt@plt+0x98c8>
  40b318:	ldr	x9, [x8]
  40b31c:	mov	x0, x8
  40b320:	ldr	x9, [x9, #8]
  40b324:	blr	x9
  40b328:	b	40b2e4 <sqrt@plt+0x98c4>
  40b32c:	mov	w20, w0
  40b330:	and	x8, x20, #0xff
  40b334:	ldrb	w8, [x21, x8]
  40b338:	cbz	w8, 40beec <sqrt@plt+0xa4cc>
  40b33c:	ldr	x0, [x28, #3592]
  40b340:	cbnz	x0, 40b34c <sqrt@plt+0x992c>
  40b344:	b	40b398 <sqrt@plt+0x9978>
  40b348:	cbz	x0, 40b398 <sqrt@plt+0x9978>
  40b34c:	ldr	x8, [x0]
  40b350:	ldr	x8, [x8, #16]
  40b354:	blr	x8
  40b358:	cmn	w0, #0x1
  40b35c:	b.ne	40b38c <sqrt@plt+0x996c>  // b.any
  40b360:	ldr	x8, [x28, #3592]
  40b364:	ldr	x0, [x8, #8]
  40b368:	cbz	x0, 40b398 <sqrt@plt+0x9978>
  40b36c:	str	x0, [x28, #3592]
  40b370:	cbz	x8, 40b348 <sqrt@plt+0x9928>
  40b374:	ldr	x9, [x8]
  40b378:	mov	x0, x8
  40b37c:	ldr	x9, [x9, #8]
  40b380:	blr	x9
  40b384:	ldr	x0, [x28, #3592]
  40b388:	b	40b348 <sqrt@plt+0x9928>
  40b38c:	cmp	w0, #0xa
  40b390:	cset	w8, eq  // eq = none
  40b394:	str	w8, [x26, #3600]
  40b398:	ldp	w8, w9, [x19]
  40b39c:	cmp	w8, w9
  40b3a0:	b.lt	40b3b0 <sqrt@plt+0x9990>  // b.tstop
  40b3a4:	mov	x0, x27
  40b3a8:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40b3ac:	ldr	w8, [x27, #8]
  40b3b0:	ldr	x10, [x27]
  40b3b4:	add	w11, w8, #0x1
  40b3b8:	subs	w9, w20, #0x30
  40b3bc:	fdiv	d8, d8, d9
  40b3c0:	str	w11, [x27, #8]
  40b3c4:	strb	w20, [x10, w8, sxtw]
  40b3c8:	b.eq	40b2e4 <sqrt@plt+0x98c4>  // b.none
  40b3cc:	ldr	d0, [x22, #3640]
  40b3d0:	scvtf	d1, w9
  40b3d4:	fmul	d1, d8, d1
  40b3d8:	fadd	d0, d1, d0
  40b3dc:	str	d0, [x22, #3640]
  40b3e0:	b	40b2e4 <sqrt@plt+0x98c4>
  40b3e4:	ldr	x19, [x28, #3592]
  40b3e8:	cmp	w0, #0xa
  40b3ec:	cset	w8, eq  // eq = none
  40b3f0:	str	w8, [x26, #3600]
  40b3f4:	cbnz	x19, 40b400 <sqrt@plt+0x99e0>
  40b3f8:	b	40b444 <sqrt@plt+0x9a24>
  40b3fc:	cbz	x19, 40b444 <sqrt@plt+0x9a24>
  40b400:	ldr	x8, [x19]
  40b404:	mov	x0, x19
  40b408:	ldr	x8, [x8, #24]
  40b40c:	blr	x8
  40b410:	cmn	w0, #0x1
  40b414:	b.ne	40b6b0 <sqrt@plt+0x9c90>  // b.any
  40b418:	ldr	x0, [x28, #3592]
  40b41c:	ldr	x19, [x0, #8]
  40b420:	cbz	x19, 40b440 <sqrt@plt+0x9a20>
  40b424:	str	x19, [x28, #3592]
  40b428:	cbz	x0, 40b3fc <sqrt@plt+0x99dc>
  40b42c:	ldr	x8, [x0]
  40b430:	ldr	x8, [x8, #8]
  40b434:	blr	x8
  40b438:	ldr	x19, [x28, #3592]
  40b43c:	b	40b3fc <sqrt@plt+0x99dc>
  40b440:	mov	x19, x0
  40b444:	mov	w0, #0x18                  	// #24
  40b448:	bl	41ca74 <_Znwm@@Base>
  40b44c:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40b450:	add	x8, x8, #0x870
  40b454:	mov	w9, #0x6e                  	// #110
  40b458:	b	40b5c0 <sqrt@plt+0x9ba0>
  40b45c:	ldr	x19, [x28, #3592]
  40b460:	cmp	w0, #0xa
  40b464:	cset	w8, eq  // eq = none
  40b468:	str	w8, [x26, #3600]
  40b46c:	cbnz	x19, 40b478 <sqrt@plt+0x9a58>
  40b470:	b	40b4bc <sqrt@plt+0x9a9c>
  40b474:	cbz	x19, 40b4bc <sqrt@plt+0x9a9c>
  40b478:	ldr	x8, [x19]
  40b47c:	mov	x0, x19
  40b480:	ldr	x8, [x8, #24]
  40b484:	blr	x8
  40b488:	cmn	w0, #0x1
  40b48c:	b.ne	40b708 <sqrt@plt+0x9ce8>  // b.any
  40b490:	ldr	x0, [x28, #3592]
  40b494:	ldr	x19, [x0, #8]
  40b498:	cbz	x19, 40b4b8 <sqrt@plt+0x9a98>
  40b49c:	str	x19, [x28, #3592]
  40b4a0:	cbz	x0, 40b474 <sqrt@plt+0x9a54>
  40b4a4:	ldr	x8, [x0]
  40b4a8:	ldr	x8, [x8, #8]
  40b4ac:	blr	x8
  40b4b0:	ldr	x19, [x28, #3592]
  40b4b4:	b	40b474 <sqrt@plt+0x9a54>
  40b4b8:	mov	x19, x0
  40b4bc:	mov	w0, #0x18                  	// #24
  40b4c0:	bl	41ca74 <_Znwm@@Base>
  40b4c4:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40b4c8:	add	x8, x8, #0x870
  40b4cc:	mov	w9, #0x72                  	// #114
  40b4d0:	b	40b5c0 <sqrt@plt+0x9ba0>
  40b4d4:	ldr	x19, [x28, #3592]
  40b4d8:	cmp	w0, #0xa
  40b4dc:	cset	w8, eq  // eq = none
  40b4e0:	str	w8, [x26, #3600]
  40b4e4:	cbnz	x19, 40b4f0 <sqrt@plt+0x9ad0>
  40b4e8:	b	40b534 <sqrt@plt+0x9b14>
  40b4ec:	cbz	x19, 40b534 <sqrt@plt+0x9b14>
  40b4f0:	ldr	x8, [x19]
  40b4f4:	mov	x0, x19
  40b4f8:	ldr	x8, [x8, #24]
  40b4fc:	blr	x8
  40b500:	cmn	w0, #0x1
  40b504:	b.ne	40b760 <sqrt@plt+0x9d40>  // b.any
  40b508:	ldr	x0, [x28, #3592]
  40b50c:	ldr	x19, [x0, #8]
  40b510:	cbz	x19, 40b530 <sqrt@plt+0x9b10>
  40b514:	str	x19, [x28, #3592]
  40b518:	cbz	x0, 40b4ec <sqrt@plt+0x9acc>
  40b51c:	ldr	x8, [x0]
  40b520:	ldr	x8, [x8, #8]
  40b524:	blr	x8
  40b528:	ldr	x19, [x28, #3592]
  40b52c:	b	40b4ec <sqrt@plt+0x9acc>
  40b530:	mov	x19, x0
  40b534:	mov	w0, #0x18                  	// #24
  40b538:	bl	41ca74 <_Znwm@@Base>
  40b53c:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40b540:	add	x8, x8, #0x870
  40b544:	mov	w9, #0x73                  	// #115
  40b548:	b	40b5c0 <sqrt@plt+0x9ba0>
  40b54c:	ldr	x19, [x28, #3592]
  40b550:	cmp	w0, #0xa
  40b554:	cset	w8, eq  // eq = none
  40b558:	str	w8, [x26, #3600]
  40b55c:	cbnz	x19, 40b568 <sqrt@plt+0x9b48>
  40b560:	b	40b5ac <sqrt@plt+0x9b8c>
  40b564:	cbz	x19, 40b5ac <sqrt@plt+0x9b8c>
  40b568:	ldr	x8, [x19]
  40b56c:	mov	x0, x19
  40b570:	ldr	x8, [x8, #24]
  40b574:	blr	x8
  40b578:	cmn	w0, #0x1
  40b57c:	b.ne	40b7b8 <sqrt@plt+0x9d98>  // b.any
  40b580:	ldr	x0, [x28, #3592]
  40b584:	ldr	x19, [x0, #8]
  40b588:	cbz	x19, 40b5a8 <sqrt@plt+0x9b88>
  40b58c:	str	x19, [x28, #3592]
  40b590:	cbz	x0, 40b564 <sqrt@plt+0x9b44>
  40b594:	ldr	x8, [x0]
  40b598:	ldr	x8, [x8, #8]
  40b59c:	blr	x8
  40b5a0:	ldr	x19, [x28, #3592]
  40b5a4:	b	40b564 <sqrt@plt+0x9b44>
  40b5a8:	mov	x19, x0
  40b5ac:	mov	w0, #0x18                  	// #24
  40b5b0:	bl	41ca74 <_Znwm@@Base>
  40b5b4:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40b5b8:	add	x8, x8, #0x870
  40b5bc:	mov	w9, #0x74                  	// #116
  40b5c0:	str	x0, [x28, #3592]
  40b5c4:	str	wzr, [x26, #3600]
  40b5c8:	str	w9, [x0, #16]
  40b5cc:	stp	x8, x19, [x0]
  40b5d0:	mov	w23, #0x104                 	// #260
  40b5d4:	b	40a184 <sqrt@plt+0x8764>
  40b5d8:	mov	w21, w0
  40b5dc:	cmp	w0, #0x2b
  40b5e0:	b.eq	40b5ec <sqrt@plt+0x9bcc>  // b.none
  40b5e4:	cmp	w21, #0x2d
  40b5e8:	b.ne	40b884 <sqrt@plt+0x9e64>  // b.any
  40b5ec:	ldr	x22, [x28, #3592]
  40b5f0:	cbz	x22, 40b9a0 <sqrt@plt+0x9f80>
  40b5f4:	mov	x0, x22
  40b5f8:	b	40b600 <sqrt@plt+0x9be0>
  40b5fc:	cbz	x0, 40b99c <sqrt@plt+0x9f7c>
  40b600:	ldr	x8, [x0]
  40b604:	ldr	x8, [x8, #16]
  40b608:	blr	x8
  40b60c:	cmn	w0, #0x1
  40b610:	b.ne	40b940 <sqrt@plt+0x9f20>  // b.any
  40b614:	ldr	x22, [x28, #3592]
  40b618:	ldr	x0, [x22, #8]
  40b61c:	cbz	x0, 40b950 <sqrt@plt+0x9f30>
  40b620:	str	x0, [x28, #3592]
  40b624:	cbz	x22, 40b5fc <sqrt@plt+0x9bdc>
  40b628:	ldr	x8, [x22]
  40b62c:	mov	x0, x22
  40b630:	ldr	x8, [x8, #8]
  40b634:	blr	x8
  40b638:	ldr	x0, [x28, #3592]
  40b63c:	b	40b5fc <sqrt@plt+0x9bdc>
  40b640:	mov	w20, #0xffffffff            	// #-1
  40b644:	ldr	d0, [x21, #3640]
  40b648:	mov	x8, #0xffffffc00000        	// #281474972516352
  40b64c:	movk	x8, #0x41df, lsl #48
  40b650:	fmov	d1, x8
  40b654:	fmin	d0, d0, d1
  40b658:	fcvtzs	w21, d0
  40b65c:	sub	w8, w20, #0x2e
  40b660:	cmp	w8, #0x46
  40b664:	mov	w23, #0x104                 	// #260
  40b668:	b.ls	40a5c4 <sqrt@plt+0x8ba4>  // b.plast
  40b66c:	b	40a184 <sqrt@plt+0x8764>
  40b670:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40b674:	add	x0, x0, #0xe34
  40b678:	b	40adf8 <sqrt@plt+0x93d8>
  40b67c:	ldp	w8, w9, [x22]
  40b680:	cmp	w8, w9
  40b684:	b.lt	40b694 <sqrt@plt+0x9c74>  // b.tstop
  40b688:	mov	x0, x19
  40b68c:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40b690:	ldr	w8, [x19, #8]
  40b694:	ldr	x9, [x19]
  40b698:	add	w10, w8, #0x1
  40b69c:	mov	w11, #0x22                  	// #34
  40b6a0:	str	w10, [x19, #8]
  40b6a4:	strb	w11, [x9, w8, sxtw]
  40b6a8:	mov	w23, #0x105                 	// #261
  40b6ac:	b	40a184 <sqrt@plt+0x8764>
  40b6b0:	cmp	w0, #0x64
  40b6b4:	b.ne	40b920 <sqrt@plt+0x9f00>  // b.any
  40b6b8:	ldr	x0, [x28, #3592]
  40b6bc:	cbnz	x0, 40b6c8 <sqrt@plt+0x9ca8>
  40b6c0:	b	40bc74 <sqrt@plt+0xa254>
  40b6c4:	cbz	x0, 40bc74 <sqrt@plt+0xa254>
  40b6c8:	ldr	x8, [x0]
  40b6cc:	ldr	x8, [x8, #16]
  40b6d0:	blr	x8
  40b6d4:	cmn	w0, #0x1
  40b6d8:	b.ne	40bc68 <sqrt@plt+0xa248>  // b.any
  40b6dc:	ldr	x8, [x28, #3592]
  40b6e0:	ldr	x0, [x8, #8]
  40b6e4:	cbz	x0, 40bc74 <sqrt@plt+0xa254>
  40b6e8:	str	x0, [x28, #3592]
  40b6ec:	cbz	x8, 40b6c4 <sqrt@plt+0x9ca4>
  40b6f0:	ldr	x9, [x8]
  40b6f4:	mov	x0, x8
  40b6f8:	ldr	x9, [x9, #8]
  40b6fc:	blr	x9
  40b700:	ldr	x0, [x28, #3592]
  40b704:	b	40b6c4 <sqrt@plt+0x9ca4>
  40b708:	cmp	w0, #0x64
  40b70c:	b.ne	40b928 <sqrt@plt+0x9f08>  // b.any
  40b710:	ldr	x0, [x28, #3592]
  40b714:	cbnz	x0, 40b720 <sqrt@plt+0x9d00>
  40b718:	b	40bc9c <sqrt@plt+0xa27c>
  40b71c:	cbz	x0, 40bc9c <sqrt@plt+0xa27c>
  40b720:	ldr	x8, [x0]
  40b724:	ldr	x8, [x8, #16]
  40b728:	blr	x8
  40b72c:	cmn	w0, #0x1
  40b730:	b.ne	40bc90 <sqrt@plt+0xa270>  // b.any
  40b734:	ldr	x8, [x28, #3592]
  40b738:	ldr	x0, [x8, #8]
  40b73c:	cbz	x0, 40bc9c <sqrt@plt+0xa27c>
  40b740:	str	x0, [x28, #3592]
  40b744:	cbz	x8, 40b71c <sqrt@plt+0x9cfc>
  40b748:	ldr	x9, [x8]
  40b74c:	mov	x0, x8
  40b750:	ldr	x9, [x9, #8]
  40b754:	blr	x9
  40b758:	ldr	x0, [x28, #3592]
  40b75c:	b	40b71c <sqrt@plt+0x9cfc>
  40b760:	cmp	w0, #0x74
  40b764:	b.ne	40b930 <sqrt@plt+0x9f10>  // b.any
  40b768:	ldr	x0, [x28, #3592]
  40b76c:	cbnz	x0, 40b778 <sqrt@plt+0x9d58>
  40b770:	b	40bcc4 <sqrt@plt+0xa2a4>
  40b774:	cbz	x0, 40bcc4 <sqrt@plt+0xa2a4>
  40b778:	ldr	x8, [x0]
  40b77c:	ldr	x8, [x8, #16]
  40b780:	blr	x8
  40b784:	cmn	w0, #0x1
  40b788:	b.ne	40bcb8 <sqrt@plt+0xa298>  // b.any
  40b78c:	ldr	x8, [x28, #3592]
  40b790:	ldr	x0, [x8, #8]
  40b794:	cbz	x0, 40bcc4 <sqrt@plt+0xa2a4>
  40b798:	str	x0, [x28, #3592]
  40b79c:	cbz	x8, 40b774 <sqrt@plt+0x9d54>
  40b7a0:	ldr	x9, [x8]
  40b7a4:	mov	x0, x8
  40b7a8:	ldr	x9, [x9, #8]
  40b7ac:	blr	x9
  40b7b0:	ldr	x0, [x28, #3592]
  40b7b4:	b	40b774 <sqrt@plt+0x9d54>
  40b7b8:	cmp	w0, #0x68
  40b7bc:	b.ne	40b938 <sqrt@plt+0x9f18>  // b.any
  40b7c0:	ldr	x0, [x28, #3592]
  40b7c4:	cbnz	x0, 40b7d0 <sqrt@plt+0x9db0>
  40b7c8:	b	40bcec <sqrt@plt+0xa2cc>
  40b7cc:	cbz	x0, 40bcec <sqrt@plt+0xa2cc>
  40b7d0:	ldr	x8, [x0]
  40b7d4:	ldr	x8, [x8, #16]
  40b7d8:	blr	x8
  40b7dc:	cmn	w0, #0x1
  40b7e0:	b.ne	40bce0 <sqrt@plt+0xa2c0>  // b.any
  40b7e4:	ldr	x8, [x28, #3592]
  40b7e8:	ldr	x0, [x8, #8]
  40b7ec:	cbz	x0, 40bcec <sqrt@plt+0xa2cc>
  40b7f0:	str	x0, [x28, #3592]
  40b7f4:	cbz	x8, 40b7cc <sqrt@plt+0x9dac>
  40b7f8:	ldr	x9, [x8]
  40b7fc:	mov	x0, x8
  40b800:	ldr	x9, [x9, #8]
  40b804:	blr	x9
  40b808:	ldr	x0, [x28, #3592]
  40b80c:	b	40b7cc <sqrt@plt+0x9dac>
  40b810:	ldp	x20, x19, [sp, #112]
  40b814:	ldp	x22, x21, [sp, #96]
  40b818:	ldp	x24, x23, [sp, #80]
  40b81c:	ldp	x26, x25, [sp, #64]
  40b820:	ldp	x28, x27, [sp, #48]
  40b824:	ldp	x29, x30, [sp, #32]
  40b828:	ldp	d9, d8, [sp, #16]
  40b82c:	add	sp, sp, #0x80
  40b830:	b	40735c <sqrt@plt+0x593c>
  40b834:	ldr	x8, [x28, #3592]
  40b838:	cbnz	x8, 40b844 <sqrt@plt+0x9e24>
  40b83c:	b	40bfb8 <sqrt@plt+0xa598>
  40b840:	cbz	x8, 40bfb8 <sqrt@plt+0xa598>
  40b844:	ldr	x9, [x8]
  40b848:	mov	x0, x8
  40b84c:	ldr	x9, [x9, #16]
  40b850:	blr	x9
  40b854:	cmn	w0, #0x1
  40b858:	b.ne	40bb7c <sqrt@plt+0xa15c>  // b.any
  40b85c:	ldr	x0, [x28, #3592]
  40b860:	ldr	x8, [x0, #8]
  40b864:	cbz	x8, 40bb90 <sqrt@plt+0xa170>
  40b868:	str	x8, [x28, #3592]
  40b86c:	cbz	x0, 40b840 <sqrt@plt+0x9e20>
  40b870:	ldr	x8, [x0]
  40b874:	ldr	x8, [x8, #8]
  40b878:	blr	x8
  40b87c:	ldr	x8, [x28, #3592]
  40b880:	b	40b840 <sqrt@plt+0x9e20>
  40b884:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40b888:	and	x8, x21, #0xff
  40b88c:	add	x9, x9, #0x20c
  40b890:	ldrb	w8, [x9, x8]
  40b894:	cbz	w8, 40baf4 <sqrt@plt+0xa0d4>
  40b898:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  40b89c:	add	x9, x9, #0xe20
  40b8a0:	ldp	w8, w9, [x9]
  40b8a4:	cmp	w8, w9
  40b8a8:	b.lt	40b8b8 <sqrt@plt+0x9e98>  // b.tstop
  40b8ac:	mov	x0, x27
  40b8b0:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40b8b4:	ldr	w8, [x27, #8]
  40b8b8:	mov	w19, #0x2b                  	// #43
  40b8bc:	mov	w22, w21
  40b8c0:	ldr	x9, [x27]
  40b8c4:	add	w10, w8, #0x1
  40b8c8:	str	w10, [x27, #8]
  40b8cc:	strb	w20, [x9, w8, sxtw]
  40b8d0:	ldr	x0, [x28, #3592]
  40b8d4:	cbnz	x0, 40b8e0 <sqrt@plt+0x9ec0>
  40b8d8:	b	40bd74 <sqrt@plt+0xa354>
  40b8dc:	cbz	x0, 40bd74 <sqrt@plt+0xa354>
  40b8e0:	ldr	x8, [x0]
  40b8e4:	ldr	x8, [x8, #16]
  40b8e8:	blr	x8
  40b8ec:	cmn	w0, #0x1
  40b8f0:	b.ne	40bd68 <sqrt@plt+0xa348>  // b.any
  40b8f4:	ldr	x8, [x28, #3592]
  40b8f8:	ldr	x0, [x8, #8]
  40b8fc:	cbz	x0, 40bd74 <sqrt@plt+0xa354>
  40b900:	str	x0, [x28, #3592]
  40b904:	cbz	x8, 40b8dc <sqrt@plt+0x9ebc>
  40b908:	ldr	x9, [x8]
  40b90c:	mov	x0, x8
  40b910:	ldr	x9, [x9, #8]
  40b914:	blr	x9
  40b918:	ldr	x0, [x28, #3592]
  40b91c:	b	40b8dc <sqrt@plt+0x9ebc>
  40b920:	ldr	x19, [x28, #3592]
  40b924:	b	40b444 <sqrt@plt+0x9a24>
  40b928:	ldr	x19, [x28, #3592]
  40b92c:	b	40b4bc <sqrt@plt+0x9a9c>
  40b930:	ldr	x19, [x28, #3592]
  40b934:	b	40b534 <sqrt@plt+0x9b14>
  40b938:	ldr	x19, [x28, #3592]
  40b93c:	b	40b5ac <sqrt@plt+0x9b8c>
  40b940:	ldr	x22, [x28, #3592]
  40b944:	cmp	w0, #0xa
  40b948:	cset	w8, eq  // eq = none
  40b94c:	str	w8, [x26, #3600]
  40b950:	cbnz	x22, 40b95c <sqrt@plt+0x9f3c>
  40b954:	b	40b9a0 <sqrt@plt+0x9f80>
  40b958:	cbz	x22, 40b9a0 <sqrt@plt+0x9f80>
  40b95c:	ldr	x8, [x22]
  40b960:	mov	x0, x22
  40b964:	ldr	x8, [x8, #24]
  40b968:	blr	x8
  40b96c:	cmn	w0, #0x1
  40b970:	b.ne	40bbf0 <sqrt@plt+0xa1d0>  // b.any
  40b974:	ldr	x0, [x28, #3592]
  40b978:	ldr	x22, [x0, #8]
  40b97c:	cbz	x22, 40b99c <sqrt@plt+0x9f7c>
  40b980:	str	x22, [x28, #3592]
  40b984:	cbz	x0, 40b958 <sqrt@plt+0x9f38>
  40b988:	ldr	x8, [x0]
  40b98c:	ldr	x8, [x8, #8]
  40b990:	blr	x8
  40b994:	ldr	x22, [x28, #3592]
  40b998:	b	40b958 <sqrt@plt+0x9f38>
  40b99c:	mov	x22, x0
  40b9a0:	mov	w0, #0x18                  	// #24
  40b9a4:	bl	41ca74 <_Znwm@@Base>
  40b9a8:	and	w8, w21, #0xff
  40b9ac:	adrp	x21, 421000 <_ZdlPvm@@Base+0x44dc>
  40b9b0:	add	x21, x21, #0x870
  40b9b4:	mov	x19, x0
  40b9b8:	str	x0, [x28, #3592]
  40b9bc:	str	w8, [x0, #16]
  40b9c0:	stp	x21, x22, [x0]
  40b9c4:	mov	w0, #0x18                  	// #24
  40b9c8:	str	wzr, [x26, #3600]
  40b9cc:	bl	41ca74 <_Znwm@@Base>
  40b9d0:	and	w8, w20, #0xff
  40b9d4:	stp	x21, x19, [x0]
  40b9d8:	str	x0, [x28, #3592]
  40b9dc:	str	wzr, [x26, #3600]
  40b9e0:	str	w8, [x0, #16]
  40b9e4:	mov	w23, #0x104                 	// #260
  40b9e8:	b	40a184 <sqrt@plt+0x8764>
  40b9ec:	cmp	w0, #0xa
  40b9f0:	cset	w8, eq  // eq = none
  40b9f4:	str	w8, [x26, #3600]
  40b9f8:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40b9fc:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40ba00:	add	x0, x0, #0xe18
  40ba04:	add	x1, x1, #0xe62
  40ba08:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  40ba0c:	mov	w23, #0x160                 	// #352
  40ba10:	b	40a184 <sqrt@plt+0x8764>
  40ba14:	cmp	w0, #0xa
  40ba18:	cset	w8, eq  // eq = none
  40ba1c:	str	w8, [x26, #3600]
  40ba20:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40ba24:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40ba28:	add	x0, x0, #0xe18
  40ba2c:	add	x1, x1, #0xe6d
  40ba30:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  40ba34:	mov	w23, #0x15e                 	// #350
  40ba38:	b	40a184 <sqrt@plt+0x8764>
  40ba3c:	ldr	x19, [x28, #3592]
  40ba40:	cmp	w0, #0xa
  40ba44:	cset	w8, eq  // eq = none
  40ba48:	mov	x20, x26
  40ba4c:	str	w8, [x26, #3600]
  40ba50:	b	40bb00 <sqrt@plt+0xa0e0>
  40ba54:	cmp	w0, #0xa
  40ba58:	cset	w8, eq  // eq = none
  40ba5c:	str	w8, [x26, #3600]
  40ba60:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40ba64:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40ba68:	add	x0, x0, #0xe18
  40ba6c:	add	x1, x1, #0xe57
  40ba70:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  40ba74:	mov	w23, #0x10b                 	// #267
  40ba78:	b	40a184 <sqrt@plt+0x8764>
  40ba7c:	cmp	w0, #0xa
  40ba80:	cset	w8, eq  // eq = none
  40ba84:	str	w8, [x26, #3600]
  40ba88:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40ba8c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40ba90:	add	x0, x0, #0xe18
  40ba94:	add	x1, x1, #0xe6a
  40ba98:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  40ba9c:	mov	w23, #0x161                 	// #353
  40baa0:	b	40a184 <sqrt@plt+0x8764>
  40baa4:	cmp	w0, #0xa
  40baa8:	cset	w8, eq  // eq = none
  40baac:	str	w8, [x26, #3600]
  40bab0:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40bab4:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40bab8:	add	x0, x0, #0xe18
  40babc:	add	x1, x1, #0xe67
  40bac0:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  40bac4:	mov	w23, #0x163                 	// #355
  40bac8:	b	40a184 <sqrt@plt+0x8764>
  40bacc:	cmp	w0, #0xa
  40bad0:	cset	w8, eq  // eq = none
  40bad4:	str	w8, [x26, #3600]
  40bad8:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40badc:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40bae0:	add	x0, x0, #0xe18
  40bae4:	add	x1, x1, #0xe70
  40bae8:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  40baec:	mov	w23, #0x15f                 	// #351
  40baf0:	b	40a184 <sqrt@plt+0x8764>
  40baf4:	ldr	x21, [x28, #3592]
  40baf8:	b	40aee0 <sqrt@plt+0x94c0>
  40bafc:	mov	x20, x26
  40bb00:	cbnz	x19, 40bb0c <sqrt@plt+0xa0ec>
  40bb04:	b	40c01c <sqrt@plt+0xa5fc>
  40bb08:	cbz	x19, 40c01c <sqrt@plt+0xa5fc>
  40bb0c:	ldr	x8, [x19]
  40bb10:	mov	x0, x19
  40bb14:	ldr	x8, [x8, #24]
  40bb18:	blr	x8
  40bb1c:	cmn	w0, #0x1
  40bb20:	b.ne	40bd10 <sqrt@plt+0xa2f0>  // b.any
  40bb24:	ldr	x0, [x28, #3592]
  40bb28:	ldr	x19, [x0, #8]
  40bb2c:	cbz	x19, 40bee4 <sqrt@plt+0xa4c4>
  40bb30:	str	x19, [x28, #3592]
  40bb34:	cbz	x0, 40bb08 <sqrt@plt+0xa0e8>
  40bb38:	ldr	x8, [x0]
  40bb3c:	ldr	x8, [x8, #8]
  40bb40:	blr	x8
  40bb44:	ldr	x19, [x28, #3592]
  40bb48:	b	40bb08 <sqrt@plt+0xa0e8>
  40bb4c:	mov	x19, x0
  40bb50:	b	40c020 <sqrt@plt+0xa600>
  40bb54:	cmp	w0, #0xa
  40bb58:	cset	w8, eq  // eq = none
  40bb5c:	str	w8, [x26, #3600]
  40bb60:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40bb64:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40bb68:	add	x0, x0, #0xe18
  40bb6c:	add	x1, x1, #0xe5d
  40bb70:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  40bb74:	mov	w23, #0x162                 	// #354
  40bb78:	b	40a184 <sqrt@plt+0x8764>
  40bb7c:	mov	w8, w0
  40bb80:	ldr	x0, [x28, #3592]
  40bb84:	cmp	w8, #0xa
  40bb88:	cset	w8, eq  // eq = none
  40bb8c:	str	w8, [x26, #3600]
  40bb90:	cbnz	x0, 40bb9c <sqrt@plt+0xa17c>
  40bb94:	b	40bfb8 <sqrt@plt+0xa598>
  40bb98:	cbz	x0, 40bfb8 <sqrt@plt+0xa598>
  40bb9c:	ldr	x8, [x0]
  40bba0:	ldr	x8, [x8, #24]
  40bba4:	blr	x8
  40bba8:	cmn	w0, #0x1
  40bbac:	b.ne	40bfa4 <sqrt@plt+0xa584>  // b.any
  40bbb0:	ldr	x8, [x28, #3592]
  40bbb4:	ldr	x0, [x8, #8]
  40bbb8:	cbz	x0, 40bfb8 <sqrt@plt+0xa598>
  40bbbc:	str	x0, [x28, #3592]
  40bbc0:	cbz	x8, 40bb98 <sqrt@plt+0xa178>
  40bbc4:	ldr	x9, [x8]
  40bbc8:	mov	x0, x8
  40bbcc:	ldr	x9, [x9, #8]
  40bbd0:	blr	x9
  40bbd4:	ldr	x0, [x28, #3592]
  40bbd8:	b	40bb98 <sqrt@plt+0xa178>
  40bbdc:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40bbe0:	add	x0, x0, #0xe18
  40bbe4:	mov	w1, #0xa                   	// #10
  40bbe8:	mov	w23, #0xa                   	// #10
  40bbec:	b	40a180 <sqrt@plt+0x8760>
  40bbf0:	mov	w22, w0
  40bbf4:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40bbf8:	and	x8, x22, #0xff
  40bbfc:	add	x9, x9, #0x20c
  40bc00:	ldrb	w8, [x9, x8]
  40bc04:	cbz	w8, 40c060 <sqrt@plt+0xa640>
  40bc08:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  40bc0c:	add	x9, x9, #0xe20
  40bc10:	ldp	w8, w9, [x9]
  40bc14:	cmp	w8, w9
  40bc18:	b.lt	40bc30 <sqrt@plt+0xa210>  // b.tstop
  40bc1c:	adrp	x19, 438000 <_Znam@GLIBCXX_3.4>
  40bc20:	add	x19, x19, #0xe18
  40bc24:	mov	x0, x19
  40bc28:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40bc2c:	ldr	w8, [x19, #8]
  40bc30:	adrp	x11, 438000 <_Znam@GLIBCXX_3.4>
  40bc34:	add	x11, x11, #0xe18
  40bc38:	ldr	x9, [x11]
  40bc3c:	add	w10, w8, #0x1
  40bc40:	str	w10, [x11, #8]
  40bc44:	strb	w20, [x9, w8, sxtw]
  40bc48:	ldp	w8, w9, [x11, #8]
  40bc4c:	cmp	w8, w9
  40bc50:	b.ge	40c068 <sqrt@plt+0xa648>  // b.tcont
  40bc54:	adrp	x27, 438000 <_Znam@GLIBCXX_3.4>
  40bc58:	mov	w20, w21
  40bc5c:	mov	w19, w21
  40bc60:	add	x27, x27, #0xe18
  40bc64:	b	40b8c0 <sqrt@plt+0x9ea0>
  40bc68:	cmp	w0, #0xa
  40bc6c:	cset	w8, eq  // eq = none
  40bc70:	str	w8, [x26, #3600]
  40bc74:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40bc78:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40bc7c:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40bc80:	add	x0, x0, #0xe18
  40bc84:	add	x1, x1, #0xc67
  40bc88:	str	w21, [x8, #3648]
  40bc8c:	b	40bd04 <sqrt@plt+0xa2e4>
  40bc90:	cmp	w0, #0xa
  40bc94:	cset	w8, eq  // eq = none
  40bc98:	str	w8, [x26, #3600]
  40bc9c:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40bca0:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40bca4:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40bca8:	str	w21, [x8, #3648]
  40bcac:	add	x0, x0, #0xe18
  40bcb0:	add	x1, x1, #0x3ed
  40bcb4:	b	40bd04 <sqrt@plt+0xa2e4>
  40bcb8:	cmp	w0, #0xa
  40bcbc:	cset	w8, eq  // eq = none
  40bcc0:	str	w8, [x26, #3600]
  40bcc4:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40bcc8:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40bccc:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40bcd0:	str	w21, [x8, #3648]
  40bcd4:	add	x0, x0, #0xe18
  40bcd8:	add	x1, x1, #0xca0
  40bcdc:	b	40bd04 <sqrt@plt+0xa2e4>
  40bce0:	cmp	w0, #0xa
  40bce4:	cset	w8, eq  // eq = none
  40bce8:	str	w8, [x26, #3600]
  40bcec:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40bcf0:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40bcf4:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40bcf8:	str	w21, [x8, #3648]
  40bcfc:	add	x0, x0, #0xe18
  40bd00:	add	x1, x1, #0xe53
  40bd04:	bl	41d034 <_ZdlPvm@@Base+0x510>
  40bd08:	mov	w23, #0x108                 	// #264
  40bd0c:	b	40a184 <sqrt@plt+0x8764>
  40bd10:	cmp	w0, #0x68
  40bd14:	b.ne	40c018 <sqrt@plt+0xa5f8>  // b.any
  40bd18:	ldr	x0, [x28, #3592]
  40bd1c:	cbnz	x0, 40bd28 <sqrt@plt+0xa308>
  40bd20:	b	40c0a8 <sqrt@plt+0xa688>
  40bd24:	cbz	x0, 40c0a8 <sqrt@plt+0xa688>
  40bd28:	ldr	x8, [x0]
  40bd2c:	ldr	x8, [x8, #16]
  40bd30:	blr	x8
  40bd34:	cmn	w0, #0x1
  40bd38:	b.ne	40c09c <sqrt@plt+0xa67c>  // b.any
  40bd3c:	ldr	x8, [x28, #3592]
  40bd40:	ldr	x0, [x8, #8]
  40bd44:	cbz	x0, 40c0a8 <sqrt@plt+0xa688>
  40bd48:	str	x0, [x28, #3592]
  40bd4c:	cbz	x8, 40bd24 <sqrt@plt+0xa304>
  40bd50:	ldr	x9, [x8]
  40bd54:	mov	x0, x8
  40bd58:	ldr	x9, [x9, #8]
  40bd5c:	blr	x9
  40bd60:	ldr	x0, [x28, #3592]
  40bd64:	b	40bd24 <sqrt@plt+0xa304>
  40bd68:	cmp	w0, #0xa
  40bd6c:	cset	w8, eq  // eq = none
  40bd70:	str	w8, [x26, #3600]
  40bd74:	adrp	x21, 438000 <_Znam@GLIBCXX_3.4>
  40bd78:	add	x21, x21, #0xe20
  40bd7c:	ldp	w8, w9, [x21]
  40bd80:	cmp	w8, w9
  40bd84:	b.lt	40bd94 <sqrt@plt+0xa374>  // b.tstop
  40bd88:	mov	x0, x27
  40bd8c:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40bd90:	ldr	w8, [x27, #8]
  40bd94:	ldr	x9, [x27]
  40bd98:	add	w10, w8, #0x1
  40bd9c:	str	w10, [x27, #8]
  40bda0:	strb	w22, [x9, w8, sxtw]
  40bda4:	ldr	x0, [x28, #3592]
  40bda8:	sub	w22, w22, #0x30
  40bdac:	cbz	x0, 40beb8 <sqrt@plt+0xa498>
  40bdb0:	adrp	x23, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40bdb4:	adrp	x25, 438000 <_Znam@GLIBCXX_3.4>
  40bdb8:	add	x23, x23, #0x20c
  40bdbc:	mov	w24, #0xa                   	// #10
  40bdc0:	add	x25, x25, #0xe18
  40bdc4:	b	40bdcc <sqrt@plt+0xa3ac>
  40bdc8:	cbz	x0, 40beb8 <sqrt@plt+0xa498>
  40bdcc:	ldr	x8, [x0]
  40bdd0:	ldr	x8, [x8, #24]
  40bdd4:	blr	x8
  40bdd8:	cmn	w0, #0x1
  40bddc:	b.ne	40be0c <sqrt@plt+0xa3ec>  // b.any
  40bde0:	ldr	x8, [x28, #3592]
  40bde4:	ldr	x0, [x8, #8]
  40bde8:	cbz	x0, 40beb8 <sqrt@plt+0xa498>
  40bdec:	str	x0, [x28, #3592]
  40bdf0:	cbz	x8, 40bdc8 <sqrt@plt+0xa3a8>
  40bdf4:	ldr	x9, [x8]
  40bdf8:	mov	x0, x8
  40bdfc:	ldr	x9, [x9, #8]
  40be00:	blr	x9
  40be04:	ldr	x0, [x28, #3592]
  40be08:	b	40bdc8 <sqrt@plt+0xa3a8>
  40be0c:	mov	w20, w0
  40be10:	and	x8, x20, #0xff
  40be14:	ldrb	w8, [x23, x8]
  40be18:	cbz	w8, 40c0ec <sqrt@plt+0xa6cc>
  40be1c:	ldr	x0, [x28, #3592]
  40be20:	cbnz	x0, 40be2c <sqrt@plt+0xa40c>
  40be24:	b	40be78 <sqrt@plt+0xa458>
  40be28:	cbz	x0, 40be78 <sqrt@plt+0xa458>
  40be2c:	ldr	x8, [x0]
  40be30:	ldr	x8, [x8, #16]
  40be34:	blr	x8
  40be38:	cmn	w0, #0x1
  40be3c:	b.ne	40be6c <sqrt@plt+0xa44c>  // b.any
  40be40:	ldr	x8, [x28, #3592]
  40be44:	ldr	x0, [x8, #8]
  40be48:	cbz	x0, 40be78 <sqrt@plt+0xa458>
  40be4c:	str	x0, [x28, #3592]
  40be50:	cbz	x8, 40be28 <sqrt@plt+0xa408>
  40be54:	ldr	x9, [x8]
  40be58:	mov	x0, x8
  40be5c:	ldr	x9, [x9, #8]
  40be60:	blr	x9
  40be64:	ldr	x0, [x28, #3592]
  40be68:	b	40be28 <sqrt@plt+0xa408>
  40be6c:	cmp	w0, #0xa
  40be70:	cset	w8, eq  // eq = none
  40be74:	str	w8, [x26, #3600]
  40be78:	ldp	w8, w9, [x21]
  40be7c:	cmp	w8, w9
  40be80:	b.lt	40be90 <sqrt@plt+0xa470>  // b.tstop
  40be84:	mov	x0, x25
  40be88:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40be8c:	ldr	w8, [x25, #8]
  40be90:	adrp	x11, 438000 <_Znam@GLIBCXX_3.4>
  40be94:	add	x11, x11, #0xe18
  40be98:	ldr	x9, [x11]
  40be9c:	add	w10, w8, #0x1
  40bea0:	str	w10, [x11, #8]
  40bea4:	strb	w20, [x9, w8, sxtw]
  40bea8:	ldr	x0, [x28, #3592]
  40beac:	madd	w8, w22, w24, w20
  40beb0:	sub	w22, w8, #0x30
  40beb4:	cbnz	x0, 40bdcc <sqrt@plt+0xa3ac>
  40beb8:	cmp	w19, #0x2d
  40bebc:	cneg	w19, w22, eq  // eq = none
  40bec0:	scvtf	d1, w19
  40bec4:	fmov	d0, #1.000000000000000000e+01
  40bec8:	bl	401980 <pow@plt>
  40becc:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40bed0:	ldr	d1, [x8, #3640]
  40bed4:	mov	w23, #0x104                 	// #260
  40bed8:	fmul	d0, d0, d1
  40bedc:	str	d0, [x8, #3640]
  40bee0:	b	40a184 <sqrt@plt+0x8764>
  40bee4:	mov	x19, x0
  40bee8:	b	40c01c <sqrt@plt+0xa5fc>
  40beec:	orr	w8, w20, #0x20
  40bef0:	cmp	w8, #0x65
  40bef4:	b.eq	40c088 <sqrt@plt+0xa668>  // b.none
  40bef8:	cmp	w8, #0x69
  40befc:	b.ne	40bf40 <sqrt@plt+0xa520>  // b.any
  40bf00:	ldp	w8, w9, [x19]
  40bf04:	cmp	w8, w9
  40bf08:	b.lt	40bf20 <sqrt@plt+0xa500>  // b.tstop
  40bf0c:	adrp	x19, 438000 <_Znam@GLIBCXX_3.4>
  40bf10:	add	x19, x19, #0xe18
  40bf14:	mov	x0, x19
  40bf18:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40bf1c:	ldr	w8, [x19, #8]
  40bf20:	adrp	x11, 438000 <_Znam@GLIBCXX_3.4>
  40bf24:	add	x11, x11, #0xe18
  40bf28:	ldr	x9, [x11]
  40bf2c:	add	w10, w8, #0x1
  40bf30:	str	w10, [x11, #8]
  40bf34:	strb	w20, [x9, w8, sxtw]
  40bf38:	ldr	x0, [x28, #3592]
  40bf3c:	cbnz	x0, 40bf50 <sqrt@plt+0xa530>
  40bf40:	mov	w23, #0x104                 	// #260
  40bf44:	b	40a184 <sqrt@plt+0x8764>
  40bf48:	mov	w23, #0x104                 	// #260
  40bf4c:	cbz	x0, 40a184 <sqrt@plt+0x8764>
  40bf50:	ldr	x8, [x0]
  40bf54:	ldr	x8, [x8, #16]
  40bf58:	blr	x8
  40bf5c:	cmn	w0, #0x1
  40bf60:	b.ne	40bf90 <sqrt@plt+0xa570>  // b.any
  40bf64:	ldr	x8, [x28, #3592]
  40bf68:	ldr	x0, [x8, #8]
  40bf6c:	cbz	x0, 40bf40 <sqrt@plt+0xa520>
  40bf70:	str	x0, [x28, #3592]
  40bf74:	cbz	x8, 40bf48 <sqrt@plt+0xa528>
  40bf78:	ldr	x9, [x8]
  40bf7c:	mov	x0, x8
  40bf80:	ldr	x9, [x9, #8]
  40bf84:	blr	x9
  40bf88:	ldr	x0, [x28, #3592]
  40bf8c:	b	40bf48 <sqrt@plt+0xa528>
  40bf90:	cmp	w0, #0xa
  40bf94:	cset	w8, eq  // eq = none
  40bf98:	str	w8, [x26, #3600]
  40bf9c:	mov	w23, #0x104                 	// #260
  40bfa0:	b	40a184 <sqrt@plt+0x8764>
  40bfa4:	cmp	w0, #0x3e
  40bfa8:	b.ne	40bfb8 <sqrt@plt+0xa598>  // b.any
  40bfac:	ldr	x0, [x28, #3592]
  40bfb0:	cbnz	x0, 40bfd8 <sqrt@plt+0xa5b8>
  40bfb4:	b	40c0d0 <sqrt@plt+0xa6b0>
  40bfb8:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40bfbc:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40bfc0:	add	x0, x0, #0xe18
  40bfc4:	add	x1, x1, #0xe5a
  40bfc8:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  40bfcc:	mov	w23, #0x10a                 	// #266
  40bfd0:	b	40a184 <sqrt@plt+0x8764>
  40bfd4:	cbz	x0, 40c0d0 <sqrt@plt+0xa6b0>
  40bfd8:	ldr	x8, [x0]
  40bfdc:	ldr	x8, [x8, #16]
  40bfe0:	blr	x8
  40bfe4:	cmn	w0, #0x1
  40bfe8:	b.ne	40c0c4 <sqrt@plt+0xa6a4>  // b.any
  40bfec:	ldr	x8, [x28, #3592]
  40bff0:	ldr	x0, [x8, #8]
  40bff4:	cbz	x0, 40c0d0 <sqrt@plt+0xa6b0>
  40bff8:	str	x0, [x28, #3592]
  40bffc:	cbz	x8, 40bfd4 <sqrt@plt+0xa5b4>
  40c000:	ldr	x9, [x8]
  40c004:	mov	x0, x8
  40c008:	ldr	x9, [x9, #8]
  40c00c:	blr	x9
  40c010:	ldr	x0, [x28, #3592]
  40c014:	b	40bfd4 <sqrt@plt+0xa5b4>
  40c018:	ldr	x19, [x28, #3592]
  40c01c:	mov	x26, x20
  40c020:	mov	w0, #0x18                  	// #24
  40c024:	bl	41ca74 <_Znwm@@Base>
  40c028:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40c02c:	add	x8, x8, #0x870
  40c030:	mov	w9, #0x74                  	// #116
  40c034:	str	x0, [x28, #3592]
  40c038:	str	w9, [x0, #16]
  40c03c:	stp	x8, x19, [x0]
  40c040:	str	wzr, [x26, #3600]
  40c044:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40c048:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40c04c:	add	x0, x0, #0xe18
  40c050:	add	x1, x1, #0xe50
  40c054:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  40c058:	mov	w23, #0x27                  	// #39
  40c05c:	b	40a184 <sqrt@plt+0x8764>
  40c060:	ldr	x22, [x28, #3592]
  40c064:	b	40b9a0 <sqrt@plt+0x9f80>
  40c068:	adrp	x27, 438000 <_Znam@GLIBCXX_3.4>
  40c06c:	add	x27, x27, #0xe18
  40c070:	mov	x0, x27
  40c074:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40c078:	ldr	w8, [x27, #8]
  40c07c:	mov	w20, w21
  40c080:	mov	w19, w21
  40c084:	b	40b8c0 <sqrt@plt+0x9ea0>
  40c088:	adrp	x27, 438000 <_Znam@GLIBCXX_3.4>
  40c08c:	add	x27, x27, #0xe18
  40c090:	ldr	x21, [x28, #3592]
  40c094:	cbnz	x21, 40a5e4 <sqrt@plt+0x8bc4>
  40c098:	b	40aee0 <sqrt@plt+0x94c0>
  40c09c:	cmp	w0, #0xa
  40c0a0:	cset	w8, eq  // eq = none
  40c0a4:	str	w8, [x20, #3600]
  40c0a8:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40c0ac:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40c0b0:	add	x0, x0, #0xe18
  40c0b4:	add	x1, x1, #0xe52
  40c0b8:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  40c0bc:	mov	w23, #0x109                 	// #265
  40c0c0:	b	40a184 <sqrt@plt+0x8764>
  40c0c4:	cmp	w0, #0xa
  40c0c8:	cset	w8, eq  // eq = none
  40c0cc:	str	w8, [x26, #3600]
  40c0d0:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40c0d4:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40c0d8:	add	x0, x0, #0xe18
  40c0dc:	add	x1, x1, #0xe56
  40c0e0:	bl	41ce60 <_ZdlPvm@@Base+0x33c>
  40c0e4:	mov	w23, #0x10c                 	// #268
  40c0e8:	b	40a184 <sqrt@plt+0x8764>
  40c0ec:	cmp	w19, #0x2d
  40c0f0:	orr	w8, w20, #0x20
  40c0f4:	cneg	w19, w22, eq  // eq = none
  40c0f8:	cmp	w8, #0x69
  40c0fc:	b.ne	40bec0 <sqrt@plt+0xa4a0>  // b.any
  40c100:	ldp	w8, w9, [x21]
  40c104:	cmp	w8, w9
  40c108:	b.lt	40c120 <sqrt@plt+0xa700>  // b.tstop
  40c10c:	adrp	x21, 438000 <_Znam@GLIBCXX_3.4>
  40c110:	add	x21, x21, #0xe18
  40c114:	mov	x0, x21
  40c118:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40c11c:	ldr	w8, [x21, #8]
  40c120:	adrp	x11, 438000 <_Znam@GLIBCXX_3.4>
  40c124:	add	x11, x11, #0xe18
  40c128:	ldr	x9, [x11]
  40c12c:	add	w10, w8, #0x1
  40c130:	str	w10, [x11, #8]
  40c134:	strb	w20, [x9, w8, sxtw]
  40c138:	ldr	x0, [x28, #3592]
  40c13c:	cbnz	x0, 40c148 <sqrt@plt+0xa728>
  40c140:	b	40bec0 <sqrt@plt+0xa4a0>
  40c144:	cbz	x0, 40bec0 <sqrt@plt+0xa4a0>
  40c148:	ldr	x8, [x0]
  40c14c:	ldr	x8, [x8, #16]
  40c150:	blr	x8
  40c154:	cmn	w0, #0x1
  40c158:	b.ne	40c188 <sqrt@plt+0xa768>  // b.any
  40c15c:	ldr	x8, [x28, #3592]
  40c160:	ldr	x0, [x8, #8]
  40c164:	cbz	x0, 40bec0 <sqrt@plt+0xa4a0>
  40c168:	str	x0, [x28, #3592]
  40c16c:	cbz	x8, 40c144 <sqrt@plt+0xa724>
  40c170:	ldr	x9, [x8]
  40c174:	mov	x0, x8
  40c178:	ldr	x9, [x9, #8]
  40c17c:	blr	x9
  40c180:	ldr	x0, [x28, #3592]
  40c184:	b	40c144 <sqrt@plt+0xa724>
  40c188:	cmp	w0, #0xa
  40c18c:	cset	w8, eq  // eq = none
  40c190:	str	w8, [x26, #3600]
  40c194:	b	40bec0 <sqrt@plt+0xa4a0>
  40c198:	mov	x19, x0
  40c19c:	mov	x0, x24
  40c1a0:	bl	41cb18 <_ZdlPv@@Base>
  40c1a4:	mov	x0, x19
  40c1a8:	bl	4019a0 <_Unwind_Resume@plt>
  40c1ac:	sub	sp, sp, #0x70
  40c1b0:	stp	x29, x30, [sp, #16]
  40c1b4:	stp	x28, x27, [sp, #32]
  40c1b8:	stp	x26, x25, [sp, #48]
  40c1bc:	stp	x24, x23, [sp, #64]
  40c1c0:	stp	x22, x21, [sp, #80]
  40c1c4:	stp	x20, x19, [sp, #96]
  40c1c8:	add	x29, sp, #0x10
  40c1cc:	adrp	x19, 438000 <_Znam@GLIBCXX_3.4>
  40c1d0:	add	x19, x19, #0xe28
  40c1d4:	mov	x0, x19
  40c1d8:	bl	41d60c <_ZdlPvm@@Base+0xae8>
  40c1dc:	adrp	x24, 438000 <_Znam@GLIBCXX_3.4>
  40c1e0:	ldr	x0, [x24, #3592]
  40c1e4:	adrp	x25, 438000 <_Znam@GLIBCXX_3.4>
  40c1e8:	cbnz	x0, 40c1f8 <sqrt@plt+0xa7d8>
  40c1ec:	mov	w21, #0xffffffff            	// #-1
  40c1f0:	b	40c248 <sqrt@plt+0xa828>
  40c1f4:	cbz	x0, 40c1ec <sqrt@plt+0xa7cc>
  40c1f8:	ldr	x8, [x0]
  40c1fc:	ldr	x8, [x8, #16]
  40c200:	blr	x8
  40c204:	cmn	w0, #0x1
  40c208:	b.ne	40c238 <sqrt@plt+0xa818>  // b.any
  40c20c:	ldr	x8, [x24, #3592]
  40c210:	ldr	x0, [x8, #8]
  40c214:	cbz	x0, 40c1ec <sqrt@plt+0xa7cc>
  40c218:	str	x0, [x24, #3592]
  40c21c:	cbz	x8, 40c1f4 <sqrt@plt+0xa7d4>
  40c220:	ldr	x9, [x8]
  40c224:	mov	x0, x8
  40c228:	ldr	x9, [x9, #8]
  40c22c:	blr	x9
  40c230:	ldr	x0, [x24, #3592]
  40c234:	b	40c1f4 <sqrt@plt+0xa7d4>
  40c238:	cmp	w0, #0xa
  40c23c:	cset	w8, eq  // eq = none
  40c240:	mov	w21, w0
  40c244:	str	w8, [x25, #3600]
  40c248:	sub	w8, w21, #0x9
  40c24c:	cmp	w8, #0x2
  40c250:	b.cc	40c25c <sqrt@plt+0xa83c>  // b.lo, b.ul, b.last
  40c254:	cmp	w21, #0x20
  40c258:	b.ne	40c2b0 <sqrt@plt+0xa890>  // b.any
  40c25c:	ldr	x0, [x24, #3592]
  40c260:	mov	w21, #0xffffffff            	// #-1
  40c264:	cbz	x0, 40c248 <sqrt@plt+0xa828>
  40c268:	b	40c270 <sqrt@plt+0xa850>
  40c26c:	cbz	x0, 40c1ec <sqrt@plt+0xa7cc>
  40c270:	ldr	x8, [x0]
  40c274:	ldr	x8, [x8, #16]
  40c278:	blr	x8
  40c27c:	cmn	w0, #0x1
  40c280:	b.ne	40c238 <sqrt@plt+0xa818>  // b.any
  40c284:	ldr	x8, [x24, #3592]
  40c288:	ldr	x0, [x8, #8]
  40c28c:	cbz	x0, 40c1ec <sqrt@plt+0xa7cc>
  40c290:	str	x0, [x24, #3592]
  40c294:	cbz	x8, 40c26c <sqrt@plt+0xa84c>
  40c298:	ldr	x9, [x8]
  40c29c:	mov	x0, x8
  40c2a0:	ldr	x9, [x9, #8]
  40c2a4:	blr	x9
  40c2a8:	ldr	x0, [x24, #3592]
  40c2ac:	b	40c26c <sqrt@plt+0xa84c>
  40c2b0:	cmn	w21, #0x1
  40c2b4:	b.ne	40c2f0 <sqrt@plt+0xa8d0>  // b.any
  40c2b8:	ldr	x19, [x24, #3592]
  40c2bc:	cbz	x19, 40c2e4 <sqrt@plt+0xa8c4>
  40c2c0:	ldr	x8, [x19]
  40c2c4:	add	x1, sp, #0x8
  40c2c8:	add	x2, sp, #0x4
  40c2cc:	mov	x0, x19
  40c2d0:	ldr	x8, [x8, #32]
  40c2d4:	blr	x8
  40c2d8:	cbnz	w0, 40c490 <sqrt@plt+0xaa70>
  40c2dc:	ldr	x19, [x19, #8]
  40c2e0:	cbnz	x19, 40c2c0 <sqrt@plt+0xa8a0>
  40c2e4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40c2e8:	add	x0, x0, #0xe73
  40c2ec:	b	40c620 <sqrt@plt+0xac00>
  40c2f0:	adrp	x20, 438000 <_Znam@GLIBCXX_3.4>
  40c2f4:	add	x20, x20, #0xe18
  40c2f8:	mov	x0, x20
  40c2fc:	mov	w1, w21
  40c300:	bl	41cf00 <_ZdlPvm@@Base+0x3dc>
  40c304:	ldr	x0, [x24, #3592]
  40c308:	cbz	x0, 40c618 <sqrt@plt+0xabf8>
  40c30c:	adrp	x26, 438000 <_Znam@GLIBCXX_3.4>
  40c310:	cmp	w21, #0x7b
  40c314:	add	x26, x26, #0xe30
  40c318:	mov	w27, wzr
  40c31c:	mov	w28, wzr
  40c320:	b.ne	40c4a4 <sqrt@plt+0xaa84>  // b.any
  40c324:	mov	w21, wzr
  40c328:	b	40c330 <sqrt@plt+0xa910>
  40c32c:	cbz	x0, 40c618 <sqrt@plt+0xabf8>
  40c330:	ldr	x8, [x0]
  40c334:	ldr	x8, [x8, #16]
  40c338:	blr	x8
  40c33c:	cmn	w0, #0x1
  40c340:	b.ne	40c370 <sqrt@plt+0xa950>  // b.any
  40c344:	ldr	x23, [x24, #3592]
  40c348:	ldr	x0, [x23, #8]
  40c34c:	cbz	x0, 40c5f0 <sqrt@plt+0xabd0>
  40c350:	str	x0, [x24, #3592]
  40c354:	cbz	x23, 40c32c <sqrt@plt+0xa90c>
  40c358:	ldr	x8, [x23]
  40c35c:	mov	x0, x23
  40c360:	ldr	x8, [x8, #8]
  40c364:	blr	x8
  40c368:	ldr	x0, [x24, #3592]
  40c36c:	b	40c32c <sqrt@plt+0xa90c>
  40c370:	cmp	w0, #0xa
  40c374:	mov	w22, w0
  40c378:	cset	w8, eq  // eq = none
  40c37c:	str	w8, [x25, #3600]
  40c380:	b.ne	40c38c <sqrt@plt+0xa96c>  // b.any
  40c384:	mov	w21, #0x1                   	// #1
  40c388:	b	40c3c4 <sqrt@plt+0xa9a4>
  40c38c:	cbnz	w21, 40c3c4 <sqrt@plt+0xa9a4>
  40c390:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  40c394:	add	x9, x9, #0xe20
  40c398:	ldp	w8, w9, [x9]
  40c39c:	cmp	w8, w9
  40c3a0:	b.lt	40c3b0 <sqrt@plt+0xa990>  // b.tstop
  40c3a4:	mov	x0, x20
  40c3a8:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40c3ac:	ldr	w8, [x20, #8]
  40c3b0:	ldr	x9, [x20]
  40c3b4:	mov	w21, wzr
  40c3b8:	add	w10, w8, #0x1
  40c3bc:	str	w10, [x20, #8]
  40c3c0:	strb	w22, [x9, w8, sxtw]
  40c3c4:	cbz	w27, 40c3fc <sqrt@plt+0xa9dc>
  40c3c8:	cmp	w27, #0x2
  40c3cc:	b.eq	40c41c <sqrt@plt+0xa9fc>  // b.none
  40c3d0:	cmp	w27, #0x1
  40c3d4:	b.ne	40c428 <sqrt@plt+0xaa08>  // b.any
  40c3d8:	cmp	w22, #0xa
  40c3dc:	mov	w27, wzr
  40c3e0:	b.eq	40c45c <sqrt@plt+0xaa3c>  // b.none
  40c3e4:	cmp	w22, #0x22
  40c3e8:	b.eq	40c45c <sqrt@plt+0xaa3c>  // b.none
  40c3ec:	cmp	w22, #0x5c
  40c3f0:	b.ne	40c414 <sqrt@plt+0xa9f4>  // b.any
  40c3f4:	mov	w27, #0x2                   	// #2
  40c3f8:	b	40c45c <sqrt@plt+0xaa3c>
  40c3fc:	cmp	w22, #0x7d
  40c400:	b.eq	40c444 <sqrt@plt+0xaa24>  // b.none
  40c404:	cmp	w22, #0x7b
  40c408:	b.eq	40c454 <sqrt@plt+0xaa34>  // b.none
  40c40c:	cmp	w22, #0x22
  40c410:	b.ne	40c44c <sqrt@plt+0xaa2c>  // b.any
  40c414:	mov	w27, #0x1                   	// #1
  40c418:	b	40c45c <sqrt@plt+0xaa3c>
  40c41c:	cmp	w22, #0xa
  40c420:	cset	w27, ne  // ne = any
  40c424:	b	40c45c <sqrt@plt+0xaa3c>
  40c428:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40c42c:	mov	w0, #0x530                 	// #1328
  40c430:	add	x1, x1, #0xb70
  40c434:	bl	41afa0 <sqrt@plt+0x19580>
  40c438:	cmp	w27, #0x3
  40c43c:	b.ne	40c45c <sqrt@plt+0xaa3c>  // b.any
  40c440:	b	40c680 <sqrt@plt+0xac60>
  40c444:	subs	w28, w28, #0x1
  40c448:	b.lt	40c680 <sqrt@plt+0xac60>  // b.tstop
  40c44c:	mov	w27, wzr
  40c450:	b	40c45c <sqrt@plt+0xaa3c>
  40c454:	mov	w27, wzr
  40c458:	add	w28, w28, #0x1
  40c45c:	ldp	w8, w9, [x26]
  40c460:	cmp	w8, w9
  40c464:	b.lt	40c474 <sqrt@plt+0xaa54>  // b.tstop
  40c468:	mov	x0, x19
  40c46c:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40c470:	ldr	w8, [x19, #8]
  40c474:	ldr	x9, [x19]
  40c478:	add	w10, w8, #0x1
  40c47c:	str	w10, [x19, #8]
  40c480:	strb	w22, [x9, w8, sxtw]
  40c484:	ldr	x0, [x24, #3592]
  40c488:	cbnz	x0, 40c330 <sqrt@plt+0xa910>
  40c48c:	b	40c618 <sqrt@plt+0xabf8>
  40c490:	ldr	x0, [sp, #8]
  40c494:	ldr	w1, [sp, #4]
  40c498:	adrp	x2, 421000 <_ZdlPvm@@Base+0x44dc>
  40c49c:	add	x2, x2, #0xe73
  40c4a0:	b	40c648 <sqrt@plt+0xac28>
  40c4a4:	adrp	x22, 421000 <_ZdlPvm@@Base+0x44dc>
  40c4a8:	add	x22, x22, #0xb70
  40c4ac:	b	40c4b4 <sqrt@plt+0xaa94>
  40c4b0:	cbz	x0, 40c618 <sqrt@plt+0xabf8>
  40c4b4:	ldr	x8, [x0]
  40c4b8:	ldr	x8, [x8, #16]
  40c4bc:	blr	x8
  40c4c0:	cmn	w0, #0x1
  40c4c4:	b.ne	40c4f4 <sqrt@plt+0xaad4>  // b.any
  40c4c8:	ldr	x23, [x24, #3592]
  40c4cc:	ldr	x0, [x23, #8]
  40c4d0:	cbz	x0, 40c5f0 <sqrt@plt+0xabd0>
  40c4d4:	str	x0, [x24, #3592]
  40c4d8:	cbz	x23, 40c4b0 <sqrt@plt+0xaa90>
  40c4dc:	ldr	x8, [x23]
  40c4e0:	mov	x0, x23
  40c4e4:	ldr	x8, [x8, #8]
  40c4e8:	blr	x8
  40c4ec:	ldr	x0, [x24, #3592]
  40c4f0:	b	40c4b0 <sqrt@plt+0xaa90>
  40c4f4:	cmp	w0, #0xa
  40c4f8:	mov	w23, w0
  40c4fc:	cset	w8, eq  // eq = none
  40c500:	str	w8, [x25, #3600]
  40c504:	b.ne	40c510 <sqrt@plt+0xaaf0>  // b.any
  40c508:	mov	w28, #0x1                   	// #1
  40c50c:	b	40c548 <sqrt@plt+0xab28>
  40c510:	cbnz	w28, 40c548 <sqrt@plt+0xab28>
  40c514:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  40c518:	add	x9, x9, #0xe20
  40c51c:	ldp	w8, w9, [x9]
  40c520:	cmp	w8, w9
  40c524:	b.lt	40c534 <sqrt@plt+0xab14>  // b.tstop
  40c528:	mov	x0, x20
  40c52c:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40c530:	ldr	w8, [x20, #8]
  40c534:	ldr	x9, [x20]
  40c538:	mov	w28, wzr
  40c53c:	add	w10, w8, #0x1
  40c540:	str	w10, [x20, #8]
  40c544:	strb	w23, [x9, w8, sxtw]
  40c548:	cmp	w27, #0x2
  40c54c:	b.eq	40c570 <sqrt@plt+0xab50>  // b.none
  40c550:	cmp	w27, #0x1
  40c554:	b.eq	40c57c <sqrt@plt+0xab5c>  // b.none
  40c558:	cbnz	w27, 40c5a0 <sqrt@plt+0xab80>
  40c55c:	cmp	w23, w21
  40c560:	b.eq	40c680 <sqrt@plt+0xac60>  // b.none
  40c564:	cmp	w23, #0x22
  40c568:	cset	w27, eq  // eq = none
  40c56c:	b	40c5bc <sqrt@plt+0xab9c>
  40c570:	cmp	w23, #0xa
  40c574:	cset	w27, ne  // ne = any
  40c578:	b	40c5bc <sqrt@plt+0xab9c>
  40c57c:	cmp	w23, #0xa
  40c580:	mov	w27, wzr
  40c584:	b.eq	40c5bc <sqrt@plt+0xab9c>  // b.none
  40c588:	cmp	w23, #0x22
  40c58c:	b.eq	40c5bc <sqrt@plt+0xab9c>  // b.none
  40c590:	cmp	w23, #0x5c
  40c594:	b.ne	40c5b8 <sqrt@plt+0xab98>  // b.any
  40c598:	mov	w27, #0x2                   	// #2
  40c59c:	b	40c5bc <sqrt@plt+0xab9c>
  40c5a0:	mov	w0, #0x530                 	// #1328
  40c5a4:	mov	x1, x22
  40c5a8:	bl	41afa0 <sqrt@plt+0x19580>
  40c5ac:	cmp	w27, #0x3
  40c5b0:	b.ne	40c5bc <sqrt@plt+0xab9c>  // b.any
  40c5b4:	b	40c680 <sqrt@plt+0xac60>
  40c5b8:	mov	w27, #0x1                   	// #1
  40c5bc:	ldp	w8, w9, [x26]
  40c5c0:	cmp	w8, w9
  40c5c4:	b.lt	40c5d4 <sqrt@plt+0xabb4>  // b.tstop
  40c5c8:	mov	x0, x19
  40c5cc:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40c5d0:	ldr	w8, [x19, #8]
  40c5d4:	ldr	x9, [x19]
  40c5d8:	add	w10, w8, #0x1
  40c5dc:	str	w10, [x19, #8]
  40c5e0:	strb	w23, [x9, w8, sxtw]
  40c5e4:	ldr	x0, [x24, #3592]
  40c5e8:	cbnz	x0, 40c4b4 <sqrt@plt+0xaa94>
  40c5ec:	b	40c618 <sqrt@plt+0xabf8>
  40c5f0:	cbz	x23, 40c618 <sqrt@plt+0xabf8>
  40c5f4:	ldr	x8, [x23]
  40c5f8:	add	x1, sp, #0x8
  40c5fc:	add	x2, sp, #0x4
  40c600:	mov	x0, x23
  40c604:	ldr	x8, [x8, #32]
  40c608:	blr	x8
  40c60c:	cbnz	w0, 40c638 <sqrt@plt+0xac18>
  40c610:	ldr	x23, [x23, #8]
  40c614:	cbnz	x23, 40c5f4 <sqrt@plt+0xabd4>
  40c618:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40c61c:	add	x0, x0, #0xe85
  40c620:	adrp	x1, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40c624:	add	x1, x1, #0xa10
  40c628:	mov	x2, x1
  40c62c:	mov	x3, x1
  40c630:	bl	41b624 <sqrt@plt+0x19c04>
  40c634:	b	40c65c <sqrt@plt+0xac3c>
  40c638:	ldr	x0, [sp, #8]
  40c63c:	ldr	w1, [sp, #4]
  40c640:	adrp	x2, 421000 <_ZdlPvm@@Base+0x44dc>
  40c644:	add	x2, x2, #0xe85
  40c648:	adrp	x3, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40c64c:	add	x3, x3, #0xa10
  40c650:	mov	x4, x3
  40c654:	mov	x5, x3
  40c658:	bl	41b6c0 <sqrt@plt+0x19ca0>
  40c65c:	mov	w0, wzr
  40c660:	ldp	x20, x19, [sp, #96]
  40c664:	ldp	x22, x21, [sp, #80]
  40c668:	ldp	x24, x23, [sp, #64]
  40c66c:	ldp	x26, x25, [sp, #48]
  40c670:	ldp	x28, x27, [sp, #32]
  40c674:	ldp	x29, x30, [sp, #16]
  40c678:	add	sp, sp, #0x70
  40c67c:	ret
  40c680:	mov	w0, #0x1                   	// #1
  40c684:	b	40c660 <sqrt@plt+0xac40>
  40c688:	sub	sp, sp, #0x40
  40c68c:	stp	x29, x30, [sp, #16]
  40c690:	str	x21, [sp, #32]
  40c694:	stp	x20, x19, [sp, #48]
  40c698:	add	x29, sp, #0x10
  40c69c:	mov	w0, wzr
  40c6a0:	bl	409cd4 <sqrt@plt+0x82b4>
  40c6a4:	orr	w8, w0, #0x1
  40c6a8:	cmp	w8, #0x103
  40c6ac:	b.ne	40c758 <sqrt@plt+0xad38>  // b.any
  40c6b0:	adrp	x21, 438000 <_Znam@GLIBCXX_3.4>
  40c6b4:	add	x21, x21, #0xe30
  40c6b8:	ldp	w8, w9, [x21]
  40c6bc:	adrp	x19, 438000 <_Znam@GLIBCXX_3.4>
  40c6c0:	add	x19, x19, #0xe28
  40c6c4:	cmp	w8, w9
  40c6c8:	b.lt	40c6d8 <sqrt@plt+0xacb8>  // b.tstop
  40c6cc:	mov	x0, x19
  40c6d0:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40c6d4:	ldr	w8, [x19, #8]
  40c6d8:	ldr	x9, [x19]
  40c6dc:	add	w10, w8, #0x1
  40c6e0:	mov	x0, sp
  40c6e4:	mov	x1, x19
  40c6e8:	str	w10, [x19, #8]
  40c6ec:	strb	wzr, [x9, w8, sxtw]
  40c6f0:	bl	41cd60 <_ZdlPvm@@Base+0x23c>
  40c6f4:	ldr	x20, [sp]
  40c6f8:	bl	40c1ac <sqrt@plt+0xa78c>
  40c6fc:	cbz	w0, 40c74c <sqrt@plt+0xad2c>
  40c700:	ldp	w8, w9, [x21]
  40c704:	cmp	w8, w9
  40c708:	b.lt	40c720 <sqrt@plt+0xad00>  // b.tstop
  40c70c:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40c710:	add	x0, x0, #0xe28
  40c714:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40c718:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40c71c:	ldr	w8, [x8, #3632]
  40c720:	ldr	x9, [x19]
  40c724:	add	w10, w8, #0x1
  40c728:	str	w10, [x19, #8]
  40c72c:	strb	wzr, [x9, w8, sxtw]
  40c730:	ldr	x0, [x19]
  40c734:	bl	41d904 <_ZdlPvm@@Base+0xde0>
  40c738:	mov	x2, x0
  40c73c:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40c740:	add	x0, x0, #0xdf8
  40c744:	mov	x1, x20
  40c748:	bl	405c20 <sqrt@plt+0x4200>
  40c74c:	mov	x0, sp
  40c750:	bl	41cdc4 <_ZdlPvm@@Base+0x2a0>
  40c754:	b	40c7cc <sqrt@plt+0xadac>
  40c758:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40c75c:	ldr	x19, [x8, #3592]
  40c760:	cbz	x19, 40c788 <sqrt@plt+0xad68>
  40c764:	ldr	x8, [x19]
  40c768:	mov	x1, sp
  40c76c:	add	x2, x29, #0x1c
  40c770:	mov	x0, x19
  40c774:	ldr	x8, [x8, #32]
  40c778:	blr	x8
  40c77c:	cbnz	w0, 40c7a8 <sqrt@plt+0xad88>
  40c780:	ldr	x19, [x19, #8]
  40c784:	cbnz	x19, 40c764 <sqrt@plt+0xad44>
  40c788:	adrp	x1, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40c78c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40c790:	add	x1, x1, #0xa10
  40c794:	add	x0, x0, #0xe9f
  40c798:	mov	x2, x1
  40c79c:	mov	x3, x1
  40c7a0:	bl	41b624 <sqrt@plt+0x19c04>
  40c7a4:	b	40c7cc <sqrt@plt+0xadac>
  40c7a8:	ldr	x0, [sp]
  40c7ac:	ldr	w1, [x29, #28]
  40c7b0:	adrp	x3, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40c7b4:	adrp	x2, 421000 <_ZdlPvm@@Base+0x44dc>
  40c7b8:	add	x3, x3, #0xa10
  40c7bc:	add	x2, x2, #0xe9f
  40c7c0:	mov	x4, x3
  40c7c4:	mov	x5, x3
  40c7c8:	bl	41b6c0 <sqrt@plt+0x19ca0>
  40c7cc:	ldp	x20, x19, [sp, #48]
  40c7d0:	ldr	x21, [sp, #32]
  40c7d4:	ldp	x29, x30, [sp, #16]
  40c7d8:	add	sp, sp, #0x40
  40c7dc:	ret
  40c7e0:	mov	x19, x0
  40c7e4:	mov	x0, sp
  40c7e8:	bl	41cdc4 <_ZdlPvm@@Base+0x2a0>
  40c7ec:	mov	x0, x19
  40c7f0:	bl	4019a0 <_Unwind_Resume@plt>
  40c7f4:	sub	sp, sp, #0x40
  40c7f8:	stp	x29, x30, [sp, #16]
  40c7fc:	stp	x22, x21, [sp, #32]
  40c800:	stp	x20, x19, [sp, #48]
  40c804:	add	x29, sp, #0x10
  40c808:	mov	w0, wzr
  40c80c:	bl	409cd4 <sqrt@plt+0x82b4>
  40c810:	orr	w8, w0, #0x1
  40c814:	cmp	w8, #0x103
  40c818:	b.ne	40c8d8 <sqrt@plt+0xaeb8>  // b.any
  40c81c:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  40c820:	add	x9, x9, #0xe30
  40c824:	ldp	w8, w9, [x9]
  40c828:	adrp	x19, 438000 <_Znam@GLIBCXX_3.4>
  40c82c:	add	x19, x19, #0xe28
  40c830:	cmp	w8, w9
  40c834:	b.lt	40c844 <sqrt@plt+0xae24>  // b.tstop
  40c838:	mov	x0, x19
  40c83c:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40c840:	ldr	w8, [x19, #8]
  40c844:	ldr	x9, [x19]
  40c848:	add	w10, w8, #0x1
  40c84c:	str	w10, [x19, #8]
  40c850:	strb	wzr, [x9, w8, sxtw]
  40c854:	ldr	x19, [x19]
  40c858:	cbnz	x19, 40c86c <sqrt@plt+0xae4c>
  40c85c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40c860:	add	x1, x1, #0xb70
  40c864:	mov	w0, #0x1a                  	// #26
  40c868:	bl	41afa0 <sqrt@plt+0x19580>
  40c86c:	mov	x0, x19
  40c870:	bl	41cb30 <_ZdlPvm@@Base+0xc>
  40c874:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40c878:	add	x8, x8, #0xdf8
  40c87c:	ldr	w22, [x8, #8]
  40c880:	ldr	x20, [x8]
  40c884:	udiv	x8, x0, x22
  40c888:	msub	x21, x8, x22, x0
  40c88c:	lsl	x8, x21, #4
  40c890:	ldr	x0, [x20, x8]
  40c894:	cbz	x0, 40c94c <sqrt@plt+0xaf2c>
  40c898:	mov	x1, x19
  40c89c:	bl	401910 <strcmp@plt>
  40c8a0:	cbz	w0, 40c8cc <sqrt@plt+0xaeac>
  40c8a4:	cmp	w21, #0x0
  40c8a8:	csel	w8, w22, w21, eq  // eq = none
  40c8ac:	sub	w21, w8, #0x1
  40c8b0:	lsl	x8, x21, #4
  40c8b4:	ldr	x0, [x20, x8]
  40c8b8:	cbz	x0, 40c94c <sqrt@plt+0xaf2c>
  40c8bc:	mov	x1, x19
  40c8c0:	bl	401910 <strcmp@plt>
  40c8c4:	cbnz	w0, 40c8a4 <sqrt@plt+0xae84>
  40c8c8:	mov	w21, w21
  40c8cc:	add	x8, x20, x21, lsl #4
  40c8d0:	str	xzr, [x8, #8]
  40c8d4:	b	40c94c <sqrt@plt+0xaf2c>
  40c8d8:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40c8dc:	ldr	x19, [x8, #3592]
  40c8e0:	cbz	x19, 40c908 <sqrt@plt+0xaee8>
  40c8e4:	ldr	x8, [x19]
  40c8e8:	add	x1, sp, #0x8
  40c8ec:	add	x2, sp, #0x4
  40c8f0:	mov	x0, x19
  40c8f4:	ldr	x8, [x8, #32]
  40c8f8:	blr	x8
  40c8fc:	cbnz	w0, 40c928 <sqrt@plt+0xaf08>
  40c900:	ldr	x19, [x19, #8]
  40c904:	cbnz	x19, 40c8e4 <sqrt@plt+0xaec4>
  40c908:	adrp	x1, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40c90c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40c910:	add	x1, x1, #0xa10
  40c914:	add	x0, x0, #0xe9f
  40c918:	mov	x2, x1
  40c91c:	mov	x3, x1
  40c920:	bl	41b624 <sqrt@plt+0x19c04>
  40c924:	b	40c94c <sqrt@plt+0xaf2c>
  40c928:	ldr	x0, [sp, #8]
  40c92c:	ldr	w1, [sp, #4]
  40c930:	adrp	x3, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40c934:	adrp	x2, 421000 <_ZdlPvm@@Base+0x44dc>
  40c938:	add	x3, x3, #0xa10
  40c93c:	add	x2, x2, #0xe9f
  40c940:	mov	x4, x3
  40c944:	mov	x5, x3
  40c948:	bl	41b6c0 <sqrt@plt+0x19ca0>
  40c94c:	ldp	x20, x19, [sp, #48]
  40c950:	ldp	x22, x21, [sp, #32]
  40c954:	ldp	x29, x30, [sp, #16]
  40c958:	add	sp, sp, #0x40
  40c95c:	ret
  40c960:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40c964:	add	x8, x8, #0x8a8
  40c968:	stp	x1, x3, [x0, #16]
  40c96c:	stp	d0, d1, [x0, #32]
  40c970:	str	w2, [x0, #48]
  40c974:	str	d2, [x0, #56]
  40c978:	str	x3, [x0, #64]
  40c97c:	stp	x8, xzr, [x0]
  40c980:	str	wzr, [x0, #72]
  40c984:	ret
  40c988:	stp	x29, x30, [sp, #-32]!
  40c98c:	str	x19, [sp, #16]
  40c990:	mov	x19, x0
  40c994:	ldr	x0, [x0, #16]
  40c998:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40c99c:	add	x8, x8, #0x8a8
  40c9a0:	mov	x29, sp
  40c9a4:	str	x8, [x19]
  40c9a8:	bl	401730 <free@plt>
  40c9ac:	ldr	x0, [x19, #24]
  40c9b0:	ldr	x19, [sp, #16]
  40c9b4:	ldp	x29, x30, [sp], #32
  40c9b8:	b	401730 <free@plt>
  40c9bc:	stp	x29, x30, [sp, #-32]!
  40c9c0:	str	x19, [sp, #16]
  40c9c4:	mov	x19, x0
  40c9c8:	ldr	x0, [x0, #16]
  40c9cc:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40c9d0:	add	x8, x8, #0x8a8
  40c9d4:	mov	x29, sp
  40c9d8:	str	x8, [x19]
  40c9dc:	bl	401730 <free@plt>
  40c9e0:	ldr	x0, [x19, #24]
  40c9e4:	bl	401730 <free@plt>
  40c9e8:	mov	x0, x19
  40c9ec:	ldr	x19, [sp, #16]
  40c9f0:	ldp	x29, x30, [sp], #32
  40c9f4:	b	41cb18 <_ZdlPv@@Base>
  40c9f8:	sub	sp, sp, #0x30
  40c9fc:	stp	x29, x30, [sp, #16]
  40ca00:	str	x19, [sp, #32]
  40ca04:	add	x29, sp, #0x10
  40ca08:	ldr	x8, [x0, #64]
  40ca0c:	cbz	x8, 40cb4c <sqrt@plt+0xb12c>
  40ca10:	ldrb	w9, [x8]
  40ca14:	mov	x19, x0
  40ca18:	cbz	w9, 40ca38 <sqrt@plt+0xb018>
  40ca1c:	add	x9, x8, #0x1
  40ca20:	str	x9, [x19, #64]
  40ca24:	ldrb	w0, [x8]
  40ca28:	ldr	x19, [sp, #32]
  40ca2c:	ldp	x29, x30, [sp, #16]
  40ca30:	add	sp, sp, #0x30
  40ca34:	ret
  40ca38:	ldr	w8, [x19, #72]
  40ca3c:	cbz	w8, 40cb0c <sqrt@plt+0xb0ec>
  40ca40:	ldr	x0, [x19, #16]
  40ca44:	mov	x1, sp
  40ca48:	bl	405494 <sqrt@plt+0x3a74>
  40ca4c:	cbz	w0, 40caa8 <sqrt@plt+0xb088>
  40ca50:	ldr	d0, [x19, #56]
  40ca54:	ldr	d1, [sp]
  40ca58:	ldr	w8, [x19, #48]
  40ca5c:	fadd	d2, d0, d1
  40ca60:	fmul	d0, d0, d1
  40ca64:	cmp	w8, #0x0
  40ca68:	fcsel	d0, d2, d0, eq  // eq = none
  40ca6c:	str	d0, [sp]
  40ca70:	ldr	x0, [x19, #16]
  40ca74:	bl	404d3c <sqrt@plt+0x331c>
  40ca78:	ldp	d2, d0, [x19, #32]
  40ca7c:	ldr	d1, [sp]
  40ca80:	fcmp	d2, d0
  40ca84:	b.hi	40ca90 <sqrt@plt+0xb070>  // b.pmore
  40ca88:	fcmp	d1, d0
  40ca8c:	b.gt	40caa0 <sqrt@plt+0xb080>
  40ca90:	fcmp	d2, d0
  40ca94:	b.lt	40caf8 <sqrt@plt+0xb0d8>  // b.tstop
  40ca98:	fcmp	d1, d0
  40ca9c:	b.pl	40caf8 <sqrt@plt+0xb0d8>  // b.nfrst
  40caa0:	str	xzr, [x19, #64]
  40caa4:	b	40cb4c <sqrt@plt+0xb12c>
  40caa8:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40caac:	ldr	x19, [x8, #3592]
  40cab0:	cbz	x19, 40cad8 <sqrt@plt+0xb0b8>
  40cab4:	ldr	x8, [x19]
  40cab8:	add	x1, x29, #0x18
  40cabc:	sub	x2, x29, #0x4
  40cac0:	mov	x0, x19
  40cac4:	ldr	x8, [x8, #32]
  40cac8:	blr	x8
  40cacc:	cbnz	w0, 40cb28 <sqrt@plt+0xb108>
  40cad0:	ldr	x19, [x19, #8]
  40cad4:	cbnz	x19, 40cab4 <sqrt@plt+0xb094>
  40cad8:	adrp	x1, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40cadc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40cae0:	add	x1, x1, #0xa10
  40cae4:	add	x0, x0, #0xec5
  40cae8:	mov	x2, x1
  40caec:	mov	x3, x1
  40caf0:	bl	41b624 <sqrt@plt+0x19c04>
  40caf4:	b	40cb4c <sqrt@plt+0xb12c>
  40caf8:	ldr	x8, [x19, #24]
  40cafc:	str	wzr, [x19, #72]
  40cb00:	str	x8, [x19, #64]
  40cb04:	ldrb	w9, [x8]
  40cb08:	cbnz	w9, 40ca1c <sqrt@plt+0xaffc>
  40cb0c:	mov	w8, #0x1                   	// #1
  40cb10:	str	w8, [x19, #72]
  40cb14:	mov	w0, #0xa                   	// #10
  40cb18:	ldr	x19, [sp, #32]
  40cb1c:	ldp	x29, x30, [sp, #16]
  40cb20:	add	sp, sp, #0x30
  40cb24:	ret
  40cb28:	ldr	x0, [x29, #24]
  40cb2c:	ldur	w1, [x29, #-4]
  40cb30:	adrp	x3, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40cb34:	adrp	x2, 421000 <_ZdlPvm@@Base+0x44dc>
  40cb38:	add	x3, x3, #0xa10
  40cb3c:	add	x2, x2, #0xec5
  40cb40:	mov	x4, x3
  40cb44:	mov	x5, x3
  40cb48:	bl	41b6c0 <sqrt@plt+0x19ca0>
  40cb4c:	mov	w0, #0xffffffff            	// #-1
  40cb50:	ldr	x19, [sp, #32]
  40cb54:	ldp	x29, x30, [sp, #16]
  40cb58:	add	sp, sp, #0x30
  40cb5c:	ret
  40cb60:	stp	x29, x30, [sp, #-32]!
  40cb64:	str	x19, [sp, #16]
  40cb68:	mov	x29, sp
  40cb6c:	ldr	x8, [x0, #64]
  40cb70:	cbz	x8, 40cc14 <sqrt@plt+0xb1f4>
  40cb74:	mov	x19, x0
  40cb78:	ldrb	w0, [x8]
  40cb7c:	cbz	w0, 40cb8c <sqrt@plt+0xb16c>
  40cb80:	ldr	x19, [sp, #16]
  40cb84:	ldp	x29, x30, [sp], #32
  40cb88:	ret
  40cb8c:	ldr	w8, [x19, #72]
  40cb90:	cbz	w8, 40cbc8 <sqrt@plt+0xb1a8>
  40cb94:	ldr	x0, [x19, #16]
  40cb98:	add	x1, x29, #0x18
  40cb9c:	bl	405494 <sqrt@plt+0x3a74>
  40cba0:	cbz	w0, 40cc14 <sqrt@plt+0xb1f4>
  40cba4:	ldr	w8, [x19, #48]
  40cba8:	cbz	w8, 40cbd8 <sqrt@plt+0xb1b8>
  40cbac:	ldr	d0, [x29, #24]
  40cbb0:	ldr	d1, [x19, #56]
  40cbb4:	ldr	d2, [x19, #40]
  40cbb8:	fmul	d0, d0, d1
  40cbbc:	fcmp	d0, d2
  40cbc0:	b.gt	40cc14 <sqrt@plt+0xb1f4>
  40cbc4:	b	40cc24 <sqrt@plt+0xb204>
  40cbc8:	mov	w0, #0xa                   	// #10
  40cbcc:	ldr	x19, [sp, #16]
  40cbd0:	ldp	x29, x30, [sp], #32
  40cbd4:	ret
  40cbd8:	ldp	d1, d0, [x19, #32]
  40cbdc:	fcmp	d1, d0
  40cbe0:	b.hi	40cbf8 <sqrt@plt+0xb1d8>  // b.pmore
  40cbe4:	ldr	d2, [x29, #24]
  40cbe8:	ldr	d3, [x19, #56]
  40cbec:	fadd	d2, d2, d3
  40cbf0:	fcmp	d2, d0
  40cbf4:	b.gt	40cc14 <sqrt@plt+0xb1f4>
  40cbf8:	fcmp	d1, d0
  40cbfc:	b.lt	40cc24 <sqrt@plt+0xb204>  // b.tstop
  40cc00:	ldr	d1, [x29, #24]
  40cc04:	ldr	d2, [x19, #56]
  40cc08:	fadd	d1, d1, d2
  40cc0c:	fcmp	d1, d0
  40cc10:	b.pl	40cc24 <sqrt@plt+0xb204>  // b.nfrst
  40cc14:	mov	w0, #0xffffffff            	// #-1
  40cc18:	ldr	x19, [sp, #16]
  40cc1c:	ldp	x29, x30, [sp], #32
  40cc20:	ret
  40cc24:	ldr	x8, [x19, #24]
  40cc28:	ldrb	w8, [x8]
  40cc2c:	cmp	w8, #0x0
  40cc30:	csinv	w0, w8, wzr, ne  // ne = any
  40cc34:	ldr	x19, [sp, #16]
  40cc38:	ldp	x29, x30, [sp], #32
  40cc3c:	ret
  40cc40:	str	d10, [sp, #-64]!
  40cc44:	stp	d9, d8, [sp, #8]
  40cc48:	stp	x29, x30, [sp, #24]
  40cc4c:	str	x21, [sp, #40]
  40cc50:	stp	x20, x19, [sp, #48]
  40cc54:	mov	x29, sp
  40cc58:	mov	x19, x2
  40cc5c:	mov	v8.16b, v2.16b
  40cc60:	mov	w20, w1
  40cc64:	mov	v9.16b, v1.16b
  40cc68:	mov	v10.16b, v0.16b
  40cc6c:	mov	x21, x0
  40cc70:	bl	404d3c <sqrt@plt+0x331c>
  40cc74:	cbz	w20, 40cc80 <sqrt@plt+0xb260>
  40cc78:	fcmp	d8, #0.0
  40cc7c:	b.ls	40ccd8 <sqrt@plt+0xb2b8>  // b.plast
  40cc80:	fcmp	d10, d9
  40cc84:	b.le	40cc90 <sqrt@plt+0xb270>
  40cc88:	fcmp	d8, #0.0
  40cc8c:	b.gt	40ccd8 <sqrt@plt+0xb2b8>
  40cc90:	fcmp	d10, d9
  40cc94:	b.pl	40cca0 <sqrt@plt+0xb280>  // b.nfrst
  40cc98:	fcmp	d8, #0.0
  40cc9c:	b.mi	40ccd8 <sqrt@plt+0xb2b8>  // b.first
  40cca0:	mov	w0, #0x50                  	// #80
  40cca4:	bl	41ca74 <_Znwm@@Base>
  40cca8:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  40ccac:	ldr	x10, [x9, #3592]
  40ccb0:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40ccb4:	add	x8, x8, #0x8a8
  40ccb8:	stp	x21, x19, [x0, #16]
  40ccbc:	stp	d10, d9, [x0, #32]
  40ccc0:	str	w20, [x0, #48]
  40ccc4:	str	d8, [x0, #56]
  40ccc8:	str	x19, [x0, #64]
  40cccc:	str	wzr, [x0, #72]
  40ccd0:	stp	x8, x10, [x0]
  40ccd4:	str	x0, [x9, #3592]
  40ccd8:	ldp	x20, x19, [sp, #48]
  40ccdc:	ldr	x21, [sp, #40]
  40cce0:	ldp	x29, x30, [sp, #24]
  40cce4:	ldp	d9, d8, [sp, #8]
  40cce8:	ldr	d10, [sp], #64
  40ccec:	ret
  40ccf0:	sub	sp, sp, #0x60
  40ccf4:	stp	x29, x30, [sp, #48]
  40ccf8:	str	x21, [sp, #64]
  40ccfc:	stp	x20, x19, [sp, #80]
  40cd00:	add	x29, sp, #0x30
  40cd04:	mov	x19, x0
  40cd08:	bl	4018d0 <__errno_location@plt>
  40cd0c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40cd10:	mov	x20, x0
  40cd14:	str	wzr, [x0]
  40cd18:	add	x1, x1, #0xe22
  40cd1c:	mov	x0, x19
  40cd20:	bl	401900 <fopen@plt>
  40cd24:	cbz	x0, 40cd70 <sqrt@plt+0xb350>
  40cd28:	mov	x21, x0
  40cd2c:	mov	w0, #0x40                  	// #64
  40cd30:	bl	41ca74 <_Znwm@@Base>
  40cd34:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40cd38:	add	x8, x8, #0x7c8
  40cd3c:	mov	x20, x0
  40cd40:	stp	x21, x19, [x0, #16]
  40cd44:	str	wzr, [x0, #32]
  40cd48:	stp	x8, xzr, [x0], #40
  40cd4c:	bl	41cc24 <_ZdlPvm@@Base+0x100>
  40cd50:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40cd54:	ldr	x9, [x8, #3592]
  40cd58:	adrp	x10, 424000 <_ZdlPvm@@Base+0x74dc>
  40cd5c:	add	x10, x10, #0x399
  40cd60:	str	x10, [x20, #56]
  40cd64:	str	x9, [x20, #8]
  40cd68:	str	x20, [x8, #3592]
  40cd6c:	b	40ce04 <sqrt@plt+0xb3e4>
  40cd70:	add	x0, sp, #0x18
  40cd74:	mov	x1, x19
  40cd78:	bl	41b3d4 <sqrt@plt+0x199b4>
  40cd7c:	ldr	w0, [x20]
  40cd80:	bl	4017c0 <strerror@plt>
  40cd84:	mov	x1, x0
  40cd88:	add	x0, sp, #0x8
  40cd8c:	bl	41b3d4 <sqrt@plt+0x199b4>
  40cd90:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40cd94:	ldr	x19, [x8, #3592]
  40cd98:	cbz	x19, 40cdc0 <sqrt@plt+0xb3a0>
  40cd9c:	ldr	x8, [x19]
  40cda0:	add	x1, x29, #0x18
  40cda4:	sub	x2, x29, #0x4
  40cda8:	mov	x0, x19
  40cdac:	ldr	x8, [x8, #32]
  40cdb0:	blr	x8
  40cdb4:	cbnz	w0, 40cde0 <sqrt@plt+0xb3c0>
  40cdb8:	ldr	x19, [x19, #8]
  40cdbc:	cbnz	x19, 40cd9c <sqrt@plt+0xb37c>
  40cdc0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40cdc4:	adrp	x3, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40cdc8:	add	x0, x0, #0xeee
  40cdcc:	add	x3, x3, #0xa10
  40cdd0:	add	x1, sp, #0x18
  40cdd4:	add	x2, sp, #0x8
  40cdd8:	bl	41b624 <sqrt@plt+0x19c04>
  40cddc:	b	40ce04 <sqrt@plt+0xb3e4>
  40cde0:	ldr	x0, [x29, #24]
  40cde4:	ldur	w1, [x29, #-4]
  40cde8:	adrp	x2, 421000 <_ZdlPvm@@Base+0x44dc>
  40cdec:	adrp	x5, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40cdf0:	add	x2, x2, #0xeee
  40cdf4:	add	x5, x5, #0xa10
  40cdf8:	add	x3, sp, #0x18
  40cdfc:	add	x4, sp, #0x8
  40ce00:	bl	41b6c0 <sqrt@plt+0x19ca0>
  40ce04:	ldp	x20, x19, [sp, #80]
  40ce08:	ldr	x21, [sp, #64]
  40ce0c:	ldp	x29, x30, [sp, #48]
  40ce10:	add	sp, sp, #0x60
  40ce14:	ret
  40ce18:	mov	x19, x0
  40ce1c:	mov	x0, x20
  40ce20:	bl	41cb18 <_ZdlPv@@Base>
  40ce24:	mov	x0, x19
  40ce28:	bl	4019a0 <_Unwind_Resume@plt>
  40ce2c:	stp	x29, x30, [sp, #-64]!
  40ce30:	str	x23, [sp, #16]
  40ce34:	stp	x22, x21, [sp, #32]
  40ce38:	stp	x20, x19, [sp, #48]
  40ce3c:	mov	x29, sp
  40ce40:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40ce44:	mov	x22, x3
  40ce48:	mov	x23, x2
  40ce4c:	mov	x19, x1
  40ce50:	mov	x20, x0
  40ce54:	add	x8, x8, #0x960
  40ce58:	add	x21, x0, #0xc0
  40ce5c:	str	wzr, [x0, #16]
  40ce60:	stp	x8, xzr, [x0]
  40ce64:	mov	x0, x21
  40ce68:	bl	41cc24 <_ZdlPvm@@Base+0x100>
  40ce6c:	str	xzr, [x20, #48]
  40ce70:	mov	x0, x23
  40ce74:	bl	406620 <sqrt@plt+0x4c00>
  40ce78:	str	x0, [x20, #24]
  40ce7c:	str	xzr, [x20, #40]
  40ce80:	mov	x0, x22
  40ce84:	bl	41d904 <_ZdlPvm@@Base+0xde0>
  40ce88:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40ce8c:	add	x8, x8, #0x8e0
  40ce90:	str	x0, [x20, #32]
  40ce94:	str	x8, [x20]
  40ce98:	str	x19, [x20, #208]
  40ce9c:	ldp	x20, x19, [sp, #48]
  40cea0:	ldp	x22, x21, [sp, #32]
  40cea4:	ldr	x23, [sp, #16]
  40cea8:	ldp	x29, x30, [sp], #64
  40ceac:	ret
  40ceb0:	bl	4019a0 <_Unwind_Resume@plt>
  40ceb4:	mov	x19, x0
  40ceb8:	mov	x0, x21
  40cebc:	bl	41cdc4 <_ZdlPvm@@Base+0x2a0>
  40cec0:	mov	x0, x19
  40cec4:	bl	4019a0 <_Unwind_Resume@plt>
  40cec8:	stp	x29, x30, [sp, #-48]!
  40cecc:	stp	x22, x21, [sp, #16]
  40ced0:	stp	x20, x19, [sp, #32]
  40ced4:	mov	x29, sp
  40ced8:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40cedc:	mov	x21, x2
  40cee0:	mov	x22, x1
  40cee4:	mov	x19, x0
  40cee8:	add	x8, x8, #0x960
  40ceec:	add	x20, x0, #0xc0
  40cef0:	str	wzr, [x0, #16]
  40cef4:	stp	x8, xzr, [x0]
  40cef8:	mov	x0, x20
  40cefc:	bl	41cc24 <_ZdlPvm@@Base+0x100>
  40cf00:	str	xzr, [x19, #48]
  40cf04:	mov	x0, x22
  40cf08:	bl	406620 <sqrt@plt+0x4c00>
  40cf0c:	str	x0, [x19, #24]
  40cf10:	str	xzr, [x19, #40]
  40cf14:	mov	x0, x21
  40cf18:	bl	41d904 <_ZdlPvm@@Base+0xde0>
  40cf1c:	str	x0, [x19, #32]
  40cf20:	ldp	x20, x19, [sp, #32]
  40cf24:	ldp	x22, x21, [sp, #16]
  40cf28:	ldp	x29, x30, [sp], #48
  40cf2c:	ret
  40cf30:	bl	4019a0 <_Unwind_Resume@plt>
  40cf34:	mov	x19, x0
  40cf38:	mov	x0, x20
  40cf3c:	bl	41cdc4 <_ZdlPvm@@Base+0x2a0>
  40cf40:	mov	x0, x19
  40cf44:	bl	4019a0 <_Unwind_Resume@plt>
  40cf48:	stp	x29, x30, [sp, #-32]!
  40cf4c:	str	x19, [sp, #16]
  40cf50:	mov	x19, x0
  40cf54:	ldr	x0, [x0, #208]
  40cf58:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40cf5c:	add	x8, x8, #0x8e0
  40cf60:	mov	x29, sp
  40cf64:	str	x8, [x19]
  40cf68:	cbz	x0, 40cf78 <sqrt@plt+0xb558>
  40cf6c:	ldr	x8, [x0]
  40cf70:	ldr	x8, [x8, #8]
  40cf74:	blr	x8
  40cf78:	ldr	x0, [x19, #24]
  40cf7c:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40cf80:	add	x8, x8, #0x960
  40cf84:	str	x8, [x19]
  40cf88:	cbz	x0, 40cf90 <sqrt@plt+0xb570>
  40cf8c:	bl	4018c0 <_ZdaPv@plt>
  40cf90:	ldr	x0, [x19, #32]
  40cf94:	cbz	x0, 40cf9c <sqrt@plt+0xb57c>
  40cf98:	bl	4018c0 <_ZdaPv@plt>
  40cf9c:	add	x0, x19, #0xc0
  40cfa0:	ldr	x19, [sp, #16]
  40cfa4:	ldp	x29, x30, [sp], #32
  40cfa8:	b	41cdc4 <_ZdlPvm@@Base+0x2a0>
  40cfac:	stp	x29, x30, [sp, #-32]!
  40cfb0:	str	x19, [sp, #16]
  40cfb4:	mov	x19, x0
  40cfb8:	ldr	x0, [x0, #208]
  40cfbc:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40cfc0:	add	x8, x8, #0x8e0
  40cfc4:	mov	x29, sp
  40cfc8:	str	x8, [x19]
  40cfcc:	cbz	x0, 40cfdc <sqrt@plt+0xb5bc>
  40cfd0:	ldr	x8, [x0]
  40cfd4:	ldr	x8, [x8, #8]
  40cfd8:	blr	x8
  40cfdc:	ldr	x0, [x19, #24]
  40cfe0:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40cfe4:	add	x8, x8, #0x960
  40cfe8:	str	x8, [x19]
  40cfec:	cbz	x0, 40cff4 <sqrt@plt+0xb5d4>
  40cff0:	bl	4018c0 <_ZdaPv@plt>
  40cff4:	ldr	x0, [x19, #32]
  40cff8:	cbz	x0, 40d000 <sqrt@plt+0xb5e0>
  40cffc:	bl	4018c0 <_ZdaPv@plt>
  40d000:	add	x0, x19, #0xc0
  40d004:	bl	41cdc4 <_ZdlPvm@@Base+0x2a0>
  40d008:	mov	x0, x19
  40d00c:	ldr	x19, [sp, #16]
  40d010:	ldp	x29, x30, [sp], #32
  40d014:	b	41cb18 <_ZdlPv@@Base>
  40d018:	ldr	x0, [x0, #208]
  40d01c:	cbz	x0, 40d02c <sqrt@plt+0xb60c>
  40d020:	ldr	x8, [x0]
  40d024:	ldr	x1, [x8, #16]
  40d028:	br	x1
  40d02c:	mov	w0, #0xffffffff            	// #-1
  40d030:	ret
  40d034:	stp	x29, x30, [sp, #-48]!
  40d038:	stp	x22, x21, [sp, #16]
  40d03c:	stp	x20, x19, [sp, #32]
  40d040:	mov	x29, sp
  40d044:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40d048:	mov	x21, x2
  40d04c:	mov	x22, x1
  40d050:	mov	x19, x0
  40d054:	add	x8, x8, #0x960
  40d058:	add	x20, x0, #0xc0
  40d05c:	str	wzr, [x0, #16]
  40d060:	stp	x8, xzr, [x0]
  40d064:	mov	x0, x20
  40d068:	bl	41cc24 <_ZdlPvm@@Base+0x100>
  40d06c:	str	xzr, [x19, #48]
  40d070:	mov	x0, x22
  40d074:	bl	406620 <sqrt@plt+0x4c00>
  40d078:	str	x0, [x19, #24]
  40d07c:	str	xzr, [x19, #40]
  40d080:	mov	x0, x21
  40d084:	bl	41d904 <_ZdlPvm@@Base+0xde0>
  40d088:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40d08c:	add	x8, x8, #0x920
  40d090:	str	x0, [x19, #32]
  40d094:	str	x8, [x19]
  40d098:	ldp	x20, x19, [sp, #32]
  40d09c:	ldp	x22, x21, [sp, #16]
  40d0a0:	ldp	x29, x30, [sp], #48
  40d0a4:	ret
  40d0a8:	bl	4019a0 <_Unwind_Resume@plt>
  40d0ac:	mov	x19, x0
  40d0b0:	mov	x0, x20
  40d0b4:	bl	41cdc4 <_ZdlPvm@@Base+0x2a0>
  40d0b8:	mov	x0, x19
  40d0bc:	bl	4019a0 <_Unwind_Resume@plt>
  40d0c0:	stp	x29, x30, [sp, #-32]!
  40d0c4:	str	x19, [sp, #16]
  40d0c8:	mov	x29, sp
  40d0cc:	mov	x19, x0
  40d0d0:	ldr	x0, [x0, #8]
  40d0d4:	cbnz	x0, 40d0ec <sqrt@plt+0xb6cc>
  40d0d8:	mov	w0, #0xffffffff            	// #-1
  40d0dc:	ldr	x19, [sp, #16]
  40d0e0:	ldp	x29, x30, [sp], #32
  40d0e4:	ret
  40d0e8:	cbz	x0, 40d0d8 <sqrt@plt+0xb6b8>
  40d0ec:	ldr	x8, [x0]
  40d0f0:	ldr	x8, [x8, #16]
  40d0f4:	blr	x8
  40d0f8:	cmn	w0, #0x1
  40d0fc:	b.ne	40d0dc <sqrt@plt+0xb6bc>  // b.any
  40d100:	ldr	x8, [x19, #8]
  40d104:	ldr	x0, [x8, #8]
  40d108:	cbz	x0, 40d0d8 <sqrt@plt+0xb6b8>
  40d10c:	str	x0, [x19, #8]
  40d110:	cbz	x8, 40d0e8 <sqrt@plt+0xb6c8>
  40d114:	ldr	x9, [x8]
  40d118:	mov	x0, x8
  40d11c:	ldr	x9, [x9, #8]
  40d120:	blr	x9
  40d124:	ldr	x0, [x19, #8]
  40d128:	b	40d0e8 <sqrt@plt+0xb6c8>
  40d12c:	brk	#0x1
  40d130:	stp	x29, x30, [sp, #-48]!
  40d134:	stp	x22, x21, [sp, #16]
  40d138:	stp	x20, x19, [sp, #32]
  40d13c:	mov	x29, sp
  40d140:	ldr	x8, [x0, #48]
  40d144:	mov	x19, x0
  40d148:	cbz	x8, 40d158 <sqrt@plt+0xb738>
  40d14c:	ldrb	w9, [x8]
  40d150:	cbnz	w9, 40d214 <sqrt@plt+0xb7f4>
  40d154:	str	xzr, [x19, #48]
  40d158:	ldr	x8, [x19, #40]
  40d15c:	adrp	x20, 421000 <_ZdlPvm@@Base+0x44dc>
  40d160:	add	x20, x20, #0xf38
  40d164:	b	40d16c <sqrt@plt+0xb74c>
  40d168:	cbnz	w9, 40d248 <sqrt@plt+0xb828>
  40d16c:	cbnz	x8, 40d184 <sqrt@plt+0xb764>
  40d170:	mov	x0, x19
  40d174:	bl	40d268 <sqrt@plt+0xb848>
  40d178:	cbz	w0, 40d254 <sqrt@plt+0xb834>
  40d17c:	ldr	x8, [x19, #24]
  40d180:	str	x8, [x19, #40]
  40d184:	ldrb	w9, [x8]
  40d188:	cbz	w9, 40d230 <sqrt@plt+0xb810>
  40d18c:	ldrsb	w10, [x8]
  40d190:	and	w9, w10, #0xff
  40d194:	tbz	w10, #31, 40d168 <sqrt@plt+0xb748>
  40d198:	cmp	w9, #0x9f
  40d19c:	b.hi	40d168 <sqrt@plt+0xb748>  // b.pmore
  40d1a0:	add	x10, x8, #0x1
  40d1a4:	str	x10, [x19, #40]
  40d1a8:	ldrb	w8, [x8]
  40d1ac:	ldr	w11, [x19, #184]
  40d1b0:	sub	x9, x8, #0x80
  40d1b4:	cmp	w9, w11
  40d1b8:	mov	x8, x10
  40d1bc:	b.ge	40d1f4 <sqrt@plt+0xb7d4>  // b.tcont
  40d1c0:	add	x21, x19, x9, lsl #2
  40d1c4:	ldrsw	x22, [x21, #56]!
  40d1c8:	tbnz	w22, #31, 40d1d8 <sqrt@plt+0xb7b8>
  40d1cc:	ldr	w8, [x19, #200]
  40d1d0:	cmp	w8, w22
  40d1d4:	b.gt	40d1e4 <sqrt@plt+0xb7c4>
  40d1d8:	mov	w0, #0x62                  	// #98
  40d1dc:	mov	x1, x20
  40d1e0:	bl	41afa0 <sqrt@plt+0x19580>
  40d1e4:	ldr	x8, [x19, #192]
  40d1e8:	ldrb	w9, [x8, x22]
  40d1ec:	cbnz	w9, 40d20c <sqrt@plt+0xb7ec>
  40d1f0:	ldr	x8, [x19, #40]
  40d1f4:	ldrsb	w10, [x8]
  40d1f8:	and	w9, w10, #0xff
  40d1fc:	tbz	w10, #31, 40d168 <sqrt@plt+0xb748>
  40d200:	cmp	w9, #0xa0
  40d204:	b.cc	40d1a0 <sqrt@plt+0xb780>  // b.lo, b.ul, b.last
  40d208:	b	40d168 <sqrt@plt+0xb748>
  40d20c:	ldrsw	x9, [x21]
  40d210:	add	x8, x8, x9
  40d214:	add	x9, x8, #0x1
  40d218:	str	x9, [x19, #48]
  40d21c:	ldrb	w0, [x8]
  40d220:	ldp	x20, x19, [sp, #32]
  40d224:	ldp	x22, x21, [sp, #16]
  40d228:	ldp	x29, x30, [sp], #48
  40d22c:	ret
  40d230:	str	xzr, [x19, #40]
  40d234:	mov	w0, #0xa                   	// #10
  40d238:	ldp	x20, x19, [sp, #32]
  40d23c:	ldp	x22, x21, [sp, #16]
  40d240:	ldp	x29, x30, [sp], #48
  40d244:	ret
  40d248:	add	x9, x8, #0x1
  40d24c:	str	x9, [x19, #40]
  40d250:	b	40d21c <sqrt@plt+0xb7fc>
  40d254:	mov	w0, #0xffffffff            	// #-1
  40d258:	ldp	x20, x19, [sp, #32]
  40d25c:	ldp	x22, x21, [sp, #16]
  40d260:	ldp	x29, x30, [sp], #48
  40d264:	ret
  40d268:	stp	x29, x30, [sp, #-48]!
  40d26c:	stp	x22, x21, [sp, #16]
  40d270:	stp	x20, x19, [sp, #32]
  40d274:	mov	x29, sp
  40d278:	ldr	w8, [x0, #16]
  40d27c:	cbz	w8, 40d294 <sqrt@plt+0xb874>
  40d280:	mov	w0, wzr
  40d284:	ldp	x20, x19, [sp, #32]
  40d288:	ldp	x22, x21, [sp, #16]
  40d28c:	ldp	x29, x30, [sp], #48
  40d290:	ret
  40d294:	add	x20, x0, #0xc0
  40d298:	mov	x19, x0
  40d29c:	mov	x0, x20
  40d2a0:	bl	41d60c <_ZdlPvm@@Base+0xae8>
  40d2a4:	ldr	x8, [x19]
  40d2a8:	str	wzr, [x19, #184]
  40d2ac:	b	40d2b4 <sqrt@plt+0xb894>
  40d2b0:	ldr	x8, [x19]
  40d2b4:	ldr	x8, [x8, #40]
  40d2b8:	mov	x0, x19
  40d2bc:	blr	x8
  40d2c0:	mov	w21, w0
  40d2c4:	cmp	w21, #0x20
  40d2c8:	b.eq	40d2b0 <sqrt@plt+0xb890>  // b.none
  40d2cc:	cmn	w21, #0x1
  40d2d0:	b.eq	40d39c <sqrt@plt+0xb97c>  // b.none
  40d2d4:	cmp	w21, #0xa
  40d2d8:	b.eq	40d39c <sqrt@plt+0xb97c>  // b.none
  40d2dc:	ldrsw	x8, [x19, #184]
  40d2e0:	cmp	w8, #0x20
  40d2e4:	b.eq	40d37c <sqrt@plt+0xb95c>  // b.none
  40d2e8:	ldr	w9, [x19, #200]
  40d2ec:	add	w10, w8, #0x1
  40d2f0:	add	x8, x19, x8, lsl #2
  40d2f4:	str	w10, [x19, #184]
  40d2f8:	str	w9, [x8, #56]
  40d2fc:	ldp	w8, w9, [x19, #200]
  40d300:	cmp	w8, w9
  40d304:	b.lt	40d314 <sqrt@plt+0xb8f4>  // b.tstop
  40d308:	mov	x0, x20
  40d30c:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40d310:	ldr	w8, [x19, #200]
  40d314:	ldr	x9, [x19, #192]
  40d318:	add	w10, w8, #0x1
  40d31c:	str	w10, [x19, #200]
  40d320:	mov	x0, x19
  40d324:	strb	w21, [x9, w8, sxtw]
  40d328:	ldr	x8, [x19]
  40d32c:	ldr	x8, [x8, #40]
  40d330:	blr	x8
  40d334:	mov	w21, w0
  40d338:	cmp	w0, #0x20
  40d33c:	b.eq	40d348 <sqrt@plt+0xb928>  // b.none
  40d340:	cmp	w21, #0xa
  40d344:	b.ne	40d2fc <sqrt@plt+0xb8dc>  // b.any
  40d348:	ldp	w8, w9, [x19, #200]
  40d34c:	cmp	w8, w9
  40d350:	b.lt	40d360 <sqrt@plt+0xb940>  // b.tstop
  40d354:	mov	x0, x20
  40d358:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40d35c:	ldr	w8, [x19, #200]
  40d360:	ldr	x9, [x19, #192]
  40d364:	add	w10, w8, #0x1
  40d368:	str	w10, [x19, #200]
  40d36c:	strb	wzr, [x9, w8, sxtw]
  40d370:	cmp	w21, #0x20
  40d374:	b.ne	40d2cc <sqrt@plt+0xb8ac>  // b.any
  40d378:	b	40d2b0 <sqrt@plt+0xb890>
  40d37c:	ldr	x8, [x19]
  40d380:	mov	x0, x19
  40d384:	ldr	x8, [x8, #40]
  40d388:	blr	x8
  40d38c:	cmn	w0, #0x1
  40d390:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  40d394:	b.ne	40d37c <sqrt@plt+0xb95c>  // b.any
  40d398:	mov	w21, w0
  40d39c:	ldr	x1, [x19, #32]
  40d3a0:	cbz	x1, 40d3e8 <sqrt@plt+0xb9c8>
  40d3a4:	ldr	w8, [x19, #184]
  40d3a8:	cmp	w8, #0x1
  40d3ac:	b.lt	40d3e8 <sqrt@plt+0xb9c8>  // b.tstop
  40d3b0:	ldrsw	x22, [x19, #56]
  40d3b4:	tbnz	w22, #31, 40d3c4 <sqrt@plt+0xb9a4>
  40d3b8:	ldr	w8, [x19, #200]
  40d3bc:	cmp	w8, w22
  40d3c0:	b.gt	40d3d8 <sqrt@plt+0xb9b8>
  40d3c4:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40d3c8:	add	x1, x1, #0xf38
  40d3cc:	mov	w0, #0x62                  	// #98
  40d3d0:	bl	41afa0 <sqrt@plt+0x19580>
  40d3d4:	ldr	x1, [x19, #32]
  40d3d8:	ldr	x8, [x20]
  40d3dc:	add	x0, x8, x22
  40d3e0:	bl	401910 <strcmp@plt>
  40d3e4:	cbz	w0, 40d410 <sqrt@plt+0xb9f0>
  40d3e8:	ldr	w8, [x19, #184]
  40d3ec:	cmp	w8, #0x0
  40d3f0:	cset	w8, gt
  40d3f4:	cmp	w21, #0xa
  40d3f8:	cset	w9, eq  // eq = none
  40d3fc:	orr	w0, w9, w8
  40d400:	ldp	x20, x19, [sp, #32]
  40d404:	ldp	x22, x21, [sp, #16]
  40d408:	ldp	x29, x30, [sp], #48
  40d40c:	ret
  40d410:	mov	w8, #0x1                   	// #1
  40d414:	str	w8, [x19, #16]
  40d418:	ldp	x20, x19, [sp, #32]
  40d41c:	ldp	x22, x21, [sp, #16]
  40d420:	ldp	x29, x30, [sp], #48
  40d424:	ret
  40d428:	stp	x29, x30, [sp, #-48]!
  40d42c:	stp	x22, x21, [sp, #16]
  40d430:	stp	x20, x19, [sp, #32]
  40d434:	mov	x29, sp
  40d438:	ldr	x8, [x0, #48]
  40d43c:	mov	x19, x0
  40d440:	cbz	x8, 40d460 <sqrt@plt+0xba40>
  40d444:	ldrb	w0, [x8]
  40d448:	cbz	w0, 40d45c <sqrt@plt+0xba3c>
  40d44c:	ldp	x20, x19, [sp, #32]
  40d450:	ldp	x22, x21, [sp, #16]
  40d454:	ldp	x29, x30, [sp], #48
  40d458:	ret
  40d45c:	str	xzr, [x19, #48]
  40d460:	ldr	x8, [x19, #40]
  40d464:	adrp	x20, 421000 <_ZdlPvm@@Base+0x44dc>
  40d468:	add	x20, x20, #0xf38
  40d46c:	b	40d474 <sqrt@plt+0xba54>
  40d470:	cbnz	w0, 40d44c <sqrt@plt+0xba2c>
  40d474:	cbnz	x8, 40d48c <sqrt@plt+0xba6c>
  40d478:	mov	x0, x19
  40d47c:	bl	40d268 <sqrt@plt+0xb848>
  40d480:	cbz	w0, 40d548 <sqrt@plt+0xbb28>
  40d484:	ldr	x8, [x19, #24]
  40d488:	str	x8, [x19, #40]
  40d48c:	ldrb	w9, [x8]
  40d490:	cbz	w9, 40d534 <sqrt@plt+0xbb14>
  40d494:	ldrsb	w9, [x8]
  40d498:	and	w0, w9, #0xff
  40d49c:	tbz	w9, #31, 40d470 <sqrt@plt+0xba50>
  40d4a0:	cmp	w0, #0x9f
  40d4a4:	b.hi	40d470 <sqrt@plt+0xba50>  // b.pmore
  40d4a8:	add	x10, x8, #0x1
  40d4ac:	str	x10, [x19, #40]
  40d4b0:	ldrb	w8, [x8]
  40d4b4:	ldr	w11, [x19, #184]
  40d4b8:	sub	x9, x8, #0x80
  40d4bc:	cmp	w9, w11
  40d4c0:	mov	x8, x10
  40d4c4:	b.ge	40d4fc <sqrt@plt+0xbadc>  // b.tcont
  40d4c8:	add	x21, x19, x9, lsl #2
  40d4cc:	ldrsw	x22, [x21, #56]!
  40d4d0:	tbnz	w22, #31, 40d4e0 <sqrt@plt+0xbac0>
  40d4d4:	ldr	w8, [x19, #200]
  40d4d8:	cmp	w8, w22
  40d4dc:	b.gt	40d4ec <sqrt@plt+0xbacc>
  40d4e0:	mov	w0, #0x62                  	// #98
  40d4e4:	mov	x1, x20
  40d4e8:	bl	41afa0 <sqrt@plt+0x19580>
  40d4ec:	ldr	x8, [x19, #192]
  40d4f0:	ldrb	w9, [x8, x22]
  40d4f4:	cbnz	w9, 40d514 <sqrt@plt+0xbaf4>
  40d4f8:	ldr	x8, [x19, #40]
  40d4fc:	ldrsb	w9, [x8]
  40d500:	and	w0, w9, #0xff
  40d504:	tbz	w9, #31, 40d470 <sqrt@plt+0xba50>
  40d508:	cmp	w0, #0xa0
  40d50c:	b.cc	40d4a8 <sqrt@plt+0xba88>  // b.lo, b.ul, b.last
  40d510:	b	40d470 <sqrt@plt+0xba50>
  40d514:	ldrsw	x9, [x21]
  40d518:	add	x10, x8, x9
  40d51c:	str	x10, [x19, #48]
  40d520:	ldrb	w0, [x8, x9]
  40d524:	ldp	x20, x19, [sp, #32]
  40d528:	ldp	x22, x21, [sp, #16]
  40d52c:	ldp	x29, x30, [sp], #48
  40d530:	ret
  40d534:	mov	w0, #0xa                   	// #10
  40d538:	ldp	x20, x19, [sp, #32]
  40d53c:	ldp	x22, x21, [sp, #16]
  40d540:	ldp	x29, x30, [sp], #48
  40d544:	ret
  40d548:	mov	w0, #0xffffffff            	// #-1
  40d54c:	ldp	x20, x19, [sp, #32]
  40d550:	ldp	x22, x21, [sp, #16]
  40d554:	ldp	x29, x30, [sp], #48
  40d558:	ret
  40d55c:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40d560:	add	x8, x8, #0x9a0
  40d564:	mov	w9, #0x1                   	// #1
  40d568:	stp	xzr, x2, [x0, #8]
  40d56c:	str	x8, [x0]
  40d570:	str	w9, [x0, #24]
  40d574:	str	x1, [x0, #32]
  40d578:	ret
  40d57c:	ldr	x8, [x0, #32]
  40d580:	adrp	x9, 421000 <_ZdlPvm@@Base+0x44dc>
  40d584:	add	x9, x9, #0x9a0
  40d588:	str	x9, [x0]
  40d58c:	mov	x0, x8
  40d590:	b	401700 <fclose@plt>
  40d594:	stp	x29, x30, [sp, #-32]!
  40d598:	str	x19, [sp, #16]
  40d59c:	mov	x29, sp
  40d5a0:	mov	x19, x0
  40d5a4:	ldr	x0, [x0, #32]
  40d5a8:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40d5ac:	add	x8, x8, #0x9a0
  40d5b0:	str	x8, [x19]
  40d5b4:	bl	401700 <fclose@plt>
  40d5b8:	mov	x0, x19
  40d5bc:	ldr	x19, [sp, #16]
  40d5c0:	ldp	x29, x30, [sp], #32
  40d5c4:	b	41cb18 <_ZdlPv@@Base>
  40d5c8:	sub	sp, sp, #0x40
  40d5cc:	stp	x29, x30, [sp, #16]
  40d5d0:	stp	x22, x21, [sp, #32]
  40d5d4:	stp	x20, x19, [sp, #48]
  40d5d8:	add	x29, sp, #0x10
  40d5dc:	mov	x19, x0
  40d5e0:	ldr	x0, [x0, #32]
  40d5e4:	bl	401840 <getc@plt>
  40d5e8:	mov	w1, w0
  40d5ec:	tbnz	w0, #31, 40d654 <sqrt@plt+0xbc34>
  40d5f0:	adrp	x22, 438000 <_Znam@GLIBCXX_3.4>
  40d5f4:	adrp	x20, 421000 <_ZdlPvm@@Base+0x44dc>
  40d5f8:	adrp	x21, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40d5fc:	add	x22, x22, #0x83c
  40d600:	add	x20, x20, #0xb88
  40d604:	add	x21, x21, #0xa10
  40d608:	ldrb	w8, [x22, w1, uxtw]
  40d60c:	cbz	w8, 40d640 <sqrt@plt+0xbc20>
  40d610:	mov	x0, sp
  40d614:	bl	41b3fc <sqrt@plt+0x199dc>
  40d618:	mov	x1, sp
  40d61c:	mov	x0, x20
  40d620:	mov	x2, x21
  40d624:	mov	x3, x21
  40d628:	bl	41b624 <sqrt@plt+0x19c04>
  40d62c:	ldr	x0, [x19, #32]
  40d630:	bl	401840 <getc@plt>
  40d634:	mov	w1, w0
  40d638:	tbz	w0, #31, 40d608 <sqrt@plt+0xbbe8>
  40d63c:	b	40d654 <sqrt@plt+0xbc34>
  40d640:	cmp	w1, #0xa
  40d644:	b.ne	40d654 <sqrt@plt+0xbc34>  // b.any
  40d648:	ldr	w8, [x19, #24]
  40d64c:	add	w8, w8, #0x1
  40d650:	str	w8, [x19, #24]
  40d654:	ldp	x20, x19, [sp, #48]
  40d658:	ldp	x22, x21, [sp, #32]
  40d65c:	ldp	x29, x30, [sp, #16]
  40d660:	mov	w0, w1
  40d664:	add	sp, sp, #0x40
  40d668:	ret
  40d66c:	sub	sp, sp, #0x50
  40d670:	stp	x29, x30, [sp, #16]
  40d674:	str	x23, [sp, #32]
  40d678:	stp	x22, x21, [sp, #48]
  40d67c:	stp	x20, x19, [sp, #64]
  40d680:	add	x29, sp, #0x10
  40d684:	mov	x19, x0
  40d688:	ldr	x0, [x0, #32]
  40d68c:	bl	401840 <getc@plt>
  40d690:	mov	w20, w0
  40d694:	tbnz	w0, #31, 40d6e8 <sqrt@plt+0xbcc8>
  40d698:	adrp	x23, 438000 <_Znam@GLIBCXX_3.4>
  40d69c:	adrp	x21, 421000 <_ZdlPvm@@Base+0x44dc>
  40d6a0:	adrp	x22, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40d6a4:	add	x23, x23, #0x83c
  40d6a8:	add	x21, x21, #0xb88
  40d6ac:	add	x22, x22, #0xa10
  40d6b0:	ldrb	w8, [x23, w20, uxtw]
  40d6b4:	cbz	w8, 40d6f0 <sqrt@plt+0xbcd0>
  40d6b8:	mov	x0, sp
  40d6bc:	mov	w1, w20
  40d6c0:	bl	41b3fc <sqrt@plt+0x199dc>
  40d6c4:	mov	x1, sp
  40d6c8:	mov	x0, x21
  40d6cc:	mov	x2, x22
  40d6d0:	mov	x3, x22
  40d6d4:	bl	41b624 <sqrt@plt+0x19c04>
  40d6d8:	ldr	x0, [x19, #32]
  40d6dc:	bl	401840 <getc@plt>
  40d6e0:	mov	w20, w0
  40d6e4:	tbz	w0, #31, 40d6b0 <sqrt@plt+0xbc90>
  40d6e8:	cmn	w20, #0x1
  40d6ec:	b.eq	40d6fc <sqrt@plt+0xbcdc>  // b.none
  40d6f0:	ldr	x1, [x19, #32]
  40d6f4:	mov	w0, w20
  40d6f8:	bl	4016c0 <ungetc@plt>
  40d6fc:	mov	w0, w20
  40d700:	ldp	x20, x19, [sp, #64]
  40d704:	ldp	x22, x21, [sp, #48]
  40d708:	ldr	x23, [sp, #32]
  40d70c:	ldp	x29, x30, [sp, #16]
  40d710:	add	sp, sp, #0x50
  40d714:	ret
  40d718:	ldr	x8, [x0, #16]
  40d71c:	str	x8, [x1]
  40d720:	ldr	w8, [x0, #24]
  40d724:	mov	w0, #0x1                   	// #1
  40d728:	str	w8, [x2]
  40d72c:	ret
  40d730:	sub	sp, sp, #0x70
  40d734:	stp	x29, x30, [sp, #48]
  40d738:	stp	x24, x23, [sp, #64]
  40d73c:	stp	x22, x21, [sp, #80]
  40d740:	stp	x20, x19, [sp, #96]
  40d744:	add	x29, sp, #0x30
  40d748:	mov	x20, x2
  40d74c:	mov	x21, x1
  40d750:	mov	x23, x0
  40d754:	bl	4018d0 <__errno_location@plt>
  40d758:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40d75c:	mov	x19, x0
  40d760:	str	wzr, [x0]
  40d764:	add	x1, x1, #0xe22
  40d768:	mov	x0, x23
  40d76c:	bl	401900 <fopen@plt>
  40d770:	cbz	x0, 40d808 <sqrt@plt+0xbde8>
  40d774:	mov	x24, x0
  40d778:	mov	w0, #0xd8                  	// #216
  40d77c:	bl	41ca74 <_Znwm@@Base>
  40d780:	mov	x19, x0
  40d784:	mov	w0, #0x28                  	// #40
  40d788:	bl	41ca74 <_Znwm@@Base>
  40d78c:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40d790:	adrp	x10, 421000 <_ZdlPvm@@Base+0x44dc>
  40d794:	mov	x22, x0
  40d798:	add	x8, x8, #0x9a0
  40d79c:	stp	xzr, x23, [x0, #8]
  40d7a0:	mov	w9, #0x1                   	// #1
  40d7a4:	add	x10, x10, #0x960
  40d7a8:	add	x23, x19, #0xc0
  40d7ac:	str	x24, [x0, #32]
  40d7b0:	str	wzr, [x19, #16]
  40d7b4:	str	x8, [x0]
  40d7b8:	str	w9, [x0, #24]
  40d7bc:	stp	x10, xzr, [x19]
  40d7c0:	mov	x0, x23
  40d7c4:	bl	41cc24 <_ZdlPvm@@Base+0x100>
  40d7c8:	str	xzr, [x19, #48]
  40d7cc:	mov	x0, x21
  40d7d0:	bl	406620 <sqrt@plt+0x4c00>
  40d7d4:	str	x0, [x19, #24]
  40d7d8:	str	xzr, [x19, #40]
  40d7dc:	mov	x0, x20
  40d7e0:	bl	41d904 <_ZdlPvm@@Base+0xde0>
  40d7e4:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40d7e8:	ldr	x9, [x8, #3592]
  40d7ec:	adrp	x10, 421000 <_ZdlPvm@@Base+0x44dc>
  40d7f0:	add	x10, x10, #0x8e0
  40d7f4:	str	x0, [x19, #32]
  40d7f8:	str	x22, [x19, #208]
  40d7fc:	stp	x10, x9, [x19]
  40d800:	str	x19, [x8, #3592]
  40d804:	b	40d89c <sqrt@plt+0xbe7c>
  40d808:	add	x0, sp, #0x10
  40d80c:	mov	x1, x23
  40d810:	bl	41b3d4 <sqrt@plt+0x199b4>
  40d814:	ldr	w0, [x19]
  40d818:	bl	4017c0 <strerror@plt>
  40d81c:	mov	x1, x0
  40d820:	mov	x0, sp
  40d824:	bl	41b3d4 <sqrt@plt+0x199b4>
  40d828:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40d82c:	ldr	x19, [x8, #3592]
  40d830:	cbz	x19, 40d858 <sqrt@plt+0xbe38>
  40d834:	ldr	x8, [x19]
  40d838:	sub	x1, x29, #0x8
  40d83c:	sub	x2, x29, #0xc
  40d840:	mov	x0, x19
  40d844:	ldr	x8, [x8, #32]
  40d848:	blr	x8
  40d84c:	cbnz	w0, 40d878 <sqrt@plt+0xbe58>
  40d850:	ldr	x19, [x19, #8]
  40d854:	cbnz	x19, 40d834 <sqrt@plt+0xbe14>
  40d858:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40d85c:	adrp	x3, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40d860:	add	x0, x0, #0xeee
  40d864:	add	x3, x3, #0xa10
  40d868:	add	x1, sp, #0x10
  40d86c:	mov	x2, sp
  40d870:	bl	41b624 <sqrt@plt+0x19c04>
  40d874:	b	40d89c <sqrt@plt+0xbe7c>
  40d878:	ldur	x0, [x29, #-8]
  40d87c:	ldur	w1, [x29, #-12]
  40d880:	adrp	x2, 421000 <_ZdlPvm@@Base+0x44dc>
  40d884:	adrp	x5, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40d888:	add	x2, x2, #0xeee
  40d88c:	add	x5, x5, #0xa10
  40d890:	add	x3, sp, #0x10
  40d894:	mov	x4, sp
  40d898:	bl	41b6c0 <sqrt@plt+0x19ca0>
  40d89c:	ldp	x20, x19, [sp, #96]
  40d8a0:	ldp	x22, x21, [sp, #80]
  40d8a4:	ldp	x24, x23, [sp, #64]
  40d8a8:	ldp	x29, x30, [sp, #48]
  40d8ac:	add	sp, sp, #0x70
  40d8b0:	ret
  40d8b4:	b	40d8b8 <sqrt@plt+0xbe98>
  40d8b8:	mov	x20, x0
  40d8bc:	b	40d8cc <sqrt@plt+0xbeac>
  40d8c0:	mov	x20, x0
  40d8c4:	mov	x0, x23
  40d8c8:	bl	41cdc4 <_ZdlPvm@@Base+0x2a0>
  40d8cc:	mov	x0, x19
  40d8d0:	bl	41cb18 <_ZdlPv@@Base>
  40d8d4:	mov	x0, x20
  40d8d8:	bl	4019a0 <_Unwind_Resume@plt>
  40d8dc:	stp	x29, x30, [sp, #-48]!
  40d8e0:	stp	x22, x21, [sp, #16]
  40d8e4:	stp	x20, x19, [sp, #32]
  40d8e8:	mov	x29, sp
  40d8ec:	mov	x22, x0
  40d8f0:	mov	w0, #0xd0                  	// #208
  40d8f4:	mov	x20, x1
  40d8f8:	bl	41ca74 <_Znwm@@Base>
  40d8fc:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40d900:	mov	x19, x0
  40d904:	add	x8, x8, #0x960
  40d908:	add	x21, x0, #0xc0
  40d90c:	str	wzr, [x0, #16]
  40d910:	stp	x8, xzr, [x0]
  40d914:	mov	x0, x21
  40d918:	bl	41cc24 <_ZdlPvm@@Base+0x100>
  40d91c:	str	xzr, [x19, #48]
  40d920:	mov	x0, x22
  40d924:	bl	406620 <sqrt@plt+0x4c00>
  40d928:	str	x0, [x19, #24]
  40d92c:	str	xzr, [x19, #40]
  40d930:	mov	x0, x20
  40d934:	bl	41d904 <_ZdlPvm@@Base+0xde0>
  40d938:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40d93c:	ldr	x9, [x8, #3592]
  40d940:	adrp	x10, 421000 <_ZdlPvm@@Base+0x44dc>
  40d944:	add	x10, x10, #0x920
  40d948:	str	x0, [x19, #32]
  40d94c:	stp	x10, x9, [x19]
  40d950:	str	x19, [x8, #3592]
  40d954:	ldp	x20, x19, [sp, #32]
  40d958:	ldp	x22, x21, [sp, #16]
  40d95c:	ldp	x29, x30, [sp], #48
  40d960:	ret
  40d964:	mov	x20, x0
  40d968:	b	40d978 <sqrt@plt+0xbf58>
  40d96c:	mov	x20, x0
  40d970:	mov	x0, x21
  40d974:	bl	41cdc4 <_ZdlPvm@@Base+0x2a0>
  40d978:	mov	x0, x19
  40d97c:	bl	41cb18 <_ZdlPv@@Base>
  40d980:	mov	x0, x20
  40d984:	bl	4019a0 <_Unwind_Resume@plt>
  40d988:	stp	x29, x30, [sp, #-48]!
  40d98c:	str	x21, [sp, #16]
  40d990:	stp	x20, x19, [sp, #32]
  40d994:	mov	x29, sp
  40d998:	mov	x20, x0
  40d99c:	mov	w0, #0x18                  	// #24
  40d9a0:	bl	41ca74 <_Znwm@@Base>
  40d9a4:	adrp	x21, 438000 <_Znam@GLIBCXX_3.4>
  40d9a8:	ldr	x9, [x21, #3592]
  40d9ac:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40d9b0:	add	x8, x8, #0x870
  40d9b4:	mov	w10, #0xa                   	// #10
  40d9b8:	str	w10, [x0, #16]
  40d9bc:	stp	x8, x9, [x0]
  40d9c0:	str	x0, [x21, #3592]
  40d9c4:	mov	w0, #0x20                  	// #32
  40d9c8:	bl	41ca74 <_Znwm@@Base>
  40d9cc:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40d9d0:	mov	x19, x0
  40d9d4:	add	x8, x8, #0x800
  40d9d8:	stp	x8, xzr, [x0]
  40d9dc:	mov	x0, x20
  40d9e0:	bl	41d904 <_ZdlPvm@@Base+0xde0>
  40d9e4:	ldr	x8, [x21, #3592]
  40d9e8:	stp	x0, x0, [x19, #16]
  40d9ec:	str	x19, [x21, #3592]
  40d9f0:	ldr	x21, [sp, #16]
  40d9f4:	str	x8, [x19, #8]
  40d9f8:	ldp	x20, x19, [sp, #32]
  40d9fc:	ldp	x29, x30, [sp], #48
  40da00:	ret
  40da04:	mov	x20, x0
  40da08:	mov	x0, x19
  40da0c:	bl	41cb18 <_ZdlPv@@Base>
  40da10:	mov	x0, x20
  40da14:	bl	4019a0 <_Unwind_Resume@plt>
  40da18:	stp	x29, x30, [sp, #-80]!
  40da1c:	stp	x26, x25, [sp, #16]
  40da20:	stp	x24, x23, [sp, #32]
  40da24:	stp	x22, x21, [sp, #48]
  40da28:	stp	x20, x19, [sp, #64]
  40da2c:	mov	x29, sp
  40da30:	adrp	x21, 438000 <_Znam@GLIBCXX_3.4>
  40da34:	ldr	x0, [x21, #3592]
  40da38:	cbnz	x0, 40da48 <sqrt@plt+0xc028>
  40da3c:	mov	w20, #0xffffffff            	// #-1
  40da40:	b	40da8c <sqrt@plt+0xc06c>
  40da44:	cbz	x0, 40da3c <sqrt@plt+0xc01c>
  40da48:	ldr	x8, [x0]
  40da4c:	ldr	x8, [x8, #24]
  40da50:	blr	x8
  40da54:	cmn	w0, #0x1
  40da58:	b.ne	40da88 <sqrt@plt+0xc068>  // b.any
  40da5c:	ldr	x8, [x21, #3592]
  40da60:	ldr	x0, [x8, #8]
  40da64:	cbz	x0, 40da3c <sqrt@plt+0xc01c>
  40da68:	str	x0, [x21, #3592]
  40da6c:	cbz	x8, 40da44 <sqrt@plt+0xc024>
  40da70:	ldr	x9, [x8]
  40da74:	mov	x0, x8
  40da78:	ldr	x9, [x9, #8]
  40da7c:	blr	x9
  40da80:	ldr	x0, [x21, #3592]
  40da84:	b	40da44 <sqrt@plt+0xc024>
  40da88:	mov	w20, w0
  40da8c:	adrp	x22, 438000 <_Znam@GLIBCXX_3.4>
  40da90:	b	40da98 <sqrt@plt+0xc078>
  40da94:	mov	w20, #0xffffffff            	// #-1
  40da98:	cmp	w20, #0x20
  40da9c:	b.ne	40db70 <sqrt@plt+0xc150>  // b.any
  40daa0:	ldr	x8, [x21, #3592]
  40daa4:	mov	w20, #0xffffffff            	// #-1
  40daa8:	cbz	x8, 40da98 <sqrt@plt+0xc078>
  40daac:	b	40dab4 <sqrt@plt+0xc094>
  40dab0:	cbz	x8, 40da94 <sqrt@plt+0xc074>
  40dab4:	ldr	x9, [x8]
  40dab8:	mov	x0, x8
  40dabc:	ldr	x9, [x9, #16]
  40dac0:	blr	x9
  40dac4:	cmn	w0, #0x1
  40dac8:	b.ne	40daf4 <sqrt@plt+0xc0d4>  // b.any
  40dacc:	ldr	x0, [x21, #3592]
  40dad0:	ldr	x8, [x0, #8]
  40dad4:	cbz	x8, 40db08 <sqrt@plt+0xc0e8>
  40dad8:	str	x8, [x21, #3592]
  40dadc:	cbz	x0, 40dab0 <sqrt@plt+0xc090>
  40dae0:	ldr	x8, [x0]
  40dae4:	ldr	x8, [x8, #8]
  40dae8:	blr	x8
  40daec:	ldr	x8, [x21, #3592]
  40daf0:	b	40dab0 <sqrt@plt+0xc090>
  40daf4:	mov	w8, w0
  40daf8:	ldr	x0, [x21, #3592]
  40dafc:	cmp	w8, #0xa
  40db00:	cset	w8, eq  // eq = none
  40db04:	str	w8, [x22, #3600]
  40db08:	mov	w20, #0xffffffff            	// #-1
  40db0c:	cbz	x0, 40da98 <sqrt@plt+0xc078>
  40db10:	b	40db18 <sqrt@plt+0xc0f8>
  40db14:	cbz	x0, 40db68 <sqrt@plt+0xc148>
  40db18:	ldr	x8, [x0]
  40db1c:	ldr	x8, [x8, #24]
  40db20:	blr	x8
  40db24:	cmn	w0, #0x1
  40db28:	b.ne	40db58 <sqrt@plt+0xc138>  // b.any
  40db2c:	ldr	x8, [x21, #3592]
  40db30:	ldr	x0, [x8, #8]
  40db34:	cbz	x0, 40db60 <sqrt@plt+0xc140>
  40db38:	str	x0, [x21, #3592]
  40db3c:	cbz	x8, 40db14 <sqrt@plt+0xc0f4>
  40db40:	ldr	x9, [x8]
  40db44:	mov	x0, x8
  40db48:	ldr	x9, [x9, #8]
  40db4c:	blr	x9
  40db50:	ldr	x0, [x21, #3592]
  40db54:	b	40db14 <sqrt@plt+0xc0f4>
  40db58:	mov	w20, w0
  40db5c:	b	40da98 <sqrt@plt+0xc078>
  40db60:	mov	w20, #0xffffffff            	// #-1
  40db64:	b	40da98 <sqrt@plt+0xc078>
  40db68:	mov	w20, #0xffffffff            	// #-1
  40db6c:	b	40da98 <sqrt@plt+0xc078>
  40db70:	cmn	w20, #0x1
  40db74:	b.eq	40de34 <sqrt@plt+0xc414>  // b.none
  40db78:	adrp	x9, 43a000 <stderr@@GLIBC_2.17+0x1690>
  40db7c:	and	x8, x20, #0xff
  40db80:	add	x9, x9, #0xf0c
  40db84:	ldrb	w8, [x9, x8]
  40db88:	cbz	w8, 40de34 <sqrt@plt+0xc414>
  40db8c:	ldr	x0, [x21, #3592]
  40db90:	cbnz	x0, 40db9c <sqrt@plt+0xc17c>
  40db94:	b	40dbe8 <sqrt@plt+0xc1c8>
  40db98:	cbz	x0, 40dbe8 <sqrt@plt+0xc1c8>
  40db9c:	ldr	x8, [x0]
  40dba0:	ldr	x8, [x8, #16]
  40dba4:	blr	x8
  40dba8:	cmn	w0, #0x1
  40dbac:	b.ne	40dbdc <sqrt@plt+0xc1bc>  // b.any
  40dbb0:	ldr	x8, [x21, #3592]
  40dbb4:	ldr	x0, [x8, #8]
  40dbb8:	cbz	x0, 40dbe8 <sqrt@plt+0xc1c8>
  40dbbc:	str	x0, [x21, #3592]
  40dbc0:	cbz	x8, 40db98 <sqrt@plt+0xc178>
  40dbc4:	ldr	x9, [x8]
  40dbc8:	mov	x0, x8
  40dbcc:	ldr	x9, [x9, #8]
  40dbd0:	blr	x9
  40dbd4:	ldr	x0, [x21, #3592]
  40dbd8:	b	40db98 <sqrt@plt+0xc178>
  40dbdc:	cmp	w0, #0xa
  40dbe0:	cset	w8, eq  // eq = none
  40dbe4:	str	w8, [x22, #3600]
  40dbe8:	adrp	x19, 438000 <_Znam@GLIBCXX_3.4>
  40dbec:	add	x19, x19, #0xe28
  40dbf0:	mov	x0, x19
  40dbf4:	mov	w1, w20
  40dbf8:	bl	41cf00 <_ZdlPvm@@Base+0x3dc>
  40dbfc:	ldr	x0, [x21, #3592]
  40dc00:	cbz	x0, 40dd04 <sqrt@plt+0xc2e4>
  40dc04:	adrp	x23, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40dc08:	adrp	x24, 438000 <_Znam@GLIBCXX_3.4>
  40dc0c:	add	x23, x23, #0x60c
  40dc10:	add	x24, x24, #0xe30
  40dc14:	b	40dc30 <sqrt@plt+0xc210>
  40dc18:	ldr	x9, [x19]
  40dc1c:	add	w10, w8, #0x1
  40dc20:	str	w10, [x19, #8]
  40dc24:	strb	w20, [x9, w8, sxtw]
  40dc28:	ldr	x0, [x21, #3592]
  40dc2c:	cbz	x0, 40dd04 <sqrt@plt+0xc2e4>
  40dc30:	ldr	x8, [x0]
  40dc34:	ldr	x8, [x8, #24]
  40dc38:	blr	x8
  40dc3c:	cmn	w0, #0x1
  40dc40:	b.eq	40dcac <sqrt@plt+0xc28c>  // b.none
  40dc44:	mov	w20, w0
  40dc48:	cmp	w0, #0x5f
  40dc4c:	b.eq	40dc5c <sqrt@plt+0xc23c>  // b.none
  40dc50:	and	x8, x20, #0xff
  40dc54:	ldrb	w8, [x23, x8]
  40dc58:	cbz	w8, 40dd04 <sqrt@plt+0xc2e4>
  40dc5c:	ldr	x0, [x21, #3592]
  40dc60:	cbnz	x0, 40dc6c <sqrt@plt+0xc24c>
  40dc64:	b	40dce8 <sqrt@plt+0xc2c8>
  40dc68:	cbz	x0, 40dce8 <sqrt@plt+0xc2c8>
  40dc6c:	ldr	x8, [x0]
  40dc70:	ldr	x8, [x8, #16]
  40dc74:	blr	x8
  40dc78:	cmn	w0, #0x1
  40dc7c:	b.ne	40dcdc <sqrt@plt+0xc2bc>  // b.any
  40dc80:	ldr	x8, [x21, #3592]
  40dc84:	ldr	x0, [x8, #8]
  40dc88:	cbz	x0, 40dce8 <sqrt@plt+0xc2c8>
  40dc8c:	str	x0, [x21, #3592]
  40dc90:	cbz	x8, 40dc68 <sqrt@plt+0xc248>
  40dc94:	ldr	x9, [x8]
  40dc98:	mov	x0, x8
  40dc9c:	ldr	x9, [x9, #8]
  40dca0:	blr	x9
  40dca4:	ldr	x0, [x21, #3592]
  40dca8:	b	40dc68 <sqrt@plt+0xc248>
  40dcac:	ldr	x8, [x21, #3592]
  40dcb0:	ldr	x0, [x8, #8]
  40dcb4:	cbz	x0, 40dd04 <sqrt@plt+0xc2e4>
  40dcb8:	str	x0, [x21, #3592]
  40dcbc:	cbz	x8, 40dcd4 <sqrt@plt+0xc2b4>
  40dcc0:	ldr	x9, [x8]
  40dcc4:	mov	x0, x8
  40dcc8:	ldr	x9, [x9, #8]
  40dccc:	blr	x9
  40dcd0:	ldr	x0, [x21, #3592]
  40dcd4:	cbnz	x0, 40dc30 <sqrt@plt+0xc210>
  40dcd8:	b	40dd04 <sqrt@plt+0xc2e4>
  40dcdc:	cmp	w0, #0xa
  40dce0:	cset	w8, eq  // eq = none
  40dce4:	str	w8, [x22, #3600]
  40dce8:	ldp	w8, w9, [x24]
  40dcec:	cmp	w8, w9
  40dcf0:	b.lt	40dc18 <sqrt@plt+0xc1f8>  // b.tstop
  40dcf4:	mov	x0, x19
  40dcf8:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40dcfc:	ldr	w8, [x19, #8]
  40dd00:	b	40dc18 <sqrt@plt+0xc1f8>
  40dd04:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40dd08:	add	x0, x0, #0xe18
  40dd0c:	mov	x1, x19
  40dd10:	bl	41cdd4 <_ZdlPvm@@Base+0x2b0>
  40dd14:	ldp	w8, w9, [x19, #8]
  40dd18:	cmp	w8, w9
  40dd1c:	b.lt	40dd2c <sqrt@plt+0xc30c>  // b.tstop
  40dd20:	mov	x0, x19
  40dd24:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40dd28:	ldr	w8, [x19, #8]
  40dd2c:	ldr	x9, [x19]
  40dd30:	add	w10, w8, #0x1
  40dd34:	str	w10, [x19, #8]
  40dd38:	strb	wzr, [x9, w8, sxtw]
  40dd3c:	ldr	x19, [x19]
  40dd40:	cbnz	x19, 40dd54 <sqrt@plt+0xc334>
  40dd44:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40dd48:	add	x1, x1, #0xb70
  40dd4c:	mov	w0, #0x1a                  	// #26
  40dd50:	bl	41afa0 <sqrt@plt+0x19580>
  40dd54:	mov	x0, x19
  40dd58:	bl	41cb30 <_ZdlPvm@@Base+0xc>
  40dd5c:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40dd60:	add	x8, x8, #0xdf8
  40dd64:	ldr	w24, [x8, #8]
  40dd68:	ldr	x20, [x8]
  40dd6c:	udiv	x8, x0, x24
  40dd70:	msub	x23, x8, x24, x0
  40dd74:	lsl	x8, x23, #4
  40dd78:	ldr	x0, [x20, x8]
  40dd7c:	cbz	x0, 40ddc0 <sqrt@plt+0xc3a0>
  40dd80:	mov	x1, x19
  40dd84:	bl	401910 <strcmp@plt>
  40dd88:	cbz	w0, 40ddb4 <sqrt@plt+0xc394>
  40dd8c:	cmp	w23, #0x0
  40dd90:	csel	w8, w24, w23, eq  // eq = none
  40dd94:	sub	w23, w8, #0x1
  40dd98:	lsl	x8, x23, #4
  40dd9c:	ldr	x0, [x20, x8]
  40dda0:	cbz	x0, 40ddc0 <sqrt@plt+0xc3a0>
  40dda4:	mov	x1, x19
  40dda8:	bl	401910 <strcmp@plt>
  40ddac:	cbnz	w0, 40dd8c <sqrt@plt+0xc36c>
  40ddb0:	mov	w23, w23
  40ddb4:	add	x8, x20, x23, lsl #4
  40ddb8:	ldr	x0, [x8, #8]
  40ddbc:	cbnz	x0, 40de80 <sqrt@plt+0xc460>
  40ddc0:	adrp	x20, 438000 <_Znam@GLIBCXX_3.4>
  40ddc4:	ldr	w8, [x20, #3632]
  40ddc8:	subs	w23, w8, #0x2
  40ddcc:	b.lt	40de34 <sqrt@plt+0xc414>  // b.tstop
  40ddd0:	adrp	x25, 421000 <_ZdlPvm@@Base+0x44dc>
  40ddd4:	adrp	x19, 421000 <_ZdlPvm@@Base+0x44dc>
  40ddd8:	adrp	x24, 438000 <_Znam@GLIBCXX_3.4>
  40dddc:	add	x25, x25, #0x870
  40dde0:	add	x19, x19, #0xf38
  40dde4:	cmp	x23, w8, sxtw
  40dde8:	b.lt	40ddf8 <sqrt@plt+0xc3d8>  // b.tstop
  40ddec:	mov	w0, #0x62                  	// #98
  40ddf0:	mov	x1, x19
  40ddf4:	bl	41afa0 <sqrt@plt+0x19580>
  40ddf8:	ldr	x8, [x24, #3624]
  40ddfc:	mov	w0, #0x18                  	// #24
  40de00:	ldrb	w26, [x8, x23]
  40de04:	bl	41ca74 <_Znwm@@Base>
  40de08:	ldr	x8, [x21, #3592]
  40de0c:	subs	x23, x23, #0x1
  40de10:	str	w26, [x0, #16]
  40de14:	str	x0, [x21, #3592]
  40de18:	stp	x25, x8, [x0]
  40de1c:	str	wzr, [x22, #3600]
  40de20:	b.lt	40de34 <sqrt@plt+0xc414>  // b.tstop
  40de24:	ldr	w8, [x20, #3632]
  40de28:	cmp	x23, w8, sxtw
  40de2c:	b.ge	40ddec <sqrt@plt+0xc3cc>  // b.tcont
  40de30:	b	40ddf8 <sqrt@plt+0xc3d8>
  40de34:	bl	40c1ac <sqrt@plt+0xa78c>
  40de38:	cbz	w0, 40de98 <sqrt@plt+0xc478>
  40de3c:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  40de40:	add	x9, x9, #0xe30
  40de44:	ldp	w8, w9, [x9]
  40de48:	cmp	w8, w9
  40de4c:	b.lt	40de64 <sqrt@plt+0xc444>  // b.tstop
  40de50:	adrp	x19, 438000 <_Znam@GLIBCXX_3.4>
  40de54:	add	x19, x19, #0xe28
  40de58:	mov	x0, x19
  40de5c:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40de60:	ldr	w8, [x19, #8]
  40de64:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  40de68:	add	x9, x9, #0xe28
  40de6c:	ldr	x10, [x9]
  40de70:	add	w11, w8, #0x1
  40de74:	str	w11, [x9, #8]
  40de78:	strb	wzr, [x10, w8, sxtw]
  40de7c:	ldr	x0, [x9]
  40de80:	ldp	x20, x19, [sp, #64]
  40de84:	ldp	x22, x21, [sp, #48]
  40de88:	ldp	x24, x23, [sp, #32]
  40de8c:	ldp	x26, x25, [sp, #16]
  40de90:	ldp	x29, x30, [sp], #80
  40de94:	b	41d904 <_ZdlPvm@@Base+0xde0>
  40de98:	ldp	x20, x19, [sp, #64]
  40de9c:	ldp	x22, x21, [sp, #48]
  40dea0:	ldp	x24, x23, [sp, #32]
  40dea4:	ldp	x26, x25, [sp, #16]
  40dea8:	mov	x0, xzr
  40deac:	ldp	x29, x30, [sp], #80
  40deb0:	ret
  40deb4:	stp	x29, x30, [sp, #-32]!
  40deb8:	str	x19, [sp, #16]
  40debc:	mov	x29, sp
  40dec0:	adrp	x19, 438000 <_Znam@GLIBCXX_3.4>
  40dec4:	ldr	w8, [x19, #2080]
  40dec8:	cmn	w8, #0x1
  40decc:	b.eq	40dedc <sqrt@plt+0xc4bc>  // b.none
  40ded0:	ldr	x19, [sp, #16]
  40ded4:	ldp	x29, x30, [sp], #32
  40ded8:	ret
  40dedc:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40dee0:	adrp	x1, 438000 <_Znam@GLIBCXX_3.4>
  40dee4:	add	x0, x0, #0xe48
  40dee8:	add	x1, x1, #0xe18
  40deec:	bl	41cdd4 <_ZdlPvm@@Base+0x2b0>
  40def0:	mov	w0, #0x1                   	// #1
  40def4:	bl	409cd4 <sqrt@plt+0x82b4>
  40def8:	str	w0, [x19, #2080]
  40defc:	ldr	x19, [sp, #16]
  40df00:	ldp	x29, x30, [sp], #32
  40df04:	ret
  40df08:	stp	x29, x30, [sp, #-48]!
  40df0c:	stp	x22, x21, [sp, #16]
  40df10:	stp	x20, x19, [sp, #32]
  40df14:	mov	x29, sp
  40df18:	adrp	x19, 438000 <_Znam@GLIBCXX_3.4>
  40df1c:	ldr	w8, [x19, #3652]
  40df20:	cbz	w8, 40df6c <sqrt@plt+0xc54c>
  40df24:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  40df28:	ldr	w9, [x9, #2080]
  40df2c:	cmn	w9, #0x1
  40df30:	b.eq	40df48 <sqrt@plt+0xc528>  // b.none
  40df34:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40df38:	add	x1, x1, #0xb70
  40df3c:	mov	w0, #0x6f9                 	// #1785
  40df40:	bl	41afa0 <sqrt@plt+0x19580>
  40df44:	ldr	w8, [x19, #3652]
  40df48:	cmp	w8, #0x2
  40df4c:	b.ne	40dfd4 <sqrt@plt+0xc5b4>  // b.any
  40df50:	bl	40da18 <sqrt@plt+0xbff8>
  40df54:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40df58:	cmp	x0, #0x0
  40df5c:	mov	w9, #0x107                 	// #263
  40df60:	str	x0, [x8, #2512]
  40df64:	csel	w19, wzr, w9, eq  // eq = none
  40df68:	b	40e478 <sqrt@plt+0xca58>
  40df6c:	adrp	x22, 421000 <_ZdlPvm@@Base+0x44dc>
  40df70:	adrp	x20, 438000 <_Znam@GLIBCXX_3.4>
  40df74:	mov	w21, #0xffffffff            	// #-1
  40df78:	add	x22, x22, #0x68a
  40df7c:	ldr	w19, [x20, #2080]
  40df80:	tbz	w19, #31, 40dfa4 <sqrt@plt+0xc584>
  40df84:	b	40df94 <sqrt@plt+0xc574>
  40df88:	bl	40c688 <sqrt@plt+0xac68>
  40df8c:	ldr	w19, [x20, #2080]
  40df90:	tbz	w19, #31, 40dfa4 <sqrt@plt+0xc584>
  40df94:	mov	w0, #0x1                   	// #1
  40df98:	bl	409cd4 <sqrt@plt+0x82b4>
  40df9c:	mov	w19, w0
  40dfa0:	b	40dfa8 <sqrt@plt+0xc588>
  40dfa4:	str	w21, [x20, #2080]
  40dfa8:	sub	w8, w19, #0x102
  40dfac:	cmp	w8, #0x79
  40dfb0:	b.hi	40e02c <sqrt@plt+0xc60c>  // b.pmore
  40dfb4:	adr	x9, 40df88 <sqrt@plt+0xc568>
  40dfb8:	ldrh	w10, [x22, x8, lsl #1]
  40dfbc:	add	x9, x9, x10, lsl #2
  40dfc0:	br	x9
  40dfc4:	bl	40c7f4 <sqrt@plt+0xadd4>
  40dfc8:	ldr	w19, [x20, #2080]
  40dfcc:	tbz	w19, #31, 40dfa4 <sqrt@plt+0xc584>
  40dfd0:	b	40df94 <sqrt@plt+0xc574>
  40dfd4:	bl	40c1ac <sqrt@plt+0xa78c>
  40dfd8:	cbz	w0, 40e044 <sqrt@plt+0xc624>
  40dfdc:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  40dfe0:	add	x9, x9, #0xe30
  40dfe4:	ldp	w8, w9, [x9]
  40dfe8:	adrp	x19, 438000 <_Znam@GLIBCXX_3.4>
  40dfec:	add	x19, x19, #0xe28
  40dff0:	cmp	w8, w9
  40dff4:	b.lt	40e004 <sqrt@plt+0xc5e4>  // b.tstop
  40dff8:	mov	x0, x19
  40dffc:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40e000:	ldr	w8, [x19, #8]
  40e004:	ldr	x9, [x19]
  40e008:	add	w10, w8, #0x1
  40e00c:	str	w10, [x19, #8]
  40e010:	strb	wzr, [x9, w8, sxtw]
  40e014:	ldr	x0, [x19]
  40e018:	bl	41d904 <_ZdlPvm@@Base+0xde0>
  40e01c:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40e020:	str	x0, [x8, #2512]
  40e024:	mov	w19, #0x107                 	// #263
  40e028:	b	40e478 <sqrt@plt+0xca58>
  40e02c:	cmn	w19, #0x1
  40e030:	b.eq	40e044 <sqrt@plt+0xc624>  // b.none
  40e034:	cmp	w19, #0xa
  40e038:	b.ne	40e478 <sqrt@plt+0xca58>  // b.any
  40e03c:	mov	w19, #0x3b                  	// #59
  40e040:	b	40e478 <sqrt@plt+0xca58>
  40e044:	mov	w19, wzr
  40e048:	b	40e478 <sqrt@plt+0xca58>
  40e04c:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  40e050:	add	x9, x9, #0xe30
  40e054:	ldp	w8, w9, [x9]
  40e058:	cmp	w8, w9
  40e05c:	b.lt	40e074 <sqrt@plt+0xc654>  // b.tstop
  40e060:	adrp	x20, 438000 <_Znam@GLIBCXX_3.4>
  40e064:	add	x20, x20, #0xe28
  40e068:	mov	x0, x20
  40e06c:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40e070:	ldr	w8, [x20, #8]
  40e074:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  40e078:	add	x9, x9, #0xe28
  40e07c:	ldr	x10, [x9]
  40e080:	add	w11, w8, #0x1
  40e084:	str	w11, [x9, #8]
  40e088:	strb	wzr, [x10, w8, sxtw]
  40e08c:	ldr	x0, [x9]
  40e090:	b	40e128 <sqrt@plt+0xc708>
  40e094:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  40e098:	add	x9, x9, #0xe30
  40e09c:	ldp	w8, w9, [x9]
  40e0a0:	cmp	w8, w9
  40e0a4:	b.lt	40e0bc <sqrt@plt+0xc69c>  // b.tstop
  40e0a8:	adrp	x20, 438000 <_Znam@GLIBCXX_3.4>
  40e0ac:	add	x20, x20, #0xe28
  40e0b0:	mov	x0, x20
  40e0b4:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40e0b8:	ldr	w8, [x20, #8]
  40e0bc:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  40e0c0:	add	x9, x9, #0xe28
  40e0c4:	ldr	x10, [x9]
  40e0c8:	add	w11, w8, #0x1
  40e0cc:	str	w11, [x9, #8]
  40e0d0:	strb	wzr, [x10, w8, sxtw]
  40e0d4:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40e0d8:	ldr	x20, [x8, #3592]
  40e0dc:	cbz	x20, 40e10c <sqrt@plt+0xc6ec>
  40e0e0:	adrp	x21, 438000 <_Znam@GLIBCXX_3.4>
  40e0e4:	add	x21, x21, #0x9d8
  40e0e8:	ldr	x8, [x20]
  40e0ec:	add	x2, x21, #0x8
  40e0f0:	mov	x0, x20
  40e0f4:	mov	x1, x21
  40e0f8:	ldr	x8, [x8, #32]
  40e0fc:	blr	x8
  40e100:	cbnz	w0, 40e120 <sqrt@plt+0xc700>
  40e104:	ldr	x20, [x20, #8]
  40e108:	cbnz	x20, 40e0e8 <sqrt@plt+0xc6c8>
  40e10c:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40e110:	add	x8, x8, #0x9d8
  40e114:	mov	w9, #0xffffffff            	// #-1
  40e118:	str	xzr, [x8]
  40e11c:	str	w9, [x8, #8]
  40e120:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40e124:	ldr	x0, [x8, #3624]
  40e128:	bl	41d904 <_ZdlPvm@@Base+0xde0>
  40e12c:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40e130:	str	x0, [x8, #2512]
  40e134:	b	40e478 <sqrt@plt+0xca58>
  40e138:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40e13c:	ldr	x8, [x8, #3640]
  40e140:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  40e144:	mov	w19, #0x104                 	// #260
  40e148:	str	x8, [x9, #2512]
  40e14c:	b	40e478 <sqrt@plt+0xca58>
  40e150:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40e154:	ldr	w8, [x8, #3648]
  40e158:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  40e15c:	mov	w19, #0x108                 	// #264
  40e160:	str	w8, [x9, #2512]
  40e164:	b	40e478 <sqrt@plt+0xca58>
  40e168:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40e16c:	adrp	x1, 438000 <_Znam@GLIBCXX_3.4>
  40e170:	add	x0, x0, #0xe48
  40e174:	add	x1, x1, #0xe18
  40e178:	bl	41cdd4 <_ZdlPvm@@Base+0x2b0>
  40e17c:	mov	w0, #0x1                   	// #1
  40e180:	bl	409cd4 <sqrt@plt+0x82b4>
  40e184:	cmp	w0, #0x12f
  40e188:	mov	w8, #0x11d                 	// #285
  40e18c:	mov	w9, #0x165                 	// #357
  40e190:	str	w0, [x20, #2080]
  40e194:	csel	w19, w9, w8, eq  // eq = none
  40e198:	b	40e478 <sqrt@plt+0xca58>
  40e19c:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40e1a0:	adrp	x1, 438000 <_Znam@GLIBCXX_3.4>
  40e1a4:	add	x0, x0, #0xe48
  40e1a8:	add	x1, x1, #0xe18
  40e1ac:	bl	41cdd4 <_ZdlPvm@@Base+0x2b0>
  40e1b0:	mov	w0, #0x1                   	// #1
  40e1b4:	bl	409cd4 <sqrt@plt+0x82b4>
  40e1b8:	cmp	w0, #0x12f
  40e1bc:	mov	w8, #0x11e                 	// #286
  40e1c0:	mov	w9, #0x164                 	// #356
  40e1c4:	str	w0, [x20, #2080]
  40e1c8:	csel	w19, w9, w8, eq  // eq = none
  40e1cc:	b	40e478 <sqrt@plt+0xca58>
  40e1d0:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40e1d4:	adrp	x1, 438000 <_Znam@GLIBCXX_3.4>
  40e1d8:	add	x0, x0, #0xe48
  40e1dc:	add	x1, x1, #0xe18
  40e1e0:	bl	41cdd4 <_ZdlPvm@@Base+0x2b0>
  40e1e4:	mov	w0, #0x1                   	// #1
  40e1e8:	bl	409cd4 <sqrt@plt+0x82b4>
  40e1ec:	cmp	w0, #0x12f
  40e1f0:	str	w0, [x20, #2080]
  40e1f4:	b.ne	40e3f0 <sqrt@plt+0xc9d0>  // b.any
  40e1f8:	mov	w19, #0x152                 	// #338
  40e1fc:	b	40e478 <sqrt@plt+0xca58>
  40e200:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40e204:	adrp	x1, 438000 <_Znam@GLIBCXX_3.4>
  40e208:	add	x0, x0, #0xe48
  40e20c:	add	x1, x1, #0xe18
  40e210:	bl	41cdd4 <_ZdlPvm@@Base+0x2b0>
  40e214:	mov	w0, #0x1                   	// #1
  40e218:	bl	409cd4 <sqrt@plt+0x82b4>
  40e21c:	cmp	w0, #0x12f
  40e220:	str	w0, [x20, #2080]
  40e224:	b.ne	40e3fc <sqrt@plt+0xc9dc>  // b.any
  40e228:	mov	w19, #0x153                 	// #339
  40e22c:	b	40e478 <sqrt@plt+0xca58>
  40e230:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40e234:	adrp	x1, 438000 <_Znam@GLIBCXX_3.4>
  40e238:	add	x0, x0, #0xe48
  40e23c:	add	x1, x1, #0xe18
  40e240:	bl	41cdd4 <_ZdlPvm@@Base+0x2b0>
  40e244:	mov	w0, #0x1                   	// #1
  40e248:	bl	409cd4 <sqrt@plt+0x82b4>
  40e24c:	sub	w8, w0, #0x11d
  40e250:	cmp	w8, #0x2
  40e254:	str	w0, [x20, #2080]
  40e258:	b.cc	40e408 <sqrt@plt+0xc9e8>  // b.lo, b.ul, b.last
  40e25c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40e260:	add	x0, x0, #0xd8d
  40e264:	b	40e468 <sqrt@plt+0xca48>
  40e268:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40e26c:	adrp	x1, 438000 <_Znam@GLIBCXX_3.4>
  40e270:	add	x0, x0, #0xe48
  40e274:	add	x1, x1, #0xe18
  40e278:	bl	41cdd4 <_ZdlPvm@@Base+0x2b0>
  40e27c:	mov	w0, #0x1                   	// #1
  40e280:	bl	409cd4 <sqrt@plt+0x82b4>
  40e284:	sub	w8, w0, #0x11d
  40e288:	cmp	w8, #0x2
  40e28c:	str	w0, [x20, #2080]
  40e290:	b.cc	40e410 <sqrt@plt+0xc9f0>  // b.lo, b.ul, b.last
  40e294:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40e298:	add	x0, x0, #0xceb
  40e29c:	b	40e468 <sqrt@plt+0xca48>
  40e2a0:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40e2a4:	adrp	x1, 438000 <_Znam@GLIBCXX_3.4>
  40e2a8:	add	x0, x0, #0xe48
  40e2ac:	add	x1, x1, #0xe18
  40e2b0:	bl	41cdd4 <_ZdlPvm@@Base+0x2b0>
  40e2b4:	mov	w0, #0x1                   	// #1
  40e2b8:	bl	409cd4 <sqrt@plt+0x82b4>
  40e2bc:	cmp	w0, #0x12f
  40e2c0:	str	w0, [x20, #2080]
  40e2c4:	b.ne	40e418 <sqrt@plt+0xc9f8>  // b.any
  40e2c8:	mov	w19, #0x166                 	// #358
  40e2cc:	b	40e478 <sqrt@plt+0xca58>
  40e2d0:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40e2d4:	adrp	x1, 438000 <_Znam@GLIBCXX_3.4>
  40e2d8:	add	x0, x0, #0xe48
  40e2dc:	add	x1, x1, #0xe18
  40e2e0:	bl	41cdd4 <_ZdlPvm@@Base+0x2b0>
  40e2e4:	mov	w0, #0x1                   	// #1
  40e2e8:	bl	409cd4 <sqrt@plt+0x82b4>
  40e2ec:	cmp	w0, #0x12f
  40e2f0:	str	w0, [x20, #2080]
  40e2f4:	b.ne	40e424 <sqrt@plt+0xca04>  // b.any
  40e2f8:	mov	w19, #0x167                 	// #359
  40e2fc:	b	40e478 <sqrt@plt+0xca58>
  40e300:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40e304:	adrp	x1, 438000 <_Znam@GLIBCXX_3.4>
  40e308:	add	x0, x0, #0xe48
  40e30c:	add	x1, x1, #0xe18
  40e310:	bl	41cdd4 <_ZdlPvm@@Base+0x2b0>
  40e314:	mov	w0, #0x1                   	// #1
  40e318:	bl	409cd4 <sqrt@plt+0x82b4>
  40e31c:	cmp	w0, #0x12f
  40e320:	str	w0, [x20, #2080]
  40e324:	b.ne	40e430 <sqrt@plt+0xca10>  // b.any
  40e328:	mov	w19, #0x168                 	// #360
  40e32c:	b	40e478 <sqrt@plt+0xca58>
  40e330:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40e334:	adrp	x1, 438000 <_Znam@GLIBCXX_3.4>
  40e338:	add	x0, x0, #0xe48
  40e33c:	add	x1, x1, #0xe18
  40e340:	bl	41cdd4 <_ZdlPvm@@Base+0x2b0>
  40e344:	mov	w0, #0x1                   	// #1
  40e348:	bl	409cd4 <sqrt@plt+0x82b4>
  40e34c:	cmp	w0, #0x12f
  40e350:	str	w0, [x20, #2080]
  40e354:	b.ne	40e43c <sqrt@plt+0xca1c>  // b.any
  40e358:	mov	w19, #0x169                 	// #361
  40e35c:	b	40e478 <sqrt@plt+0xca58>
  40e360:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40e364:	adrp	x1, 438000 <_Znam@GLIBCXX_3.4>
  40e368:	add	x0, x0, #0xe48
  40e36c:	add	x1, x1, #0xe18
  40e370:	bl	41cdd4 <_ZdlPvm@@Base+0x2b0>
  40e374:	mov	w0, #0x1                   	// #1
  40e378:	bl	409cd4 <sqrt@plt+0x82b4>
  40e37c:	cmp	w0, #0x12f
  40e380:	str	w0, [x20, #2080]
  40e384:	b.ne	40e448 <sqrt@plt+0xca28>  // b.any
  40e388:	mov	w19, #0x16a                 	// #362
  40e38c:	b	40e478 <sqrt@plt+0xca58>
  40e390:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40e394:	adrp	x1, 438000 <_Znam@GLIBCXX_3.4>
  40e398:	add	x0, x0, #0xe48
  40e39c:	add	x1, x1, #0xe18
  40e3a0:	bl	41cdd4 <_ZdlPvm@@Base+0x2b0>
  40e3a4:	mov	w0, #0x1                   	// #1
  40e3a8:	bl	409cd4 <sqrt@plt+0x82b4>
  40e3ac:	cmp	w0, #0x12f
  40e3b0:	str	w0, [x20, #2080]
  40e3b4:	b.ne	40e454 <sqrt@plt+0xca34>  // b.any
  40e3b8:	mov	w19, #0x16b                 	// #363
  40e3bc:	b	40e478 <sqrt@plt+0xca58>
  40e3c0:	adrp	x0, 438000 <_Znam@GLIBCXX_3.4>
  40e3c4:	adrp	x1, 438000 <_Znam@GLIBCXX_3.4>
  40e3c8:	add	x0, x0, #0xe48
  40e3cc:	add	x1, x1, #0xe18
  40e3d0:	bl	41cdd4 <_ZdlPvm@@Base+0x2b0>
  40e3d4:	mov	w0, #0x1                   	// #1
  40e3d8:	bl	409cd4 <sqrt@plt+0x82b4>
  40e3dc:	cmp	w0, #0x12f
  40e3e0:	str	w0, [x20, #2080]
  40e3e4:	b.ne	40e460 <sqrt@plt+0xca40>  // b.any
  40e3e8:	mov	w19, #0x16c                 	// #364
  40e3ec:	b	40e478 <sqrt@plt+0xca58>
  40e3f0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40e3f4:	add	x0, x0, #0xe05
  40e3f8:	b	40e468 <sqrt@plt+0xca48>
  40e3fc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40e400:	add	x0, x0, #0xe25
  40e404:	b	40e468 <sqrt@plt+0xca48>
  40e408:	mov	w19, #0x154                 	// #340
  40e40c:	b	40e478 <sqrt@plt+0xca58>
  40e410:	mov	w19, #0x155                 	// #341
  40e414:	b	40e478 <sqrt@plt+0xca58>
  40e418:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40e41c:	add	x0, x0, #0xcf9
  40e420:	b	40e468 <sqrt@plt+0xca48>
  40e424:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40e428:	add	x0, x0, #0xd4a
  40e42c:	b	40e468 <sqrt@plt+0xca48>
  40e430:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40e434:	add	x0, x0, #0xc9e
  40e438:	b	40e468 <sqrt@plt+0xca48>
  40e43c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40e440:	add	x0, x0, #0xd97
  40e444:	b	40e468 <sqrt@plt+0xca48>
  40e448:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40e44c:	add	x0, x0, #0xdc6
  40e450:	b	40e468 <sqrt@plt+0xca48>
  40e454:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40e458:	add	x0, x0, #0xddc
  40e45c:	b	40e468 <sqrt@plt+0xca48>
  40e460:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40e464:	add	x0, x0, #0xdfb
  40e468:	bl	41d904 <_ZdlPvm@@Base+0xde0>
  40e46c:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40e470:	str	x0, [x8, #2512]
  40e474:	mov	w19, #0x103                 	// #259
  40e478:	mov	w0, w19
  40e47c:	ldp	x20, x19, [sp, #32]
  40e480:	ldp	x22, x21, [sp, #16]
  40e484:	ldp	x29, x30, [sp], #48
  40e488:	ret
  40e48c:	sub	sp, sp, #0x60
  40e490:	stp	x29, x30, [sp, #48]
  40e494:	stp	x22, x21, [sp, #64]
  40e498:	stp	x20, x19, [sp, #80]
  40e49c:	add	x29, sp, #0x30
  40e4a0:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40e4a4:	ldr	w8, [x8, #2080]
  40e4a8:	mov	x19, x0
  40e4ac:	cmn	w8, #0x1
  40e4b0:	b.eq	40e57c <sqrt@plt+0xcb5c>  // b.none
  40e4b4:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40e4b8:	ldr	w8, [x8, #3664]
  40e4bc:	cmp	w8, #0x1
  40e4c0:	b.lt	40e5a8 <sqrt@plt+0xcb88>  // b.tstop
  40e4c4:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  40e4c8:	ldr	w9, [x9, #3668]
  40e4cc:	adrp	x20, 438000 <_Znam@GLIBCXX_3.4>
  40e4d0:	add	x20, x20, #0xe48
  40e4d4:	cmp	w8, w9
  40e4d8:	b.lt	40e4e8 <sqrt@plt+0xcac8>  // b.tstop
  40e4dc:	mov	x0, x20
  40e4e0:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40e4e4:	ldr	w8, [x20, #8]
  40e4e8:	ldr	x9, [x20]
  40e4ec:	add	w10, w8, #0x1
  40e4f0:	str	w10, [x20, #8]
  40e4f4:	strb	wzr, [x9, w8, sxtw]
  40e4f8:	ldr	x20, [x20]
  40e4fc:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40e500:	ldr	x21, [x8, #3592]
  40e504:	cbz	x21, 40e52c <sqrt@plt+0xcb0c>
  40e508:	ldr	x8, [x21]
  40e50c:	sub	x1, x29, #0x8
  40e510:	sub	x2, x29, #0xc
  40e514:	mov	x0, x21
  40e518:	ldr	x8, [x8, #32]
  40e51c:	blr	x8
  40e520:	cbnz	w0, 40e5bc <sqrt@plt+0xcb9c>
  40e524:	ldr	x21, [x21, #8]
  40e528:	cbnz	x21, 40e508 <sqrt@plt+0xcae8>
  40e52c:	cbz	x20, 40e618 <sqrt@plt+0xcbf8>
  40e530:	ldrb	w8, [x20]
  40e534:	cmp	w8, #0xa
  40e538:	b.ne	40e544 <sqrt@plt+0xcb24>  // b.any
  40e53c:	ldrb	w8, [x20, #1]
  40e540:	cbz	w8, 40e650 <sqrt@plt+0xcc30>
  40e544:	add	x0, sp, #0x10
  40e548:	mov	x1, x19
  40e54c:	bl	41b3d4 <sqrt@plt+0x199b4>
  40e550:	mov	x0, sp
  40e554:	mov	x1, x20
  40e558:	bl	41b3d4 <sqrt@plt+0x199b4>
  40e55c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40e560:	adrp	x3, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40e564:	add	x0, x0, #0xf14
  40e568:	add	x3, x3, #0xa10
  40e56c:	add	x1, sp, #0x10
  40e570:	mov	x2, sp
  40e574:	bl	41b624 <sqrt@plt+0x19c04>
  40e578:	b	40e6b4 <sqrt@plt+0xcc94>
  40e57c:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40e580:	ldr	w8, [x8, #3616]
  40e584:	cmp	w8, #0x1
  40e588:	b.lt	40e5a8 <sqrt@plt+0xcb88>  // b.tstop
  40e58c:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  40e590:	ldr	w9, [x9, #3620]
  40e594:	adrp	x20, 438000 <_Znam@GLIBCXX_3.4>
  40e598:	add	x20, x20, #0xe18
  40e59c:	cmp	w8, w9
  40e5a0:	b.ge	40e4dc <sqrt@plt+0xcabc>  // b.tcont
  40e5a4:	b	40e4e8 <sqrt@plt+0xcac8>
  40e5a8:	mov	x20, xzr
  40e5ac:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40e5b0:	ldr	x21, [x8, #3592]
  40e5b4:	cbnz	x21, 40e508 <sqrt@plt+0xcae8>
  40e5b8:	b	40e52c <sqrt@plt+0xcb0c>
  40e5bc:	cbz	x20, 40e630 <sqrt@plt+0xcc10>
  40e5c0:	ldrb	w8, [x20]
  40e5c4:	cmp	w8, #0xa
  40e5c8:	b.ne	40e5d4 <sqrt@plt+0xcbb4>  // b.any
  40e5cc:	ldrb	w8, [x20, #1]
  40e5d0:	cbz	w8, 40e67c <sqrt@plt+0xcc5c>
  40e5d4:	ldur	x21, [x29, #-8]
  40e5d8:	ldur	w22, [x29, #-12]
  40e5dc:	add	x0, sp, #0x10
  40e5e0:	mov	x1, x19
  40e5e4:	bl	41b3d4 <sqrt@plt+0x199b4>
  40e5e8:	mov	x0, sp
  40e5ec:	mov	x1, x20
  40e5f0:	bl	41b3d4 <sqrt@plt+0x199b4>
  40e5f4:	adrp	x2, 421000 <_ZdlPvm@@Base+0x44dc>
  40e5f8:	adrp	x5, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40e5fc:	add	x2, x2, #0xf14
  40e600:	add	x5, x5, #0xa10
  40e604:	add	x3, sp, #0x10
  40e608:	mov	x4, sp
  40e60c:	mov	x0, x21
  40e610:	mov	w1, w22
  40e614:	b	40e6b0 <sqrt@plt+0xcc90>
  40e618:	add	x0, sp, #0x10
  40e61c:	mov	x1, x19
  40e620:	bl	41b3d4 <sqrt@plt+0x199b4>
  40e624:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40e628:	add	x0, x0, #0xf23
  40e62c:	b	40e664 <sqrt@plt+0xcc44>
  40e630:	ldur	x20, [x29, #-8]
  40e634:	ldur	w21, [x29, #-12]
  40e638:	add	x0, sp, #0x10
  40e63c:	mov	x1, x19
  40e640:	bl	41b3d4 <sqrt@plt+0x199b4>
  40e644:	adrp	x2, 421000 <_ZdlPvm@@Base+0x44dc>
  40e648:	add	x2, x2, #0xf23
  40e64c:	b	40e698 <sqrt@plt+0xcc78>
  40e650:	add	x0, sp, #0x10
  40e654:	mov	x1, x19
  40e658:	bl	41b3d4 <sqrt@plt+0x199b4>
  40e65c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40e660:	add	x0, x0, #0xf02
  40e664:	adrp	x2, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40e668:	add	x2, x2, #0xa10
  40e66c:	add	x1, sp, #0x10
  40e670:	mov	x3, x2
  40e674:	bl	41b624 <sqrt@plt+0x19c04>
  40e678:	b	40e6b4 <sqrt@plt+0xcc94>
  40e67c:	ldur	x20, [x29, #-8]
  40e680:	ldur	w21, [x29, #-12]
  40e684:	add	x0, sp, #0x10
  40e688:	mov	x1, x19
  40e68c:	bl	41b3d4 <sqrt@plt+0x199b4>
  40e690:	adrp	x2, 421000 <_ZdlPvm@@Base+0x44dc>
  40e694:	add	x2, x2, #0xf02
  40e698:	adrp	x4, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40e69c:	add	x4, x4, #0xa10
  40e6a0:	add	x3, sp, #0x10
  40e6a4:	mov	x0, x20
  40e6a8:	mov	w1, w21
  40e6ac:	mov	x5, x4
  40e6b0:	bl	41b6c0 <sqrt@plt+0x19ca0>
  40e6b4:	ldp	x20, x19, [sp, #80]
  40e6b8:	ldp	x22, x21, [sp, #64]
  40e6bc:	ldp	x29, x30, [sp, #48]
  40e6c0:	add	sp, sp, #0x60
  40e6c4:	ret
  40e6c8:	ret
  40e6cc:	stp	x29, x30, [sp, #-32]!
  40e6d0:	str	x19, [sp, #16]
  40e6d4:	mov	x19, x0
  40e6d8:	ldr	x0, [x0, #24]
  40e6dc:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40e6e0:	add	x8, x8, #0x960
  40e6e4:	mov	x29, sp
  40e6e8:	str	x8, [x19]
  40e6ec:	cbz	x0, 40e6f4 <sqrt@plt+0xccd4>
  40e6f0:	bl	4018c0 <_ZdaPv@plt>
  40e6f4:	ldr	x0, [x19, #32]
  40e6f8:	cbz	x0, 40e700 <sqrt@plt+0xcce0>
  40e6fc:	bl	4018c0 <_ZdaPv@plt>
  40e700:	add	x0, x19, #0xc0
  40e704:	ldr	x19, [sp, #16]
  40e708:	ldp	x29, x30, [sp], #32
  40e70c:	b	41cdc4 <_ZdlPvm@@Base+0x2a0>
  40e710:	b	41cb18 <_ZdlPv@@Base>
  40e714:	stp	x29, x30, [sp, #-32]!
  40e718:	str	x19, [sp, #16]
  40e71c:	mov	x19, x0
  40e720:	ldr	x0, [x0, #24]
  40e724:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40e728:	add	x8, x8, #0x960
  40e72c:	mov	x29, sp
  40e730:	str	x8, [x19]
  40e734:	cbz	x0, 40e73c <sqrt@plt+0xcd1c>
  40e738:	bl	4018c0 <_ZdaPv@plt>
  40e73c:	ldr	x0, [x19, #32]
  40e740:	cbz	x0, 40e748 <sqrt@plt+0xcd28>
  40e744:	bl	4018c0 <_ZdaPv@plt>
  40e748:	add	x0, x19, #0xc0
  40e74c:	bl	41cdc4 <_ZdlPvm@@Base+0x2a0>
  40e750:	mov	x0, x19
  40e754:	ldr	x19, [sp, #16]
  40e758:	ldp	x29, x30, [sp], #32
  40e75c:	b	41cb18 <_ZdlPv@@Base>
  40e760:	stp	x29, x30, [sp, #-32]!
  40e764:	stp	x20, x19, [sp, #16]
  40e768:	mov	x29, sp
  40e76c:	mov	x19, x1
  40e770:	mov	x20, x0
  40e774:	bl	406010 <sqrt@plt+0x45f0>
  40e778:	adrp	x9, 421000 <_ZdlPvm@@Base+0x44dc>
  40e77c:	ldr	d0, [x9, #3928]
  40e780:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  40e784:	add	x8, x8, #0x10
  40e788:	movi	v1.2d, #0xffffffffffffffff
  40e78c:	str	x19, [x20, #16]
  40e790:	str	x8, [x20]
  40e794:	stp	d0, d1, [x20, #24]
  40e798:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40e79c:	ldr	w8, [x8, #2708]
  40e7a0:	mov	w10, #0xffffffff            	// #-1
  40e7a4:	stp	w10, w8, [x20, #40]
  40e7a8:	ldp	x20, x19, [sp, #16]
  40e7ac:	ldp	x29, x30, [sp], #32
  40e7b0:	ret
  40e7b4:	sub	sp, sp, #0x40
  40e7b8:	stp	x29, x30, [sp, #16]
  40e7bc:	stp	x22, x21, [sp, #32]
  40e7c0:	stp	x20, x19, [sp, #48]
  40e7c4:	add	x29, sp, #0x10
  40e7c8:	ldr	w8, [x0, #28]
  40e7cc:	cbz	w8, 40e7d8 <sqrt@plt+0xcdb8>
  40e7d0:	mov	w1, #0xffffffff            	// #-1
  40e7d4:	b	40e890 <sqrt@plt+0xce70>
  40e7d8:	ldr	w1, [x0, #40]
  40e7dc:	mov	x19, x0
  40e7e0:	cmn	w1, #0x1
  40e7e4:	b.eq	40e7f4 <sqrt@plt+0xcdd4>  // b.none
  40e7e8:	mov	w8, #0xffffffff            	// #-1
  40e7ec:	str	w8, [x19, #40]
  40e7f0:	b	40e890 <sqrt@plt+0xce70>
  40e7f4:	ldr	w1, [x19, #36]
  40e7f8:	cmn	w1, #0x1
  40e7fc:	b.eq	40e80c <sqrt@plt+0xcdec>  // b.none
  40e800:	mov	w8, #0xffffffff            	// #-1
  40e804:	str	w8, [x19, #36]
  40e808:	b	40e890 <sqrt@plt+0xce70>
  40e80c:	ldr	w1, [x19, #32]
  40e810:	cmn	w1, #0x1
  40e814:	b.eq	40e824 <sqrt@plt+0xce04>  // b.none
  40e818:	mov	w8, #0xffffffff            	// #-1
  40e81c:	str	w8, [x19, #32]
  40e820:	b	40e890 <sqrt@plt+0xce70>
  40e824:	ldr	x0, [x19, #16]
  40e828:	bl	401840 <getc@plt>
  40e82c:	mov	w1, w0
  40e830:	tbnz	w0, #31, 40e884 <sqrt@plt+0xce64>
  40e834:	adrp	x22, 438000 <_Znam@GLIBCXX_3.4>
  40e838:	adrp	x20, 421000 <_ZdlPvm@@Base+0x44dc>
  40e83c:	adrp	x21, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40e840:	add	x22, x22, #0x83c
  40e844:	add	x20, x20, #0xb88
  40e848:	add	x21, x21, #0xa10
  40e84c:	ldrb	w8, [x22, w1, uxtw]
  40e850:	cbz	w8, 40e8a8 <sqrt@plt+0xce88>
  40e854:	mov	x0, sp
  40e858:	bl	41b3fc <sqrt@plt+0x199dc>
  40e85c:	mov	x1, sp
  40e860:	mov	x0, x20
  40e864:	mov	x2, x21
  40e868:	mov	x3, x21
  40e86c:	bl	41b624 <sqrt@plt+0x19c04>
  40e870:	ldr	x0, [x19, #16]
  40e874:	bl	401840 <getc@plt>
  40e878:	mov	w1, w0
  40e87c:	str	wzr, [x19, #24]
  40e880:	tbz	w0, #31, 40e84c <sqrt@plt+0xce2c>
  40e884:	cmn	w1, #0x1
  40e888:	str	wzr, [x19, #24]
  40e88c:	b.eq	40e958 <sqrt@plt+0xcf38>  // b.none
  40e890:	ldp	x20, x19, [sp, #48]
  40e894:	ldp	x22, x21, [sp, #32]
  40e898:	ldp	x29, x30, [sp, #16]
  40e89c:	mov	w0, w1
  40e8a0:	add	sp, sp, #0x40
  40e8a4:	ret
  40e8a8:	cmp	w1, #0x2e
  40e8ac:	b.ne	40e9ac <sqrt@plt+0xcf8c>  // b.any
  40e8b0:	ldr	w8, [x19, #24]
  40e8b4:	cbz	w8, 40e9ac <sqrt@plt+0xcf8c>
  40e8b8:	ldr	x0, [x19, #16]
  40e8bc:	bl	401840 <getc@plt>
  40e8c0:	cmn	w0, #0x1
  40e8c4:	b.eq	40e9d8 <sqrt@plt+0xcfb8>  // b.none
  40e8c8:	cmp	w0, #0x50
  40e8cc:	b.ne	40e9e0 <sqrt@plt+0xcfc0>  // b.any
  40e8d0:	ldr	x0, [x19, #16]
  40e8d4:	bl	401840 <getc@plt>
  40e8d8:	sub	w8, w0, #0x45
  40e8dc:	mov	w20, w0
  40e8e0:	cmp	w8, #0x1
  40e8e4:	b.hi	40e9f0 <sqrt@plt+0xcfd0>  // b.pmore
  40e8e8:	ldr	x0, [x19, #16]
  40e8ec:	bl	401840 <getc@plt>
  40e8f0:	mov	w21, w0
  40e8f4:	cmn	w0, #0x1
  40e8f8:	b.eq	40e908 <sqrt@plt+0xcee8>  // b.none
  40e8fc:	ldr	x1, [x19, #16]
  40e900:	mov	w0, w21
  40e904:	bl	4016c0 <ungetc@plt>
  40e908:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40e90c:	ldr	w8, [x8, #3704]
  40e910:	cbnz	w8, 40e938 <sqrt@plt+0xcf18>
  40e914:	add	w8, w21, #0x1
  40e918:	cmp	w8, #0x21
  40e91c:	b.hi	40ea98 <sqrt@plt+0xd078>  // b.pmore
  40e920:	mov	w9, #0x1                   	// #1
  40e924:	lsl	x8, x9, x8
  40e928:	mov	x9, #0x801                 	// #2049
  40e92c:	movk	x9, #0x2, lsl #32
  40e930:	tst	x8, x9
  40e934:	b.eq	40ea98 <sqrt@plt+0xd078>  // b.none
  40e938:	cmp	w20, #0x46
  40e93c:	mov	w8, #0x1                   	// #1
  40e940:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  40e944:	cset	w10, eq  // eq = none
  40e948:	str	w8, [x19, #28]
  40e94c:	str	w10, [x9, #3696]
  40e950:	mov	w1, #0xffffffff            	// #-1
  40e954:	b	40e890 <sqrt@plt+0xce70>
  40e958:	adrp	x20, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40e95c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x54dc>
  40e960:	add	x20, x20, #0xa10
  40e964:	mov	w8, #0x1                   	// #1
  40e968:	add	x0, x0, #0xcb
  40e96c:	mov	x1, x20
  40e970:	mov	x2, x20
  40e974:	mov	x3, x20
  40e978:	str	w8, [x19, #28]
  40e97c:	bl	41b624 <sqrt@plt+0x19c04>
  40e980:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40e984:	ldr	w9, [x19, #44]
  40e988:	ldr	x0, [x8, #2592]
  40e98c:	adrp	x2, 422000 <_ZdlPvm@@Base+0x54dc>
  40e990:	add	x2, x2, #0xe9
  40e994:	sub	w1, w9, #0x1
  40e998:	mov	x3, x20
  40e99c:	mov	x4, x20
  40e9a0:	mov	x5, x20
  40e9a4:	bl	41b6c0 <sqrt@plt+0x19ca0>
  40e9a8:	b	40e7d0 <sqrt@plt+0xcdb0>
  40e9ac:	cmp	w1, #0xa
  40e9b0:	b.ne	40e9d0 <sqrt@plt+0xcfb0>  // b.any
  40e9b4:	mov	w8, #0x1                   	// #1
  40e9b8:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40e9bc:	str	w8, [x19, #24]
  40e9c0:	ldr	w8, [x9, #2708]
  40e9c4:	add	w8, w8, #0x1
  40e9c8:	str	w8, [x9, #2708]
  40e9cc:	b	40e890 <sqrt@plt+0xce70>
  40e9d0:	str	wzr, [x19, #24]
  40e9d4:	b	40e890 <sqrt@plt+0xce70>
  40e9d8:	mov	w1, #0x2e                  	// #46
  40e9dc:	b	40e890 <sqrt@plt+0xce70>
  40e9e0:	ldr	x1, [x19, #16]
  40e9e4:	bl	4016c0 <ungetc@plt>
  40e9e8:	mov	w1, #0x2e                  	// #46
  40e9ec:	b	40e890 <sqrt@plt+0xce70>
  40e9f0:	cmn	w20, #0x1
  40e9f4:	b.eq	40ea88 <sqrt@plt+0xd068>  // b.none
  40e9f8:	cmp	w20, #0x53
  40e9fc:	b.ne	40ea7c <sqrt@plt+0xd05c>  // b.any
  40ea00:	ldr	x0, [x19, #16]
  40ea04:	bl	401840 <getc@plt>
  40ea08:	mov	w20, w0
  40ea0c:	cmn	w0, #0x1
  40ea10:	b.eq	40ea20 <sqrt@plt+0xd000>  // b.none
  40ea14:	ldr	x1, [x19, #16]
  40ea18:	mov	w0, w20
  40ea1c:	bl	4016c0 <ungetc@plt>
  40ea20:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40ea24:	ldr	w8, [x8, #3704]
  40ea28:	cbnz	w8, 40ea50 <sqrt@plt+0xd030>
  40ea2c:	add	w8, w20, #0x1
  40ea30:	cmp	w8, #0x21
  40ea34:	b.hi	40eaa8 <sqrt@plt+0xd088>  // b.pmore
  40ea38:	mov	w9, #0x1                   	// #1
  40ea3c:	lsl	x8, x9, x8
  40ea40:	mov	x9, #0x801                 	// #2049
  40ea44:	movk	x9, #0x2, lsl #32
  40ea48:	tst	x8, x9
  40ea4c:	b.eq	40eaa8 <sqrt@plt+0xd088>  // b.none
  40ea50:	adrp	x1, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40ea54:	adrp	x0, 422000 <_ZdlPvm@@Base+0x54dc>
  40ea58:	add	x1, x1, #0xa10
  40ea5c:	add	x0, x0, #0xc0
  40ea60:	mov	x2, x1
  40ea64:	mov	x3, x1
  40ea68:	bl	41b624 <sqrt@plt+0x19c04>
  40ea6c:	mov	w8, #0x1                   	// #1
  40ea70:	str	w8, [x19, #28]
  40ea74:	mov	w1, #0xffffffff            	// #-1
  40ea78:	b	40e890 <sqrt@plt+0xce70>
  40ea7c:	ldr	x1, [x19, #16]
  40ea80:	mov	w0, w20
  40ea84:	bl	4016c0 <ungetc@plt>
  40ea88:	mov	w8, #0x50                  	// #80
  40ea8c:	str	w8, [x19, #32]
  40ea90:	mov	w1, #0x2e                  	// #46
  40ea94:	b	40e890 <sqrt@plt+0xce70>
  40ea98:	mov	w8, #0x50                  	// #80
  40ea9c:	stp	w20, w8, [x19, #32]
  40eaa0:	mov	w1, #0x2e                  	// #46
  40eaa4:	b	40e890 <sqrt@plt+0xce70>
  40eaa8:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40eaac:	ldr	d0, [x8, #3936]
  40eab0:	mov	w1, #0x2e                  	// #46
  40eab4:	str	d0, [x19, #32]
  40eab8:	b	40e890 <sqrt@plt+0xce70>
  40eabc:	sub	sp, sp, #0x50
  40eac0:	stp	x29, x30, [sp, #16]
  40eac4:	str	x23, [sp, #32]
  40eac8:	stp	x22, x21, [sp, #48]
  40eacc:	stp	x20, x19, [sp, #64]
  40ead0:	add	x29, sp, #0x10
  40ead4:	ldr	w8, [x0, #28]
  40ead8:	cbz	w8, 40eae4 <sqrt@plt+0xd0c4>
  40eadc:	mov	w20, #0xffffffff            	// #-1
  40eae0:	b	40ec5c <sqrt@plt+0xd23c>
  40eae4:	ldr	w20, [x0, #40]
  40eae8:	mov	x19, x0
  40eaec:	cmn	w20, #0x1
  40eaf0:	b.ne	40ec5c <sqrt@plt+0xd23c>  // b.any
  40eaf4:	ldr	w20, [x19, #36]
  40eaf8:	cmn	w20, #0x1
  40eafc:	b.ne	40ec5c <sqrt@plt+0xd23c>  // b.any
  40eb00:	ldr	w20, [x19, #32]
  40eb04:	cmn	w20, #0x1
  40eb08:	b.ne	40ec5c <sqrt@plt+0xd23c>  // b.any
  40eb0c:	ldr	x0, [x19, #16]
  40eb10:	bl	401840 <getc@plt>
  40eb14:	mov	w20, w0
  40eb18:	tbnz	w0, #31, 40eb70 <sqrt@plt+0xd150>
  40eb1c:	adrp	x23, 438000 <_Znam@GLIBCXX_3.4>
  40eb20:	adrp	x21, 421000 <_ZdlPvm@@Base+0x44dc>
  40eb24:	adrp	x22, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40eb28:	add	x23, x23, #0x83c
  40eb2c:	add	x21, x21, #0xb88
  40eb30:	add	x22, x22, #0xa10
  40eb34:	ldrb	w8, [x23, w20, uxtw]
  40eb38:	cbz	w8, 40eb88 <sqrt@plt+0xd168>
  40eb3c:	mov	x0, sp
  40eb40:	mov	w1, w20
  40eb44:	bl	41b3fc <sqrt@plt+0x199dc>
  40eb48:	mov	x1, sp
  40eb4c:	mov	x0, x21
  40eb50:	mov	x2, x22
  40eb54:	mov	x3, x22
  40eb58:	bl	41b624 <sqrt@plt+0x19c04>
  40eb5c:	ldr	x0, [x19, #16]
  40eb60:	bl	401840 <getc@plt>
  40eb64:	mov	w20, w0
  40eb68:	str	wzr, [x19, #24]
  40eb6c:	tbz	w0, #31, 40eb34 <sqrt@plt+0xd114>
  40eb70:	cmn	w20, #0x1
  40eb74:	b.eq	40ec5c <sqrt@plt+0xd23c>  // b.none
  40eb78:	ldr	x1, [x19, #16]
  40eb7c:	mov	w0, w20
  40eb80:	bl	4016c0 <ungetc@plt>
  40eb84:	b	40ec5c <sqrt@plt+0xd23c>
  40eb88:	ldr	x1, [x19, #16]
  40eb8c:	cmp	w20, #0x2e
  40eb90:	b.ne	40ec3c <sqrt@plt+0xd21c>  // b.any
  40eb94:	ldr	w8, [x19, #24]
  40eb98:	cbz	w8, 40ec3c <sqrt@plt+0xd21c>
  40eb9c:	mov	x0, x1
  40eba0:	bl	401840 <getc@plt>
  40eba4:	cmn	w0, #0x1
  40eba8:	b.eq	40ec54 <sqrt@plt+0xd234>  // b.none
  40ebac:	cmp	w0, #0x50
  40ebb0:	b.ne	40ec4c <sqrt@plt+0xd22c>  // b.any
  40ebb4:	ldr	x0, [x19, #16]
  40ebb8:	bl	401840 <getc@plt>
  40ebbc:	sub	w8, w0, #0x45
  40ebc0:	mov	w20, w0
  40ebc4:	cmp	w8, #0x1
  40ebc8:	b.hi	40ec78 <sqrt@plt+0xd258>  // b.pmore
  40ebcc:	ldr	x0, [x19, #16]
  40ebd0:	bl	401840 <getc@plt>
  40ebd4:	mov	w21, w0
  40ebd8:	cmn	w0, #0x1
  40ebdc:	b.eq	40ebec <sqrt@plt+0xd1cc>  // b.none
  40ebe0:	ldr	x1, [x19, #16]
  40ebe4:	mov	w0, w21
  40ebe8:	bl	4016c0 <ungetc@plt>
  40ebec:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40ebf0:	ldr	w8, [x8, #3704]
  40ebf4:	cbnz	w8, 40ec1c <sqrt@plt+0xd1fc>
  40ebf8:	add	w8, w21, #0x1
  40ebfc:	cmp	w8, #0x21
  40ec00:	b.hi	40ed24 <sqrt@plt+0xd304>  // b.pmore
  40ec04:	mov	w9, #0x1                   	// #1
  40ec08:	lsl	x8, x9, x8
  40ec0c:	mov	x9, #0x801                 	// #2049
  40ec10:	movk	x9, #0x2, lsl #32
  40ec14:	tst	x8, x9
  40ec18:	b.eq	40ed24 <sqrt@plt+0xd304>  // b.none
  40ec1c:	cmp	w20, #0x46
  40ec20:	mov	w8, #0x1                   	// #1
  40ec24:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  40ec28:	cset	w10, eq  // eq = none
  40ec2c:	str	w8, [x19, #28]
  40ec30:	str	w10, [x9, #3696]
  40ec34:	mov	w20, #0xffffffff            	// #-1
  40ec38:	b	40ec5c <sqrt@plt+0xd23c>
  40ec3c:	mov	w0, w20
  40ec40:	bl	4016c0 <ungetc@plt>
  40ec44:	cmp	w20, #0xa
  40ec48:	b	40ec5c <sqrt@plt+0xd23c>
  40ec4c:	ldr	x1, [x19, #16]
  40ec50:	bl	4016c0 <ungetc@plt>
  40ec54:	mov	w20, #0x2e                  	// #46
  40ec58:	str	w20, [x19, #32]
  40ec5c:	mov	w0, w20
  40ec60:	ldp	x20, x19, [sp, #64]
  40ec64:	ldp	x22, x21, [sp, #48]
  40ec68:	ldr	x23, [sp, #32]
  40ec6c:	ldp	x29, x30, [sp, #16]
  40ec70:	add	sp, sp, #0x50
  40ec74:	ret
  40ec78:	cmn	w20, #0x1
  40ec7c:	b.eq	40ed10 <sqrt@plt+0xd2f0>  // b.none
  40ec80:	cmp	w20, #0x53
  40ec84:	b.ne	40ed04 <sqrt@plt+0xd2e4>  // b.any
  40ec88:	ldr	x0, [x19, #16]
  40ec8c:	bl	401840 <getc@plt>
  40ec90:	mov	w20, w0
  40ec94:	cmn	w0, #0x1
  40ec98:	b.eq	40eca8 <sqrt@plt+0xd288>  // b.none
  40ec9c:	ldr	x1, [x19, #16]
  40eca0:	mov	w0, w20
  40eca4:	bl	4016c0 <ungetc@plt>
  40eca8:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40ecac:	ldr	w8, [x8, #3704]
  40ecb0:	cbnz	w8, 40ecd8 <sqrt@plt+0xd2b8>
  40ecb4:	add	w8, w20, #0x1
  40ecb8:	cmp	w8, #0x21
  40ecbc:	b.hi	40ed3c <sqrt@plt+0xd31c>  // b.pmore
  40ecc0:	mov	w9, #0x1                   	// #1
  40ecc4:	lsl	x8, x9, x8
  40ecc8:	mov	x9, #0x801                 	// #2049
  40eccc:	movk	x9, #0x2, lsl #32
  40ecd0:	tst	x8, x9
  40ecd4:	b.eq	40ed3c <sqrt@plt+0xd31c>  // b.none
  40ecd8:	adrp	x1, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40ecdc:	adrp	x0, 422000 <_ZdlPvm@@Base+0x54dc>
  40ece0:	add	x1, x1, #0xa10
  40ece4:	add	x0, x0, #0xc0
  40ece8:	mov	x2, x1
  40ecec:	mov	x3, x1
  40ecf0:	bl	41b624 <sqrt@plt+0x19c04>
  40ecf4:	mov	w8, #0x1                   	// #1
  40ecf8:	str	w8, [x19, #28]
  40ecfc:	mov	w20, #0xffffffff            	// #-1
  40ed00:	b	40ec5c <sqrt@plt+0xd23c>
  40ed04:	ldr	x1, [x19, #16]
  40ed08:	mov	w0, w20
  40ed0c:	bl	4016c0 <ungetc@plt>
  40ed10:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40ed14:	ldr	d0, [x8, #3944]
  40ed18:	mov	w20, #0x2e                  	// #46
  40ed1c:	str	d0, [x19, #32]
  40ed20:	b	40ec5c <sqrt@plt+0xd23c>
  40ed24:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40ed28:	ldr	d0, [x8, #3944]
  40ed2c:	str	w20, [x19, #32]
  40ed30:	mov	w20, #0x2e                  	// #46
  40ed34:	stur	d0, [x19, #36]
  40ed38:	b	40ec5c <sqrt@plt+0xd23c>
  40ed3c:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  40ed40:	ldr	d0, [x8, #3936]
  40ed44:	mov	w20, #0x2e                  	// #46
  40ed48:	str	w20, [x19, #40]
  40ed4c:	str	d0, [x19, #32]
  40ed50:	b	40ec5c <sqrt@plt+0xd23c>
  40ed54:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40ed58:	ldr	x8, [x8, #2592]
  40ed5c:	mov	w0, #0x1                   	// #1
  40ed60:	str	x8, [x1]
  40ed64:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40ed68:	ldr	w8, [x8, #2708]
  40ed6c:	str	w8, [x2]
  40ed70:	ret
  40ed74:	sub	sp, sp, #0x60
  40ed78:	stp	x29, x30, [sp, #32]
  40ed7c:	str	x23, [sp, #48]
  40ed80:	stp	x22, x21, [sp, #64]
  40ed84:	stp	x20, x19, [sp, #80]
  40ed88:	add	x29, sp, #0x20
  40ed8c:	mov	x19, x0
  40ed90:	adrp	x0, 422000 <_ZdlPvm@@Base+0x54dc>
  40ed94:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40ed98:	add	x0, x0, #0xf6
  40ed9c:	str	wzr, [x8, #3696]
  40eda0:	bl	41d904 <_ZdlPvm@@Base+0xde0>
  40eda4:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40eda8:	str	x0, [x8, #3688]
  40edac:	mov	x0, x19
  40edb0:	bl	401840 <getc@plt>
  40edb4:	cmp	w0, #0x20
  40edb8:	b.eq	40edac <sqrt@plt+0xd38c>  // b.none
  40edbc:	mov	w20, w0
  40edc0:	cmp	w0, #0x3c
  40edc4:	b.ne	40eec0 <sqrt@plt+0xd4a0>  // b.any
  40edc8:	add	x0, sp, #0x10
  40edcc:	bl	41cc24 <_ZdlPvm@@Base+0x100>
  40edd0:	mov	x0, x19
  40edd4:	bl	401840 <getc@plt>
  40edd8:	cmp	w0, #0x20
  40eddc:	b.eq	40edd0 <sqrt@plt+0xd3b0>  // b.none
  40ede0:	b	40ee00 <sqrt@plt+0xd3e0>
  40ede4:	ldr	w8, [sp, #24]
  40ede8:	ldr	x9, [sp, #16]
  40edec:	add	w10, w8, #0x1
  40edf0:	mov	x0, x19
  40edf4:	str	w10, [sp, #24]
  40edf8:	strb	w20, [x9, w8, sxtw]
  40edfc:	bl	401840 <getc@plt>
  40ee00:	mov	w20, w0
  40ee04:	cmn	w0, #0x1
  40ee08:	b.eq	40ee50 <sqrt@plt+0xd430>  // b.none
  40ee0c:	cmp	w20, #0xa
  40ee10:	b.eq	40ee50 <sqrt@plt+0xd430>  // b.none
  40ee14:	cmp	w20, #0x20
  40ee18:	b.eq	40ee34 <sqrt@plt+0xd414>  // b.none
  40ee1c:	ldp	w8, w9, [sp, #24]
  40ee20:	cmp	w8, w9
  40ee24:	b.lt	40ede8 <sqrt@plt+0xd3c8>  // b.tstop
  40ee28:	add	x0, sp, #0x10
  40ee2c:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40ee30:	b	40ede4 <sqrt@plt+0xd3c4>
  40ee34:	mov	x0, x19
  40ee38:	bl	401840 <getc@plt>
  40ee3c:	mov	w20, w0
  40ee40:	cmp	w0, #0xa
  40ee44:	b.eq	40ee50 <sqrt@plt+0xd430>  // b.none
  40ee48:	cmn	w20, #0x1
  40ee4c:	b.ne	40ee34 <sqrt@plt+0xd414>  // b.any
  40ee50:	cmp	w20, #0xa
  40ee54:	b.ne	40ee68 <sqrt@plt+0xd448>  // b.any
  40ee58:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40ee5c:	ldr	w9, [x8, #2708]
  40ee60:	add	w9, w9, #0x1
  40ee64:	str	w9, [x8, #2708]
  40ee68:	ldr	w8, [sp, #24]
  40ee6c:	cbz	w8, 40efb8 <sqrt@plt+0xd598>
  40ee70:	ldr	w9, [sp, #28]
  40ee74:	cmp	w8, w9
  40ee78:	b.lt	40ee88 <sqrt@plt+0xd468>  // b.tstop
  40ee7c:	add	x0, sp, #0x10
  40ee80:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40ee84:	ldr	w8, [sp, #24]
  40ee88:	ldr	x9, [sp, #16]
  40ee8c:	add	w10, w8, #0x1
  40ee90:	adrp	x21, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40ee94:	adrp	x22, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40ee98:	str	w10, [sp, #24]
  40ee9c:	strb	wzr, [x9, w8, sxtw]
  40eea0:	ldr	x20, [x21, #2592]
  40eea4:	ldr	w19, [x22, #2708]
  40eea8:	ldr	x0, [sp, #16]
  40eeac:	bl	41d904 <_ZdlPvm@@Base+0xde0>
  40eeb0:	bl	40f13c <sqrt@plt+0xd71c>
  40eeb4:	str	x20, [x21, #2592]
  40eeb8:	str	w19, [x22, #2708]
  40eebc:	b	40efe4 <sqrt@plt+0xd5c4>
  40eec0:	adrp	x22, 438000 <_Znam@GLIBCXX_3.4>
  40eec4:	ldr	x0, [x22, #3680]
  40eec8:	adrp	x21, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40eecc:	adrp	x23, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40eed0:	ldr	x1, [x21, #2592]
  40eed4:	ldr	x8, [x0]
  40eed8:	ldr	w2, [x23, #2708]
  40eedc:	ldr	x8, [x8, #104]
  40eee0:	blr	x8
  40eee4:	add	x0, sp, #0x10
  40eee8:	bl	41cc24 <_ZdlPvm@@Base+0x100>
  40eeec:	b	40ef0c <sqrt@plt+0xd4ec>
  40eef0:	ldr	x9, [sp, #16]
  40eef4:	add	w10, w8, #0x1
  40eef8:	mov	x0, x19
  40eefc:	str	w10, [sp, #24]
  40ef00:	strb	w20, [x9, w8, sxtw]
  40ef04:	bl	401840 <getc@plt>
  40ef08:	mov	w20, w0
  40ef0c:	cmn	w20, #0x1
  40ef10:	b.eq	40f0e4 <sqrt@plt+0xd6c4>  // b.none
  40ef14:	cmp	w20, #0xa
  40ef18:	b.eq	40ef38 <sqrt@plt+0xd518>  // b.none
  40ef1c:	ldp	w8, w9, [sp, #24]
  40ef20:	cmp	w8, w9
  40ef24:	b.lt	40eef0 <sqrt@plt+0xd4d0>  // b.tstop
  40ef28:	add	x0, sp, #0x10
  40ef2c:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40ef30:	ldr	w8, [sp, #24]
  40ef34:	b	40eef0 <sqrt@plt+0xd4d0>
  40ef38:	ldr	w9, [x23, #2708]
  40ef3c:	ldp	w8, w10, [sp, #24]
  40ef40:	add	w9, w9, #0x1
  40ef44:	cmp	w8, w10
  40ef48:	str	w9, [x23, #2708]
  40ef4c:	b.lt	40ef5c <sqrt@plt+0xd53c>  // b.tstop
  40ef50:	add	x0, sp, #0x10
  40ef54:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40ef58:	ldr	w8, [sp, #24]
  40ef5c:	ldr	x9, [sp, #16]
  40ef60:	add	w10, w8, #0x1
  40ef64:	str	w10, [sp, #24]
  40ef68:	strb	wzr, [x9, w8, sxtw]
  40ef6c:	ldr	w8, [sp, #24]
  40ef70:	cmp	w8, #0x0
  40ef74:	b.gt	40ef88 <sqrt@plt+0xd568>
  40ef78:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40ef7c:	add	x1, x1, #0xf38
  40ef80:	mov	w0, #0x62                  	// #98
  40ef84:	bl	41afa0 <sqrt@plt+0x19580>
  40ef88:	ldr	x0, [sp, #16]
  40ef8c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x54dc>
  40ef90:	add	x1, x1, #0x117
  40ef94:	add	x2, x29, #0x18
  40ef98:	add	x3, sp, #0x8
  40ef9c:	bl	401880 <__isoc99_sscanf@plt>
  40efa0:	cmp	w0, #0x1
  40efa4:	b.eq	40f008 <sqrt@plt+0xd5e8>  // b.none
  40efa8:	cmp	w0, #0x2
  40efac:	b.ne	40f004 <sqrt@plt+0xd5e4>  // b.any
  40efb0:	ldr	d1, [sp, #8]
  40efb4:	b	40f010 <sqrt@plt+0xd5f0>
  40efb8:	adrp	x1, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40efbc:	adrp	x0, 422000 <_ZdlPvm@@Base+0x54dc>
  40efc0:	add	x1, x1, #0xa10
  40efc4:	add	x0, x0, #0xfc
  40efc8:	mov	x2, x1
  40efcc:	mov	x3, x1
  40efd0:	bl	41b624 <sqrt@plt+0x19c04>
  40efd4:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40efd8:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40efdc:	ldr	x20, [x8, #2592]
  40efe0:	ldr	w19, [x9, #2708]
  40efe4:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40efe8:	ldr	x0, [x8, #3680]
  40efec:	ldr	x8, [x0]
  40eff0:	ldr	x8, [x8, #104]
  40eff4:	mov	x1, x20
  40eff8:	mov	w2, w19
  40effc:	blr	x8
  40f000:	b	40f0e4 <sqrt@plt+0xd6c4>
  40f004:	str	xzr, [x29, #24]
  40f008:	fmov	d1, xzr
  40f00c:	str	xzr, [sp, #8]
  40f010:	ldr	x0, [x22, #3680]
  40f014:	ldr	d0, [x29, #24]
  40f018:	bl	40f9ac <sqrt@plt+0xdf8c>
  40f01c:	ldr	x0, [x22, #3680]
  40f020:	ldr	x1, [sp, #16]
  40f024:	bl	40f9b4 <sqrt@plt+0xdf94>
  40f028:	mov	w0, #0x30                  	// #48
  40f02c:	bl	41ca74 <_Znwm@@Base>
  40f030:	mov	x20, x0
  40f034:	bl	406010 <sqrt@plt+0x45f0>
  40f038:	adrp	x9, 421000 <_ZdlPvm@@Base+0x44dc>
  40f03c:	ldr	d0, [x9, #3928]
  40f040:	ldr	w9, [x23, #2708]
  40f044:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  40f048:	add	x8, x8, #0x10
  40f04c:	mov	w10, #0xffffffff            	// #-1
  40f050:	movi	v1.2d, #0xffffffffffffffff
  40f054:	str	x19, [x20, #16]
  40f058:	str	x8, [x20]
  40f05c:	stp	d0, d1, [x20, #24]
  40f060:	stp	w10, w9, [x20, #40]
  40f064:	mov	x0, x20
  40f068:	bl	406b84 <sqrt@plt+0x5164>
  40f06c:	bl	4021d4 <sqrt@plt+0x7b4>
  40f070:	cbz	w0, 40f09c <sqrt@plt+0xd67c>
  40f074:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1690>
  40f078:	mov	w9, #0x1                   	// #1
  40f07c:	strb	w9, [x8, #3708]
  40f080:	adrp	x1, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40f084:	adrp	x0, 422000 <_ZdlPvm@@Base+0x54dc>
  40f088:	add	x1, x1, #0xa10
  40f08c:	add	x0, x0, #0x11f
  40f090:	mov	x2, x1
  40f094:	mov	x3, x1
  40f098:	bl	4063f0 <sqrt@plt+0x49d0>
  40f09c:	bl	4059c8 <sqrt@plt+0x3fa8>
  40f0a0:	bl	406be0 <sqrt@plt+0x51c0>
  40f0a4:	mov	x0, x19
  40f0a8:	bl	401840 <getc@plt>
  40f0ac:	cmn	w0, #0x1
  40f0b0:	b.eq	40f0cc <sqrt@plt+0xd6ac>  // b.none
  40f0b4:	cmp	w0, #0xa
  40f0b8:	b.ne	40f0a4 <sqrt@plt+0xd684>  // b.any
  40f0bc:	ldr	w8, [x23, #2708]
  40f0c0:	add	w2, w8, #0x1
  40f0c4:	str	w2, [x23, #2708]
  40f0c8:	b	40f0d0 <sqrt@plt+0xd6b0>
  40f0cc:	ldr	w2, [x23, #2708]
  40f0d0:	ldr	x0, [x22, #3680]
  40f0d4:	ldr	x1, [x21, #2592]
  40f0d8:	ldr	x8, [x0]
  40f0dc:	ldr	x8, [x8, #104]
  40f0e0:	blr	x8
  40f0e4:	add	x0, sp, #0x10
  40f0e8:	bl	41cdc4 <_ZdlPvm@@Base+0x2a0>
  40f0ec:	ldp	x20, x19, [sp, #80]
  40f0f0:	ldp	x22, x21, [sp, #64]
  40f0f4:	ldr	x23, [sp, #48]
  40f0f8:	ldp	x29, x30, [sp, #32]
  40f0fc:	add	sp, sp, #0x60
  40f100:	ret
  40f104:	b	40f128 <sqrt@plt+0xd708>
  40f108:	mov	x19, x0
  40f10c:	mov	x0, x20
  40f110:	bl	41cb18 <_ZdlPv@@Base>
  40f114:	b	40f12c <sqrt@plt+0xd70c>
  40f118:	b	40f128 <sqrt@plt+0xd708>
  40f11c:	b	40f128 <sqrt@plt+0xd708>
  40f120:	b	40f128 <sqrt@plt+0xd708>
  40f124:	b	40f128 <sqrt@plt+0xd708>
  40f128:	mov	x19, x0
  40f12c:	add	x0, sp, #0x10
  40f130:	bl	41cdc4 <_ZdlPvm@@Base+0x2a0>
  40f134:	mov	x0, x19
  40f138:	bl	4019a0 <_Unwind_Resume@plt>
  40f13c:	sub	sp, sp, #0x80
  40f140:	stp	x29, x30, [sp, #32]
  40f144:	stp	x28, x27, [sp, #48]
  40f148:	stp	x26, x25, [sp, #64]
  40f14c:	stp	x24, x23, [sp, #80]
  40f150:	stp	x22, x21, [sp, #96]
  40f154:	stp	x20, x19, [sp, #112]
  40f158:	add	x29, sp, #0x20
  40f15c:	adrp	x1, 424000 <_ZdlPvm@@Base+0x74dc>
  40f160:	add	x1, x1, #0x43f
  40f164:	mov	x20, x0
  40f168:	bl	401910 <strcmp@plt>
  40f16c:	adrp	x22, 438000 <_Znam@GLIBCXX_3.4>
  40f170:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40f174:	cbz	w0, 40f1f4 <sqrt@plt+0xd7d4>
  40f178:	bl	4018d0 <__errno_location@plt>
  40f17c:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  40f180:	mov	x21, x0
  40f184:	str	wzr, [x0]
  40f188:	add	x1, x1, #0xe22
  40f18c:	mov	x0, x20
  40f190:	bl	401900 <fopen@plt>
  40f194:	mov	x19, x0
  40f198:	cbnz	x0, 40f1f8 <sqrt@plt+0xd7d8>
  40f19c:	ldr	x0, [x22, #3680]
  40f1a0:	cbz	x0, 40f1b0 <sqrt@plt+0xd790>
  40f1a4:	ldr	x8, [x0]
  40f1a8:	ldr	x8, [x8, #8]
  40f1ac:	blr	x8
  40f1b0:	add	x0, sp, #0x10
  40f1b4:	mov	x1, x20
  40f1b8:	bl	41b3d4 <sqrt@plt+0x199b4>
  40f1bc:	ldr	w0, [x21]
  40f1c0:	bl	4017c0 <strerror@plt>
  40f1c4:	mov	x1, x0
  40f1c8:	mov	x0, sp
  40f1cc:	bl	41b3d4 <sqrt@plt+0x199b4>
  40f1d0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40f1d4:	adrp	x3, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40f1d8:	add	x0, x0, #0xeee
  40f1dc:	add	x3, x3, #0xa10
  40f1e0:	add	x1, sp, #0x10
  40f1e4:	mov	x2, sp
  40f1e8:	bl	41b68c <sqrt@plt+0x19c6c>
  40f1ec:	mov	x19, xzr
  40f1f0:	b	40f1f8 <sqrt@plt+0xd7d8>
  40f1f4:	ldr	x19, [x8, #2400]
  40f1f8:	add	x0, sp, #0x10
  40f1fc:	mov	x1, x20
  40f200:	bl	41cca8 <_ZdlPvm@@Base+0x184>
  40f204:	ldp	w8, w9, [sp, #24]
  40f208:	cmp	w8, w9
  40f20c:	b.lt	40f21c <sqrt@plt+0xd7fc>  // b.tstop
  40f210:	add	x0, sp, #0x10
  40f214:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40f218:	ldr	w8, [sp, #24]
  40f21c:	ldr	x9, [sp, #16]
  40f220:	add	w10, w8, #0x1
  40f224:	str	w10, [sp, #24]
  40f228:	strb	wzr, [x9, w8, sxtw]
  40f22c:	add	x0, sp, #0x10
  40f230:	bl	41ca70 <sqrt@plt+0x1b050>
  40f234:	ldr	x1, [sp, #16]
  40f238:	ldr	x0, [x22, #3680]
  40f23c:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40f240:	str	x1, [x8, #2592]
  40f244:	ldr	x8, [x0]
  40f248:	ldr	x8, [x8, #104]
  40f24c:	mov	w2, #0x1                   	// #1
  40f250:	mov	w26, #0x1                   	// #1
  40f254:	blr	x8
  40f258:	adrp	x23, 438000 <_Znam@GLIBCXX_3.4>
  40f25c:	adrp	x20, 421000 <_ZdlPvm@@Base+0x44dc>
  40f260:	adrp	x21, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40f264:	adrp	x24, 421000 <_ZdlPvm@@Base+0x44dc>
  40f268:	mov	w22, wzr
  40f26c:	adrp	x27, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40f270:	add	x23, x23, #0x83c
  40f274:	add	x20, x20, #0xb88
  40f278:	add	x21, x21, #0xa10
  40f27c:	add	x24, x24, #0xf76
  40f280:	adrp	x28, 438000 <_Znam@GLIBCXX_3.4>
  40f284:	adrp	x25, 438000 <_Znam@GLIBCXX_3.4>
  40f288:	str	w26, [x27, #2708]
  40f28c:	b	40f2a0 <sqrt@plt+0xd880>
  40f290:	adrp	x1, 422000 <_ZdlPvm@@Base+0x54dc>
  40f294:	mov	w0, #0x1ae                 	// #430
  40f298:	add	x1, x1, #0x143
  40f29c:	bl	41afa0 <sqrt@plt+0x19580>
  40f2a0:	mov	x0, x19
  40f2a4:	bl	401840 <getc@plt>
  40f2a8:	mov	w26, w0
  40f2ac:	tbnz	w0, #31, 40f2dc <sqrt@plt+0xd8bc>
  40f2b0:	ldrb	w8, [x23, w26, uxtw]
  40f2b4:	cbz	w8, 40f2e4 <sqrt@plt+0xd8c4>
  40f2b8:	mov	x0, sp
  40f2bc:	mov	w1, w26
  40f2c0:	bl	41b3fc <sqrt@plt+0x199dc>
  40f2c4:	mov	x1, sp
  40f2c8:	mov	x0, x20
  40f2cc:	mov	x2, x21
  40f2d0:	mov	x3, x21
  40f2d4:	bl	41b624 <sqrt@plt+0x19c04>
  40f2d8:	b	40f2a0 <sqrt@plt+0xd880>
  40f2dc:	cmn	w26, #0x1
  40f2e0:	b.eq	40f500 <sqrt@plt+0xdae0>  // b.none
  40f2e4:	cmp	w22, #0x6
  40f2e8:	b.hi	40f290 <sqrt@plt+0xd870>  // b.pmore
  40f2ec:	mov	w8, w22
  40f2f0:	adr	x9, 40f300 <sqrt@plt+0xd8e0>
  40f2f4:	ldrb	w10, [x24, x8]
  40f2f8:	add	x9, x9, x10, lsl #2
  40f2fc:	br	x9
  40f300:	cmp	w26, #0x2e
  40f304:	mov	w22, #0x2                   	// #2
  40f308:	b.eq	40f2a0 <sqrt@plt+0xd880>  // b.none
  40f30c:	b	40f3ac <sqrt@plt+0xd98c>
  40f310:	cmp	w26, #0x50
  40f314:	mov	w22, #0x3                   	// #3
  40f318:	b.eq	40f2a0 <sqrt@plt+0xd880>  // b.none
  40f31c:	cmp	w26, #0x6c
  40f320:	b.ne	40f334 <sqrt@plt+0xd914>  // b.any
  40f324:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1690>
  40f328:	ldrb	w8, [x8, #3712]
  40f32c:	mov	w22, #0x5                   	// #5
  40f330:	cbz	w8, 40f2a0 <sqrt@plt+0xd880>
  40f334:	ldr	x1, [x28, #2408]
  40f338:	mov	w0, #0x2e                  	// #46
  40f33c:	b	40f3a8 <sqrt@plt+0xd988>
  40f340:	cmp	w26, #0x53
  40f344:	mov	w22, #0x4                   	// #4
  40f348:	b.eq	40f2a0 <sqrt@plt+0xd880>  // b.none
  40f34c:	ldr	x1, [x28, #2408]
  40f350:	mov	w0, #0x2e                  	// #46
  40f354:	bl	4016f0 <putc@plt>
  40f358:	ldr	x1, [x28, #2408]
  40f35c:	mov	w0, #0x50                  	// #80
  40f360:	b	40f3a8 <sqrt@plt+0xd988>
  40f364:	ldr	w8, [x25, #3704]
  40f368:	cbz	w8, 40f498 <sqrt@plt+0xda78>
  40f36c:	mov	w0, w26
  40f370:	mov	x1, x19
  40f374:	bl	4016c0 <ungetc@plt>
  40f378:	mov	x0, x19
  40f37c:	bl	40ed74 <sqrt@plt+0xd354>
  40f380:	mov	w22, wzr
  40f384:	b	40f2a0 <sqrt@plt+0xd880>
  40f388:	cmp	w26, #0x66
  40f38c:	mov	w22, #0x6                   	// #6
  40f390:	b.eq	40f2a0 <sqrt@plt+0xd880>  // b.none
  40f394:	ldr	x1, [x28, #2408]
  40f398:	mov	w0, #0x2e                  	// #46
  40f39c:	bl	4016f0 <putc@plt>
  40f3a0:	ldr	x1, [x28, #2408]
  40f3a4:	mov	w0, #0x6c                  	// #108
  40f3a8:	bl	4016f0 <putc@plt>
  40f3ac:	ldr	x1, [x28, #2408]
  40f3b0:	mov	w0, w26
  40f3b4:	bl	4016f0 <putc@plt>
  40f3b8:	cmp	w26, #0xa
  40f3bc:	mov	w22, #0x1                   	// #1
  40f3c0:	b.ne	40f2a0 <sqrt@plt+0xd880>  // b.any
  40f3c4:	ldr	w8, [x27, #2708]
  40f3c8:	mov	w22, wzr
  40f3cc:	add	w8, w8, #0x1
  40f3d0:	str	w8, [x27, #2708]
  40f3d4:	b	40f2a0 <sqrt@plt+0xd880>
  40f3d8:	ldr	w8, [x25, #3704]
  40f3dc:	cbz	w8, 40f4c4 <sqrt@plt+0xdaa4>
  40f3e0:	mov	x0, sp
  40f3e4:	bl	41cc24 <_ZdlPvm@@Base+0x100>
  40f3e8:	ldp	w8, w9, [sp, #8]
  40f3ec:	cmp	w8, w9
  40f3f0:	b.lt	40f400 <sqrt@plt+0xd9e0>  // b.tstop
  40f3f4:	mov	x0, sp
  40f3f8:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40f3fc:	ldr	w8, [sp, #8]
  40f400:	ldr	x9, [sp]
  40f404:	add	w10, w8, #0x1
  40f408:	cmp	w26, #0xa
  40f40c:	str	w10, [sp, #8]
  40f410:	strb	w26, [x9, w8, sxtw]
  40f414:	b.eq	40f43c <sqrt@plt+0xda1c>  // b.none
  40f418:	mov	x0, x19
  40f41c:	bl	401840 <getc@plt>
  40f420:	mov	w26, w0
  40f424:	cmn	w0, #0x1
  40f428:	b.ne	40f3e8 <sqrt@plt+0xd9c8>  // b.any
  40f42c:	ldp	w8, w9, [sp, #8]
  40f430:	cmp	w8, w9
  40f434:	b.ge	40f454 <sqrt@plt+0xda34>  // b.tcont
  40f438:	b	40f460 <sqrt@plt+0xda40>
  40f43c:	ldr	w8, [x27, #2708]
  40f440:	add	w8, w8, #0x1
  40f444:	str	w8, [x27, #2708]
  40f448:	ldp	w8, w9, [sp, #8]
  40f44c:	cmp	w8, w9
  40f450:	b.lt	40f460 <sqrt@plt+0xda40>  // b.tstop
  40f454:	mov	x0, sp
  40f458:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  40f45c:	ldr	w8, [sp, #8]
  40f460:	ldr	x9, [sp]
  40f464:	add	w10, w8, #0x1
  40f468:	str	w10, [sp, #8]
  40f46c:	strb	wzr, [x9, w8, sxtw]
  40f470:	ldr	x0, [sp]
  40f474:	bl	41c8cc <sqrt@plt+0x1aeac>
  40f478:	ldr	x1, [sp]
  40f47c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x54dc>
  40f480:	add	x0, x0, #0x139
  40f484:	bl	401a10 <printf@plt>
  40f488:	mov	x0, sp
  40f48c:	bl	41cdc4 <_ZdlPvm@@Base+0x2a0>
  40f490:	mov	w22, wzr
  40f494:	b	40f2a0 <sqrt@plt+0xd880>
  40f498:	cmp	w26, #0x20
  40f49c:	b.eq	40f36c <sqrt@plt+0xd94c>  // b.none
  40f4a0:	cmp	w26, #0xa
  40f4a4:	b.eq	40f36c <sqrt@plt+0xd94c>  // b.none
  40f4a8:	ldr	x3, [x28, #2408]
  40f4ac:	adrp	x0, 422000 <_ZdlPvm@@Base+0x54dc>
  40f4b0:	mov	w1, #0x3                   	// #3
  40f4b4:	mov	w2, #0x1                   	// #1
  40f4b8:	mov	w22, #0x1                   	// #1
  40f4bc:	add	x0, x0, #0xc7
  40f4c0:	b	40f4ec <sqrt@plt+0xdacc>
  40f4c4:	cmp	w26, #0x20
  40f4c8:	b.eq	40f3e0 <sqrt@plt+0xd9c0>  // b.none
  40f4cc:	cmp	w26, #0xa
  40f4d0:	b.eq	40f3e0 <sqrt@plt+0xd9c0>  // b.none
  40f4d4:	ldr	x3, [x28, #2408]
  40f4d8:	adrp	x0, 422000 <_ZdlPvm@@Base+0x54dc>
  40f4dc:	mov	w1, #0x3                   	// #3
  40f4e0:	mov	w2, #0x1                   	// #1
  40f4e4:	mov	w22, #0x1                   	// #1
  40f4e8:	add	x0, x0, #0x13f
  40f4ec:	bl	401990 <fwrite@plt>
  40f4f0:	ldr	x1, [x28, #2408]
  40f4f4:	mov	w0, w26
  40f4f8:	bl	4016f0 <putc@plt>
  40f4fc:	b	40f2a0 <sqrt@plt+0xd880>
  40f500:	sub	w8, w22, #0x1
  40f504:	cmp	w8, #0x5
  40f508:	adrp	x20, 438000 <_Znam@GLIBCXX_3.4>
  40f50c:	b.hi	40f59c <sqrt@plt+0xdb7c>  // b.pmore
  40f510:	adrp	x9, 421000 <_ZdlPvm@@Base+0x44dc>
  40f514:	add	x9, x9, #0xf70
  40f518:	adr	x10, 40f528 <sqrt@plt+0xdb08>
  40f51c:	ldrb	w11, [x9, x8]
  40f520:	add	x10, x10, x11, lsl #2
  40f524:	br	x10
  40f528:	ldr	x1, [x28, #2408]
  40f52c:	mov	w0, #0xa                   	// #10
  40f530:	bl	4016f0 <putc@plt>
  40f534:	b	40f59c <sqrt@plt+0xdb7c>
  40f538:	ldr	x3, [x28, #2408]
  40f53c:	adrp	x0, 424000 <_ZdlPvm@@Base+0x74dc>
  40f540:	add	x0, x0, #0x3c5
  40f544:	mov	w1, #0x2                   	// #2
  40f548:	b	40f594 <sqrt@plt+0xdb74>
  40f54c:	ldr	x3, [x28, #2408]
  40f550:	adrp	x0, 422000 <_ZdlPvm@@Base+0x54dc>
  40f554:	add	x0, x0, #0x15c
  40f558:	mov	w1, #0x3                   	// #3
  40f55c:	b	40f594 <sqrt@plt+0xdb74>
  40f560:	ldr	x3, [x28, #2408]
  40f564:	adrp	x0, 422000 <_ZdlPvm@@Base+0x54dc>
  40f568:	add	x0, x0, #0x160
  40f56c:	b	40f590 <sqrt@plt+0xdb70>
  40f570:	ldr	x3, [x28, #2408]
  40f574:	adrp	x0, 422000 <_ZdlPvm@@Base+0x54dc>
  40f578:	add	x0, x0, #0x165
  40f57c:	mov	w1, #0x3                   	// #3
  40f580:	b	40f594 <sqrt@plt+0xdb74>
  40f584:	ldr	x3, [x28, #2408]
  40f588:	adrp	x0, 422000 <_ZdlPvm@@Base+0x54dc>
  40f58c:	add	x0, x0, #0x169
  40f590:	mov	w1, #0x4                   	// #4
  40f594:	mov	w2, #0x1                   	// #1
  40f598:	bl	401990 <fwrite@plt>
  40f59c:	ldr	x8, [x20, #2400]
  40f5a0:	cmp	x19, x8
  40f5a4:	b.eq	40f5b0 <sqrt@plt+0xdb90>  // b.none
  40f5a8:	mov	x0, x19
  40f5ac:	bl	401700 <fclose@plt>
  40f5b0:	add	x0, sp, #0x10
  40f5b4:	bl	41cdc4 <_ZdlPvm@@Base+0x2a0>
  40f5b8:	ldp	x20, x19, [sp, #112]
  40f5bc:	ldp	x22, x21, [sp, #96]
  40f5c0:	ldp	x24, x23, [sp, #80]
  40f5c4:	ldp	x26, x25, [sp, #64]
  40f5c8:	ldp	x28, x27, [sp, #48]
  40f5cc:	ldp	x29, x30, [sp, #32]
  40f5d0:	add	sp, sp, #0x80
  40f5d4:	ret
  40f5d8:	b	40f5f8 <sqrt@plt+0xdbd8>
  40f5dc:	b	40f5f8 <sqrt@plt+0xdbd8>
  40f5e0:	b	40f5e8 <sqrt@plt+0xdbc8>
  40f5e4:	b	40f5f8 <sqrt@plt+0xdbd8>
  40f5e8:	mov	x19, x0
  40f5ec:	mov	x0, sp
  40f5f0:	bl	41cdc4 <_ZdlPvm@@Base+0x2a0>
  40f5f4:	b	40f5fc <sqrt@plt+0xdbdc>
  40f5f8:	mov	x19, x0
  40f5fc:	add	x0, sp, #0x10
  40f600:	bl	41cdc4 <_ZdlPvm@@Base+0x2a0>
  40f604:	mov	x0, x19
  40f608:	bl	4019a0 <_Unwind_Resume@plt>
  40f60c:	stp	x29, x30, [sp, #-32]!
  40f610:	stp	x20, x19, [sp, #16]
  40f614:	adrp	x20, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40f618:	ldr	x2, [x20, #2712]
  40f61c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x54dc>
  40f620:	add	x1, x1, #0x16e
  40f624:	mov	x29, sp
  40f628:	mov	x19, x0
  40f62c:	bl	4016e0 <fprintf@plt>
  40f630:	ldr	x2, [x20, #2712]
  40f634:	mov	x0, x19
  40f638:	ldp	x20, x19, [sp, #16]
  40f63c:	adrp	x1, 422000 <_ZdlPvm@@Base+0x54dc>
  40f640:	add	x1, x1, #0x195
  40f644:	ldp	x29, x30, [sp], #32
  40f648:	b	4016e0 <fprintf@plt>
  40f64c:	sub	sp, sp, #0x70
  40f650:	stp	x29, x30, [sp, #16]
  40f654:	stp	x28, x27, [sp, #32]
  40f658:	stp	x26, x25, [sp, #48]
  40f65c:	stp	x24, x23, [sp, #64]
  40f660:	stp	x22, x21, [sp, #80]
  40f664:	stp	x20, x19, [sp, #96]
  40f668:	add	x29, sp, #0x10
  40f66c:	mov	x20, x1
  40f670:	adrp	x1, 422000 <_ZdlPvm@@Base+0x54dc>
  40f674:	mov	w19, w0
  40f678:	add	x1, x1, #0x1c0
  40f67c:	mov	w0, #0x1                   	// #1
  40f680:	bl	401830 <setlocale@plt>
  40f684:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  40f688:	ldr	x8, [x20]
  40f68c:	ldr	x0, [x9, #2416]
  40f690:	adrp	x1, 438000 <_Znam@GLIBCXX_3.4>
  40f694:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40f698:	add	x1, x1, #0xe7c
  40f69c:	str	x8, [x9, #2712]
  40f6a0:	bl	4019f0 <setbuf@plt>
  40f6a4:	adrp	x21, 422000 <_ZdlPvm@@Base+0x54dc>
  40f6a8:	adrp	x22, 422000 <_ZdlPvm@@Base+0x54dc>
  40f6ac:	adrp	x24, 421000 <_ZdlPvm@@Base+0x44dc>
  40f6b0:	adrp	x25, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40f6b4:	adrp	x26, 422000 <_ZdlPvm@@Base+0x54dc>
  40f6b8:	mov	w28, wzr
  40f6bc:	mov	w23, wzr
  40f6c0:	add	x21, x21, #0x1cf
  40f6c4:	add	x22, x22, #0x38
  40f6c8:	add	x24, x24, #0xf7d
  40f6cc:	add	x25, x25, #0xa10
  40f6d0:	add	x26, x26, #0x1f7
  40f6d4:	adrp	x27, 438000 <_Znam@GLIBCXX_3.4>
  40f6d8:	b	40f6f8 <sqrt@plt+0xdcd8>
  40f6dc:	mov	x0, sp
  40f6e0:	bl	41b41c <sqrt@plt+0x199fc>
  40f6e4:	mov	x1, sp
  40f6e8:	mov	x0, x26
  40f6ec:	mov	x2, x25
  40f6f0:	mov	x3, x25
  40f6f4:	bl	41b658 <sqrt@plt+0x19c38>
  40f6f8:	mov	w0, w19
  40f6fc:	mov	x1, x20
  40f700:	mov	x2, x21
  40f704:	mov	x3, x22
  40f708:	mov	x4, xzr
  40f70c:	bl	41c7b8 <sqrt@plt+0x1ad98>
  40f710:	add	w8, w0, #0x1
  40f714:	mov	w1, w0
  40f718:	cmp	w8, #0x7b
  40f71c:	b.hi	40f7a4 <sqrt@plt+0xdd84>  // b.pmore
  40f720:	adr	x9, 40f6dc <sqrt@plt+0xdcbc>
  40f724:	ldrb	w10, [x24, x8]
  40f728:	add	x9, x9, x10, lsl #2
  40f72c:	br	x9
  40f730:	mov	w8, #0x1                   	// #1
  40f734:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  40f738:	str	w8, [x9, #3704]
  40f73c:	b	40f6f8 <sqrt@plt+0xdcd8>
  40f740:	adrp	x0, 422000 <_ZdlPvm@@Base+0x54dc>
  40f744:	add	x0, x0, #0x1de
  40f748:	mov	x1, x25
  40f74c:	mov	x2, x25
  40f750:	mov	x3, x25
  40f754:	bl	41b68c <sqrt@plt+0x19c6c>
  40f758:	b	40f6f8 <sqrt@plt+0xdcd8>
  40f75c:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40f760:	str	wzr, [x8, #2084]
  40f764:	b	40f6f8 <sqrt@plt+0xdcd8>
  40f768:	mov	w8, #0x1                   	// #1
  40f76c:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  40f770:	str	w8, [x9, #2088]
  40f774:	b	40f6f8 <sqrt@plt+0xdcd8>
  40f778:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40f77c:	str	wzr, [x8, #2088]
  40f780:	b	40f6f8 <sqrt@plt+0xdcd8>
  40f784:	add	w23, w23, #0x1
  40f788:	b	40f6f8 <sqrt@plt+0xdcd8>
  40f78c:	add	w28, w28, #0x1
  40f790:	b	40f6f8 <sqrt@plt+0xdcd8>
  40f794:	ldr	w8, [x27, #3700]
  40f798:	add	w8, w8, #0x1
  40f79c:	str	w8, [x27, #3700]
  40f7a0:	b	40f6f8 <sqrt@plt+0xdcd8>
  40f7a4:	cmp	w1, #0x100
  40f7a8:	b.eq	40f928 <sqrt@plt+0xdf08>  // b.none
  40f7ac:	adrp	x1, 422000 <_ZdlPvm@@Base+0x54dc>
  40f7b0:	mov	w0, #0x25a                 	// #602
  40f7b4:	add	x1, x1, #0x143
  40f7b8:	bl	41afa0 <sqrt@plt+0x19580>
  40f7bc:	b	40f6f8 <sqrt@plt+0xdcd8>
  40f7c0:	bl	4058c4 <sqrt@plt+0x3ea4>
  40f7c4:	adrp	x21, 438000 <_Znam@GLIBCXX_3.4>
  40f7c8:	cbz	w23, 40f7f4 <sqrt@plt+0xddd4>
  40f7cc:	bl	41af00 <sqrt@plt+0x194e0>
  40f7d0:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1690>
  40f7d4:	mov	w9, #0x1                   	// #1
  40f7d8:	str	x0, [x21, #3680]
  40f7dc:	strb	w9, [x8, #3712]
  40f7e0:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40f7e4:	ldrsw	x8, [x8, #2096]
  40f7e8:	cmp	w8, w19
  40f7ec:	b.lt	40f828 <sqrt@plt+0xde08>  // b.tstop
  40f7f0:	b	40f8e0 <sqrt@plt+0xdec0>
  40f7f4:	cbz	w28, 40f8bc <sqrt@plt+0xde9c>
  40f7f8:	bl	419ec0 <sqrt@plt+0x184a0>
  40f7fc:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40f800:	mov	w9, #0x5c                  	// #92
  40f804:	adrp	x10, 43a000 <stderr@@GLIBC_2.17+0x1690>
  40f808:	mov	w11, #0x1                   	// #1
  40f80c:	str	x0, [x21, #3680]
  40f810:	str	w9, [x8, #2092]
  40f814:	strb	w11, [x10, #3712]
  40f818:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40f81c:	ldrsw	x8, [x8, #2096]
  40f820:	cmp	w8, w19
  40f824:	b.ge	40f8e0 <sqrt@plt+0xdec0>  // b.tcont
  40f828:	add	x20, x20, x8, lsl #3
  40f82c:	sub	w19, w19, w8
  40f830:	ldr	x0, [x20], #8
  40f834:	bl	40f13c <sqrt@plt+0xd71c>
  40f838:	subs	w19, w19, #0x1
  40f83c:	b.ne	40f830 <sqrt@plt+0xde10>  // b.any
  40f840:	ldr	x0, [x21, #3680]
  40f844:	cbz	x0, 40f854 <sqrt@plt+0xde34>
  40f848:	ldr	x8, [x0]
  40f84c:	ldr	x8, [x8, #8]
  40f850:	blr	x8
  40f854:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40f858:	ldr	x19, [x8, #2408]
  40f85c:	mov	x0, x19
  40f860:	bl	4019c0 <ferror@plt>
  40f864:	cbz	w0, 40f888 <sqrt@plt+0xde68>
  40f868:	adrp	x1, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40f86c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x54dc>
  40f870:	add	x1, x1, #0xa10
  40f874:	add	x0, x0, #0x22a
  40f878:	mov	x2, x1
  40f87c:	mov	x3, x1
  40f880:	bl	41b68c <sqrt@plt+0x19c6c>
  40f884:	b	40f894 <sqrt@plt+0xde74>
  40f888:	mov	x0, x19
  40f88c:	bl	4018b0 <fflush@plt>
  40f890:	tbnz	w0, #31, 40f868 <sqrt@plt+0xde48>
  40f894:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1690>
  40f898:	ldrb	w0, [x8, #3708]
  40f89c:	ldp	x20, x19, [sp, #96]
  40f8a0:	ldp	x22, x21, [sp, #80]
  40f8a4:	ldp	x24, x23, [sp, #64]
  40f8a8:	ldp	x26, x25, [sp, #48]
  40f8ac:	ldp	x28, x27, [sp, #32]
  40f8b0:	ldp	x29, x30, [sp, #16]
  40f8b4:	add	sp, sp, #0x70
  40f8b8:	ret
  40f8bc:	bl	419044 <sqrt@plt+0x17624>
  40f8c0:	str	x0, [x21, #3680]
  40f8c4:	adrp	x0, 422000 <_ZdlPvm@@Base+0x54dc>
  40f8c8:	add	x0, x0, #0x237
  40f8cc:	bl	4016b0 <puts@plt>
  40f8d0:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40f8d4:	ldrsw	x8, [x8, #2096]
  40f8d8:	cmp	w8, w19
  40f8dc:	b.lt	40f828 <sqrt@plt+0xde08>  // b.tstop
  40f8e0:	adrp	x0, 424000 <_ZdlPvm@@Base+0x74dc>
  40f8e4:	add	x0, x0, #0x43f
  40f8e8:	bl	40f13c <sqrt@plt+0xd71c>
  40f8ec:	ldr	x0, [x21, #3680]
  40f8f0:	cbnz	x0, 40f848 <sqrt@plt+0xde28>
  40f8f4:	b	40f854 <sqrt@plt+0xde34>
  40f8f8:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40f8fc:	ldr	x0, [x8, #2416]
  40f900:	bl	40f60c <sqrt@plt+0xdbec>
  40f904:	mov	w0, #0x1                   	// #1
  40f908:	bl	401970 <exit@plt>
  40f90c:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40f910:	ldr	x1, [x8, #2384]
  40f914:	adrp	x0, 422000 <_ZdlPvm@@Base+0x54dc>
  40f918:	add	x0, x0, #0x20e
  40f91c:	bl	401a10 <printf@plt>
  40f920:	mov	w0, wzr
  40f924:	bl	401970 <exit@plt>
  40f928:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  40f92c:	ldr	x0, [x8, #2408]
  40f930:	bl	40f60c <sqrt@plt+0xdbec>
  40f934:	mov	w0, wzr
  40f938:	bl	401970 <exit@plt>
  40f93c:	stp	x29, x30, [sp, #-32]!
  40f940:	str	x19, [sp, #16]
  40f944:	mov	x29, sp
  40f948:	mov	x19, x0
  40f94c:	bl	40e6c8 <sqrt@plt+0xcca8>
  40f950:	mov	x0, x19
  40f954:	ldr	x19, [sp, #16]
  40f958:	ldp	x29, x30, [sp], #32
  40f95c:	b	41cb18 <_ZdlPv@@Base>
  40f960:	mov	w8, #0x1                   	// #1
  40f964:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  40f968:	str	w8, [x0]
  40f96c:	str	x9, [x0, #16]
  40f970:	ret
  40f974:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  40f978:	add	x8, x8, #0x288
  40f97c:	stp	x8, xzr, [x0]
  40f980:	stp	xzr, xzr, [x0, #16]
  40f984:	ret
  40f988:	mov	x8, x0
  40f98c:	ldr	x0, [x0, #8]
  40f990:	adrp	x9, 422000 <_ZdlPvm@@Base+0x54dc>
  40f994:	add	x9, x9, #0x288
  40f998:	str	x9, [x8]
  40f99c:	cbz	x0, 40f9a4 <sqrt@plt+0xdf84>
  40f9a0:	b	4018c0 <_ZdaPv@plt>
  40f9a4:	ret
  40f9a8:	brk	#0x1
  40f9ac:	stp	d1, d0, [x0, #16]
  40f9b0:	ret
  40f9b4:	stp	x29, x30, [sp, #-32]!
  40f9b8:	stp	x20, x19, [sp, #16]
  40f9bc:	mov	x29, sp
  40f9c0:	mov	x19, x0
  40f9c4:	ldr	x0, [x0, #8]
  40f9c8:	mov	x20, x1
  40f9cc:	cbz	x0, 40f9d4 <sqrt@plt+0xdfb4>
  40f9d0:	bl	4018c0 <_ZdaPv@plt>
  40f9d4:	cbz	x20, 40f9f8 <sqrt@plt+0xdfd8>
  40f9d8:	ldrb	w8, [x20]
  40f9dc:	cbz	w8, 40f9f8 <sqrt@plt+0xdfd8>
  40f9e0:	mov	x0, x20
  40f9e4:	bl	41d904 <_ZdlPvm@@Base+0xde0>
  40f9e8:	str	x0, [x19, #8]
  40f9ec:	ldp	x20, x19, [sp, #16]
  40f9f0:	ldp	x29, x30, [sp], #32
  40f9f4:	ret
  40f9f8:	mov	x0, xzr
  40f9fc:	str	x0, [x19, #8]
  40fa00:	ldp	x20, x19, [sp, #16]
  40fa04:	ldp	x29, x30, [sp], #32
  40fa08:	ret
  40fa0c:	mov	w0, wzr
  40fa10:	ret
  40fa14:	ret
  40fa18:	ret
  40fa1c:	sub	sp, sp, #0x40
  40fa20:	str	d10, [sp, #16]
  40fa24:	stp	d9, d8, [sp, #24]
  40fa28:	stp	x29, x30, [sp, #40]
  40fa2c:	str	x19, [sp, #56]
  40fa30:	add	x29, sp, #0x10
  40fa34:	ldp	d2, d3, [x2]
  40fa38:	ldp	d4, d5, [x1]
  40fa3c:	ldr	d1, [x0, #24]
  40fa40:	mov	x19, x0
  40fa44:	fsub	d10, d2, d4
  40fa48:	fcmp	d1, #0.0
  40fa4c:	fsub	d9, d3, d5
  40fa50:	b.eq	40fa80 <sqrt@plt+0xe060>  // b.none
  40fa54:	fcmp	d10, #0.0
  40fa58:	b.ne	40fae4 <sqrt@plt+0xe0c4>  // b.any
  40fa5c:	adrp	x1, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40fa60:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  40fa64:	add	x1, x1, #0xa10
  40fa68:	add	x0, x0, #0x378
  40fa6c:	mov	x2, x1
  40fa70:	mov	x3, x1
  40fa74:	bl	41b624 <sqrt@plt+0x19c04>
  40fa78:	fmov	d8, xzr
  40fa7c:	b	40fae8 <sqrt@plt+0xe0c8>
  40fa80:	ldr	d1, [x19, #16]
  40fa84:	fmov	d8, xzr
  40fa88:	fcmp	d1, #0.0
  40fa8c:	b.ne	40fae8 <sqrt@plt+0xe0c8>  // b.any
  40fa90:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40fa94:	fcmp	d0, #0.0
  40fa98:	fmov	d1, #1.000000000000000000e+00
  40fa9c:	add	x0, x0, #0x4d4
  40faa0:	add	x1, sp, #0x8
  40faa4:	fcsel	d8, d0, d1, hi  // hi = pmore
  40faa8:	str	xzr, [sp, #8]
  40faac:	bl	405494 <sqrt@plt+0x3a74>
  40fab0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  40fab4:	add	x0, x0, #0x4dd
  40fab8:	mov	x1, sp
  40fabc:	str	xzr, [sp]
  40fac0:	bl	405494 <sqrt@plt+0x3a74>
  40fac4:	ldr	d0, [sp, #8]
  40fac8:	fcmp	d0, #0.0
  40facc:	b.le	40fb50 <sqrt@plt+0xe130>
  40fad0:	fdiv	d1, d10, d8
  40fad4:	fcmp	d1, d0
  40fad8:	b.le	40fb50 <sqrt@plt+0xe130>
  40fadc:	ldr	d1, [sp]
  40fae0:	b	40fb68 <sqrt@plt+0xe148>
  40fae4:	fdiv	d8, d10, d1
  40fae8:	ldr	d0, [x19, #16]
  40faec:	fcmp	d0, #0.0
  40faf0:	b.eq	40fb28 <sqrt@plt+0xe108>  // b.none
  40faf4:	fcmp	d9, #0.0
  40faf8:	b.ne	40fb1c <sqrt@plt+0xe0fc>  // b.any
  40fafc:	adrp	x1, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40fb00:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  40fb04:	add	x1, x1, #0xa10
  40fb08:	add	x0, x0, #0x3a4
  40fb0c:	mov	x2, x1
  40fb10:	mov	x3, x1
  40fb14:	bl	41b624 <sqrt@plt+0x19c04>
  40fb18:	b	40fb28 <sqrt@plt+0xe108>
  40fb1c:	fdiv	d0, d9, d0
  40fb20:	fcmp	d0, d8
  40fb24:	fcsel	d8, d0, d8, gt
  40fb28:	fcmp	d8, #0.0
  40fb2c:	fmov	d0, #1.000000000000000000e+00
  40fb30:	fcsel	d8, d0, d8, eq  // eq = none
  40fb34:	mov	v0.16b, v8.16b
  40fb38:	ldr	x19, [sp, #56]
  40fb3c:	ldp	x29, x30, [sp, #40]
  40fb40:	ldp	d9, d8, [sp, #24]
  40fb44:	ldr	d10, [sp, #16]
  40fb48:	add	sp, sp, #0x40
  40fb4c:	ret
  40fb50:	ldr	d1, [sp]
  40fb54:	fcmp	d1, #0.0
  40fb58:	b.le	40fb34 <sqrt@plt+0xe114>
  40fb5c:	fdiv	d2, d9, d8
  40fb60:	fcmp	d2, d1
  40fb64:	b.le	40fb34 <sqrt@plt+0xe114>
  40fb68:	fdiv	d0, d10, d0
  40fb6c:	fdiv	d1, d9, d1
  40fb70:	fcmp	d0, d1
  40fb74:	fcsel	d8, d0, d1, gt
  40fb78:	b	40fb34 <sqrt@plt+0xe114>
  40fb7c:	ldr	q0, [x0]
  40fb80:	ldr	q1, [x1]
  40fb84:	fsub	v0.2d, v0.2d, v1.2d
  40fb88:	mov	d1, v0.d[1]
  40fb8c:	ret
  40fb90:	ldp	d1, d3, [x0]
  40fb94:	fdiv	d2, d1, d0
  40fb98:	fdiv	d1, d3, d0
  40fb9c:	mov	v0.16b, v2.16b
  40fba0:	ret
  40fba4:	stp	x29, x30, [sp, #-32]!
  40fba8:	str	x19, [sp, #16]
  40fbac:	mov	x29, sp
  40fbb0:	ldr	x8, [x1]
  40fbb4:	mov	x19, x0
  40fbb8:	cbz	x8, 40fbdc <sqrt@plt+0xe1bc>
  40fbbc:	ldr	x9, [x8]
  40fbc0:	mov	x0, x8
  40fbc4:	ldr	x9, [x9, #16]
  40fbc8:	blr	x9
  40fbcc:	stp	d0, d1, [x19]
  40fbd0:	ldr	x19, [sp, #16]
  40fbd4:	ldp	x29, x30, [sp], #32
  40fbd8:	ret
  40fbdc:	ldur	q0, [x1, #8]
  40fbe0:	str	q0, [x19]
  40fbe4:	ldr	x19, [sp, #16]
  40fbe8:	ldp	x29, x30, [sp], #32
  40fbec:	ret
  40fbf0:	stp	xzr, xzr, [x0]
  40fbf4:	ret
  40fbf8:	stp	d0, d1, [x0]
  40fbfc:	ret
  40fc00:	ldp	d0, d3, [x1]
  40fc04:	ldp	d1, d2, [x0]
  40fc08:	fcmp	d1, d0
  40fc0c:	cset	w8, eq  // eq = none
  40fc10:	fcmp	d2, d3
  40fc14:	cset	w9, eq  // eq = none
  40fc18:	and	w0, w8, w9
  40fc1c:	ret
  40fc20:	ldp	d0, d3, [x1]
  40fc24:	ldp	d1, d2, [x0]
  40fc28:	fcmp	d1, d0
  40fc2c:	cset	w8, ne  // ne = any
  40fc30:	fcmp	d2, d3
  40fc34:	cset	w9, ne  // ne = any
  40fc38:	orr	w0, w8, w9
  40fc3c:	ret
  40fc40:	ldr	q0, [x1]
  40fc44:	ldr	q1, [x0]
  40fc48:	fadd	v0.2d, v0.2d, v1.2d
  40fc4c:	str	q0, [x0]
  40fc50:	ret
  40fc54:	ldr	q0, [x1]
  40fc58:	ldr	q1, [x0]
  40fc5c:	fsub	v0.2d, v1.2d, v0.2d
  40fc60:	str	q0, [x0]
  40fc64:	ret
  40fc68:	ldr	q1, [x0]
  40fc6c:	fmul	v0.2d, v1.2d, v0.d[0]
  40fc70:	str	q0, [x0]
  40fc74:	ret
  40fc78:	ldr	q1, [x0]
  40fc7c:	dup	v0.2d, v0.d[0]
  40fc80:	fdiv	v0.2d, v1.2d, v0.2d
  40fc84:	str	q0, [x0]
  40fc88:	ret
  40fc8c:	ldp	d0, d1, [x0]
  40fc90:	fneg	d0, d0
  40fc94:	fneg	d1, d1
  40fc98:	ret
  40fc9c:	ldr	q0, [x0]
  40fca0:	ldr	q1, [x1]
  40fca4:	fadd	v0.2d, v0.2d, v1.2d
  40fca8:	mov	d1, v0.d[1]
  40fcac:	ret
  40fcb0:	ldp	d1, d3, [x0]
  40fcb4:	fmul	d2, d1, d0
  40fcb8:	fmul	d1, d3, d0
  40fcbc:	mov	v0.16b, v2.16b
  40fcc0:	ret
  40fcc4:	ldr	q0, [x0]
  40fcc8:	ldr	q1, [x1]
  40fccc:	fmul	v0.2d, v0.2d, v1.2d
  40fcd0:	faddp	d0, v0.2d
  40fcd4:	ret
  40fcd8:	ldp	d0, d1, [x0]
  40fcdc:	b	41c7f0 <sqrt@plt+0x1add0>
  40fce0:	sub	sp, sp, #0xb0
  40fce4:	stp	d11, d10, [sp, #80]
  40fce8:	stp	d9, d8, [sp, #96]
  40fcec:	stp	x29, x30, [sp, #112]
  40fcf0:	str	x23, [sp, #128]
  40fcf4:	stp	x22, x21, [sp, #144]
  40fcf8:	stp	x20, x19, [sp, #160]
  40fcfc:	add	x29, sp, #0x50
  40fd00:	ldp	d0, d1, [x1]
  40fd04:	mov	x20, x4
  40fd08:	mov	x22, x3
  40fd0c:	mov	x21, x2
  40fd10:	mov	x23, x1
  40fd14:	mov	x19, x0
  40fd18:	bl	41c7f0 <sqrt@plt+0x1add0>
  40fd1c:	fcmp	d0, #0.0
  40fd20:	b.ne	40fd5c <sqrt@plt+0xe33c>  // b.any
  40fd24:	ldp	x20, x19, [sp, #160]
  40fd28:	ldp	x22, x21, [sp, #144]
  40fd2c:	ldr	x23, [sp, #128]
  40fd30:	ldp	x29, x30, [sp, #112]
  40fd34:	ldp	d9, d8, [sp, #96]
  40fd38:	ldp	d11, d10, [sp, #80]
  40fd3c:	adrp	x1, 43b000 <stderr@@GLIBC_2.17+0x2690>
  40fd40:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  40fd44:	add	x1, x1, #0xa10
  40fd48:	add	x0, x0, #0x3d2
  40fd4c:	mov	x2, x1
  40fd50:	mov	x3, x1
  40fd54:	add	sp, sp, #0xb0
  40fd58:	b	41b624 <sqrt@plt+0x19c04>
  40fd5c:	ldp	d1, d4, [x21]
  40fd60:	fadd	d5, d0, d0
  40fd64:	ldr	x8, [x22, #16]
  40fd68:	ldp	d2, d3, [x23]
  40fd6c:	fdiv	d0, d1, d0
  40fd70:	ldr	q1, [x22]
  40fd74:	mov	w9, #0x1                   	// #1
  40fd78:	stur	x8, [x29, #-16]
  40fd7c:	fneg	d2, d2
  40fd80:	stur	q1, [x29, #-32]
  40fd84:	stur	w9, [x29, #-32]
  40fd88:	ldr	w8, [x21, #16]
  40fd8c:	fneg	d1, d3
  40fd90:	fmul	d10, d0, d1
  40fd94:	fmul	d11, d0, d2
  40fd98:	fdiv	d0, d4, d5
  40fd9c:	fmul	d9, d3, d0
  40fda0:	fmul	d8, d0, d2
  40fda4:	adrp	x21, 438000 <_Znam@GLIBCXX_3.4>
  40fda8:	cbz	w8, 40fe38 <sqrt@plt+0xe418>
  40fdac:	ldr	x0, [x21, #3680]
  40fdb0:	ldr	x8, [x0]
  40fdb4:	ldr	x8, [x8, #144]
  40fdb8:	blr	x8
  40fdbc:	cbz	w0, 40fe38 <sqrt@plt+0xe418>
  40fdc0:	ldr	q0, [x19]
  40fdc4:	ldr	x0, [x21, #3680]
  40fdc8:	mov	x1, x20
  40fdcc:	mov	x2, x20
  40fdd0:	str	q0, [sp]
  40fdd4:	ldp	d0, d1, [x19]
  40fdd8:	fadd	d0, d11, d0
  40fddc:	fadd	d1, d10, d1
  40fde0:	fadd	d2, d9, d0
  40fde4:	fadd	d3, d8, d1
  40fde8:	fsub	d0, d0, d9
  40fdec:	fsub	d1, d1, d8
  40fdf0:	stp	d2, d3, [sp, #16]
  40fdf4:	stp	d0, d1, [sp, #32]
  40fdf8:	ldr	x8, [x0]
  40fdfc:	ldr	x8, [x8, #112]
  40fe00:	blr	x8
  40fe04:	ldr	x0, [x21, #3680]
  40fe08:	mov	x8, #0x9999999999999999    	// #-7378697629483820647
  40fe0c:	movk	x8, #0x999a
  40fe10:	movk	x8, #0x3fb9, lsl #48
  40fe14:	stur	x8, [x29, #-16]
  40fe18:	ldr	x8, [x0]
  40fe1c:	fmov	d0, #1.000000000000000000e+00
  40fe20:	mov	x1, sp
  40fe24:	sub	x3, x29, #0x20
  40fe28:	ldr	x8, [x8, #56]
  40fe2c:	mov	w2, #0x3                   	// #3
  40fe30:	blr	x8
  40fe34:	b	40fea8 <sqrt@plt+0xe488>
  40fe38:	ldp	d0, d1, [x19]
  40fe3c:	ldr	x0, [x21, #3680]
  40fe40:	mov	x1, sp
  40fe44:	sub	x4, x29, #0x20
  40fe48:	fadd	d0, d11, d0
  40fe4c:	fadd	d1, d10, d1
  40fe50:	fsub	d0, d0, d9
  40fe54:	fsub	d1, d1, d8
  40fe58:	stp	d0, d1, [sp]
  40fe5c:	ldr	x8, [x0]
  40fe60:	mov	w3, #0x1                   	// #1
  40fe64:	mov	x2, x19
  40fe68:	ldr	x8, [x8, #48]
  40fe6c:	blr	x8
  40fe70:	ldp	d0, d1, [x19]
  40fe74:	ldr	x0, [x21, #3680]
  40fe78:	mov	x1, sp
  40fe7c:	sub	x4, x29, #0x20
  40fe80:	fadd	d0, d11, d0
  40fe84:	fadd	d1, d10, d1
  40fe88:	fadd	d0, d9, d0
  40fe8c:	fadd	d1, d8, d1
  40fe90:	stp	d0, d1, [sp]
  40fe94:	ldr	x8, [x0]
  40fe98:	mov	w3, #0x1                   	// #1
  40fe9c:	mov	x2, x19
  40fea0:	ldr	x8, [x8, #48]
  40fea4:	blr	x8
  40fea8:	ldp	x20, x19, [sp, #160]
  40feac:	ldp	x22, x21, [sp, #144]
  40feb0:	ldr	x23, [sp, #128]
  40feb4:	ldp	x29, x30, [sp, #112]
  40feb8:	ldp	d9, d8, [sp, #96]
  40febc:	ldp	d11, d10, [sp, #80]
  40fec0:	add	sp, sp, #0xb0
  40fec4:	ret
  40fec8:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  40fecc:	add	x8, x8, #0x340
  40fed0:	stp	xzr, xzr, [x0, #8]
  40fed4:	str	x8, [x0]
  40fed8:	ret
  40fedc:	brk	#0x1
  40fee0:	ret
  40fee4:	ret
  40fee8:	ret
  40feec:	mov	w0, wzr
  40fef0:	ret
  40fef4:	mov	w8, #0x1                   	// #1
  40fef8:	movi	v0.2d, #0x0
  40fefc:	str	w8, [x0]
  40ff00:	stur	q0, [x0, #8]
  40ff04:	stur	q0, [x0, #24]
  40ff08:	ret
  40ff0c:	ldr	w8, [x0]
  40ff10:	cbz	w8, 40ff2c <sqrt@plt+0xe50c>
  40ff14:	ldr	q0, [x1]
  40ff18:	stur	q0, [x0, #8]
  40ff1c:	ldr	q0, [x1]
  40ff20:	str	wzr, [x0]
  40ff24:	stur	q0, [x0, #24]
  40ff28:	ret
  40ff2c:	ldr	d0, [x1]
  40ff30:	ldr	d1, [x0, #8]
  40ff34:	fcmp	d0, d1
  40ff38:	b.mi	40ff70 <sqrt@plt+0xe550>  // b.first
  40ff3c:	ldr	d0, [x1, #8]
  40ff40:	ldr	d1, [x0, #16]
  40ff44:	fcmp	d0, d1
  40ff48:	b.mi	40ff84 <sqrt@plt+0xe564>  // b.first
  40ff4c:	ldr	d0, [x1]
  40ff50:	ldr	d1, [x0, #24]
  40ff54:	fcmp	d0, d1
  40ff58:	b.gt	40ff98 <sqrt@plt+0xe578>
  40ff5c:	ldr	d0, [x1, #8]
  40ff60:	ldr	d1, [x0, #32]
  40ff64:	fcmp	d0, d1
  40ff68:	b.gt	40ffac <sqrt@plt+0xe58c>
  40ff6c:	ret
  40ff70:	str	d0, [x0, #8]
  40ff74:	ldr	d0, [x1, #8]
  40ff78:	ldr	d1, [x0, #16]
  40ff7c:	fcmp	d0, d1
  40ff80:	b.pl	40ff4c <sqrt@plt+0xe52c>  // b.nfrst
  40ff84:	str	d0, [x0, #16]
  40ff88:	ldr	d0, [x1]
  40ff8c:	ldr	d1, [x0, #24]
  40ff90:	fcmp	d0, d1
  40ff94:	b.le	40ff5c <sqrt@plt+0xe53c>
  40ff98:	str	d0, [x0, #24]
  40ff9c:	ldr	d0, [x1, #8]
  40ffa0:	ldr	d1, [x0, #32]
  40ffa4:	fcmp	d0, d1
  40ffa8:	b.le	40ff6c <sqrt@plt+0xe54c>
  40ffac:	str	d0, [x0, #32]
  40ffb0:	ret
  40ffb4:	ret
  40ffb8:	fmov	d0, xzr
  40ffbc:	fmov	d1, xzr
  40ffc0:	ret
  40ffc4:	ldr	x8, [x0]
  40ffc8:	ldr	x1, [x8, #16]
  40ffcc:	br	x1
  40ffd0:	ldr	x8, [x0]
  40ffd4:	ldr	x1, [x8, #16]
  40ffd8:	br	x1
  40ffdc:	ldr	x8, [x0]
  40ffe0:	ldr	x1, [x8, #16]
  40ffe4:	br	x1
  40ffe8:	ldr	x8, [x0]
  40ffec:	ldr	x1, [x8, #16]
  40fff0:	br	x1
  40fff4:	ldr	x8, [x0]
  40fff8:	ldr	x1, [x8, #16]
  40fffc:	br	x1
  410000:	ldr	x8, [x0]
  410004:	ldr	x1, [x8, #16]
  410008:	br	x1
  41000c:	ldr	x8, [x0]
  410010:	ldr	x1, [x8, #16]
  410014:	br	x1
  410018:	ldr	x8, [x0]
  41001c:	ldr	x1, [x8, #16]
  410020:	br	x1
  410024:	ldr	x8, [x0]
  410028:	ldr	x1, [x8, #16]
  41002c:	br	x1
  410030:	ldr	x8, [x0]
  410034:	ldr	x1, [x8, #16]
  410038:	br	x1
  41003c:	ldr	x8, [x0]
  410040:	ldr	x1, [x8, #16]
  410044:	br	x1
  410048:	fmov	d0, xzr
  41004c:	ret
  410050:	fmov	d0, xzr
  410054:	ret
  410058:	fmov	d0, xzr
  41005c:	ret
  410060:	mov	x0, xzr
  410064:	ret
  410068:	str	w2, [x0]
  41006c:	ldr	q0, [x1]
  410070:	str	x3, [x0, #24]
  410074:	stur	q0, [x0, #8]
  410078:	ret
  41007c:	stp	xzr, x1, [x0]
  410080:	stp	xzr, x2, [x0, #16]
  410084:	str	w3, [x0, #32]
  410088:	ret
  41008c:	ldr	x0, [x0, #8]
  410090:	cbz	x0, 410098 <sqrt@plt+0xe678>
  410094:	b	4018c0 <_ZdaPv@plt>
  410098:	ret
  41009c:	movi	v0.2d, #0x0
  4100a0:	str	w1, [x0, #8]
  4100a4:	str	xzr, [x0]
  4100a8:	stp	xzr, xzr, [x0, #24]
  4100ac:	str	xzr, [x0, #16]
  4100b0:	stp	xzr, xzr, [x0, #152]
  4100b4:	str	wzr, [x0, #232]
  4100b8:	stp	xzr, xzr, [x0, #248]
  4100bc:	str	wzr, [x0, #264]
  4100c0:	stp	q0, q0, [x0, #48]
  4100c4:	stp	q0, q0, [x0, #80]
  4100c8:	str	q0, [x0, #112]
  4100cc:	stur	q0, [x0, #200]
  4100d0:	stur	q0, [x0, #216]
  4100d4:	str	xzr, [x0, #240]
  4100d8:	ret
  4100dc:	stp	x29, x30, [sp, #-32]!
  4100e0:	stp	x20, x19, [sp, #16]
  4100e4:	ldr	x20, [x0, #32]
  4100e8:	mov	x19, x0
  4100ec:	mov	x29, sp
  4100f0:	cbz	x20, 410110 <sqrt@plt+0xe6f0>
  4100f4:	mov	x0, x20
  4100f8:	bl	401d78 <sqrt@plt+0x358>
  4100fc:	mov	x0, x20
  410100:	b	41010c <sqrt@plt+0xe6ec>
  410104:	ldr	x8, [x0, #24]
  410108:	str	x8, [x19, #240]
  41010c:	bl	41cb18 <_ZdlPv@@Base>
  410110:	ldr	x0, [x19, #240]
  410114:	cbnz	x0, 410104 <sqrt@plt+0xe6e4>
  410118:	ldr	x0, [x19, #16]
  41011c:	cbz	x0, 410144 <sqrt@plt+0xe724>
  410120:	ldr	x8, [x0]
  410124:	ldr	x20, [x0, #16]
  410128:	ldr	x8, [x8, #8]
  41012c:	blr	x8
  410130:	mov	x0, x20
  410134:	cbnz	x20, 410120 <sqrt@plt+0xe700>
  410138:	b	410144 <sqrt@plt+0xe724>
  41013c:	mov	x0, x20
  410140:	bl	41cb18 <_ZdlPv@@Base>
  410144:	ldr	x20, [x19, #120]
  410148:	cbz	x20, 410164 <sqrt@plt+0xe744>
  41014c:	ldr	x8, [x20]
  410150:	str	x8, [x19, #120]
  410154:	ldr	x0, [x20, #8]
  410158:	cbz	x0, 41013c <sqrt@plt+0xe71c>
  41015c:	bl	4018c0 <_ZdaPv@plt>
  410160:	b	41013c <sqrt@plt+0xe71c>
  410164:	ldr	x20, [x19, #112]
  410168:	cbz	x20, 41017c <sqrt@plt+0xe75c>
  41016c:	mov	x0, x20
  410170:	bl	4145d4 <sqrt@plt+0x12bb4>
  410174:	mov	x0, x20
  410178:	bl	41cb18 <_ZdlPv@@Base>
  41017c:	ldr	x0, [x19, #216]
  410180:	cbz	x0, 410188 <sqrt@plt+0xe768>
  410184:	bl	4018c0 <_ZdaPv@plt>
  410188:	ldr	x0, [x19, #224]
  41018c:	cbz	x0, 41019c <sqrt@plt+0xe77c>
  410190:	ldp	x20, x19, [sp, #16]
  410194:	ldp	x29, x30, [sp], #32
  410198:	b	4018c0 <_ZdaPv@plt>
  41019c:	ldp	x20, x19, [sp, #16]
  4101a0:	ldp	x29, x30, [sp], #32
  4101a4:	ret
  4101a8:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  4101ac:	add	x8, x8, #0x410
  4101b0:	stp	xzr, x1, [x0, #16]
  4101b4:	str	x2, [x0, #32]
  4101b8:	stp	x8, xzr, [x0]
  4101bc:	str	w3, [x0, #40]
  4101c0:	ret
  4101c4:	mov	x8, x0
  4101c8:	ldr	x0, [x0, #24]
  4101cc:	adrp	x9, 422000 <_ZdlPvm@@Base+0x54dc>
  4101d0:	add	x9, x9, #0x410
  4101d4:	str	x9, [x8]
  4101d8:	cbz	x0, 4101e0 <sqrt@plt+0xe7c0>
  4101dc:	b	4018c0 <_ZdaPv@plt>
  4101e0:	ret
  4101e4:	stp	x29, x30, [sp, #-32]!
  4101e8:	str	x19, [sp, #16]
  4101ec:	mov	x19, x0
  4101f0:	ldr	x0, [x0, #24]
  4101f4:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  4101f8:	add	x8, x8, #0x410
  4101fc:	mov	x29, sp
  410200:	str	x8, [x19]
  410204:	cbz	x0, 41020c <sqrt@plt+0xe7ec>
  410208:	bl	4018c0 <_ZdaPv@plt>
  41020c:	mov	x0, x19
  410210:	ldr	x19, [sp, #16]
  410214:	ldp	x29, x30, [sp], #32
  410218:	b	41cb18 <_ZdlPv@@Base>
  41021c:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  410220:	ldr	x8, [x8, #3680]
  410224:	ldp	x1, x2, [x0, #24]
  410228:	ldr	w3, [x0, #40]
  41022c:	ldr	x9, [x8]
  410230:	mov	x0, x8
  410234:	ldr	x4, [x9, #96]
  410238:	br	x4
  41023c:	stp	x29, x30, [sp, #-48]!
  410240:	str	x21, [sp, #16]
  410244:	stp	x20, x19, [sp, #32]
  410248:	mov	x29, sp
  41024c:	mov	x21, x0
  410250:	mov	w0, #0x30                  	// #48
  410254:	mov	w19, w2
  410258:	mov	x20, x1
  41025c:	bl	41ca74 <_Znwm@@Base>
  410260:	stp	xzr, x21, [x0, #16]
  410264:	str	x20, [x0, #32]
  410268:	str	w19, [x0, #40]
  41026c:	ldp	x20, x19, [sp, #32]
  410270:	ldr	x21, [sp, #16]
  410274:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  410278:	add	x8, x8, #0x410
  41027c:	stp	x8, xzr, [x0]
  410280:	ldp	x29, x30, [sp], #48
  410284:	ret
  410288:	stp	x29, x30, [sp, #-16]!
  41028c:	mov	x29, sp
  410290:	mov	w0, #0x18                  	// #24
  410294:	bl	41ca74 <_Znwm@@Base>
  410298:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  41029c:	add	x8, x8, #0x4e0
  4102a0:	stp	xzr, xzr, [x0, #8]
  4102a4:	str	x8, [x0]
  4102a8:	ldp	x29, x30, [sp], #16
  4102ac:	ret
  4102b0:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  4102b4:	add	x8, x8, #0x4e0
  4102b8:	stp	xzr, xzr, [x0, #8]
  4102bc:	str	x8, [x0]
  4102c0:	ret
  4102c4:	mov	w0, #0xb                   	// #11
  4102c8:	ret
  4102cc:	stp	xzr, xzr, [x0]
  4102d0:	ret
  4102d4:	mov	x8, x0
  4102d8:	ldr	x9, [x8, #8]!
  4102dc:	cbz	x9, 4102f0 <sqrt@plt+0xe8d0>
  4102e0:	stp	x9, xzr, [x1, #8]
  4102e4:	str	x1, [x9, #16]
  4102e8:	str	x1, [x8]
  4102ec:	ret
  4102f0:	add	x8, x1, #0x8
  4102f4:	stp	xzr, xzr, [x8]
  4102f8:	stp	x1, x1, [x0]
  4102fc:	ret
  410300:	stp	x29, x30, [sp, #-48]!
  410304:	str	x21, [sp, #16]
  410308:	stp	x20, x19, [sp, #32]
  41030c:	mov	x29, sp
  410310:	ldr	x20, [x0, #8]
  410314:	mov	x19, x0
  410318:	mov	x21, x1
  41031c:	cbz	x20, 410340 <sqrt@plt+0xe920>
  410320:	ldr	x8, [x20]
  410324:	mov	x0, x20
  410328:	ldr	x8, [x8, #168]
  41032c:	blr	x8
  410330:	cmp	w0, #0xb
  410334:	b.eq	410354 <sqrt@plt+0xe934>  // b.none
  410338:	ldr	x20, [x20, #8]
  41033c:	cbnz	x20, 410320 <sqrt@plt+0xe900>
  410340:	adrp	x1, 423000 <_ZdlPvm@@Base+0x64dc>
  410344:	add	x1, x1, #0x3ff
  410348:	mov	w0, #0x208                 	// #520
  41034c:	bl	41afa0 <sqrt@plt+0x19580>
  410350:	mov	x20, xzr
  410354:	ldr	x8, [x20, #16]
  410358:	str	x8, [x21]
  41035c:	cbz	x8, 410370 <sqrt@plt+0xe950>
  410360:	ldr	x9, [x19, #8]
  410364:	add	x8, x8, #0x8
  410368:	str	x9, [x21, #8]
  41036c:	b	410374 <sqrt@plt+0xe954>
  410370:	add	x8, x21, #0x8
  410374:	str	xzr, [x8]
  410378:	ldr	x8, [x20, #8]
  41037c:	mov	x0, x20
  410380:	ldr	x21, [sp, #16]
  410384:	add	x9, x8, #0x10
  410388:	cmp	x8, #0x0
  41038c:	str	x8, [x19, #8]
  410390:	csel	x8, x19, x9, eq  // eq = none
  410394:	str	xzr, [x8]
  410398:	ldr	x8, [x20]
  41039c:	ldp	x20, x19, [sp, #32]
  4103a0:	ldr	x1, [x8, #8]
  4103a4:	ldp	x29, x30, [sp], #48
  4103a8:	br	x1
  4103ac:	mov	w8, #0xffffffff            	// #-1
  4103b0:	stp	xzr, xzr, [x0]
  4103b4:	str	xzr, [x0, #16]
  4103b8:	str	w8, [x0, #24]
  4103bc:	ret
  4103c0:	ldr	x0, [x0]
  4103c4:	b	401730 <free@plt>
  4103c8:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  4103cc:	add	x8, x8, #0x5b0
  4103d0:	mov	w9, #0x1                   	// #1
  4103d4:	mov	x10, #0x3ff0000000000000    	// #4607182418800017408
  4103d8:	stp	xzr, xzr, [x0, #8]
  4103dc:	str	wzr, [x0, #24]
  4103e0:	str	xzr, [x0, #32]
  4103e4:	str	wzr, [x0, #40]
  4103e8:	stp	xzr, xzr, [x0, #72]
  4103ec:	str	x8, [x0]
  4103f0:	str	w9, [x0, #48]
  4103f4:	str	x10, [x0, #64]
  4103f8:	ret
  4103fc:	mov	w8, #0x2                   	// #2
  410400:	str	w8, [x0, #48]
  410404:	str	d0, [x0, #56]
  410408:	ret
  41040c:	mov	w8, #0x3                   	// #3
  410410:	str	w8, [x0, #48]
  410414:	str	d0, [x0, #56]
  410418:	ret
  41041c:	str	d0, [x0, #64]
  410420:	ret
  410424:	ret
  410428:	ret
  41042c:	ret
  410430:	stp	x29, x30, [sp, #-32]!
  410434:	str	x19, [sp, #16]
  410438:	mov	x29, sp
  41043c:	mov	x19, x0
  410440:	mov	x0, x1
  410444:	bl	41d904 <_ZdlPvm@@Base+0xde0>
  410448:	str	x0, [x19, #80]
  41044c:	ldr	x19, [sp, #16]
  410450:	ldp	x29, x30, [sp], #32
  410454:	ret
  410458:	stp	x29, x30, [sp, #-32]!
  41045c:	str	x19, [sp, #16]
  410460:	mov	x29, sp
  410464:	mov	x19, x0
  410468:	mov	x0, x1
  41046c:	bl	41d904 <_ZdlPvm@@Base+0xde0>
  410470:	str	x0, [x19, #72]
  410474:	ldr	x19, [sp, #16]
  410478:	ldp	x29, x30, [sp], #32
  41047c:	ret
  410480:	ldr	x0, [x0, #72]
  410484:	ret
  410488:	str	wzr, [x0, #48]
  41048c:	ret
  410490:	stp	x29, x30, [sp, #-48]!
  410494:	stp	x22, x21, [sp, #16]
  410498:	stp	x20, x19, [sp, #32]
  41049c:	mov	x29, sp
  4104a0:	mov	x19, x0
  4104a4:	str	w2, [x0, #40]
  4104a8:	cbz	x1, 4105b0 <sqrt@plt+0xeb90>
  4104ac:	mov	x20, x1
  4104b0:	mov	x22, xzr
  4104b4:	mov	w21, #0x8                   	// #8
  4104b8:	mov	x8, x1
  4104bc:	ldr	x8, [x8]
  4104c0:	add	x21, x21, #0x20
  4104c4:	add	x22, x22, #0x1
  4104c8:	cbnz	x8, 4104bc <sqrt@plt+0xea9c>
  4104cc:	mov	x0, x21
  4104d0:	bl	401660 <_Znam@plt>
  4104d4:	mov	x8, x0
  4104d8:	str	x22, [x8], #8
  4104dc:	subs	x10, x21, #0x28
  4104e0:	mov	x9, x8
  4104e4:	b.eq	41053c <sqrt@plt+0xeb1c>  // b.none
  4104e8:	lsr	x9, x10, #5
  4104ec:	add	x11, x9, #0x1
  4104f0:	and	x12, x11, #0xffffffffffffffe
  4104f4:	add	x10, x0, #0x20
  4104f8:	mov	w13, #0xffffffff            	// #-1
  4104fc:	add	x9, x8, x12, lsl #5
  410500:	movi	v0.2d, #0x0
  410504:	mov	x14, x12
  410508:	stur	xzr, [x10, #-24]
  41050c:	str	xzr, [x10, #8]
  410510:	stur	xzr, [x10, #-8]
  410514:	str	xzr, [x10, #24]
  410518:	str	w13, [x10]
  41051c:	str	w13, [x10, #32]
  410520:	stur	d0, [x10, #-16]
  410524:	str	d0, [x10, #16]
  410528:	subs	x14, x14, #0x2
  41052c:	add	x10, x10, #0x40
  410530:	b.ne	410508 <sqrt@plt+0xeae8>  // b.any
  410534:	cmp	x11, x12
  410538:	b.eq	41055c <sqrt@plt+0xeb3c>  // b.none
  41053c:	add	x10, x0, x21
  410540:	mov	w11, #0xffffffff            	// #-1
  410544:	stp	xzr, xzr, [x9]
  410548:	str	xzr, [x9, #16]
  41054c:	str	w11, [x9, #24]
  410550:	add	x9, x9, #0x20
  410554:	cmp	x10, x9
  410558:	b.ne	410544 <sqrt@plt+0xeb24>  // b.any
  41055c:	mov	w9, wzr
  410560:	str	x8, [x19, #32]
  410564:	cbz	x20, 4105b8 <sqrt@plt+0xeb98>
  410568:	mov	x10, xzr
  41056c:	ldr	x11, [x20, #8]
  410570:	add	x8, x8, x10
  410574:	add	w9, w9, #0x1
  410578:	str	x11, [x8]
  41057c:	ldr	x11, [x20, #16]
  410580:	str	xzr, [x20, #8]
  410584:	str	x11, [x8, #8]
  410588:	ldr	x8, [x19, #32]
  41058c:	ldr	x11, [x20, #24]
  410590:	add	x12, x8, x10
  410594:	str	x11, [x12, #16]
  410598:	ldr	w11, [x20, #32]
  41059c:	add	x10, x10, #0x20
  4105a0:	str	w11, [x12, #24]
  4105a4:	ldr	x20, [x20]
  4105a8:	cbnz	x20, 41056c <sqrt@plt+0xeb4c>
  4105ac:	b	4105b8 <sqrt@plt+0xeb98>
  4105b0:	mov	w9, wzr
  4105b4:	str	xzr, [x19, #32]
  4105b8:	str	w9, [x19, #24]
  4105bc:	ldp	x20, x19, [sp, #32]
  4105c0:	ldp	x22, x21, [sp, #16]
  4105c4:	ldp	x29, x30, [sp], #48
  4105c8:	ret
  4105cc:	sub	sp, sp, #0x50
  4105d0:	str	d10, [sp, #16]
  4105d4:	stp	d9, d8, [sp, #24]
  4105d8:	stp	x29, x30, [sp, #40]
  4105dc:	str	x21, [sp, #56]
  4105e0:	stp	x20, x19, [sp, #64]
  4105e4:	add	x29, sp, #0x10
  4105e8:	ldr	w8, [x0, #40]
  4105ec:	mov	x19, x0
  4105f0:	fmov	d8, xzr
  4105f4:	cbz	w8, 410644 <sqrt@plt+0xec24>
  4105f8:	ldr	x8, [x19]
  4105fc:	mov	x0, x19
  410600:	ldr	x8, [x8, #120]
  410604:	blr	x8
  410608:	ldr	x8, [x19]
  41060c:	mov	x0, x19
  410610:	mov	v9.16b, v0.16b
  410614:	mov	v10.16b, v1.16b
  410618:	ldr	x8, [x8, #112]
  41061c:	blr	x8
  410620:	mov	v2.16b, v1.16b
  410624:	fsub	d1, d9, d0
  410628:	fcmp	d1, #0.0
  41062c:	fsub	d0, d10, d2
  410630:	b.ne	41063c <sqrt@plt+0xec1c>  // b.any
  410634:	fcmp	d0, #0.0
  410638:	b.eq	410644 <sqrt@plt+0xec24>  // b.none
  41063c:	bl	401800 <atan2@plt>
  410640:	mov	v8.16b, v0.16b
  410644:	ldr	x8, [x19, #32]
  410648:	cbz	x8, 4106ac <sqrt@plt+0xec8c>
  41064c:	adrp	x21, 438000 <_Znam@GLIBCXX_3.4>
  410650:	ldr	x0, [x21, #3680]
  410654:	ldp	x2, x1, [x19, #72]
  410658:	ldr	x8, [x0]
  41065c:	ldr	x8, [x8, #112]
  410660:	blr	x8
  410664:	ldr	x8, [x19]
  410668:	ldr	x20, [x21, #3680]
  41066c:	mov	x0, x19
  410670:	ldr	x8, [x8, #128]
  410674:	blr	x8
  410678:	stp	d0, d1, [sp]
  41067c:	ldr	x8, [x20]
  410680:	ldr	x2, [x19, #32]
  410684:	ldr	w3, [x19, #24]
  410688:	mov	x1, sp
  41068c:	ldr	x8, [x8, #40]
  410690:	mov	x0, x20
  410694:	mov	v0.16b, v8.16b
  410698:	blr	x8
  41069c:	ldr	x0, [x21, #3680]
  4106a0:	ldr	x8, [x0]
  4106a4:	ldr	x8, [x8, #120]
  4106a8:	blr	x8
  4106ac:	ldp	x20, x19, [sp, #64]
  4106b0:	ldr	x21, [sp, #56]
  4106b4:	ldp	x29, x30, [sp, #40]
  4106b8:	ldp	d9, d8, [sp, #24]
  4106bc:	ldr	d10, [sp, #16]
  4106c0:	add	sp, sp, #0x50
  4106c4:	ret
  4106c8:	brk	#0x1
  4106cc:	mov	w8, #0x1                   	// #1
  4106d0:	str	w8, [x0, #48]
  4106d4:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  4106d8:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  4106dc:	add	x8, x8, #0x6a0
  4106e0:	stp	xzr, xzr, [x0, #8]
  4106e4:	str	wzr, [x0, #24]
  4106e8:	str	xzr, [x0, #32]
  4106ec:	str	wzr, [x0, #40]
  4106f0:	stp	xzr, xzr, [x0, #88]
  4106f4:	stp	x9, xzr, [x0, #64]
  4106f8:	str	x8, [x0]
  4106fc:	str	xzr, [x0, #80]
  410700:	ldr	q0, [x1]
  410704:	stur	q0, [x0, #104]
  410708:	ret
  41070c:	ldur	q0, [x0, #104]
  410710:	ldur	q1, [x0, #88]
  410714:	ldr	w8, [x1]
  410718:	fmov	v2.2d, #-5.000000000000000000e-01
  41071c:	fmul	v0.2d, v0.2d, v2.2d
  410720:	fadd	v4.2d, v1.2d, v0.2d
  410724:	cbz	w8, 410748 <sqrt@plt+0xed28>
  410728:	mov	d0, v4.d[1]
  41072c:	stur	q4, [x1, #8]
  410730:	stur	q4, [x1, #24]
  410734:	str	wzr, [x1]
  410738:	mov	v3.16b, v4.16b
  41073c:	mov	v2.16b, v0.16b
  410740:	mov	v1.16b, v4.16b
  410744:	b	4107c8 <sqrt@plt+0xeda8>
  410748:	ldr	d1, [x1, #8]
  41074c:	fcmp	d4, d1
  410750:	b.mi	410784 <sqrt@plt+0xed64>  // b.first
  410754:	ldr	d2, [x1, #16]
  410758:	mov	d0, v4.d[1]
  41075c:	fcmp	d0, d2
  410760:	b.mi	41079c <sqrt@plt+0xed7c>  // b.first
  410764:	ldr	d3, [x1, #24]
  410768:	fcmp	d4, d3
  41076c:	b.gt	4107b0 <sqrt@plt+0xed90>
  410770:	ldr	d4, [x1, #32]
  410774:	fcmp	d0, d4
  410778:	b.le	4107c4 <sqrt@plt+0xeda4>
  41077c:	str	d0, [x1, #32]
  410780:	b	4107c8 <sqrt@plt+0xeda8>
  410784:	mov	v1.16b, v4.16b
  410788:	str	d4, [x1, #8]
  41078c:	ldr	d2, [x1, #16]
  410790:	mov	d0, v4.d[1]
  410794:	fcmp	d0, d2
  410798:	b.pl	410764 <sqrt@plt+0xed44>  // b.nfrst
  41079c:	mov	v2.16b, v0.16b
  4107a0:	str	d0, [x1, #16]
  4107a4:	ldr	d3, [x1, #24]
  4107a8:	fcmp	d4, d3
  4107ac:	b.le	410770 <sqrt@plt+0xed50>
  4107b0:	mov	v3.16b, v4.16b
  4107b4:	str	d4, [x1, #24]
  4107b8:	ldr	d4, [x1, #32]
  4107bc:	fcmp	d0, d4
  4107c0:	b.gt	41077c <sqrt@plt+0xed5c>
  4107c4:	mov	v0.16b, v4.16b
  4107c8:	ldp	d5, d6, [x0, #104]
  4107cc:	ldp	d7, d16, [x0, #88]
  4107d0:	fmov	d4, #5.000000000000000000e-01
  4107d4:	fmul	d5, d5, d4
  4107d8:	fmul	d6, d6, d4
  4107dc:	fadd	d4, d5, d7
  4107e0:	fcmp	d4, d1
  4107e4:	fadd	d1, d6, d16
  4107e8:	b.mi	410808 <sqrt@plt+0xede8>  // b.first
  4107ec:	fcmp	d1, d2
  4107f0:	b.mi	410814 <sqrt@plt+0xedf4>  // b.first
  4107f4:	fcmp	d4, d3
  4107f8:	b.gt	410820 <sqrt@plt+0xee00>
  4107fc:	fcmp	d1, d0
  410800:	b.gt	41082c <sqrt@plt+0xee0c>
  410804:	ret
  410808:	str	d4, [x1, #8]
  41080c:	fcmp	d1, d2
  410810:	b.pl	4107f4 <sqrt@plt+0xedd4>  // b.nfrst
  410814:	str	d1, [x1, #16]
  410818:	fcmp	d4, d3
  41081c:	b.le	4107fc <sqrt@plt+0xeddc>
  410820:	str	d4, [x1, #24]
  410824:	fcmp	d1, d0
  410828:	b.le	410804 <sqrt@plt+0xede4>
  41082c:	str	d1, [x1, #32]
  410830:	ret
  410834:	ldr	q0, [x1]
  410838:	ldur	q1, [x0, #88]
  41083c:	fadd	v0.2d, v0.2d, v1.2d
  410840:	stur	q0, [x0, #88]
  410844:	ret
  410848:	mov	w8, #0x1                   	// #1
  41084c:	str	w8, [x0, #48]
  410850:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  410854:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  410858:	add	x8, x8, #0x6a0
  41085c:	str	xzr, [x0, #32]
  410860:	str	wzr, [x0, #40]
  410864:	stp	xzr, xzr, [x0, #8]
  410868:	str	wzr, [x0, #24]
  41086c:	stp	xzr, xzr, [x0, #88]
  410870:	stp	xzr, xzr, [x0, #72]
  410874:	str	x8, [x0]
  410878:	str	x9, [x0, #64]
  41087c:	ldr	q0, [x1]
  410880:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  410884:	add	x8, x8, #0x790
  410888:	mov	x9, #0xbff0000000000000    	// #-4616189618054758400
  41088c:	str	x8, [x0]
  410890:	stp	xzr, xzr, [x0, #136]
  410894:	stur	q0, [x0, #104]
  410898:	stp	x9, xzr, [x0, #120]
  41089c:	ret
  4108a0:	str	d8, [sp, #-32]!
  4108a4:	stp	x29, x30, [sp, #8]
  4108a8:	str	x19, [sp, #24]
  4108ac:	mov	x29, sp
  4108b0:	mov	v8.16b, v0.16b
  4108b4:	fcmp	d0, #0.0
  4108b8:	mov	x19, x0
  4108bc:	b.ge	4108d0 <sqrt@plt+0xeeb0>  // b.tcont
  4108c0:	adrp	x1, 423000 <_ZdlPvm@@Base+0x64dc>
  4108c4:	add	x1, x1, #0x3ff
  4108c8:	mov	w0, #0x2dc                 	// #732
  4108cc:	bl	41afa0 <sqrt@plt+0x19580>
  4108d0:	str	d8, [x19, #120]
  4108d4:	ldr	x19, [sp, #24]
  4108d8:	ldp	x29, x30, [sp, #8]
  4108dc:	ldr	d8, [sp], #32
  4108e0:	ret
  4108e4:	str	d0, [x0, #128]
  4108e8:	ret
  4108ec:	str	d0, [x0, #136]
  4108f0:	ret
  4108f4:	stp	x29, x30, [sp, #-32]!
  4108f8:	str	x19, [sp, #16]
  4108fc:	mov	x29, sp
  410900:	mov	x19, x0
  410904:	mov	x0, x1
  410908:	bl	41d904 <_ZdlPvm@@Base+0xde0>
  41090c:	str	x0, [x19, #144]
  410910:	ldr	x19, [sp, #16]
  410914:	ldp	x29, x30, [sp], #32
  410918:	ret
  41091c:	mov	w8, #0x1                   	// #1
  410920:	str	w8, [x0, #48]
  410924:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  410928:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  41092c:	add	x8, x8, #0x6a0
  410930:	str	xzr, [x0, #32]
  410934:	str	wzr, [x0, #40]
  410938:	stp	xzr, xzr, [x0, #8]
  41093c:	str	wzr, [x0, #24]
  410940:	stp	xzr, xzr, [x0, #88]
  410944:	stp	xzr, xzr, [x0, #72]
  410948:	str	x9, [x0, #64]
  41094c:	str	x8, [x0]
  410950:	ldr	q1, [x1]
  410954:	fneg	d3, d0
  410958:	adrp	x9, 422000 <_ZdlPvm@@Base+0x54dc>
  41095c:	mov	x8, #0xbff0000000000000    	// #-4616189618054758400
  410960:	stur	q1, [x0, #104]
  410964:	ldp	d1, d2, [x0, #104]
  410968:	add	x9, x9, #0x880
  41096c:	stp	xzr, xzr, [x0, #136]
  410970:	stp	x8, xzr, [x0, #120]
  410974:	fcmp	d1, #0.0
  410978:	fcsel	d1, d0, d3, gt
  41097c:	fcmp	d2, #0.0
  410980:	fcsel	d0, d0, d3, gt
  410984:	str	x9, [x0]
  410988:	stp	d1, d0, [x0, #152]
  41098c:	ret
  410990:	ldur	q1, [x0, #104]
  410994:	mov	x8, #0x8868                	// #34920
  410998:	ldur	q0, [x0, #88]
  41099c:	ldur	q3, [x0, #152]
  4109a0:	movk	x8, #0x3301, lsl #16
  4109a4:	movk	x8, #0xbec3, lsl #32
  4109a8:	fmov	v2.2d, #5.000000000000000000e-01
  4109ac:	movk	x8, #0xbfd2, lsl #48
  4109b0:	dup	v4.2d, x8
  4109b4:	fmul	v1.2d, v1.2d, v2.2d
  4109b8:	fadd	v0.2d, v0.2d, v1.2d
  4109bc:	fmul	v1.2d, v3.2d, v4.2d
  4109c0:	fadd	v0.2d, v0.2d, v1.2d
  4109c4:	mov	d1, v0.d[1]
  4109c8:	ret
  4109cc:	ldur	q1, [x0, #104]
  4109d0:	mov	x8, #0x8868                	// #34920
  4109d4:	ldur	q0, [x0, #88]
  4109d8:	ldur	q3, [x0, #152]
  4109dc:	movk	x8, #0x3301, lsl #16
  4109e0:	movk	x8, #0xbec3, lsl #32
  4109e4:	fmov	v2.2d, #5.000000000000000000e-01
  4109e8:	movk	x8, #0x3fd2, lsl #48
  4109ec:	fmul	v1.2d, v1.2d, v2.2d
  4109f0:	dup	v2.2d, x8
  4109f4:	fmul	v2.2d, v3.2d, v2.2d
  4109f8:	fsub	v3.2d, v0.2d, v1.2d
  4109fc:	fadd	v0.2d, v0.2d, v1.2d
  410a00:	mov	v3.d[1], v0.d[1]
  410a04:	fsub	v1.2d, v3.2d, v2.2d
  410a08:	fadd	v0.2d, v3.2d, v2.2d
  410a0c:	mov	d1, v1.d[1]
  410a10:	ret
  410a14:	ldur	q1, [x0, #104]
  410a18:	mov	x8, #0x8868                	// #34920
  410a1c:	ldur	q0, [x0, #88]
  410a20:	ldur	q3, [x0, #152]
  410a24:	movk	x8, #0x3301, lsl #16
  410a28:	movk	x8, #0xbec3, lsl #32
  410a2c:	fmov	v2.2d, #5.000000000000000000e-01
  410a30:	movk	x8, #0x3fd2, lsl #48
  410a34:	fmul	v1.2d, v1.2d, v2.2d
  410a38:	dup	v2.2d, x8
  410a3c:	fmul	v2.2d, v3.2d, v2.2d
  410a40:	fadd	v3.2d, v0.2d, v1.2d
  410a44:	fsub	v0.2d, v0.2d, v1.2d
  410a48:	mov	v3.d[1], v0.d[1]
  410a4c:	fadd	v1.2d, v3.2d, v2.2d
  410a50:	fsub	v0.2d, v3.2d, v2.2d
  410a54:	mov	d1, v1.d[1]
  410a58:	ret
  410a5c:	ldur	q1, [x0, #104]
  410a60:	mov	x8, #0x8868                	// #34920
  410a64:	ldur	q0, [x0, #88]
  410a68:	ldur	q3, [x0, #152]
  410a6c:	movk	x8, #0x3301, lsl #16
  410a70:	movk	x8, #0xbec3, lsl #32
  410a74:	fmov	v2.2d, #-5.000000000000000000e-01
  410a78:	movk	x8, #0x3fd2, lsl #48
  410a7c:	dup	v4.2d, x8
  410a80:	fmul	v1.2d, v1.2d, v2.2d
  410a84:	fadd	v0.2d, v0.2d, v1.2d
  410a88:	fmul	v1.2d, v3.2d, v4.2d
  410a8c:	fadd	v0.2d, v0.2d, v1.2d
  410a90:	mov	d1, v0.d[1]
  410a94:	ret
  410a98:	sub	sp, sp, #0x70
  410a9c:	stp	x29, x30, [sp, #64]
  410aa0:	str	x21, [sp, #80]
  410aa4:	stp	x20, x19, [sp, #96]
  410aa8:	add	x29, sp, #0x40
  410aac:	mov	x19, x0
  410ab0:	ldr	w8, [x19, #48]!
  410ab4:	mov	x20, x0
  410ab8:	cbnz	w8, 410ad0 <sqrt@plt+0xf0b0>
  410abc:	ldr	d0, [x20, #120]
  410ac0:	fcmp	d0, #0.0
  410ac4:	b.pl	410ad0 <sqrt@plt+0xf0b0>  // b.nfrst
  410ac8:	ldr	x8, [x20, #144]
  410acc:	cbz	x8, 410bc0 <sqrt@plt+0xf1a0>
  410ad0:	adrp	x21, 438000 <_Znam@GLIBCXX_3.4>
  410ad4:	ldr	x0, [x21, #3680]
  410ad8:	ldr	x1, [x20, #144]
  410adc:	ldr	x2, [x20, #72]
  410ae0:	ldr	x8, [x0]
  410ae4:	ldr	x8, [x8, #112]
  410ae8:	blr	x8
  410aec:	ldr	d0, [x20, #152]
  410af0:	fcmp	d0, #0.0
  410af4:	b.ne	410b78 <sqrt@plt+0xf158>  // b.any
  410af8:	ldp	d0, d1, [x20, #104]
  410afc:	ldr	d3, [x20, #136]
  410b00:	ldp	d4, d5, [x20, #88]
  410b04:	fmov	d2, #5.000000000000000000e-01
  410b08:	fmul	d1, d1, d2
  410b0c:	fmul	d0, d0, d2
  410b10:	fsub	d2, d1, d3
  410b14:	fadd	d6, d0, d4
  410b18:	fsub	d2, d5, d2
  410b1c:	stp	d6, d2, [sp]
  410b20:	ldr	d2, [x20, #128]
  410b24:	ldr	x0, [x21, #3680]
  410b28:	fadd	d3, d1, d3
  410b2c:	fadd	d6, d1, d5
  410b30:	fsub	d1, d5, d1
  410b34:	fadd	d3, d3, d5
  410b38:	fadd	d5, d0, d2
  410b3c:	fsub	d2, d0, d2
  410b40:	fsub	d0, d4, d0
  410b44:	fadd	d5, d4, d5
  410b48:	fsub	d2, d4, d2
  410b4c:	stp	d5, d3, [sp, #16]
  410b50:	stp	d2, d6, [sp, #32]
  410b54:	stp	d0, d1, [sp, #48]
  410b58:	ldr	x8, [x0]
  410b5c:	ldr	d0, [x20, #120]
  410b60:	mov	x1, sp
  410b64:	mov	w2, #0x4                   	// #4
  410b68:	ldr	x8, [x8, #56]
  410b6c:	mov	x3, x19
  410b70:	blr	x8
  410b74:	b	410bb0 <sqrt@plt+0xf190>
  410b78:	ldp	d1, d2, [x20, #104]
  410b7c:	ldr	x0, [x21, #3680]
  410b80:	add	x1, x20, #0x58
  410b84:	fabs	d0, d0
  410b88:	fabs	d1, d1
  410b8c:	fabs	d2, d2
  410b90:	stp	d1, d2, [sp]
  410b94:	ldr	x8, [x0]
  410b98:	ldr	d1, [x20, #120]
  410b9c:	ldr	x4, [x20, #144]
  410ba0:	mov	x2, sp
  410ba4:	ldr	x8, [x8, #88]
  410ba8:	mov	x3, x19
  410bac:	blr	x8
  410bb0:	ldr	x0, [x21, #3680]
  410bb4:	ldr	x8, [x0]
  410bb8:	ldr	x8, [x8, #120]
  410bbc:	blr	x8
  410bc0:	ldp	x20, x19, [sp, #96]
  410bc4:	ldr	x21, [sp, #80]
  410bc8:	ldp	x29, x30, [sp, #64]
  410bcc:	add	sp, sp, #0x70
  410bd0:	ret
  410bd4:	str	d10, [sp, #-96]!
  410bd8:	stp	d9, d8, [sp, #16]
  410bdc:	stp	x29, x30, [sp, #32]
  410be0:	stp	x24, x23, [sp, #48]
  410be4:	stp	x22, x21, [sp, #64]
  410be8:	stp	x20, x19, [sp, #80]
  410bec:	mov	x29, sp
  410bf0:	ldr	x8, [x0]
  410bf4:	mov	x19, x2
  410bf8:	mov	x20, x1
  410bfc:	mov	x21, x0
  410c00:	adrp	x22, 43a000 <stderr@@GLIBC_2.17+0x1690>
  410c04:	tbz	w8, #12, 410c14 <sqrt@plt+0xf1f4>
  410c08:	tbz	w8, #13, 410c4c <sqrt@plt+0xf22c>
  410c0c:	tbz	w8, #14, 410c84 <sqrt@plt+0xf264>
  410c10:	b	410cb0 <sqrt@plt+0xf290>
  410c14:	tbz	w8, #8, 410c34 <sqrt@plt+0xf214>
  410c18:	ldrb	w9, [x22, #3728]
  410c1c:	cbz	w9, 410c34 <sqrt@plt+0xf214>
  410c20:	adrp	x9, 43a000 <stderr@@GLIBC_2.17+0x1690>
  410c24:	ldr	x9, [x9, #3752]
  410c28:	str	x9, [x21, #128]
  410c2c:	tbnz	w8, #13, 410c0c <sqrt@plt+0xf1ec>
  410c30:	b	410c4c <sqrt@plt+0xf22c>
  410c34:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  410c38:	add	x1, x21, #0x80
  410c3c:	add	x0, x0, #0x480
  410c40:	bl	405494 <sqrt@plt+0x3a74>
  410c44:	ldr	x8, [x21]
  410c48:	tbnz	w8, #13, 410c0c <sqrt@plt+0xf1ec>
  410c4c:	tbz	w8, #8, 410c6c <sqrt@plt+0xf24c>
  410c50:	ldrb	w9, [x22, #3728]
  410c54:	cbz	w9, 410c6c <sqrt@plt+0xf24c>
  410c58:	adrp	x9, 43a000 <stderr@@GLIBC_2.17+0x1690>
  410c5c:	ldr	x9, [x9, #3760]
  410c60:	str	x9, [x21, #144]
  410c64:	tbz	w8, #14, 410c84 <sqrt@plt+0xf264>
  410c68:	b	410cb0 <sqrt@plt+0xf290>
  410c6c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  410c70:	add	x1, x21, #0x90
  410c74:	add	x0, x0, #0x486
  410c78:	bl	405494 <sqrt@plt+0x3a74>
  410c7c:	ldr	x8, [x21]
  410c80:	tbnz	w8, #14, 410cb0 <sqrt@plt+0xf290>
  410c84:	tbz	w8, #8, 410ca0 <sqrt@plt+0xf280>
  410c88:	ldrb	w8, [x22, #3728]
  410c8c:	cbz	w8, 410ca0 <sqrt@plt+0xf280>
  410c90:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1690>
  410c94:	ldr	x8, [x8, #3768]
  410c98:	str	x8, [x21, #136]
  410c9c:	b	410cb0 <sqrt@plt+0xf290>
  410ca0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  410ca4:	add	x1, x21, #0x88
  410ca8:	add	x0, x0, #0x48d
  410cac:	bl	405494 <sqrt@plt+0x3a74>
  410cb0:	ldp	x9, x24, [x21, #136]
  410cb4:	ldr	x23, [x21, #128]
  410cb8:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1690>
  410cbc:	add	x8, x8, #0xe90
  410cc0:	mov	w10, #0x1                   	// #1
  410cc4:	stp	x23, x24, [x8, #24]
  410cc8:	strb	w10, [x8]
  410ccc:	str	x9, [x8, #40]
  410cd0:	and	x8, x9, #0x7fffffffffffffff
  410cd4:	fmov	d9, x24
  410cd8:	fmov	d10, x8
  410cdc:	fadd	d1, d10, d10
  410ce0:	fabs	d0, d9
  410ce4:	fmov	d8, x23
  410ce8:	fcmp	d1, d0
  410cec:	fmov	d0, #5.000000000000000000e-01
  410cf0:	str	x8, [x21, #136]
  410cf4:	b.le	410d08 <sqrt@plt+0xf2e8>
  410cf8:	fmul	d1, d9, d0
  410cfc:	fabs	d10, d1
  410d00:	fadd	d1, d10, d10
  410d04:	str	d10, [x21, #136]
  410d08:	fabs	d2, d8
  410d0c:	fcmp	d1, d2
  410d10:	b.le	410d20 <sqrt@plt+0xf300>
  410d14:	fmul	d0, d8, d0
  410d18:	fabs	d10, d0
  410d1c:	str	d10, [x21, #136]
  410d20:	mov	w0, #0xa8                  	// #168
  410d24:	bl	41ca74 <_Znwm@@Base>
  410d28:	mov	w8, #0x1                   	// #1
  410d2c:	fneg	d0, d10
  410d30:	fcmp	d9, #0.0
  410d34:	str	w8, [x0, #48]
  410d38:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  410d3c:	fcsel	d1, d10, d0, gt
  410d40:	fcmp	d8, #0.0
  410d44:	mov	x22, x0
  410d48:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  410d4c:	mov	x10, #0xbff0000000000000    	// #-4616189618054758400
  410d50:	add	x8, x8, #0x880
  410d54:	fcsel	d0, d10, d0, gt
  410d58:	str	xzr, [x0, #32]
  410d5c:	str	wzr, [x0, #40]
  410d60:	str	xzr, [x0, #16]
  410d64:	str	wzr, [x0, #24]
  410d68:	stp	xzr, xzr, [x0, #80]
  410d6c:	stp	xzr, x24, [x0, #96]
  410d70:	stp	xzr, xzr, [x0, #136]
  410d74:	stp	x10, xzr, [x0, #120]
  410d78:	stp	x9, xzr, [x0, #64]
  410d7c:	str	x23, [x0, #112]
  410d80:	stp	x8, xzr, [x0]
  410d84:	stp	d1, d0, [x0, #152]
  410d88:	mov	x0, x21
  410d8c:	mov	x1, x22
  410d90:	mov	x2, x20
  410d94:	mov	x3, x19
  410d98:	bl	410dd4 <sqrt@plt+0xf3b4>
  410d9c:	cbnz	w0, 410db4 <sqrt@plt+0xf394>
  410da0:	ldr	x8, [x22]
  410da4:	mov	x0, x22
  410da8:	ldr	x8, [x8, #8]
  410dac:	blr	x8
  410db0:	mov	x22, xzr
  410db4:	mov	x0, x22
  410db8:	ldp	x20, x19, [sp, #80]
  410dbc:	ldp	x22, x21, [sp, #64]
  410dc0:	ldp	x24, x23, [sp, #48]
  410dc4:	ldp	x29, x30, [sp, #32]
  410dc8:	ldp	d9, d8, [sp, #16]
  410dcc:	ldr	d10, [sp], #96
  410dd0:	ret
  410dd4:	sub	sp, sp, #0x80
  410dd8:	stp	d9, d8, [sp, #64]
  410ddc:	stp	x29, x30, [sp, #80]
  410de0:	str	x21, [sp, #96]
  410de4:	stp	x20, x19, [sp, #112]
  410de8:	add	x29, sp, #0x40
  410dec:	stp	xzr, xzr, [x29, #-16]
  410df0:	ldr	w8, [x3]
  410df4:	mov	x19, x2
  410df8:	mov	x20, x1
  410dfc:	mov	x21, x0
  410e00:	cmp	w8, #0x3
  410e04:	str	w8, [x0, #232]
  410e08:	b.hi	410e4c <sqrt@plt+0xf42c>  // b.pmore
  410e0c:	adrp	x9, 422000 <_ZdlPvm@@Base+0x54dc>
  410e10:	add	x9, x9, #0x258
  410e14:	adr	x10, 410e24 <sqrt@plt+0xf404>
  410e18:	ldrb	w11, [x9, x8]
  410e1c:	add	x10, x10, x11, lsl #2
  410e20:	br	x10
  410e24:	ldr	x8, [x20]
  410e28:	mov	x0, x20
  410e2c:	ldr	x8, [x8, #24]
  410e30:	blr	x8
  410e34:	fmov	d1, #5.000000000000000000e-01
  410e38:	fmul	d8, d0, d1
  410e3c:	fmov	d9, xzr
  410e40:	ldr	x8, [x21]
  410e44:	tbnz	w8, #10, 410eac <sqrt@plt+0xf48c>
  410e48:	b	410f10 <sqrt@plt+0xf4f0>
  410e4c:	adrp	x1, 423000 <_ZdlPvm@@Base+0x64dc>
  410e50:	add	x1, x1, #0x3ff
  410e54:	mov	w0, #0x374                 	// #884
  410e58:	bl	41afa0 <sqrt@plt+0x19580>
  410e5c:	fmov	d8, xzr
  410e60:	fmov	d9, xzr
  410e64:	ldr	x8, [x21]
  410e68:	tbnz	w8, #10, 410eac <sqrt@plt+0xf48c>
  410e6c:	b	410f10 <sqrt@plt+0xf4f0>
  410e70:	ldr	x8, [x20]
  410e74:	mov	x0, x20
  410e78:	ldr	x8, [x8, #40]
  410e7c:	blr	x8
  410e80:	fmov	d1, #5.000000000000000000e-01
  410e84:	b	410f00 <sqrt@plt+0xf4e0>
  410e88:	ldr	x8, [x20]
  410e8c:	mov	x0, x20
  410e90:	ldr	x8, [x8, #24]
  410e94:	blr	x8
  410e98:	fmov	d1, #-5.000000000000000000e-01
  410e9c:	fmul	d8, d0, d1
  410ea0:	fmov	d9, xzr
  410ea4:	ldr	x8, [x21]
  410ea8:	tbz	w8, #10, 410f10 <sqrt@plt+0xf4f0>
  410eac:	ldr	q0, [x21, #80]
  410eb0:	stur	q0, [x29, #-16]
  410eb4:	tbz	w8, #11, 410f3c <sqrt@plt+0xf51c>
  410eb8:	str	x20, [sp]
  410ebc:	ldr	x0, [x21, #112]
  410ec0:	mov	x1, sp
  410ec4:	add	x2, sp, #0x18
  410ec8:	bl	410f84 <sqrt@plt+0xf564>
  410ecc:	cbz	w0, 410f6c <sqrt@plt+0xf54c>
  410ed0:	ldr	x0, [sp, #24]
  410ed4:	cbz	x0, 410f2c <sqrt@plt+0xf50c>
  410ed8:	ldr	x8, [x0]
  410edc:	ldr	x8, [x8, #16]
  410ee0:	blr	x8
  410ee4:	mov	v0.d[1], v1.d[0]
  410ee8:	b	410f30 <sqrt@plt+0xf510>
  410eec:	ldr	x8, [x20]
  410ef0:	mov	x0, x20
  410ef4:	ldr	x8, [x8, #40]
  410ef8:	blr	x8
  410efc:	fmov	d1, #-5.000000000000000000e-01
  410f00:	fmul	d9, d0, d1
  410f04:	fmov	d8, xzr
  410f08:	ldr	x8, [x21]
  410f0c:	tbnz	w8, #10, 410eac <sqrt@plt+0xf48c>
  410f10:	ldr	q0, [x19]
  410f14:	stur	q0, [x29, #-16]
  410f18:	ldp	d0, d1, [x29, #-16]
  410f1c:	fadd	d0, d8, d0
  410f20:	fadd	d1, d9, d1
  410f24:	stp	d0, d1, [x29, #-16]
  410f28:	b	410f3c <sqrt@plt+0xf51c>
  410f2c:	ldur	q0, [sp, #32]
  410f30:	ldur	q1, [x29, #-16]
  410f34:	fsub	v0.2d, v1.2d, v0.2d
  410f38:	stur	q0, [x29, #-16]
  410f3c:	ldr	x8, [x20]
  410f40:	sub	x1, x29, #0x10
  410f44:	mov	x0, x20
  410f48:	ldr	x8, [x8, #144]
  410f4c:	blr	x8
  410f50:	ldp	d0, d1, [x29, #-16]
  410f54:	mov	w0, #0x1                   	// #1
  410f58:	fadd	d0, d8, d0
  410f5c:	fadd	d1, d9, d1
  410f60:	stp	d0, d1, [x29, #-16]
  410f64:	ldur	q0, [x29, #-16]
  410f68:	str	q0, [x19]
  410f6c:	ldp	x20, x19, [sp, #112]
  410f70:	ldr	x21, [sp, #96]
  410f74:	ldp	x29, x30, [sp, #80]
  410f78:	ldp	d9, d8, [sp, #64]
  410f7c:	add	sp, sp, #0x80
  410f80:	ret
  410f84:	sub	sp, sp, #0x50
  410f88:	stp	x29, x30, [sp, #32]
  410f8c:	stp	x22, x21, [sp, #48]
  410f90:	stp	x20, x19, [sp, #64]
  410f94:	add	x29, sp, #0x20
  410f98:	ldr	w8, [x0, #48]
  410f9c:	mov	x19, x2
  410fa0:	mov	x21, x0
  410fa4:	cbz	w8, 410fcc <sqrt@plt+0xf5ac>
  410fa8:	ldr	q0, [x21]
  410fac:	str	xzr, [x19]
  410fb0:	stur	q0, [x19, #8]
  410fb4:	mov	w0, #0x1                   	// #1
  410fb8:	ldp	x20, x19, [sp, #64]
  410fbc:	ldp	x22, x21, [sp, #48]
  410fc0:	ldp	x29, x30, [sp, #32]
  410fc4:	add	sp, sp, #0x50
  410fc8:	ret
  410fcc:	ldr	x22, [x21, #32]
  410fd0:	mov	x20, x1
  410fd4:	mov	x0, x1
  410fd8:	cbz	x22, 411004 <sqrt@plt+0xf5e4>
  410fdc:	mov	x0, x20
  410fe0:	ldr	x0, [x0]
  410fe4:	cbz	x0, 41105c <sqrt@plt+0xf63c>
  410fe8:	ldr	x8, [x0]
  410fec:	ldr	x1, [x22, #8]
  410ff0:	ldr	x8, [x8, #136]
  410ff4:	blr	x8
  410ff8:	cbz	x0, 41105c <sqrt@plt+0xf63c>
  410ffc:	ldr	x22, [x22]
  411000:	cbnz	x22, 410fe0 <sqrt@plt+0xf5c0>
  411004:	ldp	x8, x9, [x21, #16]
  411008:	and	x10, x9, #0x1
  41100c:	cmp	x9, #0x0
  411010:	orr	x12, x10, x8
  411014:	cset	w11, eq  // eq = none
  411018:	cmp	x12, #0x0
  41101c:	cset	w12, eq  // eq = none
  411020:	cbnz	x8, 41102c <sqrt@plt+0xf60c>
  411024:	orr	w11, w11, w12
  411028:	tbnz	w11, #0, 41108c <sqrt@plt+0xf66c>
  41102c:	ldr	x11, [x0]
  411030:	cbz	x11, 41108c <sqrt@plt+0xf66c>
  411034:	add	x0, x11, x9, asr #1
  411038:	cbz	x10, 411044 <sqrt@plt+0xf624>
  41103c:	ldr	x9, [x0]
  411040:	ldr	x8, [x9, x8]
  411044:	blr	x8
  411048:	stp	d0, d1, [x19, #8]
  41104c:	str	xzr, [x19]
  411050:	ldr	x0, [x21, #40]
  411054:	cbnz	x0, 4110a4 <sqrt@plt+0xf684>
  411058:	b	410fb4 <sqrt@plt+0xf594>
  41105c:	ldr	x1, [x22, #8]
  411060:	add	x0, sp, #0x8
  411064:	bl	41b3d4 <sqrt@plt+0x199b4>
  411068:	adrp	x2, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41106c:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  411070:	add	x2, x2, #0xa10
  411074:	add	x0, x0, #0x42c
  411078:	add	x1, sp, #0x8
  41107c:	mov	x3, x2
  411080:	bl	4063f0 <sqrt@plt+0x49d0>
  411084:	mov	w0, wzr
  411088:	b	410fb8 <sqrt@plt+0xf598>
  41108c:	ldr	x8, [x0, #16]
  411090:	ldr	q0, [x0]
  411094:	str	x8, [x19, #16]
  411098:	str	q0, [x19]
  41109c:	ldr	x0, [x21, #40]
  4110a0:	cbz	x0, 410fb4 <sqrt@plt+0xf594>
  4110a4:	add	x2, sp, #0x8
  4110a8:	mov	x1, x20
  4110ac:	bl	410f84 <sqrt@plt+0xf564>
  4110b0:	cbz	w0, 410fb8 <sqrt@plt+0xf598>
  4110b4:	ldr	x8, [sp, #24]
  4110b8:	str	x8, [x19, #16]
  4110bc:	ldr	x8, [x19]
  4110c0:	ldr	x9, [sp, #8]
  4110c4:	cmp	x8, x9
  4110c8:	b.eq	410fb4 <sqrt@plt+0xf594>  // b.none
  4110cc:	str	xzr, [x19]
  4110d0:	b	410fb4 <sqrt@plt+0xf594>
  4110d4:	mov	w8, #0x1                   	// #1
  4110d8:	str	w8, [x0, #48]
  4110dc:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  4110e0:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  4110e4:	add	x8, x8, #0x6a0
  4110e8:	str	xzr, [x0, #32]
  4110ec:	str	wzr, [x0, #40]
  4110f0:	stp	xzr, xzr, [x0, #8]
  4110f4:	str	wzr, [x0, #24]
  4110f8:	stp	xzr, xzr, [x0, #88]
  4110fc:	stp	xzr, xzr, [x0, #72]
  411100:	str	x9, [x0, #64]
  411104:	str	x8, [x0]
  411108:	ldr	q0, [x1]
  41110c:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  411110:	add	x8, x8, #0x970
  411114:	str	x8, [x0]
  411118:	stur	q0, [x0, #104]
  41111c:	ldr	q0, [x2]
  411120:	str	x3, [x0, #136]
  411124:	stur	q0, [x0, #120]
  411128:	ret
  41112c:	stp	x29, x30, [sp, #-48]!
  411130:	stp	x20, x19, [sp, #32]
  411134:	ldr	x20, [x0, #136]
  411138:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  41113c:	mov	x19, x0
  411140:	add	x8, x8, #0x970
  411144:	str	x21, [sp, #16]
  411148:	mov	x29, sp
  41114c:	str	x8, [x0]
  411150:	cbz	x20, 411164 <sqrt@plt+0xf744>
  411154:	mov	x0, x20
  411158:	bl	401d78 <sqrt@plt+0x358>
  41115c:	mov	x0, x20
  411160:	bl	41cb18 <_ZdlPv@@Base>
  411164:	ldr	x0, [x19, #120]
  411168:	cbz	x0, 411184 <sqrt@plt+0xf764>
  41116c:	ldr	x8, [x0]
  411170:	ldr	x20, [x0, #16]
  411174:	ldr	x8, [x8, #8]
  411178:	blr	x8
  41117c:	mov	x0, x20
  411180:	cbnz	x20, 41116c <sqrt@plt+0xf74c>
  411184:	ldr	x8, [x19, #32]
  411188:	adrp	x9, 422000 <_ZdlPvm@@Base+0x54dc>
  41118c:	add	x9, x9, #0x5b0
  411190:	str	x9, [x19]
  411194:	cbz	x8, 4111d0 <sqrt@plt+0xf7b0>
  411198:	mov	x19, x8
  41119c:	ldr	x9, [x19, #-8]!
  4111a0:	cbz	x9, 4111bc <sqrt@plt+0xf79c>
  4111a4:	lsl	x20, x9, #5
  4111a8:	sub	x21, x8, #0x20
  4111ac:	ldr	x0, [x21, x20]
  4111b0:	bl	401730 <free@plt>
  4111b4:	subs	x20, x20, #0x20
  4111b8:	b.ne	4111ac <sqrt@plt+0xf78c>  // b.any
  4111bc:	mov	x0, x19
  4111c0:	ldp	x20, x19, [sp, #32]
  4111c4:	ldr	x21, [sp, #16]
  4111c8:	ldp	x29, x30, [sp], #48
  4111cc:	b	4018c0 <_ZdaPv@plt>
  4111d0:	ldp	x20, x19, [sp, #32]
  4111d4:	ldr	x21, [sp, #16]
  4111d8:	ldp	x29, x30, [sp], #48
  4111dc:	ret
  4111e0:	stp	x29, x30, [sp, #-48]!
  4111e4:	stp	x22, x21, [sp, #16]
  4111e8:	stp	x20, x19, [sp, #32]
  4111ec:	ldr	x20, [x0, #136]
  4111f0:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  4111f4:	mov	x19, x0
  4111f8:	add	x8, x8, #0x970
  4111fc:	mov	x29, sp
  411200:	str	x8, [x0]
  411204:	cbz	x20, 411218 <sqrt@plt+0xf7f8>
  411208:	mov	x0, x20
  41120c:	bl	401d78 <sqrt@plt+0x358>
  411210:	mov	x0, x20
  411214:	bl	41cb18 <_ZdlPv@@Base>
  411218:	ldr	x0, [x19, #120]
  41121c:	cbz	x0, 411238 <sqrt@plt+0xf818>
  411220:	ldr	x8, [x0]
  411224:	ldr	x20, [x0, #16]
  411228:	ldr	x8, [x8, #8]
  41122c:	blr	x8
  411230:	mov	x0, x20
  411234:	cbnz	x20, 411220 <sqrt@plt+0xf800>
  411238:	ldr	x8, [x19, #32]
  41123c:	adrp	x9, 422000 <_ZdlPvm@@Base+0x54dc>
  411240:	add	x9, x9, #0x5b0
  411244:	str	x9, [x19]
  411248:	cbz	x8, 411278 <sqrt@plt+0xf858>
  41124c:	mov	x20, x8
  411250:	ldr	x9, [x20, #-8]!
  411254:	cbz	x9, 411270 <sqrt@plt+0xf850>
  411258:	lsl	x21, x9, #5
  41125c:	sub	x22, x8, #0x20
  411260:	ldr	x0, [x22, x21]
  411264:	bl	401730 <free@plt>
  411268:	subs	x21, x21, #0x20
  41126c:	b.ne	411260 <sqrt@plt+0xf840>  // b.any
  411270:	mov	x0, x20
  411274:	bl	4018c0 <_ZdaPv@plt>
  411278:	mov	x0, x19
  41127c:	ldp	x20, x19, [sp, #32]
  411280:	ldp	x22, x21, [sp, #16]
  411284:	ldp	x29, x30, [sp], #48
  411288:	b	41cb18 <_ZdlPv@@Base>
  41128c:	sub	sp, sp, #0x50
  411290:	stp	x29, x30, [sp, #32]
  411294:	str	x21, [sp, #48]
  411298:	stp	x20, x19, [sp, #64]
  41129c:	add	x29, sp, #0x20
  4112a0:	ldr	x8, [x0]
  4112a4:	adrp	x21, 438000 <_Znam@GLIBCXX_3.4>
  4112a8:	ldr	x20, [x21, #3680]
  4112ac:	mov	x19, x0
  4112b0:	ldr	x8, [x8, #104]
  4112b4:	blr	x8
  4112b8:	stp	d0, d1, [sp, #16]
  4112bc:	ldr	x8, [x19]
  4112c0:	mov	x0, x19
  4112c4:	ldr	x8, [x8, #80]
  4112c8:	blr	x8
  4112cc:	stp	d0, d1, [sp]
  4112d0:	ldr	x8, [x20]
  4112d4:	add	x1, sp, #0x10
  4112d8:	mov	x2, sp
  4112dc:	mov	x0, x20
  4112e0:	ldr	x8, [x8, #152]
  4112e4:	blr	x8
  4112e8:	ldr	x19, [x19, #120]
  4112ec:	cbz	x19, 411318 <sqrt@plt+0xf8f8>
  4112f0:	ldr	x8, [x19]
  4112f4:	mov	x0, x19
  4112f8:	ldr	x8, [x8, #176]
  4112fc:	blr	x8
  411300:	ldr	x8, [x19]
  411304:	mov	x0, x19
  411308:	ldr	x8, [x8, #184]
  41130c:	blr	x8
  411310:	ldr	x19, [x19, #16]
  411314:	cbnz	x19, 4112f0 <sqrt@plt+0xf8d0>
  411318:	ldr	x0, [x21, #3680]
  41131c:	ldr	x8, [x0]
  411320:	ldr	x8, [x8, #160]
  411324:	blr	x8
  411328:	ldp	x20, x19, [sp, #64]
  41132c:	ldr	x21, [sp, #48]
  411330:	ldp	x29, x30, [sp, #32]
  411334:	add	sp, sp, #0x50
  411338:	ret
  41133c:	stp	x29, x30, [sp, #-32]!
  411340:	str	x19, [sp, #16]
  411344:	mov	x29, sp
  411348:	cbz	x0, 411378 <sqrt@plt+0xf958>
  41134c:	mov	x19, x0
  411350:	ldr	x8, [x19]
  411354:	mov	x0, x19
  411358:	ldr	x8, [x8, #176]
  41135c:	blr	x8
  411360:	ldr	x8, [x19]
  411364:	mov	x0, x19
  411368:	ldr	x8, [x8, #184]
  41136c:	blr	x8
  411370:	ldr	x19, [x19, #16]
  411374:	cbnz	x19, 411350 <sqrt@plt+0xf930>
  411378:	ldr	x19, [sp, #16]
  41137c:	ldp	x29, x30, [sp], #32
  411380:	ret
  411384:	sub	sp, sp, #0x50
  411388:	stp	x29, x30, [sp, #32]
  41138c:	str	x21, [sp, #48]
  411390:	stp	x20, x19, [sp, #64]
  411394:	add	x29, sp, #0x20
  411398:	ldr	q0, [x1]
  41139c:	ldur	q1, [x0, #88]
  4113a0:	ldr	x21, [x0, #120]
  4113a4:	mov	x19, x1
  4113a8:	mov	x20, x0
  4113ac:	fadd	v0.2d, v0.2d, v1.2d
  4113b0:	stur	q0, [x0, #88]
  4113b4:	cbz	x21, 4113d4 <sqrt@plt+0xf9b4>
  4113b8:	ldr	x8, [x21]
  4113bc:	mov	x0, x21
  4113c0:	mov	x1, x19
  4113c4:	ldr	x8, [x8, #144]
  4113c8:	blr	x8
  4113cc:	ldr	x21, [x21, #16]
  4113d0:	cbnz	x21, 4113b8 <sqrt@plt+0xf998>
  4113d4:	ldr	x1, [x20, #136]
  4113d8:	add	x0, sp, #0x10
  4113dc:	bl	402168 <sqrt@plt+0x748>
  4113e0:	add	x0, sp, #0x10
  4113e4:	add	x1, x29, #0x18
  4113e8:	add	x2, sp, #0x8
  4113ec:	bl	402174 <sqrt@plt+0x754>
  4113f0:	cbz	w0, 411448 <sqrt@plt+0xfa28>
  4113f4:	adrp	x20, 43b000 <stderr@@GLIBC_2.17+0x2690>
  4113f8:	add	x20, x20, #0xc
  4113fc:	b	411414 <sqrt@plt+0xf9f4>
  411400:	add	x0, sp, #0x10
  411404:	add	x1, x29, #0x18
  411408:	add	x2, sp, #0x8
  41140c:	bl	402174 <sqrt@plt+0x754>
  411410:	cbz	w0, 411448 <sqrt@plt+0xfa28>
  411414:	ldr	x8, [x29, #24]
  411418:	cbz	x8, 411400 <sqrt@plt+0xf9e0>
  41141c:	ldrb	w8, [x8]
  411420:	ldrb	w8, [x20, x8]
  411424:	cbz	w8, 411400 <sqrt@plt+0xf9e0>
  411428:	ldr	x8, [sp, #8]
  41142c:	ldr	x9, [x8]
  411430:	cbnz	x9, 411400 <sqrt@plt+0xf9e0>
  411434:	ldr	q0, [x19]
  411438:	ldur	q1, [x8, #8]
  41143c:	fadd	v0.2d, v0.2d, v1.2d
  411440:	stur	q0, [x8, #8]
  411444:	b	411400 <sqrt@plt+0xf9e0>
  411448:	ldp	x20, x19, [sp, #64]
  41144c:	ldr	x21, [sp, #48]
  411450:	ldp	x29, x30, [sp, #32]
  411454:	add	sp, sp, #0x50
  411458:	ret
  41145c:	ldr	x0, [x0, #136]
  411460:	b	402004 <sqrt@plt+0x5e4>
  411464:	mov	w0, #0xa                   	// #10
  411468:	ret
  41146c:	sub	sp, sp, #0xa0
  411470:	stp	x29, x30, [sp, #80]
  411474:	str	x25, [sp, #96]
  411478:	stp	x24, x23, [sp, #112]
  41147c:	stp	x22, x21, [sp, #128]
  411480:	stp	x20, x19, [sp, #144]
  411484:	add	x29, sp, #0x50
  411488:	mov	w8, #0x1                   	// #1
  41148c:	movi	v0.2d, #0x0
  411490:	str	w8, [sp, #16]
  411494:	stur	q0, [sp, #24]
  411498:	stur	q0, [sp, #40]
  41149c:	mov	x23, x0
  4114a0:	ldr	x22, [x23, #16]!
  4114a4:	mov	x19, x2
  4114a8:	mov	x20, x0
  4114ac:	mov	x21, x1
  4114b0:	cbz	x22, 4114d8 <sqrt@plt+0xfab8>
  4114b4:	ldr	x8, [x22]
  4114b8:	add	x1, sp, #0x10
  4114bc:	mov	x0, x22
  4114c0:	ldr	x8, [x8, #160]
  4114c4:	blr	x8
  4114c8:	ldr	x22, [x22, #16]
  4114cc:	cbnz	x22, 4114b4 <sqrt@plt+0xfa94>
  4114d0:	ldr	w8, [sp, #16]
  4114d4:	cbz	w8, 41159c <sqrt@plt+0xfb7c>
  4114d8:	mov	x24, xzr
  4114dc:	mov	x25, xzr
  4114e0:	ldr	x8, [x20]
  4114e4:	tbz	w8, #13, 4114ec <sqrt@plt+0xfacc>
  4114e8:	ldr	x25, [x20, #144]
  4114ec:	tbz	w8, #12, 4114f4 <sqrt@plt+0xfad4>
  4114f0:	ldr	x24, [x20, #128]
  4114f4:	mov	w0, #0x90                  	// #144
  4114f8:	bl	41ca74 <_Znwm@@Base>
  4114fc:	adrp	x11, 422000 <_ZdlPvm@@Base+0x54dc>
  411500:	mov	w9, #0x1                   	// #1
  411504:	mov	x10, #0x3ff0000000000000    	// #4607182418800017408
  411508:	add	x11, x11, #0x970
  41150c:	ldr	x8, [x20, #32]
  411510:	str	xzr, [x0, #32]
  411514:	str	wzr, [x0, #40]
  411518:	str	wzr, [x0, #24]
  41151c:	stp	xzr, xzr, [x0, #8]
  411520:	stp	xzr, x25, [x0, #96]
  411524:	stp	xzr, xzr, [x0, #80]
  411528:	str	x24, [x0, #112]
  41152c:	str	w9, [x0, #48]
  411530:	stp	x10, xzr, [x0, #64]
  411534:	str	x11, [x0]
  411538:	ldr	q0, [x23]
  41153c:	mov	x22, x0
  411540:	str	x8, [x0, #136]
  411544:	mov	x1, x22
  411548:	stur	q0, [x0, #120]
  41154c:	mov	x0, x20
  411550:	mov	x2, x21
  411554:	mov	x3, x19
  411558:	bl	410dd4 <sqrt@plt+0xf3b4>
  41155c:	cbnz	w0, 411574 <sqrt@plt+0xfb54>
  411560:	ldr	x8, [x22]
  411564:	mov	x0, x22
  411568:	ldr	x8, [x8, #8]
  41156c:	blr	x8
  411570:	mov	x22, xzr
  411574:	stp	xzr, xzr, [x23]
  411578:	str	xzr, [x23, #16]
  41157c:	mov	x0, x22
  411580:	ldp	x20, x19, [sp, #144]
  411584:	ldp	x22, x21, [sp, #128]
  411588:	ldp	x24, x23, [sp, #112]
  41158c:	ldr	x25, [sp, #96]
  411590:	ldp	x29, x30, [sp, #80]
  411594:	add	sp, sp, #0xa0
  411598:	ret
  41159c:	ldur	q0, [sp, #24]
  4115a0:	ldur	q1, [sp, #40]
  4115a4:	fadd	v0.2d, v0.2d, v1.2d
  4115a8:	fmov	v1.2d, #-5.000000000000000000e-01
  4115ac:	fmul	v0.2d, v0.2d, v1.2d
  4115b0:	str	q0, [sp]
  4115b4:	ldr	x22, [x23]
  4115b8:	cbz	x22, 4115d8 <sqrt@plt+0xfbb8>
  4115bc:	ldr	x8, [x22]
  4115c0:	mov	x1, sp
  4115c4:	mov	x0, x22
  4115c8:	ldr	x8, [x8, #144]
  4115cc:	blr	x8
  4115d0:	ldr	x22, [x22, #16]
  4115d4:	cbnz	x22, 4115bc <sqrt@plt+0xfb9c>
  4115d8:	ldr	x1, [x20, #32]
  4115dc:	sub	x0, x29, #0x10
  4115e0:	bl	402168 <sqrt@plt+0x748>
  4115e4:	sub	x0, x29, #0x10
  4115e8:	add	x1, x29, #0x18
  4115ec:	sub	x2, x29, #0x18
  4115f0:	bl	402174 <sqrt@plt+0x754>
  4115f4:	cbz	w0, 41164c <sqrt@plt+0xfc2c>
  4115f8:	adrp	x22, 43b000 <stderr@@GLIBC_2.17+0x2690>
  4115fc:	add	x22, x22, #0xc
  411600:	b	411618 <sqrt@plt+0xfbf8>
  411604:	sub	x0, x29, #0x10
  411608:	add	x1, x29, #0x18
  41160c:	sub	x2, x29, #0x18
  411610:	bl	402174 <sqrt@plt+0x754>
  411614:	cbz	w0, 41164c <sqrt@plt+0xfc2c>
  411618:	ldr	x8, [x29, #24]
  41161c:	cbz	x8, 411604 <sqrt@plt+0xfbe4>
  411620:	ldrb	w8, [x8]
  411624:	ldrb	w8, [x22, x8]
  411628:	cbz	w8, 411604 <sqrt@plt+0xfbe4>
  41162c:	ldur	x8, [x29, #-24]
  411630:	ldr	x9, [x8]
  411634:	cbnz	x9, 411604 <sqrt@plt+0xfbe4>
  411638:	ldr	q0, [sp]
  41163c:	ldur	q1, [x8, #8]
  411640:	fadd	v0.2d, v0.2d, v1.2d
  411644:	stur	q0, [x8, #8]
  411648:	b	411604 <sqrt@plt+0xfbe4>
  41164c:	ldp	d0, d1, [sp, #40]
  411650:	ldp	d2, d3, [sp, #24]
  411654:	fsub	d0, d0, d2
  411658:	fsub	d1, d1, d3
  41165c:	fmov	x25, d0
  411660:	fmov	x24, d1
  411664:	ldr	x8, [x20]
  411668:	tbnz	w8, #13, 4114e8 <sqrt@plt+0xfac8>
  41166c:	b	4114ec <sqrt@plt+0xfacc>
  411670:	mov	w8, #0x1                   	// #1
  411674:	str	w8, [x0, #48]
  411678:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  41167c:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  411680:	add	x8, x8, #0x6a0
  411684:	str	xzr, [x0, #32]
  411688:	str	wzr, [x0, #40]
  41168c:	stp	xzr, xzr, [x0, #8]
  411690:	str	wzr, [x0, #24]
  411694:	stp	xzr, xzr, [x0, #88]
  411698:	stp	xzr, xzr, [x0, #72]
  41169c:	str	x9, [x0, #64]
  4116a0:	str	x8, [x0]
  4116a4:	ldr	q0, [x1]
  4116a8:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  4116ac:	add	x8, x8, #0x468
  4116b0:	str	x8, [x0]
  4116b4:	stur	q0, [x0, #104]
  4116b8:	ret
  4116bc:	stp	x29, x30, [sp, #-48]!
  4116c0:	stp	x22, x21, [sp, #16]
  4116c4:	stp	x20, x19, [sp, #32]
  4116c8:	mov	x29, sp
  4116cc:	ldr	x8, [x0]
  4116d0:	mov	x19, x2
  4116d4:	mov	x20, x0
  4116d8:	mov	x21, x1
  4116dc:	tbnz	w8, #12, 411724 <sqrt@plt+0xfd04>
  4116e0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  4116e4:	add	x1, x20, #0x80
  4116e8:	add	x0, x0, #0x4a9
  4116ec:	bl	405494 <sqrt@plt+0x3a74>
  4116f0:	ldr	x8, [x20, #120]
  4116f4:	cbz	x8, 411710 <sqrt@plt+0xfcf0>
  4116f8:	mov	w9, wzr
  4116fc:	ldr	x8, [x8]
  411700:	add	w9, w9, #0x1
  411704:	cbnz	x8, 4116fc <sqrt@plt+0xfcdc>
  411708:	scvtf	d0, w9
  41170c:	b	411714 <sqrt@plt+0xfcf4>
  411710:	fmov	d0, xzr
  411714:	ldr	d1, [x20, #128]
  411718:	ldr	x8, [x20]
  41171c:	fmul	d0, d1, d0
  411720:	str	d0, [x20, #128]
  411724:	tbnz	w8, #13, 411738 <sqrt@plt+0xfd18>
  411728:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  41172c:	add	x1, x20, #0x90
  411730:	add	x0, x0, #0x4b0
  411734:	bl	405494 <sqrt@plt+0x3a74>
  411738:	mov	w0, #0x78                  	// #120
  41173c:	bl	41ca74 <_Znwm@@Base>
  411740:	ldr	x8, [x20, #144]
  411744:	ldr	x9, [x20, #128]
  411748:	mov	w10, #0x1                   	// #1
  41174c:	str	w10, [x0, #48]
  411750:	adrp	x10, 423000 <_ZdlPvm@@Base+0x64dc>
  411754:	mov	x22, x0
  411758:	mov	x11, #0x3ff0000000000000    	// #4607182418800017408
  41175c:	add	x10, x10, #0x468
  411760:	str	xzr, [x0, #32]
  411764:	str	wzr, [x0, #40]
  411768:	stp	xzr, xzr, [x0, #8]
  41176c:	str	wzr, [x0, #24]
  411770:	stp	xzr, xzr, [x0, #80]
  411774:	stp	x11, xzr, [x0, #64]
  411778:	stp	xzr, x8, [x0, #96]
  41177c:	str	x9, [x0, #112]
  411780:	str	x10, [x0]
  411784:	mov	x0, x20
  411788:	mov	x1, x22
  41178c:	mov	x2, x21
  411790:	mov	x3, x19
  411794:	bl	410dd4 <sqrt@plt+0xf3b4>
  411798:	cbnz	w0, 4117b0 <sqrt@plt+0xfd90>
  41179c:	ldr	x8, [x22]
  4117a0:	mov	x0, x22
  4117a4:	ldr	x8, [x8, #8]
  4117a8:	blr	x8
  4117ac:	mov	x22, xzr
  4117b0:	mov	x0, x22
  4117b4:	ldp	x20, x19, [sp, #32]
  4117b8:	ldp	x22, x21, [sp, #16]
  4117bc:	ldp	x29, x30, [sp], #48
  4117c0:	ret
  4117c4:	mov	w8, #0x1                   	// #1
  4117c8:	str	w8, [x0, #48]
  4117cc:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  4117d0:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  4117d4:	add	x8, x8, #0x6a0
  4117d8:	str	xzr, [x0, #32]
  4117dc:	str	wzr, [x0, #40]
  4117e0:	stp	xzr, xzr, [x0, #8]
  4117e4:	str	wzr, [x0, #24]
  4117e8:	stp	xzr, xzr, [x0, #88]
  4117ec:	stp	xzr, xzr, [x0, #72]
  4117f0:	str	x8, [x0]
  4117f4:	str	x9, [x0, #64]
  4117f8:	ldr	q0, [x1]
  4117fc:	adrp	x9, 422000 <_ZdlPvm@@Base+0x54dc>
  411800:	mov	x8, #0xbff0000000000000    	// #-4616189618054758400
  411804:	add	x9, x9, #0xa60
  411808:	stp	xzr, xzr, [x0, #136]
  41180c:	stp	x8, xzr, [x0, #120]
  411810:	stur	q0, [x0, #104]
  411814:	str	x9, [x0]
  411818:	ret
  41181c:	stp	x29, x30, [sp, #-48]!
  411820:	str	x21, [sp, #16]
  411824:	stp	x20, x19, [sp, #32]
  411828:	mov	x29, sp
  41182c:	mov	x19, x0
  411830:	ldr	w8, [x19, #48]!
  411834:	mov	x20, x0
  411838:	cbnz	w8, 411850 <sqrt@plt+0xfe30>
  41183c:	ldr	d0, [x20, #120]
  411840:	fcmp	d0, #0.0
  411844:	b.pl	411850 <sqrt@plt+0xfe30>  // b.nfrst
  411848:	ldr	x8, [x20, #144]
  41184c:	cbz	x8, 4118a8 <sqrt@plt+0xfe88>
  411850:	adrp	x21, 438000 <_Znam@GLIBCXX_3.4>
  411854:	ldr	x0, [x21, #3680]
  411858:	ldr	x1, [x20, #144]
  41185c:	ldr	x2, [x20, #72]
  411860:	ldr	x8, [x0]
  411864:	ldr	x8, [x8, #112]
  411868:	blr	x8
  41186c:	ldr	x0, [x21, #3680]
  411870:	ldr	d0, [x20, #120]
  411874:	add	x1, x20, #0x58
  411878:	add	x2, x20, #0x68
  41187c:	ldr	x8, [x0]
  411880:	mov	x3, x19
  411884:	ldr	x8, [x8, #80]
  411888:	blr	x8
  41188c:	ldr	x0, [x21, #3680]
  411890:	ldp	x20, x19, [sp, #32]
  411894:	ldr	x21, [sp, #16]
  411898:	ldr	x8, [x0]
  41189c:	ldr	x1, [x8, #120]
  4118a0:	ldp	x29, x30, [sp], #48
  4118a4:	br	x1
  4118a8:	ldp	x20, x19, [sp, #32]
  4118ac:	ldr	x21, [sp, #16]
  4118b0:	ldp	x29, x30, [sp], #48
  4118b4:	ret
  4118b8:	stp	x29, x30, [sp, #-80]!
  4118bc:	str	x25, [sp, #16]
  4118c0:	stp	x24, x23, [sp, #32]
  4118c4:	stp	x22, x21, [sp, #48]
  4118c8:	stp	x20, x19, [sp, #64]
  4118cc:	mov	x29, sp
  4118d0:	ldr	x8, [x0]
  4118d4:	mov	x19, x2
  4118d8:	mov	x20, x1
  4118dc:	mov	x21, x0
  4118e0:	adrp	x22, 43a000 <stderr@@GLIBC_2.17+0x1690>
  4118e4:	tbnz	w8, #12, 411900 <sqrt@plt+0xfee0>
  4118e8:	tbz	w8, #8, 411908 <sqrt@plt+0xfee8>
  4118ec:	ldrb	w9, [x22, #3732]
  4118f0:	cbz	w9, 411908 <sqrt@plt+0xfee8>
  4118f4:	adrp	x9, 43a000 <stderr@@GLIBC_2.17+0x1690>
  4118f8:	ldr	x9, [x9, #3776]
  4118fc:	str	x9, [x21, #128]
  411900:	tbz	w8, #13, 411920 <sqrt@plt+0xff00>
  411904:	b	41194c <sqrt@plt+0xff2c>
  411908:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  41190c:	add	x1, x21, #0x80
  411910:	add	x0, x0, #0x494
  411914:	bl	405494 <sqrt@plt+0x3a74>
  411918:	ldr	x8, [x21]
  41191c:	tbnz	w8, #13, 41194c <sqrt@plt+0xff2c>
  411920:	tbz	w8, #8, 41193c <sqrt@plt+0xff1c>
  411924:	ldrb	w8, [x22, #3732]
  411928:	cbz	w8, 41193c <sqrt@plt+0xff1c>
  41192c:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1690>
  411930:	ldr	x8, [x8, #3784]
  411934:	str	x8, [x21, #144]
  411938:	b	41194c <sqrt@plt+0xff2c>
  41193c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  411940:	add	x1, x21, #0x90
  411944:	add	x0, x0, #0x49e
  411948:	bl	405494 <sqrt@plt+0x3a74>
  41194c:	ldr	x23, [x21, #144]
  411950:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1690>
  411954:	add	x8, x8, #0xe94
  411958:	mov	w25, #0x1                   	// #1
  41195c:	stur	x23, [x8, #52]
  411960:	ldr	x24, [x21, #128]
  411964:	mov	w0, #0x98                  	// #152
  411968:	strb	w25, [x8]
  41196c:	stur	x24, [x8, #44]
  411970:	bl	41ca74 <_Znwm@@Base>
  411974:	adrp	x10, 422000 <_ZdlPvm@@Base+0x54dc>
  411978:	mov	x22, x0
  41197c:	mov	x8, #0x3ff0000000000000    	// #4607182418800017408
  411980:	mov	x9, #0xbff0000000000000    	// #-4616189618054758400
  411984:	add	x10, x10, #0xa60
  411988:	str	xzr, [x0, #32]
  41198c:	str	wzr, [x0, #40]
  411990:	stp	xzr, xzr, [x0, #8]
  411994:	str	wzr, [x0, #24]
  411998:	str	w25, [x0, #48]
  41199c:	stp	xzr, xzr, [x0, #80]
  4119a0:	stp	xzr, x23, [x0, #96]
  4119a4:	stp	xzr, xzr, [x0, #136]
  4119a8:	stp	x9, xzr, [x0, #120]
  4119ac:	stp	x8, xzr, [x0, #64]
  4119b0:	str	x24, [x0, #112]
  4119b4:	str	x10, [x0]
  4119b8:	mov	x0, x21
  4119bc:	mov	x1, x22
  4119c0:	mov	x2, x20
  4119c4:	mov	x3, x19
  4119c8:	bl	410dd4 <sqrt@plt+0xf3b4>
  4119cc:	cbnz	w0, 4119e4 <sqrt@plt+0xffc4>
  4119d0:	ldr	x8, [x22]
  4119d4:	mov	x0, x22
  4119d8:	ldr	x8, [x8, #8]
  4119dc:	blr	x8
  4119e0:	mov	x22, xzr
  4119e4:	mov	x0, x22
  4119e8:	ldp	x20, x19, [sp, #64]
  4119ec:	ldp	x22, x21, [sp, #48]
  4119f0:	ldp	x24, x23, [sp, #32]
  4119f4:	ldr	x25, [sp, #16]
  4119f8:	ldp	x29, x30, [sp], #80
  4119fc:	ret
  411a00:	mov	w8, #0x1                   	// #1
  411a04:	str	w8, [x0, #48]
  411a08:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  411a0c:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  411a10:	mov	x10, #0xbff0000000000000    	// #-4616189618054758400
  411a14:	add	x8, x8, #0xb50
  411a18:	str	xzr, [x0, #32]
  411a1c:	str	wzr, [x0, #40]
  411a20:	stp	xzr, xzr, [x0, #8]
  411a24:	str	wzr, [x0, #24]
  411a28:	stp	xzr, xzr, [x0, #88]
  411a2c:	stp	xzr, xzr, [x0, #72]
  411a30:	stp	d0, d0, [x0, #104]
  411a34:	stp	xzr, xzr, [x0, #136]
  411a38:	str	x9, [x0, #64]
  411a3c:	stp	x10, xzr, [x0, #120]
  411a40:	str	x8, [x0]
  411a44:	ret
  411a48:	stp	x29, x30, [sp, #-48]!
  411a4c:	str	x21, [sp, #16]
  411a50:	stp	x20, x19, [sp, #32]
  411a54:	mov	x29, sp
  411a58:	mov	x19, x0
  411a5c:	ldr	w8, [x19, #48]!
  411a60:	mov	x20, x0
  411a64:	cbnz	w8, 411a7c <sqrt@plt+0x1005c>
  411a68:	ldr	d0, [x20, #120]
  411a6c:	fcmp	d0, #0.0
  411a70:	b.pl	411a7c <sqrt@plt+0x1005c>  // b.nfrst
  411a74:	ldr	x8, [x20, #144]
  411a78:	cbz	x8, 411adc <sqrt@plt+0x100bc>
  411a7c:	adrp	x21, 438000 <_Znam@GLIBCXX_3.4>
  411a80:	ldr	x0, [x21, #3680]
  411a84:	ldr	x1, [x20, #144]
  411a88:	ldr	x2, [x20, #72]
  411a8c:	ldr	x8, [x0]
  411a90:	ldr	x8, [x8, #112]
  411a94:	blr	x8
  411a98:	ldr	x0, [x21, #3680]
  411a9c:	ldr	d0, [x20, #104]
  411aa0:	ldr	d1, [x20, #120]
  411aa4:	fmov	d2, #5.000000000000000000e-01
  411aa8:	ldr	x8, [x0]
  411aac:	add	x1, x20, #0x58
  411ab0:	fmul	d0, d0, d2
  411ab4:	mov	x2, x19
  411ab8:	ldr	x8, [x8, #32]
  411abc:	blr	x8
  411ac0:	ldr	x0, [x21, #3680]
  411ac4:	ldp	x20, x19, [sp, #32]
  411ac8:	ldr	x21, [sp, #16]
  411acc:	ldr	x8, [x0]
  411ad0:	ldr	x1, [x8, #120]
  411ad4:	ldp	x29, x30, [sp], #48
  411ad8:	br	x1
  411adc:	ldp	x20, x19, [sp, #32]
  411ae0:	ldr	x21, [sp, #16]
  411ae4:	ldp	x29, x30, [sp], #48
  411ae8:	ret
  411aec:	stp	x29, x30, [sp, #-64]!
  411af0:	stp	x24, x23, [sp, #16]
  411af4:	stp	x22, x21, [sp, #32]
  411af8:	stp	x20, x19, [sp, #48]
  411afc:	mov	x29, sp
  411b00:	ldr	x8, [x0]
  411b04:	mov	x19, x2
  411b08:	mov	x20, x0
  411b0c:	mov	x21, x1
  411b10:	tbnz	w8, #14, 411b44 <sqrt@plt+0x10124>
  411b14:	tbz	w8, #8, 411b34 <sqrt@plt+0x10114>
  411b18:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1690>
  411b1c:	ldrb	w8, [x8, #3736]
  411b20:	cbz	w8, 411b34 <sqrt@plt+0x10114>
  411b24:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1690>
  411b28:	ldr	x8, [x8, #3792]
  411b2c:	str	x8, [x20, #136]
  411b30:	b	411b44 <sqrt@plt+0x10124>
  411b34:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  411b38:	add	x1, x20, #0x88
  411b3c:	add	x0, x0, #0x476
  411b40:	bl	405494 <sqrt@plt+0x3a74>
  411b44:	ldr	x23, [x20, #136]
  411b48:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1690>
  411b4c:	add	x8, x8, #0xe98
  411b50:	mov	w24, #0x1                   	// #1
  411b54:	mov	w0, #0x98                  	// #152
  411b58:	str	x23, [x8, #56]
  411b5c:	strb	w24, [x8]
  411b60:	bl	41ca74 <_Znwm@@Base>
  411b64:	mov	x8, #0x3ff0000000000000    	// #4607182418800017408
  411b68:	fmov	d0, x23
  411b6c:	str	x8, [x0, #64]
  411b70:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  411b74:	mov	x22, x0
  411b78:	fadd	d0, d0, d0
  411b7c:	movi	v1.2d, #0x0
  411b80:	mov	x9, #0xbff0000000000000    	// #-4616189618054758400
  411b84:	add	x8, x8, #0xb50
  411b88:	str	xzr, [x0, #32]
  411b8c:	str	wzr, [x0, #40]
  411b90:	stp	xzr, xzr, [x0, #8]
  411b94:	str	wzr, [x0, #24]
  411b98:	str	w24, [x0, #48]
  411b9c:	stp	xzr, xzr, [x0, #136]
  411ba0:	stur	q1, [x0, #72]
  411ba4:	stur	q1, [x0, #88]
  411ba8:	stp	d0, d0, [x0, #104]
  411bac:	stp	x9, xzr, [x0, #120]
  411bb0:	str	x8, [x0]
  411bb4:	mov	x0, x20
  411bb8:	mov	x1, x22
  411bbc:	mov	x2, x21
  411bc0:	mov	x3, x19
  411bc4:	bl	410dd4 <sqrt@plt+0xf3b4>
  411bc8:	cbnz	w0, 411be0 <sqrt@plt+0x101c0>
  411bcc:	ldr	x8, [x22]
  411bd0:	mov	x0, x22
  411bd4:	ldr	x8, [x8, #8]
  411bd8:	blr	x8
  411bdc:	mov	x22, xzr
  411be0:	mov	x0, x22
  411be4:	ldp	x20, x19, [sp, #48]
  411be8:	ldp	x22, x21, [sp, #32]
  411bec:	ldp	x24, x23, [sp, #16]
  411bf0:	ldp	x29, x30, [sp], #64
  411bf4:	ret
  411bf8:	mov	w8, #0x1                   	// #1
  411bfc:	str	w8, [x0, #48]
  411c00:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  411c04:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  411c08:	add	x8, x8, #0xc40
  411c0c:	stp	xzr, xzr, [x0, #8]
  411c10:	str	wzr, [x0, #24]
  411c14:	str	xzr, [x0, #32]
  411c18:	str	wzr, [x0, #40]
  411c1c:	stp	xzr, xzr, [x0, #72]
  411c20:	str	x9, [x0, #64]
  411c24:	str	x8, [x0]
  411c28:	ldr	q0, [x1]
  411c2c:	stur	q0, [x0, #88]
  411c30:	ldr	q0, [x2]
  411c34:	stur	q0, [x0, #104]
  411c38:	ret
  411c3c:	ldr	w9, [x1]
  411c40:	add	x8, x0, #0x58
  411c44:	cbz	w9, 411c70 <sqrt@plt+0x10250>
  411c48:	ldr	q0, [x8]
  411c4c:	stur	q0, [x1, #8]
  411c50:	ldr	q1, [x8]
  411c54:	ldr	d0, [x1, #8]
  411c58:	str	wzr, [x1]
  411c5c:	stur	q1, [x1, #24]
  411c60:	ldr	d1, [x0, #104]
  411c64:	fcmp	d1, d0
  411c68:	b.pl	411cbc <sqrt@plt+0x1029c>  // b.nfrst
  411c6c:	b	411d40 <sqrt@plt+0x10320>
  411c70:	ldr	d1, [x8]
  411c74:	ldr	d0, [x1, #8]
  411c78:	fcmp	d1, d0
  411c7c:	b.mi	411cf0 <sqrt@plt+0x102d0>  // b.first
  411c80:	ldr	d1, [x0, #96]
  411c84:	ldr	d2, [x1, #16]
  411c88:	fcmp	d1, d2
  411c8c:	b.mi	411d08 <sqrt@plt+0x102e8>  // b.first
  411c90:	ldr	d1, [x8]
  411c94:	ldr	d2, [x1, #24]
  411c98:	fcmp	d1, d2
  411c9c:	b.gt	411d1c <sqrt@plt+0x102fc>
  411ca0:	ldr	d1, [x0, #96]
  411ca4:	ldr	d2, [x1, #32]
  411ca8:	fcmp	d1, d2
  411cac:	b.gt	411d30 <sqrt@plt+0x10310>
  411cb0:	ldr	d1, [x0, #104]
  411cb4:	fcmp	d1, d0
  411cb8:	b.mi	411d40 <sqrt@plt+0x10320>  // b.first
  411cbc:	ldr	d0, [x0, #112]
  411cc0:	ldr	d1, [x1, #16]
  411cc4:	fcmp	d0, d1
  411cc8:	b.mi	411d54 <sqrt@plt+0x10334>  // b.first
  411ccc:	ldr	d0, [x0, #104]
  411cd0:	ldr	d1, [x1, #24]
  411cd4:	fcmp	d0, d1
  411cd8:	b.gt	411d68 <sqrt@plt+0x10348>
  411cdc:	ldr	d0, [x0, #112]
  411ce0:	ldr	d1, [x1, #32]
  411ce4:	fcmp	d0, d1
  411ce8:	b.gt	411d7c <sqrt@plt+0x1035c>
  411cec:	ret
  411cf0:	mov	v0.16b, v1.16b
  411cf4:	str	d1, [x1, #8]
  411cf8:	ldr	d1, [x0, #96]
  411cfc:	ldr	d2, [x1, #16]
  411d00:	fcmp	d1, d2
  411d04:	b.pl	411c90 <sqrt@plt+0x10270>  // b.nfrst
  411d08:	str	d1, [x1, #16]
  411d0c:	ldr	d1, [x8]
  411d10:	ldr	d2, [x1, #24]
  411d14:	fcmp	d1, d2
  411d18:	b.le	411ca0 <sqrt@plt+0x10280>
  411d1c:	str	d1, [x1, #24]
  411d20:	ldr	d1, [x0, #96]
  411d24:	ldr	d2, [x1, #32]
  411d28:	fcmp	d1, d2
  411d2c:	b.le	411cb0 <sqrt@plt+0x10290>
  411d30:	str	d1, [x1, #32]
  411d34:	ldr	d1, [x0, #104]
  411d38:	fcmp	d1, d0
  411d3c:	b.pl	411cbc <sqrt@plt+0x1029c>  // b.nfrst
  411d40:	str	d1, [x1, #8]
  411d44:	ldr	d0, [x0, #112]
  411d48:	ldr	d1, [x1, #16]
  411d4c:	fcmp	d0, d1
  411d50:	b.pl	411ccc <sqrt@plt+0x102ac>  // b.nfrst
  411d54:	str	d0, [x1, #16]
  411d58:	ldr	d0, [x0, #104]
  411d5c:	ldr	d1, [x1, #24]
  411d60:	fcmp	d0, d1
  411d64:	b.le	411cdc <sqrt@plt+0x102bc>
  411d68:	str	d0, [x1, #24]
  411d6c:	ldr	d0, [x0, #112]
  411d70:	ldr	d1, [x1, #32]
  411d74:	fcmp	d0, d1
  411d78:	b.le	411cec <sqrt@plt+0x102cc>
  411d7c:	str	d0, [x1, #32]
  411d80:	ret
  411d84:	ldr	q0, [x1]
  411d88:	ldur	q1, [x0, #88]
  411d8c:	fadd	v0.2d, v0.2d, v1.2d
  411d90:	stur	q0, [x0, #88]
  411d94:	ldr	q0, [x1]
  411d98:	ldur	q1, [x0, #104]
  411d9c:	fadd	v0.2d, v0.2d, v1.2d
  411da0:	stur	q0, [x0, #104]
  411da4:	ret
  411da8:	stp	d11, d10, [sp, #-80]!
  411dac:	stp	d9, d8, [sp, #16]
  411db0:	stp	x29, x30, [sp, #32]
  411db4:	stp	x22, x21, [sp, #48]
  411db8:	stp	x20, x19, [sp, #64]
  411dbc:	mov	x29, sp
  411dc0:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1690>
  411dc4:	add	x8, x8, #0xed8
  411dc8:	ldarb	w8, [x8]
  411dcc:	mov	x19, x1
  411dd0:	mov	x20, x0
  411dd4:	tbz	w8, #0, 411f7c <sqrt@plt+0x1055c>
  411dd8:	ldr	w8, [x20, #232]
  411ddc:	add	x9, x20, #0x30
  411de0:	str	w8, [x2]
  411de4:	ldr	x8, [x20]
  411de8:	tst	x8, #0x200
  411dec:	csel	x9, x19, x9, eq  // eq = none
  411df0:	ldp	d8, d9, [x9]
  411df4:	tbnz	w8, #7, 411e18 <sqrt@plt+0x103f8>
  411df8:	tbz	w8, #8, 411f0c <sqrt@plt+0x104ec>
  411dfc:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1690>
  411e00:	ldrb	w8, [x8, #3740]
  411e04:	cbz	w8, 411f0c <sqrt@plt+0x104ec>
  411e08:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1690>
  411e0c:	add	x8, x8, #0xee8
  411e10:	ldr	q0, [x8]
  411e14:	stur	q0, [x20, #248]
  411e18:	mov	w0, #0x20                  	// #32
  411e1c:	bl	41ca74 <_Znwm@@Base>
  411e20:	ldr	w8, [x20, #264]
  411e24:	ldr	x10, [x20, #240]
  411e28:	mov	x9, xzr
  411e2c:	str	w8, [x0]
  411e30:	ldur	q0, [x20, #248]
  411e34:	str	x10, [x0, #24]
  411e38:	stur	q0, [x0, #8]
  411e3c:	str	xzr, [x20, #240]
  411e40:	mov	x8, x0
  411e44:	ldr	x0, [x0, #24]
  411e48:	str	x9, [x8, #24]
  411e4c:	mov	x9, x8
  411e50:	cbnz	x0, 411e40 <sqrt@plt+0x10420>
  411e54:	mov	v11.16b, v8.16b
  411e58:	mov	v10.16b, v9.16b
  411e5c:	str	x8, [x20, #240]
  411e60:	b	411e78 <sqrt@plt+0x10458>
  411e64:	ldr	d1, [x8, #16]
  411e68:	fadd	d11, d11, d0
  411e6c:	fadd	d10, d10, d1
  411e70:	ldr	x8, [x8, #24]
  411e74:	cbz	x8, 411e94 <sqrt@plt+0x10474>
  411e78:	ldr	w9, [x8]
  411e7c:	ldr	d0, [x8, #8]
  411e80:	cbz	w9, 411e64 <sqrt@plt+0x10444>
  411e84:	ldr	d10, [x8, #16]
  411e88:	mov	v11.16b, v0.16b
  411e8c:	ldr	x8, [x8, #24]
  411e90:	cbnz	x8, 411e78 <sqrt@plt+0x10458>
  411e94:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1690>
  411e98:	add	x8, x8, #0xe9c
  411e9c:	mov	w20, #0x1                   	// #1
  411ea0:	fsub	d0, d11, d8
  411ea4:	fsub	d1, d10, d9
  411ea8:	mov	w0, #0x78                  	// #120
  411eac:	strb	w20, [x8]
  411eb0:	stur	d0, [x8, #76]
  411eb4:	stur	d1, [x8, #84]
  411eb8:	bl	41ca74 <_Znwm@@Base>
  411ebc:	adrp	x9, 422000 <_ZdlPvm@@Base+0x54dc>
  411ec0:	mov	x8, #0x3ff0000000000000    	// #4607182418800017408
  411ec4:	add	x9, x9, #0xc40
  411ec8:	str	xzr, [x0, #32]
  411ecc:	str	wzr, [x0, #40]
  411ed0:	stp	xzr, xzr, [x0, #8]
  411ed4:	str	wzr, [x0, #24]
  411ed8:	str	w20, [x0, #48]
  411edc:	stp	xzr, xzr, [x0, #72]
  411ee0:	stp	d8, d9, [x0, #88]
  411ee4:	stp	d11, d10, [x0, #104]
  411ee8:	str	x8, [x0, #64]
  411eec:	str	x9, [x0]
  411ef0:	stp	d11, d10, [x19]
  411ef4:	ldp	x20, x19, [sp, #64]
  411ef8:	ldp	x22, x21, [sp, #48]
  411efc:	ldp	x29, x30, [sp, #32]
  411f00:	ldp	d9, d8, [sp, #16]
  411f04:	ldp	d11, d10, [sp], #80
  411f08:	ret
  411f0c:	ldr	w8, [x20, #232]
  411f10:	cmp	w8, #0x3
  411f14:	b.hi	411f3c <sqrt@plt+0x1051c>  // b.pmore
  411f18:	adrp	x9, 422000 <_ZdlPvm@@Base+0x54dc>
  411f1c:	add	x9, x9, #0x25c
  411f20:	adr	x10, 411f30 <sqrt@plt+0x10510>
  411f24:	ldrb	w11, [x9, x8]
  411f28:	add	x10, x10, x11, lsl #2
  411f2c:	br	x10
  411f30:	ldr	x8, [x20, #152]
  411f34:	str	x8, [x20, #248]
  411f38:	b	411e18 <sqrt@plt+0x103f8>
  411f3c:	adrp	x1, 423000 <_ZdlPvm@@Base+0x64dc>
  411f40:	add	x1, x1, #0x3ff
  411f44:	mov	w0, #0x4a1                 	// #1185
  411f48:	bl	41afa0 <sqrt@plt+0x19580>
  411f4c:	b	411e18 <sqrt@plt+0x103f8>
  411f50:	ldr	x8, [x20, #160]
  411f54:	str	x8, [x20, #256]
  411f58:	b	411e18 <sqrt@plt+0x103f8>
  411f5c:	ldr	d0, [x20, #152]
  411f60:	fneg	d0, d0
  411f64:	str	d0, [x20, #248]
  411f68:	b	411e18 <sqrt@plt+0x103f8>
  411f6c:	ldr	d0, [x20, #160]
  411f70:	fneg	d0, d0
  411f74:	str	d0, [x20, #256]
  411f78:	b	411e18 <sqrt@plt+0x103f8>
  411f7c:	adrp	x22, 43a000 <stderr@@GLIBC_2.17+0x1690>
  411f80:	add	x22, x22, #0xed8
  411f84:	mov	x0, x22
  411f88:	mov	x21, x2
  411f8c:	bl	4019b0 <__cxa_guard_acquire@plt>
  411f90:	mov	x2, x21
  411f94:	cbz	w0, 411dd8 <sqrt@plt+0x103b8>
  411f98:	mov	x0, x22
  411f9c:	stp	xzr, xzr, [x22, #16]
  411fa0:	bl	4017b0 <__cxa_guard_release@plt>
  411fa4:	mov	x2, x21
  411fa8:	b	411dd8 <sqrt@plt+0x103b8>
  411fac:	mov	w8, #0x1                   	// #1
  411fb0:	str	w8, [x0, #48]
  411fb4:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  411fb8:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  411fbc:	add	x8, x8, #0xd30
  411fc0:	stp	xzr, xzr, [x0, #8]
  411fc4:	str	wzr, [x0, #24]
  411fc8:	str	xzr, [x0, #32]
  411fcc:	str	wzr, [x0, #40]
  411fd0:	stp	xzr, xzr, [x0, #72]
  411fd4:	str	x9, [x0, #64]
  411fd8:	str	x8, [x0]
  411fdc:	strh	wzr, [x0, #88]
  411fe0:	ldr	q0, [x1]
  411fe4:	stur	q0, [x0, #120]
  411fe8:	ldr	q0, [x2]
  411fec:	stur	q0, [x0, #136]
  411ff0:	ret
  411ff4:	ldr	q0, [x1]
  411ff8:	ldur	q1, [x0, #120]
  411ffc:	fadd	v0.2d, v0.2d, v1.2d
  412000:	stur	q0, [x0, #120]
  412004:	ldr	q0, [x1]
  412008:	ldur	q1, [x0, #136]
  41200c:	fadd	v0.2d, v0.2d, v1.2d
  412010:	stur	q0, [x0, #136]
  412014:	ret
  412018:	strb	w1, [x0, #88]
  41201c:	strb	w2, [x0, #89]
  412020:	ldr	x8, [x3, #16]
  412024:	ldr	q0, [x3]
  412028:	str	x8, [x0, #112]
  41202c:	str	q0, [x0, #96]
  412030:	ret
  412034:	mov	w8, #0x1                   	// #1
  412038:	str	w8, [x0, #48]
  41203c:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  412040:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  412044:	add	x8, x8, #0xd30
  412048:	str	xzr, [x0, #32]
  41204c:	str	wzr, [x0, #40]
  412050:	stp	xzr, xzr, [x0, #8]
  412054:	str	wzr, [x0, #24]
  412058:	stp	xzr, xzr, [x0, #72]
  41205c:	strh	wzr, [x0, #88]
  412060:	str	x9, [x0, #64]
  412064:	str	x8, [x0]
  412068:	ldr	q0, [x1]
  41206c:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  412070:	add	x8, x8, #0xe20
  412074:	stur	q0, [x0, #120]
  412078:	ldr	q0, [x2]
  41207c:	str	x8, [x0]
  412080:	str	x3, [x0, #152]
  412084:	str	w4, [x0, #160]
  412088:	stur	q0, [x0, #136]
  41208c:	ret
  412090:	sub	sp, sp, #0x70
  412094:	str	d10, [sp, #32]
  412098:	stp	d9, d8, [sp, #40]
  41209c:	stp	x29, x30, [sp, #56]
  4120a0:	str	x23, [sp, #72]
  4120a4:	stp	x22, x21, [sp, #80]
  4120a8:	stp	x20, x19, [sp, #96]
  4120ac:	add	x29, sp, #0x20
  4120b0:	mov	x19, x0
  4120b4:	ldr	w8, [x19, #48]!
  4120b8:	cbz	w8, 4123b8 <sqrt@plt+0x10998>
  4120bc:	adrp	x23, 438000 <_Znam@GLIBCXX_3.4>
  4120c0:	mov	x20, x0
  4120c4:	ldr	x0, [x23, #3680]
  4120c8:	ldr	x2, [x20, #72]
  4120cc:	mov	x1, xzr
  4120d0:	ldr	x8, [x0]
  4120d4:	ldr	x8, [x8, #112]
  4120d8:	blr	x8
  4120dc:	ldur	q0, [x20, #120]
  4120e0:	add	x21, x20, #0x78
  4120e4:	str	q0, [sp, #16]
  4120e8:	ldrb	w8, [x20, #88]
  4120ec:	cbz	w8, 41218c <sqrt@plt+0x1076c>
  4120f0:	ldr	x8, [x20, #152]
  4120f4:	ldp	d0, d1, [x20, #120]
  4120f8:	ldp	d2, d3, [x8]
  4120fc:	fsub	d9, d2, d0
  412100:	fsub	d8, d3, d1
  412104:	mov	v0.16b, v9.16b
  412108:	mov	v1.16b, v8.16b
  41210c:	bl	41c7f0 <sqrt@plt+0x1add0>
  412110:	fcmp	d0, #0.0
  412114:	b.eq	4121d4 <sqrt@plt+0x107b4>  // b.none
  412118:	ldr	w8, [x20, #112]
  41211c:	mov	v10.16b, v0.16b
  412120:	add	x22, x20, #0x60
  412124:	cbz	w8, 4121f4 <sqrt@plt+0x107d4>
  412128:	ldr	x0, [x23, #3680]
  41212c:	ldr	x8, [x0]
  412130:	ldr	x8, [x8, #144]
  412134:	blr	x8
  412138:	cbz	w0, 4121f4 <sqrt@plt+0x107d4>
  41213c:	ldr	x8, [x20, #152]
  412140:	ldp	d0, d1, [x20, #120]
  412144:	ldr	d4, [x20, #96]
  412148:	mov	x1, sp
  41214c:	ldp	d2, d3, [x8]
  412150:	mov	x0, x21
  412154:	mov	x2, x22
  412158:	mov	x3, x19
  41215c:	fsub	d0, d0, d2
  412160:	fsub	d1, d1, d3
  412164:	stp	d0, d1, [sp]
  412168:	ldr	x4, [x20, #72]
  41216c:	fdiv	d0, d4, d10
  412170:	fmul	d9, d9, d0
  412174:	fmul	d8, d8, d0
  412178:	bl	40fce0 <sqrt@plt+0xe2c0>
  41217c:	ldp	d0, d1, [x20, #120]
  412180:	fadd	d0, d9, d0
  412184:	fadd	d1, d8, d1
  412188:	stp	d0, d1, [sp, #16]
  41218c:	ldrb	w8, [x20, #89]
  412190:	cbz	w8, 412388 <sqrt@plt+0x10968>
  412194:	ldr	w8, [x20, #160]
  412198:	ldr	x9, [x20, #152]
  41219c:	sub	w10, w8, #0x2
  4121a0:	subs	w8, w8, #0x1
  4121a4:	add	x10, x9, w10, sxtw #4
  4121a8:	add	x8, x9, w8, sxtw #4
  4121ac:	csel	x9, x10, x21, gt
  4121b0:	ldp	d0, d1, [x8]
  4121b4:	ldp	d2, d3, [x9]
  4121b8:	fsub	d9, d0, d2
  4121bc:	fsub	d8, d1, d3
  4121c0:	mov	v0.16b, v9.16b
  4121c4:	mov	v1.16b, v8.16b
  4121c8:	bl	41c7f0 <sqrt@plt+0x1add0>
  4121cc:	fcmp	d0, #0.0
  4121d0:	b.ne	412264 <sqrt@plt+0x10844>  // b.any
  4121d4:	adrp	x1, 43b000 <stderr@@GLIBC_2.17+0x2690>
  4121d8:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  4121dc:	add	x1, x1, #0xa10
  4121e0:	add	x0, x0, #0x3d2
  4121e4:	mov	x2, x1
  4121e8:	mov	x3, x1
  4121ec:	bl	41b624 <sqrt@plt+0x19c04>
  4121f0:	b	4123b8 <sqrt@plt+0x10998>
  4121f4:	ldr	d0, [x20, #64]
  4121f8:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  4121fc:	fmov	d2, x8
  412200:	fmov	d1, #2.500000000000000000e-01
  412204:	fabs	d0, d0
  412208:	fdiv	d0, d0, d10
  41220c:	fdiv	d0, d0, d2
  412210:	fmul	d0, d0, d1
  412214:	ldp	d1, d2, [x20, #120]
  412218:	fmul	d3, d9, d0
  41221c:	fmul	d0, d8, d0
  412220:	add	x0, sp, #0x10
  412224:	fadd	d1, d1, d3
  412228:	fadd	d0, d2, d0
  41222c:	stp	d1, d0, [sp, #16]
  412230:	ldr	x8, [x20, #152]
  412234:	mov	x1, sp
  412238:	mov	x2, x22
  41223c:	mov	x3, x19
  412240:	ldp	d2, d3, [x8]
  412244:	fsub	d1, d1, d2
  412248:	fsub	d0, d0, d3
  41224c:	stp	d1, d0, [sp]
  412250:	ldr	x4, [x20, #72]
  412254:	bl	40fce0 <sqrt@plt+0xe2c0>
  412258:	ldrb	w8, [x20, #89]
  41225c:	cbnz	w8, 412194 <sqrt@plt+0x10774>
  412260:	b	412388 <sqrt@plt+0x10968>
  412264:	ldr	w8, [x20, #112]
  412268:	mov	v10.16b, v0.16b
  41226c:	add	x22, x20, #0x60
  412270:	cbz	w8, 412300 <sqrt@plt+0x108e0>
  412274:	ldr	x0, [x23, #3680]
  412278:	ldr	x8, [x0]
  41227c:	ldr	x8, [x8, #144]
  412280:	blr	x8
  412284:	cbz	w0, 412300 <sqrt@plt+0x108e0>
  412288:	ldr	w8, [x20, #160]
  41228c:	ldr	x9, [x20, #152]
  412290:	ldr	d0, [x20, #96]
  412294:	add	x0, x20, #0x88
  412298:	sub	w10, w8, #0x2
  41229c:	subs	w8, w8, #0x1
  4122a0:	add	x10, x9, w10, sxtw #4
  4122a4:	add	x8, x9, w8, sxtw #4
  4122a8:	csel	x9, x10, x21, gt
  4122ac:	ldp	d1, d2, [x8]
  4122b0:	ldp	d3, d4, [x9]
  4122b4:	fdiv	d0, d0, d10
  4122b8:	mov	x1, sp
  4122bc:	mov	x2, x22
  4122c0:	fsub	d1, d1, d3
  4122c4:	fsub	d2, d2, d4
  4122c8:	stp	d1, d2, [sp]
  4122cc:	ldr	x4, [x20, #72]
  4122d0:	mov	x3, x19
  4122d4:	fmul	d9, d9, d0
  4122d8:	fmul	d8, d8, d0
  4122dc:	bl	40fce0 <sqrt@plt+0xe2c0>
  4122e0:	ldp	d0, d1, [x20, #136]
  4122e4:	ldr	x8, [x20, #152]
  4122e8:	ldrsw	x9, [x20, #160]
  4122ec:	fsub	d0, d0, d9
  4122f0:	fsub	d1, d1, d8
  4122f4:	add	x8, x8, x9, lsl #4
  4122f8:	stp	d0, d1, [x8, #-16]
  4122fc:	b	412388 <sqrt@plt+0x10968>
  412300:	ldr	d0, [x20, #64]
  412304:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  412308:	fmov	d2, x8
  41230c:	fmov	d1, #2.500000000000000000e-01
  412310:	fabs	d0, d0
  412314:	fdiv	d0, d0, d10
  412318:	fdiv	d0, d0, d2
  41231c:	ldr	x9, [x20, #152]
  412320:	ldrsw	x10, [x20, #160]
  412324:	fmul	d0, d0, d1
  412328:	ldp	d1, d2, [x20, #136]
  41232c:	fmul	d3, d9, d0
  412330:	fmul	d0, d8, d0
  412334:	add	x8, x9, x10, lsl #4
  412338:	fsub	d1, d1, d3
  41233c:	fsub	d0, d2, d0
  412340:	stp	d1, d0, [x8, #-16]
  412344:	ldr	w8, [x20, #160]
  412348:	ldr	x9, [x20, #152]
  41234c:	mov	x1, sp
  412350:	mov	x2, x22
  412354:	sub	w10, w8, #0x2
  412358:	subs	w8, w8, #0x1
  41235c:	add	x0, x9, w8, sxtw #4
  412360:	add	x8, x9, w10, sxtw #4
  412364:	csel	x8, x8, x21, gt
  412368:	ldp	d0, d1, [x0]
  41236c:	ldp	d2, d3, [x8]
  412370:	mov	x3, x19
  412374:	fsub	d0, d0, d2
  412378:	fsub	d1, d1, d3
  41237c:	stp	d0, d1, [sp]
  412380:	ldr	x4, [x20, #72]
  412384:	bl	40fce0 <sqrt@plt+0xe2c0>
  412388:	ldr	x0, [x23, #3680]
  41238c:	ldr	x2, [x20, #152]
  412390:	ldr	w3, [x20, #160]
  412394:	add	x1, sp, #0x10
  412398:	ldr	x8, [x0]
  41239c:	mov	x4, x19
  4123a0:	ldr	x8, [x8, #48]
  4123a4:	blr	x8
  4123a8:	ldr	x0, [x23, #3680]
  4123ac:	ldr	x8, [x0]
  4123b0:	ldr	x8, [x8, #120]
  4123b4:	blr	x8
  4123b8:	ldp	x20, x19, [sp, #96]
  4123bc:	ldp	x22, x21, [sp, #80]
  4123c0:	ldr	x23, [sp, #72]
  4123c4:	ldp	x29, x30, [sp, #56]
  4123c8:	ldp	d9, d8, [sp, #40]
  4123cc:	ldr	d10, [sp, #32]
  4123d0:	add	sp, sp, #0x70
  4123d4:	ret
  4123d8:	ldr	w9, [x1]
  4123dc:	add	x8, x0, #0x78
  4123e0:	cbz	w9, 412408 <sqrt@plt+0x109e8>
  4123e4:	ldr	q0, [x8]
  4123e8:	stur	q0, [x1, #8]
  4123ec:	ldr	q0, [x8]
  4123f0:	str	wzr, [x1]
  4123f4:	stur	q0, [x1, #24]
  4123f8:	ldrsw	x8, [x0, #160]
  4123fc:	cmp	w8, #0x1
  412400:	b.ge	412454 <sqrt@plt+0x10a34>  // b.tcont
  412404:	b	412548 <sqrt@plt+0x10b28>
  412408:	ldr	d0, [x8]
  41240c:	ldr	d1, [x1, #8]
  412410:	fcmp	d0, d1
  412414:	b.mi	4124fc <sqrt@plt+0x10adc>  // b.first
  412418:	ldr	d0, [x0, #128]
  41241c:	ldr	d1, [x1, #16]
  412420:	fcmp	d0, d1
  412424:	b.mi	412510 <sqrt@plt+0x10af0>  // b.first
  412428:	ldr	d0, [x8]
  41242c:	ldr	d1, [x1, #24]
  412430:	fcmp	d0, d1
  412434:	b.gt	412524 <sqrt@plt+0x10b04>
  412438:	ldr	d0, [x0, #128]
  41243c:	ldr	d1, [x1, #32]
  412440:	fcmp	d0, d1
  412444:	b.gt	412538 <sqrt@plt+0x10b18>
  412448:	ldrsw	x8, [x0, #160]
  41244c:	cmp	w8, #0x1
  412450:	b.lt	412548 <sqrt@plt+0x10b28>  // b.tstop
  412454:	ldr	x10, [x0, #152]
  412458:	mov	x9, xzr
  41245c:	add	x10, x10, #0x8
  412460:	b	412474 <sqrt@plt+0x10a54>
  412464:	add	x9, x9, #0x1
  412468:	cmp	x9, x8
  41246c:	add	x10, x10, #0x10
  412470:	b.ge	412548 <sqrt@plt+0x10b28>  // b.tcont
  412474:	ldur	d0, [x10, #-8]
  412478:	ldr	d1, [x1, #8]
  41247c:	fcmp	d0, d1
  412480:	b.mi	4124b8 <sqrt@plt+0x10a98>  // b.first
  412484:	ldr	d0, [x10]
  412488:	ldr	d1, [x1, #16]
  41248c:	fcmp	d0, d1
  412490:	b.mi	4124cc <sqrt@plt+0x10aac>  // b.first
  412494:	ldur	d0, [x10, #-8]
  412498:	ldr	d1, [x1, #24]
  41249c:	fcmp	d0, d1
  4124a0:	b.gt	4124e0 <sqrt@plt+0x10ac0>
  4124a4:	ldr	d0, [x10]
  4124a8:	ldr	d1, [x1, #32]
  4124ac:	fcmp	d0, d1
  4124b0:	b.le	412464 <sqrt@plt+0x10a44>
  4124b4:	b	4124f4 <sqrt@plt+0x10ad4>
  4124b8:	str	d0, [x1, #8]
  4124bc:	ldr	d0, [x10]
  4124c0:	ldr	d1, [x1, #16]
  4124c4:	fcmp	d0, d1
  4124c8:	b.pl	412494 <sqrt@plt+0x10a74>  // b.nfrst
  4124cc:	str	d0, [x1, #16]
  4124d0:	ldur	d0, [x10, #-8]
  4124d4:	ldr	d1, [x1, #24]
  4124d8:	fcmp	d0, d1
  4124dc:	b.le	4124a4 <sqrt@plt+0x10a84>
  4124e0:	str	d0, [x1, #24]
  4124e4:	ldr	d0, [x10]
  4124e8:	ldr	d1, [x1, #32]
  4124ec:	fcmp	d0, d1
  4124f0:	b.le	412464 <sqrt@plt+0x10a44>
  4124f4:	str	d0, [x1, #32]
  4124f8:	b	412464 <sqrt@plt+0x10a44>
  4124fc:	str	d0, [x1, #8]
  412500:	ldr	d0, [x0, #128]
  412504:	ldr	d1, [x1, #16]
  412508:	fcmp	d0, d1
  41250c:	b.pl	412428 <sqrt@plt+0x10a08>  // b.nfrst
  412510:	str	d0, [x1, #16]
  412514:	ldr	d0, [x8]
  412518:	ldr	d1, [x1, #24]
  41251c:	fcmp	d0, d1
  412520:	b.le	412438 <sqrt@plt+0x10a18>
  412524:	str	d0, [x1, #24]
  412528:	ldr	d0, [x0, #128]
  41252c:	ldr	d1, [x1, #32]
  412530:	fcmp	d0, d1
  412534:	b.le	412448 <sqrt@plt+0x10a28>
  412538:	str	d0, [x1, #32]
  41253c:	ldrsw	x8, [x0, #160]
  412540:	cmp	w8, #0x1
  412544:	b.ge	412454 <sqrt@plt+0x10a34>  // b.tcont
  412548:	ret
  41254c:	mov	x11, x1
  412550:	ldr	q0, [x11], #8
  412554:	ldur	q1, [x0, #120]
  412558:	ldur	q2, [x0, #136]
  41255c:	ldr	w8, [x0, #160]
  412560:	fadd	v0.2d, v0.2d, v1.2d
  412564:	stur	q0, [x0, #120]
  412568:	ldr	q0, [x1]
  41256c:	cmp	w8, #0x1
  412570:	fadd	v0.2d, v0.2d, v2.2d
  412574:	stur	q0, [x0, #136]
  412578:	b.lt	412630 <sqrt@plt+0x10c10>  // b.tstop
  41257c:	ldr	x9, [x0, #152]
  412580:	cmp	w8, #0x1
  412584:	b.ne	412590 <sqrt@plt+0x10b70>  // b.any
  412588:	mov	x10, xzr
  41258c:	b	412610 <sqrt@plt+0x10bf0>
  412590:	add	x13, x9, x8, lsl #4
  412594:	add	x12, x1, #0x1
  412598:	sub	x16, x13, #0x8
  41259c:	cmp	x12, x9
  4125a0:	add	x14, x9, #0x8
  4125a4:	add	x15, x1, #0x9
  4125a8:	cset	w12, hi  // hi = pmore
  4125ac:	cmp	x16, x1
  4125b0:	cset	w16, hi  // hi = pmore
  4125b4:	cmp	x15, x14
  4125b8:	and	w14, w12, w16
  4125bc:	cset	w12, hi  // hi = pmore
  4125c0:	cmp	x11, x13
  4125c4:	mov	x10, xzr
  4125c8:	cset	w11, cc  // cc = lo, ul, last
  4125cc:	tbnz	w14, #0, 412610 <sqrt@plt+0x10bf0>
  4125d0:	and	w11, w12, w11
  4125d4:	tbnz	w11, #0, 412610 <sqrt@plt+0x10bf0>
  4125d8:	and	x10, x8, #0xfffffffe
  4125dc:	mov	x11, x10
  4125e0:	mov	x12, x9
  4125e4:	mov	x13, x1
  4125e8:	ld1r	{v0.2d}, [x13], #8
  4125ec:	ld2	{v1.2d, v2.2d}, [x12]
  4125f0:	subs	x11, x11, #0x2
  4125f4:	ld1r	{v3.2d}, [x13]
  4125f8:	fadd	v4.2d, v0.2d, v1.2d
  4125fc:	fadd	v5.2d, v3.2d, v2.2d
  412600:	st2	{v4.2d, v5.2d}, [x12], #32
  412604:	b.ne	4125e4 <sqrt@plt+0x10bc4>  // b.any
  412608:	cmp	x10, x8
  41260c:	b.eq	412630 <sqrt@plt+0x10c10>  // b.none
  412610:	lsl	x11, x10, #4
  412614:	ldr	q0, [x1]
  412618:	ldr	q1, [x9, x11]
  41261c:	add	x10, x10, #0x1
  412620:	cmp	x10, x8
  412624:	fadd	v0.2d, v0.2d, v1.2d
  412628:	str	q0, [x9, x11]
  41262c:	b.cc	412610 <sqrt@plt+0x10bf0>  // b.lo, b.ul, b.last
  412630:	ret
  412634:	ldr	w9, [x1]
  412638:	add	x8, x0, #0x78
  41263c:	cbz	w9, 412668 <sqrt@plt+0x10c48>
  412640:	ldr	q0, [x8]
  412644:	stur	q0, [x1, #8]
  412648:	ldr	q1, [x8]
  41264c:	ldr	d0, [x1, #8]
  412650:	str	wzr, [x1]
  412654:	stur	q1, [x1, #24]
  412658:	ldr	d1, [x0, #136]
  41265c:	fcmp	d1, d0
  412660:	b.pl	4126b4 <sqrt@plt+0x10c94>  // b.nfrst
  412664:	b	412744 <sqrt@plt+0x10d24>
  412668:	ldr	d1, [x8]
  41266c:	ldr	d0, [x1, #8]
  412670:	fcmp	d1, d0
  412674:	b.mi	4126f4 <sqrt@plt+0x10cd4>  // b.first
  412678:	ldr	d1, [x0, #128]
  41267c:	ldr	d2, [x1, #16]
  412680:	fcmp	d1, d2
  412684:	b.mi	41270c <sqrt@plt+0x10cec>  // b.first
  412688:	ldr	d1, [x8]
  41268c:	ldr	d2, [x1, #24]
  412690:	fcmp	d1, d2
  412694:	b.gt	412720 <sqrt@plt+0x10d00>
  412698:	ldr	d1, [x0, #128]
  41269c:	ldr	d2, [x1, #32]
  4126a0:	fcmp	d1, d2
  4126a4:	b.gt	412734 <sqrt@plt+0x10d14>
  4126a8:	ldr	d1, [x0, #136]
  4126ac:	fcmp	d1, d0
  4126b0:	b.mi	412744 <sqrt@plt+0x10d24>  // b.first
  4126b4:	ldr	d2, [x0, #144]
  4126b8:	ldr	d1, [x1, #16]
  4126bc:	fcmp	d2, d1
  4126c0:	b.mi	41275c <sqrt@plt+0x10d3c>  // b.first
  4126c4:	ldr	d3, [x0, #136]
  4126c8:	ldr	d2, [x1, #24]
  4126cc:	fcmp	d3, d2
  4126d0:	b.gt	412774 <sqrt@plt+0x10d54>
  4126d4:	ldr	d4, [x0, #144]
  4126d8:	ldr	d3, [x1, #32]
  4126dc:	fcmp	d4, d3
  4126e0:	b.gt	41278c <sqrt@plt+0x10d6c>
  4126e4:	ldrsw	x9, [x0, #160]
  4126e8:	cmp	w9, #0x2
  4126ec:	b.ge	4127a0 <sqrt@plt+0x10d80>  // b.tcont
  4126f0:	b	412864 <sqrt@plt+0x10e44>
  4126f4:	mov	v0.16b, v1.16b
  4126f8:	str	d1, [x1, #8]
  4126fc:	ldr	d1, [x0, #128]
  412700:	ldr	d2, [x1, #16]
  412704:	fcmp	d1, d2
  412708:	b.pl	412688 <sqrt@plt+0x10c68>  // b.nfrst
  41270c:	str	d1, [x1, #16]
  412710:	ldr	d1, [x8]
  412714:	ldr	d2, [x1, #24]
  412718:	fcmp	d1, d2
  41271c:	b.le	412698 <sqrt@plt+0x10c78>
  412720:	str	d1, [x1, #24]
  412724:	ldr	d1, [x0, #128]
  412728:	ldr	d2, [x1, #32]
  41272c:	fcmp	d1, d2
  412730:	b.le	4126a8 <sqrt@plt+0x10c88>
  412734:	str	d1, [x1, #32]
  412738:	ldr	d1, [x0, #136]
  41273c:	fcmp	d1, d0
  412740:	b.pl	4126b4 <sqrt@plt+0x10c94>  // b.nfrst
  412744:	mov	v0.16b, v1.16b
  412748:	str	d1, [x1, #8]
  41274c:	ldr	d2, [x0, #144]
  412750:	ldr	d1, [x1, #16]
  412754:	fcmp	d2, d1
  412758:	b.pl	4126c4 <sqrt@plt+0x10ca4>  // b.nfrst
  41275c:	mov	v1.16b, v2.16b
  412760:	str	d2, [x1, #16]
  412764:	ldr	d3, [x0, #136]
  412768:	ldr	d2, [x1, #24]
  41276c:	fcmp	d3, d2
  412770:	b.le	4126d4 <sqrt@plt+0x10cb4>
  412774:	mov	v2.16b, v3.16b
  412778:	str	d3, [x1, #24]
  41277c:	ldr	d4, [x0, #144]
  412780:	ldr	d3, [x1, #32]
  412784:	fcmp	d4, d3
  412788:	b.le	4126e4 <sqrt@plt+0x10cc4>
  41278c:	mov	v3.16b, v4.16b
  412790:	str	d4, [x1, #32]
  412794:	ldrsw	x9, [x0, #160]
  412798:	cmp	w9, #0x2
  41279c:	b.lt	412864 <sqrt@plt+0x10e44>  // b.tstop
  4127a0:	ldr	x11, [x0, #152]
  4127a4:	mov	w10, #0x1                   	// #1
  4127a8:	fmov	d4, #1.250000000000000000e-01
  4127ac:	fmov	d5, #7.500000000000000000e-01
  4127b0:	sub	x11, x11, #0x10
  4127b4:	b	4127c8 <sqrt@plt+0x10da8>
  4127b8:	add	x10, x10, #0x1
  4127bc:	cmp	x10, x9
  4127c0:	add	x11, x11, #0x10
  4127c4:	b.ge	412864 <sqrt@plt+0x10e44>  // b.tcont
  4127c8:	cmp	x10, #0x1
  4127cc:	csel	x12, x8, x11, eq  // eq = none
  4127d0:	ldp	d6, d16, [x11, #16]
  4127d4:	ldp	d7, d17, [x12]
  4127d8:	fmul	d6, d6, d5
  4127dc:	fmul	d7, d7, d4
  4127e0:	fadd	d6, d7, d6
  4127e4:	ldp	d7, d18, [x11, #32]
  4127e8:	fmul	d16, d16, d5
  4127ec:	fmul	d17, d17, d4
  4127f0:	fadd	d16, d17, d16
  4127f4:	fmul	d7, d7, d4
  4127f8:	fmul	d17, d18, d4
  4127fc:	fadd	d7, d6, d7
  412800:	fcmp	d7, d0
  412804:	fadd	d6, d16, d17
  412808:	b.mi	412828 <sqrt@plt+0x10e08>  // b.first
  41280c:	fcmp	d6, d1
  412810:	b.mi	412838 <sqrt@plt+0x10e18>  // b.first
  412814:	fcmp	d7, d2
  412818:	b.gt	412848 <sqrt@plt+0x10e28>
  41281c:	fcmp	d6, d3
  412820:	b.le	4127b8 <sqrt@plt+0x10d98>
  412824:	b	412858 <sqrt@plt+0x10e38>
  412828:	mov	v0.16b, v7.16b
  41282c:	str	d7, [x1, #8]
  412830:	fcmp	d6, d1
  412834:	b.pl	412814 <sqrt@plt+0x10df4>  // b.nfrst
  412838:	mov	v1.16b, v6.16b
  41283c:	str	d6, [x1, #16]
  412840:	fcmp	d7, d2
  412844:	b.le	41281c <sqrt@plt+0x10dfc>
  412848:	mov	v2.16b, v7.16b
  41284c:	str	d7, [x1, #24]
  412850:	fcmp	d6, d3
  412854:	b.le	4127b8 <sqrt@plt+0x10d98>
  412858:	mov	v3.16b, v6.16b
  41285c:	str	d6, [x1, #32]
  412860:	b	4127b8 <sqrt@plt+0x10d98>
  412864:	ret
  412868:	mov	w8, #0x1                   	// #1
  41286c:	str	w8, [x0, #48]
  412870:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  412874:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  412878:	add	x8, x8, #0xd30
  41287c:	str	xzr, [x0, #32]
  412880:	str	wzr, [x0, #40]
  412884:	stp	xzr, xzr, [x0, #8]
  412888:	str	wzr, [x0, #24]
  41288c:	stp	xzr, xzr, [x0, #72]
  412890:	strh	wzr, [x0, #88]
  412894:	str	x9, [x0, #64]
  412898:	str	x8, [x0]
  41289c:	ldr	q0, [x1]
  4128a0:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  4128a4:	add	x8, x8, #0x558
  4128a8:	stur	q0, [x0, #120]
  4128ac:	ldr	q0, [x2]
  4128b0:	str	x3, [x0, #152]
  4128b4:	str	w4, [x0, #160]
  4128b8:	str	x8, [x0]
  4128bc:	stur	q0, [x0, #136]
  4128c0:	ret
  4128c4:	mov	w8, #0x1                   	// #1
  4128c8:	str	w8, [x0, #48]
  4128cc:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  4128d0:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  4128d4:	add	x8, x8, #0xd30
  4128d8:	str	xzr, [x0, #32]
  4128dc:	str	wzr, [x0, #40]
  4128e0:	stp	xzr, xzr, [x0, #8]
  4128e4:	str	wzr, [x0, #24]
  4128e8:	stp	xzr, xzr, [x0, #72]
  4128ec:	strh	wzr, [x0, #88]
  4128f0:	str	x9, [x0, #64]
  4128f4:	str	x8, [x0]
  4128f8:	ldr	q0, [x1]
  4128fc:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  412900:	add	x8, x8, #0xf10
  412904:	stur	q0, [x0, #120]
  412908:	ldr	q0, [x2]
  41290c:	str	x3, [x0, #152]
  412910:	str	w4, [x0, #160]
  412914:	str	x8, [x0]
  412918:	stur	q0, [x0, #136]
  41291c:	ret
  412920:	sub	sp, sp, #0x70
  412924:	str	d10, [sp, #32]
  412928:	stp	d9, d8, [sp, #40]
  41292c:	stp	x29, x30, [sp, #56]
  412930:	str	x23, [sp, #72]
  412934:	stp	x22, x21, [sp, #80]
  412938:	stp	x20, x19, [sp, #96]
  41293c:	add	x29, sp, #0x20
  412940:	mov	x19, x0
  412944:	ldr	w8, [x19, #48]!
  412948:	cbz	w8, 412c68 <sqrt@plt+0x11248>
  41294c:	adrp	x23, 438000 <_Znam@GLIBCXX_3.4>
  412950:	mov	x20, x0
  412954:	ldr	x0, [x23, #3680]
  412958:	ldr	x2, [x20, #72]
  41295c:	mov	x1, xzr
  412960:	ldr	x8, [x0]
  412964:	ldr	x8, [x8, #112]
  412968:	blr	x8
  41296c:	ldur	q0, [x20, #120]
  412970:	add	x21, x20, #0x78
  412974:	str	q0, [sp, #16]
  412978:	ldrb	w8, [x20, #88]
  41297c:	cbz	w8, 412a2c <sqrt@plt+0x1100c>
  412980:	ldr	x8, [x20, #152]
  412984:	ldp	d0, d1, [x20, #120]
  412988:	ldp	d2, d3, [x8]
  41298c:	fsub	d9, d2, d0
  412990:	fsub	d8, d3, d1
  412994:	mov	v0.16b, v9.16b
  412998:	mov	v1.16b, v8.16b
  41299c:	bl	41c7f0 <sqrt@plt+0x1add0>
  4129a0:	fcmp	d0, #0.0
  4129a4:	b.eq	412a74 <sqrt@plt+0x11054>  // b.none
  4129a8:	ldr	w8, [x20, #112]
  4129ac:	mov	v10.16b, v0.16b
  4129b0:	add	x22, x20, #0x60
  4129b4:	cbz	w8, 412a94 <sqrt@plt+0x11074>
  4129b8:	ldr	x0, [x23, #3680]
  4129bc:	ldr	x8, [x0]
  4129c0:	ldr	x8, [x8, #144]
  4129c4:	blr	x8
  4129c8:	cbz	w0, 412a94 <sqrt@plt+0x11074>
  4129cc:	ldr	x8, [x20, #152]
  4129d0:	ldp	d0, d1, [x20, #120]
  4129d4:	ldr	d4, [x20, #96]
  4129d8:	mov	x1, sp
  4129dc:	ldp	d2, d3, [x8]
  4129e0:	mov	x0, x21
  4129e4:	mov	x2, x22
  4129e8:	mov	x3, x19
  4129ec:	fsub	d0, d0, d2
  4129f0:	fsub	d1, d1, d3
  4129f4:	stp	d0, d1, [sp]
  4129f8:	ldr	x4, [x20, #72]
  4129fc:	fdiv	d0, d4, d10
  412a00:	fmul	d9, d9, d0
  412a04:	fmul	d8, d8, d0
  412a08:	bl	40fce0 <sqrt@plt+0xe2c0>
  412a0c:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  412a10:	ldr	d0, [x8, #256]
  412a14:	ldp	d1, d2, [x20, #120]
  412a18:	fmul	d3, d9, d0
  412a1c:	fmul	d0, d8, d0
  412a20:	fadd	d1, d3, d1
  412a24:	fadd	d0, d0, d2
  412a28:	stp	d1, d0, [sp, #16]
  412a2c:	ldrb	w8, [x20, #89]
  412a30:	cbz	w8, 412c38 <sqrt@plt+0x11218>
  412a34:	ldr	w8, [x20, #160]
  412a38:	ldr	x9, [x20, #152]
  412a3c:	sub	w10, w8, #0x2
  412a40:	subs	w8, w8, #0x1
  412a44:	add	x10, x9, w10, sxtw #4
  412a48:	add	x8, x9, w8, sxtw #4
  412a4c:	csel	x9, x10, x21, gt
  412a50:	ldp	d0, d1, [x8]
  412a54:	ldp	d2, d3, [x9]
  412a58:	fsub	d9, d0, d2
  412a5c:	fsub	d8, d1, d3
  412a60:	mov	v0.16b, v9.16b
  412a64:	mov	v1.16b, v8.16b
  412a68:	bl	41c7f0 <sqrt@plt+0x1add0>
  412a6c:	fcmp	d0, #0.0
  412a70:	b.ne	412b04 <sqrt@plt+0x110e4>  // b.any
  412a74:	adrp	x1, 43b000 <stderr@@GLIBC_2.17+0x2690>
  412a78:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  412a7c:	add	x1, x1, #0xa10
  412a80:	add	x0, x0, #0x3d2
  412a84:	mov	x2, x1
  412a88:	mov	x3, x1
  412a8c:	bl	41b624 <sqrt@plt+0x19c04>
  412a90:	b	412c68 <sqrt@plt+0x11248>
  412a94:	ldr	d0, [x20, #64]
  412a98:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  412a9c:	fmov	d2, x8
  412aa0:	fmov	d1, #2.500000000000000000e-01
  412aa4:	fabs	d0, d0
  412aa8:	fdiv	d0, d0, d10
  412aac:	fdiv	d0, d0, d2
  412ab0:	fmul	d0, d0, d1
  412ab4:	ldp	d1, d2, [x20, #120]
  412ab8:	fmul	d3, d9, d0
  412abc:	fmul	d0, d8, d0
  412ac0:	add	x0, sp, #0x10
  412ac4:	fadd	d1, d1, d3
  412ac8:	fadd	d0, d2, d0
  412acc:	stp	d1, d0, [sp, #16]
  412ad0:	ldr	x8, [x20, #152]
  412ad4:	mov	x1, sp
  412ad8:	mov	x2, x22
  412adc:	mov	x3, x19
  412ae0:	ldp	d2, d3, [x8]
  412ae4:	fsub	d1, d1, d2
  412ae8:	fsub	d0, d0, d3
  412aec:	stp	d1, d0, [sp]
  412af0:	ldr	x4, [x20, #72]
  412af4:	bl	40fce0 <sqrt@plt+0xe2c0>
  412af8:	ldrb	w8, [x20, #89]
  412afc:	cbnz	w8, 412a34 <sqrt@plt+0x11014>
  412b00:	b	412c38 <sqrt@plt+0x11218>
  412b04:	ldr	w8, [x20, #112]
  412b08:	mov	v10.16b, v0.16b
  412b0c:	add	x22, x20, #0x60
  412b10:	cbz	w8, 412bb0 <sqrt@plt+0x11190>
  412b14:	ldr	x0, [x23, #3680]
  412b18:	ldr	x8, [x0]
  412b1c:	ldr	x8, [x8, #144]
  412b20:	blr	x8
  412b24:	cbz	w0, 412bb0 <sqrt@plt+0x11190>
  412b28:	ldr	w8, [x20, #160]
  412b2c:	ldr	x9, [x20, #152]
  412b30:	ldr	d0, [x20, #96]
  412b34:	add	x0, x20, #0x88
  412b38:	sub	w10, w8, #0x2
  412b3c:	subs	w8, w8, #0x1
  412b40:	add	x10, x9, w10, sxtw #4
  412b44:	add	x8, x9, w8, sxtw #4
  412b48:	csel	x9, x10, x21, gt
  412b4c:	ldp	d1, d2, [x8]
  412b50:	ldp	d3, d4, [x9]
  412b54:	fdiv	d0, d0, d10
  412b58:	mov	x1, sp
  412b5c:	mov	x2, x22
  412b60:	fsub	d1, d1, d3
  412b64:	fsub	d2, d2, d4
  412b68:	stp	d1, d2, [sp]
  412b6c:	ldr	x4, [x20, #72]
  412b70:	mov	x3, x19
  412b74:	fmul	d9, d9, d0
  412b78:	fmul	d8, d8, d0
  412b7c:	bl	40fce0 <sqrt@plt+0xe2c0>
  412b80:	adrp	x8, 421000 <_ZdlPvm@@Base+0x44dc>
  412b84:	ldr	d0, [x8, #256]
  412b88:	ldr	x9, [x20, #152]
  412b8c:	ldrsw	x10, [x20, #160]
  412b90:	ldp	d1, d2, [x20, #136]
  412b94:	fmul	d3, d9, d0
  412b98:	fmul	d0, d8, d0
  412b9c:	add	x8, x9, x10, lsl #4
  412ba0:	fsub	d1, d1, d3
  412ba4:	fsub	d0, d2, d0
  412ba8:	stp	d1, d0, [x8, #-16]
  412bac:	b	412c38 <sqrt@plt+0x11218>
  412bb0:	ldr	d0, [x20, #64]
  412bb4:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  412bb8:	fmov	d2, x8
  412bbc:	fmov	d1, #2.500000000000000000e-01
  412bc0:	fabs	d0, d0
  412bc4:	fdiv	d0, d0, d10
  412bc8:	fdiv	d0, d0, d2
  412bcc:	ldr	x9, [x20, #152]
  412bd0:	ldrsw	x10, [x20, #160]
  412bd4:	fmul	d0, d0, d1
  412bd8:	ldp	d1, d2, [x20, #136]
  412bdc:	fmul	d3, d9, d0
  412be0:	fmul	d0, d8, d0
  412be4:	add	x8, x9, x10, lsl #4
  412be8:	fsub	d1, d1, d3
  412bec:	fsub	d0, d2, d0
  412bf0:	stp	d1, d0, [x8, #-16]
  412bf4:	ldr	w8, [x20, #160]
  412bf8:	ldr	x9, [x20, #152]
  412bfc:	mov	x1, sp
  412c00:	mov	x2, x22
  412c04:	sub	w10, w8, #0x2
  412c08:	subs	w8, w8, #0x1
  412c0c:	add	x0, x9, w8, sxtw #4
  412c10:	add	x8, x9, w10, sxtw #4
  412c14:	csel	x8, x8, x21, gt
  412c18:	ldp	d0, d1, [x0]
  412c1c:	ldp	d2, d3, [x8]
  412c20:	mov	x3, x19
  412c24:	fsub	d0, d0, d2
  412c28:	fsub	d1, d1, d3
  412c2c:	stp	d0, d1, [sp]
  412c30:	ldr	x4, [x20, #72]
  412c34:	bl	40fce0 <sqrt@plt+0xe2c0>
  412c38:	ldr	x0, [x23, #3680]
  412c3c:	ldr	x2, [x20, #152]
  412c40:	ldr	w3, [x20, #160]
  412c44:	add	x1, sp, #0x10
  412c48:	ldr	x8, [x0]
  412c4c:	mov	x4, x19
  412c50:	ldr	x8, [x8, #64]
  412c54:	blr	x8
  412c58:	ldr	x0, [x23, #3680]
  412c5c:	ldr	x8, [x0]
  412c60:	ldr	x8, [x8, #120]
  412c64:	blr	x8
  412c68:	ldp	x20, x19, [sp, #96]
  412c6c:	ldp	x22, x21, [sp, #80]
  412c70:	ldr	x23, [sp, #72]
  412c74:	ldp	x29, x30, [sp, #56]
  412c78:	ldp	d9, d8, [sp, #40]
  412c7c:	ldr	d10, [sp, #32]
  412c80:	add	sp, sp, #0x70
  412c84:	ret
  412c88:	stp	x29, x30, [sp, #-48]!
  412c8c:	stp	x22, x21, [sp, #16]
  412c90:	stp	x20, x19, [sp, #32]
  412c94:	mov	x19, x0
  412c98:	ldr	x0, [x0, #152]
  412c9c:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  412ca0:	add	x8, x8, #0xe20
  412ca4:	mov	x29, sp
  412ca8:	str	x8, [x19]
  412cac:	cbz	x0, 412cb4 <sqrt@plt+0x11294>
  412cb0:	bl	4018c0 <_ZdaPv@plt>
  412cb4:	ldr	x8, [x19, #32]
  412cb8:	adrp	x9, 422000 <_ZdlPvm@@Base+0x54dc>
  412cbc:	add	x9, x9, #0x5b0
  412cc0:	str	x9, [x19]
  412cc4:	cbz	x8, 412cf4 <sqrt@plt+0x112d4>
  412cc8:	mov	x20, x8
  412ccc:	ldr	x9, [x20, #-8]!
  412cd0:	cbz	x9, 412cec <sqrt@plt+0x112cc>
  412cd4:	lsl	x21, x9, #5
  412cd8:	sub	x22, x8, #0x20
  412cdc:	ldr	x0, [x22, x21]
  412ce0:	bl	401730 <free@plt>
  412ce4:	subs	x21, x21, #0x20
  412ce8:	b.ne	412cdc <sqrt@plt+0x112bc>  // b.any
  412cec:	mov	x0, x20
  412cf0:	bl	4018c0 <_ZdaPv@plt>
  412cf4:	mov	x0, x19
  412cf8:	ldp	x20, x19, [sp, #32]
  412cfc:	ldp	x22, x21, [sp, #16]
  412d00:	ldp	x29, x30, [sp], #48
  412d04:	b	41cb18 <_ZdlPv@@Base>
  412d08:	sub	sp, sp, #0x190
  412d0c:	stp	d15, d14, [sp, #240]
  412d10:	stp	d13, d12, [sp, #256]
  412d14:	stp	d11, d10, [sp, #272]
  412d18:	stp	d9, d8, [sp, #288]
  412d1c:	stp	x29, x30, [sp, #304]
  412d20:	str	x28, [sp, #320]
  412d24:	stp	x26, x25, [sp, #336]
  412d28:	stp	x24, x23, [sp, #352]
  412d2c:	stp	x22, x21, [sp, #368]
  412d30:	stp	x20, x19, [sp, #384]
  412d34:	add	x29, sp, #0xf0
  412d38:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1690>
  412d3c:	add	x8, x8, #0xee0
  412d40:	ldarb	w8, [x8]
  412d44:	mov	x21, x2
  412d48:	mov	x19, x1
  412d4c:	mov	x20, x0
  412d50:	add	x23, sp, #0x38
  412d54:	tbz	w8, #0, 413304 <sqrt@plt+0x118e4>
  412d58:	ldr	w8, [x20, #232]
  412d5c:	str	w8, [x21]
  412d60:	stp	xzr, xzr, [x29, #-16]
  412d64:	ldr	x8, [x20]
  412d68:	mvn	w9, w8
  412d6c:	tst	x8, #0x200
  412d70:	and	x9, x9, #0xc00
  412d74:	ccmp	x9, #0x0, #0x4, ne  // ne = any
  412d78:	add	x9, x20, #0x30
  412d7c:	csel	x9, x19, x9, eq  // eq = none
  412d80:	ldr	q0, [x9]
  412d84:	stur	q0, [x23, #168]
  412d88:	tbnz	w8, #7, 412e30 <sqrt@plt+0x11410>
  412d8c:	tbz	w8, #8, 412dc4 <sqrt@plt+0x113a4>
  412d90:	ldr	w8, [x20, #8]
  412d94:	and	w8, w8, #0xfffffffe
  412d98:	cmp	w8, #0x6
  412d9c:	b.ne	412dc4 <sqrt@plt+0x113a4>  // b.any
  412da0:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1690>
  412da4:	ldrb	w8, [x8, #3744]
  412da8:	cmp	w8, #0x1
  412dac:	b.ne	412dc4 <sqrt@plt+0x113a4>  // b.any
  412db0:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1690>
  412db4:	add	x8, x8, #0xef8
  412db8:	ldr	q0, [x8]
  412dbc:	stur	q0, [x20, #248]
  412dc0:	b	412e30 <sqrt@plt+0x11410>
  412dc4:	ldr	w8, [x20, #232]
  412dc8:	cmp	w8, #0x3
  412dcc:	b.hi	412df4 <sqrt@plt+0x113d4>  // b.pmore
  412dd0:	adrp	x9, 422000 <_ZdlPvm@@Base+0x54dc>
  412dd4:	add	x9, x9, #0x260
  412dd8:	adr	x10, 412de8 <sqrt@plt+0x113c8>
  412ddc:	ldrb	w11, [x9, x8]
  412de0:	add	x10, x10, x11, lsl #2
  412de4:	br	x10
  412de8:	ldr	x8, [x20, #152]
  412dec:	str	x8, [x20, #248]
  412df0:	b	412e30 <sqrt@plt+0x11410>
  412df4:	adrp	x1, 423000 <_ZdlPvm@@Base+0x64dc>
  412df8:	add	x1, x1, #0x3ff
  412dfc:	mov	w0, #0x5c9                 	// #1481
  412e00:	bl	41afa0 <sqrt@plt+0x19580>
  412e04:	b	412e30 <sqrt@plt+0x11410>
  412e08:	ldr	x8, [x20, #160]
  412e0c:	str	x8, [x20, #256]
  412e10:	b	412e30 <sqrt@plt+0x11410>
  412e14:	ldr	d0, [x20, #152]
  412e18:	fneg	d0, d0
  412e1c:	str	d0, [x20, #248]
  412e20:	b	412e30 <sqrt@plt+0x11410>
  412e24:	ldr	d0, [x20, #160]
  412e28:	fneg	d0, d0
  412e2c:	str	d0, [x20, #256]
  412e30:	mov	w0, #0x20                  	// #32
  412e34:	bl	41ca74 <_Znwm@@Base>
  412e38:	ldr	w8, [x20, #264]
  412e3c:	ldr	x10, [x20, #240]
  412e40:	mov	x9, xzr
  412e44:	str	w8, [x0]
  412e48:	ldur	q0, [x20, #248]
  412e4c:	str	x10, [x0, #24]
  412e50:	stur	q0, [x0, #8]
  412e54:	str	xzr, [x20, #240]
  412e58:	mov	x8, x0
  412e5c:	ldr	x0, [x0, #24]
  412e60:	str	x9, [x8, #24]
  412e64:	mov	x9, x8
  412e68:	cbnz	x0, 412e58 <sqrt@plt+0x11438>
  412e6c:	str	x8, [x20, #240]
  412e70:	ldp	d11, d10, [x29, #-16]
  412e74:	mov	x21, xzr
  412e78:	mov	w24, wzr
  412e7c:	mov	w9, #0x1                   	// #1
  412e80:	mov	v13.16b, v11.16b
  412e84:	mov	v12.16b, v10.16b
  412e88:	b	412eb0 <sqrt@plt+0x11490>
  412e8c:	ldr	d1, [x8, #16]
  412e90:	fadd	d13, d13, d0
  412e94:	str	w9, [x8]
  412e98:	fadd	d12, d12, d1
  412e9c:	stp	d13, d12, [x8, #8]
  412ea0:	ldr	x8, [x8, #24]
  412ea4:	add	w24, w24, #0x1
  412ea8:	add	x21, x21, #0x10
  412eac:	cbz	x8, 412ed4 <sqrt@plt+0x114b4>
  412eb0:	ldr	w10, [x8]
  412eb4:	ldr	d0, [x8, #8]
  412eb8:	cbz	w10, 412e8c <sqrt@plt+0x1146c>
  412ebc:	ldr	d12, [x8, #16]
  412ec0:	mov	v13.16b, v0.16b
  412ec4:	ldr	x8, [x8, #24]
  412ec8:	add	w24, w24, #0x1
  412ecc:	add	x21, x21, #0x10
  412ed0:	cbnz	x8, 412eb0 <sqrt@plt+0x11490>
  412ed4:	ldr	w8, [x20]
  412ed8:	mvn	w8, w8
  412edc:	tst	x8, #0xc00
  412ee0:	b.ne	412fec <sqrt@plt+0x115cc>  // b.any
  412ee4:	ldur	q0, [x23, #168]
  412ee8:	adrp	x22, 422000 <_ZdlPvm@@Base+0x54dc>
  412eec:	mov	w8, #0x1                   	// #1
  412ef0:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  412ef4:	add	x22, x22, #0xe20
  412ef8:	str	xzr, [sp, #88]
  412efc:	stp	xzr, xzr, [sp, #64]
  412f00:	str	wzr, [sp, #80]
  412f04:	stp	xzr, xzr, [sp, #128]
  412f08:	strh	wzr, [sp, #144]
  412f0c:	str	wzr, [sp, #96]
  412f10:	str	w8, [sp, #104]
  412f14:	add	x8, sp, #0x38
  412f18:	str	x9, [sp, #120]
  412f1c:	stur	q0, [x23, #120]
  412f20:	stp	d13, d12, [sp, #192]
  412f24:	str	x22, [sp, #56]
  412f28:	str	xzr, [sp, #208]
  412f2c:	str	wzr, [sp, #216]
  412f30:	ldp	d8, d14, [x20, #80]
  412f34:	str	x8, [sp, #8]
  412f38:	ldr	x0, [x20, #112]
  412f3c:	add	x1, sp, #0x8
  412f40:	add	x2, sp, #0x20
  412f44:	bl	410f84 <sqrt@plt+0xf564>
  412f48:	cbz	w0, 413294 <sqrt@plt+0x11874>
  412f4c:	ldr	x0, [sp, #32]
  412f50:	cbz	x0, 4132ec <sqrt@plt+0x118cc>
  412f54:	ldr	x8, [x0]
  412f58:	ldr	x8, [x8, #16]
  412f5c:	blr	x8
  412f60:	ldr	x8, [x20, #240]
  412f64:	fsub	d9, d8, d0
  412f68:	fsub	d8, d14, d1
  412f6c:	cbz	x8, 412f88 <sqrt@plt+0x11568>
  412f70:	ldp	d0, d1, [x8, #8]
  412f74:	fadd	d0, d9, d0
  412f78:	fadd	d1, d8, d1
  412f7c:	stp	d0, d1, [x8, #8]
  412f80:	ldr	x8, [x8, #24]
  412f84:	cbnz	x8, 412f70 <sqrt@plt+0x11550>
  412f88:	ldr	x0, [sp, #208]
  412f8c:	fadd	d11, d11, d9
  412f90:	fadd	d10, d10, d8
  412f94:	stp	d11, d10, [x29, #-16]
  412f98:	str	x22, [sp, #56]
  412f9c:	cbz	x0, 412fa4 <sqrt@plt+0x11584>
  412fa0:	bl	4018c0 <_ZdaPv@plt>
  412fa4:	ldr	x8, [sp, #88]
  412fa8:	adrp	x9, 422000 <_ZdlPvm@@Base+0x54dc>
  412fac:	add	x9, x9, #0x5b0
  412fb0:	str	x9, [sp, #56]
  412fb4:	cbz	x8, 412fe4 <sqrt@plt+0x115c4>
  412fb8:	mov	x22, x8
  412fbc:	ldr	x9, [x22, #-8]!
  412fc0:	cbz	x9, 412fdc <sqrt@plt+0x115bc>
  412fc4:	lsl	x25, x9, #5
  412fc8:	sub	x26, x8, #0x20
  412fcc:	ldr	x0, [x26, x25]
  412fd0:	bl	401730 <free@plt>
  412fd4:	subs	x25, x25, #0x20
  412fd8:	b.ne	412fcc <sqrt@plt+0x115ac>  // b.any
  412fdc:	mov	x0, x22
  412fe0:	bl	4018c0 <_ZdaPv@plt>
  412fe4:	fadd	d13, d13, d9
  412fe8:	fadd	d12, d12, d8
  412fec:	mov	x0, x21
  412ff0:	bl	401660 <_Znam@plt>
  412ff4:	mov	w1, wzr
  412ff8:	mov	x2, x21
  412ffc:	mov	x22, x0
  413000:	bl	401750 <memset@plt>
  413004:	ldr	x8, [x20, #240]
  413008:	cbz	x8, 413020 <sqrt@plt+0x11600>
  41300c:	mov	x9, x22
  413010:	ldur	q0, [x8, #8]
  413014:	str	q0, [x9], #16
  413018:	ldr	x8, [x8, #24]
  41301c:	cbnz	x8, 413010 <sqrt@plt+0x115f0>
  413020:	ldr	x8, [x20]
  413024:	tbnz	w8, #17, 41308c <sqrt@plt+0x1166c>
  413028:	tbnz	w8, #16, 4130b4 <sqrt@plt+0x11694>
  41302c:	ldr	w8, [x20, #8]
  413030:	cmp	w8, #0x7
  413034:	b.eq	413188 <sqrt@plt+0x11768>  // b.none
  413038:	cmp	w8, #0x6
  41303c:	b.eq	4131dc <sqrt@plt+0x117bc>  // b.none
  413040:	cmp	w8, #0x5
  413044:	b.ne	413230 <sqrt@plt+0x11810>  // b.any
  413048:	mov	w0, #0xa8                  	// #168
  41304c:	bl	41ca74 <_Znwm@@Base>
  413050:	ldur	q0, [x23, #168]
  413054:	adrp	x10, 422000 <_ZdlPvm@@Base+0x54dc>
  413058:	mov	w8, #0x1                   	// #1
  41305c:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  413060:	add	x10, x10, #0xf10
  413064:	str	xzr, [x0, #32]
  413068:	str	wzr, [x0, #40]
  41306c:	str	xzr, [x0, #16]
  413070:	str	wzr, [x0, #24]
  413074:	str	xzr, [x0, #80]
  413078:	strh	wzr, [x0, #88]
  41307c:	stp	d13, d12, [x0, #136]
  413080:	str	x22, [x0, #152]
  413084:	str	w24, [x0, #160]
  413088:	b	4131c8 <sqrt@plt+0x117a8>
  41308c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  413090:	add	x1, x20, #0xa8
  413094:	add	x0, x0, #0x476
  413098:	bl	405494 <sqrt@plt+0x3a74>
  41309c:	ldr	x8, [x20, #168]
  4130a0:	ldr	x9, [x20]
  4130a4:	str	x8, [x20, #176]
  4130a8:	orr	x8, x9, #0x10000
  4130ac:	str	x8, [x20]
  4130b0:	tbz	w8, #16, 41302c <sqrt@plt+0x1160c>
  4130b4:	str	d11, [x29, #88]
  4130b8:	ldr	d11, [x20, #168]
  4130bc:	str	d10, [sp]
  4130c0:	fmov	d14, xzr
  4130c4:	fmov	d15, xzr
  4130c8:	fcmp	d11, #0.0
  4130cc:	fmov	d10, xzr
  4130d0:	b.eq	413100 <sqrt@plt+0x116e0>  // b.none
  4130d4:	ldp	d0, d1, [x22]
  4130d8:	ldr	d2, [x29, #88]
  4130dc:	fsub	d8, d0, d2
  4130e0:	ldr	d0, [sp]
  4130e4:	fsub	d9, d1, d0
  4130e8:	mov	v0.16b, v8.16b
  4130ec:	mov	v1.16b, v9.16b
  4130f0:	bl	41c7f0 <sqrt@plt+0x1add0>
  4130f4:	fdiv	d0, d11, d0
  4130f8:	fmul	d15, d8, d0
  4130fc:	fmul	d10, d9, d0
  413100:	ldr	d11, [x20, #176]
  413104:	fmov	d0, xzr
  413108:	fcmp	d11, #0.0
  41310c:	b.eq	41314c <sqrt@plt+0x1172c>  // b.none
  413110:	add	x8, x22, x21
  413114:	cmp	w24, #0x1
  413118:	sub	x9, x29, #0x10
  41311c:	sub	x10, x8, #0x20
  413120:	ldp	d0, d1, [x8, #-16]
  413124:	csel	x8, x9, x10, eq  // eq = none
  413128:	ldp	d2, d3, [x8]
  41312c:	fsub	d8, d0, d2
  413130:	fsub	d9, d1, d3
  413134:	mov	v0.16b, v8.16b
  413138:	mov	v1.16b, v9.16b
  41313c:	bl	41c7f0 <sqrt@plt+0x1add0>
  413140:	fdiv	d0, d11, d0
  413144:	fmul	d14, d8, d0
  413148:	fmul	d0, d9, d0
  41314c:	ldr	d1, [sp]
  413150:	add	x8, x22, x21
  413154:	ldr	d11, [x29, #88]
  413158:	fsub	d13, d13, d14
  41315c:	fadd	d10, d10, d1
  413160:	ldp	d1, d2, [x8, #-16]
  413164:	fadd	d11, d15, d11
  413168:	fsub	d12, d12, d0
  41316c:	stp	d11, d10, [x29, #-16]
  413170:	fsub	d1, d1, d14
  413174:	fsub	d2, d2, d0
  413178:	stp	d1, d2, [x8, #-16]
  41317c:	ldr	w8, [x20, #8]
  413180:	cmp	w8, #0x7
  413184:	b.ne	413038 <sqrt@plt+0x11618>  // b.any
  413188:	mov	w0, #0xa8                  	// #168
  41318c:	bl	41ca74 <_Znwm@@Base>
  413190:	ldur	q0, [x23, #168]
  413194:	adrp	x10, 423000 <_ZdlPvm@@Base+0x64dc>
  413198:	str	xzr, [x0, #32]
  41319c:	str	wzr, [x0, #40]
  4131a0:	str	xzr, [x0, #16]
  4131a4:	str	wzr, [x0, #24]
  4131a8:	mov	w8, #0x1                   	// #1
  4131ac:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  4131b0:	str	xzr, [x0, #80]
  4131b4:	strh	wzr, [x0, #88]
  4131b8:	stp	d13, d12, [x0, #136]
  4131bc:	str	x22, [x0, #152]
  4131c0:	str	w24, [x0, #160]
  4131c4:	add	x10, x10, #0x558
  4131c8:	str	w8, [x0, #48]
  4131cc:	stp	x9, xzr, [x0, #64]
  4131d0:	stur	q0, [x0, #120]
  4131d4:	stp	x10, xzr, [x0]
  4131d8:	b	413244 <sqrt@plt+0x11824>
  4131dc:	mov	w0, #0xa8                  	// #168
  4131e0:	bl	41ca74 <_Znwm@@Base>
  4131e4:	ldur	q0, [x23, #168]
  4131e8:	adrp	x10, 422000 <_ZdlPvm@@Base+0x54dc>
  4131ec:	mov	w8, #0x1                   	// #1
  4131f0:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  4131f4:	add	x10, x10, #0xe20
  4131f8:	str	xzr, [x0, #32]
  4131fc:	str	wzr, [x0, #40]
  413200:	stp	xzr, xzr, [x0, #8]
  413204:	str	wzr, [x0, #24]
  413208:	stp	xzr, xzr, [x0, #72]
  41320c:	strh	wzr, [x0, #88]
  413210:	stp	d13, d12, [x0, #136]
  413214:	str	x22, [x0, #152]
  413218:	str	w8, [x0, #48]
  41321c:	str	x9, [x0, #64]
  413220:	str	x10, [x0]
  413224:	stur	q0, [x0, #120]
  413228:	str	w24, [x0, #160]
  41322c:	b	413244 <sqrt@plt+0x11824>
  413230:	adrp	x1, 423000 <_ZdlPvm@@Base+0x64dc>
  413234:	add	x1, x1, #0x3ff
  413238:	mov	w0, #0x616                 	// #1558
  41323c:	bl	41afa0 <sqrt@plt+0x19580>
  413240:	mov	x0, xzr
  413244:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1690>
  413248:	add	x8, x8, #0xea0
  41324c:	mov	w9, #0x1                   	// #1
  413250:	fsub	d0, d13, d11
  413254:	fsub	d1, d12, d10
  413258:	strb	w9, [x8]
  41325c:	stp	d0, d1, [x8, #88]
  413260:	stp	d13, d12, [x19]
  413264:	ldp	x20, x19, [sp, #384]
  413268:	ldp	x22, x21, [sp, #368]
  41326c:	ldp	x24, x23, [sp, #352]
  413270:	ldp	x26, x25, [sp, #336]
  413274:	ldr	x28, [sp, #320]
  413278:	ldp	x29, x30, [sp, #304]
  41327c:	ldp	d9, d8, [sp, #288]
  413280:	ldp	d11, d10, [sp, #272]
  413284:	ldp	d13, d12, [sp, #256]
  413288:	ldp	d15, d14, [sp, #240]
  41328c:	add	sp, sp, #0x190
  413290:	ret
  413294:	ldr	x0, [sp, #208]
  413298:	str	x22, [sp, #56]
  41329c:	cbz	x0, 4132a4 <sqrt@plt+0x11884>
  4132a0:	bl	4018c0 <_ZdaPv@plt>
  4132a4:	ldr	x8, [sp, #88]
  4132a8:	adrp	x9, 422000 <_ZdlPvm@@Base+0x54dc>
  4132ac:	add	x9, x9, #0x5b0
  4132b0:	str	x9, [sp, #56]
  4132b4:	cbz	x8, 4132e4 <sqrt@plt+0x118c4>
  4132b8:	mov	x19, x8
  4132bc:	ldr	x9, [x19, #-8]!
  4132c0:	cbz	x9, 4132dc <sqrt@plt+0x118bc>
  4132c4:	lsl	x20, x9, #5
  4132c8:	sub	x21, x8, #0x20
  4132cc:	ldr	x0, [x21, x20]
  4132d0:	bl	401730 <free@plt>
  4132d4:	subs	x20, x20, #0x20
  4132d8:	b.ne	4132cc <sqrt@plt+0x118ac>  // b.any
  4132dc:	mov	x0, x19
  4132e0:	bl	4018c0 <_ZdaPv@plt>
  4132e4:	mov	x0, xzr
  4132e8:	b	413264 <sqrt@plt+0x11844>
  4132ec:	ldp	d0, d1, [sp, #40]
  4132f0:	ldr	x8, [x20, #240]
  4132f4:	fsub	d9, d8, d0
  4132f8:	fsub	d8, d14, d1
  4132fc:	cbnz	x8, 412f70 <sqrt@plt+0x11550>
  413300:	b	412f88 <sqrt@plt+0x11568>
  413304:	adrp	x22, 43a000 <stderr@@GLIBC_2.17+0x1690>
  413308:	add	x22, x22, #0xee0
  41330c:	mov	x0, x22
  413310:	bl	4019b0 <__cxa_guard_acquire@plt>
  413314:	cbz	w0, 412d58 <sqrt@plt+0x11338>
  413318:	mov	x0, x22
  41331c:	stp	xzr, xzr, [x22, #24]
  413320:	bl	4017b0 <__cxa_guard_release@plt>
  413324:	b	412d58 <sqrt@plt+0x11338>
  413328:	b	41332c <sqrt@plt+0x1190c>
  41332c:	mov	x19, x0
  413330:	ldr	x0, [sp, #208]
  413334:	str	x22, [sp, #56]
  413338:	cbz	x0, 413340 <sqrt@plt+0x11920>
  41333c:	bl	4018c0 <_ZdaPv@plt>
  413340:	ldr	x8, [sp, #88]
  413344:	adrp	x9, 422000 <_ZdlPvm@@Base+0x54dc>
  413348:	add	x9, x9, #0x5b0
  41334c:	str	x9, [sp, #56]
  413350:	cbz	x8, 413380 <sqrt@plt+0x11960>
  413354:	mov	x20, x8
  413358:	ldr	x9, [x20, #-8]!
  41335c:	cbz	x9, 413378 <sqrt@plt+0x11958>
  413360:	lsl	x21, x9, #5
  413364:	sub	x22, x8, #0x20
  413368:	ldr	x0, [x22, x21]
  41336c:	bl	401730 <free@plt>
  413370:	subs	x21, x21, #0x20
  413374:	b.ne	413368 <sqrt@plt+0x11948>  // b.any
  413378:	mov	x0, x20
  41337c:	bl	4018c0 <_ZdaPv@plt>
  413380:	mov	x0, x19
  413384:	bl	4019a0 <_Unwind_Resume@plt>
  413388:	stp	x29, x30, [sp, #-48]!
  41338c:	stp	x22, x21, [sp, #16]
  413390:	stp	x20, x19, [sp, #32]
  413394:	mov	x29, sp
  413398:	mov	w8, #0x1                   	// #1
  41339c:	str	w8, [x0, #48]
  4133a0:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  4133a4:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  4133a8:	add	x8, x8, #0xd30
  4133ac:	str	xzr, [x0, #32]
  4133b0:	str	wzr, [x0, #40]
  4133b4:	stp	xzr, xzr, [x0, #8]
  4133b8:	str	wzr, [x0, #24]
  4133bc:	stp	xzr, xzr, [x0, #72]
  4133c0:	strh	wzr, [x0, #88]
  4133c4:	str	x9, [x0, #64]
  4133c8:	str	x8, [x0]
  4133cc:	ldr	q0, [x2]
  4133d0:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  4133d4:	add	x8, x8, #0x0
  4133d8:	mov	x19, x0
  4133dc:	stur	q0, [x0, #120]
  4133e0:	ldr	q0, [x3]
  4133e4:	str	x8, [x0]
  4133e8:	str	w1, [x0, #152]
  4133ec:	stur	q0, [x0, #136]
  4133f0:	ldr	q0, [x4]
  4133f4:	str	q0, [x0, #160]
  4133f8:	ldp	d0, d1, [x4]
  4133fc:	ldp	d2, d3, [x2]
  413400:	fsub	d0, d0, d2
  413404:	fsub	d1, d1, d3
  413408:	bl	41c7f0 <sqrt@plt+0x1add0>
  41340c:	str	d0, [x19, #176]
  413410:	ldp	x20, x19, [sp, #32]
  413414:	ldp	x22, x21, [sp, #16]
  413418:	ldp	x29, x30, [sp], #48
  41341c:	ret
  413420:	ldr	x8, [x19, #32]
  413424:	adrp	x9, 422000 <_ZdlPvm@@Base+0x54dc>
  413428:	mov	x20, x0
  41342c:	add	x9, x9, #0x5b0
  413430:	str	x9, [x19]
  413434:	cbz	x8, 413464 <sqrt@plt+0x11a44>
  413438:	mov	x19, x8
  41343c:	ldr	x9, [x19, #-8]!
  413440:	cbz	x9, 41345c <sqrt@plt+0x11a3c>
  413444:	lsl	x21, x9, #5
  413448:	sub	x22, x8, #0x20
  41344c:	ldr	x0, [x22, x21]
  413450:	bl	401730 <free@plt>
  413454:	subs	x21, x21, #0x20
  413458:	b.ne	41344c <sqrt@plt+0x11a2c>  // b.any
  41345c:	mov	x0, x19
  413460:	bl	4018c0 <_ZdaPv@plt>
  413464:	mov	x0, x20
  413468:	bl	4019a0 <_Unwind_Resume@plt>
  41346c:	ldr	q0, [x1]
  413470:	ldur	q1, [x0, #120]
  413474:	ldur	q2, [x0, #136]
  413478:	fadd	v0.2d, v0.2d, v1.2d
  41347c:	stur	q0, [x0, #120]
  413480:	ldr	q0, [x1]
  413484:	ldr	q1, [x0, #160]
  413488:	fadd	v0.2d, v0.2d, v2.2d
  41348c:	stur	q0, [x0, #136]
  413490:	ldr	q0, [x1]
  413494:	fadd	v0.2d, v0.2d, v1.2d
  413498:	str	q0, [x0, #160]
  41349c:	ret
  4134a0:	ldp	d1, d2, [x0, #168]
  4134a4:	ldr	d0, [x0, #160]
  4134a8:	fadd	d1, d1, d2
  4134ac:	ret
  4134b0:	ldp	d1, d2, [x0, #168]
  4134b4:	ldr	d0, [x0, #160]
  4134b8:	fsub	d1, d1, d2
  4134bc:	ret
  4134c0:	ldp	d1, d0, [x0, #168]
  4134c4:	ldr	d2, [x0, #160]
  4134c8:	fadd	d0, d2, d0
  4134cc:	ret
  4134d0:	ldp	d1, d0, [x0, #168]
  4134d4:	ldr	d2, [x0, #160]
  4134d8:	fsub	d0, d2, d0
  4134dc:	ret
  4134e0:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  4134e4:	ldp	d3, d0, [x0, #168]
  4134e8:	ldr	d1, [x8, #864]
  4134ec:	ldr	d2, [x0, #160]
  4134f0:	fdiv	d1, d0, d1
  4134f4:	fadd	d0, d2, d1
  4134f8:	fadd	d1, d3, d1
  4134fc:	ret
  413500:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  413504:	ldp	d3, d0, [x0, #168]
  413508:	ldr	d1, [x8, #864]
  41350c:	ldr	d2, [x0, #160]
  413510:	fdiv	d1, d0, d1
  413514:	fsub	d0, d2, d1
  413518:	fadd	d1, d3, d1
  41351c:	ret
  413520:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  413524:	ldp	d3, d0, [x0, #168]
  413528:	ldr	d1, [x8, #864]
  41352c:	ldr	d2, [x0, #160]
  413530:	fdiv	d1, d0, d1
  413534:	fadd	d0, d2, d1
  413538:	fsub	d1, d3, d1
  41353c:	ret
  413540:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  413544:	ldp	d3, d0, [x0, #168]
  413548:	ldr	d1, [x8, #864]
  41354c:	ldr	d2, [x0, #160]
  413550:	fdiv	d1, d0, d1
  413554:	fsub	d0, d2, d1
  413558:	fsub	d1, d3, d1
  41355c:	ret
  413560:	sub	sp, sp, #0xb0
  413564:	stp	d11, d10, [sp, #80]
  413568:	stp	d9, d8, [sp, #96]
  41356c:	stp	x29, x30, [sp, #112]
  413570:	str	x23, [sp, #128]
  413574:	stp	x22, x21, [sp, #144]
  413578:	stp	x20, x19, [sp, #160]
  41357c:	add	x29, sp, #0x50
  413580:	mov	x19, x0
  413584:	ldr	w8, [x19, #48]!
  413588:	cbz	w8, 4139bc <sqrt@plt+0x11f9c>
  41358c:	adrp	x23, 438000 <_Znam@GLIBCXX_3.4>
  413590:	mov	x20, x0
  413594:	ldr	x0, [x23, #3680]
  413598:	ldr	x2, [x20, #72]
  41359c:	mov	x1, xzr
  4135a0:	ldr	x8, [x0]
  4135a4:	ldr	x8, [x8, #112]
  4135a8:	blr	x8
  4135ac:	stp	xzr, xzr, [x29, #-16]
  4135b0:	stp	xzr, xzr, [x29, #-32]
  4135b4:	stp	xzr, xzr, [sp, #32]
  4135b8:	ldr	w8, [x20, #152]
  4135bc:	cbz	w8, 4135cc <sqrt@plt+0x11bac>
  4135c0:	ldur	q0, [x20, #136]
  4135c4:	add	x9, x20, #0x78
  4135c8:	b	4135d4 <sqrt@plt+0x11bb4>
  4135cc:	ldur	q0, [x20, #120]
  4135d0:	add	x9, x20, #0x88
  4135d4:	stur	q0, [x29, #-16]
  4135d8:	ldr	q0, [x9]
  4135dc:	stur	q0, [x29, #-32]
  4135e0:	ldrb	w9, [x20, #88]
  4135e4:	cbz	w9, 4137a4 <sqrt@plt+0x11d84>
  4135e8:	mov	x21, x20
  4135ec:	ldr	d0, [x21, #96]!
  4135f0:	cmp	w8, #0x0
  4135f4:	ldp	d5, d1, [x21, #72]
  4135f8:	mov	x22, x21
  4135fc:	ldr	d2, [x22, #24]!
  413600:	ldr	d3, [x21, #32]
  413604:	ldr	d4, [x21, #64]
  413608:	fdiv	d0, d0, d1
  41360c:	fneg	d1, d0
  413610:	fcsel	d8, d0, d1, eq  // eq = none
  413614:	mov	v0.16b, v8.16b
  413618:	fsub	d9, d2, d4
  41361c:	fsub	d10, d3, d5
  413620:	bl	4016a0 <cos@plt>
  413624:	fmul	d11, d9, d0
  413628:	mov	v0.16b, v8.16b
  41362c:	bl	4018f0 <sin@plt>
  413630:	fmul	d0, d10, d0
  413634:	fsub	d11, d11, d0
  413638:	mov	v0.16b, v8.16b
  41363c:	bl	4018f0 <sin@plt>
  413640:	fmul	d9, d9, d0
  413644:	mov	v0.16b, v8.16b
  413648:	bl	4016a0 <cos@plt>
  41364c:	ldp	d2, d1, [x21, #64]
  413650:	fmul	d0, d10, d0
  413654:	fadd	d0, d9, d0
  413658:	sub	x9, x29, #0x20
  41365c:	fadd	d8, d11, d2
  413660:	fadd	d9, d0, d1
  413664:	stp	d8, d9, [sp, #32]
  413668:	ldr	w8, [x21, #56]
  41366c:	ldr	q0, [sp, #32]
  413670:	sub	x10, x29, #0x10
  413674:	cmp	w8, #0x0
  413678:	csel	x9, x10, x9, eq  // eq = none
  41367c:	str	q0, [x9]
  413680:	ldr	w9, [x21, #16]
  413684:	cbz	w9, 4136d0 <sqrt@plt+0x11cb0>
  413688:	ldr	x0, [x23, #3680]
  41368c:	ldr	x8, [x0]
  413690:	ldr	x8, [x8, #144]
  413694:	blr	x8
  413698:	cbz	w0, 4136c8 <sqrt@plt+0x11ca8>
  41369c:	ldp	d0, d1, [x20, #120]
  4136a0:	add	x1, sp, #0x10
  4136a4:	mov	x0, x22
  4136a8:	mov	x2, x21
  4136ac:	fsub	d0, d0, d8
  4136b0:	fsub	d1, d1, d9
  4136b4:	stp	d0, d1, [sp, #16]
  4136b8:	ldr	x4, [x20, #72]
  4136bc:	mov	x3, x19
  4136c0:	bl	40fce0 <sqrt@plt+0xe2c0>
  4136c4:	b	4137a4 <sqrt@plt+0x11d84>
  4136c8:	ldr	w8, [x20, #152]
  4136cc:	ldp	d2, d1, [x20, #160]
  4136d0:	ldr	q0, [sp, #32]
  4136d4:	mov	x9, #0x4052000000000000    	// #4634766966517661696
  4136d8:	fmov	d3, x9
  4136dc:	cmp	w8, #0x0
  4136e0:	str	q0, [sp, #16]
  4136e4:	ldp	d0, d5, [x20, #120]
  4136e8:	ldr	d4, [x20, #64]
  4136ec:	fsub	d9, d0, d2
  4136f0:	ldr	d0, [x20, #176]
  4136f4:	fabs	d2, d4
  4136f8:	fdiv	d2, d2, d3
  4136fc:	fmov	d3, #2.500000000000000000e-01
  413700:	fmul	d2, d2, d3
  413704:	fdiv	d0, d2, d0
  413708:	fneg	d2, d0
  41370c:	fcsel	d8, d0, d2, eq  // eq = none
  413710:	mov	v0.16b, v8.16b
  413714:	fsub	d10, d5, d1
  413718:	bl	4016a0 <cos@plt>
  41371c:	fmul	d11, d9, d0
  413720:	mov	v0.16b, v8.16b
  413724:	bl	4018f0 <sin@plt>
  413728:	fmul	d0, d10, d0
  41372c:	fsub	d11, d11, d0
  413730:	mov	v0.16b, v8.16b
  413734:	bl	4018f0 <sin@plt>
  413738:	fmul	d9, d9, d0
  41373c:	mov	v0.16b, v8.16b
  413740:	bl	4016a0 <cos@plt>
  413744:	ldp	d1, d2, [x20, #160]
  413748:	fmul	d0, d10, d0
  41374c:	fadd	d0, d9, d0
  413750:	add	x0, sp, #0x20
  413754:	fadd	d0, d0, d2
  413758:	ldp	d2, d3, [sp, #16]
  41375c:	fadd	d1, d11, d1
  413760:	stp	d1, d0, [sp, #32]
  413764:	mov	x1, sp
  413768:	fsub	d1, d1, d2
  41376c:	fsub	d0, d0, d3
  413770:	stp	d1, d0, [sp]
  413774:	ldr	x4, [x20, #72]
  413778:	mov	x2, x21
  41377c:	mov	x3, x19
  413780:	bl	40fce0 <sqrt@plt+0xe2c0>
  413784:	ldr	x0, [x23, #3680]
  413788:	add	x1, sp, #0x20
  41378c:	add	x2, sp, #0x10
  413790:	mov	w3, #0x1                   	// #1
  413794:	ldr	x8, [x0]
  413798:	mov	x4, x19
  41379c:	ldr	x8, [x8, #48]
  4137a0:	blr	x8
  4137a4:	ldrb	w8, [x20, #89]
  4137a8:	cbz	w8, 41398c <sqrt@plt+0x11f6c>
  4137ac:	mov	x21, x20
  4137b0:	ldr	d0, [x21, #96]!
  4137b4:	ldp	d5, d1, [x21, #72]
  4137b8:	mov	x22, x21
  4137bc:	ldr	w8, [x21, #56]
  4137c0:	ldr	d2, [x22, #40]!
  4137c4:	ldr	d3, [x21, #64]
  4137c8:	ldr	d4, [x21, #48]
  4137cc:	fdiv	d0, d0, d1
  4137d0:	cmp	w8, #0x0
  4137d4:	fsub	d9, d2, d3
  4137d8:	fneg	d2, d0
  4137dc:	fcsel	d8, d2, d0, eq  // eq = none
  4137e0:	fsub	d1, d4, d5
  4137e4:	mov	v0.16b, v8.16b
  4137e8:	stp	d9, d1, [sp, #32]
  4137ec:	bl	4016a0 <cos@plt>
  4137f0:	ldr	d10, [sp, #40]
  4137f4:	fmul	d9, d9, d0
  4137f8:	mov	v0.16b, v8.16b
  4137fc:	bl	4018f0 <sin@plt>
  413800:	ldr	d11, [sp, #32]
  413804:	fmul	d0, d10, d0
  413808:	fsub	d9, d9, d0
  41380c:	mov	v0.16b, v8.16b
  413810:	bl	4018f0 <sin@plt>
  413814:	ldr	d10, [sp, #40]
  413818:	fmul	d11, d11, d0
  41381c:	mov	v0.16b, v8.16b
  413820:	bl	4016a0 <cos@plt>
  413824:	ldp	d1, d2, [x21, #64]
  413828:	fmul	d0, d10, d0
  41382c:	fadd	d0, d11, d0
  413830:	sub	x9, x29, #0x10
  413834:	fadd	d3, d9, d1
  413838:	fadd	d0, d0, d2
  41383c:	stp	d3, d0, [sp, #32]
  413840:	ldr	w8, [x21, #56]
  413844:	ldr	q0, [sp, #32]
  413848:	sub	x10, x29, #0x20
  41384c:	cmp	w8, #0x0
  413850:	csel	x9, x10, x9, eq  // eq = none
  413854:	str	q0, [x9]
  413858:	ldr	w9, [x21, #16]
  41385c:	cbz	w9, 4138a8 <sqrt@plt+0x11e88>
  413860:	ldr	x0, [x23, #3680]
  413864:	ldr	x8, [x0]
  413868:	ldr	x8, [x8, #144]
  41386c:	blr	x8
  413870:	cbz	w0, 4138a0 <sqrt@plt+0x11e80>
  413874:	ldur	q0, [x20, #136]
  413878:	ldr	q1, [sp, #32]
  41387c:	add	x1, sp, #0x10
  413880:	mov	x0, x22
  413884:	mov	x2, x21
  413888:	fsub	v0.2d, v0.2d, v1.2d
  41388c:	str	q0, [sp, #16]
  413890:	ldr	x4, [x20, #72]
  413894:	mov	x3, x19
  413898:	bl	40fce0 <sqrt@plt+0xe2c0>
  41389c:	b	41398c <sqrt@plt+0x11f6c>
  4138a0:	ldr	w8, [x20, #152]
  4138a4:	ldp	d1, d2, [x20, #160]
  4138a8:	ldr	q0, [sp, #32]
  4138ac:	mov	x9, #0x4052000000000000    	// #4634766966517661696
  4138b0:	cmp	w8, #0x0
  4138b4:	str	q0, [sp, #16]
  4138b8:	ldp	d0, d3, [x20, #136]
  4138bc:	ldr	d4, [x20, #64]
  4138c0:	fsub	d9, d0, d1
  4138c4:	fsub	d1, d3, d2
  4138c8:	ldr	d2, [x20, #176]
  4138cc:	fmov	d0, x9
  4138d0:	fabs	d3, d4
  4138d4:	fdiv	d0, d3, d0
  4138d8:	fmov	d3, #2.500000000000000000e-01
  4138dc:	fmul	d0, d0, d3
  4138e0:	fdiv	d0, d0, d2
  4138e4:	fneg	d2, d0
  4138e8:	fcsel	d8, d2, d0, eq  // eq = none
  4138ec:	mov	v0.16b, v8.16b
  4138f0:	stp	d9, d1, [sp, #32]
  4138f4:	bl	4016a0 <cos@plt>
  4138f8:	ldr	d10, [sp, #40]
  4138fc:	fmul	d9, d9, d0
  413900:	mov	v0.16b, v8.16b
  413904:	bl	4018f0 <sin@plt>
  413908:	ldr	d11, [sp, #32]
  41390c:	fmul	d0, d10, d0
  413910:	fsub	d9, d9, d0
  413914:	mov	v0.16b, v8.16b
  413918:	bl	4018f0 <sin@plt>
  41391c:	ldr	d10, [sp, #40]
  413920:	fmul	d11, d11, d0
  413924:	mov	v0.16b, v8.16b
  413928:	bl	4016a0 <cos@plt>
  41392c:	ldp	d1, d2, [x20, #160]
  413930:	fmul	d0, d10, d0
  413934:	fadd	d0, d11, d0
  413938:	add	x0, sp, #0x20
  41393c:	fadd	d0, d0, d2
  413940:	ldp	d2, d3, [sp, #16]
  413944:	fadd	d1, d9, d1
  413948:	stp	d1, d0, [sp, #32]
  41394c:	mov	x1, sp
  413950:	fsub	d1, d1, d2
  413954:	fsub	d0, d0, d3
  413958:	stp	d1, d0, [sp]
  41395c:	ldr	x4, [x20, #72]
  413960:	mov	x2, x21
  413964:	mov	x3, x19
  413968:	bl	40fce0 <sqrt@plt+0xe2c0>
  41396c:	ldr	x0, [x23, #3680]
  413970:	add	x1, sp, #0x20
  413974:	add	x2, sp, #0x10
  413978:	mov	w3, #0x1                   	// #1
  41397c:	ldr	x8, [x0]
  413980:	mov	x4, x19
  413984:	ldr	x8, [x8, #48]
  413988:	blr	x8
  41398c:	ldr	x0, [x23, #3680]
  413990:	add	x2, x20, #0xa0
  413994:	sub	x1, x29, #0x10
  413998:	sub	x3, x29, #0x20
  41399c:	ldr	x8, [x0]
  4139a0:	mov	x4, x19
  4139a4:	ldr	x8, [x8, #72]
  4139a8:	blr	x8
  4139ac:	ldr	x0, [x23, #3680]
  4139b0:	ldr	x8, [x0]
  4139b4:	ldr	x8, [x8, #120]
  4139b8:	blr	x8
  4139bc:	ldp	x20, x19, [sp, #160]
  4139c0:	ldp	x22, x21, [sp, #144]
  4139c4:	ldr	x23, [sp, #128]
  4139c8:	ldp	x29, x30, [sp, #112]
  4139cc:	ldp	d9, d8, [sp, #96]
  4139d0:	ldp	d11, d10, [sp, #80]
  4139d4:	add	sp, sp, #0xb0
  4139d8:	ret
  4139dc:	stp	d13, d12, [sp, #-80]!
  4139e0:	stp	d11, d10, [sp, #16]
  4139e4:	stp	d9, d8, [sp, #32]
  4139e8:	stp	x29, x30, [sp, #48]
  4139ec:	stp	x20, x19, [sp, #64]
  4139f0:	mov	x29, sp
  4139f4:	ldr	w9, [x1]
  4139f8:	mov	x19, x1
  4139fc:	mov	x20, x0
  413a00:	add	x8, x0, #0x78
  413a04:	cbz	w9, 413a30 <sqrt@plt+0x12010>
  413a08:	ldr	q0, [x8]
  413a0c:	stur	q0, [x19, #8]
  413a10:	ldr	q1, [x8]
  413a14:	ldr	d0, [x19, #8]
  413a18:	str	wzr, [x19]
  413a1c:	stur	q1, [x19, #24]
  413a20:	ldr	d1, [x20, #136]
  413a24:	fcmp	d1, d0
  413a28:	b.pl	413a7c <sqrt@plt+0x1205c>  // b.nfrst
  413a2c:	b	413cfc <sqrt@plt+0x122dc>
  413a30:	ldr	d1, [x8]
  413a34:	ldr	d0, [x19, #8]
  413a38:	fcmp	d1, d0
  413a3c:	b.mi	413cac <sqrt@plt+0x1228c>  // b.first
  413a40:	ldr	d1, [x20, #128]
  413a44:	ldr	d2, [x19, #16]
  413a48:	fcmp	d1, d2
  413a4c:	b.mi	413cc4 <sqrt@plt+0x122a4>  // b.first
  413a50:	ldr	d1, [x8]
  413a54:	ldr	d2, [x19, #24]
  413a58:	fcmp	d1, d2
  413a5c:	b.gt	413cd8 <sqrt@plt+0x122b8>
  413a60:	ldr	d1, [x20, #128]
  413a64:	ldr	d2, [x19, #32]
  413a68:	fcmp	d1, d2
  413a6c:	b.gt	413cec <sqrt@plt+0x122cc>
  413a70:	ldr	d1, [x20, #136]
  413a74:	fcmp	d1, d0
  413a78:	b.mi	413cfc <sqrt@plt+0x122dc>  // b.first
  413a7c:	ldr	d0, [x20, #144]
  413a80:	ldr	d1, [x19, #16]
  413a84:	fcmp	d0, d1
  413a88:	b.mi	413d10 <sqrt@plt+0x122f0>  // b.first
  413a8c:	ldr	d0, [x20, #136]
  413a90:	ldr	d1, [x19, #24]
  413a94:	fcmp	d0, d1
  413a98:	b.gt	413d24 <sqrt@plt+0x12304>
  413a9c:	ldr	d0, [x20, #144]
  413aa0:	ldr	d1, [x19, #32]
  413aa4:	fcmp	d0, d1
  413aa8:	b.le	413ab0 <sqrt@plt+0x12090>
  413aac:	str	d0, [x19, #32]
  413ab0:	ldp	d0, d1, [x20, #160]
  413ab4:	ldp	d2, d3, [x20, #120]
  413ab8:	fsub	d8, d2, d0
  413abc:	fcmp	d8, #0.0
  413ac0:	fsub	d9, d3, d1
  413ac4:	b.ne	413ad0 <sqrt@plt+0x120b0>  // b.any
  413ac8:	fcmp	d9, #0.0
  413acc:	b.eq	413c94 <sqrt@plt+0x12274>  // b.none
  413ad0:	ldp	d2, d3, [x20, #136]
  413ad4:	fsub	d10, d2, d0
  413ad8:	fcmp	d10, #0.0
  413adc:	fsub	d11, d3, d1
  413ae0:	b.ne	413aec <sqrt@plt+0x120cc>  // b.any
  413ae4:	fcmp	d11, #0.0
  413ae8:	b.eq	413c94 <sqrt@plt+0x12274>  // b.none
  413aec:	mov	v0.16b, v9.16b
  413af0:	mov	v1.16b, v8.16b
  413af4:	bl	401800 <atan2@plt>
  413af8:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  413afc:	ldr	d12, [x8, #872]
  413b00:	mov	v1.16b, v10.16b
  413b04:	fdiv	d13, d0, d12
  413b08:	mov	v0.16b, v11.16b
  413b0c:	bl	401800 <atan2@plt>
  413b10:	ldr	w8, [x20, #152]
  413b14:	fdiv	d1, d0, d12
  413b18:	fmov	d0, #4.000000000000000000e+00
  413b1c:	cmp	w8, #0x0
  413b20:	fcsel	d12, d1, d13, eq  // eq = none
  413b24:	fcsel	d1, d13, d1, eq  // eq = none
  413b28:	fadd	d2, d1, d0
  413b2c:	fcmp	d1, #0.0
  413b30:	fcsel	d13, d2, d1, mi  // mi = first
  413b34:	fcmp	d12, d13
  413b38:	b.hi	413b48 <sqrt@plt+0x12128>  // b.pmore
  413b3c:	fadd	d12, d12, d0
  413b40:	fcmp	d12, d13
  413b44:	b.ls	413b3c <sqrt@plt+0x1211c>  // b.plast
  413b48:	mov	v0.16b, v8.16b
  413b4c:	mov	v1.16b, v9.16b
  413b50:	bl	41c7f0 <sqrt@plt+0x1add0>
  413b54:	mov	v8.16b, v0.16b
  413b58:	mov	v0.16b, v10.16b
  413b5c:	mov	v1.16b, v11.16b
  413b60:	bl	41c7f0 <sqrt@plt+0x1add0>
  413b64:	fcvtzs	w8, d13
  413b68:	add	w9, w8, #0x1
  413b6c:	fcmp	d8, d0
  413b70:	scvtf	d1, w9
  413b74:	fcsel	d0, d8, d0, gt
  413b78:	fcmp	d12, d1
  413b7c:	b.le	413c94 <sqrt@plt+0x12274>
  413b80:	adrp	x9, 422000 <_ZdlPvm@@Base+0x54dc>
  413b84:	fneg	d1, d0
  413b88:	add	w8, w8, #0x2
  413b8c:	add	x9, x9, #0x264
  413b90:	b	413ba4 <sqrt@plt+0x12184>
  413b94:	scvtf	d2, w8
  413b98:	fcmp	d12, d2
  413b9c:	add	w8, w8, #0x1
  413ba0:	b.le	413c94 <sqrt@plt+0x12274>
  413ba4:	sub	w10, w8, #0x1
  413ba8:	add	w11, w8, #0x2
  413bac:	cmp	w10, #0x0
  413bb0:	csel	w11, w11, w10, lt  // lt = tstop
  413bb4:	and	w11, w11, #0xfffffffc
  413bb8:	sub	w10, w10, w11
  413bbc:	cmp	w10, #0x3
  413bc0:	fmov	d2, xzr
  413bc4:	b.hi	413be4 <sqrt@plt+0x121c4>  // b.pmore
  413bc8:	adr	x11, 413bd8 <sqrt@plt+0x121b8>
  413bcc:	ldrb	w12, [x9, x10]
  413bd0:	add	x11, x11, x12, lsl #2
  413bd4:	br	x11
  413bd8:	fmov	d4, xzr
  413bdc:	mov	v2.16b, v0.16b
  413be0:	b	413c04 <sqrt@plt+0x121e4>
  413be4:	fmov	d4, xzr
  413be8:	b	413c04 <sqrt@plt+0x121e4>
  413bec:	mov	v4.16b, v0.16b
  413bf0:	b	413c04 <sqrt@plt+0x121e4>
  413bf4:	fmov	d4, xzr
  413bf8:	mov	v2.16b, v1.16b
  413bfc:	b	413c04 <sqrt@plt+0x121e4>
  413c00:	mov	v4.16b, v1.16b
  413c04:	ldp	d3, d5, [x20, #160]
  413c08:	ldr	w10, [x19]
  413c0c:	fadd	d3, d2, d3
  413c10:	fadd	d2, d4, d5
  413c14:	cbz	w10, 413c28 <sqrt@plt+0x12208>
  413c18:	stp	d3, d2, [x19, #8]
  413c1c:	stp	d3, d2, [x19, #24]
  413c20:	str	wzr, [x19]
  413c24:	b	413b94 <sqrt@plt+0x12174>
  413c28:	ldr	d4, [x19, #8]
  413c2c:	fcmp	d3, d4
  413c30:	b.mi	413c5c <sqrt@plt+0x1223c>  // b.first
  413c34:	ldr	d4, [x19, #16]
  413c38:	fcmp	d2, d4
  413c3c:	b.mi	413c6c <sqrt@plt+0x1224c>  // b.first
  413c40:	ldr	d4, [x19, #24]
  413c44:	fcmp	d3, d4
  413c48:	b.gt	413c7c <sqrt@plt+0x1225c>
  413c4c:	ldr	d3, [x19, #32]
  413c50:	fcmp	d2, d3
  413c54:	b.le	413b94 <sqrt@plt+0x12174>
  413c58:	b	413c8c <sqrt@plt+0x1226c>
  413c5c:	str	d3, [x19, #8]
  413c60:	ldr	d4, [x19, #16]
  413c64:	fcmp	d2, d4
  413c68:	b.pl	413c40 <sqrt@plt+0x12220>  // b.nfrst
  413c6c:	str	d2, [x19, #16]
  413c70:	ldr	d4, [x19, #24]
  413c74:	fcmp	d3, d4
  413c78:	b.le	413c4c <sqrt@plt+0x1222c>
  413c7c:	str	d3, [x19, #24]
  413c80:	ldr	d3, [x19, #32]
  413c84:	fcmp	d2, d3
  413c88:	b.le	413b94 <sqrt@plt+0x12174>
  413c8c:	str	d2, [x19, #32]
  413c90:	b	413b94 <sqrt@plt+0x12174>
  413c94:	ldp	x20, x19, [sp, #64]
  413c98:	ldp	x29, x30, [sp, #48]
  413c9c:	ldp	d9, d8, [sp, #32]
  413ca0:	ldp	d11, d10, [sp, #16]
  413ca4:	ldp	d13, d12, [sp], #80
  413ca8:	ret
  413cac:	mov	v0.16b, v1.16b
  413cb0:	str	d1, [x19, #8]
  413cb4:	ldr	d1, [x20, #128]
  413cb8:	ldr	d2, [x19, #16]
  413cbc:	fcmp	d1, d2
  413cc0:	b.pl	413a50 <sqrt@plt+0x12030>  // b.nfrst
  413cc4:	str	d1, [x19, #16]
  413cc8:	ldr	d1, [x8]
  413ccc:	ldr	d2, [x19, #24]
  413cd0:	fcmp	d1, d2
  413cd4:	b.le	413a60 <sqrt@plt+0x12040>
  413cd8:	str	d1, [x19, #24]
  413cdc:	ldr	d1, [x20, #128]
  413ce0:	ldr	d2, [x19, #32]
  413ce4:	fcmp	d1, d2
  413ce8:	b.le	413a70 <sqrt@plt+0x12050>
  413cec:	str	d1, [x19, #32]
  413cf0:	ldr	d1, [x20, #136]
  413cf4:	fcmp	d1, d0
  413cf8:	b.pl	413a7c <sqrt@plt+0x1205c>  // b.nfrst
  413cfc:	str	d1, [x19, #8]
  413d00:	ldr	d0, [x20, #144]
  413d04:	ldr	d1, [x19, #16]
  413d08:	fcmp	d0, d1
  413d0c:	b.pl	413a8c <sqrt@plt+0x1206c>  // b.nfrst
  413d10:	str	d0, [x19, #16]
  413d14:	ldr	d0, [x20, #136]
  413d18:	ldr	d1, [x19, #24]
  413d1c:	fcmp	d0, d1
  413d20:	b.le	413a9c <sqrt@plt+0x1207c>
  413d24:	str	d0, [x19, #24]
  413d28:	ldr	d0, [x20, #144]
  413d2c:	ldr	d1, [x19, #32]
  413d30:	fcmp	d0, d1
  413d34:	b.gt	413aac <sqrt@plt+0x1208c>
  413d38:	b	413ab0 <sqrt@plt+0x12090>
  413d3c:	str	d14, [sp, #-112]!
  413d40:	stp	d13, d12, [sp, #8]
  413d44:	stp	d11, d10, [sp, #24]
  413d48:	stp	d9, d8, [sp, #40]
  413d4c:	stp	x29, x30, [sp, #56]
  413d50:	str	x23, [sp, #72]
  413d54:	stp	x22, x21, [sp, #80]
  413d58:	stp	x20, x19, [sp, #96]
  413d5c:	mov	x29, sp
  413d60:	ldr	w8, [x0, #232]
  413d64:	add	x9, x0, #0x30
  413d68:	add	x10, x0, #0x38
  413d6c:	mov	x21, x2
  413d70:	str	w8, [x2]
  413d74:	ldr	x22, [x0]
  413d78:	add	x8, x1, #0x8
  413d7c:	mov	x19, x1
  413d80:	mov	x20, x0
  413d84:	tst	x22, #0x200
  413d88:	csel	x8, x8, x10, eq  // eq = none
  413d8c:	csel	x9, x1, x9, eq  // eq = none
  413d90:	ldr	d12, [x9]
  413d94:	ldr	d11, [x8]
  413d98:	tbnz	w22, #14, 413dcc <sqrt@plt+0x123ac>
  413d9c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  413da0:	add	x1, x20, #0x88
  413da4:	add	x0, x0, #0x45e
  413da8:	bl	405494 <sqrt@plt+0x3a74>
  413dac:	ldr	x8, [x20]
  413db0:	and	x23, x22, #0x4
  413db4:	ubfx	x22, x22, #2, #1
  413db8:	tbz	w8, #15, 413ddc <sqrt@plt+0x123bc>
  413dbc:	ldp	d13, d14, [x20, #64]
  413dc0:	tbz	w8, #10, 413e60 <sqrt@plt+0x12440>
  413dc4:	ldp	d9, d8, [x20, #80]
  413dc8:	b	413f10 <sqrt@plt+0x124f0>
  413dcc:	mov	x8, x22
  413dd0:	and	x23, x22, #0x4
  413dd4:	ubfx	x22, x22, #2, #1
  413dd8:	tbnz	w8, #15, 413dbc <sqrt@plt+0x1239c>
  413ddc:	ldr	d2, [x20, #136]
  413de0:	ldr	w9, [x20, #232]
  413de4:	cbz	x23, 413e0c <sqrt@plt+0x123ec>
  413de8:	and	w10, w9, #0xfffffffe
  413dec:	fneg	d1, d2
  413df0:	cmp	w10, #0x2
  413df4:	fcsel	d0, d1, d2, eq  // eq = none
  413df8:	cmp	w9, #0x3
  413dfc:	b.eq	413e04 <sqrt@plt+0x123e4>  // b.none
  413e00:	cbnz	w9, 413e30 <sqrt@plt+0x12410>
  413e04:	mov	w10, #0x3                   	// #3
  413e08:	b	413e38 <sqrt@plt+0x12418>
  413e0c:	sub	w10, w9, #0x1
  413e10:	fneg	d1, d2
  413e14:	and	w11, w9, #0xfffffffe
  413e18:	cmp	w10, #0x2
  413e1c:	fcsel	d0, d1, d2, cc  // cc = lo, ul, last
  413e20:	cmp	w11, #0x2
  413e24:	fcsel	d1, d1, d2, eq  // eq = none
  413e28:	mov	w10, #0x1                   	// #1
  413e2c:	b	413e38 <sqrt@plt+0x12418>
  413e30:	mov	w10, #0x3                   	// #3
  413e34:	mov	v1.16b, v2.16b
  413e38:	add	w9, w9, w10
  413e3c:	add	w10, w9, #0x3
  413e40:	cmp	w9, #0x0
  413e44:	csel	w10, w10, w9, lt  // lt = tstop
  413e48:	and	w10, w10, #0xfffffffc
  413e4c:	fadd	d13, d12, d0
  413e50:	sub	w9, w9, w10
  413e54:	fadd	d14, d11, d1
  413e58:	str	w9, [x21]
  413e5c:	tbnz	w8, #10, 413dc4 <sqrt@plt+0x123a4>
  413e60:	fcmp	d11, d14
  413e64:	b.ne	413e78 <sqrt@plt+0x12458>  // b.any
  413e68:	fcmp	d12, d13
  413e6c:	mov	v8.16b, v11.16b
  413e70:	mov	v9.16b, v12.16b
  413e74:	b.eq	413f10 <sqrt@plt+0x124f0>  // b.none
  413e78:	fsub	d0, d13, d12
  413e7c:	fsub	d1, d14, d11
  413e80:	fmov	d2, #5.000000000000000000e-01
  413e84:	fmul	d8, d0, d2
  413e88:	fmul	d9, d1, d2
  413e8c:	mov	v0.16b, v8.16b
  413e90:	mov	v1.16b, v9.16b
  413e94:	bl	41c7f0 <sqrt@plt+0x1add0>
  413e98:	ldr	d2, [x20, #136]
  413e9c:	fmov	d1, #2.500000000000000000e-01
  413ea0:	fcmp	d2, #0.0
  413ea4:	fcsel	d1, d2, d1, hi  // hi = pmore
  413ea8:	fcmp	d1, d0
  413eac:	fcsel	d1, d0, d1, mi  // mi = first
  413eb0:	b.mi	413ebc <sqrt@plt+0x1249c>  // b.first
  413eb4:	fcmp	d2, #0.0
  413eb8:	b.hi	413ec0 <sqrt@plt+0x124a0>  // b.pmore
  413ebc:	str	d1, [x20, #136]
  413ec0:	fdiv	d0, d0, d1
  413ec4:	bl	401760 <acos@plt>
  413ec8:	mov	v10.16b, v0.16b
  413ecc:	mov	v0.16b, v9.16b
  413ed0:	mov	v1.16b, v8.16b
  413ed4:	bl	401800 <atan2@plt>
  413ed8:	fneg	d1, d10
  413edc:	cmp	x23, #0x0
  413ee0:	fcsel	d1, d1, d10, ne  // ne = any
  413ee4:	fadd	d8, d0, d1
  413ee8:	mov	v0.16b, v8.16b
  413eec:	bl	4016a0 <cos@plt>
  413ef0:	mov	v9.16b, v0.16b
  413ef4:	mov	v0.16b, v8.16b
  413ef8:	bl	4018f0 <sin@plt>
  413efc:	ldr	d1, [x20, #136]
  413f00:	fmul	d2, d9, d1
  413f04:	fmul	d0, d0, d1
  413f08:	fadd	d9, d12, d2
  413f0c:	fadd	d8, d11, d0
  413f10:	mov	w0, #0xb8                  	// #184
  413f14:	bl	41ca74 <_Znwm@@Base>
  413f18:	mov	w8, #0x1                   	// #1
  413f1c:	str	w8, [x0, #48]
  413f20:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  413f24:	mov	x20, x0
  413f28:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  413f2c:	add	x8, x8, #0x0
  413f30:	fsub	d0, d9, d12
  413f34:	str	xzr, [x0, #32]
  413f38:	str	wzr, [x0, #40]
  413f3c:	stp	xzr, xzr, [x0, #8]
  413f40:	str	wzr, [x0, #24]
  413f44:	str	w22, [x0, #152]
  413f48:	stp	xzr, xzr, [x0, #72]
  413f4c:	strh	wzr, [x0, #88]
  413f50:	stp	d12, d11, [x0, #120]
  413f54:	stp	d13, d14, [x0, #136]
  413f58:	stp	d9, d8, [x0, #160]
  413f5c:	str	x9, [x0, #64]
  413f60:	str	x8, [x0]
  413f64:	fsub	d1, d8, d11
  413f68:	bl	41c7f0 <sqrt@plt+0x1add0>
  413f6c:	str	d0, [x20, #176]
  413f70:	stp	d13, d14, [x19]
  413f74:	mov	x0, x20
  413f78:	ldp	x20, x19, [sp, #96]
  413f7c:	ldp	x22, x21, [sp, #80]
  413f80:	ldr	x23, [sp, #72]
  413f84:	ldp	x29, x30, [sp, #56]
  413f88:	ldp	d9, d8, [sp, #40]
  413f8c:	ldp	d11, d10, [sp, #24]
  413f90:	ldp	d13, d12, [sp, #8]
  413f94:	ldr	d14, [sp], #112
  413f98:	ret
  413f9c:	ldr	x8, [x20, #32]
  413fa0:	adrp	x9, 422000 <_ZdlPvm@@Base+0x54dc>
  413fa4:	mov	x19, x0
  413fa8:	add	x9, x9, #0x5b0
  413fac:	str	x9, [x20]
  413fb0:	cbz	x8, 413fe0 <sqrt@plt+0x125c0>
  413fb4:	mov	x21, x8
  413fb8:	ldr	x9, [x21, #-8]!
  413fbc:	cbz	x9, 413fd8 <sqrt@plt+0x125b8>
  413fc0:	lsl	x22, x9, #5
  413fc4:	sub	x23, x8, #0x20
  413fc8:	ldr	x0, [x23, x22]
  413fcc:	bl	401730 <free@plt>
  413fd0:	subs	x22, x22, #0x20
  413fd4:	b.ne	413fc8 <sqrt@plt+0x125a8>  // b.any
  413fd8:	mov	x0, x21
  413fdc:	bl	4018c0 <_ZdaPv@plt>
  413fe0:	mov	x0, x20
  413fe4:	bl	41cb18 <_ZdlPv@@Base>
  413fe8:	mov	x0, x19
  413fec:	bl	4019a0 <_Unwind_Resume@plt>
  413ff0:	sub	sp, sp, #0x50
  413ff4:	stp	x29, x30, [sp, #32]
  413ff8:	stp	x22, x21, [sp, #48]
  413ffc:	stp	x20, x19, [sp, #64]
  414000:	add	x29, sp, #0x20
  414004:	ldr	w8, [x0, #8]
  414008:	mov	x20, x0
  41400c:	cmp	w8, #0x4
  414010:	b.ne	41402c <sqrt@plt+0x1260c>  // b.any
  414014:	bl	413d3c <sqrt@plt+0x1231c>
  414018:	ldr	w8, [x20, #8]
  41401c:	mov	x19, x0
  414020:	cmp	w8, #0x7
  414024:	b.eq	414040 <sqrt@plt+0x12620>  // b.none
  414028:	b	41404c <sqrt@plt+0x1262c>
  41402c:	bl	412d08 <sqrt@plt+0x112e8>
  414030:	ldr	w8, [x20, #8]
  414034:	mov	x19, x0
  414038:	cmp	w8, #0x7
  41403c:	b.ne	41404c <sqrt@plt+0x1262c>  // b.any
  414040:	ldr	x8, [x20]
  414044:	tst	x8, #0x60
  414048:	b.eq	414090 <sqrt@plt+0x12670>  // b.none
  41404c:	cbz	x19, 414100 <sqrt@plt+0x126e0>
  414050:	ldr	x8, [x20]
  414054:	tst	x8, #0x60
  414058:	b.eq	414100 <sqrt@plt+0x126e0>  // b.none
  41405c:	and	w22, w8, #0xff
  414060:	tbnz	w8, #12, 4140a0 <sqrt@plt+0x12680>
  414064:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  414068:	add	x0, x0, #0x465
  41406c:	add	x1, sp, #0x8
  414070:	bl	405494 <sqrt@plt+0x3a74>
  414074:	ldr	x8, [x20]
  414078:	ubfx	w21, w22, #5, #1
  41407c:	ubfx	w22, w22, #6, #1
  414080:	tbz	w8, #13, 4140b4 <sqrt@plt+0x12694>
  414084:	ldr	x8, [x20, #144]
  414088:	str	x8, [sp, #16]
  41408c:	b	4140c8 <sqrt@plt+0x126a8>
  414090:	orr	x8, x8, #0x40
  414094:	str	x8, [x20]
  414098:	cbnz	x19, 414050 <sqrt@plt+0x12630>
  41409c:	b	414100 <sqrt@plt+0x126e0>
  4140a0:	ldr	x9, [x20, #128]
  4140a4:	str	x9, [sp, #8]
  4140a8:	ubfx	w21, w22, #5, #1
  4140ac:	ubfx	w22, w22, #6, #1
  4140b0:	tbnz	w8, #13, 414084 <sqrt@plt+0x12664>
  4140b4:	add	x8, sp, #0x8
  4140b8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  4140bc:	add	x1, x8, #0x8
  4140c0:	add	x0, x0, #0x46d
  4140c4:	bl	405494 <sqrt@plt+0x3a74>
  4140c8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  4140cc:	add	x0, x0, #0x4ca
  4140d0:	mov	x1, sp
  4140d4:	bl	405494 <sqrt@plt+0x3a74>
  4140d8:	ldr	d0, [sp]
  4140dc:	fcmp	d0, #0.0
  4140e0:	cset	w8, ne  // ne = any
  4140e4:	str	w8, [sp, #24]
  4140e8:	strb	w21, [x19, #88]
  4140ec:	strb	w22, [x19, #89]
  4140f0:	ldur	q0, [sp, #8]
  4140f4:	ldr	x8, [sp, #24]
  4140f8:	str	q0, [x19, #96]
  4140fc:	str	x8, [x19, #112]
  414100:	mov	x0, x19
  414104:	ldp	x20, x19, [sp, #64]
  414108:	ldp	x22, x21, [sp, #48]
  41410c:	ldp	x29, x30, [sp, #32]
  414110:	add	sp, sp, #0x50
  414114:	ret
  414118:	sub	sp, sp, #0x60
  41411c:	stp	x29, x30, [sp, #32]
  414120:	stp	x24, x23, [sp, #48]
  414124:	stp	x22, x21, [sp, #64]
  414128:	stp	x20, x19, [sp, #80]
  41412c:	add	x29, sp, #0x20
  414130:	ldr	w8, [x0, #8]
  414134:	sub	w8, w8, #0x1
  414138:	cmp	w8, #0x9
  41413c:	b.hi	414214 <sqrt@plt+0x127f4>  // b.pmore
  414140:	adrp	x9, 422000 <_ZdlPvm@@Base+0x54dc>
  414144:	add	x9, x9, #0x268
  414148:	adr	x10, 414164 <sqrt@plt+0x12744>
  41414c:	ldrb	w11, [x9, x8]
  414150:	add	x10, x10, x11, lsl #2
  414154:	mov	x21, x2
  414158:	mov	x19, x0
  41415c:	mov	x22, x1
  414160:	br	x10
  414164:	mov	x0, x19
  414168:	mov	x1, x22
  41416c:	mov	x2, x21
  414170:	bl	413ff0 <sqrt@plt+0x125d0>
  414174:	mov	x20, x0
  414178:	cbnz	x0, 4142dc <sqrt@plt+0x128bc>
  41417c:	b	41453c <sqrt@plt+0x12b1c>
  414180:	mov	x0, x19
  414184:	mov	x1, x22
  414188:	mov	x2, x21
  41418c:	bl	410bd4 <sqrt@plt+0xf1b4>
  414190:	mov	x20, x0
  414194:	cbnz	x0, 4142dc <sqrt@plt+0x128bc>
  414198:	b	41453c <sqrt@plt+0x12b1c>
  41419c:	ldr	x8, [x19]
  4141a0:	tbnz	w8, #14, 414254 <sqrt@plt+0x12834>
  4141a4:	tbz	w8, #8, 414244 <sqrt@plt+0x12824>
  4141a8:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1690>
  4141ac:	ldrb	w8, [x8, #3736]
  4141b0:	cbz	w8, 414244 <sqrt@plt+0x12824>
  4141b4:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1690>
  4141b8:	ldr	x8, [x8, #3792]
  4141bc:	str	x8, [x19, #136]
  4141c0:	b	414254 <sqrt@plt+0x12834>
  4141c4:	mov	x0, x19
  4141c8:	mov	x1, x22
  4141cc:	mov	x2, x21
  4141d0:	bl	4118b8 <sqrt@plt+0xfe98>
  4141d4:	mov	x20, x0
  4141d8:	cbnz	x0, 4142dc <sqrt@plt+0x128bc>
  4141dc:	b	41453c <sqrt@plt+0x12b1c>
  4141e0:	mov	x0, x19
  4141e4:	mov	x1, x22
  4141e8:	mov	x2, x21
  4141ec:	bl	411da8 <sqrt@plt+0x10388>
  4141f0:	mov	x20, x0
  4141f4:	b	4142dc <sqrt@plt+0x128bc>
  4141f8:	mov	x0, x19
  4141fc:	mov	x1, x22
  414200:	mov	x2, x21
  414204:	bl	41146c <sqrt@plt+0xfa4c>
  414208:	mov	x20, x0
  41420c:	cbnz	x0, 4142dc <sqrt@plt+0x128bc>
  414210:	b	41453c <sqrt@plt+0x12b1c>
  414214:	adrp	x1, 423000 <_ZdlPvm@@Base+0x64dc>
  414218:	add	x1, x1, #0x3ff
  41421c:	mov	w0, #0x775                 	// #1909
  414220:	bl	41afa0 <sqrt@plt+0x19580>
  414224:	b	414538 <sqrt@plt+0x12b18>
  414228:	mov	x0, x19
  41422c:	mov	x1, x22
  414230:	mov	x2, x21
  414234:	bl	4116bc <sqrt@plt+0xfc9c>
  414238:	mov	x20, x0
  41423c:	cbnz	x0, 4142dc <sqrt@plt+0x128bc>
  414240:	b	41453c <sqrt@plt+0x12b1c>
  414244:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  414248:	add	x1, x19, #0x88
  41424c:	add	x0, x0, #0x476
  414250:	bl	405494 <sqrt@plt+0x3a74>
  414254:	ldr	x23, [x19, #136]
  414258:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x1690>
  41425c:	add	x8, x8, #0xe98
  414260:	mov	w24, #0x1                   	// #1
  414264:	mov	w0, #0x98                  	// #152
  414268:	str	x23, [x8, #56]
  41426c:	strb	w24, [x8]
  414270:	bl	41ca74 <_Znwm@@Base>
  414274:	mov	x8, #0x3ff0000000000000    	// #4607182418800017408
  414278:	fmov	d0, x23
  41427c:	str	x8, [x0, #64]
  414280:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  414284:	mov	x20, x0
  414288:	fadd	d0, d0, d0
  41428c:	movi	v1.2d, #0x0
  414290:	mov	x9, #0xbff0000000000000    	// #-4616189618054758400
  414294:	add	x8, x8, #0xb50
  414298:	str	xzr, [x0, #32]
  41429c:	str	wzr, [x0, #40]
  4142a0:	stp	xzr, xzr, [x0, #8]
  4142a4:	str	wzr, [x0, #24]
  4142a8:	str	w24, [x0, #48]
  4142ac:	stp	xzr, xzr, [x0, #136]
  4142b0:	stur	q1, [x0, #72]
  4142b4:	stur	q1, [x0, #88]
  4142b8:	stp	d0, d0, [x0, #104]
  4142bc:	stp	x9, xzr, [x0, #120]
  4142c0:	str	x8, [x0]
  4142c4:	mov	x0, x19
  4142c8:	mov	x1, x20
  4142cc:	mov	x2, x22
  4142d0:	mov	x3, x21
  4142d4:	bl	410dd4 <sqrt@plt+0xf3b4>
  4142d8:	cbz	w0, 414528 <sqrt@plt+0x12b08>
  4142dc:	ldr	x8, [x19]
  4142e0:	tbz	w8, #4, 4142e8 <sqrt@plt+0x128c8>
  4142e4:	str	wzr, [x20, #48]
  4142e8:	ldr	x22, [x19, #120]
  4142ec:	cbz	x22, 4143f8 <sqrt@plt+0x129d8>
  4142f0:	ubfx	w8, w8, #21, #1
  4142f4:	mov	x23, xzr
  4142f8:	str	w8, [x20, #40]
  4142fc:	mov	w21, #0x8                   	// #8
  414300:	mov	x8, x22
  414304:	ldr	x8, [x8]
  414308:	add	x21, x21, #0x20
  41430c:	add	x23, x23, #0x1
  414310:	cbnz	x8, 414304 <sqrt@plt+0x128e4>
  414314:	mov	x0, x21
  414318:	bl	401660 <_Znam@plt>
  41431c:	mov	x8, x0
  414320:	str	x23, [x8], #8
  414324:	subs	x10, x21, #0x28
  414328:	mov	x9, x8
  41432c:	b.eq	414384 <sqrt@plt+0x12964>  // b.none
  414330:	lsr	x9, x10, #5
  414334:	add	x11, x9, #0x1
  414338:	and	x12, x11, #0xffffffffffffffe
  41433c:	add	x10, x0, #0x20
  414340:	mov	w13, #0xffffffff            	// #-1
  414344:	add	x9, x8, x12, lsl #5
  414348:	movi	v0.2d, #0x0
  41434c:	mov	x14, x12
  414350:	stur	xzr, [x10, #-24]
  414354:	str	xzr, [x10, #8]
  414358:	stur	xzr, [x10, #-8]
  41435c:	str	xzr, [x10, #24]
  414360:	str	w13, [x10]
  414364:	str	w13, [x10, #32]
  414368:	stur	d0, [x10, #-16]
  41436c:	str	d0, [x10, #16]
  414370:	subs	x14, x14, #0x2
  414374:	add	x10, x10, #0x40
  414378:	b.ne	414350 <sqrt@plt+0x12930>  // b.any
  41437c:	cmp	x11, x12
  414380:	b.eq	4143a4 <sqrt@plt+0x12984>  // b.none
  414384:	add	x10, x0, x21
  414388:	mov	w11, #0xffffffff            	// #-1
  41438c:	stp	xzr, xzr, [x9]
  414390:	str	xzr, [x9, #16]
  414394:	str	w11, [x9, #24]
  414398:	add	x9, x9, #0x20
  41439c:	cmp	x10, x9
  4143a0:	b.ne	41438c <sqrt@plt+0x1296c>  // b.any
  4143a4:	mov	x10, xzr
  4143a8:	mov	w9, wzr
  4143ac:	str	x8, [x20, #32]
  4143b0:	ldr	x11, [x22, #8]
  4143b4:	add	x8, x8, x10
  4143b8:	add	w9, w9, #0x1
  4143bc:	str	x11, [x8]
  4143c0:	ldr	x11, [x22, #16]
  4143c4:	str	xzr, [x22, #8]
  4143c8:	str	x11, [x8, #8]
  4143cc:	ldr	x8, [x20, #32]
  4143d0:	ldr	x11, [x22, #24]
  4143d4:	add	x12, x8, x10
  4143d8:	str	x11, [x12, #16]
  4143dc:	ldr	w11, [x22, #32]
  4143e0:	add	x10, x10, #0x20
  4143e4:	str	w11, [x12, #24]
  4143e8:	ldr	x22, [x22]
  4143ec:	cbnz	x22, 4143b0 <sqrt@plt+0x12990>
  4143f0:	str	w9, [x20, #24]
  4143f4:	ldr	x8, [x19]
  4143f8:	tbnz	w8, #0, 414408 <sqrt@plt+0x129e8>
  4143fc:	tbz	w8, #1, 414418 <sqrt@plt+0x129f8>
  414400:	mov	w9, #0x3                   	// #3
  414404:	b	41440c <sqrt@plt+0x129ec>
  414408:	mov	w9, #0x2                   	// #2
  41440c:	ldr	x10, [x19, #40]
  414410:	str	w9, [x20, #48]
  414414:	str	x10, [x20, #56]
  414418:	tbnz	w8, #18, 414440 <sqrt@plt+0x12a20>
  41441c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  414420:	add	x0, x0, #0x4b8
  414424:	sub	x1, x29, #0x8
  414428:	bl	405494 <sqrt@plt+0x3a74>
  41442c:	ldur	x9, [x29, #-8]
  414430:	ldr	x8, [x19]
  414434:	str	x9, [x20, #64]
  414438:	tbnz	w8, #23, 414450 <sqrt@plt+0x12a30>
  41443c:	b	414460 <sqrt@plt+0x12a40>
  414440:	ldr	x9, [x19, #184]
  414444:	stur	x9, [x29, #-8]
  414448:	str	x9, [x20, #64]
  41444c:	tbz	w8, #23, 414460 <sqrt@plt+0x12a40>
  414450:	ldr	x0, [x19, #224]
  414454:	bl	41d904 <_ZdlPvm@@Base+0xde0>
  414458:	str	x0, [x20, #72]
  41445c:	ldr	x8, [x19]
  414460:	tbnz	w8, #24, 414474 <sqrt@plt+0x12a54>
  414464:	tbnz	w8, #25, 414490 <sqrt@plt+0x12a70>
  414468:	tst	x8, #0x180000
  41446c:	b.ne	4144b0 <sqrt@plt+0x12a90>  // b.any
  414470:	b	41453c <sqrt@plt+0x12b1c>
  414474:	ldr	x8, [x20]
  414478:	ldr	d0, [x19, #200]
  41447c:	mov	x0, x20
  414480:	ldr	x8, [x8, #200]
  414484:	blr	x8
  414488:	ldr	x8, [x19]
  41448c:	tbz	w8, #25, 414468 <sqrt@plt+0x12a48>
  414490:	ldr	x8, [x20]
  414494:	ldr	d0, [x19, #208]
  414498:	mov	x0, x20
  41449c:	ldr	x8, [x8, #208]
  4144a0:	blr	x8
  4144a4:	ldr	x8, [x19]
  4144a8:	tst	x8, #0x180000
  4144ac:	b.eq	41453c <sqrt@plt+0x12b1c>  // b.none
  4144b0:	tbnz	w8, #22, 4144fc <sqrt@plt+0x12adc>
  4144b4:	tbz	w8, #20, 4144c8 <sqrt@plt+0x12aa8>
  4144b8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  4144bc:	add	x1, x19, #0xc0
  4144c0:	add	x0, x0, #0x4c2
  4144c4:	bl	405494 <sqrt@plt+0x3a74>
  4144c8:	ldr	d0, [x19, #192]
  4144cc:	fcmp	d0, #0.0
  4144d0:	b.pl	414514 <sqrt@plt+0x12af4>  // b.nfrst
  4144d4:	add	x0, sp, #0x8
  4144d8:	bl	41b43c <sqrt@plt+0x19a1c>
  4144dc:	adrp	x2, 43b000 <stderr@@GLIBC_2.17+0x2690>
  4144e0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  4144e4:	add	x2, x2, #0xa10
  4144e8:	add	x0, x0, #0x41a
  4144ec:	add	x1, sp, #0x8
  4144f0:	mov	x3, x2
  4144f4:	bl	41b624 <sqrt@plt+0x19c04>
  4144f8:	b	41453c <sqrt@plt+0x12b1c>
  4144fc:	ldr	x8, [x20]
  414500:	ldr	x1, [x19, #216]
  414504:	mov	x0, x20
  414508:	ldr	x8, [x8, #216]
  41450c:	blr	x8
  414510:	b	41453c <sqrt@plt+0x12b1c>
  414514:	ldr	x8, [x20]
  414518:	mov	x0, x20
  41451c:	ldr	x8, [x8, #192]
  414520:	blr	x8
  414524:	b	41453c <sqrt@plt+0x12b1c>
  414528:	ldr	x8, [x20]
  41452c:	mov	x0, x20
  414530:	ldr	x8, [x8, #8]
  414534:	blr	x8
  414538:	mov	x20, xzr
  41453c:	mov	x0, x20
  414540:	ldp	x20, x19, [sp, #80]
  414544:	ldp	x22, x21, [sp, #64]
  414548:	ldp	x24, x23, [sp, #48]
  41454c:	ldp	x29, x30, [sp, #32]
  414550:	add	sp, sp, #0x60
  414554:	ret
  414558:	stp	xzr, x1, [x0]
  41455c:	ret
  414560:	ldr	x0, [x0, #8]
  414564:	b	401730 <free@plt>
  414568:	stp	xzr, xzr, [x0]
  41456c:	stp	x1, x2, [x0, #16]
  414570:	stp	xzr, xzr, [x0, #32]
  414574:	str	wzr, [x0, #48]
  414578:	ret
  41457c:	movi	v2.2d, #0x0
  414580:	mov	w8, #0x1                   	// #1
  414584:	stp	q2, q2, [x0, #16]
  414588:	str	w8, [x0, #48]
  41458c:	stp	d0, d1, [x0]
  414590:	ret
  414594:	stp	x29, x30, [sp, #-32]!
  414598:	stp	x20, x19, [sp, #16]
  41459c:	mov	x29, sp
  4145a0:	mov	x20, x0
  4145a4:	stp	xzr, xzr, [x0]
  4145a8:	stp	x2, x3, [x0, #16]
  4145ac:	str	xzr, [x0, #40]
  4145b0:	str	wzr, [x0, #48]
  4145b4:	mov	w0, #0x10                  	// #16
  4145b8:	mov	x19, x1
  4145bc:	bl	41ca74 <_Znwm@@Base>
  4145c0:	stp	xzr, x19, [x0]
  4145c4:	str	x0, [x20, #32]
  4145c8:	ldp	x20, x19, [sp, #16]
  4145cc:	ldp	x29, x30, [sp], #32
  4145d0:	ret
  4145d4:	stp	x29, x30, [sp, #-32]!
  4145d8:	stp	x20, x19, [sp, #16]
  4145dc:	ldr	x20, [x0, #32]
  4145e0:	mov	x19, x0
  4145e4:	mov	x29, sp
  4145e8:	cbz	x20, 41460c <sqrt@plt+0x12bec>
  4145ec:	ldr	x8, [x20]
  4145f0:	str	x8, [x19, #32]
  4145f4:	ldr	x0, [x20, #8]
  4145f8:	bl	401730 <free@plt>
  4145fc:	mov	x0, x20
  414600:	bl	41cb18 <_ZdlPv@@Base>
  414604:	ldr	x20, [x19, #32]
  414608:	cbnz	x20, 4145ec <sqrt@plt+0x12bcc>
  41460c:	ldr	x19, [x19, #40]
  414610:	cbz	x19, 41462c <sqrt@plt+0x12c0c>
  414614:	mov	x0, x19
  414618:	bl	4145d4 <sqrt@plt+0x12bb4>
  41461c:	mov	x0, x19
  414620:	ldp	x20, x19, [sp, #16]
  414624:	ldp	x29, x30, [sp], #32
  414628:	b	41cb18 <_ZdlPv@@Base>
  41462c:	ldp	x20, x19, [sp, #16]
  414630:	ldp	x29, x30, [sp], #32
  414634:	ret
  414638:	stp	x29, x30, [sp, #-48]!
  41463c:	str	x21, [sp, #16]
  414640:	stp	x20, x19, [sp, #32]
  414644:	mov	x29, sp
  414648:	ldp	x10, x8, [x0, #16]
  41464c:	mov	x19, x2
  414650:	mov	x20, x1
  414654:	mov	x21, x0
  414658:	and	x9, x8, #0x1
  41465c:	cmp	x8, #0x0
  414660:	orr	x9, x9, x10
  414664:	cset	w8, eq  // eq = none
  414668:	cmp	x9, #0x0
  41466c:	cset	w9, eq  // eq = none
  414670:	cbnz	x10, 41467c <sqrt@plt+0x12c5c>
  414674:	orr	w8, w8, w9
  414678:	tbnz	w8, #0, 41468c <sqrt@plt+0x12c6c>
  41467c:	adrp	x1, 423000 <_ZdlPvm@@Base+0x64dc>
  414680:	add	x1, x1, #0x3ff
  414684:	mov	w0, #0x7d4                 	// #2004
  414688:	bl	41afa0 <sqrt@plt+0x19580>
  41468c:	stp	x20, x19, [x21, #16]
  414690:	ldp	x20, x19, [sp, #32]
  414694:	ldr	x21, [sp, #16]
  414698:	ldp	x29, x30, [sp], #48
  41469c:	ret
  4146a0:	stp	x29, x30, [sp, #-32]!
  4146a4:	stp	x20, x19, [sp, #16]
  4146a8:	mov	x29, sp
  4146ac:	mov	x19, x1
  4146b0:	add	x8, x0, #0x20
  4146b4:	mov	x20, x8
  4146b8:	ldr	x8, [x8]
  4146bc:	cbnz	x8, 4146b4 <sqrt@plt+0x12c94>
  4146c0:	mov	w0, #0x10                  	// #16
  4146c4:	bl	41ca74 <_Znwm@@Base>
  4146c8:	stp	xzr, x19, [x0]
  4146cc:	str	x0, [x20]
  4146d0:	ldp	x20, x19, [sp, #16]
  4146d4:	ldp	x29, x30, [sp], #32
  4146d8:	ret
  4146dc:	str	x1, [x0, #40]
  4146e0:	ret
  4146e4:	sub	sp, sp, #0x60
  4146e8:	stp	x29, x30, [sp, #48]
  4146ec:	stp	x22, x21, [sp, #64]
  4146f0:	stp	x20, x19, [sp, #80]
  4146f4:	add	x29, sp, #0x30
  4146f8:	add	x22, sp, #0x8
  4146fc:	mov	x19, x0
  414700:	mov	w8, #0x1                   	// #1
  414704:	movi	v0.2d, #0x0
  414708:	add	x20, x22, #0x8
  41470c:	str	w8, [sp, #8]
  414710:	stp	q0, q0, [sp, #16]
  414714:	cbz	x0, 414738 <sqrt@plt+0x12d18>
  414718:	mov	x21, x19
  41471c:	ldr	x8, [x21]
  414720:	add	x1, sp, #0x8
  414724:	mov	x0, x21
  414728:	ldr	x8, [x8, #160]
  41472c:	blr	x8
  414730:	ldr	x21, [x21, #16]
  414734:	cbnz	x21, 41471c <sqrt@plt+0x12cfc>
  414738:	adrp	x0, 421000 <_ZdlPvm@@Base+0x44dc>
  41473c:	add	x0, x0, #0x160
  414740:	mov	x1, sp
  414744:	bl	405494 <sqrt@plt+0x3a74>
  414748:	adrp	x21, 438000 <_Znam@GLIBCXX_3.4>
  41474c:	ldr	x0, [x21, #3680]
  414750:	ldr	d0, [sp]
  414754:	add	x2, x22, #0x18
  414758:	mov	x1, x20
  41475c:	ldr	x8, [x0]
  414760:	ldr	x8, [x8, #16]
  414764:	blr	x8
  414768:	cbz	x19, 414794 <sqrt@plt+0x12d74>
  41476c:	ldr	x8, [x19]
  414770:	mov	x0, x19
  414774:	ldr	x8, [x8, #176]
  414778:	blr	x8
  41477c:	ldr	x8, [x19]
  414780:	mov	x0, x19
  414784:	ldr	x8, [x8, #184]
  414788:	blr	x8
  41478c:	ldr	x19, [x19, #16]
  414790:	cbnz	x19, 41476c <sqrt@plt+0x12d4c>
  414794:	ldr	x0, [x21, #3680]
  414798:	ldr	x8, [x0]
  41479c:	ldr	x8, [x8, #24]
  4147a0:	blr	x8
  4147a4:	ldp	x20, x19, [sp, #80]
  4147a8:	ldp	x22, x21, [sp, #64]
  4147ac:	ldp	x29, x30, [sp, #48]
  4147b0:	add	sp, sp, #0x60
  4147b4:	ret
  4147b8:	ret
  4147bc:	stp	x29, x30, [sp, #-48]!
  4147c0:	stp	x20, x19, [sp, #32]
  4147c4:	ldr	x8, [x0, #32]
  4147c8:	adrp	x9, 422000 <_ZdlPvm@@Base+0x54dc>
  4147cc:	add	x9, x9, #0x5b0
  4147d0:	str	x21, [sp, #16]
  4147d4:	mov	x29, sp
  4147d8:	str	x9, [x0]
  4147dc:	cbz	x8, 414818 <sqrt@plt+0x12df8>
  4147e0:	mov	x19, x8
  4147e4:	ldr	x9, [x19, #-8]!
  4147e8:	cbz	x9, 414804 <sqrt@plt+0x12de4>
  4147ec:	sub	x20, x8, #0x20
  4147f0:	lsl	x21, x9, #5
  4147f4:	ldr	x0, [x20, x21]
  4147f8:	bl	401730 <free@plt>
  4147fc:	subs	x21, x21, #0x20
  414800:	b.ne	4147f4 <sqrt@plt+0x12dd4>  // b.any
  414804:	mov	x0, x19
  414808:	ldp	x20, x19, [sp, #32]
  41480c:	ldr	x21, [sp, #16]
  414810:	ldp	x29, x30, [sp], #48
  414814:	b	4018c0 <_ZdaPv@plt>
  414818:	ldp	x20, x19, [sp, #32]
  41481c:	ldr	x21, [sp, #16]
  414820:	ldp	x29, x30, [sp], #48
  414824:	ret
  414828:	stp	x29, x30, [sp, #-48]!
  41482c:	stp	x20, x19, [sp, #32]
  414830:	mov	x19, x0
  414834:	ldr	x0, [x0, #152]
  414838:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  41483c:	add	x8, x8, #0xe20
  414840:	str	x21, [sp, #16]
  414844:	mov	x29, sp
  414848:	str	x8, [x19]
  41484c:	cbz	x0, 414854 <sqrt@plt+0x12e34>
  414850:	bl	4018c0 <_ZdaPv@plt>
  414854:	ldr	x8, [x19, #32]
  414858:	adrp	x9, 422000 <_ZdlPvm@@Base+0x54dc>
  41485c:	add	x9, x9, #0x5b0
  414860:	str	x9, [x19]
  414864:	cbz	x8, 4148a0 <sqrt@plt+0x12e80>
  414868:	mov	x19, x8
  41486c:	ldr	x9, [x19, #-8]!
  414870:	cbz	x9, 41488c <sqrt@plt+0x12e6c>
  414874:	lsl	x20, x9, #5
  414878:	sub	x21, x8, #0x20
  41487c:	ldr	x0, [x21, x20]
  414880:	bl	401730 <free@plt>
  414884:	subs	x20, x20, #0x20
  414888:	b.ne	41487c <sqrt@plt+0x12e5c>  // b.any
  41488c:	mov	x0, x19
  414890:	ldp	x20, x19, [sp, #32]
  414894:	ldr	x21, [sp, #16]
  414898:	ldp	x29, x30, [sp], #48
  41489c:	b	4018c0 <_ZdaPv@plt>
  4148a0:	ldp	x20, x19, [sp, #32]
  4148a4:	ldr	x21, [sp, #16]
  4148a8:	ldp	x29, x30, [sp], #48
  4148ac:	ret
  4148b0:	ret
  4148b4:	mov	w0, wzr
  4148b8:	ret
  4148bc:	b	41cb18 <_ZdlPv@@Base>
  4148c0:	brk	#0x1
  4148c4:	ldp	d0, d1, [x0, #88]
  4148c8:	ret
  4148cc:	ldr	d0, [x0, #104]
  4148d0:	ret
  4148d4:	ldr	d0, [x0, #112]
  4148d8:	ret
  4148dc:	ldr	d1, [x0, #112]
  4148e0:	ldp	d0, d2, [x0, #88]
  4148e4:	fmov	d3, #5.000000000000000000e-01
  4148e8:	fmul	d1, d1, d3
  4148ec:	fadd	d1, d2, d1
  4148f0:	ret
  4148f4:	ldr	d1, [x0, #112]
  4148f8:	ldp	d0, d2, [x0, #88]
  4148fc:	fmov	d3, #-5.000000000000000000e-01
  414900:	fmul	d1, d1, d3
  414904:	fadd	d1, d2, d1
  414908:	ret
  41490c:	ldp	d1, d0, [x0, #96]
  414910:	ldr	d2, [x0, #88]
  414914:	fmov	d3, #5.000000000000000000e-01
  414918:	fmul	d0, d0, d3
  41491c:	fadd	d0, d2, d0
  414920:	ret
  414924:	ldp	d1, d0, [x0, #96]
  414928:	ldr	d2, [x0, #88]
  41492c:	fmov	d3, #-5.000000000000000000e-01
  414930:	fmul	d0, d0, d3
  414934:	fadd	d0, d2, d0
  414938:	ret
  41493c:	ldur	q0, [x0, #104]
  414940:	ldur	q1, [x0, #88]
  414944:	fmov	v2.2d, #5.000000000000000000e-01
  414948:	fmul	v0.2d, v0.2d, v2.2d
  41494c:	fadd	v0.2d, v1.2d, v0.2d
  414950:	mov	d1, v0.d[1]
  414954:	ret
  414958:	ldp	d1, d2, [x0, #104]
  41495c:	ldp	d3, d4, [x0, #88]
  414960:	fmov	d0, #5.000000000000000000e-01
  414964:	fmul	d1, d1, d0
  414968:	fmul	d2, d2, d0
  41496c:	fsub	d0, d3, d1
  414970:	fadd	d1, d4, d2
  414974:	ret
  414978:	ldp	d1, d2, [x0, #104]
  41497c:	ldp	d3, d4, [x0, #88]
  414980:	fmov	d0, #5.000000000000000000e-01
  414984:	fmul	d1, d1, d0
  414988:	fmul	d2, d2, d0
  41498c:	fadd	d0, d3, d1
  414990:	fsub	d1, d4, d2
  414994:	ret
  414998:	ldur	q0, [x0, #104]
  41499c:	ldur	q1, [x0, #88]
  4149a0:	fmov	v2.2d, #-5.000000000000000000e-01
  4149a4:	fmul	v0.2d, v0.2d, v2.2d
  4149a8:	fadd	v0.2d, v1.2d, v0.2d
  4149ac:	mov	d1, v0.d[1]
  4149b0:	ret
  4149b4:	ldp	d0, d1, [x0, #88]
  4149b8:	ret
  4149bc:	brk	#0x1
  4149c0:	stp	x29, x30, [sp, #-48]!
  4149c4:	stp	x22, x21, [sp, #16]
  4149c8:	stp	x20, x19, [sp, #32]
  4149cc:	ldr	x8, [x0, #32]
  4149d0:	adrp	x9, 422000 <_ZdlPvm@@Base+0x54dc>
  4149d4:	mov	x19, x0
  4149d8:	add	x9, x9, #0x5b0
  4149dc:	mov	x29, sp
  4149e0:	str	x9, [x0]
  4149e4:	cbz	x8, 414a14 <sqrt@plt+0x12ff4>
  4149e8:	mov	x20, x8
  4149ec:	ldr	x9, [x20, #-8]!
  4149f0:	cbz	x9, 414a0c <sqrt@plt+0x12fec>
  4149f4:	lsl	x21, x9, #5
  4149f8:	sub	x22, x8, #0x20
  4149fc:	ldr	x0, [x22, x21]
  414a00:	bl	401730 <free@plt>
  414a04:	subs	x21, x21, #0x20
  414a08:	b.ne	4149fc <sqrt@plt+0x12fdc>  // b.any
  414a0c:	mov	x0, x20
  414a10:	bl	4018c0 <_ZdaPv@plt>
  414a14:	mov	x0, x19
  414a18:	ldp	x20, x19, [sp, #32]
  414a1c:	ldp	x22, x21, [sp, #16]
  414a20:	ldp	x29, x30, [sp], #48
  414a24:	b	41cb18 <_ZdlPv@@Base>
  414a28:	mov	w0, #0x1                   	// #1
  414a2c:	ret
  414a30:	stp	x29, x30, [sp, #-48]!
  414a34:	stp	x22, x21, [sp, #16]
  414a38:	stp	x20, x19, [sp, #32]
  414a3c:	ldr	x8, [x0, #32]
  414a40:	adrp	x9, 422000 <_ZdlPvm@@Base+0x54dc>
  414a44:	mov	x19, x0
  414a48:	add	x9, x9, #0x5b0
  414a4c:	mov	x29, sp
  414a50:	str	x9, [x0]
  414a54:	cbz	x8, 414a84 <sqrt@plt+0x13064>
  414a58:	mov	x20, x8
  414a5c:	ldr	x9, [x20, #-8]!
  414a60:	cbz	x9, 414a7c <sqrt@plt+0x1305c>
  414a64:	lsl	x21, x9, #5
  414a68:	sub	x22, x8, #0x20
  414a6c:	ldr	x0, [x22, x21]
  414a70:	bl	401730 <free@plt>
  414a74:	subs	x21, x21, #0x20
  414a78:	b.ne	414a6c <sqrt@plt+0x1304c>  // b.any
  414a7c:	mov	x0, x20
  414a80:	bl	4018c0 <_ZdaPv@plt>
  414a84:	mov	x0, x19
  414a88:	ldp	x20, x19, [sp, #32]
  414a8c:	ldp	x22, x21, [sp, #16]
  414a90:	ldp	x29, x30, [sp], #48
  414a94:	b	41cb18 <_ZdlPv@@Base>
  414a98:	ldr	d0, [x0, #104]
  414a9c:	fmov	d1, #5.000000000000000000e-01
  414aa0:	fmul	d0, d0, d1
  414aa4:	ret
  414aa8:	mov	x8, #0x3bcd                	// #15309
  414aac:	ldur	q0, [x0, #104]
  414ab0:	movk	x8, #0x667f, lsl #16
  414ab4:	ldur	q1, [x0, #88]
  414ab8:	movk	x8, #0xa09e, lsl #32
  414abc:	movk	x8, #0x4006, lsl #48
  414ac0:	dup	v2.2d, x8
  414ac4:	fdiv	v0.2d, v0.2d, v2.2d
  414ac8:	fadd	v0.2d, v1.2d, v0.2d
  414acc:	mov	d1, v0.d[1]
  414ad0:	ret
  414ad4:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  414ad8:	ldr	d0, [x8, #880]
  414adc:	ldp	d1, d2, [x0, #104]
  414ae0:	ldp	d3, d4, [x0, #88]
  414ae4:	fdiv	d1, d1, d0
  414ae8:	fdiv	d2, d2, d0
  414aec:	fsub	d0, d3, d1
  414af0:	fadd	d1, d4, d2
  414af4:	ret
  414af8:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  414afc:	ldr	d0, [x8, #880]
  414b00:	ldp	d1, d2, [x0, #104]
  414b04:	ldp	d3, d4, [x0, #88]
  414b08:	fdiv	d1, d1, d0
  414b0c:	fdiv	d2, d2, d0
  414b10:	fadd	d0, d3, d1
  414b14:	fsub	d1, d4, d2
  414b18:	ret
  414b1c:	mov	x8, #0x3bcd                	// #15309
  414b20:	ldur	q0, [x0, #104]
  414b24:	movk	x8, #0x667f, lsl #16
  414b28:	ldur	q1, [x0, #88]
  414b2c:	movk	x8, #0xa09e, lsl #32
  414b30:	movk	x8, #0xc006, lsl #48
  414b34:	dup	v2.2d, x8
  414b38:	fdiv	v0.2d, v0.2d, v2.2d
  414b3c:	fadd	v0.2d, v1.2d, v0.2d
  414b40:	mov	d1, v0.d[1]
  414b44:	ret
  414b48:	mov	w0, #0x3                   	// #3
  414b4c:	ret
  414b50:	stp	x29, x30, [sp, #-48]!
  414b54:	stp	x22, x21, [sp, #16]
  414b58:	stp	x20, x19, [sp, #32]
  414b5c:	ldr	x8, [x0, #32]
  414b60:	adrp	x9, 422000 <_ZdlPvm@@Base+0x54dc>
  414b64:	mov	x19, x0
  414b68:	add	x9, x9, #0x5b0
  414b6c:	mov	x29, sp
  414b70:	str	x9, [x0]
  414b74:	cbz	x8, 414ba4 <sqrt@plt+0x13184>
  414b78:	mov	x20, x8
  414b7c:	ldr	x9, [x20, #-8]!
  414b80:	cbz	x9, 414b9c <sqrt@plt+0x1317c>
  414b84:	lsl	x21, x9, #5
  414b88:	sub	x22, x8, #0x20
  414b8c:	ldr	x0, [x22, x21]
  414b90:	bl	401730 <free@plt>
  414b94:	subs	x21, x21, #0x20
  414b98:	b.ne	414b8c <sqrt@plt+0x1316c>  // b.any
  414b9c:	mov	x0, x20
  414ba0:	bl	4018c0 <_ZdaPv@plt>
  414ba4:	mov	x0, x19
  414ba8:	ldp	x20, x19, [sp, #32]
  414bac:	ldp	x22, x21, [sp, #16]
  414bb0:	ldp	x29, x30, [sp], #48
  414bb4:	b	41cb18 <_ZdlPv@@Base>
  414bb8:	mov	w0, #0x2                   	// #2
  414bbc:	ret
  414bc0:	stp	x29, x30, [sp, #-48]!
  414bc4:	stp	x22, x21, [sp, #16]
  414bc8:	stp	x20, x19, [sp, #32]
  414bcc:	ldr	x8, [x0, #32]
  414bd0:	adrp	x9, 422000 <_ZdlPvm@@Base+0x54dc>
  414bd4:	mov	x19, x0
  414bd8:	add	x9, x9, #0x5b0
  414bdc:	mov	x29, sp
  414be0:	str	x9, [x0]
  414be4:	cbz	x8, 414c14 <sqrt@plt+0x131f4>
  414be8:	mov	x20, x8
  414bec:	ldr	x9, [x20, #-8]!
  414bf0:	cbz	x9, 414c0c <sqrt@plt+0x131ec>
  414bf4:	lsl	x21, x9, #5
  414bf8:	sub	x22, x8, #0x20
  414bfc:	ldr	x0, [x22, x21]
  414c00:	bl	401730 <free@plt>
  414c04:	subs	x21, x21, #0x20
  414c08:	b.ne	414bfc <sqrt@plt+0x131dc>  // b.any
  414c0c:	mov	x0, x20
  414c10:	bl	4018c0 <_ZdaPv@plt>
  414c14:	mov	x0, x19
  414c18:	ldp	x20, x19, [sp, #32]
  414c1c:	ldp	x22, x21, [sp, #16]
  414c20:	ldp	x29, x30, [sp], #48
  414c24:	b	41cb18 <_ZdlPv@@Base>
  414c28:	ldp	d0, d1, [x0, #104]
  414c2c:	ret
  414c30:	mov	w0, #0x8                   	// #8
  414c34:	ret
  414c38:	brk	#0x1
  414c3c:	ldp	d0, d1, [x0, #120]
  414c40:	ret
  414c44:	ldp	d0, d1, [x0, #136]
  414c48:	ret
  414c4c:	ldp	d0, d1, [x0, #120]
  414c50:	ret
  414c54:	ldr	d0, [x0, #144]
  414c58:	ldr	d1, [x0, #128]
  414c5c:	add	x8, x0, #0x88
  414c60:	add	x9, x0, #0x78
  414c64:	fsub	d0, d0, d1
  414c68:	fcmp	d0, #0.0
  414c6c:	csel	x8, x8, x9, gt
  414c70:	ldp	d0, d1, [x8]
  414c74:	ret
  414c78:	ldr	d0, [x0, #144]
  414c7c:	ldr	d1, [x0, #128]
  414c80:	add	x8, x0, #0x88
  414c84:	add	x9, x0, #0x78
  414c88:	fsub	d0, d0, d1
  414c8c:	fcmp	d0, #0.0
  414c90:	csel	x8, x8, x9, mi  // mi = first
  414c94:	ldp	d0, d1, [x8]
  414c98:	ret
  414c9c:	ldr	d0, [x0, #136]!
  414ca0:	mov	x8, x0
  414ca4:	ldr	d1, [x8, #-16]!
  414ca8:	fsub	d0, d0, d1
  414cac:	fcmp	d0, #0.0
  414cb0:	csel	x8, x0, x8, gt
  414cb4:	ldp	d0, d1, [x8]
  414cb8:	ret
  414cbc:	ldr	d0, [x0, #136]!
  414cc0:	mov	x8, x0
  414cc4:	ldr	d1, [x8, #-16]!
  414cc8:	fsub	d0, d0, d1
  414ccc:	fcmp	d0, #0.0
  414cd0:	csel	x8, x0, x8, mi  // mi = first
  414cd4:	ldp	d0, d1, [x8]
  414cd8:	ret
  414cdc:	ldur	q0, [x0, #120]
  414ce0:	ldur	q1, [x0, #136]
  414ce4:	fadd	v0.2d, v0.2d, v1.2d
  414ce8:	fmov	v1.2d, #5.000000000000000000e-01
  414cec:	fmul	v0.2d, v0.2d, v1.2d
  414cf0:	mov	d1, v0.d[1]
  414cf4:	ret
  414cf8:	mov	w0, #0x6                   	// #6
  414cfc:	ret
  414d00:	stp	x29, x30, [sp, #-48]!
  414d04:	stp	x22, x21, [sp, #16]
  414d08:	stp	x20, x19, [sp, #32]
  414d0c:	mov	x19, x0
  414d10:	ldr	x0, [x0, #152]
  414d14:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  414d18:	add	x8, x8, #0xe20
  414d1c:	mov	x29, sp
  414d20:	str	x8, [x19]
  414d24:	cbz	x0, 414d2c <sqrt@plt+0x1330c>
  414d28:	bl	4018c0 <_ZdaPv@plt>
  414d2c:	ldr	x8, [x19, #32]
  414d30:	adrp	x9, 422000 <_ZdlPvm@@Base+0x54dc>
  414d34:	add	x9, x9, #0x5b0
  414d38:	str	x9, [x19]
  414d3c:	cbz	x8, 414d6c <sqrt@plt+0x1334c>
  414d40:	mov	x20, x8
  414d44:	ldr	x9, [x20, #-8]!
  414d48:	cbz	x9, 414d64 <sqrt@plt+0x13344>
  414d4c:	lsl	x21, x9, #5
  414d50:	sub	x22, x8, #0x20
  414d54:	ldr	x0, [x22, x21]
  414d58:	bl	401730 <free@plt>
  414d5c:	subs	x21, x21, #0x20
  414d60:	b.ne	414d54 <sqrt@plt+0x13334>  // b.any
  414d64:	mov	x0, x20
  414d68:	bl	4018c0 <_ZdaPv@plt>
  414d6c:	mov	x0, x19
  414d70:	ldp	x20, x19, [sp, #32]
  414d74:	ldp	x22, x21, [sp, #16]
  414d78:	ldp	x29, x30, [sp], #48
  414d7c:	b	41cb18 <_ZdlPv@@Base>
  414d80:	mov	w0, #0x5                   	// #5
  414d84:	ret
  414d88:	stp	x29, x30, [sp, #-48]!
  414d8c:	stp	x22, x21, [sp, #16]
  414d90:	stp	x20, x19, [sp, #32]
  414d94:	ldr	x8, [x0, #32]
  414d98:	adrp	x9, 422000 <_ZdlPvm@@Base+0x54dc>
  414d9c:	mov	x19, x0
  414da0:	add	x9, x9, #0x5b0
  414da4:	mov	x29, sp
  414da8:	str	x9, [x0]
  414dac:	cbz	x8, 414ddc <sqrt@plt+0x133bc>
  414db0:	mov	x20, x8
  414db4:	ldr	x9, [x20, #-8]!
  414db8:	cbz	x9, 414dd4 <sqrt@plt+0x133b4>
  414dbc:	lsl	x21, x9, #5
  414dc0:	sub	x22, x8, #0x20
  414dc4:	ldr	x0, [x22, x21]
  414dc8:	bl	401730 <free@plt>
  414dcc:	subs	x21, x21, #0x20
  414dd0:	b.ne	414dc4 <sqrt@plt+0x133a4>  // b.any
  414dd4:	mov	x0, x20
  414dd8:	bl	4018c0 <_ZdaPv@plt>
  414ddc:	mov	x0, x19
  414de0:	ldp	x20, x19, [sp, #32]
  414de4:	ldp	x22, x21, [sp, #16]
  414de8:	ldp	x29, x30, [sp], #48
  414dec:	b	41cb18 <_ZdlPv@@Base>
  414df0:	ldp	d0, d1, [x0, #160]
  414df4:	ret
  414df8:	ldr	d0, [x0, #176]
  414dfc:	ret
  414e00:	ldp	d0, d1, [x0, #160]
  414e04:	ret
  414e08:	mov	w0, #0x4                   	// #4
  414e0c:	ret
  414e10:	stp	x29, x30, [sp, #-48]!
  414e14:	stp	x22, x21, [sp, #16]
  414e18:	stp	x20, x19, [sp, #32]
  414e1c:	ldr	x8, [x0, #32]
  414e20:	adrp	x9, 422000 <_ZdlPvm@@Base+0x54dc>
  414e24:	mov	x19, x0
  414e28:	add	x9, x9, #0x5b0
  414e2c:	mov	x29, sp
  414e30:	str	x9, [x0]
  414e34:	cbz	x8, 414e64 <sqrt@plt+0x13444>
  414e38:	mov	x20, x8
  414e3c:	ldr	x9, [x20, #-8]!
  414e40:	cbz	x9, 414e5c <sqrt@plt+0x1343c>
  414e44:	lsl	x21, x9, #5
  414e48:	sub	x22, x8, #0x20
  414e4c:	ldr	x0, [x22, x21]
  414e50:	bl	401730 <free@plt>
  414e54:	subs	x21, x21, #0x20
  414e58:	b.ne	414e4c <sqrt@plt+0x1342c>  // b.any
  414e5c:	mov	x0, x20
  414e60:	bl	4018c0 <_ZdaPv@plt>
  414e64:	mov	x0, x19
  414e68:	ldp	x20, x19, [sp, #32]
  414e6c:	ldp	x22, x21, [sp, #16]
  414e70:	ldp	x29, x30, [sp], #48
  414e74:	b	41cb18 <_ZdlPv@@Base>
  414e78:	mov	w0, #0x9                   	// #9
  414e7c:	ret
  414e80:	stp	x29, x30, [sp, #-48]!
  414e84:	stp	x22, x21, [sp, #16]
  414e88:	stp	x20, x19, [sp, #32]
  414e8c:	mov	x19, x0
  414e90:	ldr	x0, [x0, #152]
  414e94:	adrp	x8, 422000 <_ZdlPvm@@Base+0x54dc>
  414e98:	add	x8, x8, #0xe20
  414e9c:	mov	x29, sp
  414ea0:	str	x8, [x19]
  414ea4:	cbz	x0, 414eac <sqrt@plt+0x1348c>
  414ea8:	bl	4018c0 <_ZdaPv@plt>
  414eac:	ldr	x8, [x19, #32]
  414eb0:	adrp	x9, 422000 <_ZdlPvm@@Base+0x54dc>
  414eb4:	add	x9, x9, #0x5b0
  414eb8:	str	x9, [x19]
  414ebc:	cbz	x8, 414eec <sqrt@plt+0x134cc>
  414ec0:	mov	x20, x8
  414ec4:	ldr	x9, [x20, #-8]!
  414ec8:	cbz	x9, 414ee4 <sqrt@plt+0x134c4>
  414ecc:	lsl	x21, x9, #5
  414ed0:	sub	x22, x8, #0x20
  414ed4:	ldr	x0, [x22, x21]
  414ed8:	bl	401730 <free@plt>
  414edc:	subs	x21, x21, #0x20
  414ee0:	b.ne	414ed4 <sqrt@plt+0x134b4>  // b.any
  414ee4:	mov	x0, x20
  414ee8:	bl	4018c0 <_ZdaPv@plt>
  414eec:	mov	x0, x19
  414ef0:	ldp	x20, x19, [sp, #32]
  414ef4:	ldp	x22, x21, [sp, #16]
  414ef8:	ldp	x29, x30, [sp], #48
  414efc:	b	41cb18 <_ZdlPv@@Base>
  414f00:	mov	w0, #0x7                   	// #7
  414f04:	ret
  414f08:	sub	sp, sp, #0x80
  414f0c:	stp	d13, d12, [sp, #32]
  414f10:	stp	d11, d10, [sp, #48]
  414f14:	stp	d9, d8, [sp, #64]
  414f18:	stp	x29, x30, [sp, #80]
  414f1c:	stp	x22, x21, [sp, #96]
  414f20:	stp	x20, x19, [sp, #112]
  414f24:	add	x29, sp, #0x20
  414f28:	ldr	w8, [x2]
  414f2c:	mov	x21, x2
  414f30:	mov	v8.16b, v0.16b
  414f34:	mov	x19, x1
  414f38:	cmp	w8, #0x3
  414f3c:	mov	x20, x0
  414f40:	b.eq	414f54 <sqrt@plt+0x13534>  // b.none
  414f44:	adrp	x1, 423000 <_ZdlPvm@@Base+0x64dc>
  414f48:	add	x1, x1, #0x7e8
  414f4c:	mov	w0, #0x1c                  	// #28
  414f50:	bl	41afa0 <sqrt@plt+0x19580>
  414f54:	ldr	q0, [x21]
  414f58:	ldr	x8, [x21, #16]
  414f5c:	mov	w9, #0x1                   	// #1
  414f60:	str	q0, [sp]
  414f64:	str	x8, [sp, #16]
  414f68:	str	w9, [sp]
  414f6c:	ldr	d0, [x21, #8]
  414f70:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  414f74:	ldr	d1, [x8, #1672]
  414f78:	fdiv	d9, d0, d8
  414f7c:	fcmp	d9, d1
  414f80:	b.ge	414fbc <sqrt@plt+0x1359c>  // b.tcont
  414f84:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  414f88:	ldr	d0, [x8, #1680]
  414f8c:	fmov	d1, #4.000000000000000000e+00
  414f90:	fmul	d1, d9, d1
  414f94:	fdiv	d0, d0, d1
  414f98:	fcvtps	w8, d0
  414f9c:	cmp	w8, #0x1
  414fa0:	b.lt	415034 <sqrt@plt+0x13614>  // b.tstop
  414fa4:	adrp	x9, 423000 <_ZdlPvm@@Base+0x64dc>
  414fa8:	ldr	d0, [x9, #1688]
  414fac:	lsl	w22, w8, #2
  414fb0:	scvtf	d1, w22
  414fb4:	fdiv	d0, d0, d1
  414fb8:	b	414fe8 <sqrt@plt+0x135c8>
  414fbc:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  414fc0:	ldr	d0, [x8, #872]
  414fc4:	fcmp	d9, d0
  414fc8:	b.pl	414fd4 <sqrt@plt+0x135b4>  // b.nfrst
  414fcc:	mov	w22, #0x4                   	// #4
  414fd0:	b	414fe8 <sqrt@plt+0x135c8>
  414fd4:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  414fd8:	ldr	d0, [x8, #1680]
  414fdc:	fcmp	d9, d0
  414fe0:	b.pl	415054 <sqrt@plt+0x13634>  // b.nfrst
  414fe4:	mov	w22, #0x2                   	// #2
  414fe8:	fsub	d0, d0, d9
  414fec:	fmov	d1, #5.000000000000000000e-01
  414ff0:	fmov	d10, xzr
  414ff4:	fadd	d11, d9, d0
  414ff8:	fmul	d12, d9, d1
  414ffc:	fmov	d13, #1.000000000000000000e+00
  415000:	ldr	x8, [x20]
  415004:	fmul	d0, d11, d10
  415008:	fsub	d1, d0, d12
  41500c:	fadd	d2, d9, d1
  415010:	ldr	x8, [x8, #176]
  415014:	mov	x0, x20
  415018:	mov	x1, x19
  41501c:	mov	v0.16b, v8.16b
  415020:	mov	x2, x21
  415024:	blr	x8
  415028:	subs	w22, w22, #0x1
  41502c:	fadd	d10, d10, d13
  415030:	b.ne	415000 <sqrt@plt+0x135e0>  // b.any
  415034:	ldp	x20, x19, [sp, #112]
  415038:	ldp	x22, x21, [sp, #96]
  41503c:	ldp	x29, x30, [sp, #80]
  415040:	ldp	d9, d8, [sp, #64]
  415044:	ldp	d11, d10, [sp, #48]
  415048:	ldp	d13, d12, [sp, #32]
  41504c:	add	sp, sp, #0x80
  415050:	ret
  415054:	ldr	x8, [x20]
  415058:	fmov	d1, #-1.000000000000000000e+00
  41505c:	mov	x2, sp
  415060:	mov	x0, x20
  415064:	ldr	x8, [x8, #32]
  415068:	mov	x1, x19
  41506c:	mov	v0.16b, v8.16b
  415070:	blr	x8
  415074:	b	415034 <sqrt@plt+0x13614>
  415078:	sub	sp, sp, #0x80
  41507c:	stp	d11, d10, [sp, #48]
  415080:	stp	d9, d8, [sp, #64]
  415084:	stp	x29, x30, [sp, #80]
  415088:	stp	x22, x21, [sp, #96]
  41508c:	stp	x20, x19, [sp, #112]
  415090:	add	x29, sp, #0x30
  415094:	ldr	w8, [x2]
  415098:	mov	x19, x2
  41509c:	mov	v8.16b, v0.16b
  4150a0:	mov	x20, x1
  4150a4:	cmp	w8, #0x2
  4150a8:	mov	x21, x0
  4150ac:	b.eq	4150c0 <sqrt@plt+0x136a0>  // b.none
  4150b0:	adrp	x1, 423000 <_ZdlPvm@@Base+0x64dc>
  4150b4:	add	x1, x1, #0x7e8
  4150b8:	mov	w0, #0x3f                  	// #63
  4150bc:	bl	41afa0 <sqrt@plt+0x19580>
  4150c0:	ldr	d0, [x19, #8]
  4150c4:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  4150c8:	ldr	d1, [x8, #872]
  4150cc:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  4150d0:	fdiv	d0, d0, d8
  4150d4:	fcmp	d0, d1
  4150d8:	b.ge	41510c <sqrt@plt+0x136ec>  // b.tcont
  4150dc:	ldr	d1, [x8, #1680]
  4150e0:	fadd	d0, d0, d0
  4150e4:	fdiv	d0, d1, d0
  4150e8:	fcvtzs	w8, d0
  4150ec:	cmp	w8, #0x1
  4150f0:	b.lt	415180 <sqrt@plt+0x13760>  // b.tstop
  4150f4:	adrp	x9, 423000 <_ZdlPvm@@Base+0x64dc>
  4150f8:	ldr	d0, [x9, #1688]
  4150fc:	lsl	w22, w8, #2
  415100:	scvtf	d1, w22
  415104:	fdiv	d11, d0, d1
  415108:	b	415114 <sqrt@plt+0x136f4>
  41510c:	ldr	d11, [x8, #1680]
  415110:	mov	w22, #0x2                   	// #2
  415114:	fmov	d9, xzr
  415118:	mov	v0.16b, v9.16b
  41511c:	bl	4016a0 <cos@plt>
  415120:	mov	v10.16b, v0.16b
  415124:	mov	v0.16b, v9.16b
  415128:	bl	4018f0 <sin@plt>
  41512c:	mov	v1.16b, v0.16b
  415130:	mov	x0, sp
  415134:	mov	v0.16b, v10.16b
  415138:	bl	40fbf8 <sqrt@plt+0xe1d8>
  41513c:	mov	x0, sp
  415140:	mov	v0.16b, v8.16b
  415144:	bl	40fcb0 <sqrt@plt+0xe290>
  415148:	add	x1, sp, #0x10
  41514c:	mov	x0, x20
  415150:	stp	d0, d1, [sp, #16]
  415154:	bl	40fc9c <sqrt@plt+0xe27c>
  415158:	stp	d0, d1, [x29, #-16]
  41515c:	ldr	x8, [x21]
  415160:	sub	x1, x29, #0x10
  415164:	mov	x0, x21
  415168:	mov	x2, x19
  41516c:	ldr	x8, [x8, #168]
  415170:	blr	x8
  415174:	subs	w22, w22, #0x1
  415178:	fadd	d9, d11, d9
  41517c:	b.ne	415118 <sqrt@plt+0x136f8>  // b.any
  415180:	ldp	x20, x19, [sp, #112]
  415184:	ldp	x22, x21, [sp, #96]
  415188:	ldp	x29, x30, [sp, #80]
  41518c:	ldp	d9, d8, [sp, #64]
  415190:	ldp	d11, d10, [sp, #48]
  415194:	add	sp, sp, #0x80
  415198:	ret
  41519c:	sub	sp, sp, #0xc0
  4151a0:	str	d12, [sp, #80]
  4151a4:	stp	d11, d10, [sp, #96]
  4151a8:	stp	d9, d8, [sp, #112]
  4151ac:	stp	x29, x30, [sp, #128]
  4151b0:	stp	x24, x23, [sp, #144]
  4151b4:	stp	x22, x21, [sp, #160]
  4151b8:	stp	x20, x19, [sp, #176]
  4151bc:	add	x29, sp, #0x50
  4151c0:	ldr	w8, [x5]
  4151c4:	mov	x19, x5
  4151c8:	mov	x22, x4
  4151cc:	mov	x23, x3
  4151d0:	mov	x24, x2
  4151d4:	mov	x21, x1
  4151d8:	cmp	w8, #0x1
  4151dc:	mov	x20, x0
  4151e0:	b.eq	4151f4 <sqrt@plt+0x137d4>  // b.none
  4151e4:	adrp	x1, 423000 <_ZdlPvm@@Base+0x64dc>
  4151e8:	add	x1, x1, #0x7e8
  4151ec:	mov	w0, #0x56                  	// #86
  4151f0:	bl	41afa0 <sqrt@plt+0x19580>
  4151f4:	ldr	d0, [x22]
  4151f8:	fcmp	d0, #0.0
  4151fc:	b.eq	41520c <sqrt@plt+0x137ec>  // b.none
  415200:	ldr	d0, [x22, #8]
  415204:	fcmp	d0, #0.0
  415208:	b.ne	41521c <sqrt@plt+0x137fc>  // b.any
  41520c:	adrp	x1, 423000 <_ZdlPvm@@Base+0x64dc>
  415210:	add	x1, x1, #0x7e8
  415214:	mov	w0, #0x57                  	// #87
  415218:	bl	41afa0 <sqrt@plt+0x19580>
  41521c:	mov	x0, x24
  415220:	mov	x1, x23
  415224:	bl	40fc9c <sqrt@plt+0xe27c>
  415228:	stp	d0, d1, [x29, #-16]
  41522c:	fmov	d0, #2.000000000000000000e+00
  415230:	sub	x0, x29, #0x10
  415234:	bl	40fb90 <sqrt@plt+0xe170>
  415238:	ldp	d3, d2, [x22]
  41523c:	fdiv	d2, d1, d2
  415240:	fdiv	d1, d0, d3
  415244:	mov	v0.16b, v2.16b
  415248:	bl	401800 <atan2@plt>
  41524c:	ldr	d9, [x22]
  415250:	mov	v8.16b, v0.16b
  415254:	bl	4016a0 <cos@plt>
  415258:	ldr	d10, [x22, #8]
  41525c:	fmul	d9, d9, d0
  415260:	mov	v0.16b, v8.16b
  415264:	bl	4018f0 <sin@plt>
  415268:	fmul	d1, d10, d0
  41526c:	sub	x0, x29, #0x10
  415270:	mov	v0.16b, v9.16b
  415274:	bl	40fbf8 <sqrt@plt+0xe1d8>
  415278:	ldp	d0, d1, [x22]
  41527c:	ldp	d3, d2, [x29, #-16]
  415280:	fmul	d9, d0, d0
  415284:	fmul	d10, d1, d1
  415288:	fmul	d0, d9, d9
  41528c:	fmul	d1, d10, d10
  415290:	fmul	d4, d0, d2
  415294:	fmul	d5, d1, d3
  415298:	fmul	d2, d2, d4
  41529c:	fmul	d3, d3, d5
  4152a0:	fadd	d2, d2, d3
  4152a4:	fdiv	d3, d2, d0
  4152a8:	fdiv	d3, d3, d1
  4152ac:	fmul	d3, d2, d3
  4152b0:	fdiv	d0, d3, d0
  4152b4:	fdiv	d0, d0, d1
  4152b8:	fmul	d0, d2, d0
  4152bc:	fsqrt	d8, d0
  4152c0:	fcmp	d8, d8
  4152c4:	fsub	d11, d9, d10
  4152c8:	b.vs	415464 <sqrt@plt+0x13a44>
  4152cc:	ldp	d0, d1, [x29, #-16]
  4152d0:	fneg	d2, d11
  4152d4:	sub	x0, x29, #0x20
  4152d8:	fmul	d3, d11, d0
  4152dc:	fmul	d2, d1, d2
  4152e0:	fdiv	d3, d3, d9
  4152e4:	fdiv	d2, d2, d10
  4152e8:	fmul	d3, d0, d3
  4152ec:	fmul	d2, d1, d2
  4152f0:	fdiv	d3, d3, d9
  4152f4:	fdiv	d2, d2, d10
  4152f8:	fmul	d0, d0, d3
  4152fc:	fmul	d1, d1, d2
  415300:	bl	40fbf8 <sqrt@plt+0xe1d8>
  415304:	ldp	d1, d0, [x24]
  415308:	ldp	d3, d2, [x29, #-32]
  41530c:	fsub	d0, d0, d2
  415310:	fsub	d1, d1, d3
  415314:	bl	401800 <atan2@plt>
  415318:	mov	v9.16b, v0.16b
  41531c:	ldp	d1, d0, [x23]
  415320:	ldp	d3, d2, [x29, #-32]
  415324:	fsub	d0, d0, d2
  415328:	fsub	d1, d1, d3
  41532c:	bl	401800 <atan2@plt>
  415330:	mov	v10.16b, v0.16b
  415334:	mov	v0.16b, v9.16b
  415338:	bl	4016a0 <cos@plt>
  41533c:	fmul	d11, d8, d0
  415340:	mov	v0.16b, v9.16b
  415344:	bl	4018f0 <sin@plt>
  415348:	fmul	d1, d8, d0
  41534c:	add	x0, sp, #0x10
  415350:	mov	v0.16b, v11.16b
  415354:	bl	40fbf8 <sqrt@plt+0xe1d8>
  415358:	add	x0, sp, #0x10
  41535c:	sub	x1, x29, #0x20
  415360:	bl	40fc9c <sqrt@plt+0xe27c>
  415364:	stp	d0, d1, [sp, #32]
  415368:	mov	v0.16b, v10.16b
  41536c:	bl	4016a0 <cos@plt>
  415370:	fmul	d11, d8, d0
  415374:	mov	v0.16b, v10.16b
  415378:	bl	4018f0 <sin@plt>
  41537c:	fmul	d1, d8, d0
  415380:	mov	x0, sp
  415384:	mov	v0.16b, v11.16b
  415388:	bl	40fbf8 <sqrt@plt+0xe1d8>
  41538c:	mov	x0, sp
  415390:	sub	x1, x29, #0x20
  415394:	bl	40fc9c <sqrt@plt+0xe27c>
  415398:	add	x1, sp, #0x20
  41539c:	mov	x0, x24
  4153a0:	stp	d0, d1, [sp, #16]
  4153a4:	bl	40fb7c <sqrt@plt+0xe15c>
  4153a8:	mov	x0, sp
  4153ac:	stp	d0, d1, [sp]
  4153b0:	bl	40fcd8 <sqrt@plt+0xe2b8>
  4153b4:	mov	x0, x24
  4153b8:	mov	x1, x24
  4153bc:	mov	v11.16b, v0.16b
  4153c0:	bl	40fcc4 <sqrt@plt+0xe2a4>
  4153c4:	mov	v1.16b, v0.16b
  4153c8:	fsqrt	d0, d0
  4153cc:	fcmp	d0, d0
  4153d0:	b.vs	415470 <sqrt@plt+0x13a50>
  4153d4:	add	x1, sp, #0x10
  4153d8:	mov	x0, x23
  4153dc:	fdiv	d12, d11, d0
  4153e0:	bl	40fb7c <sqrt@plt+0xe15c>
  4153e4:	mov	x0, sp
  4153e8:	stp	d0, d1, [sp]
  4153ec:	bl	40fcd8 <sqrt@plt+0xe2b8>
  4153f0:	mov	x0, x23
  4153f4:	mov	x1, x23
  4153f8:	mov	v11.16b, v0.16b
  4153fc:	bl	40fcc4 <sqrt@plt+0xe2a4>
  415400:	mov	v1.16b, v0.16b
  415404:	fsqrt	d0, d0
  415408:	fcmp	d0, d0
  41540c:	b.vs	41547c <sqrt@plt+0x13a5c>
  415410:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  415414:	ldr	d1, [x8, #1696]
  415418:	fcmp	d12, d1
  41541c:	b.pl	415494 <sqrt@plt+0x13a74>  // b.nfrst
  415420:	fdiv	d0, d11, d0
  415424:	fcmp	d0, d1
  415428:	b.pl	415494 <sqrt@plt+0x13a74>  // b.nfrst
  41542c:	sub	x0, x29, #0x20
  415430:	mov	x1, x21
  415434:	bl	40fc9c <sqrt@plt+0xe27c>
  415438:	stp	d0, d1, [sp]
  41543c:	ldr	x8, [x20]
  415440:	mov	x1, sp
  415444:	mov	x0, x20
  415448:	mov	v0.16b, v8.16b
  41544c:	ldr	x8, [x8, #176]
  415450:	mov	v1.16b, v9.16b
  415454:	mov	v2.16b, v10.16b
  415458:	mov	x2, x19
  41545c:	blr	x8
  415460:	b	4154cc <sqrt@plt+0x13aac>
  415464:	bl	401a20 <sqrt@plt>
  415468:	mov	v8.16b, v0.16b
  41546c:	b	4152cc <sqrt@plt+0x138ac>
  415470:	mov	v0.16b, v1.16b
  415474:	bl	401a20 <sqrt@plt>
  415478:	b	4153d4 <sqrt@plt+0x139b4>
  41547c:	mov	v0.16b, v1.16b
  415480:	bl	401a20 <sqrt@plt>
  415484:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  415488:	ldr	d1, [x8, #1696]
  41548c:	fcmp	d12, d1
  415490:	b.mi	415420 <sqrt@plt+0x13a00>  // b.first
  415494:	sub	x3, x29, #0x10
  415498:	mov	x0, x20
  41549c:	mov	x1, x21
  4154a0:	mov	x2, x24
  4154a4:	mov	x4, x22
  4154a8:	mov	x5, x19
  4154ac:	bl	41519c <sqrt@plt+0x1377c>
  4154b0:	sub	x2, x29, #0x10
  4154b4:	mov	x0, x20
  4154b8:	mov	x1, x21
  4154bc:	mov	x3, x23
  4154c0:	mov	x4, x22
  4154c4:	mov	x5, x19
  4154c8:	bl	41519c <sqrt@plt+0x1377c>
  4154cc:	ldp	x20, x19, [sp, #176]
  4154d0:	ldp	x22, x21, [sp, #160]
  4154d4:	ldp	x24, x23, [sp, #144]
  4154d8:	ldp	x29, x30, [sp, #128]
  4154dc:	ldp	d9, d8, [sp, #112]
  4154e0:	ldp	d11, d10, [sp, #96]
  4154e4:	ldr	d12, [sp, #80]
  4154e8:	add	sp, sp, #0xc0
  4154ec:	ret
  4154f0:	sub	sp, sp, #0x130
  4154f4:	stp	d15, d14, [sp, #144]
  4154f8:	stp	d13, d12, [sp, #160]
  4154fc:	stp	d11, d10, [sp, #176]
  415500:	stp	d9, d8, [sp, #192]
  415504:	stp	x29, x30, [sp, #208]
  415508:	str	x28, [sp, #224]
  41550c:	stp	x26, x25, [sp, #240]
  415510:	stp	x24, x23, [sp, #256]
  415514:	stp	x22, x21, [sp, #272]
  415518:	stp	x20, x19, [sp, #288]
  41551c:	add	x29, sp, #0x90
  415520:	ldr	w8, [x3]
  415524:	mov	x22, x3
  415528:	mov	x19, x2
  41552c:	mov	x20, x1
  415530:	cmp	w8, #0x3
  415534:	mov	x21, x0
  415538:	b.eq	41554c <sqrt@plt+0x13b2c>  // b.none
  41553c:	adrp	x1, 423000 <_ZdlPvm@@Base+0x64dc>
  415540:	add	x1, x1, #0x7e8
  415544:	mov	w0, #0x7e                  	// #126
  415548:	bl	41afa0 <sqrt@plt+0x19580>
  41554c:	ldp	d0, d9, [x19]
  415550:	ldr	q1, [x22]
  415554:	ldr	x8, [x22, #16]
  415558:	adrp	x10, 423000 <_ZdlPvm@@Base+0x64dc>
  41555c:	fadd	d6, d0, d9
  415560:	stur	q1, [x29, #-32]
  415564:	fsub	d1, d0, d9
  415568:	fmov	d7, #5.000000000000000000e-01
  41556c:	fmov	d2, #-3.000000000000000000e+00
  415570:	ldr	d3, [x10, #872]
  415574:	fdiv	d1, d1, d6
  415578:	fmul	d8, d0, d7
  41557c:	fmul	d0, d1, d2
  415580:	mov	w9, #0x1                   	// #1
  415584:	fmov	d4, #-1.600000000000000000e+01
  415588:	fmul	d0, d1, d0
  41558c:	mov	x10, #0x4050000000000000    	// #4634204016564240384
  415590:	stur	x8, [x29, #-16]
  415594:	stur	w9, [x29, #-32]
  415598:	fmul	d2, d1, d4
  41559c:	fmul	d0, d1, d0
  4155a0:	fmul	d3, d6, d3
  4155a4:	fmov	d6, x10
  4155a8:	fmul	d2, d1, d2
  4155ac:	fmul	d0, d1, d0
  4155b0:	ldr	d1, [x22, #8]
  4155b4:	fadd	d2, d2, d6
  4155b8:	fadd	d0, d0, d6
  4155bc:	fdiv	d0, d0, d2
  4155c0:	fmul	d10, d3, d0
  4155c4:	fmov	d5, #1.250000000000000000e-01
  4155c8:	fdiv	d0, d10, d1
  4155cc:	fmul	d0, d0, d5
  4155d0:	fadd	d0, d0, d7
  4155d4:	fcvtzs	w8, d0
  4155d8:	mov	w10, #0x8                   	// #8
  4155dc:	fmul	d2, d10, d5
  4155e0:	lsl	w9, w8, #3
  4155e4:	cmp	w8, #0x1
  4155e8:	csel	w24, w10, w9, lt  // lt = tstop
  4155ec:	fcsel	d0, d2, d1, lt  // lt = tstop
  4155f0:	str	d0, [x29, #88]
  4155f4:	orr	w23, w24, #0x1
  4155f8:	cmp	w24, #0x0
  4155fc:	sub	x0, x29, #0x30
  415600:	fmov	d1, xzr
  415604:	mov	v0.16b, v8.16b
  415608:	csel	w26, w23, w24, lt  // lt = tstop
  41560c:	fmov	d11, xzr
  415610:	bl	40fbf8 <sqrt@plt+0xe1d8>
  415614:	ldur	q0, [x29, #-48]
  415618:	stur	q0, [x29, #-64]
  41561c:	tbnz	w24, #31, 4157ec <sqrt@plt+0x13dcc>
  415620:	ldr	d0, [x22, #8]
  415624:	asr	w8, w26, #1
  415628:	fmov	d1, #1.000000000000000000e+01
  41562c:	scvtf	d2, w8
  415630:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  415634:	fdiv	d0, d1, d0
  415638:	ldr	d14, [x8, #1680]
  41563c:	fcvtzs	w8, d0
  415640:	fmov	d0, #5.000000000000000000e-01
  415644:	fmul	d9, d9, d0
  415648:	ldr	d0, [x29, #88]
  41564c:	mov	w24, wzr
  415650:	mov	w25, wzr
  415654:	scvtf	d15, w8
  415658:	fmul	d0, d0, d2
  41565c:	fsub	d0, d10, d0
  415660:	fdiv	d0, d0, d2
  415664:	str	d0, [sp, #8]
  415668:	b	415678 <sqrt@plt+0x13c58>
  41566c:	cmp	w22, w23
  415670:	mov	w25, w22
  415674:	b.eq	4157ec <sqrt@plt+0x13dcc>  // b.none
  415678:	ldr	d4, [x29, #88]
  41567c:	lsr	w8, w25, #1
  415680:	scvtf	d2, w8
  415684:	fmov	d3, #5.000000000000000000e-01
  415688:	fadd	d2, d2, d3
  41568c:	fmul	d2, d4, d2
  415690:	ldr	d4, [sp, #8]
  415694:	add	w22, w25, #0x1
  415698:	lsr	w8, w22, #1
  41569c:	ldp	q1, q0, [x29, #-64]
  4156a0:	scvtf	d3, w8
  4156a4:	fmul	d3, d4, d3
  4156a8:	fadd	d12, d2, d3
  4156ac:	fcmp	d11, d12
  4156b0:	fmov	d13, xzr
  4156b4:	stp	q1, q0, [sp, #48]
  4156b8:	b.pl	415738 <sqrt@plt+0x13d18>  // b.nfrst
  4156bc:	lsl	w8, w24, #1
  4156c0:	add	w26, w8, #0x2
  4156c4:	ldur	q0, [x29, #-48]
  4156c8:	scvtf	d1, w26
  4156cc:	fmul	d1, d1, d14
  4156d0:	fdiv	d10, d1, d15
  4156d4:	str	q0, [sp, #64]
  4156d8:	mov	v0.16b, v10.16b
  4156dc:	mov	v13.16b, v11.16b
  4156e0:	add	w24, w24, #0x1
  4156e4:	bl	4016a0 <cos@plt>
  4156e8:	fmul	d11, d8, d0
  4156ec:	mov	v0.16b, v10.16b
  4156f0:	bl	4018f0 <sin@plt>
  4156f4:	fmul	d1, d9, d0
  4156f8:	add	x0, sp, #0x20
  4156fc:	mov	v0.16b, v11.16b
  415700:	bl	40fbf8 <sqrt@plt+0xe1d8>
  415704:	ldr	q0, [sp, #32]
  415708:	sub	x0, x29, #0x30
  41570c:	add	x1, sp, #0x40
  415710:	stur	q0, [x29, #-48]
  415714:	bl	40fb7c <sqrt@plt+0xe15c>
  415718:	add	x0, sp, #0x20
  41571c:	stp	d0, d1, [sp, #32]
  415720:	bl	40fcd8 <sqrt@plt+0xe2b8>
  415724:	fadd	d11, d13, d0
  415728:	fcmp	d11, d12
  41572c:	add	w26, w26, #0x2
  415730:	b.mi	4156c4 <sqrt@plt+0x13ca4>  // b.first
  415734:	b	41573c <sqrt@plt+0x13d1c>
  415738:	fmov	d0, #1.000000000000000000e+00
  41573c:	fsub	d1, d12, d13
  415740:	sub	x0, x29, #0x30
  415744:	add	x1, sp, #0x40
  415748:	fdiv	d10, d1, d0
  41574c:	bl	40fb7c <sqrt@plt+0xe15c>
  415750:	stp	d0, d1, [sp, #16]
  415754:	add	x0, sp, #0x10
  415758:	mov	v0.16b, v10.16b
  41575c:	bl	40fcb0 <sqrt@plt+0xe290>
  415760:	add	x0, sp, #0x40
  415764:	add	x1, sp, #0x20
  415768:	stp	d0, d1, [sp, #32]
  41576c:	bl	40fc9c <sqrt@plt+0xe27c>
  415770:	fdiv	d2, d1, d9
  415774:	stp	d0, d1, [x29, #-64]
  415778:	fdiv	d1, d0, d8
  41577c:	mov	v0.16b, v2.16b
  415780:	bl	401800 <atan2@plt>
  415784:	mov	v10.16b, v0.16b
  415788:	bl	4016a0 <cos@plt>
  41578c:	fmul	d12, d8, d0
  415790:	mov	v0.16b, v10.16b
  415794:	bl	4018f0 <sin@plt>
  415798:	fmul	d1, d9, d0
  41579c:	add	x0, sp, #0x20
  4157a0:	mov	v0.16b, v12.16b
  4157a4:	bl	40fbf8 <sqrt@plt+0xe1d8>
  4157a8:	ldr	q0, [sp, #32]
  4157ac:	cmp	w25, #0x2
  4157b0:	stur	q0, [x29, #-64]
  4157b4:	b.cc	41566c <sqrt@plt+0x13c4c>  // b.lo, b.ul, b.last
  4157b8:	tbnz	w25, #0, 41566c <sqrt@plt+0x13c4c>
  4157bc:	mov	x0, x19
  4157c0:	fmov	d0, #2.000000000000000000e+00
  4157c4:	bl	40fb90 <sqrt@plt+0xe170>
  4157c8:	add	x2, sp, #0x30
  4157cc:	sub	x3, x29, #0x40
  4157d0:	add	x4, sp, #0x20
  4157d4:	sub	x5, x29, #0x20
  4157d8:	mov	x0, x21
  4157dc:	mov	x1, x20
  4157e0:	stp	d0, d1, [sp, #32]
  4157e4:	bl	41519c <sqrt@plt+0x1377c>
  4157e8:	b	41566c <sqrt@plt+0x13c4c>
  4157ec:	ldp	x20, x19, [sp, #288]
  4157f0:	ldp	x22, x21, [sp, #272]
  4157f4:	ldp	x24, x23, [sp, #256]
  4157f8:	ldp	x26, x25, [sp, #240]
  4157fc:	ldr	x28, [sp, #224]
  415800:	ldp	x29, x30, [sp, #208]
  415804:	ldp	d9, d8, [sp, #192]
  415808:	ldp	d11, d10, [sp, #176]
  41580c:	ldp	d13, d12, [sp, #160]
  415810:	ldp	d15, d14, [sp, #144]
  415814:	add	sp, sp, #0x130
  415818:	ret
  41581c:	sub	sp, sp, #0x110
  415820:	stp	d15, d14, [sp, #128]
  415824:	stp	d13, d12, [sp, #144]
  415828:	stp	d11, d10, [sp, #160]
  41582c:	stp	d9, d8, [sp, #176]
  415830:	stp	x29, x30, [sp, #192]
  415834:	str	x28, [sp, #208]
  415838:	stp	x24, x23, [sp, #224]
  41583c:	stp	x22, x21, [sp, #240]
  415840:	stp	x20, x19, [sp, #256]
  415844:	add	x29, sp, #0x80
  415848:	ldr	w8, [x3]
  41584c:	mov	x21, x3
  415850:	mov	x22, x2
  415854:	mov	x19, x1
  415858:	cmp	w8, #0x2
  41585c:	mov	x20, x0
  415860:	b.eq	415874 <sqrt@plt+0x13e54>  // b.none
  415864:	adrp	x1, 423000 <_ZdlPvm@@Base+0x64dc>
  415868:	add	x1, x1, #0x7e8
  41586c:	mov	w0, #0xb9                  	// #185
  415870:	bl	41afa0 <sqrt@plt+0x19580>
  415874:	ldp	d1, d2, [x22]
  415878:	ldr	q3, [x21]
  41587c:	ldr	x8, [x21, #16]
  415880:	fmov	d4, #-3.000000000000000000e+00
  415884:	fadd	d7, d1, d2
  415888:	stur	q3, [x29, #-32]
  41588c:	fsub	d3, d1, d2
  415890:	fdiv	d3, d3, d7
  415894:	fmul	d4, d3, d4
  415898:	adrp	x9, 423000 <_ZdlPvm@@Base+0x64dc>
  41589c:	fmov	d6, #-1.600000000000000000e+01
  4158a0:	fmul	d4, d3, d4
  4158a4:	mov	w22, #0x1                   	// #1
  4158a8:	ldr	d5, [x9, #872]
  4158ac:	mov	x9, #0x4050000000000000    	// #4634204016564240384
  4158b0:	fmul	d6, d3, d6
  4158b4:	fmul	d4, d3, d4
  4158b8:	fmov	d0, #5.000000000000000000e-01
  4158bc:	fmul	d6, d3, d6
  4158c0:	fmul	d3, d3, d4
  4158c4:	fmov	d4, x9
  4158c8:	stur	x8, [x29, #-16]
  4158cc:	stur	w22, [x29, #-32]
  4158d0:	fmul	d8, d1, d0
  4158d4:	fadd	d1, d6, d4
  4158d8:	fadd	d3, d3, d4
  4158dc:	ldr	d4, [x21, #8]
  4158e0:	fmul	d5, d7, d5
  4158e4:	fdiv	d1, d3, d1
  4158e8:	fmul	d1, d5, d1
  4158ec:	fmov	d7, #2.500000000000000000e-01
  4158f0:	str	d1, [sp, #8]
  4158f4:	fdiv	d1, d1, d4
  4158f8:	fmul	d1, d1, d7
  4158fc:	fmul	d11, d2, d0
  415900:	fadd	d0, d1, d0
  415904:	fcvtzs	w8, d0
  415908:	lsl	w8, w8, #2
  41590c:	cmp	w8, #0x4
  415910:	mov	w9, #0x4                   	// #4
  415914:	sub	x0, x29, #0x30
  415918:	fmov	d1, xzr
  41591c:	mov	v0.16b, v8.16b
  415920:	csel	w23, w8, w9, gt
  415924:	fmov	d10, xzr
  415928:	bl	40fbf8 <sqrt@plt+0xe1d8>
  41592c:	ldr	d0, [x21, #8]
  415930:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  415934:	fmov	d1, #1.000000000000000000e+01
  415938:	ldr	d14, [x8, #1680]
  41593c:	fdiv	d0, d1, d0
  415940:	fcvtzs	w8, d0
  415944:	fmov	d3, #1.000000000000000000e+00
  415948:	mov	w24, wzr
  41594c:	scvtf	d2, w23
  415950:	scvtf	d15, w8
  415954:	mov	v4.16b, v3.16b
  415958:	str	d2, [sp]
  41595c:	b	415a1c <sqrt@plt+0x13ffc>
  415960:	mov	v13.16b, v10.16b
  415964:	mov	v0.16b, v3.16b
  415968:	fsub	d1, d12, d13
  41596c:	sub	x0, x29, #0x30
  415970:	add	x1, sp, #0x40
  415974:	fdiv	d9, d1, d0
  415978:	bl	40fb7c <sqrt@plt+0xe15c>
  41597c:	stp	d0, d1, [sp, #16]
  415980:	add	x0, sp, #0x10
  415984:	mov	v0.16b, v9.16b
  415988:	bl	40fcb0 <sqrt@plt+0xe290>
  41598c:	add	x0, sp, #0x40
  415990:	add	x1, sp, #0x20
  415994:	stp	d0, d1, [sp, #32]
  415998:	bl	40fc9c <sqrt@plt+0xe27c>
  41599c:	fdiv	d2, d1, d11
  4159a0:	stp	d0, d1, [sp, #48]
  4159a4:	fdiv	d1, d0, d8
  4159a8:	mov	v0.16b, v2.16b
  4159ac:	bl	401800 <atan2@plt>
  4159b0:	mov	v9.16b, v0.16b
  4159b4:	bl	4016a0 <cos@plt>
  4159b8:	fmul	d12, d8, d0
  4159bc:	mov	v0.16b, v9.16b
  4159c0:	bl	4018f0 <sin@plt>
  4159c4:	fmul	d1, d11, d0
  4159c8:	add	x0, sp, #0x20
  4159cc:	mov	v0.16b, v12.16b
  4159d0:	bl	40fbf8 <sqrt@plt+0xe1d8>
  4159d4:	ldr	q0, [sp, #32]
  4159d8:	add	x1, sp, #0x30
  4159dc:	mov	x0, x19
  4159e0:	str	q0, [sp, #48]
  4159e4:	bl	40fc9c <sqrt@plt+0xe27c>
  4159e8:	stp	d0, d1, [sp, #32]
  4159ec:	ldr	x8, [x20]
  4159f0:	add	x1, sp, #0x20
  4159f4:	sub	x2, x29, #0x20
  4159f8:	mov	x0, x20
  4159fc:	ldr	x8, [x8, #168]
  415a00:	blr	x8
  415a04:	ldr	d4, [x29, #88]
  415a08:	fmov	d3, #1.000000000000000000e+00
  415a0c:	cmp	w22, w23
  415a10:	add	w22, w22, #0x1
  415a14:	fadd	d4, d4, d3
  415a18:	b.cs	415ab8 <sqrt@plt+0x14098>  // b.hs, b.nlast
  415a1c:	ldp	d2, d1, [sp]
  415a20:	ldur	q0, [x29, #-48]
  415a24:	str	d4, [x29, #88]
  415a28:	fmul	d1, d1, d4
  415a2c:	fdiv	d12, d1, d2
  415a30:	fcmp	d10, d12
  415a34:	str	q0, [sp, #64]
  415a38:	b.pl	415960 <sqrt@plt+0x13f40>  // b.nfrst
  415a3c:	lsl	w8, w24, #1
  415a40:	add	w21, w8, #0x2
  415a44:	ldur	q0, [x29, #-48]
  415a48:	scvtf	d1, w21
  415a4c:	fmul	d1, d1, d14
  415a50:	fdiv	d9, d1, d15
  415a54:	str	q0, [sp, #64]
  415a58:	mov	v0.16b, v9.16b
  415a5c:	mov	v13.16b, v10.16b
  415a60:	add	w24, w24, #0x1
  415a64:	bl	4016a0 <cos@plt>
  415a68:	fmul	d10, d8, d0
  415a6c:	mov	v0.16b, v9.16b
  415a70:	bl	4018f0 <sin@plt>
  415a74:	fmul	d1, d11, d0
  415a78:	add	x0, sp, #0x30
  415a7c:	mov	v0.16b, v10.16b
  415a80:	bl	40fbf8 <sqrt@plt+0xe1d8>
  415a84:	ldr	q0, [sp, #48]
  415a88:	sub	x0, x29, #0x30
  415a8c:	add	x1, sp, #0x40
  415a90:	stur	q0, [x29, #-48]
  415a94:	bl	40fb7c <sqrt@plt+0xe15c>
  415a98:	add	x0, sp, #0x30
  415a9c:	stp	d0, d1, [sp, #48]
  415aa0:	bl	40fcd8 <sqrt@plt+0xe2b8>
  415aa4:	fadd	d10, d13, d0
  415aa8:	fcmp	d10, d12
  415aac:	add	w21, w21, #0x2
  415ab0:	b.mi	415a44 <sqrt@plt+0x14024>  // b.first
  415ab4:	b	415968 <sqrt@plt+0x13f48>
  415ab8:	ldp	x20, x19, [sp, #256]
  415abc:	ldp	x22, x21, [sp, #240]
  415ac0:	ldp	x24, x23, [sp, #224]
  415ac4:	ldr	x28, [sp, #208]
  415ac8:	ldp	x29, x30, [sp, #192]
  415acc:	ldp	d9, d8, [sp, #176]
  415ad0:	ldp	d11, d10, [sp, #160]
  415ad4:	ldp	d13, d12, [sp, #144]
  415ad8:	ldp	d15, d14, [sp, #128]
  415adc:	add	sp, sp, #0x110
  415ae0:	ret
  415ae4:	sub	sp, sp, #0x60
  415ae8:	str	d8, [sp, #48]
  415aec:	stp	x29, x30, [sp, #56]
  415af0:	str	x21, [sp, #72]
  415af4:	stp	x20, x19, [sp, #80]
  415af8:	add	x29, sp, #0x30
  415afc:	mov	x20, x0
  415b00:	mov	x0, x1
  415b04:	mov	x1, x20
  415b08:	mov	x19, x3
  415b0c:	mov	x21, x2
  415b10:	bl	40fb7c <sqrt@plt+0xe15c>
  415b14:	mov	x0, x21
  415b18:	mov	x1, x20
  415b1c:	stp	d0, d1, [x29, #-16]
  415b20:	bl	40fb7c <sqrt@plt+0xe15c>
  415b24:	sub	x0, x29, #0x10
  415b28:	add	x1, sp, #0x10
  415b2c:	stp	d0, d1, [sp, #16]
  415b30:	bl	40fcc4 <sqrt@plt+0xe2a4>
  415b34:	fcmp	d0, #0.0
  415b38:	b.ne	415b44 <sqrt@plt+0x14124>  // b.any
  415b3c:	mov	w0, wzr
  415b40:	b	415b7c <sqrt@plt+0x1415c>
  415b44:	add	x0, sp, #0x10
  415b48:	add	x1, sp, #0x10
  415b4c:	mov	v8.16b, v0.16b
  415b50:	bl	40fcc4 <sqrt@plt+0xe2a4>
  415b54:	fadd	d1, d8, d8
  415b58:	fdiv	d0, d0, d1
  415b5c:	sub	x0, x29, #0x10
  415b60:	bl	40fcb0 <sqrt@plt+0xe290>
  415b64:	mov	x1, sp
  415b68:	mov	x0, x20
  415b6c:	stp	d0, d1, [sp]
  415b70:	bl	40fc9c <sqrt@plt+0xe27c>
  415b74:	mov	w0, #0x1                   	// #1
  415b78:	stp	d0, d1, [x19]
  415b7c:	ldp	x20, x19, [sp, #80]
  415b80:	ldr	x21, [sp, #72]
  415b84:	ldp	x29, x30, [sp, #56]
  415b88:	ldr	d8, [sp, #48]
  415b8c:	add	sp, sp, #0x60
  415b90:	ret
  415b94:	sub	sp, sp, #0x80
  415b98:	stp	d11, d10, [sp, #32]
  415b9c:	stp	d9, d8, [sp, #48]
  415ba0:	stp	x29, x30, [sp, #64]
  415ba4:	str	x23, [sp, #80]
  415ba8:	stp	x22, x21, [sp, #96]
  415bac:	stp	x20, x19, [sp, #112]
  415bb0:	add	x29, sp, #0x20
  415bb4:	ldr	w8, [x4]
  415bb8:	mov	x19, x4
  415bbc:	mov	x23, x3
  415bc0:	mov	x21, x2
  415bc4:	mov	x22, x1
  415bc8:	cmp	w8, #0x3
  415bcc:	mov	x20, x0
  415bd0:	b.eq	415be4 <sqrt@plt+0x141c4>  // b.none
  415bd4:	adrp	x1, 423000 <_ZdlPvm@@Base+0x64dc>
  415bd8:	add	x1, x1, #0x7e8
  415bdc:	mov	w0, #0xfc                  	// #252
  415be0:	bl	41afa0 <sqrt@plt+0x19580>
  415be4:	add	x0, sp, #0x10
  415be8:	bl	40fbf0 <sqrt@plt+0xe1d0>
  415bec:	add	x3, sp, #0x10
  415bf0:	mov	x0, x22
  415bf4:	mov	x1, x21
  415bf8:	mov	x2, x23
  415bfc:	bl	415ae4 <sqrt@plt+0x140c4>
  415c00:	cbz	w0, 415d00 <sqrt@plt+0x142e0>
  415c04:	add	x1, sp, #0x10
  415c08:	mov	x0, x22
  415c0c:	bl	40fb7c <sqrt@plt+0xe15c>
  415c10:	add	x1, sp, #0x10
  415c14:	mov	x0, x23
  415c18:	mov	v8.16b, v0.16b
  415c1c:	mov	v9.16b, v1.16b
  415c20:	bl	40fb7c <sqrt@plt+0xe15c>
  415c24:	mov	v10.16b, v0.16b
  415c28:	mov	v11.16b, v1.16b
  415c2c:	mov	v0.16b, v9.16b
  415c30:	mov	v1.16b, v8.16b
  415c34:	bl	401800 <atan2@plt>
  415c38:	mov	v8.16b, v0.16b
  415c3c:	mov	v0.16b, v11.16b
  415c40:	mov	v1.16b, v10.16b
  415c44:	bl	401800 <atan2@plt>
  415c48:	add	x0, sp, #0x10
  415c4c:	mov	x1, x22
  415c50:	mov	v10.16b, v0.16b
  415c54:	bl	40fb7c <sqrt@plt+0xe15c>
  415c58:	mov	x0, sp
  415c5c:	stp	d0, d1, [sp]
  415c60:	bl	40fcd8 <sqrt@plt+0xe2b8>
  415c64:	ldr	d1, [x19, #8]
  415c68:	mov	v9.16b, v0.16b
  415c6c:	fsub	d0, d10, d8
  415c70:	fcmp	d0, #0.0
  415c74:	fdiv	d11, d1, d9
  415c78:	b.pl	415c90 <sqrt@plt+0x14270>  // b.nfrst
  415c7c:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  415c80:	ldr	d1, [x8, #1688]
  415c84:	fadd	d0, d0, d1
  415c88:	fcmp	d0, #0.0
  415c8c:	b.mi	415c84 <sqrt@plt+0x14264>  // b.first
  415c90:	fadd	d1, d11, d11
  415c94:	fcmp	d0, d1
  415c98:	b.ls	415d24 <sqrt@plt+0x14304>  // b.plast
  415c9c:	fsub	d0, d0, d11
  415ca0:	fdiv	d1, d0, d1
  415ca4:	fmov	d2, #5.000000000000000000e-01
  415ca8:	fadd	d1, d1, d2
  415cac:	fcvtzs	w8, d1
  415cb0:	tbnz	w8, #31, 415d48 <sqrt@plt+0x14328>
  415cb4:	scvtf	d1, w8
  415cb8:	mov	w22, wzr
  415cbc:	fdiv	d10, d0, d1
  415cc0:	add	w23, w8, #0x1
  415cc4:	ldr	x8, [x20]
  415cc8:	scvtf	d0, w22
  415ccc:	fmul	d0, d10, d0
  415cd0:	fadd	d1, d8, d0
  415cd4:	ldr	x8, [x8, #176]
  415cd8:	fadd	d2, d11, d1
  415cdc:	mov	x0, x20
  415ce0:	mov	x1, x21
  415ce4:	mov	v0.16b, v9.16b
  415ce8:	mov	x2, x19
  415cec:	blr	x8
  415cf0:	add	w22, w22, #0x1
  415cf4:	cmp	w23, w22
  415cf8:	b.ne	415cc4 <sqrt@plt+0x142a4>  // b.any
  415cfc:	b	415d48 <sqrt@plt+0x14328>
  415d00:	ldr	x8, [x20]
  415d04:	mov	w3, #0x1                   	// #1
  415d08:	mov	x0, x20
  415d0c:	mov	x1, x22
  415d10:	ldr	x8, [x8, #48]
  415d14:	mov	x2, x23
  415d18:	mov	x4, x19
  415d1c:	blr	x8
  415d20:	b	415d48 <sqrt@plt+0x14328>
  415d24:	ldr	x8, [x20]
  415d28:	mov	x0, x20
  415d2c:	mov	x1, x21
  415d30:	mov	v0.16b, v9.16b
  415d34:	ldr	x8, [x8, #176]
  415d38:	mov	v1.16b, v8.16b
  415d3c:	mov	v2.16b, v10.16b
  415d40:	mov	x2, x19
  415d44:	blr	x8
  415d48:	ldp	x20, x19, [sp, #112]
  415d4c:	ldp	x22, x21, [sp, #96]
  415d50:	ldr	x23, [sp, #80]
  415d54:	ldp	x29, x30, [sp, #64]
  415d58:	ldp	d9, d8, [sp, #48]
  415d5c:	ldp	d11, d10, [sp, #32]
  415d60:	add	sp, sp, #0x80
  415d64:	ret
  415d68:	sub	sp, sp, #0xb0
  415d6c:	stp	d13, d12, [sp, #64]
  415d70:	stp	d11, d10, [sp, #80]
  415d74:	stp	d9, d8, [sp, #96]
  415d78:	stp	x29, x30, [sp, #112]
  415d7c:	str	x23, [sp, #128]
  415d80:	stp	x22, x21, [sp, #144]
  415d84:	stp	x20, x19, [sp, #160]
  415d88:	add	x29, sp, #0x40
  415d8c:	ldr	w8, [x4]
  415d90:	mov	x19, x4
  415d94:	mov	x23, x3
  415d98:	mov	x21, x2
  415d9c:	mov	x22, x1
  415da0:	cmp	w8, #0x2
  415da4:	mov	x20, x0
  415da8:	b.eq	415dbc <sqrt@plt+0x1439c>  // b.none
  415dac:	adrp	x1, 423000 <_ZdlPvm@@Base+0x64dc>
  415db0:	add	x1, x1, #0x7e8
  415db4:	mov	w0, #0x11b                 	// #283
  415db8:	bl	41afa0 <sqrt@plt+0x19580>
  415dbc:	sub	x0, x29, #0x10
  415dc0:	bl	40fbf0 <sqrt@plt+0xe1d0>
  415dc4:	sub	x3, x29, #0x10
  415dc8:	mov	x0, x22
  415dcc:	mov	x1, x21
  415dd0:	mov	x2, x23
  415dd4:	bl	415ae4 <sqrt@plt+0x140c4>
  415dd8:	cbz	w0, 415f04 <sqrt@plt+0x144e4>
  415ddc:	sub	x1, x29, #0x10
  415de0:	mov	x0, x22
  415de4:	bl	40fb7c <sqrt@plt+0xe15c>
  415de8:	sub	x1, x29, #0x10
  415dec:	mov	x0, x23
  415df0:	mov	v8.16b, v0.16b
  415df4:	mov	v9.16b, v1.16b
  415df8:	bl	40fb7c <sqrt@plt+0xe15c>
  415dfc:	mov	v10.16b, v0.16b
  415e00:	mov	v11.16b, v1.16b
  415e04:	mov	v0.16b, v9.16b
  415e08:	mov	v1.16b, v8.16b
  415e0c:	bl	401800 <atan2@plt>
  415e10:	mov	v8.16b, v0.16b
  415e14:	mov	v0.16b, v11.16b
  415e18:	mov	v1.16b, v10.16b
  415e1c:	bl	401800 <atan2@plt>
  415e20:	fsub	d12, d0, d8
  415e24:	fcmp	d12, #0.0
  415e28:	b.pl	415e40 <sqrt@plt+0x14420>  // b.nfrst
  415e2c:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  415e30:	ldr	d0, [x8, #1688]
  415e34:	fadd	d12, d12, d0
  415e38:	fcmp	d12, #0.0
  415e3c:	b.mi	415e34 <sqrt@plt+0x14414>  // b.first
  415e40:	sub	x0, x29, #0x10
  415e44:	mov	x1, x22
  415e48:	bl	40fb7c <sqrt@plt+0xe15c>
  415e4c:	add	x0, sp, #0x20
  415e50:	stp	d0, d1, [sp, #32]
  415e54:	bl	40fcd8 <sqrt@plt+0xe2b8>
  415e58:	mov	v9.16b, v0.16b
  415e5c:	ldr	d0, [x19, #8]
  415e60:	fmov	d1, #5.000000000000000000e-01
  415e64:	fdiv	d0, d0, d9
  415e68:	fdiv	d0, d12, d0
  415e6c:	fadd	d0, d0, d1
  415e70:	fcvtzs	w8, d0
  415e74:	cbz	w8, 415f28 <sqrt@plt+0x14508>
  415e78:	tbnz	w8, #31, 415f40 <sqrt@plt+0x14520>
  415e7c:	mov	w22, wzr
  415e80:	scvtf	d13, w8
  415e84:	add	w23, w8, #0x1
  415e88:	scvtf	d0, w22
  415e8c:	fmul	d0, d12, d0
  415e90:	fdiv	d0, d0, d13
  415e94:	fadd	d10, d8, d0
  415e98:	mov	v0.16b, v10.16b
  415e9c:	bl	4016a0 <cos@plt>
  415ea0:	mov	v11.16b, v0.16b
  415ea4:	mov	v0.16b, v10.16b
  415ea8:	bl	4018f0 <sin@plt>
  415eac:	mov	v1.16b, v0.16b
  415eb0:	mov	x0, sp
  415eb4:	mov	v0.16b, v11.16b
  415eb8:	bl	40fbf8 <sqrt@plt+0xe1d8>
  415ebc:	mov	x0, sp
  415ec0:	mov	v0.16b, v9.16b
  415ec4:	bl	40fcb0 <sqrt@plt+0xe290>
  415ec8:	add	x1, sp, #0x10
  415ecc:	mov	x0, x21
  415ed0:	stp	d0, d1, [sp, #16]
  415ed4:	bl	40fc9c <sqrt@plt+0xe27c>
  415ed8:	stp	d0, d1, [sp, #32]
  415edc:	ldr	x8, [x20]
  415ee0:	add	x1, sp, #0x20
  415ee4:	mov	x0, x20
  415ee8:	mov	x2, x19
  415eec:	ldr	x8, [x8, #168]
  415ef0:	blr	x8
  415ef4:	add	w22, w22, #0x1
  415ef8:	cmp	w23, w22
  415efc:	b.ne	415e88 <sqrt@plt+0x14468>  // b.any
  415f00:	b	415f40 <sqrt@plt+0x14520>
  415f04:	ldr	x8, [x20]
  415f08:	mov	w3, #0x1                   	// #1
  415f0c:	mov	x0, x20
  415f10:	mov	x1, x22
  415f14:	ldr	x8, [x8, #48]
  415f18:	mov	x2, x23
  415f1c:	mov	x4, x19
  415f20:	blr	x8
  415f24:	b	415f40 <sqrt@plt+0x14520>
  415f28:	ldr	x8, [x20]
  415f2c:	mov	x0, x20
  415f30:	mov	x1, x22
  415f34:	mov	x2, x19
  415f38:	ldr	x8, [x8, #168]
  415f3c:	blr	x8
  415f40:	ldp	x20, x19, [sp, #160]
  415f44:	ldp	x22, x21, [sp, #144]
  415f48:	ldr	x23, [sp, #128]
  415f4c:	ldp	x29, x30, [sp, #112]
  415f50:	ldp	d9, d8, [sp, #96]
  415f54:	ldp	d11, d10, [sp, #80]
  415f58:	ldp	d13, d12, [sp, #64]
  415f5c:	add	sp, sp, #0xb0
  415f60:	ret
  415f64:	sub	sp, sp, #0xc0
  415f68:	stp	d11, d10, [sp, #128]
  415f6c:	stp	d9, d8, [sp, #144]
  415f70:	stp	x29, x30, [sp, #160]
  415f74:	stp	x20, x19, [sp, #176]
  415f78:	add	x29, sp, #0x80
  415f7c:	mov	v10.16b, v0.16b
  415f80:	ldr	q0, [x2]
  415f84:	ldr	x8, [x2, #16]
  415f88:	mov	w9, #0x1                   	// #1
  415f8c:	mov	v8.16b, v2.16b
  415f90:	stur	q0, [x29, #-32]
  415f94:	mov	v0.16b, v1.16b
  415f98:	mov	v9.16b, v1.16b
  415f9c:	mov	x19, x1
  415fa0:	mov	x20, x0
  415fa4:	stur	x8, [x29, #-16]
  415fa8:	stur	w9, [x29, #-32]
  415fac:	bl	4016a0 <cos@plt>
  415fb0:	mov	v11.16b, v0.16b
  415fb4:	mov	v0.16b, v9.16b
  415fb8:	bl	4018f0 <sin@plt>
  415fbc:	mov	v1.16b, v0.16b
  415fc0:	add	x0, sp, #0x30
  415fc4:	mov	v0.16b, v11.16b
  415fc8:	bl	40fbf8 <sqrt@plt+0xe1d8>
  415fcc:	add	x0, sp, #0x30
  415fd0:	mov	v0.16b, v10.16b
  415fd4:	bl	40fcb0 <sqrt@plt+0xe290>
  415fd8:	add	x1, sp, #0x40
  415fdc:	mov	x0, x19
  415fe0:	stp	d0, d1, [sp, #64]
  415fe4:	bl	40fc9c <sqrt@plt+0xe27c>
  415fe8:	stp	d0, d1, [x29, #-48]
  415fec:	mov	v0.16b, v8.16b
  415ff0:	bl	4016a0 <cos@plt>
  415ff4:	mov	v9.16b, v0.16b
  415ff8:	mov	v0.16b, v8.16b
  415ffc:	bl	4018f0 <sin@plt>
  416000:	mov	v1.16b, v0.16b
  416004:	mov	x0, sp
  416008:	mov	v0.16b, v9.16b
  41600c:	bl	40fbf8 <sqrt@plt+0xe1d8>
  416010:	mov	x0, sp
  416014:	mov	v0.16b, v10.16b
  416018:	bl	40fcb0 <sqrt@plt+0xe290>
  41601c:	add	x1, sp, #0x10
  416020:	mov	x0, x19
  416024:	stp	d0, d1, [sp, #16]
  416028:	bl	40fc9c <sqrt@plt+0xe27c>
  41602c:	stp	d0, d1, [sp, #32]
  416030:	ldr	x8, [x20]
  416034:	sub	x1, x29, #0x30
  416038:	add	x3, sp, #0x20
  41603c:	sub	x4, x29, #0x20
  416040:	ldr	x8, [x8, #72]
  416044:	mov	x0, x20
  416048:	mov	x2, x19
  41604c:	blr	x8
  416050:	ldp	x20, x19, [sp, #176]
  416054:	ldp	x29, x30, [sp, #160]
  416058:	ldp	d9, d8, [sp, #144]
  41605c:	ldp	d11, d10, [sp, #128]
  416060:	add	sp, sp, #0xc0
  416064:	ret
  416068:	str	d8, [sp, #-64]!
  41606c:	stp	x29, x30, [sp, #16]
  416070:	stp	x22, x21, [sp, #32]
  416074:	stp	x20, x19, [sp, #48]
  416078:	mov	x29, sp
  41607c:	mov	x19, x3
  416080:	mov	v8.16b, v0.16b
  416084:	mov	x20, x2
  416088:	mov	x21, x1
  41608c:	fcmp	d1, #0.0
  416090:	mov	x22, x0
  416094:	b.ge	41609c <sqrt@plt+0x1467c>  // b.tcont
  416098:	cbz	x4, 4160b0 <sqrt@plt+0x14690>
  41609c:	mov	x0, x22
  4160a0:	mov	x1, x21
  4160a4:	mov	x2, x20
  4160a8:	mov	v0.16b, v8.16b
  4160ac:	bl	416180 <sqrt@plt+0x14760>
  4160b0:	ldr	w8, [x19]
  4160b4:	cmp	w8, #0x3
  4160b8:	b.hi	4160e8 <sqrt@plt+0x146c8>  // b.pmore
  4160bc:	adrp	x9, 423000 <_ZdlPvm@@Base+0x64dc>
  4160c0:	add	x9, x9, #0x6f0
  4160c4:	adr	x10, 4160d4 <sqrt@plt+0x146b4>
  4160c8:	ldrb	w11, [x9, x8]
  4160cc:	add	x10, x10, x11, lsl #2
  4160d0:	br	x10
  4160d4:	ldp	x20, x19, [sp, #48]
  4160d8:	ldp	x22, x21, [sp, #32]
  4160dc:	ldp	x29, x30, [sp, #16]
  4160e0:	ldr	d8, [sp], #64
  4160e4:	ret
  4160e8:	ldp	x20, x19, [sp, #48]
  4160ec:	ldp	x22, x21, [sp, #32]
  4160f0:	ldp	x29, x30, [sp, #16]
  4160f4:	adrp	x1, 423000 <_ZdlPvm@@Base+0x64dc>
  4160f8:	add	x1, x1, #0x7e8
  4160fc:	mov	w0, #0x153                 	// #339
  416100:	ldr	d8, [sp], #64
  416104:	b	41afa0 <sqrt@plt+0x19580>
  416108:	mov	x0, x22
  41610c:	mov	x1, x21
  416110:	mov	x2, x20
  416114:	mov	x3, x19
  416118:	ldp	x20, x19, [sp, #48]
  41611c:	ldp	x22, x21, [sp, #32]
  416120:	ldp	x29, x30, [sp, #16]
  416124:	mov	v0.16b, v8.16b
  416128:	ldr	d8, [sp], #64
  41612c:	b	417de0 <sqrt@plt+0x163c0>
  416130:	mov	x0, x22
  416134:	mov	x1, x21
  416138:	mov	x2, x20
  41613c:	mov	x3, x19
  416140:	ldp	x20, x19, [sp, #48]
  416144:	ldp	x22, x21, [sp, #32]
  416148:	ldp	x29, x30, [sp, #16]
  41614c:	mov	v0.16b, v8.16b
  416150:	ldr	d8, [sp], #64
  416154:	b	416fc8 <sqrt@plt+0x155a8>
  416158:	mov	x0, x22
  41615c:	mov	x1, x21
  416160:	mov	x2, x20
  416164:	mov	x3, x19
  416168:	ldp	x20, x19, [sp, #48]
  41616c:	ldp	x22, x21, [sp, #32]
  416170:	ldp	x29, x30, [sp, #16]
  416174:	mov	v0.16b, v8.16b
  416178:	ldr	d8, [sp], #64
  41617c:	b	4164b4 <sqrt@plt+0x14a94>
  416180:	sub	sp, sp, #0xc0
  416184:	stp	d11, d10, [sp, #112]
  416188:	stp	d9, d8, [sp, #128]
  41618c:	stp	x29, x30, [sp, #144]
  416190:	stp	x22, x21, [sp, #160]
  416194:	stp	x20, x19, [sp, #176]
  416198:	add	x29, sp, #0x70
  41619c:	mov	x19, x0
  4161a0:	sub	x0, x29, #0x18
  4161a4:	mov	v8.16b, v1.16b
  4161a8:	mov	v9.16b, v0.16b
  4161ac:	mov	x21, x2
  4161b0:	mov	x20, x1
  4161b4:	bl	40f960 <sqrt@plt+0xdf40>
  4161b8:	stur	wzr, [x29, #-24]
  4161bc:	ldp	d0, d1, [x21]
  4161c0:	fmov	d10, #5.000000000000000000e-01
  4161c4:	sub	x0, x29, #0x28
  4161c8:	fmul	d0, d0, d10
  4161cc:	fmul	d1, d1, d10
  4161d0:	fsub	d0, d0, d9
  4161d4:	fsub	d1, d1, d9
  4161d8:	bl	40fbf8 <sqrt@plt+0xe1d8>
  4161dc:	sub	x1, x29, #0x28
  4161e0:	mov	x0, x20
  4161e4:	bl	40fc9c <sqrt@plt+0xe27c>
  4161e8:	stp	d0, d1, [sp, #8]
  4161ec:	ldr	x8, [x19]
  4161f0:	add	x1, sp, #0x8
  4161f4:	sub	x2, x29, #0x18
  4161f8:	mov	x0, x19
  4161fc:	ldr	x8, [x8, #32]
  416200:	mov	v0.16b, v9.16b
  416204:	mov	v1.16b, v8.16b
  416208:	blr	x8
  41620c:	ldp	d0, d1, [x21]
  416210:	sub	x0, x29, #0x28
  416214:	fmul	d0, d0, d10
  416218:	fmul	d1, d1, d10
  41621c:	fsub	d0, d9, d0
  416220:	fsub	d1, d1, d9
  416224:	bl	40fbf8 <sqrt@plt+0xe1d8>
  416228:	sub	x1, x29, #0x28
  41622c:	mov	x0, x20
  416230:	bl	40fc9c <sqrt@plt+0xe27c>
  416234:	stp	d0, d1, [sp, #8]
  416238:	ldr	x8, [x19]
  41623c:	add	x1, sp, #0x8
  416240:	sub	x2, x29, #0x18
  416244:	mov	x0, x19
  416248:	ldr	x8, [x8, #32]
  41624c:	mov	v0.16b, v9.16b
  416250:	mov	v1.16b, v8.16b
  416254:	blr	x8
  416258:	ldp	d0, d1, [x21]
  41625c:	sub	x0, x29, #0x28
  416260:	fmul	d0, d0, d10
  416264:	fmul	d1, d1, d10
  416268:	fsub	d0, d9, d0
  41626c:	fsub	d1, d9, d1
  416270:	bl	40fbf8 <sqrt@plt+0xe1d8>
  416274:	sub	x1, x29, #0x28
  416278:	mov	x0, x20
  41627c:	bl	40fc9c <sqrt@plt+0xe27c>
  416280:	stp	d0, d1, [sp, #8]
  416284:	ldr	x8, [x19]
  416288:	add	x1, sp, #0x8
  41628c:	sub	x2, x29, #0x18
  416290:	mov	x0, x19
  416294:	ldr	x8, [x8, #32]
  416298:	mov	v0.16b, v9.16b
  41629c:	mov	v1.16b, v8.16b
  4162a0:	blr	x8
  4162a4:	ldp	d0, d1, [x21]
  4162a8:	sub	x0, x29, #0x28
  4162ac:	fmul	d0, d0, d10
  4162b0:	fmul	d1, d1, d10
  4162b4:	fsub	d0, d0, d9
  4162b8:	fsub	d1, d9, d1
  4162bc:	bl	40fbf8 <sqrt@plt+0xe1d8>
  4162c0:	sub	x1, x29, #0x28
  4162c4:	mov	x0, x20
  4162c8:	bl	40fc9c <sqrt@plt+0xe27c>
  4162cc:	stp	d0, d1, [sp, #8]
  4162d0:	ldr	x8, [x19]
  4162d4:	add	x1, sp, #0x8
  4162d8:	sub	x2, x29, #0x18
  4162dc:	mov	x0, x19
  4162e0:	ldr	x8, [x8, #32]
  4162e4:	mov	v0.16b, v9.16b
  4162e8:	mov	v1.16b, v8.16b
  4162ec:	add	x22, sp, #0x8
  4162f0:	blr	x8
  4162f4:	add	x0, sp, #0x8
  4162f8:	bl	40fbf0 <sqrt@plt+0xe1d0>
  4162fc:	add	x0, x22, #0x10
  416300:	bl	40fbf0 <sqrt@plt+0xe1d0>
  416304:	add	x0, x22, #0x20
  416308:	bl	40fbf0 <sqrt@plt+0xe1d0>
  41630c:	add	x0, x22, #0x30
  416310:	bl	40fbf0 <sqrt@plt+0xe1d0>
  416314:	ldp	d0, d1, [x21]
  416318:	sub	x0, x29, #0x28
  41631c:	fmul	d1, d1, d10
  416320:	fmul	d0, d0, d10
  416324:	fsub	d1, d1, d9
  416328:	bl	40fbf8 <sqrt@plt+0xe1d8>
  41632c:	sub	x1, x29, #0x28
  416330:	mov	x0, x20
  416334:	bl	40fc9c <sqrt@plt+0xe27c>
  416338:	stp	d0, d1, [sp, #8]
  41633c:	ldp	d0, d1, [x21]
  416340:	fmov	d11, #-5.000000000000000000e-01
  416344:	sub	x0, x29, #0x28
  416348:	fmul	d1, d1, d10
  41634c:	fmul	d0, d0, d11
  416350:	fsub	d1, d1, d9
  416354:	bl	40fbf8 <sqrt@plt+0xe1d8>
  416358:	sub	x1, x29, #0x28
  41635c:	mov	x0, x20
  416360:	bl	40fc9c <sqrt@plt+0xe27c>
  416364:	stp	d0, d1, [sp, #24]
  416368:	ldp	d0, d1, [x21]
  41636c:	sub	x0, x29, #0x28
  416370:	fmul	d1, d1, d10
  416374:	fmul	d0, d0, d11
  416378:	fsub	d1, d9, d1
  41637c:	bl	40fbf8 <sqrt@plt+0xe1d8>
  416380:	sub	x1, x29, #0x28
  416384:	mov	x0, x20
  416388:	bl	40fc9c <sqrt@plt+0xe27c>
  41638c:	stp	d0, d1, [sp, #40]
  416390:	ldp	d0, d1, [x21]
  416394:	sub	x0, x29, #0x28
  416398:	fmul	d1, d1, d10
  41639c:	fmul	d0, d0, d10
  4163a0:	fsub	d1, d9, d1
  4163a4:	bl	40fbf8 <sqrt@plt+0xe1d8>
  4163a8:	sub	x1, x29, #0x28
  4163ac:	mov	x0, x20
  4163b0:	bl	40fc9c <sqrt@plt+0xe27c>
  4163b4:	stp	d0, d1, [sp, #56]
  4163b8:	ldr	x8, [x19]
  4163bc:	add	x1, sp, #0x8
  4163c0:	sub	x3, x29, #0x18
  4163c4:	mov	w2, #0x4                   	// #4
  4163c8:	ldr	x8, [x8, #56]
  4163cc:	mov	x0, x19
  4163d0:	mov	v0.16b, v8.16b
  4163d4:	blr	x8
  4163d8:	ldp	d0, d1, [x21]
  4163dc:	sub	x0, x29, #0x28
  4163e0:	fmul	d0, d0, d10
  4163e4:	fsub	d0, d0, d9
  4163e8:	fmul	d1, d1, d10
  4163ec:	bl	40fbf8 <sqrt@plt+0xe1d8>
  4163f0:	sub	x1, x29, #0x28
  4163f4:	mov	x0, x20
  4163f8:	bl	40fc9c <sqrt@plt+0xe27c>
  4163fc:	stp	d0, d1, [sp, #8]
  416400:	ldp	d0, d1, [x21]
  416404:	sub	x0, x29, #0x28
  416408:	fmul	d0, d0, d10
  41640c:	fsub	d0, d9, d0
  416410:	fmul	d1, d1, d10
  416414:	bl	40fbf8 <sqrt@plt+0xe1d8>
  416418:	sub	x1, x29, #0x28
  41641c:	mov	x0, x20
  416420:	bl	40fc9c <sqrt@plt+0xe27c>
  416424:	stp	d0, d1, [sp, #24]
  416428:	ldp	d0, d1, [x21]
  41642c:	sub	x0, x29, #0x28
  416430:	fmul	d0, d0, d10
  416434:	fsub	d0, d9, d0
  416438:	fmul	d1, d1, d11
  41643c:	bl	40fbf8 <sqrt@plt+0xe1d8>
  416440:	sub	x1, x29, #0x28
  416444:	mov	x0, x20
  416448:	bl	40fc9c <sqrt@plt+0xe27c>
  41644c:	stp	d0, d1, [sp, #40]
  416450:	ldp	d0, d1, [x21]
  416454:	sub	x0, x29, #0x28
  416458:	fmul	d0, d0, d10
  41645c:	fsub	d0, d0, d9
  416460:	fmul	d1, d1, d11
  416464:	bl	40fbf8 <sqrt@plt+0xe1d8>
  416468:	sub	x1, x29, #0x28
  41646c:	mov	x0, x20
  416470:	bl	40fc9c <sqrt@plt+0xe27c>
  416474:	stp	d0, d1, [sp, #56]
  416478:	ldr	x8, [x19]
  41647c:	add	x1, sp, #0x8
  416480:	sub	x3, x29, #0x18
  416484:	mov	w2, #0x4                   	// #4
  416488:	ldr	x8, [x8, #56]
  41648c:	mov	x0, x19
  416490:	mov	v0.16b, v8.16b
  416494:	blr	x8
  416498:	ldp	x20, x19, [sp, #176]
  41649c:	ldp	x22, x21, [sp, #160]
  4164a0:	ldp	x29, x30, [sp, #144]
  4164a4:	ldp	d9, d8, [sp, #128]
  4164a8:	ldp	d11, d10, [sp, #112]
  4164ac:	add	sp, sp, #0xc0
  4164b0:	ret
  4164b4:	sub	sp, sp, #0xf0
  4164b8:	stp	d15, d14, [sp, #128]
  4164bc:	stp	d13, d12, [sp, #144]
  4164c0:	stp	d11, d10, [sp, #160]
  4164c4:	stp	d9, d8, [sp, #176]
  4164c8:	stp	x29, x30, [sp, #192]
  4164cc:	stp	x22, x21, [sp, #208]
  4164d0:	stp	x20, x19, [sp, #224]
  4164d4:	add	x29, sp, #0x80
  4164d8:	ldr	x8, [x3, #16]
  4164dc:	mov	v8.16b, v0.16b
  4164e0:	ldr	q0, [x3]
  4164e4:	adrp	x9, 423000 <_ZdlPvm@@Base+0x64dc>
  4164e8:	stur	x8, [x29, #-16]
  4164ec:	mov	w8, #0x1                   	// #1
  4164f0:	ldr	d2, [x9, #1704]
  4164f4:	stur	q0, [x29, #-32]
  4164f8:	stur	w8, [x29, #-32]
  4164fc:	ldr	d0, [x2]
  416500:	ldr	d1, [x3, #8]
  416504:	fmul	d4, d8, d2
  416508:	fmov	d6, #5.000000000000000000e-01
  41650c:	fadd	d2, d4, d0
  416510:	fadd	d3, d1, d1
  416514:	fdiv	d5, d2, d3
  416518:	fadd	d5, d5, d6
  41651c:	fcvtzs	w8, d5
  416520:	fmov	d5, xzr
  416524:	mov	x20, x3
  416528:	mov	x22, x2
  41652c:	mov	x21, x1
  416530:	mov	x19, x0
  416534:	str	d5, [sp, #8]
  416538:	fmov	d5, xzr
  41653c:	str	d5, [sp, #16]
  416540:	cbz	w8, 416554 <sqrt@plt+0x14b34>
  416544:	scvtf	d5, w8
  416548:	fdiv	d2, d2, d5
  41654c:	fsub	d2, d2, d1
  416550:	str	d2, [sp, #16]
  416554:	ldr	d2, [x22, #8]
  416558:	fmov	d5, #5.000000000000000000e-01
  41655c:	fadd	d4, d4, d2
  416560:	fdiv	d3, d4, d3
  416564:	fadd	d3, d3, d5
  416568:	fcvtzs	w8, d3
  41656c:	cbz	w8, 416580 <sqrt@plt+0x14b60>
  416570:	scvtf	d3, w8
  416574:	fdiv	d3, d4, d3
  416578:	fsub	d3, d3, d1
  41657c:	str	d3, [sp, #8]
  416580:	fmov	d3, #5.000000000000000000e-01
  416584:	fmul	d1, d1, d3
  416588:	fmul	d0, d0, d3
  41658c:	fmul	d2, d2, d3
  416590:	stur	d1, [x29, #-40]
  416594:	fsub	d0, d0, d8
  416598:	fsub	d1, d8, d2
  41659c:	add	x0, sp, #0x38
  4165a0:	bl	40fbf8 <sqrt@plt+0xe1d8>
  4165a4:	add	x1, sp, #0x38
  4165a8:	mov	x0, x21
  4165ac:	bl	40fc9c <sqrt@plt+0xe27c>
  4165b0:	stp	d0, d1, [x29, #-56]
  4165b4:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  4165b8:	ldr	d11, [x8, #1672]
  4165bc:	ldr	d14, [x20, #8]
  4165c0:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  4165c4:	ldr	d1, [sp, #8]
  4165c8:	ldur	d0, [x29, #-40]
  4165cc:	ldr	d15, [x8, #1712]
  4165d0:	fmul	d12, d8, d11
  4165d4:	fadd	d9, d1, d14
  4165d8:	fmov	d13, xzr
  4165dc:	fcmp	d0, d14
  4165e0:	b.lt	416610 <sqrt@plt+0x14bf0>  // b.tstop
  4165e4:	fsub	d1, d9, d0
  4165e8:	fsub	d2, d12, d13
  4165ec:	fadd	d13, d13, d1
  4165f0:	fadd	d1, d0, d2
  4165f4:	fcmp	d13, d12
  4165f8:	fmov	d0, xzr
  4165fc:	fcsel	d1, d1, d0, gt
  416600:	stur	d1, [x29, #-40]
  416604:	b.gt	416694 <sqrt@plt+0x14c74>
  416608:	fcmp	d0, d14
  41660c:	b.ge	4165e4 <sqrt@plt+0x14bc4>  // b.tcont
  416610:	fsub	d0, d14, d0
  416614:	fadd	d10, d13, d0
  416618:	fdiv	d0, d13, d8
  41661c:	fcmp	d10, d12
  416620:	fadd	d1, d0, d15
  416624:	b.gt	416664 <sqrt@plt+0x14c44>
  416628:	ldr	x8, [x19]
  41662c:	fdiv	d0, d10, d8
  416630:	fadd	d2, d0, d15
  416634:	sub	x1, x29, #0x38
  416638:	ldr	x8, [x8, #176]
  41663c:	sub	x2, x29, #0x20
  416640:	mov	x0, x19
  416644:	mov	v0.16b, v8.16b
  416648:	blr	x8
  41664c:	stur	d14, [x29, #-40]
  416650:	mov	v0.16b, v14.16b
  416654:	mov	v13.16b, v10.16b
  416658:	fcmp	d0, d14
  41665c:	b.ge	4165e4 <sqrt@plt+0x14bc4>  // b.tcont
  416660:	b	416610 <sqrt@plt+0x14bf0>
  416664:	ldr	x8, [x19]
  416668:	sub	x1, x29, #0x38
  41666c:	fmov	d2, xzr
  416670:	sub	x2, x29, #0x20
  416674:	ldr	x8, [x8, #176]
  416678:	mov	x0, x19
  41667c:	mov	v0.16b, v8.16b
  416680:	blr	x8
  416684:	ldur	d0, [x29, #-40]
  416688:	fsub	d1, d12, d13
  41668c:	fadd	d0, d1, d0
  416690:	stur	d0, [x29, #-40]
  416694:	ldp	d0, d1, [x22]
  416698:	fmov	d9, #5.000000000000000000e-01
  41669c:	add	x0, sp, #0x38
  4166a0:	fmul	d1, d1, d9
  4166a4:	fmul	d0, d0, d9
  4166a8:	fsub	d1, d8, d1
  4166ac:	bl	40fbf8 <sqrt@plt+0xe1d8>
  4166b0:	add	x1, sp, #0x38
  4166b4:	mov	x0, x21
  4166b8:	bl	40fc9c <sqrt@plt+0xe27c>
  4166bc:	stp	d0, d1, [x29, #-56]
  4166c0:	ldp	d0, d1, [x22]
  4166c4:	add	x0, sp, #0x18
  4166c8:	fmul	d1, d1, d9
  4166cc:	fmul	d0, d0, d9
  4166d0:	fsub	d1, d1, d8
  4166d4:	bl	40fbf8 <sqrt@plt+0xe1d8>
  4166d8:	add	x1, sp, #0x18
  4166dc:	mov	x0, x21
  4166e0:	bl	40fc9c <sqrt@plt+0xe27c>
  4166e4:	stp	d0, d1, [sp, #40]
  4166e8:	ldr	d10, [sp, #8]
  4166ec:	ldr	d0, [x20, #8]
  4166f0:	sub	x1, x29, #0x38
  4166f4:	add	x2, sp, #0x28
  4166f8:	sub	x3, x29, #0x20
  4166fc:	sub	x4, x29, #0x28
  416700:	mov	x0, x19
  416704:	mov	v1.16b, v10.16b
  416708:	bl	4183d8 <sqrt@plt+0x169b8>
  41670c:	ldp	d0, d1, [x22]
  416710:	add	x0, sp, #0x38
  416714:	fmul	d0, d0, d9
  416718:	fmul	d1, d1, d9
  41671c:	fsub	d0, d0, d8
  416720:	fsub	d1, d1, d8
  416724:	bl	40fbf8 <sqrt@plt+0xe1d8>
  416728:	add	x1, sp, #0x38
  41672c:	mov	x0, x21
  416730:	bl	40fc9c <sqrt@plt+0xe27c>
  416734:	stp	d0, d1, [x29, #-56]
  416738:	ldr	d14, [x20, #8]
  41673c:	ldur	d0, [x29, #-40]
  416740:	fmov	d9, xzr
  416744:	fadd	d15, d10, d14
  416748:	fmov	d10, xzr
  41674c:	fcmp	d0, d14
  416750:	b.lt	416780 <sqrt@plt+0x14d60>  // b.tstop
  416754:	fsub	d1, d15, d0
  416758:	fsub	d2, d12, d10
  41675c:	fadd	d10, d10, d1
  416760:	fadd	d1, d0, d2
  416764:	fcmp	d10, d12
  416768:	fmov	d0, xzr
  41676c:	fcsel	d1, d1, d0, gt
  416770:	stur	d1, [x29, #-40]
  416774:	b.gt	416804 <sqrt@plt+0x14de4>
  416778:	fcmp	d0, d14
  41677c:	b.ge	416754 <sqrt@plt+0x14d34>  // b.tcont
  416780:	fsub	d0, d14, d0
  416784:	fadd	d13, d10, d0
  416788:	fdiv	d0, d10, d8
  41678c:	fcmp	d13, d12
  416790:	fadd	d1, d0, d9
  416794:	b.gt	4167d4 <sqrt@plt+0x14db4>
  416798:	ldr	x8, [x19]
  41679c:	fdiv	d0, d13, d8
  4167a0:	fadd	d2, d0, d9
  4167a4:	sub	x1, x29, #0x38
  4167a8:	ldr	x8, [x8, #176]
  4167ac:	sub	x2, x29, #0x20
  4167b0:	mov	x0, x19
  4167b4:	mov	v0.16b, v8.16b
  4167b8:	blr	x8
  4167bc:	stur	d14, [x29, #-40]
  4167c0:	mov	v0.16b, v14.16b
  4167c4:	mov	v10.16b, v13.16b
  4167c8:	fcmp	d0, d14
  4167cc:	b.ge	416754 <sqrt@plt+0x14d34>  // b.tcont
  4167d0:	b	416780 <sqrt@plt+0x14d60>
  4167d4:	ldr	x8, [x19]
  4167d8:	sub	x1, x29, #0x38
  4167dc:	sub	x2, x29, #0x20
  4167e0:	mov	x0, x19
  4167e4:	ldr	x8, [x8, #176]
  4167e8:	mov	v0.16b, v8.16b
  4167ec:	mov	v2.16b, v11.16b
  4167f0:	blr	x8
  4167f4:	ldur	d0, [x29, #-40]
  4167f8:	fsub	d1, d12, d10
  4167fc:	fadd	d0, d1, d0
  416800:	stur	d0, [x29, #-40]
  416804:	ldr	d0, [x20, #8]
  416808:	fmov	d2, #5.000000000000000000e-01
  41680c:	add	x0, sp, #0x38
  416810:	fmul	d0, d0, d2
  416814:	stur	d0, [x29, #-40]
  416818:	ldp	d0, d1, [x22]
  41681c:	fmul	d0, d0, d2
  416820:	fmul	d1, d1, d2
  416824:	fsub	d0, d0, d8
  416828:	fsub	d1, d1, d8
  41682c:	bl	40fbf8 <sqrt@plt+0xe1d8>
  416830:	add	x1, sp, #0x38
  416834:	mov	x0, x21
  416838:	bl	40fc9c <sqrt@plt+0xe27c>
  41683c:	stp	d0, d1, [x29, #-56]
  416840:	ldr	d14, [x20, #8]
  416844:	ldr	d1, [sp, #16]
  416848:	ldur	d0, [x29, #-40]
  41684c:	fmov	d9, xzr
  416850:	fadd	d15, d1, d14
  416854:	fcmp	d0, d14
  416858:	b.lt	416888 <sqrt@plt+0x14e68>  // b.tstop
  41685c:	fsub	d1, d15, d0
  416860:	fsub	d2, d12, d9
  416864:	fadd	d9, d9, d1
  416868:	fadd	d1, d0, d2
  41686c:	fcmp	d9, d12
  416870:	fmov	d0, xzr
  416874:	fcsel	d1, d1, d0, gt
  416878:	stur	d1, [x29, #-40]
  41687c:	b.gt	416910 <sqrt@plt+0x14ef0>
  416880:	fcmp	d0, d14
  416884:	b.ge	41685c <sqrt@plt+0x14e3c>  // b.tcont
  416888:	fsub	d0, d14, d0
  41688c:	fadd	d10, d9, d0
  416890:	fdiv	d0, d9, d8
  416894:	fcmp	d10, d12
  416898:	fadd	d1, d0, d11
  41689c:	b.gt	4168dc <sqrt@plt+0x14ebc>
  4168a0:	ldr	x8, [x19]
  4168a4:	fdiv	d0, d10, d8
  4168a8:	fadd	d2, d0, d11
  4168ac:	sub	x1, x29, #0x38
  4168b0:	ldr	x8, [x8, #176]
  4168b4:	sub	x2, x29, #0x20
  4168b8:	mov	x0, x19
  4168bc:	mov	v0.16b, v8.16b
  4168c0:	blr	x8
  4168c4:	stur	d14, [x29, #-40]
  4168c8:	mov	v0.16b, v14.16b
  4168cc:	mov	v9.16b, v10.16b
  4168d0:	fcmp	d0, d14
  4168d4:	b.ge	41685c <sqrt@plt+0x14e3c>  // b.tcont
  4168d8:	b	416888 <sqrt@plt+0x14e68>
  4168dc:	ldr	x8, [x19]
  4168e0:	adrp	x9, 423000 <_ZdlPvm@@Base+0x64dc>
  4168e4:	ldr	d2, [x9, #872]
  4168e8:	sub	x1, x29, #0x38
  4168ec:	ldr	x8, [x8, #176]
  4168f0:	sub	x2, x29, #0x20
  4168f4:	mov	x0, x19
  4168f8:	mov	v0.16b, v8.16b
  4168fc:	blr	x8
  416900:	ldur	d0, [x29, #-40]
  416904:	fsub	d1, d12, d9
  416908:	fadd	d0, d1, d0
  41690c:	stur	d0, [x29, #-40]
  416910:	ldp	d0, d1, [x22]
  416914:	fmov	d9, #5.000000000000000000e-01
  416918:	add	x0, sp, #0x38
  41691c:	fmul	d0, d0, d9
  416920:	fsub	d0, d0, d8
  416924:	fmul	d1, d1, d9
  416928:	bl	40fbf8 <sqrt@plt+0xe1d8>
  41692c:	add	x1, sp, #0x38
  416930:	mov	x0, x21
  416934:	bl	40fc9c <sqrt@plt+0xe27c>
  416938:	stp	d0, d1, [x29, #-56]
  41693c:	ldp	d0, d1, [x22]
  416940:	add	x0, sp, #0x18
  416944:	fmul	d0, d0, d9
  416948:	fsub	d0, d8, d0
  41694c:	fmul	d1, d1, d9
  416950:	bl	40fbf8 <sqrt@plt+0xe1d8>
  416954:	add	x1, sp, #0x18
  416958:	mov	x0, x21
  41695c:	bl	40fc9c <sqrt@plt+0xe27c>
  416960:	stp	d0, d1, [sp, #40]
  416964:	ldr	d10, [sp, #16]
  416968:	ldr	d0, [x20, #8]
  41696c:	sub	x1, x29, #0x38
  416970:	add	x2, sp, #0x28
  416974:	sub	x3, x29, #0x20
  416978:	sub	x4, x29, #0x28
  41697c:	mov	x0, x19
  416980:	mov	v1.16b, v10.16b
  416984:	bl	4183d8 <sqrt@plt+0x169b8>
  416988:	ldp	d0, d1, [x22]
  41698c:	add	x0, sp, #0x38
  416990:	fmul	d0, d0, d9
  416994:	fmul	d1, d1, d9
  416998:	fsub	d0, d8, d0
  41699c:	fsub	d1, d1, d8
  4169a0:	bl	40fbf8 <sqrt@plt+0xe1d8>
  4169a4:	add	x1, sp, #0x38
  4169a8:	mov	x0, x21
  4169ac:	bl	40fc9c <sqrt@plt+0xe27c>
  4169b0:	stp	d0, d1, [x29, #-56]
  4169b4:	ldr	d11, [x20, #8]
  4169b8:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  4169bc:	ldur	d0, [x29, #-40]
  4169c0:	ldr	d9, [x8, #872]
  4169c4:	fadd	d14, d10, d11
  4169c8:	fmov	d10, xzr
  4169cc:	fcmp	d0, d11
  4169d0:	b.lt	416a00 <sqrt@plt+0x14fe0>  // b.tstop
  4169d4:	fsub	d1, d14, d0
  4169d8:	fsub	d2, d12, d10
  4169dc:	fadd	d10, d10, d1
  4169e0:	fadd	d1, d0, d2
  4169e4:	fcmp	d10, d12
  4169e8:	fmov	d0, xzr
  4169ec:	fcsel	d1, d1, d0, gt
  4169f0:	stur	d1, [x29, #-40]
  4169f4:	b.gt	416a88 <sqrt@plt+0x15068>
  4169f8:	fcmp	d0, d11
  4169fc:	b.ge	4169d4 <sqrt@plt+0x14fb4>  // b.tcont
  416a00:	fsub	d0, d11, d0
  416a04:	fadd	d13, d10, d0
  416a08:	fdiv	d0, d10, d8
  416a0c:	fcmp	d13, d12
  416a10:	fadd	d1, d0, d9
  416a14:	b.gt	416a54 <sqrt@plt+0x15034>
  416a18:	ldr	x8, [x19]
  416a1c:	fdiv	d0, d13, d8
  416a20:	fadd	d2, d0, d9
  416a24:	sub	x1, x29, #0x38
  416a28:	ldr	x8, [x8, #176]
  416a2c:	sub	x2, x29, #0x20
  416a30:	mov	x0, x19
  416a34:	mov	v0.16b, v8.16b
  416a38:	blr	x8
  416a3c:	stur	d11, [x29, #-40]
  416a40:	mov	v0.16b, v11.16b
  416a44:	mov	v10.16b, v13.16b
  416a48:	fcmp	d0, d11
  416a4c:	b.ge	4169d4 <sqrt@plt+0x14fb4>  // b.tcont
  416a50:	b	416a00 <sqrt@plt+0x14fe0>
  416a54:	ldr	x8, [x19]
  416a58:	adrp	x9, 423000 <_ZdlPvm@@Base+0x64dc>
  416a5c:	ldr	d2, [x9, #1720]
  416a60:	sub	x1, x29, #0x38
  416a64:	ldr	x8, [x8, #176]
  416a68:	sub	x2, x29, #0x20
  416a6c:	mov	x0, x19
  416a70:	mov	v0.16b, v8.16b
  416a74:	blr	x8
  416a78:	ldur	d0, [x29, #-40]
  416a7c:	fsub	d1, d12, d10
  416a80:	fadd	d0, d1, d0
  416a84:	stur	d0, [x29, #-40]
  416a88:	ldr	d0, [x20, #8]
  416a8c:	fmov	d2, #5.000000000000000000e-01
  416a90:	add	x0, sp, #0x38
  416a94:	fmul	d0, d0, d2
  416a98:	stur	d0, [x29, #-40]
  416a9c:	ldp	d0, d1, [x22]
  416aa0:	fmul	d0, d0, d2
  416aa4:	fmul	d1, d1, d2
  416aa8:	fsub	d0, d8, d0
  416aac:	fsub	d1, d1, d8
  416ab0:	bl	40fbf8 <sqrt@plt+0xe1d8>
  416ab4:	add	x1, sp, #0x38
  416ab8:	mov	x0, x21
  416abc:	bl	40fc9c <sqrt@plt+0xe27c>
  416ac0:	stp	d0, d1, [x29, #-56]
  416ac4:	ldr	d11, [x20, #8]
  416ac8:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  416acc:	ldr	d1, [sp, #8]
  416ad0:	ldur	d0, [x29, #-40]
  416ad4:	ldr	d14, [x8, #1720]
  416ad8:	fmov	d9, xzr
  416adc:	fadd	d15, d1, d11
  416ae0:	fcmp	d0, d11
  416ae4:	b.lt	416b14 <sqrt@plt+0x150f4>  // b.tstop
  416ae8:	fsub	d1, d15, d0
  416aec:	fsub	d2, d12, d9
  416af0:	fadd	d9, d9, d1
  416af4:	fadd	d1, d0, d2
  416af8:	fcmp	d9, d12
  416afc:	fmov	d0, xzr
  416b00:	fcsel	d1, d1, d0, gt
  416b04:	stur	d1, [x29, #-40]
  416b08:	b.gt	416b9c <sqrt@plt+0x1517c>
  416b0c:	fcmp	d0, d11
  416b10:	b.ge	416ae8 <sqrt@plt+0x150c8>  // b.tcont
  416b14:	fsub	d0, d11, d0
  416b18:	fadd	d10, d9, d0
  416b1c:	fdiv	d0, d9, d8
  416b20:	fcmp	d10, d12
  416b24:	fadd	d1, d0, d14
  416b28:	b.gt	416b68 <sqrt@plt+0x15148>
  416b2c:	ldr	x8, [x19]
  416b30:	fdiv	d0, d10, d8
  416b34:	fadd	d2, d0, d14
  416b38:	sub	x1, x29, #0x38
  416b3c:	ldr	x8, [x8, #176]
  416b40:	sub	x2, x29, #0x20
  416b44:	mov	x0, x19
  416b48:	mov	v0.16b, v8.16b
  416b4c:	blr	x8
  416b50:	stur	d11, [x29, #-40]
  416b54:	mov	v0.16b, v11.16b
  416b58:	mov	v9.16b, v10.16b
  416b5c:	fcmp	d0, d11
  416b60:	b.ge	416ae8 <sqrt@plt+0x150c8>  // b.tcont
  416b64:	b	416b14 <sqrt@plt+0x150f4>
  416b68:	ldr	x8, [x19]
  416b6c:	adrp	x9, 423000 <_ZdlPvm@@Base+0x64dc>
  416b70:	ldr	d2, [x9, #1680]
  416b74:	sub	x1, x29, #0x38
  416b78:	ldr	x8, [x8, #176]
  416b7c:	sub	x2, x29, #0x20
  416b80:	mov	x0, x19
  416b84:	mov	v0.16b, v8.16b
  416b88:	blr	x8
  416b8c:	ldur	d0, [x29, #-40]
  416b90:	fsub	d1, d12, d9
  416b94:	fadd	d0, d1, d0
  416b98:	stur	d0, [x29, #-40]
  416b9c:	ldp	d0, d1, [x22]
  416ba0:	fmov	d9, #5.000000000000000000e-01
  416ba4:	fmov	d11, #-5.000000000000000000e-01
  416ba8:	add	x0, sp, #0x38
  416bac:	fmul	d1, d1, d9
  416bb0:	fmul	d0, d0, d11
  416bb4:	fsub	d1, d1, d8
  416bb8:	bl	40fbf8 <sqrt@plt+0xe1d8>
  416bbc:	add	x1, sp, #0x38
  416bc0:	mov	x0, x21
  416bc4:	bl	40fc9c <sqrt@plt+0xe27c>
  416bc8:	stp	d0, d1, [x29, #-56]
  416bcc:	ldp	d0, d1, [x22]
  416bd0:	add	x0, sp, #0x18
  416bd4:	fmul	d1, d1, d9
  416bd8:	fmul	d0, d0, d11
  416bdc:	fsub	d1, d8, d1
  416be0:	bl	40fbf8 <sqrt@plt+0xe1d8>
  416be4:	add	x1, sp, #0x18
  416be8:	mov	x0, x21
  416bec:	bl	40fc9c <sqrt@plt+0xe27c>
  416bf0:	stp	d0, d1, [sp, #40]
  416bf4:	ldr	d10, [sp, #8]
  416bf8:	ldr	d0, [x20, #8]
  416bfc:	sub	x1, x29, #0x38
  416c00:	add	x2, sp, #0x28
  416c04:	sub	x3, x29, #0x20
  416c08:	sub	x4, x29, #0x28
  416c0c:	mov	x0, x19
  416c10:	mov	v1.16b, v10.16b
  416c14:	bl	4183d8 <sqrt@plt+0x169b8>
  416c18:	ldp	d0, d1, [x22]
  416c1c:	add	x0, sp, #0x38
  416c20:	fmul	d0, d0, d9
  416c24:	fmul	d1, d1, d9
  416c28:	fsub	d0, d8, d0
  416c2c:	fsub	d1, d8, d1
  416c30:	bl	40fbf8 <sqrt@plt+0xe1d8>
  416c34:	add	x1, sp, #0x38
  416c38:	mov	x0, x21
  416c3c:	bl	40fc9c <sqrt@plt+0xe27c>
  416c40:	stp	d0, d1, [x29, #-56]
  416c44:	ldr	d14, [x20, #8]
  416c48:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  416c4c:	ldur	d0, [x29, #-40]
  416c50:	ldr	d9, [x8, #1680]
  416c54:	fadd	d10, d10, d14
  416c58:	fmov	d15, xzr
  416c5c:	fcmp	d0, d14
  416c60:	b.lt	416c90 <sqrt@plt+0x15270>  // b.tstop
  416c64:	fsub	d1, d10, d0
  416c68:	fsub	d2, d12, d15
  416c6c:	fadd	d15, d15, d1
  416c70:	fadd	d1, d0, d2
  416c74:	fcmp	d15, d12
  416c78:	fmov	d0, xzr
  416c7c:	fcsel	d1, d1, d0, gt
  416c80:	stur	d1, [x29, #-40]
  416c84:	b.gt	416d18 <sqrt@plt+0x152f8>
  416c88:	fcmp	d0, d14
  416c8c:	b.ge	416c64 <sqrt@plt+0x15244>  // b.tcont
  416c90:	fsub	d0, d14, d0
  416c94:	fadd	d13, d15, d0
  416c98:	fdiv	d0, d15, d8
  416c9c:	fcmp	d13, d12
  416ca0:	fadd	d1, d0, d9
  416ca4:	b.gt	416ce4 <sqrt@plt+0x152c4>
  416ca8:	ldr	x8, [x19]
  416cac:	fdiv	d0, d13, d8
  416cb0:	fadd	d2, d0, d9
  416cb4:	sub	x1, x29, #0x38
  416cb8:	ldr	x8, [x8, #176]
  416cbc:	sub	x2, x29, #0x20
  416cc0:	mov	x0, x19
  416cc4:	mov	v0.16b, v8.16b
  416cc8:	blr	x8
  416ccc:	stur	d14, [x29, #-40]
  416cd0:	mov	v0.16b, v14.16b
  416cd4:	mov	v15.16b, v13.16b
  416cd8:	fcmp	d0, d14
  416cdc:	b.ge	416c64 <sqrt@plt+0x15244>  // b.tcont
  416ce0:	b	416c90 <sqrt@plt+0x15270>
  416ce4:	ldr	x8, [x19]
  416ce8:	adrp	x9, 423000 <_ZdlPvm@@Base+0x64dc>
  416cec:	ldr	d2, [x9, #1728]
  416cf0:	sub	x1, x29, #0x38
  416cf4:	ldr	x8, [x8, #176]
  416cf8:	sub	x2, x29, #0x20
  416cfc:	mov	x0, x19
  416d00:	mov	v0.16b, v8.16b
  416d04:	blr	x8
  416d08:	ldur	d0, [x29, #-40]
  416d0c:	fsub	d1, d12, d15
  416d10:	fadd	d0, d1, d0
  416d14:	stur	d0, [x29, #-40]
  416d18:	ldr	d0, [x20, #8]
  416d1c:	fmov	d2, #5.000000000000000000e-01
  416d20:	add	x0, sp, #0x38
  416d24:	fmul	d0, d0, d2
  416d28:	stur	d0, [x29, #-40]
  416d2c:	ldp	d0, d1, [x22]
  416d30:	fmul	d0, d0, d2
  416d34:	fmul	d1, d1, d2
  416d38:	fsub	d0, d8, d0
  416d3c:	fsub	d1, d8, d1
  416d40:	bl	40fbf8 <sqrt@plt+0xe1d8>
  416d44:	add	x1, sp, #0x38
  416d48:	mov	x0, x21
  416d4c:	bl	40fc9c <sqrt@plt+0xe27c>
  416d50:	stp	d0, d1, [x29, #-56]
  416d54:	ldr	d10, [x20, #8]
  416d58:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  416d5c:	ldr	d1, [sp, #16]
  416d60:	ldur	d0, [x29, #-40]
  416d64:	ldr	d14, [x8, #1728]
  416d68:	fmov	d9, xzr
  416d6c:	fadd	d15, d1, d10
  416d70:	fcmp	d0, d10
  416d74:	b.lt	416da4 <sqrt@plt+0x15384>  // b.tstop
  416d78:	fsub	d1, d15, d0
  416d7c:	fsub	d2, d12, d9
  416d80:	fadd	d9, d9, d1
  416d84:	fadd	d1, d0, d2
  416d88:	fcmp	d9, d12
  416d8c:	fmov	d0, xzr
  416d90:	fcsel	d1, d1, d0, gt
  416d94:	stur	d1, [x29, #-40]
  416d98:	b.gt	416e2c <sqrt@plt+0x1540c>
  416d9c:	fcmp	d0, d10
  416da0:	b.ge	416d78 <sqrt@plt+0x15358>  // b.tcont
  416da4:	fsub	d0, d10, d0
  416da8:	fadd	d13, d9, d0
  416dac:	fdiv	d0, d9, d8
  416db0:	fcmp	d13, d12
  416db4:	fadd	d1, d0, d14
  416db8:	b.gt	416df8 <sqrt@plt+0x153d8>
  416dbc:	ldr	x8, [x19]
  416dc0:	fdiv	d0, d13, d8
  416dc4:	fadd	d2, d0, d14
  416dc8:	sub	x1, x29, #0x38
  416dcc:	ldr	x8, [x8, #176]
  416dd0:	sub	x2, x29, #0x20
  416dd4:	mov	x0, x19
  416dd8:	mov	v0.16b, v8.16b
  416ddc:	blr	x8
  416de0:	stur	d10, [x29, #-40]
  416de4:	mov	v0.16b, v10.16b
  416de8:	mov	v9.16b, v13.16b
  416dec:	fcmp	d0, d10
  416df0:	b.ge	416d78 <sqrt@plt+0x15358>  // b.tcont
  416df4:	b	416da4 <sqrt@plt+0x15384>
  416df8:	ldr	x8, [x19]
  416dfc:	adrp	x9, 423000 <_ZdlPvm@@Base+0x64dc>
  416e00:	ldr	d2, [x9, #1736]
  416e04:	sub	x1, x29, #0x38
  416e08:	ldr	x8, [x8, #176]
  416e0c:	sub	x2, x29, #0x20
  416e10:	mov	x0, x19
  416e14:	mov	v0.16b, v8.16b
  416e18:	blr	x8
  416e1c:	ldur	d0, [x29, #-40]
  416e20:	fsub	d1, d12, d9
  416e24:	fadd	d0, d1, d0
  416e28:	stur	d0, [x29, #-40]
  416e2c:	ldp	d0, d1, [x22]
  416e30:	fmov	d9, #5.000000000000000000e-01
  416e34:	add	x0, sp, #0x38
  416e38:	fmul	d0, d0, d9
  416e3c:	fsub	d0, d8, d0
  416e40:	fmul	d1, d1, d11
  416e44:	bl	40fbf8 <sqrt@plt+0xe1d8>
  416e48:	add	x1, sp, #0x38
  416e4c:	mov	x0, x21
  416e50:	bl	40fc9c <sqrt@plt+0xe27c>
  416e54:	stp	d0, d1, [x29, #-56]
  416e58:	ldp	d0, d1, [x22]
  416e5c:	add	x0, sp, #0x18
  416e60:	fmul	d0, d0, d9
  416e64:	fsub	d0, d0, d8
  416e68:	fmul	d1, d1, d11
  416e6c:	bl	40fbf8 <sqrt@plt+0xe1d8>
  416e70:	add	x1, sp, #0x18
  416e74:	mov	x0, x21
  416e78:	bl	40fc9c <sqrt@plt+0xe27c>
  416e7c:	stp	d0, d1, [sp, #40]
  416e80:	ldr	d11, [sp, #16]
  416e84:	ldr	d0, [x20, #8]
  416e88:	sub	x1, x29, #0x38
  416e8c:	add	x2, sp, #0x28
  416e90:	sub	x3, x29, #0x20
  416e94:	sub	x4, x29, #0x28
  416e98:	mov	x0, x19
  416e9c:	mov	v1.16b, v11.16b
  416ea0:	bl	4183d8 <sqrt@plt+0x169b8>
  416ea4:	ldp	d0, d1, [x22]
  416ea8:	add	x0, sp, #0x38
  416eac:	fmul	d0, d0, d9
  416eb0:	fmul	d1, d1, d9
  416eb4:	fsub	d0, d0, d8
  416eb8:	fsub	d1, d8, d1
  416ebc:	bl	40fbf8 <sqrt@plt+0xe1d8>
  416ec0:	add	x1, sp, #0x38
  416ec4:	mov	x0, x21
  416ec8:	bl	40fc9c <sqrt@plt+0xe27c>
  416ecc:	stp	d0, d1, [x29, #-56]
  416ed0:	ldr	d10, [x20, #8]
  416ed4:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  416ed8:	ldur	d0, [x29, #-40]
  416edc:	ldr	d9, [x8, #1736]
  416ee0:	fadd	d11, d11, d10
  416ee4:	fmov	d13, xzr
  416ee8:	fcmp	d0, d10
  416eec:	b.lt	416f1c <sqrt@plt+0x154fc>  // b.tstop
  416ef0:	fsub	d1, d11, d0
  416ef4:	fsub	d2, d12, d13
  416ef8:	fadd	d13, d13, d1
  416efc:	fadd	d1, d0, d2
  416f00:	fcmp	d13, d12
  416f04:	fmov	d0, xzr
  416f08:	fcsel	d1, d1, d0, gt
  416f0c:	stur	d1, [x29, #-40]
  416f10:	b.gt	416fa4 <sqrt@plt+0x15584>
  416f14:	fcmp	d0, d10
  416f18:	b.ge	416ef0 <sqrt@plt+0x154d0>  // b.tcont
  416f1c:	fsub	d0, d10, d0
  416f20:	fadd	d14, d13, d0
  416f24:	fdiv	d0, d13, d8
  416f28:	fcmp	d14, d12
  416f2c:	fadd	d1, d0, d9
  416f30:	b.gt	416f70 <sqrt@plt+0x15550>
  416f34:	ldr	x8, [x19]
  416f38:	fdiv	d0, d14, d8
  416f3c:	fadd	d2, d0, d9
  416f40:	sub	x1, x29, #0x38
  416f44:	ldr	x8, [x8, #176]
  416f48:	sub	x2, x29, #0x20
  416f4c:	mov	x0, x19
  416f50:	mov	v0.16b, v8.16b
  416f54:	blr	x8
  416f58:	stur	d10, [x29, #-40]
  416f5c:	mov	v0.16b, v10.16b
  416f60:	mov	v13.16b, v14.16b
  416f64:	fcmp	d0, d10
  416f68:	b.ge	416ef0 <sqrt@plt+0x154d0>  // b.tcont
  416f6c:	b	416f1c <sqrt@plt+0x154fc>
  416f70:	ldr	x8, [x19]
  416f74:	adrp	x9, 423000 <_ZdlPvm@@Base+0x64dc>
  416f78:	ldr	d2, [x9, #1744]
  416f7c:	sub	x1, x29, #0x38
  416f80:	ldr	x8, [x8, #176]
  416f84:	sub	x2, x29, #0x20
  416f88:	mov	x0, x19
  416f8c:	mov	v0.16b, v8.16b
  416f90:	blr	x8
  416f94:	ldur	d0, [x29, #-40]
  416f98:	fsub	d1, d12, d13
  416f9c:	fadd	d0, d1, d0
  416fa0:	stur	d0, [x29, #-40]
  416fa4:	ldp	x20, x19, [sp, #224]
  416fa8:	ldp	x22, x21, [sp, #208]
  416fac:	ldp	x29, x30, [sp, #192]
  416fb0:	ldp	d9, d8, [sp, #176]
  416fb4:	ldp	d11, d10, [sp, #160]
  416fb8:	ldp	d13, d12, [sp, #144]
  416fbc:	ldp	d15, d14, [sp, #128]
  416fc0:	add	sp, sp, #0xf0
  416fc4:	ret
  416fc8:	sub	sp, sp, #0x110
  416fcc:	stp	d15, d14, [sp, #144]
  416fd0:	stp	d13, d12, [sp, #160]
  416fd4:	stp	d11, d10, [sp, #176]
  416fd8:	stp	d9, d8, [sp, #192]
  416fdc:	stp	x29, x30, [sp, #208]
  416fe0:	str	x28, [sp, #224]
  416fe4:	stp	x22, x21, [sp, #240]
  416fe8:	stp	x20, x19, [sp, #256]
  416fec:	add	x29, sp, #0x90
  416ff0:	ldr	x8, [x3, #16]
  416ff4:	mov	v8.16b, v0.16b
  416ff8:	ldr	q0, [x3]
  416ffc:	adrp	x9, 423000 <_ZdlPvm@@Base+0x64dc>
  417000:	str	x8, [sp, #80]
  417004:	mov	w8, #0x1                   	// #1
  417008:	ldr	d1, [x9, #1704]
  41700c:	str	q0, [sp, #64]
  417010:	str	w8, [sp, #64]
  417014:	ldr	d0, [x2]
  417018:	ldr	d10, [x3, #8]
  41701c:	fmul	d2, d8, d1
  417020:	fmov	d5, #5.000000000000000000e-01
  417024:	fadd	d1, d2, d0
  417028:	fdiv	d3, d1, d10
  41702c:	fadd	d3, d3, d5
  417030:	mov	x21, x2
  417034:	mov	x20, x1
  417038:	mov	x19, x0
  41703c:	fcvtzs	w8, d3
  417040:	mov	v4.16b, v10.16b
  417044:	cbz	w8, 417050 <sqrt@plt+0x15630>
  417048:	scvtf	d3, w8
  41704c:	fdiv	d4, d1, d3
  417050:	ldr	d1, [x21, #8]
  417054:	str	d10, [sp, #24]
  417058:	fadd	d2, d2, d1
  41705c:	fdiv	d3, d2, d10
  417060:	fadd	d3, d3, d5
  417064:	fcvtzs	w8, d3
  417068:	cbz	w8, 417074 <sqrt@plt+0x15654>
  41706c:	scvtf	d3, w8
  417070:	fdiv	d10, d2, d3
  417074:	fmul	d0, d0, d5
  417078:	fmul	d1, d1, d5
  41707c:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  417080:	fsub	d0, d0, d8
  417084:	fsub	d1, d8, d1
  417088:	add	x0, sp, #0x20
  41708c:	str	d4, [sp, #16]
  417090:	str	xzr, [x29, #88]
  417094:	fmov	d9, x8
  417098:	bl	40fbf8 <sqrt@plt+0xe1d8>
  41709c:	add	x1, sp, #0x20
  4170a0:	mov	x0, x20
  4170a4:	bl	40fc9c <sqrt@plt+0xe27c>
  4170a8:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  4170ac:	ldr	d2, [x29, #88]
  4170b0:	ldr	d3, [x8, #1672]
  4170b4:	adrp	x22, 423000 <_ZdlPvm@@Base+0x64dc>
  4170b8:	stp	d0, d1, [sp, #48]
  4170bc:	fcmp	d2, #0.0
  4170c0:	fmul	d14, d8, d3
  4170c4:	str	d3, [sp, #8]
  4170c8:	b.ne	41713c <sqrt@plt+0x1571c>  // b.any
  4170cc:	ldr	d0, [x22, #1712]
  4170d0:	fmov	d1, xzr
  4170d4:	fdiv	d1, d1, d8
  4170d8:	fadd	d11, d1, d0
  4170dc:	mov	v0.16b, v11.16b
  4170e0:	bl	4016a0 <cos@plt>
  4170e4:	mov	v12.16b, v0.16b
  4170e8:	mov	v0.16b, v11.16b
  4170ec:	bl	4018f0 <sin@plt>
  4170f0:	mov	v1.16b, v0.16b
  4170f4:	sub	x0, x29, #0x30
  4170f8:	mov	v0.16b, v12.16b
  4170fc:	bl	40fbf8 <sqrt@plt+0xe1d8>
  417100:	sub	x0, x29, #0x30
  417104:	mov	v0.16b, v8.16b
  417108:	bl	40fcb0 <sqrt@plt+0xe290>
  41710c:	add	x0, sp, #0x30
  417110:	sub	x1, x29, #0x20
  417114:	stp	d0, d1, [x29, #-32]
  417118:	bl	40fc9c <sqrt@plt+0xe27c>
  41711c:	stp	d0, d1, [x29, #-16]
  417120:	ldr	x8, [x19]
  417124:	sub	x1, x29, #0x10
  417128:	add	x2, sp, #0x40
  41712c:	mov	x0, x19
  417130:	ldr	x8, [x8, #168]
  417134:	blr	x8
  417138:	ldr	d2, [x29, #88]
  41713c:	fmul	d0, d8, d9
  417140:	str	d0, [sp]
  417144:	fsub	d0, d10, d2
  417148:	fmov	d13, xzr
  41714c:	fadd	d9, d0, d13
  417150:	fadd	d0, d14, d2
  417154:	fcmp	d9, d14
  417158:	fcsel	d0, d0, d13, gt
  41715c:	str	d0, [x29, #88]
  417160:	b.gt	4171f0 <sqrt@plt+0x157d0>
  417164:	ldr	d15, [x22, #1712]
  417168:	fdiv	d0, d9, d8
  41716c:	fadd	d11, d0, d15
  417170:	mov	v0.16b, v11.16b
  417174:	bl	4016a0 <cos@plt>
  417178:	mov	v12.16b, v0.16b
  41717c:	mov	v0.16b, v11.16b
  417180:	bl	4018f0 <sin@plt>
  417184:	mov	v1.16b, v0.16b
  417188:	sub	x0, x29, #0x30
  41718c:	mov	v0.16b, v12.16b
  417190:	bl	40fbf8 <sqrt@plt+0xe1d8>
  417194:	sub	x0, x29, #0x30
  417198:	mov	v0.16b, v8.16b
  41719c:	bl	40fcb0 <sqrt@plt+0xe290>
  4171a0:	add	x0, sp, #0x30
  4171a4:	sub	x1, x29, #0x20
  4171a8:	stp	d0, d1, [x29, #-32]
  4171ac:	bl	40fc9c <sqrt@plt+0xe27c>
  4171b0:	stp	d0, d1, [x29, #-16]
  4171b4:	ldr	x8, [x19]
  4171b8:	sub	x1, x29, #0x10
  4171bc:	add	x2, sp, #0x40
  4171c0:	mov	x0, x19
  4171c4:	ldr	x8, [x8, #168]
  4171c8:	blr	x8
  4171cc:	ldr	d0, [x29, #88]
  4171d0:	fsub	d1, d14, d9
  4171d4:	fsub	d2, d10, d0
  4171d8:	fadd	d9, d9, d2
  4171dc:	fadd	d0, d1, d0
  4171e0:	fcmp	d9, d14
  4171e4:	fcsel	d0, d0, d13, gt
  4171e8:	str	d0, [x29, #88]
  4171ec:	b.le	417168 <sqrt@plt+0x15748>
  4171f0:	ldp	d0, d1, [x21]
  4171f4:	ldr	d2, [sp, #24]
  4171f8:	ldr	d3, [sp]
  4171fc:	fmov	d11, #5.000000000000000000e-01
  417200:	fmul	d1, d1, d11
  417204:	fmul	d0, d0, d11
  417208:	fsub	d1, d8, d1
  41720c:	sub	x0, x29, #0x20
  417210:	fdiv	d9, d2, d3
  417214:	bl	40fbf8 <sqrt@plt+0xe1d8>
  417218:	sub	x1, x29, #0x20
  41721c:	mov	x0, x20
  417220:	bl	40fc9c <sqrt@plt+0xe27c>
  417224:	stp	d0, d1, [x29, #-16]
  417228:	ldp	d0, d1, [x21]
  41722c:	add	x0, sp, #0x30
  417230:	fmul	d1, d1, d11
  417234:	fmul	d0, d0, d11
  417238:	fsub	d1, d1, d8
  41723c:	bl	40fbf8 <sqrt@plt+0xe1d8>
  417240:	add	x1, sp, #0x30
  417244:	mov	x0, x20
  417248:	bl	40fc9c <sqrt@plt+0xe27c>
  41724c:	stp	d0, d1, [x29, #-48]
  417250:	sub	x1, x29, #0x10
  417254:	sub	x2, x29, #0x30
  417258:	add	x3, sp, #0x40
  41725c:	add	x4, x29, #0x58
  417260:	mov	x0, x19
  417264:	mov	v0.16b, v10.16b
  417268:	bl	418704 <sqrt@plt+0x16ce4>
  41726c:	ldp	d0, d1, [x21]
  417270:	add	x0, sp, #0x20
  417274:	fmul	d0, d0, d11
  417278:	fmul	d1, d1, d11
  41727c:	fsub	d0, d0, d8
  417280:	fsub	d1, d1, d8
  417284:	bl	40fbf8 <sqrt@plt+0xe1d8>
  417288:	add	x1, sp, #0x20
  41728c:	mov	x0, x20
  417290:	bl	40fc9c <sqrt@plt+0xe27c>
  417294:	stp	d0, d1, [sp, #48]
  417298:	ldr	d0, [sp, #8]
  41729c:	ldr	d2, [x29, #88]
  4172a0:	str	d9, [sp, #24]
  4172a4:	fsub	d0, d0, d9
  4172a8:	fcmp	d2, #0.0
  4172ac:	fmul	d13, d0, d8
  4172b0:	b.ne	417320 <sqrt@plt+0x15900>  // b.any
  4172b4:	fmov	d0, xzr
  4172b8:	fdiv	d1, d0, d8
  4172bc:	fadd	d11, d1, d0
  4172c0:	mov	v0.16b, v11.16b
  4172c4:	bl	4016a0 <cos@plt>
  4172c8:	mov	v12.16b, v0.16b
  4172cc:	mov	v0.16b, v11.16b
  4172d0:	bl	4018f0 <sin@plt>
  4172d4:	mov	v1.16b, v0.16b
  4172d8:	sub	x0, x29, #0x30
  4172dc:	mov	v0.16b, v12.16b
  4172e0:	bl	40fbf8 <sqrt@plt+0xe1d8>
  4172e4:	sub	x0, x29, #0x30
  4172e8:	mov	v0.16b, v8.16b
  4172ec:	bl	40fcb0 <sqrt@plt+0xe290>
  4172f0:	add	x0, sp, #0x30
  4172f4:	sub	x1, x29, #0x20
  4172f8:	stp	d0, d1, [x29, #-32]
  4172fc:	bl	40fc9c <sqrt@plt+0xe27c>
  417300:	stp	d0, d1, [x29, #-16]
  417304:	ldr	x8, [x19]
  417308:	sub	x1, x29, #0x10
  41730c:	add	x2, sp, #0x40
  417310:	mov	x0, x19
  417314:	ldr	x8, [x8, #168]
  417318:	blr	x8
  41731c:	ldr	d2, [x29, #88]
  417320:	fsub	d0, d10, d2
  417324:	fmov	d9, xzr
  417328:	fadd	d15, d0, d9
  41732c:	fadd	d0, d13, d2
  417330:	fcmp	d15, d13
  417334:	fcsel	d0, d0, d9, gt
  417338:	str	d0, [x29, #88]
  41733c:	b.gt	4173c8 <sqrt@plt+0x159a8>
  417340:	fdiv	d0, d15, d8
  417344:	fadd	d11, d0, d9
  417348:	mov	v0.16b, v11.16b
  41734c:	bl	4016a0 <cos@plt>
  417350:	mov	v12.16b, v0.16b
  417354:	mov	v0.16b, v11.16b
  417358:	bl	4018f0 <sin@plt>
  41735c:	mov	v1.16b, v0.16b
  417360:	sub	x0, x29, #0x30
  417364:	mov	v0.16b, v12.16b
  417368:	bl	40fbf8 <sqrt@plt+0xe1d8>
  41736c:	sub	x0, x29, #0x30
  417370:	mov	v0.16b, v8.16b
  417374:	bl	40fcb0 <sqrt@plt+0xe290>
  417378:	add	x0, sp, #0x30
  41737c:	sub	x1, x29, #0x20
  417380:	stp	d0, d1, [x29, #-32]
  417384:	bl	40fc9c <sqrt@plt+0xe27c>
  417388:	stp	d0, d1, [x29, #-16]
  41738c:	ldr	x8, [x19]
  417390:	sub	x1, x29, #0x10
  417394:	add	x2, sp, #0x40
  417398:	mov	x0, x19
  41739c:	ldr	x8, [x8, #168]
  4173a0:	blr	x8
  4173a4:	ldr	d0, [x29, #88]
  4173a8:	fsub	d1, d13, d15
  4173ac:	fsub	d2, d10, d0
  4173b0:	fadd	d15, d15, d2
  4173b4:	fadd	d0, d1, d0
  4173b8:	fcmp	d15, d13
  4173bc:	fcsel	d0, d0, d9, gt
  4173c0:	str	d0, [x29, #88]
  4173c4:	b.le	417340 <sqrt@plt+0x15920>
  4173c8:	str	d10, [sp]
  4173cc:	str	xzr, [x29, #88]
  4173d0:	ldp	d0, d1, [x21]
  4173d4:	fmov	d2, #5.000000000000000000e-01
  4173d8:	add	x0, sp, #0x20
  4173dc:	fmul	d0, d0, d2
  4173e0:	fmul	d1, d1, d2
  4173e4:	fsub	d0, d0, d8
  4173e8:	fsub	d1, d1, d8
  4173ec:	bl	40fbf8 <sqrt@plt+0xe1d8>
  4173f0:	add	x1, sp, #0x20
  4173f4:	mov	x0, x20
  4173f8:	bl	40fc9c <sqrt@plt+0xe27c>
  4173fc:	ldr	d2, [x29, #88]
  417400:	ldr	d15, [sp, #8]
  417404:	stp	d0, d1, [sp, #48]
  417408:	fcmp	d2, #0.0
  41740c:	b.ne	41747c <sqrt@plt+0x15a5c>  // b.any
  417410:	fmov	d0, xzr
  417414:	fdiv	d0, d0, d8
  417418:	fadd	d11, d0, d15
  41741c:	mov	v0.16b, v11.16b
  417420:	bl	4016a0 <cos@plt>
  417424:	mov	v12.16b, v0.16b
  417428:	mov	v0.16b, v11.16b
  41742c:	bl	4018f0 <sin@plt>
  417430:	mov	v1.16b, v0.16b
  417434:	sub	x0, x29, #0x30
  417438:	mov	v0.16b, v12.16b
  41743c:	bl	40fbf8 <sqrt@plt+0xe1d8>
  417440:	sub	x0, x29, #0x30
  417444:	mov	v0.16b, v8.16b
  417448:	bl	40fcb0 <sqrt@plt+0xe290>
  41744c:	add	x0, sp, #0x30
  417450:	sub	x1, x29, #0x20
  417454:	stp	d0, d1, [x29, #-32]
  417458:	bl	40fc9c <sqrt@plt+0xe27c>
  41745c:	stp	d0, d1, [x29, #-16]
  417460:	ldr	x8, [x19]
  417464:	sub	x1, x29, #0x10
  417468:	add	x2, sp, #0x40
  41746c:	mov	x0, x19
  417470:	ldr	x8, [x8, #168]
  417474:	blr	x8
  417478:	ldr	d2, [x29, #88]
  41747c:	ldr	d10, [sp, #16]
  417480:	fmov	d9, xzr
  417484:	fsub	d0, d10, d2
  417488:	fadd	d13, d0, d9
  41748c:	fadd	d0, d14, d2
  417490:	fcmp	d13, d14
  417494:	fcsel	d0, d0, d9, gt
  417498:	str	d0, [x29, #88]
  41749c:	b.gt	417528 <sqrt@plt+0x15b08>
  4174a0:	fdiv	d0, d13, d8
  4174a4:	fadd	d11, d0, d15
  4174a8:	mov	v0.16b, v11.16b
  4174ac:	bl	4016a0 <cos@plt>
  4174b0:	mov	v12.16b, v0.16b
  4174b4:	mov	v0.16b, v11.16b
  4174b8:	bl	4018f0 <sin@plt>
  4174bc:	mov	v1.16b, v0.16b
  4174c0:	sub	x0, x29, #0x30
  4174c4:	mov	v0.16b, v12.16b
  4174c8:	bl	40fbf8 <sqrt@plt+0xe1d8>
  4174cc:	sub	x0, x29, #0x30
  4174d0:	mov	v0.16b, v8.16b
  4174d4:	bl	40fcb0 <sqrt@plt+0xe290>
  4174d8:	add	x0, sp, #0x30
  4174dc:	sub	x1, x29, #0x20
  4174e0:	stp	d0, d1, [x29, #-32]
  4174e4:	bl	40fc9c <sqrt@plt+0xe27c>
  4174e8:	stp	d0, d1, [x29, #-16]
  4174ec:	ldr	x8, [x19]
  4174f0:	sub	x1, x29, #0x10
  4174f4:	add	x2, sp, #0x40
  4174f8:	mov	x0, x19
  4174fc:	ldr	x8, [x8, #168]
  417500:	blr	x8
  417504:	ldr	d0, [x29, #88]
  417508:	fsub	d1, d14, d13
  41750c:	fsub	d2, d10, d0
  417510:	fadd	d13, d13, d2
  417514:	fadd	d0, d1, d0
  417518:	fcmp	d13, d14
  41751c:	fcsel	d0, d0, d9, gt
  417520:	str	d0, [x29, #88]
  417524:	b.le	4174a0 <sqrt@plt+0x15a80>
  417528:	ldp	d0, d1, [x21]
  41752c:	fmov	d9, #5.000000000000000000e-01
  417530:	sub	x0, x29, #0x20
  417534:	fmul	d0, d0, d9
  417538:	fsub	d0, d0, d8
  41753c:	fmul	d1, d1, d9
  417540:	bl	40fbf8 <sqrt@plt+0xe1d8>
  417544:	sub	x1, x29, #0x20
  417548:	mov	x0, x20
  41754c:	bl	40fc9c <sqrt@plt+0xe27c>
  417550:	stp	d0, d1, [x29, #-16]
  417554:	ldp	d0, d1, [x21]
  417558:	add	x0, sp, #0x30
  41755c:	fmul	d0, d0, d9
  417560:	fsub	d0, d8, d0
  417564:	fmul	d1, d1, d9
  417568:	bl	40fbf8 <sqrt@plt+0xe1d8>
  41756c:	add	x1, sp, #0x30
  417570:	mov	x0, x20
  417574:	bl	40fc9c <sqrt@plt+0xe27c>
  417578:	stp	d0, d1, [x29, #-48]
  41757c:	sub	x1, x29, #0x10
  417580:	sub	x2, x29, #0x30
  417584:	add	x3, sp, #0x40
  417588:	add	x4, x29, #0x58
  41758c:	mov	x0, x19
  417590:	mov	v0.16b, v10.16b
  417594:	bl	418704 <sqrt@plt+0x16ce4>
  417598:	ldp	d0, d1, [x21]
  41759c:	add	x0, sp, #0x20
  4175a0:	fmul	d0, d0, d9
  4175a4:	fmul	d1, d1, d9
  4175a8:	fsub	d0, d8, d0
  4175ac:	fsub	d1, d1, d8
  4175b0:	bl	40fbf8 <sqrt@plt+0xe1d8>
  4175b4:	add	x1, sp, #0x20
  4175b8:	mov	x0, x20
  4175bc:	bl	40fc9c <sqrt@plt+0xe27c>
  4175c0:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  4175c4:	adrp	x9, 423000 <_ZdlPvm@@Base+0x64dc>
  4175c8:	ldr	d4, [x8, #1720]
  4175cc:	stp	d0, d1, [sp, #48]
  4175d0:	ldr	d0, [sp, #24]
  4175d4:	ldr	d3, [x9, #1752]
  4175d8:	ldr	d2, [x29, #88]
  4175dc:	adrp	x22, 423000 <_ZdlPvm@@Base+0x64dc>
  4175e0:	fsub	d0, d4, d0
  4175e4:	fadd	d0, d0, d3
  4175e8:	fcmp	d2, #0.0
  4175ec:	fmul	d13, d0, d8
  4175f0:	str	d4, [sp, #8]
  4175f4:	b.ne	417668 <sqrt@plt+0x15c48>  // b.any
  4175f8:	ldr	d0, [x22, #872]
  4175fc:	fmov	d1, xzr
  417600:	fdiv	d1, d1, d8
  417604:	fadd	d11, d1, d0
  417608:	mov	v0.16b, v11.16b
  41760c:	bl	4016a0 <cos@plt>
  417610:	mov	v12.16b, v0.16b
  417614:	mov	v0.16b, v11.16b
  417618:	bl	4018f0 <sin@plt>
  41761c:	mov	v1.16b, v0.16b
  417620:	sub	x0, x29, #0x30
  417624:	mov	v0.16b, v12.16b
  417628:	bl	40fbf8 <sqrt@plt+0xe1d8>
  41762c:	sub	x0, x29, #0x30
  417630:	mov	v0.16b, v8.16b
  417634:	bl	40fcb0 <sqrt@plt+0xe290>
  417638:	add	x0, sp, #0x30
  41763c:	sub	x1, x29, #0x20
  417640:	stp	d0, d1, [x29, #-32]
  417644:	bl	40fc9c <sqrt@plt+0xe27c>
  417648:	stp	d0, d1, [x29, #-16]
  41764c:	ldr	x8, [x19]
  417650:	sub	x1, x29, #0x10
  417654:	add	x2, sp, #0x40
  417658:	mov	x0, x19
  41765c:	ldr	x8, [x8, #168]
  417660:	blr	x8
  417664:	ldr	d2, [x29, #88]
  417668:	fsub	d0, d10, d2
  41766c:	fmov	d1, xzr
  417670:	fadd	d15, d0, d1
  417674:	fadd	d0, d13, d2
  417678:	fcmp	d15, d13
  41767c:	fcsel	d0, d0, d1, gt
  417680:	str	d0, [x29, #88]
  417684:	b.gt	41771c <sqrt@plt+0x15cfc>
  417688:	mov	v9.16b, v10.16b
  41768c:	ldr	d10, [x22, #872]
  417690:	fdiv	d0, d15, d8
  417694:	fadd	d11, d0, d10
  417698:	mov	v0.16b, v11.16b
  41769c:	bl	4016a0 <cos@plt>
  4176a0:	mov	v12.16b, v0.16b
  4176a4:	mov	v0.16b, v11.16b
  4176a8:	bl	4018f0 <sin@plt>
  4176ac:	mov	v1.16b, v0.16b
  4176b0:	sub	x0, x29, #0x30
  4176b4:	mov	v0.16b, v12.16b
  4176b8:	bl	40fbf8 <sqrt@plt+0xe1d8>
  4176bc:	sub	x0, x29, #0x30
  4176c0:	mov	v0.16b, v8.16b
  4176c4:	bl	40fcb0 <sqrt@plt+0xe290>
  4176c8:	add	x0, sp, #0x30
  4176cc:	sub	x1, x29, #0x20
  4176d0:	stp	d0, d1, [x29, #-32]
  4176d4:	bl	40fc9c <sqrt@plt+0xe27c>
  4176d8:	stp	d0, d1, [x29, #-16]
  4176dc:	ldr	x8, [x19]
  4176e0:	sub	x1, x29, #0x10
  4176e4:	add	x2, sp, #0x40
  4176e8:	mov	x0, x19
  4176ec:	ldr	x8, [x8, #168]
  4176f0:	blr	x8
  4176f4:	ldr	d0, [x29, #88]
  4176f8:	fsub	d1, d13, d15
  4176fc:	fsub	d2, d9, d0
  417700:	fadd	d15, d15, d2
  417704:	fadd	d0, d1, d0
  417708:	fmov	d1, xzr
  41770c:	fcmp	d15, d13
  417710:	fcsel	d0, d0, d1, gt
  417714:	str	d0, [x29, #88]
  417718:	b.le	417690 <sqrt@plt+0x15c70>
  41771c:	str	xzr, [x29, #88]
  417720:	ldp	d0, d1, [x21]
  417724:	fmov	d10, #5.000000000000000000e-01
  417728:	add	x0, sp, #0x20
  41772c:	fmul	d0, d0, d10
  417730:	fmul	d1, d1, d10
  417734:	fsub	d0, d8, d0
  417738:	fsub	d1, d1, d8
  41773c:	bl	40fbf8 <sqrt@plt+0xe1d8>
  417740:	add	x1, sp, #0x20
  417744:	mov	x0, x20
  417748:	bl	40fc9c <sqrt@plt+0xe27c>
  41774c:	ldr	d2, [x29, #88]
  417750:	stp	d0, d1, [sp, #48]
  417754:	fcmp	d2, #0.0
  417758:	b.ne	4177cc <sqrt@plt+0x15dac>  // b.any
  41775c:	ldr	d1, [sp, #8]
  417760:	fmov	d0, xzr
  417764:	fdiv	d0, d0, d8
  417768:	fadd	d11, d0, d1
  41776c:	mov	v0.16b, v11.16b
  417770:	bl	4016a0 <cos@plt>
  417774:	mov	v12.16b, v0.16b
  417778:	mov	v0.16b, v11.16b
  41777c:	bl	4018f0 <sin@plt>
  417780:	mov	v1.16b, v0.16b
  417784:	sub	x0, x29, #0x30
  417788:	mov	v0.16b, v12.16b
  41778c:	bl	40fbf8 <sqrt@plt+0xe1d8>
  417790:	sub	x0, x29, #0x30
  417794:	mov	v0.16b, v8.16b
  417798:	bl	40fcb0 <sqrt@plt+0xe290>
  41779c:	add	x0, sp, #0x30
  4177a0:	sub	x1, x29, #0x20
  4177a4:	stp	d0, d1, [x29, #-32]
  4177a8:	bl	40fc9c <sqrt@plt+0xe27c>
  4177ac:	stp	d0, d1, [x29, #-16]
  4177b0:	ldr	x8, [x19]
  4177b4:	sub	x1, x29, #0x10
  4177b8:	add	x2, sp, #0x40
  4177bc:	mov	x0, x19
  4177c0:	ldr	x8, [x8, #168]
  4177c4:	blr	x8
  4177c8:	ldr	d2, [x29, #88]
  4177cc:	ldp	d15, d10, [sp]
  4177d0:	fmov	d9, xzr
  4177d4:	fsub	d0, d15, d2
  4177d8:	fadd	d13, d0, d9
  4177dc:	fadd	d0, d14, d2
  4177e0:	fcmp	d13, d14
  4177e4:	fcsel	d0, d0, d9, gt
  4177e8:	str	d0, [x29, #88]
  4177ec:	b.gt	417878 <sqrt@plt+0x15e58>
  4177f0:	fdiv	d0, d13, d8
  4177f4:	fadd	d11, d0, d10
  4177f8:	mov	v0.16b, v11.16b
  4177fc:	bl	4016a0 <cos@plt>
  417800:	mov	v12.16b, v0.16b
  417804:	mov	v0.16b, v11.16b
  417808:	bl	4018f0 <sin@plt>
  41780c:	mov	v1.16b, v0.16b
  417810:	sub	x0, x29, #0x30
  417814:	mov	v0.16b, v12.16b
  417818:	bl	40fbf8 <sqrt@plt+0xe1d8>
  41781c:	sub	x0, x29, #0x30
  417820:	mov	v0.16b, v8.16b
  417824:	bl	40fcb0 <sqrt@plt+0xe290>
  417828:	add	x0, sp, #0x30
  41782c:	sub	x1, x29, #0x20
  417830:	stp	d0, d1, [x29, #-32]
  417834:	bl	40fc9c <sqrt@plt+0xe27c>
  417838:	stp	d0, d1, [x29, #-16]
  41783c:	ldr	x8, [x19]
  417840:	sub	x1, x29, #0x10
  417844:	add	x2, sp, #0x40
  417848:	mov	x0, x19
  41784c:	ldr	x8, [x8, #168]
  417850:	blr	x8
  417854:	ldr	d0, [x29, #88]
  417858:	fsub	d1, d14, d13
  41785c:	fsub	d2, d15, d0
  417860:	fadd	d13, d13, d2
  417864:	fadd	d0, d1, d0
  417868:	fcmp	d13, d14
  41786c:	fcsel	d0, d0, d9, gt
  417870:	str	d0, [x29, #88]
  417874:	b.le	4177f0 <sqrt@plt+0x15dd0>
  417878:	ldp	d0, d1, [x21]
  41787c:	fmov	d10, #5.000000000000000000e-01
  417880:	fmov	d9, #-5.000000000000000000e-01
  417884:	sub	x0, x29, #0x20
  417888:	fmul	d1, d1, d10
  41788c:	fmul	d0, d0, d9
  417890:	fsub	d1, d1, d8
  417894:	bl	40fbf8 <sqrt@plt+0xe1d8>
  417898:	sub	x1, x29, #0x20
  41789c:	mov	x0, x20
  4178a0:	bl	40fc9c <sqrt@plt+0xe27c>
  4178a4:	stp	d0, d1, [x29, #-16]
  4178a8:	ldp	d0, d1, [x21]
  4178ac:	add	x0, sp, #0x30
  4178b0:	fmul	d1, d1, d10
  4178b4:	fmul	d0, d0, d9
  4178b8:	fsub	d1, d8, d1
  4178bc:	bl	40fbf8 <sqrt@plt+0xe1d8>
  4178c0:	add	x1, sp, #0x30
  4178c4:	mov	x0, x20
  4178c8:	bl	40fc9c <sqrt@plt+0xe27c>
  4178cc:	stp	d0, d1, [x29, #-48]
  4178d0:	sub	x1, x29, #0x10
  4178d4:	sub	x2, x29, #0x30
  4178d8:	add	x3, sp, #0x40
  4178dc:	add	x4, x29, #0x58
  4178e0:	mov	x0, x19
  4178e4:	mov	v0.16b, v15.16b
  4178e8:	bl	418704 <sqrt@plt+0x16ce4>
  4178ec:	ldp	d0, d1, [x21]
  4178f0:	add	x0, sp, #0x20
  4178f4:	fmul	d0, d0, d10
  4178f8:	fmul	d1, d1, d10
  4178fc:	fsub	d0, d8, d0
  417900:	fsub	d1, d8, d1
  417904:	bl	40fbf8 <sqrt@plt+0xe1d8>
  417908:	add	x1, sp, #0x20
  41790c:	mov	x0, x20
  417910:	bl	40fc9c <sqrt@plt+0xe27c>
  417914:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  417918:	adrp	x9, 423000 <_ZdlPvm@@Base+0x64dc>
  41791c:	ldr	d4, [x8, #1728]
  417920:	stp	d0, d1, [sp, #48]
  417924:	ldr	d0, [sp, #24]
  417928:	ldr	d3, [x9, #1760]
  41792c:	ldr	d2, [x29, #88]
  417930:	adrp	x22, 423000 <_ZdlPvm@@Base+0x64dc>
  417934:	fsub	d0, d4, d0
  417938:	fadd	d0, d0, d3
  41793c:	fcmp	d2, #0.0
  417940:	fmul	d13, d0, d8
  417944:	str	d4, [sp, #8]
  417948:	b.ne	4179bc <sqrt@plt+0x15f9c>  // b.any
  41794c:	ldr	d0, [x22, #1680]
  417950:	fmov	d1, xzr
  417954:	fdiv	d1, d1, d8
  417958:	fadd	d11, d1, d0
  41795c:	mov	v0.16b, v11.16b
  417960:	bl	4016a0 <cos@plt>
  417964:	mov	v12.16b, v0.16b
  417968:	mov	v0.16b, v11.16b
  41796c:	bl	4018f0 <sin@plt>
  417970:	mov	v1.16b, v0.16b
  417974:	sub	x0, x29, #0x30
  417978:	mov	v0.16b, v12.16b
  41797c:	bl	40fbf8 <sqrt@plt+0xe1d8>
  417980:	sub	x0, x29, #0x30
  417984:	mov	v0.16b, v8.16b
  417988:	bl	40fcb0 <sqrt@plt+0xe290>
  41798c:	add	x0, sp, #0x30
  417990:	sub	x1, x29, #0x20
  417994:	stp	d0, d1, [x29, #-32]
  417998:	bl	40fc9c <sqrt@plt+0xe27c>
  41799c:	stp	d0, d1, [x29, #-16]
  4179a0:	ldr	x8, [x19]
  4179a4:	sub	x1, x29, #0x10
  4179a8:	add	x2, sp, #0x40
  4179ac:	mov	x0, x19
  4179b0:	ldr	x8, [x8, #168]
  4179b4:	blr	x8
  4179b8:	ldr	d2, [x29, #88]
  4179bc:	fsub	d0, d15, d2
  4179c0:	fmov	d1, xzr
  4179c4:	mov	v9.16b, v15.16b
  4179c8:	fadd	d15, d0, d1
  4179cc:	fadd	d0, d13, d2
  4179d0:	fcmp	d15, d13
  4179d4:	fcsel	d0, d0, d1, gt
  4179d8:	str	d0, [x29, #88]
  4179dc:	b.gt	417a70 <sqrt@plt+0x16050>
  4179e0:	ldr	d10, [x22, #1680]
  4179e4:	fdiv	d0, d15, d8
  4179e8:	fadd	d11, d0, d10
  4179ec:	mov	v0.16b, v11.16b
  4179f0:	bl	4016a0 <cos@plt>
  4179f4:	mov	v12.16b, v0.16b
  4179f8:	mov	v0.16b, v11.16b
  4179fc:	bl	4018f0 <sin@plt>
  417a00:	mov	v1.16b, v0.16b
  417a04:	sub	x0, x29, #0x30
  417a08:	mov	v0.16b, v12.16b
  417a0c:	bl	40fbf8 <sqrt@plt+0xe1d8>
  417a10:	sub	x0, x29, #0x30
  417a14:	mov	v0.16b, v8.16b
  417a18:	bl	40fcb0 <sqrt@plt+0xe290>
  417a1c:	add	x0, sp, #0x30
  417a20:	sub	x1, x29, #0x20
  417a24:	stp	d0, d1, [x29, #-32]
  417a28:	bl	40fc9c <sqrt@plt+0xe27c>
  417a2c:	stp	d0, d1, [x29, #-16]
  417a30:	ldr	x8, [x19]
  417a34:	sub	x1, x29, #0x10
  417a38:	add	x2, sp, #0x40
  417a3c:	mov	x0, x19
  417a40:	ldr	x8, [x8, #168]
  417a44:	blr	x8
  417a48:	ldr	d0, [x29, #88]
  417a4c:	fsub	d1, d13, d15
  417a50:	fsub	d2, d9, d0
  417a54:	fadd	d15, d15, d2
  417a58:	fadd	d0, d1, d0
  417a5c:	fmov	d1, xzr
  417a60:	fcmp	d15, d13
  417a64:	fcsel	d0, d0, d1, gt
  417a68:	str	d0, [x29, #88]
  417a6c:	b.le	4179e4 <sqrt@plt+0x15fc4>
  417a70:	str	xzr, [x29, #88]
  417a74:	ldp	d0, d1, [x21]
  417a78:	fmov	d2, #5.000000000000000000e-01
  417a7c:	add	x0, sp, #0x20
  417a80:	fmul	d0, d0, d2
  417a84:	fmul	d1, d1, d2
  417a88:	fsub	d0, d8, d0
  417a8c:	fsub	d1, d8, d1
  417a90:	bl	40fbf8 <sqrt@plt+0xe1d8>
  417a94:	add	x1, sp, #0x20
  417a98:	mov	x0, x20
  417a9c:	bl	40fc9c <sqrt@plt+0xe27c>
  417aa0:	ldr	d2, [x29, #88]
  417aa4:	ldr	d13, [sp, #8]
  417aa8:	stp	d0, d1, [sp, #48]
  417aac:	fcmp	d2, #0.0
  417ab0:	b.ne	417b20 <sqrt@plt+0x16100>  // b.any
  417ab4:	fmov	d0, xzr
  417ab8:	fdiv	d0, d0, d8
  417abc:	fadd	d10, d0, d13
  417ac0:	mov	v0.16b, v10.16b
  417ac4:	bl	4016a0 <cos@plt>
  417ac8:	mov	v11.16b, v0.16b
  417acc:	mov	v0.16b, v10.16b
  417ad0:	bl	4018f0 <sin@plt>
  417ad4:	mov	v1.16b, v0.16b
  417ad8:	sub	x0, x29, #0x30
  417adc:	mov	v0.16b, v11.16b
  417ae0:	bl	40fbf8 <sqrt@plt+0xe1d8>
  417ae4:	sub	x0, x29, #0x30
  417ae8:	mov	v0.16b, v8.16b
  417aec:	bl	40fcb0 <sqrt@plt+0xe290>
  417af0:	add	x0, sp, #0x30
  417af4:	sub	x1, x29, #0x20
  417af8:	stp	d0, d1, [x29, #-32]
  417afc:	bl	40fc9c <sqrt@plt+0xe27c>
  417b00:	stp	d0, d1, [x29, #-16]
  417b04:	ldr	x8, [x19]
  417b08:	sub	x1, x29, #0x10
  417b0c:	add	x2, sp, #0x40
  417b10:	mov	x0, x19
  417b14:	ldr	x8, [x8, #168]
  417b18:	blr	x8
  417b1c:	ldr	d2, [x29, #88]
  417b20:	ldr	d15, [sp, #16]
  417b24:	fmov	d9, xzr
  417b28:	fsub	d0, d15, d2
  417b2c:	fadd	d12, d0, d9
  417b30:	fadd	d0, d14, d2
  417b34:	fcmp	d12, d14
  417b38:	fcsel	d0, d0, d9, gt
  417b3c:	str	d0, [x29, #88]
  417b40:	b.gt	417bcc <sqrt@plt+0x161ac>
  417b44:	fdiv	d0, d12, d8
  417b48:	fadd	d10, d0, d13
  417b4c:	mov	v0.16b, v10.16b
  417b50:	bl	4016a0 <cos@plt>
  417b54:	mov	v11.16b, v0.16b
  417b58:	mov	v0.16b, v10.16b
  417b5c:	bl	4018f0 <sin@plt>
  417b60:	mov	v1.16b, v0.16b
  417b64:	sub	x0, x29, #0x30
  417b68:	mov	v0.16b, v11.16b
  417b6c:	bl	40fbf8 <sqrt@plt+0xe1d8>
  417b70:	sub	x0, x29, #0x30
  417b74:	mov	v0.16b, v8.16b
  417b78:	bl	40fcb0 <sqrt@plt+0xe290>
  417b7c:	add	x0, sp, #0x30
  417b80:	sub	x1, x29, #0x20
  417b84:	stp	d0, d1, [x29, #-32]
  417b88:	bl	40fc9c <sqrt@plt+0xe27c>
  417b8c:	stp	d0, d1, [x29, #-16]
  417b90:	ldr	x8, [x19]
  417b94:	sub	x1, x29, #0x10
  417b98:	add	x2, sp, #0x40
  417b9c:	mov	x0, x19
  417ba0:	ldr	x8, [x8, #168]
  417ba4:	blr	x8
  417ba8:	ldr	d0, [x29, #88]
  417bac:	fsub	d1, d14, d12
  417bb0:	fsub	d2, d15, d0
  417bb4:	fadd	d12, d12, d2
  417bb8:	fadd	d0, d1, d0
  417bbc:	fcmp	d12, d14
  417bc0:	fcsel	d0, d0, d9, gt
  417bc4:	str	d0, [x29, #88]
  417bc8:	b.le	417b44 <sqrt@plt+0x16124>
  417bcc:	ldp	d0, d1, [x21]
  417bd0:	fmov	d9, #5.000000000000000000e-01
  417bd4:	fmov	d10, #-5.000000000000000000e-01
  417bd8:	sub	x0, x29, #0x20
  417bdc:	fmul	d0, d0, d9
  417be0:	fsub	d0, d8, d0
  417be4:	fmul	d1, d1, d10
  417be8:	bl	40fbf8 <sqrt@plt+0xe1d8>
  417bec:	sub	x1, x29, #0x20
  417bf0:	mov	x0, x20
  417bf4:	bl	40fc9c <sqrt@plt+0xe27c>
  417bf8:	stp	d0, d1, [x29, #-16]
  417bfc:	ldp	d0, d1, [x21]
  417c00:	add	x0, sp, #0x30
  417c04:	fmul	d0, d0, d9
  417c08:	fsub	d0, d0, d8
  417c0c:	fmul	d1, d1, d10
  417c10:	bl	40fbf8 <sqrt@plt+0xe1d8>
  417c14:	add	x1, sp, #0x30
  417c18:	mov	x0, x20
  417c1c:	bl	40fc9c <sqrt@plt+0xe27c>
  417c20:	stp	d0, d1, [x29, #-48]
  417c24:	sub	x1, x29, #0x10
  417c28:	sub	x2, x29, #0x30
  417c2c:	add	x3, sp, #0x40
  417c30:	add	x4, x29, #0x58
  417c34:	mov	x0, x19
  417c38:	mov	v0.16b, v15.16b
  417c3c:	bl	418704 <sqrt@plt+0x16ce4>
  417c40:	ldp	d0, d1, [x21]
  417c44:	add	x0, sp, #0x20
  417c48:	fmul	d0, d0, d9
  417c4c:	fmul	d1, d1, d9
  417c50:	fsub	d0, d0, d8
  417c54:	fsub	d1, d8, d1
  417c58:	bl	40fbf8 <sqrt@plt+0xe1d8>
  417c5c:	add	x1, sp, #0x20
  417c60:	mov	x0, x20
  417c64:	bl	40fc9c <sqrt@plt+0xe27c>
  417c68:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  417c6c:	adrp	x9, 423000 <_ZdlPvm@@Base+0x64dc>
  417c70:	ldr	d3, [x8, #1744]
  417c74:	stp	d0, d1, [sp, #48]
  417c78:	ldr	d0, [sp, #24]
  417c7c:	ldr	d4, [x9, #1768]
  417c80:	ldr	d2, [x29, #88]
  417c84:	adrp	x20, 423000 <_ZdlPvm@@Base+0x64dc>
  417c88:	fsub	d0, d3, d0
  417c8c:	fadd	d0, d0, d4
  417c90:	fcmp	d2, #0.0
  417c94:	fmul	d12, d0, d8
  417c98:	b.ne	417d0c <sqrt@plt+0x162ec>  // b.any
  417c9c:	ldr	d0, [x20, #1736]
  417ca0:	fmov	d1, xzr
  417ca4:	fdiv	d1, d1, d8
  417ca8:	fadd	d10, d1, d0
  417cac:	mov	v0.16b, v10.16b
  417cb0:	bl	4016a0 <cos@plt>
  417cb4:	mov	v11.16b, v0.16b
  417cb8:	mov	v0.16b, v10.16b
  417cbc:	bl	4018f0 <sin@plt>
  417cc0:	mov	v1.16b, v0.16b
  417cc4:	sub	x0, x29, #0x30
  417cc8:	mov	v0.16b, v11.16b
  417ccc:	bl	40fbf8 <sqrt@plt+0xe1d8>
  417cd0:	sub	x0, x29, #0x30
  417cd4:	mov	v0.16b, v8.16b
  417cd8:	bl	40fcb0 <sqrt@plt+0xe290>
  417cdc:	add	x0, sp, #0x30
  417ce0:	sub	x1, x29, #0x20
  417ce4:	stp	d0, d1, [x29, #-32]
  417ce8:	bl	40fc9c <sqrt@plt+0xe27c>
  417cec:	stp	d0, d1, [x29, #-16]
  417cf0:	ldr	x8, [x19]
  417cf4:	sub	x1, x29, #0x10
  417cf8:	add	x2, sp, #0x40
  417cfc:	mov	x0, x19
  417d00:	ldr	x8, [x8, #168]
  417d04:	blr	x8
  417d08:	ldr	d2, [x29, #88]
  417d0c:	fsub	d0, d15, d2
  417d10:	fmov	d9, xzr
  417d14:	fadd	d13, d0, d9
  417d18:	fadd	d0, d12, d2
  417d1c:	fcmp	d13, d12
  417d20:	fcsel	d0, d0, d9, gt
  417d24:	str	d0, [x29, #88]
  417d28:	b.gt	417db8 <sqrt@plt+0x16398>
  417d2c:	ldr	d14, [x20, #1736]
  417d30:	fdiv	d0, d13, d8
  417d34:	fadd	d10, d0, d14
  417d38:	mov	v0.16b, v10.16b
  417d3c:	bl	4016a0 <cos@plt>
  417d40:	mov	v11.16b, v0.16b
  417d44:	mov	v0.16b, v10.16b
  417d48:	bl	4018f0 <sin@plt>
  417d4c:	mov	v1.16b, v0.16b
  417d50:	sub	x0, x29, #0x30
  417d54:	mov	v0.16b, v11.16b
  417d58:	bl	40fbf8 <sqrt@plt+0xe1d8>
  417d5c:	sub	x0, x29, #0x30
  417d60:	mov	v0.16b, v8.16b
  417d64:	bl	40fcb0 <sqrt@plt+0xe290>
  417d68:	add	x0, sp, #0x30
  417d6c:	sub	x1, x29, #0x20
  417d70:	stp	d0, d1, [x29, #-32]
  417d74:	bl	40fc9c <sqrt@plt+0xe27c>
  417d78:	stp	d0, d1, [x29, #-16]
  417d7c:	ldr	x8, [x19]
  417d80:	sub	x1, x29, #0x10
  417d84:	add	x2, sp, #0x40
  417d88:	mov	x0, x19
  417d8c:	ldr	x8, [x8, #168]
  417d90:	blr	x8
  417d94:	ldr	d0, [x29, #88]
  417d98:	fsub	d1, d12, d13
  417d9c:	fsub	d2, d15, d0
  417da0:	fadd	d13, d13, d2
  417da4:	fadd	d0, d1, d0
  417da8:	fcmp	d13, d12
  417dac:	fcsel	d0, d0, d9, gt
  417db0:	str	d0, [x29, #88]
  417db4:	b.le	417d30 <sqrt@plt+0x16310>
  417db8:	ldp	x20, x19, [sp, #256]
  417dbc:	ldp	x22, x21, [sp, #240]
  417dc0:	ldr	x28, [sp, #224]
  417dc4:	ldp	x29, x30, [sp, #208]
  417dc8:	ldp	d9, d8, [sp, #192]
  417dcc:	ldp	d11, d10, [sp, #176]
  417dd0:	ldp	d13, d12, [sp, #160]
  417dd4:	ldp	d15, d14, [sp, #144]
  417dd8:	add	sp, sp, #0x110
  417ddc:	ret
  417de0:	sub	sp, sp, #0xd0
  417de4:	str	d12, [sp, #112]
  417de8:	stp	d11, d10, [sp, #128]
  417dec:	stp	d9, d8, [sp, #144]
  417df0:	stp	x29, x30, [sp, #160]
  417df4:	stp	x22, x21, [sp, #176]
  417df8:	stp	x20, x19, [sp, #192]
  417dfc:	add	x29, sp, #0x70
  417e00:	fmov	d9, #2.000000000000000000e+00
  417e04:	mov	v8.16b, v0.16b
  417e08:	mov	x20, x0
  417e0c:	mov	x0, x2
  417e10:	mov	v0.16b, v9.16b
  417e14:	mov	x19, x3
  417e18:	mov	x22, x2
  417e1c:	mov	x21, x1
  417e20:	bl	40fb90 <sqrt@plt+0xe170>
  417e24:	sub	x1, x29, #0x20
  417e28:	mov	x0, x21
  417e2c:	stp	d0, d1, [x29, #-32]
  417e30:	bl	40fb7c <sqrt@plt+0xe15c>
  417e34:	stp	d0, d1, [x29, #-16]
  417e38:	sub	x0, x29, #0x30
  417e3c:	fmov	d0, xzr
  417e40:	mov	v1.16b, v8.16b
  417e44:	bl	40fbf8 <sqrt@plt+0xe1d8>
  417e48:	sub	x0, x29, #0x10
  417e4c:	sub	x1, x29, #0x30
  417e50:	bl	40fc9c <sqrt@plt+0xe27c>
  417e54:	stp	d0, d1, [x29, #-32]
  417e58:	add	x0, sp, #0x20
  417e5c:	mov	v0.16b, v8.16b
  417e60:	mov	v1.16b, v8.16b
  417e64:	bl	40fbf8 <sqrt@plt+0xe1d8>
  417e68:	sub	x0, x29, #0x10
  417e6c:	add	x1, sp, #0x20
  417e70:	bl	40fc9c <sqrt@plt+0xe27c>
  417e74:	stp	d0, d1, [sp, #48]
  417e78:	mov	x0, sp
  417e7c:	fmov	d1, xzr
  417e80:	mov	v0.16b, v8.16b
  417e84:	bl	40fbf8 <sqrt@plt+0xe1d8>
  417e88:	sub	x0, x29, #0x10
  417e8c:	mov	x1, sp
  417e90:	bl	40fc9c <sqrt@plt+0xe27c>
  417e94:	stp	d0, d1, [sp, #16]
  417e98:	ldr	x8, [x20]
  417e9c:	sub	x1, x29, #0x20
  417ea0:	add	x2, sp, #0x30
  417ea4:	add	x3, sp, #0x10
  417ea8:	ldr	x8, [x8, #72]
  417eac:	mov	x0, x20
  417eb0:	mov	x4, x19
  417eb4:	blr	x8
  417eb8:	ldp	d0, d1, [x22]
  417ebc:	fmov	d11, #-5.000000000000000000e-01
  417ec0:	fmov	d12, #5.000000000000000000e-01
  417ec4:	sub	x0, x29, #0x20
  417ec8:	fmul	d0, d0, d11
  417ecc:	fmul	d1, d1, d12
  417ed0:	bl	40fbf8 <sqrt@plt+0xe1d8>
  417ed4:	sub	x1, x29, #0x20
  417ed8:	mov	x0, x21
  417edc:	bl	40fc9c <sqrt@plt+0xe27c>
  417ee0:	stp	d0, d1, [x29, #-16]
  417ee4:	sub	x0, x29, #0x30
  417ee8:	fmov	d1, xzr
  417eec:	mov	v0.16b, v8.16b
  417ef0:	bl	40fbf8 <sqrt@plt+0xe1d8>
  417ef4:	sub	x0, x29, #0x10
  417ef8:	sub	x1, x29, #0x30
  417efc:	bl	40fc9c <sqrt@plt+0xe27c>
  417f00:	fneg	d10, d8
  417f04:	stp	d0, d1, [x29, #-32]
  417f08:	add	x0, sp, #0x20
  417f0c:	mov	v0.16b, v8.16b
  417f10:	mov	v1.16b, v10.16b
  417f14:	bl	40fbf8 <sqrt@plt+0xe1d8>
  417f18:	sub	x0, x29, #0x10
  417f1c:	add	x1, sp, #0x20
  417f20:	bl	40fc9c <sqrt@plt+0xe27c>
  417f24:	stp	d0, d1, [sp, #48]
  417f28:	mov	x0, sp
  417f2c:	fmov	d0, xzr
  417f30:	mov	v1.16b, v10.16b
  417f34:	bl	40fbf8 <sqrt@plt+0xe1d8>
  417f38:	sub	x0, x29, #0x10
  417f3c:	mov	x1, sp
  417f40:	bl	40fc9c <sqrt@plt+0xe27c>
  417f44:	stp	d0, d1, [sp, #16]
  417f48:	ldr	x8, [x20]
  417f4c:	sub	x1, x29, #0x20
  417f50:	add	x2, sp, #0x30
  417f54:	add	x3, sp, #0x10
  417f58:	ldr	x8, [x8, #72]
  417f5c:	mov	x0, x20
  417f60:	mov	x4, x19
  417f64:	blr	x8
  417f68:	mov	x0, x22
  417f6c:	mov	v0.16b, v9.16b
  417f70:	bl	40fb90 <sqrt@plt+0xe170>
  417f74:	sub	x1, x29, #0x20
  417f78:	mov	x0, x21
  417f7c:	stp	d0, d1, [x29, #-32]
  417f80:	bl	40fc9c <sqrt@plt+0xe27c>
  417f84:	stp	d0, d1, [x29, #-16]
  417f88:	sub	x0, x29, #0x30
  417f8c:	fmov	d0, xzr
  417f90:	mov	v1.16b, v10.16b
  417f94:	bl	40fbf8 <sqrt@plt+0xe1d8>
  417f98:	sub	x0, x29, #0x10
  417f9c:	sub	x1, x29, #0x30
  417fa0:	bl	40fc9c <sqrt@plt+0xe27c>
  417fa4:	stp	d0, d1, [x29, #-32]
  417fa8:	add	x0, sp, #0x20
  417fac:	mov	v0.16b, v10.16b
  417fb0:	mov	v1.16b, v10.16b
  417fb4:	bl	40fbf8 <sqrt@plt+0xe1d8>
  417fb8:	sub	x0, x29, #0x10
  417fbc:	add	x1, sp, #0x20
  417fc0:	bl	40fc9c <sqrt@plt+0xe27c>
  417fc4:	stp	d0, d1, [sp, #48]
  417fc8:	mov	x0, sp
  417fcc:	fmov	d1, xzr
  417fd0:	mov	v0.16b, v10.16b
  417fd4:	bl	40fbf8 <sqrt@plt+0xe1d8>
  417fd8:	sub	x0, x29, #0x10
  417fdc:	mov	x1, sp
  417fe0:	bl	40fc9c <sqrt@plt+0xe27c>
  417fe4:	stp	d0, d1, [sp, #16]
  417fe8:	ldr	x8, [x20]
  417fec:	sub	x1, x29, #0x20
  417ff0:	add	x2, sp, #0x30
  417ff4:	add	x3, sp, #0x10
  417ff8:	ldr	x8, [x8, #72]
  417ffc:	mov	x0, x20
  418000:	mov	x4, x19
  418004:	blr	x8
  418008:	ldp	d0, d1, [x22]
  41800c:	sub	x0, x29, #0x20
  418010:	fmul	d0, d0, d12
  418014:	fmul	d1, d1, d11
  418018:	bl	40fbf8 <sqrt@plt+0xe1d8>
  41801c:	sub	x1, x29, #0x20
  418020:	mov	x0, x21
  418024:	bl	40fc9c <sqrt@plt+0xe27c>
  418028:	stp	d0, d1, [x29, #-16]
  41802c:	sub	x0, x29, #0x30
  418030:	fmov	d1, xzr
  418034:	mov	v0.16b, v10.16b
  418038:	bl	40fbf8 <sqrt@plt+0xe1d8>
  41803c:	sub	x0, x29, #0x10
  418040:	sub	x1, x29, #0x30
  418044:	bl	40fc9c <sqrt@plt+0xe27c>
  418048:	stp	d0, d1, [x29, #-32]
  41804c:	add	x0, sp, #0x20
  418050:	mov	v0.16b, v10.16b
  418054:	mov	v1.16b, v8.16b
  418058:	bl	40fbf8 <sqrt@plt+0xe1d8>
  41805c:	sub	x0, x29, #0x10
  418060:	add	x1, sp, #0x20
  418064:	bl	40fc9c <sqrt@plt+0xe27c>
  418068:	stp	d0, d1, [sp, #48]
  41806c:	mov	x0, sp
  418070:	fmov	d0, xzr
  418074:	mov	v1.16b, v8.16b
  418078:	bl	40fbf8 <sqrt@plt+0xe1d8>
  41807c:	sub	x0, x29, #0x10
  418080:	mov	x1, sp
  418084:	bl	40fc9c <sqrt@plt+0xe27c>
  418088:	stp	d0, d1, [sp, #16]
  41808c:	ldr	x8, [x20]
  418090:	sub	x1, x29, #0x20
  418094:	add	x2, sp, #0x30
  418098:	add	x3, sp, #0x10
  41809c:	ldr	x8, [x8, #72]
  4180a0:	mov	x0, x20
  4180a4:	mov	x4, x19
  4180a8:	blr	x8
  4180ac:	sub	x0, x29, #0x20
  4180b0:	bl	40fbf0 <sqrt@plt+0xe1d0>
  4180b4:	ldp	d0, d1, [x22]
  4180b8:	sub	x0, x29, #0x30
  4180bc:	fmul	d1, d1, d12
  4180c0:	fmul	d0, d0, d11
  4180c4:	fsub	d1, d1, d8
  4180c8:	bl	40fbf8 <sqrt@plt+0xe1d8>
  4180cc:	sub	x1, x29, #0x30
  4180d0:	mov	x0, x21
  4180d4:	bl	40fc9c <sqrt@plt+0xe27c>
  4180d8:	stp	d0, d1, [x29, #-32]
  4180dc:	mov	x0, x22
  4180e0:	mov	v0.16b, v9.16b
  4180e4:	bl	40fb90 <sqrt@plt+0xe170>
  4180e8:	add	x1, sp, #0x20
  4180ec:	mov	x0, x21
  4180f0:	stp	d0, d1, [sp, #32]
  4180f4:	bl	40fb7c <sqrt@plt+0xe15c>
  4180f8:	stp	d0, d1, [sp, #48]
  4180fc:	add	x0, sp, #0x10
  418100:	fmov	d0, xzr
  418104:	mov	v1.16b, v8.16b
  418108:	bl	40fbf8 <sqrt@plt+0xe1d8>
  41810c:	add	x0, sp, #0x30
  418110:	add	x1, sp, #0x10
  418114:	bl	40fc9c <sqrt@plt+0xe27c>
  418118:	stp	d0, d1, [x29, #-48]
  41811c:	ldr	x8, [x20]
  418120:	sub	x1, x29, #0x30
  418124:	sub	x2, x29, #0x20
  418128:	mov	w3, #0x1                   	// #1
  41812c:	ldr	x8, [x8, #48]
  418130:	mov	x0, x20
  418134:	mov	x4, x19
  418138:	blr	x8
  41813c:	ldp	d0, d1, [x22]
  418140:	sub	x0, x29, #0x30
  418144:	fmul	d0, d0, d12
  418148:	fsub	d0, d0, d8
  41814c:	fmul	d1, d1, d12
  418150:	bl	40fbf8 <sqrt@plt+0xe1d8>
  418154:	sub	x1, x29, #0x30
  418158:	mov	x0, x21
  41815c:	bl	40fc9c <sqrt@plt+0xe27c>
  418160:	stp	d0, d1, [x29, #-32]
  418164:	ldp	d0, d1, [x22]
  418168:	add	x0, sp, #0x30
  41816c:	fmul	d0, d0, d12
  418170:	fsub	d0, d8, d0
  418174:	fmul	d1, d1, d12
  418178:	bl	40fbf8 <sqrt@plt+0xe1d8>
  41817c:	add	x1, sp, #0x30
  418180:	mov	x0, x21
  418184:	bl	40fc9c <sqrt@plt+0xe27c>
  418188:	stp	d0, d1, [x29, #-48]
  41818c:	ldr	x8, [x20]
  418190:	sub	x1, x29, #0x30
  418194:	sub	x2, x29, #0x20
  418198:	mov	w3, #0x1                   	// #1
  41819c:	ldr	x8, [x8, #48]
  4181a0:	mov	x0, x20
  4181a4:	mov	x4, x19
  4181a8:	blr	x8
  4181ac:	ldp	d0, d1, [x22]
  4181b0:	sub	x0, x29, #0x30
  4181b4:	fmul	d1, d1, d12
  4181b8:	fmul	d0, d0, d12
  4181bc:	fsub	d1, d8, d1
  4181c0:	bl	40fbf8 <sqrt@plt+0xe1d8>
  4181c4:	sub	x1, x29, #0x30
  4181c8:	mov	x0, x21
  4181cc:	bl	40fc9c <sqrt@plt+0xe27c>
  4181d0:	stp	d0, d1, [x29, #-32]
  4181d4:	ldp	d0, d1, [x22]
  4181d8:	add	x0, sp, #0x30
  4181dc:	fmul	d1, d1, d12
  4181e0:	fmul	d0, d0, d12
  4181e4:	fsub	d1, d1, d8
  4181e8:	bl	40fbf8 <sqrt@plt+0xe1d8>
  4181ec:	add	x1, sp, #0x30
  4181f0:	mov	x0, x21
  4181f4:	bl	40fc9c <sqrt@plt+0xe27c>
  4181f8:	stp	d0, d1, [x29, #-48]
  4181fc:	ldr	x8, [x20]
  418200:	sub	x1, x29, #0x30
  418204:	sub	x2, x29, #0x20
  418208:	mov	w3, #0x1                   	// #1
  41820c:	ldr	x8, [x8, #48]
  418210:	mov	x0, x20
  418214:	mov	x4, x19
  418218:	blr	x8
  41821c:	ldp	d0, d1, [x22]
  418220:	sub	x0, x29, #0x30
  418224:	fmul	d0, d0, d12
  418228:	fsub	d0, d8, d0
  41822c:	fmul	d1, d1, d11
  418230:	bl	40fbf8 <sqrt@plt+0xe1d8>
  418234:	sub	x1, x29, #0x30
  418238:	mov	x0, x21
  41823c:	bl	40fc9c <sqrt@plt+0xe27c>
  418240:	stp	d0, d1, [x29, #-32]
  418244:	ldp	d0, d1, [x22]
  418248:	add	x0, sp, #0x30
  41824c:	fmul	d0, d0, d12
  418250:	fsub	d0, d0, d8
  418254:	fmul	d1, d1, d11
  418258:	bl	40fbf8 <sqrt@plt+0xe1d8>
  41825c:	add	x1, sp, #0x30
  418260:	mov	x0, x21
  418264:	bl	40fc9c <sqrt@plt+0xe27c>
  418268:	stp	d0, d1, [x29, #-48]
  41826c:	ldr	x8, [x20]
  418270:	sub	x1, x29, #0x30
  418274:	sub	x2, x29, #0x20
  418278:	mov	w3, #0x1                   	// #1
  41827c:	ldr	x8, [x8, #48]
  418280:	mov	x0, x20
  418284:	mov	x4, x19
  418288:	blr	x8
  41828c:	ldp	x20, x19, [sp, #192]
  418290:	ldp	x22, x21, [sp, #176]
  418294:	ldp	x29, x30, [sp, #160]
  418298:	ldp	d9, d8, [sp, #144]
  41829c:	ldp	d11, d10, [sp, #128]
  4182a0:	ldr	d12, [sp, #112]
  4182a4:	add	sp, sp, #0xd0
  4182a8:	ret
  4182ac:	stp	d15, d14, [sp, #-112]!
  4182b0:	stp	d13, d12, [sp, #16]
  4182b4:	stp	d11, d10, [sp, #32]
  4182b8:	stp	d9, d8, [sp, #48]
  4182bc:	stp	x29, x30, [sp, #64]
  4182c0:	stp	x22, x21, [sp, #80]
  4182c4:	stp	x20, x19, [sp, #96]
  4182c8:	mov	x29, sp
  4182cc:	mov	v9.16b, v0.16b
  4182d0:	ldr	d0, [x3]
  4182d4:	mov	v11.16b, v1.16b
  4182d8:	fsub	d1, d2, d1
  4182dc:	mov	x19, x3
  4182e0:	mov	v10.16b, v3.16b
  4182e4:	mov	x20, x2
  4182e8:	mov	v8.16b, v2.16b
  4182ec:	mov	x21, x1
  4182f0:	mov	x22, x0
  4182f4:	fmul	d12, d1, d9
  4182f8:	fadd	d13, d3, d4
  4182fc:	fmov	d14, xzr
  418300:	fcmp	d0, d10
  418304:	b.lt	418334 <sqrt@plt+0x16914>  // b.tstop
  418308:	fsub	d1, d13, d0
  41830c:	fsub	d2, d12, d14
  418310:	fadd	d14, d14, d1
  418314:	fadd	d1, d0, d2
  418318:	fcmp	d14, d12
  41831c:	fmov	d0, xzr
  418320:	fcsel	d1, d1, d0, gt
  418324:	str	d1, [x19]
  418328:	b.gt	4183b8 <sqrt@plt+0x16998>
  41832c:	fcmp	d0, d10
  418330:	b.ge	418308 <sqrt@plt+0x168e8>  // b.tcont
  418334:	fsub	d0, d10, d0
  418338:	fadd	d15, d14, d0
  41833c:	fdiv	d0, d14, d9
  418340:	fcmp	d15, d12
  418344:	fadd	d1, d0, d11
  418348:	b.gt	418388 <sqrt@plt+0x16968>
  41834c:	ldr	x8, [x22]
  418350:	fdiv	d0, d15, d9
  418354:	fadd	d2, d0, d11
  418358:	mov	x0, x22
  41835c:	ldr	x8, [x8, #176]
  418360:	mov	x1, x21
  418364:	mov	v0.16b, v9.16b
  418368:	mov	x2, x20
  41836c:	blr	x8
  418370:	str	d10, [x19]
  418374:	mov	v0.16b, v10.16b
  418378:	mov	v14.16b, v15.16b
  41837c:	fcmp	d0, d10
  418380:	b.ge	418308 <sqrt@plt+0x168e8>  // b.tcont
  418384:	b	418334 <sqrt@plt+0x16914>
  418388:	ldr	x8, [x22]
  41838c:	mov	x0, x22
  418390:	mov	x1, x21
  418394:	mov	v0.16b, v9.16b
  418398:	ldr	x8, [x8, #176]
  41839c:	mov	v2.16b, v8.16b
  4183a0:	mov	x2, x20
  4183a4:	blr	x8
  4183a8:	ldr	d0, [x19]
  4183ac:	fsub	d1, d12, d14
  4183b0:	fadd	d0, d1, d0
  4183b4:	str	d0, [x19]
  4183b8:	ldp	x20, x19, [sp, #96]
  4183bc:	ldp	x22, x21, [sp, #80]
  4183c0:	ldp	x29, x30, [sp, #64]
  4183c4:	ldp	d9, d8, [sp, #48]
  4183c8:	ldp	d11, d10, [sp, #32]
  4183cc:	ldp	d13, d12, [sp, #16]
  4183d0:	ldp	d15, d14, [sp], #112
  4183d4:	ret
  4183d8:	sub	sp, sp, #0xb0
  4183dc:	stp	d13, d12, [sp, #64]
  4183e0:	stp	d11, d10, [sp, #80]
  4183e4:	stp	d9, d8, [sp, #96]
  4183e8:	stp	x29, x30, [sp, #112]
  4183ec:	str	x23, [sp, #128]
  4183f0:	stp	x22, x21, [sp, #144]
  4183f4:	stp	x20, x19, [sp, #160]
  4183f8:	add	x29, sp, #0x40
  4183fc:	mov	x22, x0
  418400:	mov	x0, x2
  418404:	mov	x19, x4
  418408:	mov	v10.16b, v1.16b
  41840c:	mov	v9.16b, v0.16b
  418410:	mov	x20, x3
  418414:	mov	x21, x2
  418418:	mov	x23, x1
  41841c:	bl	40fb7c <sqrt@plt+0xe15c>
  418420:	sub	x0, x29, #0x10
  418424:	stp	d0, d1, [x29, #-16]
  418428:	bl	40fcd8 <sqrt@plt+0xe2b8>
  41842c:	fcmp	d0, #0.0
  418430:	b.eq	418554 <sqrt@plt+0x16b34>  // b.none
  418434:	mov	v8.16b, v0.16b
  418438:	ldr	d0, [x19]
  41843c:	fadd	d11, d9, d10
  418440:	fmov	d12, xzr
  418444:	fcmp	d0, d9
  418448:	b.lt	418478 <sqrt@plt+0x16a58>  // b.tstop
  41844c:	fsub	d1, d11, d0
  418450:	fsub	d2, d8, d12
  418454:	fadd	d12, d12, d1
  418458:	fadd	d1, d0, d2
  41845c:	fcmp	d12, d8
  418460:	fmov	d0, xzr
  418464:	fcsel	d1, d1, d0, gt
  418468:	str	d1, [x19]
  41846c:	b.gt	418554 <sqrt@plt+0x16b34>
  418470:	fcmp	d0, d9
  418474:	b.ge	41844c <sqrt@plt+0x16a2c>  // b.tcont
  418478:	fsub	d0, d9, d0
  41847c:	fadd	d13, d12, d0
  418480:	fcmp	d13, d8
  418484:	fdiv	d10, d12, d8
  418488:	b.gt	418504 <sqrt@plt+0x16ae4>
  41848c:	fdiv	d0, d13, d8
  418490:	sub	x0, x29, #0x10
  418494:	bl	40fcb0 <sqrt@plt+0xe290>
  418498:	add	x1, sp, #0x10
  41849c:	mov	x0, x23
  4184a0:	stp	d0, d1, [sp, #16]
  4184a4:	bl	40fc9c <sqrt@plt+0xe27c>
  4184a8:	stp	d0, d1, [sp, #32]
  4184ac:	sub	x0, x29, #0x10
  4184b0:	mov	v0.16b, v10.16b
  4184b4:	bl	40fcb0 <sqrt@plt+0xe290>
  4184b8:	mov	x1, sp
  4184bc:	mov	x0, x23
  4184c0:	stp	d0, d1, [sp]
  4184c4:	bl	40fc9c <sqrt@plt+0xe27c>
  4184c8:	stp	d0, d1, [sp, #16]
  4184cc:	ldr	x8, [x22]
  4184d0:	add	x1, sp, #0x10
  4184d4:	add	x2, sp, #0x20
  4184d8:	mov	w3, #0x1                   	// #1
  4184dc:	ldr	x8, [x8, #48]
  4184e0:	mov	x0, x22
  4184e4:	mov	x4, x20
  4184e8:	blr	x8
  4184ec:	str	d9, [x19]
  4184f0:	mov	v0.16b, v9.16b
  4184f4:	mov	v12.16b, v13.16b
  4184f8:	fcmp	d0, d9
  4184fc:	b.ge	41844c <sqrt@plt+0x16a2c>  // b.tcont
  418500:	b	418478 <sqrt@plt+0x16a58>
  418504:	sub	x0, x29, #0x10
  418508:	mov	v0.16b, v10.16b
  41850c:	bl	40fcb0 <sqrt@plt+0xe290>
  418510:	add	x1, sp, #0x10
  418514:	mov	x0, x23
  418518:	stp	d0, d1, [sp, #16]
  41851c:	bl	40fc9c <sqrt@plt+0xe27c>
  418520:	stp	d0, d1, [sp, #32]
  418524:	ldr	x8, [x22]
  418528:	add	x1, sp, #0x20
  41852c:	mov	w3, #0x1                   	// #1
  418530:	mov	x0, x22
  418534:	ldr	x8, [x8, #48]
  418538:	mov	x2, x21
  41853c:	mov	x4, x20
  418540:	blr	x8
  418544:	ldr	d0, [x19]
  418548:	fsub	d1, d8, d12
  41854c:	fadd	d0, d1, d0
  418550:	str	d0, [x19]
  418554:	ldp	x20, x19, [sp, #160]
  418558:	ldp	x22, x21, [sp, #144]
  41855c:	ldr	x23, [sp, #128]
  418560:	ldp	x29, x30, [sp, #112]
  418564:	ldp	d9, d8, [sp, #96]
  418568:	ldp	d11, d10, [sp, #80]
  41856c:	ldp	d13, d12, [sp, #64]
  418570:	add	sp, sp, #0xb0
  418574:	ret
  418578:	sub	sp, sp, #0xa0
  41857c:	stp	d15, d14, [sp, #48]
  418580:	stp	d13, d12, [sp, #64]
  418584:	stp	d11, d10, [sp, #80]
  418588:	stp	d9, d8, [sp, #96]
  41858c:	stp	x29, x30, [sp, #112]
  418590:	stp	x22, x21, [sp, #128]
  418594:	stp	x20, x19, [sp, #144]
  418598:	add	x29, sp, #0x30
  41859c:	mov	v10.16b, v0.16b
  4185a0:	ldr	d0, [x3]
  4185a4:	mov	v9.16b, v1.16b
  4185a8:	fsub	d1, d2, d1
  4185ac:	mov	x19, x3
  4185b0:	mov	v8.16b, v3.16b
  4185b4:	mov	x20, x2
  4185b8:	mov	x21, x1
  4185bc:	mov	x22, x0
  4185c0:	fcmp	d0, #0.0
  4185c4:	fmul	d13, d1, d10
  4185c8:	b.ne	418638 <sqrt@plt+0x16c18>  // b.any
  4185cc:	fmov	d0, xzr
  4185d0:	fdiv	d0, d0, d10
  4185d4:	fadd	d11, d0, d9
  4185d8:	mov	v0.16b, v11.16b
  4185dc:	bl	4016a0 <cos@plt>
  4185e0:	mov	v12.16b, v0.16b
  4185e4:	mov	v0.16b, v11.16b
  4185e8:	bl	4018f0 <sin@plt>
  4185ec:	mov	v1.16b, v0.16b
  4185f0:	mov	x0, sp
  4185f4:	mov	v0.16b, v12.16b
  4185f8:	bl	40fbf8 <sqrt@plt+0xe1d8>
  4185fc:	mov	x0, sp
  418600:	mov	v0.16b, v10.16b
  418604:	bl	40fcb0 <sqrt@plt+0xe290>
  418608:	add	x1, sp, #0x10
  41860c:	mov	x0, x21
  418610:	stp	d0, d1, [sp, #16]
  418614:	bl	40fc9c <sqrt@plt+0xe27c>
  418618:	stp	d0, d1, [x29, #-16]
  41861c:	ldr	x8, [x22]
  418620:	sub	x1, x29, #0x10
  418624:	mov	x0, x22
  418628:	mov	x2, x20
  41862c:	ldr	x8, [x8, #168]
  418630:	blr	x8
  418634:	ldr	d0, [x19]
  418638:	fsub	d1, d8, d0
  41863c:	fmov	d14, xzr
  418640:	fadd	d15, d1, d14
  418644:	fadd	d0, d13, d0
  418648:	fcmp	d15, d13
  41864c:	fcsel	d0, d0, d14, gt
  418650:	str	d0, [x19]
  418654:	b.gt	4186e0 <sqrt@plt+0x16cc0>
  418658:	fdiv	d0, d15, d10
  41865c:	fadd	d11, d0, d9
  418660:	mov	v0.16b, v11.16b
  418664:	bl	4016a0 <cos@plt>
  418668:	mov	v12.16b, v0.16b
  41866c:	mov	v0.16b, v11.16b
  418670:	bl	4018f0 <sin@plt>
  418674:	mov	v1.16b, v0.16b
  418678:	mov	x0, sp
  41867c:	mov	v0.16b, v12.16b
  418680:	bl	40fbf8 <sqrt@plt+0xe1d8>
  418684:	mov	x0, sp
  418688:	mov	v0.16b, v10.16b
  41868c:	bl	40fcb0 <sqrt@plt+0xe290>
  418690:	add	x1, sp, #0x10
  418694:	mov	x0, x21
  418698:	stp	d0, d1, [sp, #16]
  41869c:	bl	40fc9c <sqrt@plt+0xe27c>
  4186a0:	stp	d0, d1, [x29, #-16]
  4186a4:	ldr	x8, [x22]
  4186a8:	sub	x1, x29, #0x10
  4186ac:	mov	x0, x22
  4186b0:	mov	x2, x20
  4186b4:	ldr	x8, [x8, #168]
  4186b8:	blr	x8
  4186bc:	ldr	d0, [x19]
  4186c0:	fsub	d1, d13, d15
  4186c4:	fsub	d2, d8, d0
  4186c8:	fadd	d15, d15, d2
  4186cc:	fadd	d0, d1, d0
  4186d0:	fcmp	d15, d13
  4186d4:	fcsel	d0, d0, d14, gt
  4186d8:	str	d0, [x19]
  4186dc:	b.le	418658 <sqrt@plt+0x16c38>
  4186e0:	ldp	x20, x19, [sp, #144]
  4186e4:	ldp	x22, x21, [sp, #128]
  4186e8:	ldp	x29, x30, [sp, #112]
  4186ec:	ldp	d9, d8, [sp, #96]
  4186f0:	ldp	d11, d10, [sp, #80]
  4186f4:	ldp	d13, d12, [sp, #64]
  4186f8:	ldp	d15, d14, [sp, #48]
  4186fc:	add	sp, sp, #0xa0
  418700:	ret
  418704:	sub	sp, sp, #0x80
  418708:	stp	d11, d10, [sp, #48]
  41870c:	stp	d9, d8, [sp, #64]
  418710:	stp	x29, x30, [sp, #80]
  418714:	stp	x22, x21, [sp, #96]
  418718:	stp	x20, x19, [sp, #112]
  41871c:	add	x29, sp, #0x30
  418720:	mov	x22, x0
  418724:	mov	x0, x2
  418728:	mov	x19, x4
  41872c:	mov	v8.16b, v0.16b
  418730:	mov	x20, x3
  418734:	mov	x21, x1
  418738:	bl	40fb7c <sqrt@plt+0xe15c>
  41873c:	sub	x0, x29, #0x10
  418740:	stp	d0, d1, [x29, #-16]
  418744:	bl	40fcd8 <sqrt@plt+0xe2b8>
  418748:	fcmp	d0, #0.0
  41874c:	b.ne	41876c <sqrt@plt+0x16d4c>  // b.any
  418750:	ldp	x20, x19, [sp, #112]
  418754:	ldp	x22, x21, [sp, #96]
  418758:	ldp	x29, x30, [sp, #80]
  41875c:	ldp	d9, d8, [sp, #64]
  418760:	ldp	d11, d10, [sp, #48]
  418764:	add	sp, sp, #0x80
  418768:	ret
  41876c:	mov	v9.16b, v0.16b
  418770:	ldr	d0, [x19]
  418774:	fcmp	d0, #0.0
  418778:	b.ne	4187bc <sqrt@plt+0x16d9c>  // b.any
  41877c:	fmov	d0, xzr
  418780:	fdiv	d0, d0, d9
  418784:	sub	x0, x29, #0x10
  418788:	bl	40fcb0 <sqrt@plt+0xe290>
  41878c:	mov	x1, sp
  418790:	mov	x0, x21
  418794:	stp	d0, d1, [sp]
  418798:	bl	40fc9c <sqrt@plt+0xe27c>
  41879c:	stp	d0, d1, [sp, #16]
  4187a0:	ldr	x8, [x22]
  4187a4:	add	x1, sp, #0x10
  4187a8:	mov	x0, x22
  4187ac:	mov	x2, x20
  4187b0:	ldr	x8, [x8, #168]
  4187b4:	blr	x8
  4187b8:	ldr	d0, [x19]
  4187bc:	fsub	d1, d8, d0
  4187c0:	fmov	d10, xzr
  4187c4:	fadd	d11, d1, d10
  4187c8:	fadd	d0, d9, d0
  4187cc:	fcmp	d11, d9
  4187d0:	fcsel	d0, d0, d10, gt
  4187d4:	str	d0, [x19]
  4187d8:	b.gt	418750 <sqrt@plt+0x16d30>
  4187dc:	fdiv	d0, d11, d9
  4187e0:	sub	x0, x29, #0x10
  4187e4:	bl	40fcb0 <sqrt@plt+0xe290>
  4187e8:	mov	x1, sp
  4187ec:	mov	x0, x21
  4187f0:	stp	d0, d1, [sp]
  4187f4:	bl	40fc9c <sqrt@plt+0xe27c>
  4187f8:	stp	d0, d1, [sp, #16]
  4187fc:	ldr	x8, [x22]
  418800:	add	x1, sp, #0x10
  418804:	mov	x0, x22
  418808:	mov	x2, x20
  41880c:	ldr	x8, [x8, #168]
  418810:	blr	x8
  418814:	ldr	d0, [x19]
  418818:	fsub	d1, d9, d11
  41881c:	fsub	d2, d8, d0
  418820:	fadd	d11, d11, d2
  418824:	fadd	d0, d1, d0
  418828:	fcmp	d11, d9
  41882c:	fcsel	d0, d0, d10, gt
  418830:	str	d0, [x19]
  418834:	b.le	4187dc <sqrt@plt+0x16dbc>
  418838:	b	418750 <sqrt@plt+0x16d30>
  41883c:	brk	#0x1
  418840:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  418844:	ldr	w8, [x8, #2084]
  418848:	cmp	w8, #0x0
  41884c:	cset	w0, ne  // ne = any
  418850:	ret
  418854:	stp	x29, x30, [sp, #-48]!
  418858:	stp	x22, x21, [sp, #16]
  41885c:	stp	x20, x19, [sp, #32]
  418860:	mov	x29, sp
  418864:	ldr	w8, [x4]
  418868:	mov	x19, x3
  41886c:	mov	x20, x2
  418870:	mov	x21, x1
  418874:	cmp	w8, #0x3
  418878:	mov	x22, x0
  41887c:	b.eq	4188cc <sqrt@plt+0x16eac>  // b.none
  418880:	cmp	w8, #0x2
  418884:	b.eq	4188ec <sqrt@plt+0x16ecc>  // b.none
  418888:	cmp	w8, #0x1
  41888c:	b.ne	41890c <sqrt@plt+0x16eec>  // b.any
  418890:	ldr	x8, [x22]
  418894:	ldr	d0, [x4, #16]
  418898:	mov	x0, x22
  41889c:	ldr	x8, [x8, #232]
  4188a0:	blr	x8
  4188a4:	ldr	x8, [x22]
  4188a8:	mov	x0, x22
  4188ac:	mov	x1, x21
  4188b0:	mov	x2, x20
  4188b4:	ldr	x4, [x8, #200]
  4188b8:	mov	x3, x19
  4188bc:	ldp	x20, x19, [sp, #32]
  4188c0:	ldp	x22, x21, [sp, #16]
  4188c4:	ldp	x29, x30, [sp], #48
  4188c8:	br	x4
  4188cc:	mov	x0, x22
  4188d0:	mov	x1, x21
  4188d4:	mov	x2, x20
  4188d8:	mov	x3, x19
  4188dc:	ldp	x20, x19, [sp, #32]
  4188e0:	ldp	x22, x21, [sp, #16]
  4188e4:	ldp	x29, x30, [sp], #48
  4188e8:	b	415b94 <sqrt@plt+0x14174>
  4188ec:	mov	x0, x22
  4188f0:	mov	x1, x21
  4188f4:	mov	x2, x20
  4188f8:	mov	x3, x19
  4188fc:	ldp	x20, x19, [sp, #32]
  418900:	ldp	x22, x21, [sp, #16]
  418904:	ldp	x29, x30, [sp], #48
  418908:	b	415d68 <sqrt@plt+0x14348>
  41890c:	ldp	x20, x19, [sp, #32]
  418910:	ldp	x22, x21, [sp, #16]
  418914:	ldp	x29, x30, [sp], #48
  418918:	ret
  41891c:	sub	sp, sp, #0xd0
  418920:	stp	d9, d8, [sp, #96]
  418924:	stp	x29, x30, [sp, #112]
  418928:	str	x27, [sp, #128]
  41892c:	stp	x26, x25, [sp, #144]
  418930:	stp	x24, x23, [sp, #160]
  418934:	stp	x22, x21, [sp, #176]
  418938:	stp	x20, x19, [sp, #192]
  41893c:	add	x29, sp, #0x60
  418940:	ldr	q0, [x1]
  418944:	mov	x19, x4
  418948:	mov	w22, w3
  41894c:	mov	x20, x0
  418950:	stur	q0, [x29, #-16]
  418954:	ldr	x8, [x0]
  418958:	ldr	d0, [x4, #16]
  41895c:	mov	x21, x2
  418960:	ldr	x8, [x8, #232]
  418964:	blr	x8
  418968:	cmp	w22, #0x1
  41896c:	b.lt	418b80 <sqrt@plt+0x17160>  // b.tstop
  418970:	mov	w25, w22
  418974:	adrp	x22, 423000 <_ZdlPvm@@Base+0x64dc>
  418978:	adrp	x26, 423000 <_ZdlPvm@@Base+0x64dc>
  41897c:	mov	x24, xzr
  418980:	add	x22, x22, #0xaa0
  418984:	add	x26, x26, #0x808
  418988:	fmov	d9, #5.000000000000000000e-01
  41898c:	b	4189b0 <sqrt@plt+0x16f90>
  418990:	mov	w0, #0x7f                  	// #127
  418994:	mov	x1, x22
  418998:	bl	41afa0 <sqrt@plt+0x19580>
  41899c:	ldr	q0, [x21, x24, lsl #4]
  4189a0:	add	x24, x24, #0x1
  4189a4:	cmp	x24, x25
  4189a8:	stur	q0, [x29, #-16]
  4189ac:	b.eq	418b80 <sqrt@plt+0x17160>  // b.none
  4189b0:	ldr	w8, [x19]
  4189b4:	cmp	w8, #0x3
  4189b8:	b.hi	418990 <sqrt@plt+0x16f70>  // b.pmore
  4189bc:	adr	x9, 41899c <sqrt@plt+0x16f7c>
  4189c0:	ldrb	w10, [x26, x8]
  4189c4:	add	x9, x9, x10, lsl #2
  4189c8:	br	x9
  4189cc:	ldr	x8, [x20]
  4189d0:	add	x2, x21, x24, lsl #4
  4189d4:	sub	x1, x29, #0x10
  4189d8:	mov	x0, x20
  4189dc:	ldr	x8, [x8, #184]
  4189e0:	blr	x8
  4189e4:	b	41899c <sqrt@plt+0x16f7c>
  4189e8:	add	x0, x21, x24, lsl #4
  4189ec:	sub	x1, x29, #0x10
  4189f0:	bl	40fb7c <sqrt@plt+0xe15c>
  4189f4:	sub	x0, x29, #0x20
  4189f8:	stp	d0, d1, [x29, #-32]
  4189fc:	bl	40fcd8 <sqrt@plt+0xe2b8>
  418a00:	ldr	d1, [x19, #8]
  418a04:	fdiv	d0, d0, d1
  418a08:	fadd	d0, d0, d9
  418a0c:	fcvtzs	w27, d0
  418a10:	cbz	w27, 418b64 <sqrt@plt+0x17144>
  418a14:	scvtf	d0, w27
  418a18:	sub	x0, x29, #0x20
  418a1c:	bl	40fc78 <sqrt@plt+0xe258>
  418a20:	tbnz	w27, #31, 41899c <sqrt@plt+0x16f7c>
  418a24:	mov	w23, wzr
  418a28:	add	w27, w27, #0x1
  418a2c:	scvtf	d0, w23
  418a30:	sub	x0, x29, #0x20
  418a34:	bl	40fcb0 <sqrt@plt+0xe290>
  418a38:	sub	x0, x29, #0x10
  418a3c:	add	x1, sp, #0x20
  418a40:	stp	d0, d1, [sp, #32]
  418a44:	bl	40fc9c <sqrt@plt+0xe27c>
  418a48:	stp	d0, d1, [sp, #48]
  418a4c:	ldr	x8, [x20]
  418a50:	add	x1, sp, #0x30
  418a54:	mov	x0, x20
  418a58:	mov	x2, x19
  418a5c:	ldr	x8, [x8, #168]
  418a60:	blr	x8
  418a64:	add	w23, w23, #0x1
  418a68:	cmp	w27, w23
  418a6c:	b.ne	418a2c <sqrt@plt+0x1700c>  // b.any
  418a70:	b	41899c <sqrt@plt+0x16f7c>
  418a74:	add	x23, x21, x24, lsl #4
  418a78:	sub	x1, x29, #0x10
  418a7c:	mov	x0, x23
  418a80:	bl	40fb7c <sqrt@plt+0xe15c>
  418a84:	sub	x0, x29, #0x20
  418a88:	stp	d0, d1, [x29, #-32]
  418a8c:	bl	40fcd8 <sqrt@plt+0xe2b8>
  418a90:	mov	v8.16b, v0.16b
  418a94:	ldr	d0, [x19, #8]
  418a98:	fadd	d1, d0, d0
  418a9c:	fcmp	d8, d1
  418aa0:	b.ls	418b48 <sqrt@plt+0x17128>  // b.plast
  418aa4:	fsub	d2, d8, d0
  418aa8:	fdiv	d1, d2, d1
  418aac:	fadd	d1, d1, d9
  418ab0:	fdiv	d0, d0, d8
  418ab4:	sub	x0, x29, #0x20
  418ab8:	fcvtzs	w27, d1
  418abc:	bl	40fcb0 <sqrt@plt+0xe290>
  418ac0:	stp	d0, d1, [sp, #48]
  418ac4:	ldr	d0, [x19, #8]
  418ac8:	scvtf	d1, w27
  418acc:	sub	x0, x29, #0x20
  418ad0:	fsub	d0, d8, d0
  418ad4:	fdiv	d0, d0, d1
  418ad8:	fdiv	d0, d0, d8
  418adc:	bl	40fcb0 <sqrt@plt+0xe290>
  418ae0:	stp	d0, d1, [sp, #32]
  418ae4:	tbnz	w27, #31, 41899c <sqrt@plt+0x16f7c>
  418ae8:	mov	w23, wzr
  418aec:	add	w27, w27, #0x1
  418af0:	scvtf	d0, w23
  418af4:	add	x0, sp, #0x20
  418af8:	bl	40fcb0 <sqrt@plt+0xe290>
  418afc:	sub	x0, x29, #0x10
  418b00:	mov	x1, sp
  418b04:	stp	d0, d1, [sp]
  418b08:	bl	40fc9c <sqrt@plt+0xe27c>
  418b0c:	add	x0, sp, #0x10
  418b10:	add	x1, sp, #0x30
  418b14:	stp	d0, d1, [sp, #16]
  418b18:	bl	40fc9c <sqrt@plt+0xe27c>
  418b1c:	stp	d0, d1, [sp]
  418b20:	ldr	x8, [x20]
  418b24:	add	x1, sp, #0x10
  418b28:	mov	x2, sp
  418b2c:	mov	x0, x20
  418b30:	ldr	x8, [x8, #184]
  418b34:	blr	x8
  418b38:	add	w23, w23, #0x1
  418b3c:	cmp	w27, w23
  418b40:	b.ne	418af0 <sqrt@plt+0x170d0>  // b.any
  418b44:	b	41899c <sqrt@plt+0x16f7c>
  418b48:	ldr	x8, [x20]
  418b4c:	sub	x1, x29, #0x10
  418b50:	mov	x0, x20
  418b54:	mov	x2, x23
  418b58:	ldr	x8, [x8, #184]
  418b5c:	blr	x8
  418b60:	b	41899c <sqrt@plt+0x16f7c>
  418b64:	ldr	x8, [x20]
  418b68:	sub	x1, x29, #0x10
  418b6c:	mov	x0, x20
  418b70:	mov	x2, x19
  418b74:	ldr	x8, [x8, #168]
  418b78:	blr	x8
  418b7c:	b	41899c <sqrt@plt+0x16f7c>
  418b80:	ldp	x20, x19, [sp, #192]
  418b84:	ldp	x22, x21, [sp, #176]
  418b88:	ldp	x24, x23, [sp, #160]
  418b8c:	ldp	x26, x25, [sp, #144]
  418b90:	ldr	x27, [sp, #128]
  418b94:	ldp	x29, x30, [sp, #112]
  418b98:	ldp	d9, d8, [sp, #96]
  418b9c:	add	sp, sp, #0xd0
  418ba0:	ret
  418ba4:	stp	x29, x30, [sp, #-48]!
  418ba8:	stp	x22, x21, [sp, #16]
  418bac:	stp	x20, x19, [sp, #32]
  418bb0:	mov	x29, sp
  418bb4:	ldr	x8, [x0]
  418bb8:	ldr	d0, [x4, #16]
  418bbc:	mov	w19, w3
  418bc0:	mov	x20, x2
  418bc4:	ldr	x8, [x8, #232]
  418bc8:	mov	x21, x0
  418bcc:	mov	x22, x1
  418bd0:	blr	x8
  418bd4:	ldr	x8, [x21]
  418bd8:	mov	x0, x21
  418bdc:	mov	x1, x22
  418be0:	mov	x2, x20
  418be4:	ldr	x4, [x8, #192]
  418be8:	mov	w3, w19
  418bec:	ldp	x20, x19, [sp, #32]
  418bf0:	ldp	x22, x21, [sp, #16]
  418bf4:	ldp	x29, x30, [sp], #48
  418bf8:	br	x4
  418bfc:	str	d8, [sp, #-64]!
  418c00:	stp	x29, x30, [sp, #8]
  418c04:	str	x23, [sp, #24]
  418c08:	stp	x22, x21, [sp, #32]
  418c0c:	stp	x20, x19, [sp, #48]
  418c10:	mov	x29, sp
  418c14:	adrp	x23, 438000 <_Znam@GLIBCXX_3.4>
  418c18:	ldr	w8, [x23, #2084]
  418c1c:	mov	x22, x3
  418c20:	mov	w19, w2
  418c24:	mov	x20, x1
  418c28:	mov	x21, x0
  418c2c:	cbz	w8, 418c94 <sqrt@plt+0x17274>
  418c30:	mov	v8.16b, v0.16b
  418c34:	fcmp	d0, #0.0
  418c38:	b.ge	418c50 <sqrt@plt+0x17230>  // b.tcont
  418c3c:	ldr	x8, [x21]
  418c40:	mov	x0, x21
  418c44:	ldr	x8, [x8, #128]
  418c48:	blr	x8
  418c4c:	cbz	x0, 418c94 <sqrt@plt+0x17274>
  418c50:	ldr	x8, [x21]
  418c54:	mov	x0, x21
  418c58:	ldr	x8, [x8, #128]
  418c5c:	blr	x8
  418c60:	cbnz	x0, 418c78 <sqrt@plt+0x17258>
  418c64:	ldr	x8, [x21]
  418c68:	mov	x0, x21
  418c6c:	mov	v0.16b, v8.16b
  418c70:	ldr	x8, [x8, #240]
  418c74:	blr	x8
  418c78:	ldr	x8, [x21]
  418c7c:	mov	w1, #0x1                   	// #1
  418c80:	mov	x0, x21
  418c84:	mov	x2, x20
  418c88:	ldr	x8, [x8, #224]
  418c8c:	mov	w3, w19
  418c90:	blr	x8
  418c94:	ldr	w8, [x22]
  418c98:	cmp	w8, #0x1
  418c9c:	b.ne	418cec <sqrt@plt+0x172cc>  // b.any
  418ca0:	ldr	w9, [x23, #2084]
  418ca4:	cbz	w9, 418cec <sqrt@plt+0x172cc>
  418ca8:	ldr	x8, [x21]
  418cac:	ldr	d0, [x22, #16]
  418cb0:	mov	x0, x21
  418cb4:	ldr	x8, [x8, #232]
  418cb8:	blr	x8
  418cbc:	ldr	x8, [x21]
  418cc0:	mov	x0, x21
  418cc4:	mov	x2, x20
  418cc8:	mov	w3, w19
  418ccc:	ldr	x4, [x8, #224]
  418cd0:	ldp	x20, x19, [sp, #48]
  418cd4:	ldp	x22, x21, [sp, #32]
  418cd8:	ldr	x23, [sp, #24]
  418cdc:	ldp	x29, x30, [sp, #8]
  418ce0:	mov	w1, wzr
  418ce4:	ldr	d8, [sp], #64
  418ce8:	br	x4
  418cec:	cbz	w8, 418d3c <sqrt@plt+0x1731c>
  418cf0:	ldr	x8, [x21]
  418cf4:	ldr	d0, [x22, #16]
  418cf8:	mov	x0, x21
  418cfc:	ldr	x8, [x8, #232]
  418d00:	blr	x8
  418d04:	ldr	x8, [x21]
  418d08:	mov	x0, x21
  418d0c:	mov	x2, x20
  418d10:	mov	w3, w19
  418d14:	ldr	x5, [x8, #48]
  418d18:	sub	w8, w19, #0x1
  418d1c:	add	x1, x20, w8, sxtw #4
  418d20:	mov	x4, x22
  418d24:	ldp	x20, x19, [sp, #48]
  418d28:	ldp	x22, x21, [sp, #32]
  418d2c:	ldr	x23, [sp, #24]
  418d30:	ldp	x29, x30, [sp, #8]
  418d34:	ldr	d8, [sp], #64
  418d38:	br	x5
  418d3c:	ldp	x20, x19, [sp, #48]
  418d40:	ldp	x22, x21, [sp, #32]
  418d44:	ldr	x23, [sp, #24]
  418d48:	ldp	x29, x30, [sp, #8]
  418d4c:	ldr	d8, [sp], #64
  418d50:	ret
  418d54:	stp	d9, d8, [sp, #-64]!
  418d58:	stp	x29, x30, [sp, #16]
  418d5c:	str	x21, [sp, #32]
  418d60:	stp	x20, x19, [sp, #48]
  418d64:	mov	x29, sp
  418d68:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  418d6c:	ldr	w8, [x8, #2084]
  418d70:	mov	x20, x2
  418d74:	mov	v8.16b, v0.16b
  418d78:	mov	x19, x1
  418d7c:	mov	x21, x0
  418d80:	cbz	w8, 418de8 <sqrt@plt+0x173c8>
  418d84:	mov	v9.16b, v1.16b
  418d88:	fcmp	d1, #0.0
  418d8c:	b.ge	418da4 <sqrt@plt+0x17384>  // b.tcont
  418d90:	ldr	x8, [x21]
  418d94:	mov	x0, x21
  418d98:	ldr	x8, [x8, #128]
  418d9c:	blr	x8
  418da0:	cbz	x0, 418de8 <sqrt@plt+0x173c8>
  418da4:	ldr	x8, [x21]
  418da8:	mov	x0, x21
  418dac:	ldr	x8, [x8, #128]
  418db0:	blr	x8
  418db4:	cbnz	x0, 418dcc <sqrt@plt+0x173ac>
  418db8:	ldr	x8, [x21]
  418dbc:	mov	x0, x21
  418dc0:	mov	v0.16b, v9.16b
  418dc4:	ldr	x8, [x8, #240]
  418dc8:	blr	x8
  418dcc:	ldr	x8, [x21]
  418dd0:	mov	w1, #0x1                   	// #1
  418dd4:	mov	x0, x21
  418dd8:	mov	x2, x19
  418ddc:	ldr	x8, [x8, #208]
  418de0:	mov	v0.16b, v8.16b
  418de4:	blr	x8
  418de8:	ldr	x8, [x21]
  418dec:	ldr	d0, [x20, #16]
  418df0:	mov	x0, x21
  418df4:	ldr	x8, [x8, #232]
  418df8:	blr	x8
  418dfc:	ldr	w8, [x20]
  418e00:	cmp	w8, #0x3
  418e04:	b.hi	418e34 <sqrt@plt+0x17414>  // b.pmore
  418e08:	adrp	x9, 423000 <_ZdlPvm@@Base+0x64dc>
  418e0c:	add	x9, x9, #0x80c
  418e10:	adr	x10, 418e20 <sqrt@plt+0x17400>
  418e14:	ldrb	w11, [x9, x8]
  418e18:	add	x10, x10, x11, lsl #2
  418e1c:	br	x10
  418e20:	ldp	x20, x19, [sp, #48]
  418e24:	ldr	x21, [sp, #32]
  418e28:	ldp	x29, x30, [sp, #16]
  418e2c:	ldp	d9, d8, [sp], #64
  418e30:	ret
  418e34:	ldp	x20, x19, [sp, #48]
  418e38:	ldr	x21, [sp, #32]
  418e3c:	ldp	x29, x30, [sp, #16]
  418e40:	adrp	x1, 423000 <_ZdlPvm@@Base+0x64dc>
  418e44:	add	x1, x1, #0xaa0
  418e48:	mov	w0, #0xb4                  	// #180
  418e4c:	ldp	d9, d8, [sp], #64
  418e50:	b	41afa0 <sqrt@plt+0x19580>
  418e54:	ldr	x8, [x21]
  418e58:	mov	x0, x21
  418e5c:	mov	x2, x19
  418e60:	ldp	x20, x19, [sp, #48]
  418e64:	ldr	x3, [x8, #208]
  418e68:	ldr	x21, [sp, #32]
  418e6c:	ldp	x29, x30, [sp, #16]
  418e70:	mov	w1, wzr
  418e74:	mov	v0.16b, v8.16b
  418e78:	ldp	d9, d8, [sp], #64
  418e7c:	br	x3
  418e80:	mov	x0, x21
  418e84:	mov	x1, x19
  418e88:	mov	x2, x20
  418e8c:	ldp	x20, x19, [sp, #48]
  418e90:	ldr	x21, [sp, #32]
  418e94:	ldp	x29, x30, [sp, #16]
  418e98:	mov	v0.16b, v8.16b
  418e9c:	ldp	d9, d8, [sp], #64
  418ea0:	b	415078 <sqrt@plt+0x13658>
  418ea4:	mov	x0, x21
  418ea8:	mov	x1, x19
  418eac:	mov	x2, x20
  418eb0:	ldp	x20, x19, [sp, #48]
  418eb4:	ldr	x21, [sp, #32]
  418eb8:	ldp	x29, x30, [sp, #16]
  418ebc:	mov	v0.16b, v8.16b
  418ec0:	ldp	d9, d8, [sp], #64
  418ec4:	b	414f08 <sqrt@plt+0x134e8>
  418ec8:	str	d8, [sp, #-64]!
  418ecc:	stp	x29, x30, [sp, #16]
  418ed0:	stp	x22, x21, [sp, #32]
  418ed4:	stp	x20, x19, [sp, #48]
  418ed8:	mov	x29, sp
  418edc:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  418ee0:	ldr	w8, [x8, #2084]
  418ee4:	mov	x21, x3
  418ee8:	mov	x19, x2
  418eec:	mov	x20, x1
  418ef0:	mov	x22, x0
  418ef4:	cbz	w8, 418f5c <sqrt@plt+0x1753c>
  418ef8:	mov	v8.16b, v0.16b
  418efc:	fcmp	d0, #0.0
  418f00:	b.ge	418f18 <sqrt@plt+0x174f8>  // b.tcont
  418f04:	ldr	x8, [x22]
  418f08:	mov	x0, x22
  418f0c:	ldr	x8, [x8, #128]
  418f10:	blr	x8
  418f14:	cbz	x0, 418f5c <sqrt@plt+0x1753c>
  418f18:	ldr	x8, [x22]
  418f1c:	mov	x0, x22
  418f20:	ldr	x8, [x8, #128]
  418f24:	blr	x8
  418f28:	cbnz	x0, 418f40 <sqrt@plt+0x17520>
  418f2c:	ldr	x8, [x22]
  418f30:	mov	x0, x22
  418f34:	mov	v0.16b, v8.16b
  418f38:	ldr	x8, [x8, #240]
  418f3c:	blr	x8
  418f40:	ldr	x8, [x22]
  418f44:	mov	w1, #0x1                   	// #1
  418f48:	mov	x0, x22
  418f4c:	mov	x2, x20
  418f50:	ldr	x8, [x8, #216]
  418f54:	mov	x3, x19
  418f58:	blr	x8
  418f5c:	ldr	w8, [x21]
  418f60:	cbz	w8, 418f9c <sqrt@plt+0x1757c>
  418f64:	ldr	x8, [x22]
  418f68:	ldr	d0, [x21, #16]
  418f6c:	mov	x0, x22
  418f70:	ldr	x8, [x8, #232]
  418f74:	blr	x8
  418f78:	ldr	w8, [x21]
  418f7c:	cmp	w8, #0x3
  418f80:	b.hi	418fb0 <sqrt@plt+0x17590>  // b.pmore
  418f84:	adrp	x9, 423000 <_ZdlPvm@@Base+0x64dc>
  418f88:	add	x9, x9, #0x810
  418f8c:	adr	x10, 418f9c <sqrt@plt+0x1757c>
  418f90:	ldrb	w11, [x9, x8]
  418f94:	add	x10, x10, x11, lsl #2
  418f98:	br	x10
  418f9c:	ldp	x20, x19, [sp, #48]
  418fa0:	ldp	x22, x21, [sp, #32]
  418fa4:	ldp	x29, x30, [sp, #16]
  418fa8:	ldr	d8, [sp], #64
  418fac:	ret
  418fb0:	ldp	x20, x19, [sp, #48]
  418fb4:	ldp	x22, x21, [sp, #32]
  418fb8:	ldp	x29, x30, [sp, #16]
  418fbc:	adrp	x1, 423000 <_ZdlPvm@@Base+0x64dc>
  418fc0:	add	x1, x1, #0xaa0
  418fc4:	mov	w0, #0xcf                  	// #207
  418fc8:	ldr	d8, [sp], #64
  418fcc:	b	41afa0 <sqrt@plt+0x19580>
  418fd0:	ldr	x8, [x22]
  418fd4:	mov	x0, x22
  418fd8:	mov	x2, x20
  418fdc:	mov	x3, x19
  418fe0:	ldr	x4, [x8, #216]
  418fe4:	ldp	x20, x19, [sp, #48]
  418fe8:	ldp	x22, x21, [sp, #32]
  418fec:	ldp	x29, x30, [sp, #16]
  418ff0:	mov	w1, wzr
  418ff4:	ldr	d8, [sp], #64
  418ff8:	br	x4
  418ffc:	mov	x0, x22
  419000:	mov	x1, x20
  419004:	mov	x2, x19
  419008:	mov	x3, x21
  41900c:	ldp	x20, x19, [sp, #48]
  419010:	ldp	x22, x21, [sp, #32]
  419014:	ldp	x29, x30, [sp, #16]
  419018:	ldr	d8, [sp], #64
  41901c:	b	41581c <sqrt@plt+0x13dfc>
  419020:	mov	x0, x22
  419024:	mov	x1, x20
  419028:	mov	x2, x19
  41902c:	mov	x3, x21
  419030:	ldp	x20, x19, [sp, #48]
  419034:	ldp	x22, x21, [sp, #32]
  419038:	ldp	x29, x30, [sp, #16]
  41903c:	ldr	d8, [sp], #64
  419040:	b	4154f0 <sqrt@plt+0x13ad0>
  419044:	stp	x29, x30, [sp, #-32]!
  419048:	stp	x20, x19, [sp, #16]
  41904c:	mov	x29, sp
  419050:	mov	w0, #0x68                  	// #104
  419054:	bl	41ca74 <_Znwm@@Base>
  419058:	mov	x19, x0
  41905c:	bl	40f974 <sqrt@plt+0xdf54>
  419060:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  419064:	add	x8, x8, #0x828
  419068:	add	x0, x19, #0x28
  41906c:	str	xzr, [x19, #32]
  419070:	str	x8, [x19]
  419074:	bl	40fbf0 <sqrt@plt+0xe1d0>
  419078:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  41907c:	ldr	q0, [x8, #2688]
  419080:	stp	xzr, xzr, [x19, #88]
  419084:	mov	x0, x19
  419088:	stur	q0, [x19, #72]
  41908c:	ldp	x20, x19, [sp, #16]
  419090:	ldp	x29, x30, [sp], #32
  419094:	ret
  419098:	mov	x20, x0
  41909c:	mov	x0, x19
  4190a0:	bl	40f988 <sqrt@plt+0xdf68>
  4190a4:	b	4190ac <sqrt@plt+0x1768c>
  4190a8:	mov	x20, x0
  4190ac:	mov	x0, x19
  4190b0:	bl	41cb18 <_ZdlPv@@Base>
  4190b4:	mov	x0, x20
  4190b8:	bl	4019a0 <_Unwind_Resume@plt>
  4190bc:	stp	x29, x30, [sp, #-32]!
  4190c0:	stp	x20, x19, [sp, #16]
  4190c4:	mov	x29, sp
  4190c8:	mov	x19, x0
  4190cc:	bl	40f974 <sqrt@plt+0xdf54>
  4190d0:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  4190d4:	add	x8, x8, #0x828
  4190d8:	add	x0, x19, #0x28
  4190dc:	str	xzr, [x19, #32]
  4190e0:	str	x8, [x19]
  4190e4:	bl	40fbf0 <sqrt@plt+0xe1d0>
  4190e8:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  4190ec:	ldr	q0, [x8, #2688]
  4190f0:	stp	xzr, xzr, [x19, #88]
  4190f4:	stur	q0, [x19, #72]
  4190f8:	ldp	x20, x19, [sp, #16]
  4190fc:	ldp	x29, x30, [sp], #32
  419100:	ret
  419104:	mov	x20, x0
  419108:	mov	x0, x19
  41910c:	bl	40f988 <sqrt@plt+0xdf68>
  419110:	mov	x0, x20
  419114:	bl	4019a0 <_Unwind_Resume@plt>
  419118:	b	40f988 <sqrt@plt+0xdf68>
  41911c:	stp	x29, x30, [sp, #-32]!
  419120:	str	x19, [sp, #16]
  419124:	mov	x29, sp
  419128:	mov	x19, x0
  41912c:	bl	40f988 <sqrt@plt+0xdf68>
  419130:	mov	x0, x19
  419134:	ldr	x19, [sp, #16]
  419138:	ldp	x29, x30, [sp], #32
  41913c:	b	41cb18 <_ZdlPv@@Base>
  419140:	str	d8, [sp, #-48]!
  419144:	stp	x29, x30, [sp, #8]
  419148:	str	x21, [sp, #24]
  41914c:	stp	x20, x19, [sp, #32]
  419150:	mov	x29, sp
  419154:	ldr	x8, [x1]
  419158:	mov	x20, x2
  41915c:	mov	x21, x1
  419160:	mov	x19, x0
  419164:	str	x8, [x0, #40]
  419168:	ldr	x8, [x2, #8]
  41916c:	str	x8, [x0, #48]
  419170:	bl	40fa1c <sqrt@plt+0xdffc>
  419174:	str	d0, [x19, #64]
  419178:	ldr	d1, [x20, #8]
  41917c:	ldr	d2, [x21, #8]
  419180:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  419184:	add	x0, x0, #0xaba
  419188:	fsub	d1, d1, d2
  41918c:	fdiv	d1, d1, d0
  419190:	str	d1, [x19, #56]
  419194:	ldr	d2, [x20]
  419198:	ldr	d3, [x21]
  41919c:	fsub	d2, d2, d3
  4191a0:	fdiv	d8, d2, d0
  4191a4:	mov	v0.16b, v1.16b
  4191a8:	mov	v1.16b, v8.16b
  4191ac:	bl	401a10 <printf@plt>
  4191b0:	ldr	x1, [x19, #8]
  4191b4:	cbz	x1, 4191c8 <sqrt@plt+0x177a8>
  4191b8:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  4191bc:	add	x0, x0, #0xd4f
  4191c0:	bl	401a10 <printf@plt>
  4191c4:	b	4191d8 <sqrt@plt+0x177b8>
  4191c8:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  4191cc:	ldr	x1, [x8, #2408]
  4191d0:	mov	w0, #0xa                   	// #10
  4191d4:	bl	4016f0 <putc@plt>
  4191d8:	ldp	d0, d1, [x21]
  4191dc:	ldp	d2, d3, [x20]
  4191e0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  4191e4:	add	x0, x0, #0xaca
  4191e8:	bl	401a10 <printf@plt>
  4191ec:	ldr	d1, [x19, #56]
  4191f0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  4191f4:	add	x0, x0, #0xadb
  4191f8:	fmov	d0, xzr
  4191fc:	fmov	d3, xzr
  419200:	mov	v2.16b, v8.16b
  419204:	bl	401a10 <printf@plt>
  419208:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  41920c:	add	x0, x0, #0xd59
  419210:	bl	4016b0 <puts@plt>
  419214:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  419218:	add	x0, x0, #0xd6a
  41921c:	bl	4016b0 <puts@plt>
  419220:	ldp	x20, x19, [sp, #32]
  419224:	ldr	x21, [sp, #24]
  419228:	ldp	x29, x30, [sp, #8]
  41922c:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  419230:	add	x0, x0, #0xaf8
  419234:	mov	v0.16b, v8.16b
  419238:	ldr	d8, [sp], #48
  41923c:	b	401a10 <printf@plt>
  419240:	stp	x29, x30, [sp, #-32]!
  419244:	stp	x20, x19, [sp, #16]
  419248:	mov	x29, sp
  41924c:	ldr	x8, [x0]
  419250:	fmov	d0, #-2.000000000000000000e+00
  419254:	mov	x19, x0
  419258:	ldr	x8, [x8, #232]
  41925c:	blr	x8
  419260:	ldr	x8, [x19]
  419264:	mov	x9, #0xbff0000000000000    	// #-4616189618054758400
  419268:	str	x9, [x19, #80]
  41926c:	mov	x0, x19
  419270:	ldr	x8, [x8, #120]
  419274:	blr	x8
  419278:	adrp	x20, 438000 <_Znam@GLIBCXX_3.4>
  41927c:	ldr	w8, [x20, #3696]
  419280:	cbnz	w8, 419294 <sqrt@plt+0x17874>
  419284:	ldr	d0, [x19, #56]
  419288:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  41928c:	add	x0, x0, #0xb0a
  419290:	bl	401a10 <printf@plt>
  419294:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  419298:	add	x0, x0, #0xd73
  41929c:	bl	4016b0 <puts@plt>
  4192a0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  4192a4:	add	x0, x0, #0xd81
  4192a8:	bl	4016b0 <puts@plt>
  4192ac:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  4192b0:	add	x0, x0, #0xd85
  4192b4:	bl	4016b0 <puts@plt>
  4192b8:	ldr	x9, [x19]
  4192bc:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2690>
  4192c0:	ldr	x1, [x8, #2592]
  4192c4:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2690>
  4192c8:	ldr	w2, [x8, #2708]
  4192cc:	ldr	x8, [x9, #104]
  4192d0:	mov	x0, x19
  4192d4:	blr	x8
  4192d8:	ldr	w8, [x20, #3696]
  4192dc:	adrp	x11, 438000 <_Znam@GLIBCXX_3.4>
  4192e0:	ldr	x3, [x11, #2408]
  4192e4:	ldp	x20, x19, [sp, #16]
  4192e8:	adrp	x9, 423000 <_ZdlPvm@@Base+0x64dc>
  4192ec:	adrp	x10, 423000 <_ZdlPvm@@Base+0x64dc>
  4192f0:	add	x9, x9, #0xb17
  4192f4:	add	x10, x10, #0xb1c
  4192f8:	cmp	w8, #0x0
  4192fc:	csel	x0, x10, x9, eq  // eq = none
  419300:	mov	w1, #0x4                   	// #4
  419304:	mov	w2, #0x1                   	// #1
  419308:	ldp	x29, x30, [sp], #32
  41930c:	b	401990 <fwrite@plt>
  419310:	stp	x29, x30, [sp, #-32]!
  419314:	stp	x20, x19, [sp, #16]
  419318:	mov	x29, sp
  41931c:	mov	x19, x1
  419320:	cbz	x2, 419338 <sqrt@plt+0x17918>
  419324:	ldr	x8, [x0]
  419328:	mov	x1, x2
  41932c:	mov	w2, w3
  419330:	ldr	x8, [x8, #104]
  419334:	blr	x8
  419338:	adrp	x20, 438000 <_Znam@GLIBCXX_3.4>
  41933c:	ldr	x1, [x20, #2408]
  419340:	mov	x0, x19
  419344:	bl	401670 <fputs@plt>
  419348:	ldr	x1, [x20, #2408]
  41934c:	ldp	x20, x19, [sp, #16]
  419350:	mov	w0, #0xa                   	// #10
  419354:	ldp	x29, x30, [sp], #32
  419358:	b	4016f0 <putc@plt>
  41935c:	sub	sp, sp, #0x40
  419360:	str	d8, [sp, #16]
  419364:	stp	x29, x30, [sp, #32]
  419368:	stp	x20, x19, [sp, #48]
  41936c:	add	x29, sp, #0x10
  419370:	mov	v8.16b, v0.16b
  419374:	ldp	d0, d1, [x0, #40]
  419378:	ldp	d2, d3, [x2]
  41937c:	ldr	d4, [x0, #64]
  419380:	mov	x20, x0
  419384:	mov	x0, sp
  419388:	fsub	d0, d2, d0
  41938c:	fsub	d1, d1, d3
  419390:	fdiv	d0, d0, d4
  419394:	fdiv	d1, d1, d4
  419398:	mov	w19, w1
  41939c:	bl	40fbf8 <sqrt@plt+0xe1d8>
  4193a0:	ldr	d2, [x20, #64]
  4193a4:	ldp	d0, d1, [sp]
  4193a8:	cmp	w19, #0x0
  4193ac:	mov	w8, #0x43                  	// #67
  4193b0:	mov	w9, #0x63                  	// #99
  4193b4:	fadd	d3, d8, d8
  4193b8:	fdiv	d4, d8, d2
  4193bc:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  4193c0:	csel	w1, w9, w8, eq  // eq = none
  4193c4:	fsub	d0, d0, d4
  4193c8:	fdiv	d2, d3, d2
  4193cc:	add	x0, x0, #0xb21
  4193d0:	bl	401a10 <printf@plt>
  4193d4:	ldp	x20, x19, [sp, #48]
  4193d8:	ldp	x29, x30, [sp, #32]
  4193dc:	ldr	d8, [sp, #16]
  4193e0:	add	sp, sp, #0x40
  4193e4:	ret
  4193e8:	sub	sp, sp, #0x40
  4193ec:	stp	x29, x30, [sp, #16]
  4193f0:	str	x21, [sp, #32]
  4193f4:	stp	x20, x19, [sp, #48]
  4193f8:	add	x29, sp, #0x10
  4193fc:	ldp	d0, d1, [x0, #40]
  419400:	ldp	d2, d3, [x2]
  419404:	ldr	d4, [x0, #64]
  419408:	mov	x21, x0
  41940c:	mov	x0, sp
  419410:	fsub	d0, d2, d0
  419414:	fsub	d1, d1, d3
  419418:	fdiv	d0, d0, d4
  41941c:	fdiv	d1, d1, d4
  419420:	mov	x19, x3
  419424:	mov	w20, w1
  419428:	bl	40fbf8 <sqrt@plt+0xe1d8>
  41942c:	ldr	d3, [x21, #64]
  419430:	ldp	d4, d5, [x19]
  419434:	ldp	d0, d1, [sp]
  419438:	cmp	w20, #0x0
  41943c:	fadd	d6, d3, d3
  419440:	mov	w8, #0x45                  	// #69
  419444:	mov	w9, #0x65                  	// #101
  419448:	fdiv	d2, d4, d3
  41944c:	fdiv	d4, d4, d6
  419450:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  419454:	csel	w1, w9, w8, eq  // eq = none
  419458:	fsub	d0, d0, d4
  41945c:	fdiv	d3, d5, d3
  419460:	add	x0, x0, #0xb48
  419464:	bl	401a10 <printf@plt>
  419468:	ldp	x20, x19, [sp, #48]
  41946c:	ldr	x21, [sp, #32]
  419470:	ldp	x29, x30, [sp, #16]
  419474:	add	sp, sp, #0x40
  419478:	ret
  41947c:	sub	sp, sp, #0x70
  419480:	stp	d9, d8, [sp, #48]
  419484:	stp	x29, x30, [sp, #64]
  419488:	str	x21, [sp, #80]
  41948c:	stp	x20, x19, [sp, #96]
  419490:	add	x29, sp, #0x30
  419494:	ldp	d0, d1, [x0, #40]
  419498:	ldp	d2, d3, [x1]
  41949c:	ldr	d4, [x0, #64]
  4194a0:	mov	x21, x0
  4194a4:	sub	x0, x29, #0x10
  4194a8:	fsub	d0, d2, d0
  4194ac:	fsub	d1, d1, d3
  4194b0:	fdiv	d0, d0, d4
  4194b4:	fdiv	d1, d1, d4
  4194b8:	mov	x19, x3
  4194bc:	mov	x20, x2
  4194c0:	bl	40fbf8 <sqrt@plt+0xe1d8>
  4194c4:	ldp	x8, x9, [x29, #-16]
  4194c8:	sub	x0, x29, #0x10
  4194cc:	stp	x8, x9, [sp, #16]
  4194d0:	ldp	d0, d1, [x21, #40]
  4194d4:	ldp	d2, d3, [x20]
  4194d8:	ldr	d4, [x21, #64]
  4194dc:	fsub	d0, d2, d0
  4194e0:	fsub	d1, d1, d3
  4194e4:	fdiv	d0, d0, d4
  4194e8:	fdiv	d1, d1, d4
  4194ec:	bl	40fbf8 <sqrt@plt+0xe1d8>
  4194f0:	ldp	x8, x9, [x29, #-16]
  4194f4:	mov	x0, sp
  4194f8:	add	x1, sp, #0x10
  4194fc:	stp	x8, x9, [sp]
  419500:	bl	40fb7c <sqrt@plt+0xe15c>
  419504:	mov	v8.16b, v0.16b
  419508:	mov	v9.16b, v1.16b
  41950c:	ldp	d0, d1, [x21, #40]
  419510:	ldp	d2, d3, [x19]
  419514:	ldr	d4, [x21, #64]
  419518:	sub	x0, x29, #0x10
  41951c:	fsub	d0, d2, d0
  419520:	fsub	d1, d1, d3
  419524:	fdiv	d0, d0, d4
  419528:	fdiv	d1, d1, d4
  41952c:	bl	40fbf8 <sqrt@plt+0xe1d8>
  419530:	ldp	x8, x9, [x29, #-16]
  419534:	sub	x0, x29, #0x10
  419538:	mov	x1, sp
  41953c:	stp	x8, x9, [x29, #-16]
  419540:	bl	40fb7c <sqrt@plt+0xe15c>
  419544:	mov	v4.16b, v0.16b
  419548:	ldp	d0, d2, [sp, #16]
  41954c:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  419550:	mov	v5.16b, v1.16b
  419554:	add	x0, x0, #0xb75
  419558:	mov	v1.16b, v2.16b
  41955c:	mov	v2.16b, v8.16b
  419560:	mov	v3.16b, v9.16b
  419564:	bl	401a10 <printf@plt>
  419568:	ldp	x20, x19, [sp, #96]
  41956c:	ldr	x21, [sp, #80]
  419570:	ldp	x29, x30, [sp, #64]
  419574:	ldp	d9, d8, [sp, #48]
  419578:	add	sp, sp, #0x70
  41957c:	ret
  419580:	sub	sp, sp, #0x40
  419584:	stp	x29, x30, [sp, #32]
  419588:	stp	x20, x19, [sp, #48]
  41958c:	add	x29, sp, #0x20
  419590:	ldp	d0, d1, [x0, #40]
  419594:	ldp	d2, d3, [x1]
  419598:	ldr	d4, [x0, #64]
  41959c:	mov	x20, x0
  4195a0:	add	x0, sp, #0x10
  4195a4:	fsub	d0, d2, d0
  4195a8:	fsub	d1, d1, d3
  4195ac:	fdiv	d0, d0, d4
  4195b0:	fdiv	d1, d1, d4
  4195b4:	mov	x19, x2
  4195b8:	bl	40fbf8 <sqrt@plt+0xe1d8>
  4195bc:	ldp	x8, x9, [sp, #16]
  4195c0:	add	x0, sp, #0x10
  4195c4:	stp	x8, x9, [sp]
  4195c8:	ldp	d0, d1, [x20, #40]
  4195cc:	ldp	d2, d3, [x19]
  4195d0:	ldr	d4, [x20, #64]
  4195d4:	fsub	d0, d2, d0
  4195d8:	fsub	d1, d1, d3
  4195dc:	fdiv	d0, d0, d4
  4195e0:	fdiv	d1, d1, d4
  4195e4:	bl	40fbf8 <sqrt@plt+0xe1d8>
  4195e8:	ldp	x8, x9, [sp, #16]
  4195ec:	add	x0, sp, #0x10
  4195f0:	mov	x1, sp
  4195f4:	stp	x8, x9, [sp, #16]
  4195f8:	bl	40fb7c <sqrt@plt+0xe15c>
  4195fc:	mov	v2.16b, v0.16b
  419600:	ldp	d0, d3, [sp]
  419604:	mov	v4.16b, v1.16b
  419608:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  41960c:	add	x0, x0, #0xbad
  419610:	mov	v1.16b, v3.16b
  419614:	mov	v3.16b, v4.16b
  419618:	bl	401a10 <printf@plt>
  41961c:	ldp	x20, x19, [sp, #48]
  419620:	ldp	x29, x30, [sp, #32]
  419624:	add	sp, sp, #0x40
  419628:	ret
  41962c:	sub	sp, sp, #0x80
  419630:	stp	d9, d8, [sp, #48]
  419634:	stp	x29, x30, [sp, #64]
  419638:	str	x23, [sp, #80]
  41963c:	stp	x22, x21, [sp, #96]
  419640:	stp	x20, x19, [sp, #112]
  419644:	add	x29, sp, #0x30
  419648:	ldp	d0, d1, [x0, #40]
  41964c:	ldp	d2, d3, [x1]
  419650:	ldr	d4, [x0, #64]
  419654:	mov	x19, x0
  419658:	sub	x0, x29, #0x10
  41965c:	fsub	d0, d2, d0
  419660:	fsub	d1, d1, d3
  419664:	fdiv	d0, d0, d4
  419668:	fdiv	d1, d1, d4
  41966c:	mov	w21, w3
  419670:	mov	x20, x2
  419674:	bl	40fbf8 <sqrt@plt+0xe1d8>
  419678:	ldp	d0, d1, [x29, #-16]
  41967c:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  419680:	add	x0, x0, #0xbd9
  419684:	stp	d0, d1, [sp, #16]
  419688:	bl	401a10 <printf@plt>
  41968c:	adrp	x22, 438000 <_Znam@GLIBCXX_3.4>
  419690:	ldr	x3, [x22, #2408]
  419694:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  419698:	add	x0, x0, #0xbec
  41969c:	mov	w1, #0x5                   	// #5
  4196a0:	mov	w2, #0x1                   	// #1
  4196a4:	bl	401990 <fwrite@plt>
  4196a8:	cmp	w21, #0x1
  4196ac:	b.lt	419788 <sqrt@plt+0x17d68>  // b.tstop
  4196b0:	ldp	d0, d1, [x19, #40]
  4196b4:	ldp	d2, d3, [x20]
  4196b8:	ldr	d4, [x19, #64]
  4196bc:	sub	x0, x29, #0x10
  4196c0:	fsub	d0, d2, d0
  4196c4:	fsub	d1, d1, d3
  4196c8:	fdiv	d0, d0, d4
  4196cc:	fdiv	d1, d1, d4
  4196d0:	bl	40fbf8 <sqrt@plt+0xe1d8>
  4196d4:	ldp	x8, x9, [x29, #-16]
  4196d8:	mov	x0, sp
  4196dc:	add	x1, sp, #0x10
  4196e0:	stp	x8, x9, [sp]
  4196e4:	bl	40fb7c <sqrt@plt+0xe15c>
  4196e8:	ldr	q2, [sp]
  4196ec:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  4196f0:	add	x0, x0, #0xabe
  4196f4:	str	q2, [sp, #16]
  4196f8:	bl	401a10 <printf@plt>
  4196fc:	cmp	w21, #0x1
  419700:	b.eq	419788 <sqrt@plt+0x17d68>  // b.none
  419704:	mov	w8, w21
  419708:	add	x21, x20, #0x18
  41970c:	adrp	x20, 423000 <_ZdlPvm@@Base+0x64dc>
  419710:	sub	x23, x8, #0x1
  419714:	add	x20, x20, #0xabe
  419718:	ldp	d0, d3, [x21, #-8]
  41971c:	ldp	d1, d2, [x19, #40]
  419720:	ldr	d4, [x19, #64]
  419724:	sub	x0, x29, #0x10
  419728:	fsub	d0, d0, d1
  41972c:	fsub	d1, d2, d3
  419730:	fdiv	d0, d0, d4
  419734:	fdiv	d1, d1, d4
  419738:	bl	40fbf8 <sqrt@plt+0xe1d8>
  41973c:	ldp	x8, x9, [x29, #-16]
  419740:	mov	x0, sp
  419744:	add	x1, sp, #0x10
  419748:	stp	x8, x9, [sp]
  41974c:	bl	40fb7c <sqrt@plt+0xe15c>
  419750:	mov	v8.16b, v0.16b
  419754:	ldr	q0, [sp]
  419758:	ldr	x1, [x22, #2408]
  41975c:	mov	w0, #0x20                  	// #32
  419760:	mov	v9.16b, v1.16b
  419764:	str	q0, [sp, #16]
  419768:	bl	4016f0 <putc@plt>
  41976c:	mov	x0, x20
  419770:	mov	v0.16b, v8.16b
  419774:	mov	v1.16b, v9.16b
  419778:	bl	401a10 <printf@plt>
  41977c:	subs	x23, x23, #0x1
  419780:	add	x21, x21, #0x10
  419784:	b.ne	419718 <sqrt@plt+0x17cf8>  // b.any
  419788:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  41978c:	add	x0, x0, #0xd8e
  419790:	bl	4016b0 <puts@plt>
  419794:	ldp	x20, x19, [sp, #112]
  419798:	ldp	x22, x21, [sp, #96]
  41979c:	ldr	x23, [sp, #80]
  4197a0:	ldp	x29, x30, [sp, #64]
  4197a4:	ldp	d9, d8, [sp, #48]
  4197a8:	add	sp, sp, #0x80
  4197ac:	ret
  4197b0:	sub	sp, sp, #0x80
  4197b4:	stp	d9, d8, [sp, #48]
  4197b8:	stp	x29, x30, [sp, #64]
  4197bc:	str	x23, [sp, #80]
  4197c0:	stp	x22, x21, [sp, #96]
  4197c4:	stp	x20, x19, [sp, #112]
  4197c8:	add	x29, sp, #0x30
  4197cc:	ldp	d0, d1, [x0, #40]
  4197d0:	ldp	d2, d3, [x2]
  4197d4:	ldr	d4, [x0, #64]
  4197d8:	mov	x19, x0
  4197dc:	sub	x0, x29, #0x10
  4197e0:	fsub	d0, d2, d0
  4197e4:	fsub	d1, d1, d3
  4197e8:	fdiv	d0, d0, d4
  4197ec:	fdiv	d1, d1, d4
  4197f0:	mov	w21, w3
  4197f4:	mov	x20, x2
  4197f8:	mov	w22, w1
  4197fc:	bl	40fbf8 <sqrt@plt+0xe1d8>
  419800:	ldp	d0, d1, [x29, #-16]
  419804:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  419808:	add	x0, x0, #0xbd9
  41980c:	stp	d0, d1, [sp, #16]
  419810:	bl	401a10 <printf@plt>
  419814:	cmp	w22, #0x0
  419818:	mov	w8, #0x50                  	// #80
  41981c:	mov	w9, #0x70                  	// #112
  419820:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  419824:	csel	w1, w9, w8, eq  // eq = none
  419828:	add	x0, x0, #0xbf2
  41982c:	bl	401a10 <printf@plt>
  419830:	cmp	w21, #0x2
  419834:	b.lt	419914 <sqrt@plt+0x17ef4>  // b.tstop
  419838:	ldp	d0, d1, [x19, #40]
  41983c:	ldp	d2, d3, [x20, #16]
  419840:	ldr	d4, [x19, #64]
  419844:	sub	x0, x29, #0x10
  419848:	fsub	d0, d2, d0
  41984c:	fsub	d1, d1, d3
  419850:	fdiv	d0, d0, d4
  419854:	fdiv	d1, d1, d4
  419858:	bl	40fbf8 <sqrt@plt+0xe1d8>
  41985c:	ldp	x8, x9, [x29, #-16]
  419860:	mov	x0, sp
  419864:	add	x1, sp, #0x10
  419868:	stp	x8, x9, [sp]
  41986c:	bl	40fb7c <sqrt@plt+0xe15c>
  419870:	ldr	q2, [sp]
  419874:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  419878:	add	x0, x0, #0xabe
  41987c:	str	q2, [sp, #16]
  419880:	bl	401a10 <printf@plt>
  419884:	cmp	w21, #0x2
  419888:	b.eq	419914 <sqrt@plt+0x17ef4>  // b.none
  41988c:	mov	w8, w21
  419890:	add	x21, x20, #0x28
  419894:	adrp	x20, 423000 <_ZdlPvm@@Base+0x64dc>
  419898:	adrp	x22, 438000 <_Znam@GLIBCXX_3.4>
  41989c:	sub	x23, x8, #0x2
  4198a0:	add	x20, x20, #0xabe
  4198a4:	ldp	d0, d3, [x21, #-8]
  4198a8:	ldp	d1, d2, [x19, #40]
  4198ac:	ldr	d4, [x19, #64]
  4198b0:	sub	x0, x29, #0x10
  4198b4:	fsub	d0, d0, d1
  4198b8:	fsub	d1, d2, d3
  4198bc:	fdiv	d0, d0, d4
  4198c0:	fdiv	d1, d1, d4
  4198c4:	bl	40fbf8 <sqrt@plt+0xe1d8>
  4198c8:	ldp	x8, x9, [x29, #-16]
  4198cc:	mov	x0, sp
  4198d0:	add	x1, sp, #0x10
  4198d4:	stp	x8, x9, [sp]
  4198d8:	bl	40fb7c <sqrt@plt+0xe15c>
  4198dc:	mov	v8.16b, v0.16b
  4198e0:	ldr	q0, [sp]
  4198e4:	ldr	x1, [x22, #2408]
  4198e8:	mov	w0, #0x20                  	// #32
  4198ec:	mov	v9.16b, v1.16b
  4198f0:	str	q0, [sp, #16]
  4198f4:	bl	4016f0 <putc@plt>
  4198f8:	mov	x0, x20
  4198fc:	mov	v0.16b, v8.16b
  419900:	mov	v1.16b, v9.16b
  419904:	bl	401a10 <printf@plt>
  419908:	subs	x23, x23, #0x1
  41990c:	add	x21, x21, #0x10
  419910:	b.ne	4198a4 <sqrt@plt+0x17e84>  // b.any
  419914:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  419918:	add	x0, x0, #0xd8e
  41991c:	bl	4016b0 <puts@plt>
  419920:	ldp	x20, x19, [sp, #112]
  419924:	ldp	x22, x21, [sp, #96]
  419928:	ldr	x23, [sp, #80]
  41992c:	ldp	x29, x30, [sp, #64]
  419930:	ldp	d9, d8, [sp, #48]
  419934:	add	sp, sp, #0x80
  419938:	ret
  41993c:	sub	sp, sp, #0x90
  419940:	str	d10, [sp, #16]
  419944:	stp	d9, d8, [sp, #32]
  419948:	stp	x29, x30, [sp, #48]
  41994c:	stp	x28, x27, [sp, #64]
  419950:	stp	x26, x25, [sp, #80]
  419954:	stp	x24, x23, [sp, #96]
  419958:	stp	x22, x21, [sp, #112]
  41995c:	stp	x20, x19, [sp, #128]
  419960:	add	x29, sp, #0x10
  419964:	ldr	x8, [x0]
  419968:	mov	v8.16b, v0.16b
  41996c:	fmov	d0, #-2.000000000000000000e+00
  419970:	mov	w24, w3
  419974:	ldr	x8, [x8, #232]
  419978:	mov	x19, x2
  41997c:	mov	x20, x0
  419980:	mov	x21, x1
  419984:	blr	x8
  419988:	fcmp	d8, #0.0
  41998c:	mov	w9, wzr
  419990:	b.eq	4199f4 <sqrt@plt+0x17fd4>  // b.none
  419994:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  419998:	ldr	w8, [x8, #2084]
  41999c:	cbz	w8, 4199f4 <sqrt@plt+0x17fd4>
  4199a0:	ldp	d0, d1, [x20, #40]
  4199a4:	ldp	d2, d3, [x21]
  4199a8:	ldr	d4, [x20, #64]
  4199ac:	mov	x0, sp
  4199b0:	fsub	d0, d2, d0
  4199b4:	fsub	d1, d1, d3
  4199b8:	fdiv	d0, d0, d4
  4199bc:	fdiv	d1, d1, d4
  4199c0:	bl	40fbf8 <sqrt@plt+0xe1d8>
  4199c4:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  4199c8:	ldr	d2, [x8, #1680]
  4199cc:	mov	x8, #0x800000000000        	// #140737488355328
  4199d0:	ldp	d0, d1, [sp]
  4199d4:	movk	x8, #0xc066, lsl #48
  4199d8:	fmov	d3, x8
  4199dc:	fmul	d3, d8, d3
  4199e0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  4199e4:	fdiv	d2, d3, d2
  4199e8:	add	x0, x0, #0xbf9
  4199ec:	bl	401a10 <printf@plt>
  4199f0:	mov	w9, #0x1                   	// #1
  4199f4:	subs	w22, w24, #0x1
  4199f8:	str	w9, [x29, #12]
  4199fc:	b.lt	419b70 <sqrt@plt+0x18150>  // b.tstop
  419a00:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  419a04:	ldr	d8, [x8, #2704]
  419a08:	adrp	x25, 423000 <_ZdlPvm@@Base+0x64dc>
  419a0c:	adrp	x26, 423000 <_ZdlPvm@@Base+0x64dc>
  419a10:	mov	x23, xzr
  419a14:	mov	w28, w24
  419a18:	adrp	x24, 438000 <_Znam@GLIBCXX_3.4>
  419a1c:	add	x25, x25, #0xca2
  419a20:	add	x26, x26, #0xcf2
  419a24:	b	419a70 <sqrt@plt+0x18050>
  419a28:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  419a2c:	add	x0, x0, #0xcbe
  419a30:	bl	401a10 <printf@plt>
  419a34:	ldr	x1, [x24, #2408]
  419a38:	mov	w0, #0x27                  	// #39
  419a3c:	bl	4016f0 <putc@plt>
  419a40:	ldr	x0, [x19]
  419a44:	ldr	x1, [x24, #2408]
  419a48:	bl	401670 <fputs@plt>
  419a4c:	ldr	x3, [x24, #2408]
  419a50:	mov	w1, #0x8                   	// #8
  419a54:	mov	w2, #0x1                   	// #1
  419a58:	mov	x0, x26
  419a5c:	bl	401990 <fwrite@plt>
  419a60:	add	x23, x23, #0x1
  419a64:	cmp	x28, x23
  419a68:	add	x19, x19, #0x20
  419a6c:	b.eq	419b70 <sqrt@plt+0x18150>  // b.none
  419a70:	ldr	x8, [x19]
  419a74:	cbz	x8, 419a60 <sqrt@plt+0x18040>
  419a78:	ldrb	w8, [x8]
  419a7c:	cbz	w8, 419a60 <sqrt@plt+0x18040>
  419a80:	ldp	d0, d1, [x20, #40]
  419a84:	ldp	d2, d3, [x21]
  419a88:	ldr	d4, [x20, #64]
  419a8c:	mov	x0, sp
  419a90:	fsub	d0, d2, d0
  419a94:	fsub	d1, d1, d3
  419a98:	fdiv	d0, d0, d4
  419a9c:	fdiv	d1, d1, d4
  419aa0:	bl	40fbf8 <sqrt@plt+0xe1d8>
  419aa4:	ldr	x1, [x19, #16]
  419aa8:	ldp	d10, d9, [sp]
  419aac:	cbz	x1, 419ac4 <sqrt@plt+0x180a4>
  419ab0:	ldr	x8, [x20]
  419ab4:	ldr	w2, [x19, #24]
  419ab8:	mov	x0, x20
  419abc:	ldr	x8, [x8, #104]
  419ac0:	blr	x8
  419ac4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  419ac8:	add	x0, x0, #0xc7e
  419acc:	mov	v0.16b, v10.16b
  419ad0:	bl	401a10 <printf@plt>
  419ad4:	ldr	x27, [x19]
  419ad8:	mov	w1, #0x27                  	// #39
  419adc:	mov	x0, x27
  419ae0:	bl	401770 <strchr@plt>
  419ae4:	ldr	w8, [x19, #8]
  419ae8:	adrp	x9, 423000 <_ZdlPvm@@Base+0x64dc>
  419aec:	adrp	x10, 421000 <_ZdlPvm@@Base+0x44dc>
  419af0:	cmp	x0, #0x0
  419af4:	add	x9, x9, #0xd54
  419af8:	add	x10, x10, #0xe50
  419afc:	csel	x1, x10, x9, eq  // eq = none
  419b00:	cmp	w8, #0x1
  419b04:	b.eq	419b2c <sqrt@plt+0x1810c>  // b.none
  419b08:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  419b0c:	cmp	w8, #0x2
  419b10:	add	x0, x0, #0xc87
  419b14:	b.eq	419b20 <sqrt@plt+0x18100>  // b.none
  419b18:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  419b1c:	add	x0, x0, #0xc92
  419b20:	mov	x2, x27
  419b24:	mov	x3, x1
  419b28:	bl	401a10 <printf@plt>
  419b2c:	ldr	x1, [x24, #2408]
  419b30:	mov	w0, #0x27                  	// #39
  419b34:	bl	4016f0 <putc@plt>
  419b38:	mov	x0, x25
  419b3c:	mov	v0.16b, v9.16b
  419b40:	mov	w1, w22
  419b44:	mov	w2, w23
  419b48:	mov	v1.16b, v8.16b
  419b4c:	bl	401a10 <printf@plt>
  419b50:	ldr	w8, [x19, #12]
  419b54:	cmp	w8, #0x1
  419b58:	b.eq	419a28 <sqrt@plt+0x18008>  // b.none
  419b5c:	cmp	w8, #0x2
  419b60:	b.ne	419a34 <sqrt@plt+0x18014>  // b.any
  419b64:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  419b68:	add	x0, x0, #0xcc3
  419b6c:	b	419a30 <sqrt@plt+0x18010>
  419b70:	ldr	w8, [x29, #12]
  419b74:	cbz	w8, 419b84 <sqrt@plt+0x18164>
  419b78:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  419b7c:	add	x0, x0, #0xd97
  419b80:	bl	4016b0 <puts@plt>
  419b84:	ldp	x20, x19, [sp, #128]
  419b88:	ldp	x22, x21, [sp, #112]
  419b8c:	ldp	x24, x23, [sp, #96]
  419b90:	ldp	x26, x25, [sp, #80]
  419b94:	ldp	x28, x27, [sp, #64]
  419b98:	ldp	x29, x30, [sp, #48]
  419b9c:	ldp	d9, d8, [sp, #32]
  419ba0:	ldr	d10, [sp, #16]
  419ba4:	add	sp, sp, #0x90
  419ba8:	ret
  419bac:	str	d8, [sp, #-32]!
  419bb0:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  419bb4:	ldr	w8, [x8, #2084]
  419bb8:	fcmp	d0, #0.0
  419bbc:	fmov	d1, #-1.000000000000000000e+00
  419bc0:	fcsel	d8, d1, d0, mi  // mi = first
  419bc4:	stp	x29, x30, [sp, #8]
  419bc8:	str	x19, [sp, #24]
  419bcc:	mov	x29, sp
  419bd0:	cbz	w8, 419bfc <sqrt@plt+0x181dc>
  419bd4:	ldr	d0, [x0, #72]
  419bd8:	mov	x19, x0
  419bdc:	fcmp	d8, d0
  419be0:	b.eq	419bfc <sqrt@plt+0x181dc>  // b.none
  419be4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  419be8:	fneg	d1, d8
  419bec:	add	x0, x0, #0xcc8
  419bf0:	mov	v0.16b, v8.16b
  419bf4:	bl	401a10 <printf@plt>
  419bf8:	str	d8, [x19, #72]
  419bfc:	ldr	x19, [sp, #24]
  419c00:	ldp	x29, x30, [sp, #8]
  419c04:	ldr	d8, [sp], #32
  419c08:	ret
  419c0c:	str	d8, [sp, #-32]!
  419c10:	stp	x29, x30, [sp, #8]
  419c14:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  419c18:	ldr	w8, [x8, #2084]
  419c1c:	str	x19, [sp, #24]
  419c20:	mov	x19, x0
  419c24:	mov	x29, sp
  419c28:	cbz	w8, 419c54 <sqrt@plt+0x18234>
  419c2c:	mov	v8.16b, v0.16b
  419c30:	ldr	d0, [x19, #80]
  419c34:	fcmp	d0, d8
  419c38:	b.eq	419c54 <sqrt@plt+0x18234>  // b.none
  419c3c:	fmov	d0, #1.000000000000000000e+00
  419c40:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  419c44:	fsub	d0, d0, d8
  419c48:	add	x0, x0, #0xce5
  419c4c:	bl	401a10 <printf@plt>
  419c50:	str	d8, [x19, #80]
  419c54:	ldr	x0, [x19, #88]
  419c58:	cbz	x0, 419c7c <sqrt@plt+0x1825c>
  419c5c:	bl	401730 <free@plt>
  419c60:	str	xzr, [x19, #88]
  419c64:	ldr	x19, [sp, #24]
  419c68:	ldp	x29, x30, [sp, #8]
  419c6c:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  419c70:	add	x0, x0, #0xdce
  419c74:	ldr	d8, [sp], #32
  419c78:	b	4016b0 <puts@plt>
  419c7c:	ldr	x19, [sp, #24]
  419c80:	ldp	x29, x30, [sp, #8]
  419c84:	ldr	d8, [sp], #32
  419c88:	ret
  419c8c:	stp	x29, x30, [sp, #-48]!
  419c90:	str	x21, [sp, #16]
  419c94:	stp	x20, x19, [sp, #32]
  419c98:	mov	x29, sp
  419c9c:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  419ca0:	ldr	w8, [x8, #2084]
  419ca4:	cbz	w8, 419d14 <sqrt@plt+0x182f4>
  419ca8:	ldr	x8, [x0, #88]
  419cac:	mov	x19, x2
  419cb0:	mov	x21, x1
  419cb4:	mov	x20, x0
  419cb8:	cbnz	x8, 419cc4 <sqrt@plt+0x182a4>
  419cbc:	ldr	x8, [x20, #96]
  419cc0:	cbz	x8, 419cd4 <sqrt@plt+0x182b4>
  419cc4:	ldr	x8, [x20]
  419cc8:	mov	x0, x20
  419ccc:	ldr	x8, [x8, #120]
  419cd0:	blr	x8
  419cd4:	cbz	x21, 419cf4 <sqrt@plt+0x182d4>
  419cd8:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  419cdc:	add	x0, x0, #0xcfb
  419ce0:	mov	x1, x21
  419ce4:	bl	401a10 <printf@plt>
  419ce8:	mov	x0, x21
  419cec:	bl	41d904 <_ZdlPvm@@Base+0xde0>
  419cf0:	str	x0, [x20, #88]
  419cf4:	cbz	x19, 419d14 <sqrt@plt+0x182f4>
  419cf8:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  419cfc:	add	x0, x0, #0xd07
  419d00:	mov	x1, x19
  419d04:	bl	401a10 <printf@plt>
  419d08:	mov	x0, x19
  419d0c:	bl	41d904 <_ZdlPvm@@Base+0xde0>
  419d10:	str	x0, [x20, #96]
  419d14:	ldp	x20, x19, [sp, #32]
  419d18:	ldr	x21, [sp, #16]
  419d1c:	ldp	x29, x30, [sp], #48
  419d20:	ret
  419d24:	stp	x29, x30, [sp, #-32]!
  419d28:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  419d2c:	ldr	w8, [x8, #2084]
  419d30:	str	x19, [sp, #16]
  419d34:	mov	x29, sp
  419d38:	cbz	w8, 419d80 <sqrt@plt+0x18360>
  419d3c:	ldr	x8, [x0, #88]
  419d40:	mov	x19, x0
  419d44:	cbz	x8, 419d60 <sqrt@plt+0x18340>
  419d48:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  419d4c:	add	x0, x0, #0xdce
  419d50:	bl	4016b0 <puts@plt>
  419d54:	ldr	x0, [x19, #88]
  419d58:	bl	401730 <free@plt>
  419d5c:	str	xzr, [x19, #88]
  419d60:	ldr	x8, [x19, #96]
  419d64:	cbz	x8, 419d80 <sqrt@plt+0x18360>
  419d68:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  419d6c:	add	x0, x0, #0xdc6
  419d70:	bl	4016b0 <puts@plt>
  419d74:	ldr	x0, [x19, #96]
  419d78:	bl	401730 <free@plt>
  419d7c:	str	xzr, [x19, #96]
  419d80:	ldr	x19, [sp, #16]
  419d84:	ldp	x29, x30, [sp], #32
  419d88:	ret
  419d8c:	ldr	x0, [x0, #88]
  419d90:	ret
  419d94:	ldr	x0, [x0, #96]
  419d98:	ret
  419d9c:	sub	sp, sp, #0x30
  419da0:	stp	x29, x30, [sp, #16]
  419da4:	stp	x20, x19, [sp, #32]
  419da8:	add	x29, sp, #0x10
  419dac:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  419db0:	ldr	w8, [x8, #2084]
  419db4:	mov	x19, x1
  419db8:	mov	x20, x0
  419dbc:	cbz	w8, 419df8 <sqrt@plt+0x183d8>
  419dc0:	ldr	x8, [x20]
  419dc4:	ldr	d0, [x2, #16]
  419dc8:	mov	x0, x20
  419dcc:	ldr	x8, [x8, #232]
  419dd0:	blr	x8
  419dd4:	ldr	x8, [x20]
  419dd8:	mov	x0, x20
  419ddc:	mov	x1, x19
  419de0:	mov	x2, x19
  419de4:	ldr	x3, [x8, #184]
  419de8:	ldp	x20, x19, [sp, #32]
  419dec:	ldp	x29, x30, [sp, #16]
  419df0:	add	sp, sp, #0x30
  419df4:	br	x3
  419df8:	ldp	d0, d1, [x20, #40]
  419dfc:	ldp	d2, d3, [x19]
  419e00:	ldr	d4, [x20, #64]
  419e04:	mov	x0, sp
  419e08:	fsub	d0, d2, d0
  419e0c:	fsub	d1, d1, d3
  419e10:	fdiv	d0, d0, d4
  419e14:	fdiv	d1, d1, d4
  419e18:	bl	40fbf8 <sqrt@plt+0xe1d8>
  419e1c:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  419e20:	ldp	d0, d1, [sp]
  419e24:	ldr	d2, [x8, #2712]
  419e28:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  419e2c:	add	x0, x0, #0xd13
  419e30:	bl	401a10 <printf@plt>
  419e34:	ldp	x20, x19, [sp, #32]
  419e38:	ldp	x29, x30, [sp, #16]
  419e3c:	add	sp, sp, #0x30
  419e40:	ret
  419e44:	stp	x29, x30, [sp, #-48]!
  419e48:	stp	x20, x19, [sp, #32]
  419e4c:	ldr	x8, [x0, #32]
  419e50:	str	x21, [sp, #16]
  419e54:	mov	w19, w2
  419e58:	mov	x20, x0
  419e5c:	mov	x21, x1
  419e60:	mov	x29, sp
  419e64:	cbz	x8, 419e78 <sqrt@plt+0x18458>
  419e68:	mov	x0, x21
  419e6c:	mov	x1, x8
  419e70:	bl	401910 <strcmp@plt>
  419e74:	cbz	w0, 419ea0 <sqrt@plt+0x18480>
  419e78:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  419e7c:	add	x0, x0, #0xd49
  419e80:	mov	w1, w19
  419e84:	mov	x2, x21
  419e88:	bl	401a10 <printf@plt>
  419e8c:	str	x21, [x20, #32]
  419e90:	ldp	x20, x19, [sp, #32]
  419e94:	ldr	x21, [sp, #16]
  419e98:	ldp	x29, x30, [sp], #48
  419e9c:	ret
  419ea0:	mov	w1, w19
  419ea4:	ldp	x20, x19, [sp, #32]
  419ea8:	ldr	x21, [sp, #16]
  419eac:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  419eb0:	add	x0, x0, #0xd41
  419eb4:	ldp	x29, x30, [sp], #48
  419eb8:	b	401a10 <printf@plt>
  419ebc:	brk	#0x1
  419ec0:	stp	x29, x30, [sp, #-32]!
  419ec4:	stp	x20, x19, [sp, #16]
  419ec8:	mov	x29, sp
  419ecc:	mov	w0, #0x50                  	// #80
  419ed0:	bl	41ca74 <_Znwm@@Base>
  419ed4:	mov	x19, x0
  419ed8:	bl	40f974 <sqrt@plt+0xdf54>
  419edc:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  419ee0:	add	x8, x8, #0xe00
  419ee4:	mov	x0, x19
  419ee8:	str	x8, [x0], #32
  419eec:	bl	40fbf0 <sqrt@plt+0xe1d0>
  419ef0:	mov	x0, x19
  419ef4:	ldp	x20, x19, [sp, #16]
  419ef8:	ldp	x29, x30, [sp], #32
  419efc:	ret
  419f00:	mov	x20, x0
  419f04:	mov	x0, x19
  419f08:	bl	40f988 <sqrt@plt+0xdf68>
  419f0c:	b	419f14 <sqrt@plt+0x184f4>
  419f10:	mov	x20, x0
  419f14:	mov	x0, x19
  419f18:	bl	41cb18 <_ZdlPv@@Base>
  419f1c:	mov	x0, x20
  419f20:	bl	4019a0 <_Unwind_Resume@plt>
  419f24:	stp	x29, x30, [sp, #-32]!
  419f28:	stp	x20, x19, [sp, #16]
  419f2c:	mov	x29, sp
  419f30:	mov	x19, x0
  419f34:	bl	40f974 <sqrt@plt+0xdf54>
  419f38:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  419f3c:	add	x8, x8, #0xe00
  419f40:	mov	x0, x19
  419f44:	str	x8, [x0], #32
  419f48:	bl	40fbf0 <sqrt@plt+0xe1d0>
  419f4c:	ldp	x20, x19, [sp, #16]
  419f50:	ldp	x29, x30, [sp], #32
  419f54:	ret
  419f58:	mov	x20, x0
  419f5c:	mov	x0, x19
  419f60:	bl	40f988 <sqrt@plt+0xdf68>
  419f64:	mov	x0, x20
  419f68:	bl	4019a0 <_Unwind_Resume@plt>
  419f6c:	stp	x29, x30, [sp, #-32]!
  419f70:	str	x19, [sp, #16]
  419f74:	mov	x29, sp
  419f78:	mov	x19, x0
  419f7c:	bl	40f988 <sqrt@plt+0xdf68>
  419f80:	mov	x0, x19
  419f84:	ldr	x19, [sp, #16]
  419f88:	ldp	x29, x30, [sp], #32
  419f8c:	b	41cb18 <_ZdlPv@@Base>
  419f90:	ldr	d2, [x0, #72]
  419f94:	fcmp	d0, #0.0
  419f98:	fmov	d1, #-1.000000000000000000e+00
  419f9c:	fcsel	d1, d1, d0, mi  // mi = first
  419fa0:	fcmp	d1, d2
  419fa4:	b.eq	419fe0 <sqrt@plt+0x185c0>  // b.none
  419fa8:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  419fac:	ldr	d2, [x8, #3544]
  419fb0:	fmov	d3, #5.000000000000000000e-01
  419fb4:	fcmp	d0, #0.0
  419fb8:	mov	w8, #0x8                   	// #8
  419fbc:	fmul	d0, d1, d2
  419fc0:	fadd	d0, d0, d3
  419fc4:	fcvtzs	w9, d0
  419fc8:	csel	w1, w8, w9, mi  // mi = first
  419fcc:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  419fd0:	add	x8, x8, #0xfe0
  419fd4:	str	d1, [x0, #72]
  419fd8:	mov	x0, x8
  419fdc:	b	401a10 <printf@plt>
  419fe0:	ret
  419fe4:	stp	x29, x30, [sp, #-48]!
  419fe8:	str	x21, [sp, #16]
  419fec:	stp	x20, x19, [sp, #32]
  419ff0:	mov	x29, sp
  419ff4:	ldr	x8, [x1]
  419ff8:	mov	x19, x2
  419ffc:	mov	x20, x1
  41a000:	mov	x21, x0
  41a004:	str	x8, [x0, #32]
  41a008:	ldr	x8, [x2, #8]
  41a00c:	str	x8, [x0, #40]
  41a010:	bl	40fa1c <sqrt@plt+0xdffc>
  41a014:	str	d0, [x21, #64]
  41a018:	ldr	q1, [x19]
  41a01c:	ldr	q2, [x20]
  41a020:	dup	v0.2d, v0.d[0]
  41a024:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  41a028:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  41a02c:	fsub	v1.2d, v1.2d, v2.2d
  41a030:	fdiv	v0.2d, v1.2d, v0.2d
  41a034:	ext	v0.16b, v0.16b, v0.16b, #8
  41a038:	str	q0, [x21, #48]
  41a03c:	ldr	x1, [x8, #3688]
  41a040:	add	x0, x0, #0xff7
  41a044:	mov	x2, x1
  41a048:	mov	x3, x1
  41a04c:	bl	401a10 <printf@plt>
  41a050:	mov	x8, #0xc000000000000000    	// #-4611686018427387904
  41a054:	str	x8, [x21, #72]
  41a058:	ldp	x20, x19, [sp, #32]
  41a05c:	ldr	x21, [sp, #16]
  41a060:	ldp	x29, x30, [sp], #48
  41a064:	ret
  41a068:	ldp	d0, d1, [x0, #48]
  41a06c:	adrp	x0, 424000 <_ZdlPvm@@Base+0x74dc>
  41a070:	add	x0, x0, #0xea
  41a074:	b	401a10 <printf@plt>
  41a078:	sub	sp, sp, #0x80
  41a07c:	stp	d9, d8, [sp, #16]
  41a080:	stp	x29, x30, [sp, #32]
  41a084:	stp	x28, x27, [sp, #48]
  41a088:	stp	x26, x25, [sp, #64]
  41a08c:	stp	x24, x23, [sp, #80]
  41a090:	stp	x22, x21, [sp, #96]
  41a094:	stp	x20, x19, [sp, #112]
  41a098:	add	x29, sp, #0x10
  41a09c:	ldp	d0, d1, [x0, #32]
  41a0a0:	ldp	d2, d3, [x1]
  41a0a4:	ldr	d4, [x0, #64]
  41a0a8:	mov	x0, sp
  41a0ac:	mov	w20, w3
  41a0b0:	fsub	d0, d2, d0
  41a0b4:	fsub	d1, d1, d3
  41a0b8:	fdiv	d0, d0, d4
  41a0bc:	fdiv	d1, d1, d4
  41a0c0:	mov	x19, x2
  41a0c4:	bl	40fbf8 <sqrt@plt+0xe1d8>
  41a0c8:	cmp	w20, #0x1
  41a0cc:	b.lt	41a1f8 <sqrt@plt+0x187d8>  // b.tstop
  41a0d0:	ldp	d8, d9, [sp]
  41a0d4:	mov	w26, w20
  41a0d8:	neg	w27, w20
  41a0dc:	adrp	x20, 424000 <_ZdlPvm@@Base+0x74dc>
  41a0e0:	adrp	x21, 424000 <_ZdlPvm@@Base+0x74dc>
  41a0e4:	adrp	x22, 424000 <_ZdlPvm@@Base+0x74dc>
  41a0e8:	adrp	x24, 424000 <_ZdlPvm@@Base+0x74dc>
  41a0ec:	adrp	x25, 424000 <_ZdlPvm@@Base+0x74dc>
  41a0f0:	add	x28, x19, #0x8
  41a0f4:	mov	w19, #0x1                   	// #1
  41a0f8:	add	x20, x20, #0x207
  41a0fc:	adrp	x23, 438000 <_Znam@GLIBCXX_3.4>
  41a100:	add	x21, x21, #0x22e
  41a104:	add	x22, x22, #0x247
  41a108:	add	x24, x24, #0x23c
  41a10c:	add	x25, x25, #0x170
  41a110:	b	41a138 <sqrt@plt+0x18718>
  41a114:	ldr	x3, [x23, #2408]
  41a118:	mov	w1, #0x4                   	// #4
  41a11c:	mov	w2, #0x1                   	// #1
  41a120:	mov	x0, x22
  41a124:	bl	401990 <fwrite@plt>
  41a128:	add	w27, w27, #0x2
  41a12c:	subs	x26, x26, #0x1
  41a130:	add	x28, x28, #0x20
  41a134:	b.eq	41a1f8 <sqrt@plt+0x187d8>  // b.none
  41a138:	ldur	x8, [x28, #-8]
  41a13c:	cbz	x8, 41a128 <sqrt@plt+0x18708>
  41a140:	ldrb	w8, [x8]
  41a144:	cbz	w8, 41a128 <sqrt@plt+0x18708>
  41a148:	ldr	w8, [x28, #4]
  41a14c:	cmp	w8, #0x2
  41a150:	cinc	w9, w19, eq  // eq = none
  41a154:	cmp	w8, #0x1
  41a158:	csel	w8, wzr, w9, eq  // eq = none
  41a15c:	adds	w1, w8, w27
  41a160:	b.eq	41a174 <sqrt@plt+0x18754>  // b.none
  41a164:	mov	x0, x25
  41a168:	mov	v0.16b, v9.16b
  41a16c:	bl	401a10 <printf@plt>
  41a170:	b	41a184 <sqrt@plt+0x18764>
  41a174:	adrp	x0, 424000 <_ZdlPvm@@Base+0x74dc>
  41a178:	add	x0, x0, #0x13a
  41a17c:	mov	v0.16b, v9.16b
  41a180:	bl	401a10 <printf@plt>
  41a184:	mov	x0, x20
  41a188:	mov	v0.16b, v8.16b
  41a18c:	bl	401a10 <printf@plt>
  41a190:	ldr	x3, [x23, #2408]
  41a194:	mov	w1, #0xd                   	// #13
  41a198:	mov	w2, #0x1                   	// #1
  41a19c:	mov	x0, x21
  41a1a0:	bl	401990 <fwrite@plt>
  41a1a4:	ldr	w8, [x28]
  41a1a8:	cmp	w8, #0x1
  41a1ac:	b.eq	41a1c4 <sqrt@plt+0x187a4>  // b.none
  41a1b0:	ldr	x3, [x23, #2408]
  41a1b4:	mov	w1, #0x5                   	// #5
  41a1b8:	mov	w2, #0x1                   	// #1
  41a1bc:	mov	x0, x24
  41a1c0:	bl	401990 <fwrite@plt>
  41a1c4:	ldur	x0, [x28, #-8]
  41a1c8:	ldr	x1, [x23, #2408]
  41a1cc:	bl	401670 <fputs@plt>
  41a1d0:	ldr	w8, [x28]
  41a1d4:	cmp	w8, #0x2
  41a1d8:	b.eq	41a114 <sqrt@plt+0x186f4>  // b.none
  41a1dc:	ldr	x3, [x23, #2408]
  41a1e0:	adrp	x0, 424000 <_ZdlPvm@@Base+0x74dc>
  41a1e4:	mov	w1, #0x4                   	// #4
  41a1e8:	mov	w2, #0x1                   	// #1
  41a1ec:	add	x0, x0, #0x242
  41a1f0:	bl	401990 <fwrite@plt>
  41a1f4:	b	41a114 <sqrt@plt+0x186f4>
  41a1f8:	ldp	x20, x19, [sp, #112]
  41a1fc:	ldp	x22, x21, [sp, #96]
  41a200:	ldp	x24, x23, [sp, #80]
  41a204:	ldp	x26, x25, [sp, #64]
  41a208:	ldp	x28, x27, [sp, #48]
  41a20c:	ldp	x29, x30, [sp, #32]
  41a210:	ldp	d9, d8, [sp, #16]
  41a214:	add	sp, sp, #0x80
  41a218:	ret
  41a21c:	sub	sp, sp, #0x20
  41a220:	stp	x29, x30, [sp, #16]
  41a224:	add	x29, sp, #0x10
  41a228:	ldp	d0, d1, [x0, #32]
  41a22c:	ldp	d2, d3, [x1]
  41a230:	ldr	d4, [x0, #64]
  41a234:	mov	x0, sp
  41a238:	fsub	d0, d2, d0
  41a23c:	fsub	d1, d1, d3
  41a240:	fdiv	d0, d0, d4
  41a244:	fdiv	d1, d1, d4
  41a248:	bl	40fbf8 <sqrt@plt+0xe1d8>
  41a24c:	ldp	d0, d1, [sp]
  41a250:	mov	x8, #0x400000000000        	// #70368744177664
  41a254:	movk	x8, #0x408f, lsl #48
  41a258:	fmov	d3, x8
  41a25c:	fmov	d2, #5.000000000000000000e-01
  41a260:	fmul	d0, d0, d3
  41a264:	fmul	d1, d1, d3
  41a268:	fadd	d0, d0, d2
  41a26c:	fadd	d1, d1, d2
  41a270:	adrp	x0, 424000 <_ZdlPvm@@Base+0x74dc>
  41a274:	fcvtzs	w1, d0
  41a278:	fcvtzs	w2, d1
  41a27c:	add	x0, x0, #0x24c
  41a280:	bl	401a10 <printf@plt>
  41a284:	ldp	x29, x30, [sp, #16]
  41a288:	add	sp, sp, #0x20
  41a28c:	ret
  41a290:	sub	sp, sp, #0x60
  41a294:	str	d8, [sp, #16]
  41a298:	stp	x29, x30, [sp, #32]
  41a29c:	stp	x24, x23, [sp, #48]
  41a2a0:	stp	x22, x21, [sp, #64]
  41a2a4:	stp	x20, x19, [sp, #80]
  41a2a8:	add	x29, sp, #0x10
  41a2ac:	ldr	x8, [x0]
  41a2b0:	ldr	d0, [x4, #16]
  41a2b4:	mov	x19, x4
  41a2b8:	mov	w22, w3
  41a2bc:	ldr	x8, [x8, #184]
  41a2c0:	mov	x21, x2
  41a2c4:	mov	x20, x0
  41a2c8:	mov	x23, x1
  41a2cc:	blr	x8
  41a2d0:	ldp	d0, d1, [x20, #32]
  41a2d4:	ldp	d2, d3, [x23]
  41a2d8:	ldr	d4, [x20, #64]
  41a2dc:	mov	x0, sp
  41a2e0:	fsub	d0, d2, d0
  41a2e4:	fsub	d1, d1, d3
  41a2e8:	fdiv	d0, d0, d4
  41a2ec:	fdiv	d1, d1, d4
  41a2f0:	bl	40fbf8 <sqrt@plt+0xe1d8>
  41a2f4:	ldp	d0, d1, [sp]
  41a2f8:	mov	x8, #0x400000000000        	// #70368744177664
  41a2fc:	movk	x8, #0x408f, lsl #48
  41a300:	fmov	d2, x8
  41a304:	fmov	d8, #5.000000000000000000e-01
  41a308:	fmul	d0, d0, d2
  41a30c:	fmul	d1, d1, d2
  41a310:	fadd	d0, d0, d8
  41a314:	fadd	d1, d1, d8
  41a318:	adrp	x0, 424000 <_ZdlPvm@@Base+0x74dc>
  41a31c:	fcvtzs	w1, d0
  41a320:	fcvtzs	w2, d1
  41a324:	add	x0, x0, #0x24c
  41a328:	bl	401a10 <printf@plt>
  41a32c:	cmp	w22, #0x1
  41a330:	b.lt	41a3a4 <sqrt@plt+0x18984>  // b.tstop
  41a334:	add	x23, x21, #0x8
  41a338:	mov	x24, #0x400000000000        	// #70368744177664
  41a33c:	adrp	x21, 424000 <_ZdlPvm@@Base+0x74dc>
  41a340:	mov	w22, w22
  41a344:	movk	x24, #0x408f, lsl #48
  41a348:	add	x21, x21, #0x24c
  41a34c:	ldp	d0, d3, [x23, #-8]
  41a350:	ldp	d1, d2, [x20, #32]
  41a354:	ldr	d4, [x20, #64]
  41a358:	mov	x0, sp
  41a35c:	fsub	d0, d0, d1
  41a360:	fsub	d1, d2, d3
  41a364:	fdiv	d0, d0, d4
  41a368:	fdiv	d1, d1, d4
  41a36c:	bl	40fbf8 <sqrt@plt+0xe1d8>
  41a370:	ldp	d0, d1, [sp]
  41a374:	fmov	d2, x24
  41a378:	mov	x0, x21
  41a37c:	fmul	d0, d0, d2
  41a380:	fmul	d1, d1, d2
  41a384:	fadd	d0, d0, d8
  41a388:	fadd	d1, d1, d8
  41a38c:	fcvtzs	w1, d0
  41a390:	fcvtzs	w2, d1
  41a394:	bl	401a10 <printf@plt>
  41a398:	subs	x22, x22, #0x1
  41a39c:	add	x23, x23, #0x10
  41a3a0:	b.ne	41a34c <sqrt@plt+0x1892c>  // b.any
  41a3a4:	adrp	x21, 438000 <_Znam@GLIBCXX_3.4>
  41a3a8:	ldr	x3, [x21, #2408]
  41a3ac:	adrp	x0, 424000 <_ZdlPvm@@Base+0x74dc>
  41a3b0:	add	x0, x0, #0x266
  41a3b4:	mov	w1, #0xd                   	// #13
  41a3b8:	mov	w2, #0x1                   	// #1
  41a3bc:	bl	401990 <fwrite@plt>
  41a3c0:	ldr	w8, [x19]
  41a3c4:	cmp	w8, #0x3
  41a3c8:	b.hi	41a43c <sqrt@plt+0x18a1c>  // b.pmore
  41a3cc:	adrp	x9, 423000 <_ZdlPvm@@Base+0x64dc>
  41a3d0:	add	x9, x9, #0xde8
  41a3d4:	adr	x10, 41a3e4 <sqrt@plt+0x189c4>
  41a3d8:	ldrb	w11, [x9, x8]
  41a3dc:	add	x10, x10, x11, lsl #2
  41a3e0:	br	x10
  41a3e4:	ldr	x3, [x21, #2408]
  41a3e8:	adrp	x0, 424000 <_ZdlPvm@@Base+0x74dc>
  41a3ec:	add	x0, x0, #0x274
  41a3f0:	b	41a400 <sqrt@plt+0x189e0>
  41a3f4:	ldr	x3, [x21, #2408]
  41a3f8:	adrp	x0, 424000 <_ZdlPvm@@Base+0x74dc>
  41a3fc:	add	x0, x0, #0x277
  41a400:	mov	w1, #0x2                   	// #2
  41a404:	mov	w2, #0x1                   	// #1
  41a408:	bl	401990 <fwrite@plt>
  41a40c:	b	41a43c <sqrt@plt+0x18a1c>
  41a410:	ldr	d0, [x19, #8]
  41a414:	ldr	d1, [x20, #64]
  41a418:	adrp	x0, 424000 <_ZdlPvm@@Base+0x74dc>
  41a41c:	add	x0, x0, #0x27a
  41a420:	b	41a434 <sqrt@plt+0x18a14>
  41a424:	ldr	d0, [x19, #8]
  41a428:	ldr	d1, [x20, #64]
  41a42c:	adrp	x0, 424000 <_ZdlPvm@@Base+0x74dc>
  41a430:	add	x0, x0, #0x282
  41a434:	fdiv	d0, d0, d1
  41a438:	bl	401a10 <printf@plt>
  41a43c:	ldr	x3, [x21, #2408]
  41a440:	adrp	x0, 424000 <_ZdlPvm@@Base+0x74dc>
  41a444:	add	x0, x0, #0x248
  41a448:	mov	w1, #0x3                   	// #3
  41a44c:	mov	w2, #0x1                   	// #1
  41a450:	bl	401990 <fwrite@plt>
  41a454:	ldp	x20, x19, [sp, #80]
  41a458:	ldp	x22, x21, [sp, #64]
  41a45c:	ldp	x24, x23, [sp, #48]
  41a460:	ldp	x29, x30, [sp, #32]
  41a464:	ldr	d8, [sp, #16]
  41a468:	add	sp, sp, #0x60
  41a46c:	ret
  41a470:	stp	x29, x30, [sp, #-48]!
  41a474:	stp	x22, x21, [sp, #16]
  41a478:	stp	x20, x19, [sp, #32]
  41a47c:	mov	x29, sp
  41a480:	mov	x19, x3
  41a484:	mov	w20, w2
  41a488:	mov	x21, x1
  41a48c:	fcmp	d0, #0.0
  41a490:	mov	x22, x0
  41a494:	b.lt	41a4ac <sqrt@plt+0x18a8c>  // b.tstop
  41a498:	fmov	d1, #1.000000000000000000e+00
  41a49c:	adrp	x0, 424000 <_ZdlPvm@@Base+0x74dc>
  41a4a0:	fmin	d0, d0, d1
  41a4a4:	add	x0, x0, #0x28a
  41a4a8:	bl	401a10 <printf@plt>
  41a4ac:	ldr	x8, [x22]
  41a4b0:	mov	x0, x22
  41a4b4:	mov	x2, x21
  41a4b8:	mov	w3, w20
  41a4bc:	ldr	x5, [x8, #48]
  41a4c0:	sub	w8, w20, #0x1
  41a4c4:	add	x1, x21, w8, sxtw #4
  41a4c8:	mov	x4, x19
  41a4cc:	ldp	x20, x19, [sp, #32]
  41a4d0:	ldp	x22, x21, [sp, #16]
  41a4d4:	ldp	x29, x30, [sp], #48
  41a4d8:	br	x5
  41a4dc:	sub	sp, sp, #0x60
  41a4e0:	str	d8, [sp, #16]
  41a4e4:	stp	x29, x30, [sp, #32]
  41a4e8:	stp	x24, x23, [sp, #48]
  41a4ec:	stp	x22, x21, [sp, #64]
  41a4f0:	stp	x20, x19, [sp, #80]
  41a4f4:	add	x29, sp, #0x10
  41a4f8:	ldr	w8, [x4]
  41a4fc:	cbz	w8, 41a680 <sqrt@plt+0x18c60>
  41a500:	ldr	x8, [x0]
  41a504:	ldr	d0, [x4, #16]
  41a508:	mov	x19, x4
  41a50c:	mov	w22, w3
  41a510:	ldr	x8, [x8, #184]
  41a514:	mov	x21, x2
  41a518:	mov	x23, x1
  41a51c:	mov	x20, x0
  41a520:	blr	x8
  41a524:	ldp	d0, d1, [x20, #32]
  41a528:	ldp	d2, d3, [x23]
  41a52c:	ldr	d4, [x20, #64]
  41a530:	mov	x0, sp
  41a534:	fsub	d0, d2, d0
  41a538:	fsub	d1, d1, d3
  41a53c:	fdiv	d0, d0, d4
  41a540:	fdiv	d1, d1, d4
  41a544:	bl	40fbf8 <sqrt@plt+0xe1d8>
  41a548:	ldp	d0, d1, [sp]
  41a54c:	mov	x8, #0x400000000000        	// #70368744177664
  41a550:	movk	x8, #0x408f, lsl #48
  41a554:	fmov	d2, x8
  41a558:	fmov	d8, #5.000000000000000000e-01
  41a55c:	fmul	d0, d0, d2
  41a560:	fmul	d1, d1, d2
  41a564:	fadd	d0, d0, d8
  41a568:	fadd	d1, d1, d8
  41a56c:	adrp	x0, 424000 <_ZdlPvm@@Base+0x74dc>
  41a570:	fcvtzs	w1, d0
  41a574:	fcvtzs	w2, d1
  41a578:	add	x0, x0, #0x24c
  41a57c:	bl	401a10 <printf@plt>
  41a580:	cmp	w22, #0x1
  41a584:	b.lt	41a5f8 <sqrt@plt+0x18bd8>  // b.tstop
  41a588:	add	x23, x21, #0x8
  41a58c:	mov	x24, #0x400000000000        	// #70368744177664
  41a590:	adrp	x21, 424000 <_ZdlPvm@@Base+0x74dc>
  41a594:	mov	w22, w22
  41a598:	movk	x24, #0x408f, lsl #48
  41a59c:	add	x21, x21, #0x24c
  41a5a0:	ldp	d0, d3, [x23, #-8]
  41a5a4:	ldp	d1, d2, [x20, #32]
  41a5a8:	ldr	d4, [x20, #64]
  41a5ac:	mov	x0, sp
  41a5b0:	fsub	d0, d0, d1
  41a5b4:	fsub	d1, d2, d3
  41a5b8:	fdiv	d0, d0, d4
  41a5bc:	fdiv	d1, d1, d4
  41a5c0:	bl	40fbf8 <sqrt@plt+0xe1d8>
  41a5c4:	ldp	d0, d1, [sp]
  41a5c8:	fmov	d2, x24
  41a5cc:	mov	x0, x21
  41a5d0:	fmul	d0, d0, d2
  41a5d4:	fmul	d1, d1, d2
  41a5d8:	fadd	d0, d0, d8
  41a5dc:	fadd	d1, d1, d8
  41a5e0:	fcvtzs	w1, d0
  41a5e4:	fcvtzs	w2, d1
  41a5e8:	bl	401a10 <printf@plt>
  41a5ec:	subs	x22, x22, #0x1
  41a5f0:	add	x23, x23, #0x10
  41a5f4:	b.ne	41a5a0 <sqrt@plt+0x18b80>  // b.any
  41a5f8:	adrp	x21, 438000 <_Znam@GLIBCXX_3.4>
  41a5fc:	ldr	x3, [x21, #2408]
  41a600:	adrp	x0, 424000 <_ZdlPvm@@Base+0x74dc>
  41a604:	add	x0, x0, #0x2a3
  41a608:	mov	w1, #0xf                   	// #15
  41a60c:	mov	w2, #0x1                   	// #1
  41a610:	bl	401990 <fwrite@plt>
  41a614:	ldr	w8, [x19]
  41a618:	cbz	w8, 41a638 <sqrt@plt+0x18c18>
  41a61c:	cmp	w8, #0x2
  41a620:	b.eq	41a64c <sqrt@plt+0x18c2c>  // b.none
  41a624:	cmp	w8, #0x3
  41a628:	b.ne	41a668 <sqrt@plt+0x18c48>  // b.any
  41a62c:	ldr	d0, [x19, #8]
  41a630:	ldr	d1, [x20, #64]
  41a634:	b	41a658 <sqrt@plt+0x18c38>
  41a638:	adrp	x1, 424000 <_ZdlPvm@@Base+0x74dc>
  41a63c:	add	x1, x1, #0x2b3
  41a640:	mov	w0, #0xea                  	// #234
  41a644:	bl	41afa0 <sqrt@plt+0x19580>
  41a648:	b	41a668 <sqrt@plt+0x18c48>
  41a64c:	ldr	d0, [x19, #8]
  41a650:	ldr	d1, [x20, #64]
  41a654:	fneg	d0, d0
  41a658:	adrp	x0, 424000 <_ZdlPvm@@Base+0x74dc>
  41a65c:	fdiv	d0, d0, d1
  41a660:	add	x0, x0, #0x284
  41a664:	bl	401a10 <printf@plt>
  41a668:	ldr	x3, [x21, #2408]
  41a66c:	adrp	x0, 424000 <_ZdlPvm@@Base+0x74dc>
  41a670:	add	x0, x0, #0x248
  41a674:	mov	w1, #0x3                   	// #3
  41a678:	mov	w2, #0x1                   	// #1
  41a67c:	bl	401990 <fwrite@plt>
  41a680:	ldp	x20, x19, [sp, #80]
  41a684:	ldp	x22, x21, [sp, #64]
  41a688:	ldp	x24, x23, [sp, #48]
  41a68c:	ldp	x29, x30, [sp, #32]
  41a690:	ldr	d8, [sp, #16]
  41a694:	add	sp, sp, #0x60
  41a698:	ret
  41a69c:	sub	sp, sp, #0x50
  41a6a0:	str	d10, [sp, #16]
  41a6a4:	stp	d9, d8, [sp, #32]
  41a6a8:	stp	x29, x30, [sp, #48]
  41a6ac:	stp	x20, x19, [sp, #64]
  41a6b0:	add	x29, sp, #0x10
  41a6b4:	ldr	x8, [x0]
  41a6b8:	mov	v10.16b, v0.16b
  41a6bc:	ldr	d0, [x2, #16]
  41a6c0:	mov	v8.16b, v2.16b
  41a6c4:	ldr	x8, [x8, #184]
  41a6c8:	mov	v9.16b, v1.16b
  41a6cc:	mov	x19, x0
  41a6d0:	mov	x20, x1
  41a6d4:	blr	x8
  41a6d8:	ldp	d0, d1, [x19, #32]
  41a6dc:	ldp	d2, d3, [x20]
  41a6e0:	ldr	d4, [x19, #64]
  41a6e4:	mov	x0, sp
  41a6e8:	fsub	d0, d2, d0
  41a6ec:	fsub	d1, d1, d3
  41a6f0:	fdiv	d0, d0, d4
  41a6f4:	fdiv	d1, d1, d4
  41a6f8:	bl	40fbf8 <sqrt@plt+0xe1d8>
  41a6fc:	ldr	d0, [x19, #64]
  41a700:	ldp	d1, d2, [sp]
  41a704:	mov	x8, #0x400000000000        	// #70368744177664
  41a708:	movk	x8, #0x408f, lsl #48
  41a70c:	adrp	x9, 423000 <_ZdlPvm@@Base+0x64dc>
  41a710:	fmov	d3, x8
  41a714:	ldr	d4, [x9, #1688]
  41a718:	fdiv	d0, d10, d0
  41a71c:	fmul	d1, d1, d3
  41a720:	fmov	d5, #5.000000000000000000e-01
  41a724:	fmul	d2, d2, d3
  41a728:	fmul	d3, d0, d3
  41a72c:	fadd	d1, d1, d5
  41a730:	fcvtzs	w1, d1
  41a734:	fadd	d1, d3, d5
  41a738:	fcmp	d8, d9
  41a73c:	fsub	d4, d4, d9
  41a740:	fneg	d6, d9
  41a744:	fadd	d2, d2, d5
  41a748:	fcvtzs	w3, d1
  41a74c:	adrp	x0, 424000 <_ZdlPvm@@Base+0x74dc>
  41a750:	fneg	d0, d8
  41a754:	fcvtzs	w2, d2
  41a758:	fcsel	d1, d4, d6, mi  // mi = first
  41a75c:	add	x0, x0, #0x2cb
  41a760:	mov	w4, w3
  41a764:	bl	401a10 <printf@plt>
  41a768:	ldp	x20, x19, [sp, #64]
  41a76c:	ldp	x29, x30, [sp, #48]
  41a770:	ldp	d9, d8, [sp, #32]
  41a774:	ldr	d10, [sp, #16]
  41a778:	add	sp, sp, #0x50
  41a77c:	ret
  41a780:	sub	sp, sp, #0x70
  41a784:	stp	d9, d8, [sp, #32]
  41a788:	stp	x29, x30, [sp, #48]
  41a78c:	str	x23, [sp, #64]
  41a790:	stp	x22, x21, [sp, #80]
  41a794:	stp	x20, x19, [sp, #96]
  41a798:	add	x29, sp, #0x20
  41a79c:	ldr	w8, [x4]
  41a7a0:	mov	x19, x4
  41a7a4:	mov	x21, x3
  41a7a8:	mov	x23, x2
  41a7ac:	mov	x22, x1
  41a7b0:	cmp	w8, #0x1
  41a7b4:	mov	x20, x0
  41a7b8:	b.eq	41a7fc <sqrt@plt+0x18ddc>  // b.none
  41a7bc:	cmp	w8, #0x2
  41a7c0:	b.eq	41a88c <sqrt@plt+0x18e6c>  // b.none
  41a7c4:	cmp	w8, #0x3
  41a7c8:	b.ne	41a8dc <sqrt@plt+0x18ebc>  // b.any
  41a7cc:	mov	x0, x20
  41a7d0:	mov	x1, x22
  41a7d4:	mov	x2, x23
  41a7d8:	mov	x3, x21
  41a7dc:	mov	x4, x19
  41a7e0:	ldp	x20, x19, [sp, #96]
  41a7e4:	ldp	x22, x21, [sp, #80]
  41a7e8:	ldr	x23, [sp, #64]
  41a7ec:	ldp	x29, x30, [sp, #48]
  41a7f0:	ldp	d9, d8, [sp, #32]
  41a7f4:	add	sp, sp, #0x70
  41a7f8:	b	415b94 <sqrt@plt+0x14174>
  41a7fc:	add	x0, sp, #0x10
  41a800:	bl	40fbf0 <sqrt@plt+0xe1d0>
  41a804:	add	x3, sp, #0x10
  41a808:	mov	x0, x22
  41a80c:	mov	x1, x23
  41a810:	mov	x2, x21
  41a814:	bl	415ae4 <sqrt@plt+0x140c4>
  41a818:	cbz	w0, 41a8bc <sqrt@plt+0x18e9c>
  41a81c:	mov	x0, x23
  41a820:	mov	x1, x22
  41a824:	bl	40fb7c <sqrt@plt+0xe15c>
  41a828:	mov	x0, sp
  41a82c:	stp	d0, d1, [sp]
  41a830:	bl	40fcd8 <sqrt@plt+0xe2b8>
  41a834:	mov	v8.16b, v0.16b
  41a838:	ldp	d1, d0, [x22]
  41a83c:	ldp	d3, d2, [sp, #16]
  41a840:	fsub	d0, d0, d2
  41a844:	fsub	d1, d1, d3
  41a848:	bl	401800 <atan2@plt>
  41a84c:	mov	v9.16b, v0.16b
  41a850:	ldp	d1, d0, [x21]
  41a854:	ldp	d3, d2, [sp, #16]
  41a858:	fsub	d0, d0, d2
  41a85c:	fsub	d1, d1, d3
  41a860:	bl	401800 <atan2@plt>
  41a864:	ldr	x8, [x20]
  41a868:	mov	v2.16b, v0.16b
  41a86c:	add	x1, sp, #0x10
  41a870:	mov	x0, x20
  41a874:	ldr	x8, [x8, #176]
  41a878:	mov	v0.16b, v8.16b
  41a87c:	mov	v1.16b, v9.16b
  41a880:	mov	x2, x19
  41a884:	blr	x8
  41a888:	b	41a8dc <sqrt@plt+0x18ebc>
  41a88c:	mov	x0, x20
  41a890:	mov	x1, x22
  41a894:	mov	x2, x23
  41a898:	mov	x3, x21
  41a89c:	mov	x4, x19
  41a8a0:	ldp	x20, x19, [sp, #96]
  41a8a4:	ldp	x22, x21, [sp, #80]
  41a8a8:	ldr	x23, [sp, #64]
  41a8ac:	ldp	x29, x30, [sp, #48]
  41a8b0:	ldp	d9, d8, [sp, #32]
  41a8b4:	add	sp, sp, #0x70
  41a8b8:	b	415d68 <sqrt@plt+0x14348>
  41a8bc:	ldr	x8, [x20]
  41a8c0:	mov	w3, #0x1                   	// #1
  41a8c4:	mov	x0, x20
  41a8c8:	mov	x1, x22
  41a8cc:	ldr	x8, [x8, #48]
  41a8d0:	mov	x2, x21
  41a8d4:	mov	x4, x19
  41a8d8:	blr	x8
  41a8dc:	ldp	x20, x19, [sp, #96]
  41a8e0:	ldp	x22, x21, [sp, #80]
  41a8e4:	ldr	x23, [sp, #64]
  41a8e8:	ldp	x29, x30, [sp, #48]
  41a8ec:	ldp	d9, d8, [sp, #32]
  41a8f0:	add	sp, sp, #0x70
  41a8f4:	ret
  41a8f8:	sub	sp, sp, #0x70
  41a8fc:	stp	d9, d8, [sp, #48]
  41a900:	stp	x29, x30, [sp, #64]
  41a904:	str	x21, [sp, #80]
  41a908:	stp	x20, x19, [sp, #96]
  41a90c:	add	x29, sp, #0x30
  41a910:	mov	v8.16b, v1.16b
  41a914:	mov	x19, x2
  41a918:	mov	v9.16b, v0.16b
  41a91c:	mov	x20, x1
  41a920:	fcmp	d1, #0.0
  41a924:	mov	x21, x0
  41a928:	b.lt	41a97c <sqrt@plt+0x18f5c>  // b.tstop
  41a92c:	ldr	w8, [x19]
  41a930:	cmp	w8, #0x1
  41a934:	b.eq	41a97c <sqrt@plt+0x18f5c>  // b.none
  41a938:	fmov	d0, #1.000000000000000000e+00
  41a93c:	add	x0, sp, #0x18
  41a940:	fmin	d8, d8, d0
  41a944:	bl	40f960 <sqrt@plt+0xdf40>
  41a948:	fadd	d0, d9, d9
  41a94c:	add	x0, sp, #0x8
  41a950:	mov	v1.16b, v0.16b
  41a954:	str	wzr, [sp, #24]
  41a958:	bl	40fbf8 <sqrt@plt+0xe1d8>
  41a95c:	ldr	x8, [x21]
  41a960:	add	x2, sp, #0x8
  41a964:	add	x3, sp, #0x18
  41a968:	mov	x0, x21
  41a96c:	ldr	x8, [x8, #80]
  41a970:	mov	x1, x20
  41a974:	mov	v0.16b, v8.16b
  41a978:	blr	x8
  41a97c:	ldr	w8, [x19]
  41a980:	cmp	w8, #0x3
  41a984:	b.hi	41a9d4 <sqrt@plt+0x18fb4>  // b.pmore
  41a988:	adrp	x9, 423000 <_ZdlPvm@@Base+0x64dc>
  41a98c:	add	x9, x9, #0xdec
  41a990:	adr	x10, 41a9a0 <sqrt@plt+0x18f80>
  41a994:	ldrb	w11, [x9, x8]
  41a998:	add	x10, x10, x11, lsl #2
  41a99c:	br	x10
  41a9a0:	fadd	d0, d9, d9
  41a9a4:	add	x0, sp, #0x18
  41a9a8:	mov	v1.16b, v0.16b
  41a9ac:	bl	40fbf8 <sqrt@plt+0xe1d8>
  41a9b0:	ldr	x8, [x21]
  41a9b4:	add	x2, sp, #0x18
  41a9b8:	mov	x0, x21
  41a9bc:	mov	x1, x20
  41a9c0:	ldr	x8, [x8, #80]
  41a9c4:	mov	x3, x19
  41a9c8:	mov	v0.16b, v8.16b
  41a9cc:	blr	x8
  41a9d0:	b	41aa14 <sqrt@plt+0x18ff4>
  41a9d4:	adrp	x1, 424000 <_ZdlPvm@@Base+0x74dc>
  41a9d8:	add	x1, x1, #0x2b3
  41a9dc:	mov	w0, #0x133                 	// #307
  41a9e0:	bl	41afa0 <sqrt@plt+0x19580>
  41a9e4:	b	41aa14 <sqrt@plt+0x18ff4>
  41a9e8:	mov	x0, x21
  41a9ec:	mov	x1, x20
  41a9f0:	mov	v0.16b, v9.16b
  41a9f4:	mov	x2, x19
  41a9f8:	bl	415078 <sqrt@plt+0x13658>
  41a9fc:	b	41aa14 <sqrt@plt+0x18ff4>
  41aa00:	mov	x0, x21
  41aa04:	mov	x1, x20
  41aa08:	mov	v0.16b, v9.16b
  41aa0c:	mov	x2, x19
  41aa10:	bl	414f08 <sqrt@plt+0x134e8>
  41aa14:	ldp	x20, x19, [sp, #96]
  41aa18:	ldr	x21, [sp, #80]
  41aa1c:	ldp	x29, x30, [sp, #64]
  41aa20:	ldp	d9, d8, [sp, #48]
  41aa24:	add	sp, sp, #0x70
  41aa28:	ret
  41aa2c:	sub	sp, sp, #0x50
  41aa30:	str	d8, [sp, #16]
  41aa34:	stp	x29, x30, [sp, #32]
  41aa38:	stp	x22, x21, [sp, #48]
  41aa3c:	stp	x20, x19, [sp, #64]
  41aa40:	add	x29, sp, #0x10
  41aa44:	ldr	w8, [x3]
  41aa48:	mov	v8.16b, v0.16b
  41aa4c:	mov	x20, x3
  41aa50:	mov	x22, x2
  41aa54:	mov	x21, x1
  41aa58:	mov	x19, x0
  41aa5c:	cbz	w8, 41aa78 <sqrt@plt+0x19058>
  41aa60:	ldr	x8, [x19]
  41aa64:	ldr	d0, [x20, #16]
  41aa68:	mov	x0, x19
  41aa6c:	ldr	x8, [x8, #184]
  41aa70:	blr	x8
  41aa74:	b	41aa80 <sqrt@plt+0x19060>
  41aa78:	fcmp	d8, #0.0
  41aa7c:	b.mi	41abb8 <sqrt@plt+0x19198>  // b.first
  41aa80:	fcmp	d8, #0.0
  41aa84:	b.lt	41aa9c <sqrt@plt+0x1907c>  // b.tstop
  41aa88:	fmov	d0, #1.000000000000000000e+00
  41aa8c:	adrp	x0, 424000 <_ZdlPvm@@Base+0x74dc>
  41aa90:	fmin	d0, d8, d0
  41aa94:	add	x0, x0, #0x28a
  41aa98:	bl	401a10 <printf@plt>
  41aa9c:	ldp	d0, d1, [x19, #32]
  41aaa0:	ldp	d2, d3, [x21]
  41aaa4:	ldr	d4, [x19, #64]
  41aaa8:	mov	x0, sp
  41aaac:	fsub	d0, d2, d0
  41aab0:	fsub	d1, d1, d3
  41aab4:	fdiv	d0, d0, d4
  41aab8:	fdiv	d1, d1, d4
  41aabc:	bl	40fbf8 <sqrt@plt+0xe1d8>
  41aac0:	ldr	w8, [x20]
  41aac4:	cmp	w8, #0x2
  41aac8:	b.cc	41ab00 <sqrt@plt+0x190e0>  // b.lo, b.ul, b.last
  41aacc:	b.eq	41ab80 <sqrt@plt+0x19160>  // b.none
  41aad0:	cmp	w8, #0x3
  41aad4:	b.ne	41aba8 <sqrt@plt+0x19188>  // b.any
  41aad8:	ldr	d0, [x19, #64]
  41aadc:	mov	x0, x22
  41aae0:	bl	40fb90 <sqrt@plt+0xe170>
  41aae4:	mov	x2, sp
  41aae8:	mov	x0, x19
  41aaec:	mov	x1, x21
  41aaf0:	mov	x3, x20
  41aaf4:	stp	d0, d1, [sp]
  41aaf8:	bl	4154f0 <sqrt@plt+0x13ad0>
  41aafc:	b	41abb8 <sqrt@plt+0x19198>
  41ab00:	ldr	d2, [x19, #64]
  41ab04:	ldp	d3, d4, [x22]
  41ab08:	ldp	d0, d1, [sp]
  41ab0c:	mov	x9, #0x400000000000        	// #70368744177664
  41ab10:	movk	x9, #0x408f, lsl #48
  41ab14:	fadd	d2, d2, d2
  41ab18:	fdiv	d3, d3, d2
  41ab1c:	fdiv	d2, d4, d2
  41ab20:	fmov	d4, x9
  41ab24:	fmov	d5, #5.000000000000000000e-01
  41ab28:	fmul	d0, d0, d4
  41ab2c:	fadd	d0, d0, d5
  41ab30:	fcvtzs	w2, d0
  41ab34:	fmul	d0, d1, d4
  41ab38:	fadd	d0, d0, d5
  41ab3c:	fcvtzs	w3, d0
  41ab40:	adrp	x9, 424000 <_ZdlPvm@@Base+0x74dc>
  41ab44:	adrp	x10, 424000 <_ZdlPvm@@Base+0x74dc>
  41ab48:	fmul	d0, d3, d4
  41ab4c:	fmul	d1, d2, d4
  41ab50:	add	x9, x9, #0x31e
  41ab54:	add	x10, x10, #0x31b
  41ab58:	cmp	w8, #0x0
  41ab5c:	fadd	d0, d0, d5
  41ab60:	fadd	d1, d1, d5
  41ab64:	adrp	x0, 424000 <_ZdlPvm@@Base+0x74dc>
  41ab68:	csel	x1, x10, x9, eq  // eq = none
  41ab6c:	fcvtzs	w4, d0
  41ab70:	fcvtzs	w5, d1
  41ab74:	add	x0, x0, #0x2f1
  41ab78:	bl	401a10 <printf@plt>
  41ab7c:	b	41abb8 <sqrt@plt+0x19198>
  41ab80:	ldr	d0, [x19, #64]
  41ab84:	mov	x0, x22
  41ab88:	bl	40fb90 <sqrt@plt+0xe170>
  41ab8c:	mov	x2, sp
  41ab90:	mov	x0, x19
  41ab94:	mov	x1, x21
  41ab98:	mov	x3, x20
  41ab9c:	stp	d0, d1, [sp]
  41aba0:	bl	41581c <sqrt@plt+0x13dfc>
  41aba4:	b	41abb8 <sqrt@plt+0x19198>
  41aba8:	adrp	x1, 424000 <_ZdlPvm@@Base+0x74dc>
  41abac:	add	x1, x1, #0x2b3
  41abb0:	mov	w0, #0x157                 	// #343
  41abb4:	bl	41afa0 <sqrt@plt+0x19580>
  41abb8:	ldp	x20, x19, [sp, #64]
  41abbc:	ldp	x22, x21, [sp, #48]
  41abc0:	ldp	x29, x30, [sp, #32]
  41abc4:	ldr	d8, [sp, #16]
  41abc8:	add	sp, sp, #0x50
  41abcc:	ret
  41abd0:	stp	x29, x30, [sp, #-32]!
  41abd4:	str	x19, [sp, #16]
  41abd8:	adrp	x19, 438000 <_Znam@GLIBCXX_3.4>
  41abdc:	ldr	x8, [x19, #2408]
  41abe0:	mov	x0, x1
  41abe4:	mov	x29, sp
  41abe8:	mov	x1, x8
  41abec:	bl	401670 <fputs@plt>
  41abf0:	ldr	x1, [x19, #2408]
  41abf4:	mov	w0, #0x25                  	// #37
  41abf8:	bl	4016f0 <putc@plt>
  41abfc:	ldr	x1, [x19, #2408]
  41ac00:	ldr	x19, [sp, #16]
  41ac04:	mov	w0, #0xa                   	// #10
  41ac08:	ldp	x29, x30, [sp], #32
  41ac0c:	b	4016f0 <putc@plt>
  41ac10:	mov	w0, #0x1                   	// #1
  41ac14:	ret
  41ac18:	sub	sp, sp, #0x40
  41ac1c:	str	d8, [sp, #32]
  41ac20:	stp	x29, x30, [sp, #40]
  41ac24:	str	x19, [sp, #56]
  41ac28:	add	x29, sp, #0x20
  41ac2c:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  41ac30:	ldr	w8, [x8, #3700]
  41ac34:	cbz	w8, 41ac6c <sqrt@plt+0x1924c>
  41ac38:	ldr	q0, [x2]
  41ac3c:	ldr	x8, [x2, #16]
  41ac40:	mov	w9, #0x1                   	// #1
  41ac44:	mov	x4, sp
  41ac48:	str	q0, [sp]
  41ac4c:	str	x8, [sp, #16]
  41ac50:	str	w9, [sp]
  41ac54:	ldr	x8, [x0]
  41ac58:	mov	w3, #0x1                   	// #1
  41ac5c:	mov	x2, x1
  41ac60:	ldr	x8, [x8, #48]
  41ac64:	blr	x8
  41ac68:	b	41acf0 <sqrt@plt+0x192d0>
  41ac6c:	ldp	d1, d4, [x1]
  41ac70:	ldp	d2, d3, [x0, #32]
  41ac74:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  41ac78:	ldr	d0, [x2, #16]
  41ac7c:	ldr	d5, [x8, #3552]
  41ac80:	fsub	d1, d1, d2
  41ac84:	ldr	d2, [x0, #64]
  41ac88:	fsub	d3, d3, d4
  41ac8c:	fmul	d4, d0, d5
  41ac90:	fmov	d8, #5.000000000000000000e-01
  41ac94:	fdiv	d0, d1, d2
  41ac98:	fadd	d1, d4, d8
  41ac9c:	fcvtzs	w8, d1
  41aca0:	cmp	w8, #0x0
  41aca4:	fdiv	d1, d3, d2
  41aca8:	mov	x0, sp
  41acac:	csinc	w19, w8, wzr, ne  // ne = any
  41acb0:	bl	40fbf8 <sqrt@plt+0xe1d8>
  41acb4:	ldp	d0, d1, [sp]
  41acb8:	mov	x8, #0x400000000000        	// #70368744177664
  41acbc:	movk	x8, #0x408f, lsl #48
  41acc0:	fmov	d2, x8
  41acc4:	fmul	d0, d0, d2
  41acc8:	fmul	d1, d1, d2
  41accc:	fadd	d0, d0, d8
  41acd0:	fadd	d1, d1, d8
  41acd4:	adrp	x0, 424000 <_ZdlPvm@@Base+0x74dc>
  41acd8:	fcvtzs	w1, d0
  41acdc:	fcvtzs	w2, d1
  41ace0:	add	x0, x0, #0x321
  41ace4:	mov	w3, w19
  41ace8:	mov	w4, w19
  41acec:	bl	401a10 <printf@plt>
  41acf0:	ldr	x19, [sp, #56]
  41acf4:	ldp	x29, x30, [sp, #40]
  41acf8:	ldr	d8, [sp, #32]
  41acfc:	add	sp, sp, #0x40
  41ad00:	ret
  41ad04:	ret
  41ad08:	ret
  41ad0c:	mov	x0, xzr
  41ad10:	ret
  41ad14:	mov	x0, xzr
  41ad18:	ret
  41ad1c:	stp	x29, x30, [sp, #-32]!
  41ad20:	stp	x20, x19, [sp, #16]
  41ad24:	mov	x29, sp
  41ad28:	mov	x19, x0
  41ad2c:	bl	40f974 <sqrt@plt+0xdf54>
  41ad30:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  41ad34:	add	x8, x8, #0xe00
  41ad38:	mov	x0, x19
  41ad3c:	str	x8, [x0], #32
  41ad40:	bl	40fbf0 <sqrt@plt+0xe1d0>
  41ad44:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  41ad48:	add	x8, x8, #0xed0
  41ad4c:	movi	v0.2s, #0x8
  41ad50:	str	x8, [x19]
  41ad54:	str	d0, [x19, #80]
  41ad58:	ldp	x20, x19, [sp, #16]
  41ad5c:	ldp	x29, x30, [sp], #32
  41ad60:	ret
  41ad64:	mov	x20, x0
  41ad68:	mov	x0, x19
  41ad6c:	bl	40f988 <sqrt@plt+0xdf68>
  41ad70:	mov	x0, x20
  41ad74:	bl	4019a0 <_Unwind_Resume@plt>
  41ad78:	sub	sp, sp, #0x40
  41ad7c:	stp	x29, x30, [sp, #16]
  41ad80:	stp	x22, x21, [sp, #32]
  41ad84:	stp	x20, x19, [sp, #48]
  41ad88:	add	x29, sp, #0x10
  41ad8c:	ldrb	w8, [x1]
  41ad90:	mov	w19, w3
  41ad94:	mov	x20, x2
  41ad98:	mov	x22, x1
  41ad9c:	cmp	w8, #0x2e
  41ada0:	mov	x21, x0
  41ada4:	b.eq	41adb8 <sqrt@plt+0x19398>  // b.none
  41ada8:	adrp	x1, 424000 <_ZdlPvm@@Base+0x74dc>
  41adac:	add	x1, x1, #0x2b3
  41adb0:	mov	w0, #0x1a0                 	// #416
  41adb4:	bl	41afa0 <sqrt@plt+0x19580>
  41adb8:	mov	x1, x22
  41adbc:	ldrb	w8, [x1, #1]!
  41adc0:	cmp	w8, #0x70
  41adc4:	b.ne	41adec <sqrt@plt+0x193cc>  // b.any
  41adc8:	ldrb	w8, [x22, #2]
  41adcc:	cmp	w8, #0x73
  41add0:	b.ne	41adec <sqrt@plt+0x193cc>  // b.any
  41add4:	ldrb	w8, [x22, #3]!
  41add8:	cbz	x8, 41ae08 <sqrt@plt+0x193e8>
  41addc:	adrp	x9, 43a000 <stderr@@GLIBC_2.17+0x1690>
  41ade0:	add	x9, x9, #0xf0c
  41ade4:	ldrb	w9, [x9, x8]
  41ade8:	cbz	w9, 41ae08 <sqrt@plt+0x193e8>
  41adec:	ldp	x20, x19, [sp, #48]
  41adf0:	ldp	x22, x21, [sp, #32]
  41adf4:	ldp	x29, x30, [sp, #16]
  41adf8:	adrp	x0, 424000 <_ZdlPvm@@Base+0x74dc>
  41adfc:	add	x0, x0, #0x393
  41ae00:	add	sp, sp, #0x40
  41ae04:	b	401a10 <printf@plt>
  41ae08:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41ae0c:	add	x9, x9, #0x40c
  41ae10:	ldrb	w10, [x9, x8]
  41ae14:	cbz	w10, 41ae24 <sqrt@plt+0x19404>
  41ae18:	ldrb	w8, [x22, #1]!
  41ae1c:	ldrb	w10, [x9, x8]
  41ae20:	cbnz	w10, 41ae18 <sqrt@plt+0x193f8>
  41ae24:	cbz	w8, 41ae54 <sqrt@plt+0x19434>
  41ae28:	add	x1, sp, #0x8
  41ae2c:	mov	w2, #0xa                   	// #10
  41ae30:	mov	x0, x22
  41ae34:	bl	401720 <strtol@plt>
  41ae38:	cbnz	w0, 41ae64 <sqrt@plt+0x19444>
  41ae3c:	ldr	x8, [sp, #8]
  41ae40:	cmp	x8, x22
  41ae44:	b.ne	41ae64 <sqrt@plt+0x19444>  // b.any
  41ae48:	adrp	x2, 424000 <_ZdlPvm@@Base+0x74dc>
  41ae4c:	add	x2, x2, #0x360
  41ae50:	b	41ae7c <sqrt@plt+0x1945c>
  41ae54:	ldr	d0, [x21, #80]
  41ae58:	rev64	v0.2s, v0.2s
  41ae5c:	str	d0, [x21, #80]
  41ae60:	b	41ae98 <sqrt@plt+0x19478>
  41ae64:	tbnz	w0, #31, 41ae74 <sqrt@plt+0x19454>
  41ae68:	ldr	w8, [x21, #80]
  41ae6c:	stp	w0, w8, [x21, #80]
  41ae70:	b	41ae98 <sqrt@plt+0x19478>
  41ae74:	adrp	x2, 424000 <_ZdlPvm@@Base+0x74dc>
  41ae78:	add	x2, x2, #0x381
  41ae7c:	adrp	x3, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41ae80:	add	x3, x3, #0xa10
  41ae84:	mov	x0, x20
  41ae88:	mov	w1, w19
  41ae8c:	mov	x4, x3
  41ae90:	mov	x5, x3
  41ae94:	bl	41b6c0 <sqrt@plt+0x19ca0>
  41ae98:	ldp	x20, x19, [sp, #48]
  41ae9c:	ldp	x22, x21, [sp, #32]
  41aea0:	ldp	x29, x30, [sp, #16]
  41aea4:	add	sp, sp, #0x40
  41aea8:	ret
  41aeac:	fcmp	d0, #0.0
  41aeb0:	b.pl	41aec4 <sqrt@plt+0x194a4>  // b.nfrst
  41aeb4:	ldr	w1, [x0, #80]
  41aeb8:	adrp	x0, 423000 <_ZdlPvm@@Base+0x64dc>
  41aebc:	add	x0, x0, #0xfe0
  41aec0:	b	401a10 <printf@plt>
  41aec4:	ldr	d1, [x0, #72]
  41aec8:	fcmp	d1, d0
  41aecc:	b.eq	41aefc <sqrt@plt+0x194dc>  // b.none
  41aed0:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  41aed4:	ldr	d1, [x8, #3544]
  41aed8:	fmov	d2, #5.000000000000000000e-01
  41aedc:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  41aee0:	add	x8, x8, #0xfe0
  41aee4:	fmul	d1, d0, d1
  41aee8:	fadd	d1, d1, d2
  41aeec:	fcvtzs	w1, d1
  41aef0:	str	d0, [x0, #72]
  41aef4:	mov	x0, x8
  41aef8:	b	401a10 <printf@plt>
  41aefc:	ret
  41af00:	stp	x29, x30, [sp, #-32]!
  41af04:	stp	x20, x19, [sp, #16]
  41af08:	mov	x29, sp
  41af0c:	mov	w0, #0x58                  	// #88
  41af10:	bl	41ca74 <_Znwm@@Base>
  41af14:	mov	x19, x0
  41af18:	bl	40f974 <sqrt@plt+0xdf54>
  41af1c:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  41af20:	add	x8, x8, #0xe00
  41af24:	mov	x0, x19
  41af28:	str	x8, [x0], #32
  41af2c:	bl	40fbf0 <sqrt@plt+0xe1d0>
  41af30:	adrp	x8, 423000 <_ZdlPvm@@Base+0x64dc>
  41af34:	add	x8, x8, #0xed0
  41af38:	movi	v0.2s, #0x8
  41af3c:	str	x8, [x19]
  41af40:	str	d0, [x19, #80]
  41af44:	mov	x0, x19
  41af48:	ldp	x20, x19, [sp, #16]
  41af4c:	ldp	x29, x30, [sp], #32
  41af50:	ret
  41af54:	mov	x20, x0
  41af58:	mov	x0, x19
  41af5c:	bl	40f988 <sqrt@plt+0xdf68>
  41af60:	b	41af68 <sqrt@plt+0x19548>
  41af64:	mov	x20, x0
  41af68:	mov	x0, x19
  41af6c:	bl	41cb18 <_ZdlPv@@Base>
  41af70:	mov	x0, x20
  41af74:	bl	4019a0 <_Unwind_Resume@plt>
  41af78:	b	40f988 <sqrt@plt+0xdf68>
  41af7c:	stp	x29, x30, [sp, #-32]!
  41af80:	str	x19, [sp, #16]
  41af84:	mov	x29, sp
  41af88:	mov	x19, x0
  41af8c:	bl	40f988 <sqrt@plt+0xdf68>
  41af90:	mov	x0, x19
  41af94:	ldr	x19, [sp, #16]
  41af98:	ldp	x29, x30, [sp], #32
  41af9c:	b	41cb18 <_ZdlPv@@Base>
  41afa0:	stp	x29, x30, [sp, #-48]!
  41afa4:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41afa8:	ldr	x2, [x8, #2712]
  41afac:	str	x21, [sp, #16]
  41afb0:	stp	x20, x19, [sp, #32]
  41afb4:	mov	x19, x1
  41afb8:	mov	w20, w0
  41afbc:	adrp	x21, 438000 <_Znam@GLIBCXX_3.4>
  41afc0:	mov	x29, sp
  41afc4:	cbz	x2, 41afd8 <sqrt@plt+0x195b8>
  41afc8:	ldr	x0, [x21, #2416]
  41afcc:	adrp	x1, 424000 <_ZdlPvm@@Base+0x74dc>
  41afd0:	add	x1, x1, #0x39a
  41afd4:	bl	4016e0 <fprintf@plt>
  41afd8:	ldr	x0, [x21, #2416]
  41afdc:	adrp	x1, 424000 <_ZdlPvm@@Base+0x74dc>
  41afe0:	add	x1, x1, #0x39f
  41afe4:	mov	w2, w20
  41afe8:	mov	x3, x19
  41afec:	bl	4016e0 <fprintf@plt>
  41aff0:	ldr	x0, [x21, #2416]
  41aff4:	bl	4018b0 <fflush@plt>
  41aff8:	bl	401940 <abort@plt>
  41affc:	movi	v0.2d, #0x0
  41b000:	stp	q0, q0, [x0, #224]
  41b004:	stp	q0, q0, [x0, #192]
  41b008:	stp	q0, q0, [x0, #160]
  41b00c:	stp	q0, q0, [x0, #128]
  41b010:	stp	q0, q0, [x0, #96]
  41b014:	stp	q0, q0, [x0, #64]
  41b018:	stp	q0, q0, [x0, #32]
  41b01c:	stp	q0, q0, [x0]
  41b020:	ret
  41b024:	movi	v0.2d, #0x0
  41b028:	stp	q0, q0, [x0, #224]
  41b02c:	stp	q0, q0, [x0, #192]
  41b030:	stp	q0, q0, [x0, #160]
  41b034:	stp	q0, q0, [x0, #128]
  41b038:	stp	q0, q0, [x0, #96]
  41b03c:	stp	q0, q0, [x0, #64]
  41b040:	stp	q0, q0, [x0, #32]
  41b044:	stp	q0, q0, [x0]
  41b048:	ret
  41b04c:	movi	v0.2d, #0x0
  41b050:	stp	q0, q0, [x0, #224]
  41b054:	stp	q0, q0, [x0, #192]
  41b058:	stp	q0, q0, [x0, #160]
  41b05c:	stp	q0, q0, [x0, #128]
  41b060:	stp	q0, q0, [x0, #96]
  41b064:	stp	q0, q0, [x0, #64]
  41b068:	stp	q0, q0, [x0, #32]
  41b06c:	stp	q0, q0, [x0]
  41b070:	ldrb	w8, [x1]
  41b074:	cbz	w8, 41b090 <sqrt@plt+0x19670>
  41b078:	add	x9, x1, #0x1
  41b07c:	mov	w10, #0x1                   	// #1
  41b080:	and	x8, x8, #0xff
  41b084:	strb	w10, [x0, x8]
  41b088:	ldrb	w8, [x9], #1
  41b08c:	cbnz	w8, 41b080 <sqrt@plt+0x19660>
  41b090:	ret
  41b094:	movi	v0.2d, #0x0
  41b098:	stp	q0, q0, [x0, #224]
  41b09c:	stp	q0, q0, [x0, #192]
  41b0a0:	stp	q0, q0, [x0, #160]
  41b0a4:	stp	q0, q0, [x0, #128]
  41b0a8:	stp	q0, q0, [x0, #96]
  41b0ac:	stp	q0, q0, [x0, #64]
  41b0b0:	stp	q0, q0, [x0, #32]
  41b0b4:	stp	q0, q0, [x0]
  41b0b8:	ldrb	w8, [x1]
  41b0bc:	cbz	w8, 41b0d8 <sqrt@plt+0x196b8>
  41b0c0:	add	x9, x1, #0x1
  41b0c4:	mov	w10, #0x1                   	// #1
  41b0c8:	and	x8, x8, #0xff
  41b0cc:	strb	w10, [x0, x8]
  41b0d0:	ldrb	w8, [x9], #1
  41b0d4:	cbnz	w8, 41b0c8 <sqrt@plt+0x196a8>
  41b0d8:	ret
  41b0dc:	ret
  41b0e0:	add	x8, x1, #0x100
  41b0e4:	cmp	x0, x8
  41b0e8:	b.cs	41b120 <sqrt@plt+0x19700>  // b.hs, b.nlast
  41b0ec:	add	x8, x0, #0x100
  41b0f0:	cmp	x1, x8
  41b0f4:	b.cs	41b120 <sqrt@plt+0x19700>  // b.hs, b.nlast
  41b0f8:	mov	x8, xzr
  41b0fc:	mov	w9, #0x1                   	// #1
  41b100:	b	41b110 <sqrt@plt+0x196f0>
  41b104:	add	x8, x8, #0x1
  41b108:	cmp	x8, #0x100
  41b10c:	b.eq	41b204 <sqrt@plt+0x197e4>  // b.none
  41b110:	ldrb	w10, [x1, x8]
  41b114:	cbz	w10, 41b104 <sqrt@plt+0x196e4>
  41b118:	strb	w9, [x0, x8]
  41b11c:	b	41b104 <sqrt@plt+0x196e4>
  41b120:	mov	x8, xzr
  41b124:	add	x9, x0, #0x7
  41b128:	mov	w10, #0x1                   	// #1
  41b12c:	b	41b13c <sqrt@plt+0x1971c>
  41b130:	add	x8, x8, #0x8
  41b134:	cmp	x8, #0x100
  41b138:	b.eq	41b204 <sqrt@plt+0x197e4>  // b.none
  41b13c:	ldr	d0, [x1, x8]
  41b140:	cmeq	v0.8b, v0.8b, #0
  41b144:	mvn	v0.8b, v0.8b
  41b148:	umov	w11, v0.b[0]
  41b14c:	tbnz	w11, #0, 41b18c <sqrt@plt+0x1976c>
  41b150:	umov	w11, v0.b[1]
  41b154:	tbnz	w11, #0, 41b19c <sqrt@plt+0x1977c>
  41b158:	umov	w11, v0.b[2]
  41b15c:	tbnz	w11, #0, 41b1ac <sqrt@plt+0x1978c>
  41b160:	umov	w11, v0.b[3]
  41b164:	tbnz	w11, #0, 41b1bc <sqrt@plt+0x1979c>
  41b168:	umov	w11, v0.b[4]
  41b16c:	tbnz	w11, #0, 41b1cc <sqrt@plt+0x197ac>
  41b170:	umov	w11, v0.b[5]
  41b174:	tbnz	w11, #0, 41b1dc <sqrt@plt+0x197bc>
  41b178:	umov	w11, v0.b[6]
  41b17c:	tbnz	w11, #0, 41b1ec <sqrt@plt+0x197cc>
  41b180:	umov	w11, v0.b[7]
  41b184:	tbz	w11, #0, 41b130 <sqrt@plt+0x19710>
  41b188:	b	41b1fc <sqrt@plt+0x197dc>
  41b18c:	add	x11, x9, x8
  41b190:	sturb	w10, [x11, #-7]
  41b194:	umov	w11, v0.b[1]
  41b198:	tbz	w11, #0, 41b158 <sqrt@plt+0x19738>
  41b19c:	add	x11, x9, x8
  41b1a0:	sturb	w10, [x11, #-6]
  41b1a4:	umov	w11, v0.b[2]
  41b1a8:	tbz	w11, #0, 41b160 <sqrt@plt+0x19740>
  41b1ac:	add	x11, x9, x8
  41b1b0:	sturb	w10, [x11, #-5]
  41b1b4:	umov	w11, v0.b[3]
  41b1b8:	tbz	w11, #0, 41b168 <sqrt@plt+0x19748>
  41b1bc:	add	x11, x9, x8
  41b1c0:	sturb	w10, [x11, #-4]
  41b1c4:	umov	w11, v0.b[4]
  41b1c8:	tbz	w11, #0, 41b170 <sqrt@plt+0x19750>
  41b1cc:	add	x11, x9, x8
  41b1d0:	sturb	w10, [x11, #-3]
  41b1d4:	umov	w11, v0.b[5]
  41b1d8:	tbz	w11, #0, 41b178 <sqrt@plt+0x19758>
  41b1dc:	add	x11, x9, x8
  41b1e0:	sturb	w10, [x11, #-2]
  41b1e4:	umov	w11, v0.b[6]
  41b1e8:	tbz	w11, #0, 41b180 <sqrt@plt+0x19760>
  41b1ec:	add	x11, x9, x8
  41b1f0:	sturb	w10, [x11, #-1]
  41b1f4:	umov	w11, v0.b[7]
  41b1f8:	tbz	w11, #0, 41b130 <sqrt@plt+0x19710>
  41b1fc:	strb	w10, [x9, x8]
  41b200:	b	41b130 <sqrt@plt+0x19710>
  41b204:	ret
  41b208:	stp	x29, x30, [sp, #-96]!
  41b20c:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41b210:	ldr	w9, [x8, #2572]
  41b214:	stp	x28, x27, [sp, #16]
  41b218:	stp	x26, x25, [sp, #32]
  41b21c:	stp	x24, x23, [sp, #48]
  41b220:	stp	x22, x21, [sp, #64]
  41b224:	stp	x20, x19, [sp, #80]
  41b228:	mov	x29, sp
  41b22c:	cbz	w9, 41b24c <sqrt@plt+0x1982c>
  41b230:	ldp	x20, x19, [sp, #80]
  41b234:	ldp	x22, x21, [sp, #64]
  41b238:	ldp	x24, x23, [sp, #48]
  41b23c:	ldp	x26, x25, [sp, #32]
  41b240:	ldp	x28, x27, [sp, #16]
  41b244:	ldp	x29, x30, [sp], #96
  41b248:	ret
  41b24c:	mov	w9, #0x1                   	// #1
  41b250:	adrp	x22, 43a000 <stderr@@GLIBC_2.17+0x1690>
  41b254:	adrp	x23, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41b258:	adrp	x24, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41b25c:	adrp	x25, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41b260:	adrp	x26, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41b264:	adrp	x27, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41b268:	adrp	x28, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41b26c:	adrp	x20, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41b270:	adrp	x18, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41b274:	adrp	x21, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41b278:	str	w9, [x8, #2572]
  41b27c:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41b280:	mov	x19, xzr
  41b284:	add	x22, x22, #0xf0c
  41b288:	add	x23, x23, #0xc
  41b28c:	add	x24, x24, #0x10c
  41b290:	add	x25, x25, #0x20c
  41b294:	add	x26, x26, #0x30c
  41b298:	add	x27, x27, #0x40c
  41b29c:	add	x28, x28, #0x50c
  41b2a0:	add	x20, x20, #0x60c
  41b2a4:	add	x18, x18, #0x70c
  41b2a8:	add	x21, x21, #0x80c
  41b2ac:	add	x9, x9, #0x90c
  41b2b0:	b	41b2f0 <sqrt@plt+0x198d0>
  41b2b4:	mov	w8, wzr
  41b2b8:	strb	wzr, [x22, x19]
  41b2bc:	strb	wzr, [x23, x19]
  41b2c0:	strb	wzr, [x24, x19]
  41b2c4:	strb	wzr, [x25, x19]
  41b2c8:	strb	wzr, [x26, x19]
  41b2cc:	strb	wzr, [x27, x19]
  41b2d0:	strb	wzr, [x28, x19]
  41b2d4:	strb	wzr, [x20, x19]
  41b2d8:	strb	wzr, [x18, x19]
  41b2dc:	strb	wzr, [x21, x19]
  41b2e0:	strb	w8, [x9, x19]
  41b2e4:	add	x19, x19, #0x1
  41b2e8:	cmp	x19, #0x100
  41b2ec:	b.eq	41b230 <sqrt@plt+0x19810>  // b.none
  41b2f0:	tst	x19, #0x7fffff80
  41b2f4:	b.ne	41b2b4 <sqrt@plt+0x19894>  // b.any
  41b2f8:	bl	401870 <__ctype_b_loc@plt>
  41b2fc:	ldr	x8, [x0]
  41b300:	lsl	x9, x19, #1
  41b304:	adrp	x18, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41b308:	add	x18, x18, #0x70c
  41b30c:	ldrh	w8, [x8, x9]
  41b310:	ubfx	w8, w8, #10, #1
  41b314:	strb	w8, [x22, x19]
  41b318:	ldr	x8, [x0]
  41b31c:	add	x8, x8, x9
  41b320:	ldrb	w8, [x8, #1]
  41b324:	and	w8, w8, #0x1
  41b328:	strb	w8, [x23, x19]
  41b32c:	ldr	x8, [x0]
  41b330:	ldrh	w8, [x8, x9]
  41b334:	ubfx	w8, w8, #9, #1
  41b338:	strb	w8, [x24, x19]
  41b33c:	ldr	x8, [x0]
  41b340:	ldrh	w8, [x8, x9]
  41b344:	ubfx	w8, w8, #11, #1
  41b348:	strb	w8, [x25, x19]
  41b34c:	ldr	x8, [x0]
  41b350:	ldrh	w8, [x8, x9]
  41b354:	ubfx	w8, w8, #12, #1
  41b358:	strb	w8, [x26, x19]
  41b35c:	ldr	x8, [x0]
  41b360:	ldrh	w8, [x8, x9]
  41b364:	ubfx	w8, w8, #13, #1
  41b368:	strb	w8, [x27, x19]
  41b36c:	ldr	x8, [x0]
  41b370:	ldrb	w8, [x8, x9]
  41b374:	ubfx	w8, w8, #2, #1
  41b378:	strb	w8, [x28, x19]
  41b37c:	ldr	x8, [x0]
  41b380:	ldrb	w8, [x8, x9]
  41b384:	ubfx	w8, w8, #3, #1
  41b388:	strb	w8, [x20, x19]
  41b38c:	ldr	x8, [x0]
  41b390:	ldrh	w8, [x8, x9]
  41b394:	ubfx	w8, w8, #14, #1
  41b398:	strb	w8, [x18, x19]
  41b39c:	ldr	x8, [x0]
  41b3a0:	ldrh	w8, [x8, x9]
  41b3a4:	lsr	w8, w8, #15
  41b3a8:	strb	w8, [x21, x19]
  41b3ac:	ldr	x8, [x0]
  41b3b0:	ldrb	w8, [x8, x9]
  41b3b4:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41b3b8:	add	x9, x9, #0x90c
  41b3bc:	ubfx	w8, w8, #1, #1
  41b3c0:	strb	w8, [x9, x19]
  41b3c4:	add	x19, x19, #0x1
  41b3c8:	cmp	x19, #0x100
  41b3cc:	b.ne	41b2f0 <sqrt@plt+0x198d0>  // b.any
  41b3d0:	b	41b230 <sqrt@plt+0x19810>
  41b3d4:	adrp	x9, 424000 <_ZdlPvm@@Base+0x74dc>
  41b3d8:	mov	w8, #0x1                   	// #1
  41b3dc:	add	x9, x9, #0x3dc
  41b3e0:	cmp	x1, #0x0
  41b3e4:	str	w8, [x0]
  41b3e8:	csel	x8, x9, x1, eq  // eq = none
  41b3ec:	str	x8, [x0, #8]
  41b3f0:	ret
  41b3f4:	str	wzr, [x0]
  41b3f8:	ret
  41b3fc:	mov	w8, #0x3                   	// #3
  41b400:	str	w8, [x0]
  41b404:	str	w1, [x0, #8]
  41b408:	ret
  41b40c:	mov	w8, #0x4                   	// #4
  41b410:	str	w8, [x0]
  41b414:	str	w1, [x0, #8]
  41b418:	ret
  41b41c:	mov	w8, #0x2                   	// #2
  41b420:	str	w8, [x0]
  41b424:	strb	w1, [x0, #8]
  41b428:	ret
  41b42c:	mov	w8, #0x2                   	// #2
  41b430:	str	w8, [x0]
  41b434:	strb	w1, [x0, #8]
  41b438:	ret
  41b43c:	mov	w8, #0x5                   	// #5
  41b440:	str	w8, [x0]
  41b444:	str	d0, [x0, #8]
  41b448:	ret
  41b44c:	ldr	w8, [x0]
  41b450:	cmp	w8, #0x0
  41b454:	cset	w0, eq  // eq = none
  41b458:	ret
  41b45c:	stp	x29, x30, [sp, #-16]!
  41b460:	mov	x29, sp
  41b464:	ldr	w8, [x0]
  41b468:	sub	w8, w8, #0x1
  41b46c:	cmp	w8, #0x4
  41b470:	b.hi	41b4a0 <sqrt@plt+0x19a80>  // b.pmore
  41b474:	adrp	x9, 424000 <_ZdlPvm@@Base+0x74dc>
  41b478:	add	x9, x9, #0x3c8
  41b47c:	adr	x10, 41b48c <sqrt@plt+0x19a6c>
  41b480:	ldrb	w11, [x9, x8]
  41b484:	add	x10, x10, x11, lsl #2
  41b488:	br	x10
  41b48c:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  41b490:	ldrb	w0, [x0, #8]
  41b494:	ldr	x1, [x8, #2416]
  41b498:	ldp	x29, x30, [sp], #16
  41b49c:	b	4016f0 <putc@plt>
  41b4a0:	ldp	x29, x30, [sp], #16
  41b4a4:	ret
  41b4a8:	ldr	x0, [x0, #8]
  41b4ac:	b	41b4c4 <sqrt@plt+0x19aa4>
  41b4b0:	ldr	w0, [x0, #8]
  41b4b4:	bl	41c7f4 <sqrt@plt+0x1add4>
  41b4b8:	b	41b4c4 <sqrt@plt+0x19aa4>
  41b4bc:	ldr	w0, [x0, #8]
  41b4c0:	bl	41c890 <sqrt@plt+0x1ae70>
  41b4c4:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  41b4c8:	ldr	x1, [x8, #2416]
  41b4cc:	ldp	x29, x30, [sp], #16
  41b4d0:	b	401670 <fputs@plt>
  41b4d4:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  41b4d8:	ldr	x8, [x8, #2416]
  41b4dc:	ldr	d0, [x0, #8]
  41b4e0:	adrp	x1, 421000 <_ZdlPvm@@Base+0x44dc>
  41b4e4:	add	x1, x1, #0x16a
  41b4e8:	mov	x0, x8
  41b4ec:	ldp	x29, x30, [sp], #16
  41b4f0:	b	4016e0 <fprintf@plt>
  41b4f4:	stp	x29, x30, [sp, #-80]!
  41b4f8:	stp	x26, x25, [sp, #16]
  41b4fc:	stp	x24, x23, [sp, #32]
  41b500:	stp	x22, x21, [sp, #48]
  41b504:	stp	x20, x19, [sp, #64]
  41b508:	mov	x29, sp
  41b50c:	mov	x19, x3
  41b510:	mov	x20, x2
  41b514:	mov	x21, x1
  41b518:	mov	x23, x0
  41b51c:	cbnz	x0, 41b530 <sqrt@plt+0x19b10>
  41b520:	adrp	x1, 424000 <_ZdlPvm@@Base+0x74dc>
  41b524:	add	x1, x1, #0x3e3
  41b528:	mov	w0, #0x62                  	// #98
  41b52c:	bl	41afa0 <sqrt@plt+0x19580>
  41b530:	adrp	x22, 424000 <_ZdlPvm@@Base+0x74dc>
  41b534:	adrp	x24, 424000 <_ZdlPvm@@Base+0x74dc>
  41b538:	add	x22, x22, #0x3e3
  41b53c:	add	x24, x24, #0x3cd
  41b540:	adrp	x25, 438000 <_Znam@GLIBCXX_3.4>
  41b544:	b	41b554 <sqrt@plt+0x19b34>
  41b548:	mov	w0, #0x78                  	// #120
  41b54c:	mov	x1, x22
  41b550:	bl	41afa0 <sqrt@plt+0x19580>
  41b554:	mov	x26, x23
  41b558:	ldrb	w0, [x26], #1
  41b55c:	cmp	w0, #0x25
  41b560:	b.eq	41b578 <sqrt@plt+0x19b58>  // b.none
  41b564:	cbz	w0, 41b60c <sqrt@plt+0x19bec>
  41b568:	ldr	x1, [x25, #2416]
  41b56c:	bl	4016f0 <putc@plt>
  41b570:	mov	x23, x26
  41b574:	b	41b554 <sqrt@plt+0x19b34>
  41b578:	ldrb	w8, [x23, #1]
  41b57c:	add	x23, x23, #0x2
  41b580:	sub	w8, w8, #0x25
  41b584:	cmp	w8, #0xe
  41b588:	b.hi	41b548 <sqrt@plt+0x19b28>  // b.pmore
  41b58c:	adr	x9, 41b548 <sqrt@plt+0x19b28>
  41b590:	ldrb	w10, [x24, x8]
  41b594:	add	x9, x9, x10, lsl #2
  41b598:	br	x9
  41b59c:	ldr	w8, [x21]
  41b5a0:	cbnz	w8, 41b5b0 <sqrt@plt+0x19b90>
  41b5a4:	mov	w0, #0x6c                  	// #108
  41b5a8:	mov	x1, x22
  41b5ac:	bl	41afa0 <sqrt@plt+0x19580>
  41b5b0:	mov	x0, x21
  41b5b4:	bl	41b45c <sqrt@plt+0x19a3c>
  41b5b8:	b	41b554 <sqrt@plt+0x19b34>
  41b5bc:	ldr	w8, [x20]
  41b5c0:	cbnz	w8, 41b5d0 <sqrt@plt+0x19bb0>
  41b5c4:	mov	w0, #0x70                  	// #112
  41b5c8:	mov	x1, x22
  41b5cc:	bl	41afa0 <sqrt@plt+0x19580>
  41b5d0:	mov	x0, x20
  41b5d4:	bl	41b45c <sqrt@plt+0x19a3c>
  41b5d8:	b	41b554 <sqrt@plt+0x19b34>
  41b5dc:	ldr	w8, [x19]
  41b5e0:	cbnz	w8, 41b5f0 <sqrt@plt+0x19bd0>
  41b5e4:	mov	w0, #0x74                  	// #116
  41b5e8:	mov	x1, x22
  41b5ec:	bl	41afa0 <sqrt@plt+0x19580>
  41b5f0:	mov	x0, x19
  41b5f4:	bl	41b45c <sqrt@plt+0x19a3c>
  41b5f8:	b	41b554 <sqrt@plt+0x19b34>
  41b5fc:	ldr	x1, [x25, #2416]
  41b600:	mov	w0, #0x25                  	// #37
  41b604:	bl	401860 <fputc@plt>
  41b608:	b	41b554 <sqrt@plt+0x19b34>
  41b60c:	ldp	x20, x19, [sp, #64]
  41b610:	ldp	x22, x21, [sp, #48]
  41b614:	ldp	x24, x23, [sp, #32]
  41b618:	ldp	x26, x25, [sp, #16]
  41b61c:	ldp	x29, x30, [sp], #80
  41b620:	ret
  41b624:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41b628:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41b62c:	adrp	x10, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41b630:	ldr	x8, [x8, #2592]
  41b634:	mov	x6, x2
  41b638:	mov	x5, x1
  41b63c:	ldr	x1, [x9, #2600]
  41b640:	ldr	w2, [x10, #2708]
  41b644:	mov	x7, x3
  41b648:	mov	w3, #0x1                   	// #1
  41b64c:	mov	x4, x0
  41b650:	mov	x0, x8
  41b654:	b	41b6e0 <sqrt@plt+0x19cc0>
  41b658:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41b65c:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41b660:	adrp	x10, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41b664:	ldr	x8, [x8, #2592]
  41b668:	mov	x6, x2
  41b66c:	mov	x5, x1
  41b670:	ldr	x1, [x9, #2600]
  41b674:	ldr	w2, [x10, #2708]
  41b678:	mov	x7, x3
  41b67c:	mov	x4, x0
  41b680:	mov	x0, x8
  41b684:	mov	w3, wzr
  41b688:	b	41b6e0 <sqrt@plt+0x19cc0>
  41b68c:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41b690:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41b694:	adrp	x10, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41b698:	ldr	x8, [x8, #2592]
  41b69c:	mov	x6, x2
  41b6a0:	mov	x5, x1
  41b6a4:	ldr	x1, [x9, #2600]
  41b6a8:	ldr	w2, [x10, #2708]
  41b6ac:	mov	x7, x3
  41b6b0:	mov	w3, #0x2                   	// #2
  41b6b4:	mov	x4, x0
  41b6b8:	mov	x0, x8
  41b6bc:	b	41b6e0 <sqrt@plt+0x19cc0>
  41b6c0:	mov	x7, x5
  41b6c4:	mov	x6, x4
  41b6c8:	mov	x5, x3
  41b6cc:	mov	x4, x2
  41b6d0:	mov	w2, w1
  41b6d4:	mov	w3, #0x1                   	// #1
  41b6d8:	mov	x1, xzr
  41b6dc:	b	41b6e0 <sqrt@plt+0x19cc0>
  41b6e0:	stp	x29, x30, [sp, #-96]!
  41b6e4:	str	x27, [sp, #16]
  41b6e8:	stp	x26, x25, [sp, #32]
  41b6ec:	stp	x24, x23, [sp, #48]
  41b6f0:	stp	x22, x21, [sp, #64]
  41b6f4:	stp	x20, x19, [sp, #80]
  41b6f8:	mov	x29, sp
  41b6fc:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41b700:	mov	w24, w2
  41b704:	ldr	x2, [x8, #2712]
  41b708:	mov	x20, x7
  41b70c:	mov	x21, x6
  41b710:	mov	x22, x5
  41b714:	mov	x23, x4
  41b718:	mov	w19, w3
  41b71c:	mov	x25, x1
  41b720:	mov	x26, x0
  41b724:	adrp	x27, 438000 <_Znam@GLIBCXX_3.4>
  41b728:	cbnz	x2, 41b738 <sqrt@plt+0x19d18>
  41b72c:	mov	w8, wzr
  41b730:	cbnz	x26, 41b750 <sqrt@plt+0x19d30>
  41b734:	b	41b794 <sqrt@plt+0x19d74>
  41b738:	ldr	x0, [x27, #2416]
  41b73c:	adrp	x1, 424000 <_ZdlPvm@@Base+0x74dc>
  41b740:	add	x1, x1, #0x400
  41b744:	bl	4016e0 <fprintf@plt>
  41b748:	mov	w8, #0x1                   	// #1
  41b74c:	cbz	x26, 41b794 <sqrt@plt+0x19d74>
  41b750:	tbnz	w24, #31, 41b794 <sqrt@plt+0x19d74>
  41b754:	adrp	x1, 424000 <_ZdlPvm@@Base+0x74dc>
  41b758:	add	x1, x1, #0x43f
  41b75c:	mov	x0, x26
  41b760:	bl	401910 <strcmp@plt>
  41b764:	mov	w8, w0
  41b768:	ldr	x0, [x27, #2416]
  41b76c:	adrp	x9, 424000 <_ZdlPvm@@Base+0x74dc>
  41b770:	add	x9, x9, #0x404
  41b774:	cmp	w8, #0x0
  41b778:	csel	x2, x9, x26, eq  // eq = none
  41b77c:	cbnz	x25, 41b7b8 <sqrt@plt+0x19d98>
  41b780:	adrp	x1, 424000 <_ZdlPvm@@Base+0x74dc>
  41b784:	add	x1, x1, #0x421
  41b788:	mov	w3, w24
  41b78c:	bl	4016e0 <fprintf@plt>
  41b790:	b	41b7cc <sqrt@plt+0x19dac>
  41b794:	cbnz	w8, 41b7cc <sqrt@plt+0x19dac>
  41b798:	cbz	w19, 41b7dc <sqrt@plt+0x19dbc>
  41b79c:	cmp	w19, #0x2
  41b7a0:	b.ne	41b800 <sqrt@plt+0x19de0>  // b.any
  41b7a4:	ldr	x3, [x27, #2416]
  41b7a8:	adrp	x0, 424000 <_ZdlPvm@@Base+0x74dc>
  41b7ac:	add	x0, x0, #0x428
  41b7b0:	mov	w1, #0xc                   	// #12
  41b7b4:	b	41b7ec <sqrt@plt+0x19dcc>
  41b7b8:	adrp	x1, 424000 <_ZdlPvm@@Base+0x74dc>
  41b7bc:	add	x1, x1, #0x415
  41b7c0:	mov	x3, x25
  41b7c4:	mov	w4, w24
  41b7c8:	bl	4016e0 <fprintf@plt>
  41b7cc:	ldr	x1, [x27, #2416]
  41b7d0:	mov	w0, #0x20                  	// #32
  41b7d4:	bl	401860 <fputc@plt>
  41b7d8:	cbnz	w19, 41b79c <sqrt@plt+0x19d7c>
  41b7dc:	ldr	x3, [x27, #2416]
  41b7e0:	adrp	x0, 424000 <_ZdlPvm@@Base+0x74dc>
  41b7e4:	add	x0, x0, #0x435
  41b7e8:	mov	w1, #0x8                   	// #8
  41b7ec:	mov	w2, #0x1                   	// #1
  41b7f0:	bl	401990 <fwrite@plt>
  41b7f4:	ldr	x1, [x27, #2416]
  41b7f8:	mov	w0, #0x20                  	// #32
  41b7fc:	bl	401860 <fputc@plt>
  41b800:	mov	x0, x23
  41b804:	mov	x1, x22
  41b808:	mov	x2, x21
  41b80c:	mov	x3, x20
  41b810:	bl	41b4f4 <sqrt@plt+0x19ad4>
  41b814:	ldr	x1, [x27, #2416]
  41b818:	mov	w0, #0xa                   	// #10
  41b81c:	bl	401860 <fputc@plt>
  41b820:	ldr	x0, [x27, #2416]
  41b824:	bl	4018b0 <fflush@plt>
  41b828:	cmp	w19, #0x2
  41b82c:	b.ne	41b84c <sqrt@plt+0x19e2c>  // b.any
  41b830:	ldp	x20, x19, [sp, #80]
  41b834:	ldp	x22, x21, [sp, #64]
  41b838:	ldp	x24, x23, [sp, #48]
  41b83c:	ldp	x26, x25, [sp, #32]
  41b840:	ldr	x27, [sp, #16]
  41b844:	ldp	x29, x30, [sp], #96
  41b848:	b	41b8a8 <sqrt@plt+0x19e88>
  41b84c:	ldp	x20, x19, [sp, #80]
  41b850:	ldp	x22, x21, [sp, #64]
  41b854:	ldp	x24, x23, [sp, #48]
  41b858:	ldp	x26, x25, [sp, #32]
  41b85c:	ldr	x27, [sp, #16]
  41b860:	ldp	x29, x30, [sp], #96
  41b864:	ret
  41b868:	mov	x7, x5
  41b86c:	mov	x6, x4
  41b870:	mov	x5, x3
  41b874:	mov	x4, x2
  41b878:	mov	w2, w1
  41b87c:	mov	x1, xzr
  41b880:	mov	w3, wzr
  41b884:	b	41b6e0 <sqrt@plt+0x19cc0>
  41b888:	mov	x7, x5
  41b88c:	mov	x6, x4
  41b890:	mov	x5, x3
  41b894:	mov	x4, x2
  41b898:	mov	w2, w1
  41b89c:	mov	w3, #0x2                   	// #2
  41b8a0:	mov	x1, xzr
  41b8a4:	b	41b6e0 <sqrt@plt+0x19cc0>
  41b8a8:	stp	x29, x30, [sp, #-16]!
  41b8ac:	mov	w0, #0x3                   	// #3
  41b8b0:	mov	x29, sp
  41b8b4:	bl	401970 <exit@plt>
  41b8b8:	sub	sp, sp, #0xc0
  41b8bc:	stp	x29, x30, [sp, #96]
  41b8c0:	stp	x28, x27, [sp, #112]
  41b8c4:	stp	x26, x25, [sp, #128]
  41b8c8:	stp	x24, x23, [sp, #144]
  41b8cc:	stp	x22, x21, [sp, #160]
  41b8d0:	stp	x20, x19, [sp, #176]
  41b8d4:	ldrb	w8, [x2]
  41b8d8:	ldr	w9, [x7, #4]
  41b8dc:	add	x29, sp, #0x60
  41b8e0:	cmp	w8, #0x3a
  41b8e4:	csel	w26, wzr, w9, eq  // eq = none
  41b8e8:	cmp	w0, #0x1
  41b8ec:	b.lt	41bfe4 <sqrt@plt+0x1a5c4>  // b.tstop
  41b8f0:	ldr	w23, [x7]
  41b8f4:	mov	x19, x7
  41b8f8:	mov	x27, x3
  41b8fc:	mov	x24, x2
  41b900:	mov	w21, w0
  41b904:	mov	x20, x1
  41b908:	mov	x22, x4
  41b90c:	str	xzr, [x7, #16]
  41b910:	stur	x3, [x29, #-8]
  41b914:	stur	x4, [x29, #-24]
  41b918:	stur	w26, [x29, #-12]
  41b91c:	cbz	w23, 41b9bc <sqrt@plt+0x19f9c>
  41b920:	ldr	w8, [x19, #24]
  41b924:	cbz	w8, 41b9c4 <sqrt@plt+0x19fa4>
  41b928:	mov	x25, x19
  41b92c:	ldr	x22, [x25, #32]!
  41b930:	cbz	x22, 41bac0 <sqrt@plt+0x1a0a0>
  41b934:	ldrb	w8, [x22]
  41b938:	cbz	w8, 41bac0 <sqrt@plt+0x1a0a0>
  41b93c:	cbz	x27, 41c18c <sqrt@plt+0x1a76c>
  41b940:	ldr	x9, [x20, w23, sxtw #3]
  41b944:	ldrb	w10, [x9, #1]
  41b948:	cmp	w10, #0x2d
  41b94c:	b.eq	41b95c <sqrt@plt+0x19f3c>  // b.none
  41b950:	cbz	w5, 41c18c <sqrt@plt+0x1a76c>
  41b954:	ldrb	w8, [x9, #2]
  41b958:	cbz	w8, 41c164 <sqrt@plt+0x1a744>
  41b95c:	sxtw	x8, w23
  41b960:	mov	x26, x22
  41b964:	str	x8, [sp, #16]
  41b968:	ldrb	w8, [x26]
  41b96c:	cbz	w8, 41b980 <sqrt@plt+0x19f60>
  41b970:	cmp	w8, #0x3d
  41b974:	b.eq	41b980 <sqrt@plt+0x19f60>  // b.none
  41b978:	ldrb	w8, [x26, #1]!
  41b97c:	cbnz	w8, 41b970 <sqrt@plt+0x19f50>
  41b980:	ldr	x28, [x27]
  41b984:	str	x9, [sp, #32]
  41b988:	cbz	x28, 41c110 <sqrt@plt+0x1a6f0>
  41b98c:	str	x24, [sp, #24]
  41b990:	sub	x27, x26, x22
  41b994:	mov	w24, wzr
  41b998:	stp	w10, w5, [sp, #8]
  41b99c:	str	x25, [sp, #40]
  41b9a0:	cbz	w5, 41c00c <sqrt@plt+0x1a5ec>
  41b9a4:	ldur	x25, [x29, #-8]
  41b9a8:	mov	w8, #0xffffffff            	// #-1
  41b9ac:	stur	wzr, [x29, #-36]
  41b9b0:	stur	xzr, [x29, #-32]
  41b9b4:	str	w8, [sp, #48]
  41b9b8:	b	41ba30 <sqrt@plt+0x1a010>
  41b9bc:	mov	w23, #0x1                   	// #1
  41b9c0:	str	w23, [x19]
  41b9c4:	stp	w23, w23, [x19, #48]
  41b9c8:	str	xzr, [x19, #32]
  41b9cc:	cbz	w6, 41ba68 <sqrt@plt+0x1a048>
  41b9d0:	mov	w8, #0x1                   	// #1
  41b9d4:	str	w8, [x19, #44]
  41b9d8:	ldrb	w9, [x24]
  41b9dc:	cmp	w9, #0x2b
  41b9e0:	b.eq	41ba94 <sqrt@plt+0x1a074>  // b.none
  41b9e4:	cmp	w9, #0x2d
  41b9e8:	b.ne	41baa0 <sqrt@plt+0x1a080>  // b.any
  41b9ec:	mov	w8, #0x2                   	// #2
  41b9f0:	str	w8, [x19, #40]
  41b9f4:	add	x24, x24, #0x1
  41b9f8:	b	41bab4 <sqrt@plt+0x1a094>
  41b9fc:	ldur	x8, [x29, #-32]
  41ba00:	cmp	x8, #0x0
  41ba04:	csel	x8, x25, x8, eq  // eq = none
  41ba08:	stur	x8, [x29, #-32]
  41ba0c:	ldur	w8, [x29, #-36]
  41ba10:	csinc	w8, w8, wzr, eq  // eq = none
  41ba14:	stur	w8, [x29, #-36]
  41ba18:	ldr	w8, [sp, #48]
  41ba1c:	csel	w8, w24, w8, eq  // eq = none
  41ba20:	str	w8, [sp, #48]
  41ba24:	ldr	x28, [x25, #32]!
  41ba28:	add	w24, w24, #0x1
  41ba2c:	cbz	x28, 41c0a4 <sqrt@plt+0x1a684>
  41ba30:	mov	x0, x28
  41ba34:	mov	x1, x22
  41ba38:	mov	x2, x27
  41ba3c:	bl	401850 <strncmp@plt>
  41ba40:	cbnz	w0, 41ba24 <sqrt@plt+0x1a004>
  41ba44:	mov	x0, x28
  41ba48:	bl	4016d0 <strlen@plt>
  41ba4c:	cmp	w27, w0
  41ba50:	b.ne	41b9fc <sqrt@plt+0x19fdc>  // b.any
  41ba54:	mov	x27, x25
  41ba58:	mov	w28, w24
  41ba5c:	ldr	x24, [sp, #24]
  41ba60:	ldr	x25, [sp, #40]
  41ba64:	b	41c0e4 <sqrt@plt+0x1a6c4>
  41ba68:	adrp	x0, 424000 <_ZdlPvm@@Base+0x74dc>
  41ba6c:	add	x0, x0, #0x5c9
  41ba70:	mov	w25, w5
  41ba74:	bl	401950 <getenv@plt>
  41ba78:	cmp	x0, #0x0
  41ba7c:	mov	w5, w25
  41ba80:	cset	w8, ne  // ne = any
  41ba84:	str	w8, [x19, #44]
  41ba88:	ldrb	w9, [x24]
  41ba8c:	cmp	w9, #0x2b
  41ba90:	b.ne	41b9e4 <sqrt@plt+0x19fc4>  // b.any
  41ba94:	str	wzr, [x19, #40]
  41ba98:	add	x24, x24, #0x1
  41ba9c:	b	41bab4 <sqrt@plt+0x1a094>
  41baa0:	cbz	w8, 41baac <sqrt@plt+0x1a08c>
  41baa4:	str	wzr, [x19, #40]
  41baa8:	b	41bab4 <sqrt@plt+0x1a094>
  41baac:	mov	w8, #0x1                   	// #1
  41bab0:	str	w8, [x19, #40]
  41bab4:	mov	w8, #0x1                   	// #1
  41bab8:	add	x25, x19, #0x20
  41babc:	str	w8, [x19, #24]
  41bac0:	ldr	w27, [x19, #52]
  41bac4:	cmp	w27, w23
  41bac8:	b.le	41bca8 <sqrt@plt+0x1a288>
  41bacc:	mov	w27, w23
  41bad0:	str	w23, [x19, #52]
  41bad4:	ldr	w26, [x19, #48]
  41bad8:	cmp	w26, w23
  41badc:	b.gt	41bcb4 <sqrt@plt+0x1a294>
  41bae0:	ldr	w22, [x19, #40]
  41bae4:	cmp	w22, #0x1
  41bae8:	b.ne	41bcc8 <sqrt@plt+0x1a2a8>  // b.any
  41baec:	cmp	w26, w27
  41baf0:	b.eq	41bcd4 <sqrt@plt+0x1a2b4>  // b.none
  41baf4:	cmp	w27, w23
  41baf8:	b.eq	41bcd4 <sqrt@plt+0x1a2b4>  // b.none
  41bafc:	cmp	w23, w27
  41bb00:	b.le	41bcf0 <sqrt@plt+0x1a2d0>
  41bb04:	cmp	w26, w27
  41bb08:	b.ge	41bcf0 <sqrt@plt+0x1a2d0>  // b.tcont
  41bb0c:	add	x9, x20, w27, sxtw #3
  41bb10:	sxtw	x8, w27
  41bb14:	add	x10, x20, #0x10
  41bb18:	add	x11, x9, #0x10
  41bb1c:	mov	w12, w26
  41bb20:	mov	w13, w23
  41bb24:	sub	w14, w13, w27
  41bb28:	sub	w15, w27, w12
  41bb2c:	cmp	w14, w15
  41bb30:	b.le	41bbb0 <sqrt@plt+0x1a190>
  41bb34:	cmp	w15, #0x1
  41bb38:	sub	w13, w13, w15
  41bb3c:	b.lt	41bc1c <sqrt@plt+0x1a1fc>  // b.tstop
  41bb40:	sxtw	x14, w12
  41bb44:	sxtw	x16, w13
  41bb48:	cmp	w15, #0x4
  41bb4c:	mov	w15, w15
  41bb50:	b.cc	41bb7c <sqrt@plt+0x1a15c>  // b.lo, b.ul, b.last
  41bb54:	add	x18, x16, x15
  41bb58:	add	x17, x20, x14, lsl #3
  41bb5c:	add	x18, x20, x18, lsl #3
  41bb60:	cmp	x17, x18
  41bb64:	b.cs	41bc30 <sqrt@plt+0x1a210>  // b.hs, b.nlast
  41bb68:	add	x17, x14, x15
  41bb6c:	add	x17, x20, x17, lsl #3
  41bb70:	add	x18, x20, x16, lsl #3
  41bb74:	cmp	x18, x17
  41bb78:	b.cs	41bc30 <sqrt@plt+0x1a210>  // b.hs, b.nlast
  41bb7c:	mov	x17, xzr
  41bb80:	add	x16, x17, x16
  41bb84:	add	x18, x17, x14
  41bb88:	add	x14, x20, x16, lsl #3
  41bb8c:	add	x16, x20, x18, lsl #3
  41bb90:	sub	x15, x15, x17
  41bb94:	ldr	x17, [x14]
  41bb98:	ldr	x18, [x16]
  41bb9c:	subs	x15, x15, #0x1
  41bba0:	str	x17, [x16], #8
  41bba4:	str	x18, [x14], #8
  41bba8:	b.ne	41bb94 <sqrt@plt+0x1a174>  // b.any
  41bbac:	b	41bc1c <sqrt@plt+0x1a1fc>
  41bbb0:	cmp	w14, #0x1
  41bbb4:	b.lt	41bc18 <sqrt@plt+0x1a1f8>  // b.tstop
  41bbb8:	sxtw	x15, w12
  41bbbc:	cmp	w14, #0x3
  41bbc0:	mov	w16, w14
  41bbc4:	b.ls	41bbe8 <sqrt@plt+0x1a1c8>  // b.plast
  41bbc8:	add	x17, x20, x15, lsl #3
  41bbcc:	add	x18, x9, x16, lsl #3
  41bbd0:	cmp	x17, x18
  41bbd4:	b.cs	41bc6c <sqrt@plt+0x1a24c>  // b.hs, b.nlast
  41bbd8:	add	x17, x15, x16
  41bbdc:	add	x17, x20, x17, lsl #3
  41bbe0:	cmp	x9, x17
  41bbe4:	b.cs	41bc6c <sqrt@plt+0x1a24c>  // b.hs, b.nlast
  41bbe8:	mov	x17, xzr
  41bbec:	add	x18, x8, x17
  41bbf0:	add	x0, x17, x15
  41bbf4:	add	x15, x20, x18, lsl #3
  41bbf8:	add	x18, x20, x0, lsl #3
  41bbfc:	sub	x16, x16, x17
  41bc00:	ldr	x17, [x15]
  41bc04:	ldr	x0, [x18]
  41bc08:	subs	x16, x16, #0x1
  41bc0c:	str	x17, [x18], #8
  41bc10:	str	x0, [x15], #8
  41bc14:	b.ne	41bc00 <sqrt@plt+0x1a1e0>  // b.any
  41bc18:	add	w12, w14, w12
  41bc1c:	cmp	w13, w27
  41bc20:	b.le	41bcf0 <sqrt@plt+0x1a2d0>
  41bc24:	cmp	w27, w12
  41bc28:	b.gt	41bb24 <sqrt@plt+0x1a104>
  41bc2c:	b	41bcf0 <sqrt@plt+0x1a2d0>
  41bc30:	and	x17, x15, #0xfffffffc
  41bc34:	add	x18, x10, x14, lsl #3
  41bc38:	add	x0, x10, x16, lsl #3
  41bc3c:	mov	x1, x17
  41bc40:	ldp	q0, q3, [x18, #-16]
  41bc44:	ldp	q1, q2, [x0, #-16]
  41bc48:	subs	x1, x1, #0x4
  41bc4c:	stp	q1, q2, [x18, #-16]
  41bc50:	stp	q0, q3, [x0, #-16]
  41bc54:	add	x18, x18, #0x20
  41bc58:	add	x0, x0, #0x20
  41bc5c:	b.ne	41bc40 <sqrt@plt+0x1a220>  // b.any
  41bc60:	cmp	x17, x15
  41bc64:	b.eq	41bc1c <sqrt@plt+0x1a1fc>  // b.none
  41bc68:	b	41bb80 <sqrt@plt+0x1a160>
  41bc6c:	and	x17, x16, #0xfffffffc
  41bc70:	add	x18, x10, x15, lsl #3
  41bc74:	mov	x0, x17
  41bc78:	mov	x1, x11
  41bc7c:	ldp	q0, q3, [x18, #-16]
  41bc80:	ldp	q1, q2, [x1, #-16]
  41bc84:	subs	x0, x0, #0x4
  41bc88:	stp	q1, q2, [x18, #-16]
  41bc8c:	stp	q0, q3, [x1, #-16]
  41bc90:	add	x18, x18, #0x20
  41bc94:	add	x1, x1, #0x20
  41bc98:	b.ne	41bc7c <sqrt@plt+0x1a25c>  // b.any
  41bc9c:	cmp	x17, x16
  41bca0:	b.ne	41bbec <sqrt@plt+0x1a1cc>  // b.any
  41bca4:	b	41bc18 <sqrt@plt+0x1a1f8>
  41bca8:	ldr	w26, [x19, #48]
  41bcac:	cmp	w26, w23
  41bcb0:	b.le	41bae0 <sqrt@plt+0x1a0c0>
  41bcb4:	mov	w26, w23
  41bcb8:	str	w23, [x19, #48]
  41bcbc:	ldr	w22, [x19, #40]
  41bcc0:	cmp	w22, #0x1
  41bcc4:	b.eq	41baec <sqrt@plt+0x1a0cc>  // b.none
  41bcc8:	cmp	w23, w21
  41bccc:	b.ne	41bd60 <sqrt@plt+0x1a340>  // b.any
  41bcd0:	b	41bfd8 <sqrt@plt+0x1a5b8>
  41bcd4:	cmp	w27, w23
  41bcd8:	b.eq	41bce4 <sqrt@plt+0x1a2c4>  // b.none
  41bcdc:	mov	w26, w23
  41bce0:	str	w23, [x19, #48]
  41bce4:	cmp	w23, w21
  41bce8:	b.ge	41bd38 <sqrt@plt+0x1a318>  // b.tcont
  41bcec:	b	41bd04 <sqrt@plt+0x1a2e4>
  41bcf0:	add	w8, w26, w23
  41bcf4:	sub	w26, w8, w27
  41bcf8:	stp	w26, w23, [x19, #48]
  41bcfc:	cmp	w23, w21
  41bd00:	b.ge	41bd38 <sqrt@plt+0x1a318>  // b.tcont
  41bd04:	add	x8, x20, w23, sxtw #3
  41bd08:	b	41bd20 <sqrt@plt+0x1a300>
  41bd0c:	add	w23, w23, #0x1
  41bd10:	cmp	w21, w23
  41bd14:	add	x8, x8, #0x8
  41bd18:	str	w23, [x19]
  41bd1c:	b.eq	41bd4c <sqrt@plt+0x1a32c>  // b.none
  41bd20:	ldr	x9, [x8]
  41bd24:	ldrb	w10, [x9]
  41bd28:	cmp	w10, #0x2d
  41bd2c:	b.ne	41bd0c <sqrt@plt+0x1a2ec>  // b.any
  41bd30:	ldrb	w9, [x9, #1]
  41bd34:	cbz	w9, 41bd0c <sqrt@plt+0x1a2ec>
  41bd38:	mov	w27, w23
  41bd3c:	str	w23, [x19, #52]
  41bd40:	cmp	w23, w21
  41bd44:	b.ne	41bd60 <sqrt@plt+0x1a340>  // b.any
  41bd48:	b	41bfd8 <sqrt@plt+0x1a5b8>
  41bd4c:	mov	w23, w21
  41bd50:	mov	w27, w23
  41bd54:	str	w23, [x19, #52]
  41bd58:	cmp	w23, w21
  41bd5c:	b.eq	41bfd8 <sqrt@plt+0x1a5b8>  // b.none
  41bd60:	ldr	x0, [x20, w23, sxtw #3]
  41bd64:	adrp	x1, 424000 <_ZdlPvm@@Base+0x74dc>
  41bd68:	add	x1, x1, #0x43e
  41bd6c:	mov	w28, w5
  41bd70:	bl	401910 <strcmp@plt>
  41bd74:	cbz	w0, 41bdd0 <sqrt@plt+0x1a3b0>
  41bd78:	cmp	w23, w21
  41bd7c:	b.eq	41bfd8 <sqrt@plt+0x1a5b8>  // b.none
  41bd80:	sxtw	x8, w23
  41bd84:	ldr	x8, [x20, x8, lsl #3]
  41bd88:	ldrb	w9, [x8]
  41bd8c:	cmp	w9, #0x2d
  41bd90:	b.ne	41bf94 <sqrt@plt+0x1a574>  // b.any
  41bd94:	mov	x9, x8
  41bd98:	ldrb	w10, [x9, #1]!
  41bd9c:	cbz	w10, 41bf94 <sqrt@plt+0x1a574>
  41bda0:	ldur	x27, [x29, #-8]
  41bda4:	ldur	w26, [x29, #-12]
  41bda8:	mov	w5, w28
  41bdac:	cmp	x27, #0x0
  41bdb0:	cset	w8, ne  // ne = any
  41bdb4:	cmp	w10, #0x2d
  41bdb8:	cset	w10, eq  // eq = none
  41bdbc:	and	w8, w8, w10
  41bdc0:	add	x22, x9, x8
  41bdc4:	str	x22, [x25]
  41bdc8:	cbnz	x27, 41b940 <sqrt@plt+0x19f20>
  41bdcc:	b	41c18c <sqrt@plt+0x1a76c>
  41bdd0:	add	w8, w23, #0x1
  41bdd4:	cmp	w26, w27
  41bdd8:	str	w8, [x19]
  41bddc:	b.eq	41bfac <sqrt@plt+0x1a58c>  // b.none
  41bde0:	cmp	w27, w8
  41bde4:	b.eq	41bfac <sqrt@plt+0x1a58c>  // b.none
  41bde8:	cmp	w23, w27
  41bdec:	b.lt	41bfc0 <sqrt@plt+0x1a5a0>  // b.tstop
  41bdf0:	cmp	w26, w27
  41bdf4:	b.ge	41bfc0 <sqrt@plt+0x1a5a0>  // b.tcont
  41bdf8:	add	x10, x20, w27, sxtw #3
  41bdfc:	sxtw	x9, w27
  41be00:	add	x11, x20, #0x10
  41be04:	add	x12, x10, #0x10
  41be08:	mov	w13, w26
  41be0c:	mov	w14, w8
  41be10:	sub	w15, w14, w27
  41be14:	sub	w16, w27, w13
  41be18:	cmp	w15, w16
  41be1c:	b.le	41be9c <sqrt@plt+0x1a47c>
  41be20:	cmp	w16, #0x1
  41be24:	sub	w14, w14, w16
  41be28:	b.lt	41bf08 <sqrt@plt+0x1a4e8>  // b.tstop
  41be2c:	sxtw	x15, w13
  41be30:	sxtw	x17, w14
  41be34:	cmp	w16, #0x4
  41be38:	mov	w16, w16
  41be3c:	b.cc	41be68 <sqrt@plt+0x1a448>  // b.lo, b.ul, b.last
  41be40:	add	x0, x17, x16
  41be44:	add	x18, x20, x15, lsl #3
  41be48:	add	x0, x20, x0, lsl #3
  41be4c:	cmp	x18, x0
  41be50:	b.cs	41bf1c <sqrt@plt+0x1a4fc>  // b.hs, b.nlast
  41be54:	add	x18, x15, x16
  41be58:	add	x18, x20, x18, lsl #3
  41be5c:	add	x0, x20, x17, lsl #3
  41be60:	cmp	x0, x18
  41be64:	b.cs	41bf1c <sqrt@plt+0x1a4fc>  // b.hs, b.nlast
  41be68:	mov	x18, xzr
  41be6c:	add	x17, x18, x17
  41be70:	add	x0, x18, x15
  41be74:	add	x15, x20, x17, lsl #3
  41be78:	add	x17, x20, x0, lsl #3
  41be7c:	sub	x16, x16, x18
  41be80:	ldr	x18, [x15]
  41be84:	ldr	x0, [x17]
  41be88:	subs	x16, x16, #0x1
  41be8c:	str	x18, [x17], #8
  41be90:	str	x0, [x15], #8
  41be94:	b.ne	41be80 <sqrt@plt+0x1a460>  // b.any
  41be98:	b	41bf08 <sqrt@plt+0x1a4e8>
  41be9c:	cmp	w15, #0x1
  41bea0:	b.lt	41bf04 <sqrt@plt+0x1a4e4>  // b.tstop
  41bea4:	sxtw	x16, w13
  41bea8:	cmp	w15, #0x3
  41beac:	mov	w17, w15
  41beb0:	b.ls	41bed4 <sqrt@plt+0x1a4b4>  // b.plast
  41beb4:	add	x18, x20, x16, lsl #3
  41beb8:	add	x0, x10, x17, lsl #3
  41bebc:	cmp	x18, x0
  41bec0:	b.cs	41bf58 <sqrt@plt+0x1a538>  // b.hs, b.nlast
  41bec4:	add	x18, x16, x17
  41bec8:	add	x18, x20, x18, lsl #3
  41becc:	cmp	x10, x18
  41bed0:	b.cs	41bf58 <sqrt@plt+0x1a538>  // b.hs, b.nlast
  41bed4:	mov	x18, xzr
  41bed8:	add	x0, x9, x18
  41bedc:	add	x1, x18, x16
  41bee0:	add	x16, x20, x0, lsl #3
  41bee4:	add	x0, x20, x1, lsl #3
  41bee8:	sub	x17, x17, x18
  41beec:	ldr	x18, [x16]
  41bef0:	ldr	x1, [x0]
  41bef4:	subs	x17, x17, #0x1
  41bef8:	str	x18, [x0], #8
  41befc:	str	x1, [x16], #8
  41bf00:	b.ne	41beec <sqrt@plt+0x1a4cc>  // b.any
  41bf04:	add	w13, w15, w13
  41bf08:	cmp	w14, w27
  41bf0c:	b.le	41bfc0 <sqrt@plt+0x1a5a0>
  41bf10:	cmp	w27, w13
  41bf14:	b.gt	41be10 <sqrt@plt+0x1a3f0>
  41bf18:	b	41bfc0 <sqrt@plt+0x1a5a0>
  41bf1c:	and	x18, x16, #0xfffffffc
  41bf20:	add	x0, x11, x15, lsl #3
  41bf24:	add	x1, x11, x17, lsl #3
  41bf28:	mov	x2, x18
  41bf2c:	ldp	q0, q3, [x0, #-16]
  41bf30:	ldp	q1, q2, [x1, #-16]
  41bf34:	subs	x2, x2, #0x4
  41bf38:	stp	q1, q2, [x0, #-16]
  41bf3c:	stp	q0, q3, [x1, #-16]
  41bf40:	add	x0, x0, #0x20
  41bf44:	add	x1, x1, #0x20
  41bf48:	b.ne	41bf2c <sqrt@plt+0x1a50c>  // b.any
  41bf4c:	cmp	x18, x16
  41bf50:	b.eq	41bf08 <sqrt@plt+0x1a4e8>  // b.none
  41bf54:	b	41be6c <sqrt@plt+0x1a44c>
  41bf58:	and	x18, x17, #0xfffffffc
  41bf5c:	add	x0, x11, x16, lsl #3
  41bf60:	mov	x1, x18
  41bf64:	mov	x2, x12
  41bf68:	ldp	q0, q3, [x0, #-16]
  41bf6c:	ldp	q1, q2, [x2, #-16]
  41bf70:	subs	x1, x1, #0x4
  41bf74:	stp	q1, q2, [x0, #-16]
  41bf78:	stp	q0, q3, [x2, #-16]
  41bf7c:	add	x0, x0, #0x20
  41bf80:	add	x2, x2, #0x20
  41bf84:	b.ne	41bf68 <sqrt@plt+0x1a548>  // b.any
  41bf88:	cmp	x18, x17
  41bf8c:	b.ne	41bed8 <sqrt@plt+0x1a4b8>  // b.any
  41bf90:	b	41bf04 <sqrt@plt+0x1a4e4>
  41bf94:	cbz	w22, 41bfe4 <sqrt@plt+0x1a5c4>
  41bf98:	add	w9, w23, #0x1
  41bf9c:	str	x8, [x19, #16]
  41bfa0:	str	w9, [x19]
  41bfa4:	mov	w27, #0x1                   	// #1
  41bfa8:	b	41bfe8 <sqrt@plt+0x1a5c8>
  41bfac:	cmp	w26, w27
  41bfb0:	b.ne	41bfcc <sqrt@plt+0x1a5ac>  // b.any
  41bfb4:	mov	w26, w8
  41bfb8:	str	w8, [x19, #48]
  41bfbc:	b	41bfcc <sqrt@plt+0x1a5ac>
  41bfc0:	add	w9, w26, w8
  41bfc4:	sub	w26, w9, w27
  41bfc8:	stp	w26, w8, [x19, #48]
  41bfcc:	str	w21, [x19, #52]
  41bfd0:	str	w21, [x19]
  41bfd4:	mov	w27, w21
  41bfd8:	cmp	w26, w27
  41bfdc:	b.eq	41bfe4 <sqrt@plt+0x1a5c4>  // b.none
  41bfe0:	str	w26, [x19]
  41bfe4:	mov	w27, #0xffffffff            	// #-1
  41bfe8:	mov	w0, w27
  41bfec:	ldp	x20, x19, [sp, #176]
  41bff0:	ldp	x22, x21, [sp, #160]
  41bff4:	ldp	x24, x23, [sp, #144]
  41bff8:	ldp	x26, x25, [sp, #128]
  41bffc:	ldp	x28, x27, [sp, #112]
  41c000:	ldp	x29, x30, [sp, #96]
  41c004:	add	sp, sp, #0xc0
  41c008:	ret
  41c00c:	ldur	x25, [x29, #-8]
  41c010:	mov	w8, #0xffffffff            	// #-1
  41c014:	stur	wzr, [x29, #-36]
  41c018:	stur	xzr, [x29, #-32]
  41c01c:	str	w8, [sp, #48]
  41c020:	b	41c038 <sqrt@plt+0x1a618>
  41c024:	mov	w8, #0x1                   	// #1
  41c028:	stur	w8, [x29, #-36]
  41c02c:	ldr	x28, [x25, #32]!
  41c030:	add	w24, w24, #0x1
  41c034:	cbz	x28, 41c0a4 <sqrt@plt+0x1a684>
  41c038:	mov	x0, x28
  41c03c:	mov	x1, x22
  41c040:	mov	x2, x27
  41c044:	bl	401850 <strncmp@plt>
  41c048:	cbnz	w0, 41c02c <sqrt@plt+0x1a60c>
  41c04c:	mov	x0, x28
  41c050:	bl	4016d0 <strlen@plt>
  41c054:	cmp	w27, w0
  41c058:	b.eq	41ba54 <sqrt@plt+0x1a034>  // b.none
  41c05c:	ldur	x10, [x29, #-32]
  41c060:	cbz	x10, 41c098 <sqrt@plt+0x1a678>
  41c064:	ldr	w8, [x10, #8]
  41c068:	ldr	w9, [x25, #8]
  41c06c:	cmp	w8, w9
  41c070:	b.ne	41c024 <sqrt@plt+0x1a604>  // b.any
  41c074:	ldr	x8, [x10, #16]
  41c078:	ldr	x9, [x25, #16]
  41c07c:	cmp	x8, x9
  41c080:	b.ne	41c024 <sqrt@plt+0x1a604>  // b.any
  41c084:	ldr	w8, [x10, #24]
  41c088:	ldr	w9, [x25, #24]
  41c08c:	cmp	w8, w9
  41c090:	b.ne	41c024 <sqrt@plt+0x1a604>  // b.any
  41c094:	b	41c02c <sqrt@plt+0x1a60c>
  41c098:	stur	x25, [x29, #-32]
  41c09c:	str	w24, [sp, #48]
  41c0a0:	b	41c02c <sqrt@plt+0x1a60c>
  41c0a4:	ldr	x24, [sp, #24]
  41c0a8:	ldr	x25, [sp, #40]
  41c0ac:	ldur	w8, [x29, #-36]
  41c0b0:	cbz	w8, 41c0d4 <sqrt@plt+0x1a6b4>
  41c0b4:	ldur	w8, [x29, #-12]
  41c0b8:	cbnz	w8, 41c550 <sqrt@plt+0x1ab30>
  41c0bc:	mov	x0, x22
  41c0c0:	bl	4016d0 <strlen@plt>
  41c0c4:	add	x8, x22, x0
  41c0c8:	add	w9, w23, #0x1
  41c0cc:	str	wzr, [x19, #8]
  41c0d0:	b	41c3cc <sqrt@plt+0x1a9ac>
  41c0d4:	ldp	w10, w5, [sp, #8]
  41c0d8:	ldur	x27, [x29, #-32]
  41c0dc:	ldr	w28, [sp, #48]
  41c0e0:	cbz	x27, 41c110 <sqrt@plt+0x1a6f0>
  41c0e4:	ldr	x8, [sp, #16]
  41c0e8:	add	x8, x8, #0x1
  41c0ec:	str	w8, [x19]
  41c0f0:	ldrb	w10, [x26]
  41c0f4:	ldr	w9, [x27, #8]
  41c0f8:	cbz	w10, 41c23c <sqrt@plt+0x1a81c>
  41c0fc:	ldr	x10, [sp, #32]
  41c100:	cbz	w9, 41c2a0 <sqrt@plt+0x1a880>
  41c104:	add	x8, x26, #0x1
  41c108:	str	x8, [x19, #16]
  41c10c:	b	41c25c <sqrt@plt+0x1a83c>
  41c110:	ldur	w26, [x29, #-12]
  41c114:	ldr	x27, [sp, #32]
  41c118:	cbz	w5, 41c13c <sqrt@plt+0x1a71c>
  41c11c:	cmp	w10, #0x2d
  41c120:	b.eq	41c13c <sqrt@plt+0x1a71c>  // b.none
  41c124:	ldrb	w1, [x22]
  41c128:	mov	x0, x24
  41c12c:	mov	w28, w10
  41c130:	bl	401770 <strchr@plt>
  41c134:	mov	w10, w28
  41c138:	cbnz	x0, 41c18c <sqrt@plt+0x1a76c>
  41c13c:	cbnz	w26, 41c508 <sqrt@plt+0x1aae8>
  41c140:	ldr	w8, [x19]
  41c144:	adrp	x9, 424000 <_ZdlPvm@@Base+0x74dc>
  41c148:	add	x9, x9, #0x399
  41c14c:	str	wzr, [x19, #8]
  41c150:	add	w8, w8, #0x1
  41c154:	str	x9, [x19, #32]
  41c158:	str	w8, [x19]
  41c15c:	mov	w27, #0x3f                  	// #63
  41c160:	b	41bfe8 <sqrt@plt+0x1a5c8>
  41c164:	mov	x0, x24
  41c168:	mov	w1, w10
  41c16c:	mov	w28, w10
  41c170:	stp	x9, x25, [sp, #32]
  41c174:	mov	w25, w5
  41c178:	bl	401770 <strchr@plt>
  41c17c:	mov	w5, w25
  41c180:	ldp	x9, x25, [sp, #32]
  41c184:	mov	w10, w28
  41c188:	cbz	x0, 41b95c <sqrt@plt+0x19f3c>
  41c18c:	add	x28, x22, #0x1
  41c190:	str	x28, [x25]
  41c194:	ldrb	w27, [x22]
  41c198:	mov	x0, x24
  41c19c:	mov	w1, w27
  41c1a0:	bl	401770 <strchr@plt>
  41c1a4:	ldrb	w8, [x22, #1]
  41c1a8:	cbnz	w8, 41c1b4 <sqrt@plt+0x1a794>
  41c1ac:	add	w23, w23, #0x1
  41c1b0:	str	w23, [x19]
  41c1b4:	cmp	w27, #0x3a
  41c1b8:	b.eq	41c1f4 <sqrt@plt+0x1a7d4>  // b.none
  41c1bc:	cbz	x0, 41c1f4 <sqrt@plt+0x1a7d4>
  41c1c0:	ldrb	w9, [x0]
  41c1c4:	ldrb	w8, [x0, #1]
  41c1c8:	cmp	w9, #0x57
  41c1cc:	b.ne	41c204 <sqrt@plt+0x1a7e4>  // b.any
  41c1d0:	cmp	w8, #0x3b
  41c1d4:	b.ne	41c204 <sqrt@plt+0x1a7e4>  // b.any
  41c1d8:	ldrb	w8, [x28]
  41c1dc:	cbz	w8, 41c228 <sqrt@plt+0x1a808>
  41c1e0:	add	w8, w23, #0x1
  41c1e4:	str	x28, [x19, #16]
  41c1e8:	str	w8, [sp, #32]
  41c1ec:	str	w8, [x19]
  41c1f0:	b	41c2e0 <sqrt@plt+0x1a8c0>
  41c1f4:	cbnz	w26, 41c430 <sqrt@plt+0x1aa10>
  41c1f8:	str	w27, [x19, #8]
  41c1fc:	mov	w27, #0x3f                  	// #63
  41c200:	b	41bfe8 <sqrt@plt+0x1a5c8>
  41c204:	cmp	w8, #0x3a
  41c208:	b.ne	41bfe8 <sqrt@plt+0x1a5c8>  // b.any
  41c20c:	ldrb	w9, [x0, #2]
  41c210:	ldrb	w8, [x28]
  41c214:	cmp	w9, #0x3a
  41c218:	b.ne	41c288 <sqrt@plt+0x1a868>  // b.any
  41c21c:	cbnz	w8, 41c28c <sqrt@plt+0x1a86c>
  41c220:	str	xzr, [x19, #16]
  41c224:	b	41c298 <sqrt@plt+0x1a878>
  41c228:	cmp	w23, w21
  41c22c:	b.ne	41c2cc <sqrt@plt+0x1a8ac>  // b.any
  41c230:	cbnz	w26, 41c624 <sqrt@plt+0x1ac04>
  41c234:	str	w27, [x19, #8]
  41c238:	b	41c5b8 <sqrt@plt+0x1ab98>
  41c23c:	cmp	w9, #0x1
  41c240:	b.ne	41c25c <sqrt@plt+0x1a83c>  // b.any
  41c244:	cmp	w8, w21
  41c248:	b.ge	41c4e4 <sqrt@plt+0x1aac4>  // b.tcont
  41c24c:	add	w9, w23, #0x2
  41c250:	str	w9, [x19]
  41c254:	ldr	x8, [x20, x8, lsl #3]
  41c258:	b	41c108 <sqrt@plt+0x1a6e8>
  41c25c:	mov	x0, x22
  41c260:	bl	4016d0 <strlen@plt>
  41c264:	add	x8, x22, x0
  41c268:	str	x8, [x25]
  41c26c:	ldur	x8, [x29, #-24]
  41c270:	cbz	x8, 41c278 <sqrt@plt+0x1a858>
  41c274:	str	w28, [x8]
  41c278:	ldr	x8, [x27, #16]
  41c27c:	ldr	w27, [x27, #24]
  41c280:	cbnz	x8, 41c4d8 <sqrt@plt+0x1aab8>
  41c284:	b	41bfe8 <sqrt@plt+0x1a5c8>
  41c288:	cbz	w8, 41c464 <sqrt@plt+0x1aa44>
  41c28c:	add	w8, w23, #0x1
  41c290:	str	x28, [x19, #16]
  41c294:	str	w8, [x19]
  41c298:	str	xzr, [x25]
  41c29c:	b	41bfe8 <sqrt@plt+0x1a5c8>
  41c2a0:	ldur	w8, [x29, #-12]
  41c2a4:	cbnz	w8, 41c5f8 <sqrt@plt+0x1abd8>
  41c2a8:	ldr	x20, [x19, #32]
  41c2ac:	mov	x0, x20
  41c2b0:	bl	4016d0 <strlen@plt>
  41c2b4:	add	x8, x20, x0
  41c2b8:	str	x8, [x19, #32]
  41c2bc:	ldr	w8, [x27, #24]
  41c2c0:	mov	w27, #0x3f                  	// #63
  41c2c4:	str	w8, [x19, #8]
  41c2c8:	b	41bfe8 <sqrt@plt+0x1a5c8>
  41c2cc:	add	w8, w23, #0x1
  41c2d0:	str	w8, [x19]
  41c2d4:	ldr	x28, [x20, w23, sxtw #3]
  41c2d8:	str	w8, [sp, #32]
  41c2dc:	str	x28, [x19, #16]
  41c2e0:	ldur	x8, [x29, #-8]
  41c2e4:	str	x25, [sp, #40]
  41c2e8:	str	x28, [x25]
  41c2ec:	mov	x25, x28
  41c2f0:	ldrb	w22, [x25]
  41c2f4:	cbz	w22, 41c308 <sqrt@plt+0x1a8e8>
  41c2f8:	cmp	w22, #0x3d
  41c2fc:	b.eq	41c308 <sqrt@plt+0x1a8e8>  // b.none
  41c300:	ldrb	w22, [x25, #1]!
  41c304:	cbnz	w22, 41c2f8 <sqrt@plt+0x1a8d8>
  41c308:	ldr	x27, [x8]
  41c30c:	cbz	x27, 41c420 <sqrt@plt+0x1aa00>
  41c310:	mov	x8, x28
  41c314:	sub	x26, x25, x8
  41c318:	str	x24, [sp, #24]
  41c31c:	mov	w24, wzr
  41c320:	mov	w28, wzr
  41c324:	mov	x23, x8
  41c328:	and	x8, x26, #0xffffffff
  41c32c:	stur	wzr, [x29, #-36]
  41c330:	stur	xzr, [x29, #-32]
  41c334:	str	x8, [sp, #48]
  41c338:	b	41c350 <sqrt@plt+0x1a930>
  41c33c:	ldur	x8, [x29, #-8]
  41c340:	ldr	x27, [x8, #32]!
  41c344:	add	w24, w24, #0x1
  41c348:	stur	x8, [x29, #-8]
  41c34c:	cbz	x27, 41c3ac <sqrt@plt+0x1a98c>
  41c350:	mov	x0, x27
  41c354:	mov	x1, x23
  41c358:	mov	x2, x26
  41c35c:	bl	401850 <strncmp@plt>
  41c360:	cbnz	w0, 41c33c <sqrt@plt+0x1a91c>
  41c364:	mov	x0, x27
  41c368:	bl	4016d0 <strlen@plt>
  41c36c:	ldr	x8, [sp, #48]
  41c370:	cmp	x8, x0
  41c374:	b.eq	41c3dc <sqrt@plt+0x1a9bc>  // b.none
  41c378:	ldur	x9, [x29, #-32]
  41c37c:	ldur	x8, [x29, #-8]
  41c380:	cmp	x9, #0x0
  41c384:	csel	x9, x8, x9, eq  // eq = none
  41c388:	stur	x9, [x29, #-32]
  41c38c:	ldur	w9, [x29, #-36]
  41c390:	csinc	w28, w28, wzr, eq  // eq = none
  41c394:	csel	w9, w24, w9, eq  // eq = none
  41c398:	stur	w9, [x29, #-36]
  41c39c:	ldr	x27, [x8, #32]!
  41c3a0:	add	w24, w24, #0x1
  41c3a4:	stur	x8, [x29, #-8]
  41c3a8:	cbnz	x27, 41c350 <sqrt@plt+0x1a930>
  41c3ac:	cbz	w28, 41c3f0 <sqrt@plt+0x1a9d0>
  41c3b0:	ldur	w8, [x29, #-12]
  41c3b4:	cbnz	w8, 41c5cc <sqrt@plt+0x1abac>
  41c3b8:	ldr	w20, [sp, #32]
  41c3bc:	mov	x0, x23
  41c3c0:	bl	4016d0 <strlen@plt>
  41c3c4:	add	x8, x23, x0
  41c3c8:	add	w9, w20, #0x1
  41c3cc:	str	x8, [x19, #32]
  41c3d0:	str	w9, [x19]
  41c3d4:	mov	w27, #0x3f                  	// #63
  41c3d8:	b	41bfe8 <sqrt@plt+0x1a5c8>
  41c3dc:	ldur	x26, [x29, #-8]
  41c3e0:	mov	w27, w24
  41c3e4:	ldr	x24, [sp, #24]
  41c3e8:	ldur	w9, [x29, #-12]
  41c3ec:	b	41c404 <sqrt@plt+0x1a9e4>
  41c3f0:	ldr	x24, [sp, #24]
  41c3f4:	ldur	w9, [x29, #-12]
  41c3f8:	ldur	x26, [x29, #-32]
  41c3fc:	ldur	w27, [x29, #-36]
  41c400:	cbz	x26, 41c420 <sqrt@plt+0x1aa00>
  41c404:	ldr	w8, [x26, #8]
  41c408:	cbz	w22, 41c488 <sqrt@plt+0x1aa68>
  41c40c:	cbz	w8, 41c530 <sqrt@plt+0x1ab10>
  41c410:	ldr	x22, [sp, #40]
  41c414:	add	x8, x25, #0x1
  41c418:	str	x8, [x19, #16]
  41c41c:	b	41c4b0 <sqrt@plt+0x1aa90>
  41c420:	ldr	x8, [sp, #40]
  41c424:	mov	w27, #0x57                  	// #87
  41c428:	str	xzr, [x8]
  41c42c:	b	41bfe8 <sqrt@plt+0x1a5c8>
  41c430:	ldr	w8, [x19, #44]
  41c434:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  41c438:	ldr	x0, [x9, #2416]
  41c43c:	ldr	x2, [x20]
  41c440:	adrp	x9, 424000 <_ZdlPvm@@Base+0x74dc>
  41c444:	adrp	x10, 424000 <_ZdlPvm@@Base+0x74dc>
  41c448:	add	x9, x9, #0x51f
  41c44c:	add	x10, x10, #0x539
  41c450:	cmp	w8, #0x0
  41c454:	csel	x1, x10, x9, eq  // eq = none
  41c458:	mov	w3, w27
  41c45c:	bl	4016e0 <fprintf@plt>
  41c460:	b	41c1f8 <sqrt@plt+0x1a7d8>
  41c464:	cmp	w23, w21
  41c468:	b.ne	41c578 <sqrt@plt+0x1ab58>  // b.any
  41c46c:	cbnz	w26, 41c6a8 <sqrt@plt+0x1ac88>
  41c470:	str	w27, [x19, #8]
  41c474:	ldrb	w8, [x24]
  41c478:	mov	w9, #0x3f                  	// #63
  41c47c:	cmp	w8, #0x3a
  41c480:	csel	w27, w8, w9, eq  // eq = none
  41c484:	b	41c298 <sqrt@plt+0x1a878>
  41c488:	ldr	x22, [sp, #40]
  41c48c:	cmp	w8, #0x1
  41c490:	b.ne	41c4b0 <sqrt@plt+0x1aa90>  // b.any
  41c494:	ldr	w10, [sp, #32]
  41c498:	cmp	w10, w21
  41c49c:	b.ge	41c5a4 <sqrt@plt+0x1ab84>  // b.tcont
  41c4a0:	add	w8, w10, #0x1
  41c4a4:	str	w8, [x19]
  41c4a8:	ldr	x8, [x20, w10, sxtw #3]
  41c4ac:	b	41c418 <sqrt@plt+0x1a9f8>
  41c4b0:	mov	x0, x23
  41c4b4:	bl	4016d0 <strlen@plt>
  41c4b8:	add	x8, x23, x0
  41c4bc:	str	x8, [x22]
  41c4c0:	ldur	x8, [x29, #-24]
  41c4c4:	cbz	x8, 41c4cc <sqrt@plt+0x1aaac>
  41c4c8:	str	w27, [x8]
  41c4cc:	ldr	x8, [x26, #16]
  41c4d0:	ldr	w27, [x26, #24]
  41c4d4:	cbz	x8, 41bfe8 <sqrt@plt+0x1a5c8>
  41c4d8:	str	w27, [x8]
  41c4dc:	mov	w27, wzr
  41c4e0:	b	41bfe8 <sqrt@plt+0x1a5c8>
  41c4e4:	ldur	w8, [x29, #-12]
  41c4e8:	cbnz	w8, 41c65c <sqrt@plt+0x1ac3c>
  41c4ec:	mov	x0, x22
  41c4f0:	bl	4016d0 <strlen@plt>
  41c4f4:	add	x8, x22, x0
  41c4f8:	str	x8, [x19, #32]
  41c4fc:	ldr	w8, [x27, #24]
  41c500:	str	w8, [x19, #8]
  41c504:	b	41c5b8 <sqrt@plt+0x1ab98>
  41c508:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  41c50c:	ldr	x0, [x8, #2416]
  41c510:	ldr	x2, [x20]
  41c514:	cmp	w10, #0x2d
  41c518:	b.ne	41c58c <sqrt@plt+0x1ab6c>  // b.any
  41c51c:	adrp	x1, 424000 <_ZdlPvm@@Base+0x74dc>
  41c520:	add	x1, x1, #0x4df
  41c524:	mov	x3, x22
  41c528:	bl	4016e0 <fprintf@plt>
  41c52c:	b	41c140 <sqrt@plt+0x1a720>
  41c530:	cbnz	w9, 41c680 <sqrt@plt+0x1ac60>
  41c534:	mov	x0, x23
  41c538:	bl	4016d0 <strlen@plt>
  41c53c:	ldr	x9, [sp, #40]
  41c540:	add	x8, x23, x0
  41c544:	mov	w27, #0x3f                  	// #63
  41c548:	str	x8, [x9]
  41c54c:	b	41bfe8 <sqrt@plt+0x1a5c8>
  41c550:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  41c554:	ldr	x0, [x8, #2416]
  41c558:	ldr	x2, [x20]
  41c55c:	ldr	x3, [sp, #32]
  41c560:	adrp	x1, 424000 <_ZdlPvm@@Base+0x74dc>
  41c564:	add	x1, x1, #0x441
  41c568:	bl	4016e0 <fprintf@plt>
  41c56c:	ldr	x22, [x19, #32]
  41c570:	ldr	w23, [x19]
  41c574:	b	41c0bc <sqrt@plt+0x1a69c>
  41c578:	add	w8, w23, #0x1
  41c57c:	str	w8, [x19]
  41c580:	ldr	x8, [x20, w23, sxtw #3]
  41c584:	str	x8, [x19, #16]
  41c588:	b	41c298 <sqrt@plt+0x1a878>
  41c58c:	ldrb	w3, [x27]
  41c590:	adrp	x1, 424000 <_ZdlPvm@@Base+0x74dc>
  41c594:	add	x1, x1, #0x4ff
  41c598:	mov	x4, x22
  41c59c:	bl	4016e0 <fprintf@plt>
  41c5a0:	b	41c140 <sqrt@plt+0x1a720>
  41c5a4:	cbnz	w9, 41c6c8 <sqrt@plt+0x1aca8>
  41c5a8:	mov	x0, x23
  41c5ac:	bl	4016d0 <strlen@plt>
  41c5b0:	add	x8, x23, x0
  41c5b4:	str	x8, [x22]
  41c5b8:	ldrb	w8, [x24]
  41c5bc:	mov	w9, #0x3f                  	// #63
  41c5c0:	cmp	w8, #0x3a
  41c5c4:	csel	w27, w8, w9, eq  // eq = none
  41c5c8:	b	41bfe8 <sqrt@plt+0x1a5c8>
  41c5cc:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  41c5d0:	ldr	x0, [x8, #2416]
  41c5d4:	ldr	w8, [sp, #32]
  41c5d8:	ldr	x2, [x20]
  41c5dc:	adrp	x1, 424000 <_ZdlPvm@@Base+0x74dc>
  41c5e0:	add	x1, x1, #0x57a
  41c5e4:	ldr	x3, [x20, w8, sxtw #3]
  41c5e8:	bl	4016e0 <fprintf@plt>
  41c5ec:	ldr	x23, [x19, #32]
  41c5f0:	ldr	w20, [x19]
  41c5f4:	b	41c3bc <sqrt@plt+0x1a99c>
  41c5f8:	ldrb	w8, [x10, #1]
  41c5fc:	adrp	x9, 438000 <_Znam@GLIBCXX_3.4>
  41c600:	ldr	x0, [x9, #2416]
  41c604:	ldr	x2, [x20]
  41c608:	cmp	w8, #0x2d
  41c60c:	b.ne	41c644 <sqrt@plt+0x1ac24>  // b.any
  41c610:	ldr	x3, [x27]
  41c614:	adrp	x1, 424000 <_ZdlPvm@@Base+0x74dc>
  41c618:	add	x1, x1, #0x45f
  41c61c:	bl	4016e0 <fprintf@plt>
  41c620:	b	41c2a8 <sqrt@plt+0x1a888>
  41c624:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  41c628:	ldr	x0, [x8, #2416]
  41c62c:	ldr	x2, [x20]
  41c630:	adrp	x1, 424000 <_ZdlPvm@@Base+0x74dc>
  41c634:	add	x1, x1, #0x553
  41c638:	mov	w3, w27
  41c63c:	bl	4016e0 <fprintf@plt>
  41c640:	b	41c234 <sqrt@plt+0x1a814>
  41c644:	ldrb	w3, [x10]
  41c648:	ldr	x4, [x27]
  41c64c:	adrp	x1, 424000 <_ZdlPvm@@Base+0x74dc>
  41c650:	add	x1, x1, #0x48c
  41c654:	bl	4016e0 <fprintf@plt>
  41c658:	b	41c2a8 <sqrt@plt+0x1a888>
  41c65c:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  41c660:	ldr	x0, [x8, #2416]
  41c664:	ldr	x2, [x20]
  41c668:	ldr	x3, [sp, #32]
  41c66c:	adrp	x1, 424000 <_ZdlPvm@@Base+0x74dc>
  41c670:	add	x1, x1, #0x4b9
  41c674:	bl	4016e0 <fprintf@plt>
  41c678:	ldr	x22, [x25]
  41c67c:	b	41c4ec <sqrt@plt+0x1aacc>
  41c680:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  41c684:	ldr	x2, [x20]
  41c688:	ldr	x0, [x8, #2416]
  41c68c:	ldr	x3, [x26]
  41c690:	adrp	x1, 424000 <_ZdlPvm@@Base+0x74dc>
  41c694:	add	x1, x1, #0x59b
  41c698:	bl	4016e0 <fprintf@plt>
  41c69c:	ldr	x8, [sp, #40]
  41c6a0:	ldr	x23, [x8]
  41c6a4:	b	41c534 <sqrt@plt+0x1ab14>
  41c6a8:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  41c6ac:	ldr	x0, [x8, #2416]
  41c6b0:	ldr	x2, [x20]
  41c6b4:	adrp	x1, 424000 <_ZdlPvm@@Base+0x74dc>
  41c6b8:	add	x1, x1, #0x553
  41c6bc:	mov	w3, w27
  41c6c0:	bl	4016e0 <fprintf@plt>
  41c6c4:	b	41c470 <sqrt@plt+0x1aa50>
  41c6c8:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  41c6cc:	add	x9, x20, w10, sxtw #3
  41c6d0:	ldr	x2, [x20]
  41c6d4:	ldr	x0, [x8, #2416]
  41c6d8:	ldur	x3, [x9, #-8]
  41c6dc:	adrp	x1, 424000 <_ZdlPvm@@Base+0x74dc>
  41c6e0:	add	x1, x1, #0x4b9
  41c6e4:	bl	4016e0 <fprintf@plt>
  41c6e8:	ldr	x23, [x22]
  41c6ec:	b	41c5a8 <sqrt@plt+0x1ab88>
  41c6f0:	stp	x29, x30, [sp, #-32]!
  41c6f4:	stp	x20, x19, [sp, #16]
  41c6f8:	adrp	x20, 438000 <_Znam@GLIBCXX_3.4>
  41c6fc:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  41c700:	ldr	w9, [x20, #2096]
  41c704:	ldr	w8, [x8, #2100]
  41c708:	adrp	x19, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41c70c:	add	x19, x19, #0xa30
  41c710:	mov	x7, x19
  41c714:	mov	x29, sp
  41c718:	stp	w9, w8, [x19]
  41c71c:	bl	41b8b8 <sqrt@plt+0x19e98>
  41c720:	ldr	w8, [x19]
  41c724:	ldr	x9, [x19, #16]
  41c728:	ldr	w11, [x19, #8]
  41c72c:	adrp	x10, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41c730:	str	w8, [x20, #2096]
  41c734:	ldp	x20, x19, [sp, #16]
  41c738:	adrp	x12, 438000 <_Znam@GLIBCXX_3.4>
  41c73c:	str	x9, [x10, #2736]
  41c740:	str	w11, [x12, #2104]
  41c744:	ldp	x29, x30, [sp], #32
  41c748:	ret
  41c74c:	stp	x29, x30, [sp, #-32]!
  41c750:	stp	x20, x19, [sp, #16]
  41c754:	adrp	x20, 438000 <_Znam@GLIBCXX_3.4>
  41c758:	adrp	x8, 438000 <_Znam@GLIBCXX_3.4>
  41c75c:	ldr	w9, [x20, #2096]
  41c760:	ldr	w8, [x8, #2100]
  41c764:	adrp	x19, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41c768:	add	x19, x19, #0xa30
  41c76c:	mov	w6, #0x1                   	// #1
  41c770:	mov	x3, xzr
  41c774:	mov	x4, xzr
  41c778:	mov	w5, wzr
  41c77c:	mov	x7, x19
  41c780:	mov	x29, sp
  41c784:	stp	w9, w8, [x19]
  41c788:	bl	41b8b8 <sqrt@plt+0x19e98>
  41c78c:	ldr	w8, [x19]
  41c790:	ldr	x9, [x19, #16]
  41c794:	ldr	w11, [x19, #8]
  41c798:	adrp	x10, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41c79c:	str	w8, [x20, #2096]
  41c7a0:	ldp	x20, x19, [sp, #16]
  41c7a4:	adrp	x12, 438000 <_Znam@GLIBCXX_3.4>
  41c7a8:	str	x9, [x10, #2736]
  41c7ac:	str	w11, [x12, #2104]
  41c7b0:	ldp	x29, x30, [sp], #32
  41c7b4:	ret
  41c7b8:	mov	w5, wzr
  41c7bc:	mov	w6, wzr
  41c7c0:	b	41c6f0 <sqrt@plt+0x1acd0>
  41c7c4:	mov	x7, x5
  41c7c8:	mov	w5, wzr
  41c7cc:	mov	w6, wzr
  41c7d0:	b	41b8b8 <sqrt@plt+0x19e98>
  41c7d4:	mov	w5, #0x1                   	// #1
  41c7d8:	mov	w6, wzr
  41c7dc:	b	41c6f0 <sqrt@plt+0x1acd0>
  41c7e0:	mov	x7, x5
  41c7e4:	mov	w5, #0x1                   	// #1
  41c7e8:	mov	w6, wzr
  41c7ec:	b	41b8b8 <sqrt@plt+0x19e98>
  41c7f0:	b	401690 <hypot@plt>
  41c7f4:	mov	w8, w0
  41c7f8:	tbnz	w0, #31, 41c840 <sqrt@plt+0x1ae20>
  41c7fc:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41c800:	mov	w9, #0x6667                	// #26215
  41c804:	add	x0, x0, #0xa7c
  41c808:	movk	w9, #0x6666, lsl #16
  41c80c:	mov	w10, #0xa                   	// #10
  41c810:	smull	x11, w8, w9
  41c814:	lsr	x13, x11, #63
  41c818:	asr	x11, x11, #34
  41c81c:	add	w11, w11, w13
  41c820:	add	w12, w8, #0x9
  41c824:	msub	w8, w11, w10, w8
  41c828:	add	w8, w8, #0x30
  41c82c:	cmp	w12, #0x12
  41c830:	strb	w8, [x0, #-1]!
  41c834:	mov	w8, w11
  41c838:	b.hi	41c810 <sqrt@plt+0x1adf0>  // b.pmore
  41c83c:	ret
  41c840:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41c844:	mov	w9, #0x6667                	// #26215
  41c848:	add	x0, x0, #0xa7b
  41c84c:	movk	w9, #0x6666, lsl #16
  41c850:	mov	w10, #0xa                   	// #10
  41c854:	smull	x11, w8, w9
  41c858:	lsr	x13, x11, #63
  41c85c:	asr	x11, x11, #34
  41c860:	neg	w12, w8
  41c864:	add	w11, w11, w13
  41c868:	madd	w12, w11, w10, w12
  41c86c:	add	w8, w8, #0x9
  41c870:	add	w12, w12, #0x30
  41c874:	cmp	w8, #0x12
  41c878:	strb	w12, [x0], #-1
  41c87c:	mov	w8, w11
  41c880:	b.hi	41c854 <sqrt@plt+0x1ae34>  // b.pmore
  41c884:	mov	w8, #0x2d                  	// #45
  41c888:	strb	w8, [x0]
  41c88c:	ret
  41c890:	mov	w8, w0
  41c894:	adrp	x0, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41c898:	mov	w9, #0xcccd                	// #52429
  41c89c:	add	x0, x0, #0xa91
  41c8a0:	movk	w9, #0xcccc, lsl #16
  41c8a4:	mov	w10, #0xa                   	// #10
  41c8a8:	umull	x11, w8, w9
  41c8ac:	lsr	x11, x11, #35
  41c8b0:	msub	w12, w11, w10, w8
  41c8b4:	orr	w12, w12, #0x30
  41c8b8:	cmp	w8, #0x9
  41c8bc:	strb	w12, [x0, #-1]!
  41c8c0:	mov	w8, w11
  41c8c4:	b.hi	41c8a8 <sqrt@plt+0x1ae88>  // b.pmore
  41c8c8:	ret
  41c8cc:	sub	sp, sp, #0x30
  41c8d0:	stp	x29, x30, [sp, #16]
  41c8d4:	stp	x20, x19, [sp, #32]
  41c8d8:	add	x29, sp, #0x10
  41c8dc:	sub	x1, x0, #0x1
  41c8e0:	ldrb	w8, [x1, #1]!
  41c8e4:	cmp	x8, #0x20
  41c8e8:	b.eq	41c8e0 <sqrt@plt+0x1aec0>  // b.none
  41c8ec:	adrp	x9, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41c8f0:	add	x9, x9, #0x20c
  41c8f4:	ldrb	w10, [x9, x8]
  41c8f8:	cbz	w10, 41c97c <sqrt@plt+0x1af5c>
  41c8fc:	mov	w19, wzr
  41c900:	mov	w10, #0xa                   	// #10
  41c904:	ldrb	w11, [x1, #1]!
  41c908:	mul	w13, w19, w10
  41c90c:	add	w8, w13, w8, uxtb
  41c910:	sub	w19, w8, #0x30
  41c914:	ldrb	w12, [x9, x11]
  41c918:	mov	w8, w11
  41c91c:	cbnz	w12, 41c904 <sqrt@plt+0x1aee4>
  41c920:	cmp	w8, #0x20
  41c924:	mov	w20, wzr
  41c928:	b.hi	41ca48 <sqrt@plt+0x1b028>  // b.pmore
  41c92c:	mov	w9, #0x1                   	// #1
  41c930:	mov	x10, #0x401                 	// #1025
  41c934:	lsl	x9, x9, x8
  41c938:	movk	x10, #0x1, lsl #32
  41c93c:	tst	x9, x10
  41c940:	b.eq	41ca48 <sqrt@plt+0x1b028>  // b.none
  41c944:	and	w9, w8, #0xff
  41c948:	cmp	w9, #0x20
  41c94c:	b.ne	41c960 <sqrt@plt+0x1af40>  // b.any
  41c950:	ldrb	w8, [x1, #1]!
  41c954:	and	w9, w8, #0xff
  41c958:	cmp	w9, #0x20
  41c95c:	b.eq	41c950 <sqrt@plt+0x1af30>  // b.none
  41c960:	cbz	w9, 41c96c <sqrt@plt+0x1af4c>
  41c964:	cmp	w9, #0xa
  41c968:	b.ne	41c984 <sqrt@plt+0x1af64>  // b.any
  41c96c:	mov	w0, w19
  41c970:	bl	41d97c <_ZdlPvm@@Base+0xe58>
  41c974:	mov	w20, #0x1                   	// #1
  41c978:	b	41ca48 <sqrt@plt+0x1b028>
  41c97c:	mov	w20, wzr
  41c980:	b	41ca48 <sqrt@plt+0x1b028>
  41c984:	mov	x10, #0x401                 	// #1025
  41c988:	mov	w9, #0x1                   	// #1
  41c98c:	movk	x10, #0x1, lsl #32
  41c990:	mov	x20, x1
  41c994:	and	w11, w8, #0xff
  41c998:	cmp	w11, #0x20
  41c99c:	b.hi	41c9b0 <sqrt@plt+0x1af90>  // b.pmore
  41c9a0:	and	x8, x8, #0xff
  41c9a4:	lsl	x8, x9, x8
  41c9a8:	tst	x8, x10
  41c9ac:	b.ne	41c9cc <sqrt@plt+0x1afac>  // b.any
  41c9b0:	cmp	w11, #0x5c
  41c9b4:	b.eq	41c9cc <sqrt@plt+0x1afac>  // b.none
  41c9b8:	ldrb	w8, [x20, #1]!
  41c9bc:	and	w11, w8, #0xff
  41c9c0:	cmp	w11, #0x20
  41c9c4:	b.ls	41c9a0 <sqrt@plt+0x1af80>  // b.plast
  41c9c8:	b	41c9b0 <sqrt@plt+0x1af90>
  41c9cc:	sub	w2, w20, w1
  41c9d0:	mov	x0, sp
  41c9d4:	bl	41cc2c <_ZdlPvm@@Base+0x108>
  41c9d8:	ldrb	w8, [x20]
  41c9dc:	cmp	w8, #0x20
  41c9e0:	b.ne	41c9f0 <sqrt@plt+0x1afd0>  // b.any
  41c9e4:	ldrb	w8, [x20, #1]!
  41c9e8:	cmp	w8, #0x20
  41c9ec:	b.eq	41c9e4 <sqrt@plt+0x1afc4>  // b.none
  41c9f0:	cbz	w8, 41c9fc <sqrt@plt+0x1afdc>
  41c9f4:	cmp	w8, #0xa
  41c9f8:	b.ne	41ca3c <sqrt@plt+0x1b01c>  // b.any
  41c9fc:	ldp	w8, w9, [sp, #8]
  41ca00:	cmp	w8, w9
  41ca04:	b.lt	41ca14 <sqrt@plt+0x1aff4>  // b.tstop
  41ca08:	mov	x0, sp
  41ca0c:	bl	41cf9c <_ZdlPvm@@Base+0x478>
  41ca10:	ldr	w8, [sp, #8]
  41ca14:	ldr	x9, [sp]
  41ca18:	add	w10, w8, #0x1
  41ca1c:	str	w10, [sp, #8]
  41ca20:	strb	wzr, [x9, w8, sxtw]
  41ca24:	ldr	x0, [sp]
  41ca28:	bl	41d938 <_ZdlPvm@@Base+0xe14>
  41ca2c:	mov	w0, w19
  41ca30:	bl	41d97c <_ZdlPvm@@Base+0xe58>
  41ca34:	mov	w20, #0x1                   	// #1
  41ca38:	b	41ca40 <sqrt@plt+0x1b020>
  41ca3c:	mov	w20, wzr
  41ca40:	mov	x0, sp
  41ca44:	bl	41cdc4 <_ZdlPvm@@Base+0x2a0>
  41ca48:	mov	w0, w20
  41ca4c:	ldp	x20, x19, [sp, #32]
  41ca50:	ldp	x29, x30, [sp, #16]
  41ca54:	add	sp, sp, #0x30
  41ca58:	ret
  41ca5c:	mov	x19, x0
  41ca60:	mov	x0, sp
  41ca64:	bl	41cdc4 <_ZdlPvm@@Base+0x2a0>
  41ca68:	mov	x0, x19
  41ca6c:	bl	4019a0 <_Unwind_Resume@plt>
  41ca70:	ret

000000000041ca74 <_Znwm@@Base>:
  41ca74:	stp	x29, x30, [sp, #-32]!
  41ca78:	str	x19, [sp, #16]
  41ca7c:	mov	x29, sp
  41ca80:	and	x8, x0, #0xffffffff
  41ca84:	cmp	x0, #0x0
  41ca88:	csinc	x0, x8, xzr, ne  // ne = any
  41ca8c:	bl	401930 <malloc@plt>
  41ca90:	cbz	x0, 41caa0 <_Znwm@@Base+0x2c>
  41ca94:	ldr	x19, [sp, #16]
  41ca98:	ldp	x29, x30, [sp], #32
  41ca9c:	ret
  41caa0:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41caa4:	ldr	x19, [x8, #2712]
  41caa8:	cbz	x19, 41cad8 <_Znwm@@Base+0x64>
  41caac:	mov	x0, x19
  41cab0:	bl	4016d0 <strlen@plt>
  41cab4:	mov	x2, x0
  41cab8:	mov	w0, #0x2                   	// #2
  41cabc:	mov	x1, x19
  41cac0:	bl	401920 <write@plt>
  41cac4:	adrp	x1, 424000 <_ZdlPvm@@Base+0x74dc>
  41cac8:	add	x1, x1, #0x39c
  41cacc:	mov	w0, #0x2                   	// #2
  41cad0:	mov	w2, #0x2                   	// #2
  41cad4:	bl	401920 <write@plt>
  41cad8:	adrp	x0, 424000 <_ZdlPvm@@Base+0x74dc>
  41cadc:	add	x0, x0, #0x5d9
  41cae0:	bl	41caec <_Znwm@@Base+0x78>
  41cae4:	mov	w0, #0xffffffff            	// #-1
  41cae8:	bl	4017a0 <_exit@plt>
  41caec:	stp	x29, x30, [sp, #-32]!
  41caf0:	str	x19, [sp, #16]
  41caf4:	mov	x29, sp
  41caf8:	mov	x19, x0
  41cafc:	bl	4016d0 <strlen@plt>
  41cb00:	mov	x1, x19
  41cb04:	ldr	x19, [sp, #16]
  41cb08:	mov	x2, x0
  41cb0c:	mov	w0, #0x2                   	// #2
  41cb10:	ldp	x29, x30, [sp], #32
  41cb14:	b	401920 <write@plt>

000000000041cb18 <_ZdlPv@@Base>:
  41cb18:	cbz	x0, 41cb20 <_ZdlPv@@Base+0x8>
  41cb1c:	b	401730 <free@plt>
  41cb20:	ret

000000000041cb24 <_ZdlPvm@@Base>:
  41cb24:	cbz	x0, 41cb2c <_ZdlPvm@@Base+0x8>
  41cb28:	b	401730 <free@plt>
  41cb2c:	ret
  41cb30:	stp	x29, x30, [sp, #-32]!
  41cb34:	str	x19, [sp, #16]
  41cb38:	mov	x29, sp
  41cb3c:	mov	x19, x0
  41cb40:	cbz	x0, 41cb84 <_ZdlPvm@@Base+0x60>
  41cb44:	ldrb	w9, [x19]
  41cb48:	cbz	w9, 41cb9c <_ZdlPvm@@Base+0x78>
  41cb4c:	mov	x0, xzr
  41cb50:	add	x8, x19, #0x1
  41cb54:	lsl	x10, x0, #4
  41cb58:	add	x10, x10, w9, uxtb
  41cb5c:	ldrb	w9, [x8], #1
  41cb60:	and	x11, x10, #0xf0000000
  41cb64:	and	x12, x10, #0xffffffff0fffffff
  41cb68:	eor	x11, x12, x11, lsr #24
  41cb6c:	tst	x10, #0xf0000000
  41cb70:	csel	x0, x10, x11, eq  // eq = none
  41cb74:	cbnz	w9, 41cb54 <_ZdlPvm@@Base+0x30>
  41cb78:	ldr	x19, [sp, #16]
  41cb7c:	ldp	x29, x30, [sp], #32
  41cb80:	ret
  41cb84:	adrp	x1, 424000 <_ZdlPvm@@Base+0x74dc>
  41cb88:	add	x1, x1, #0x5e8
  41cb8c:	mov	w0, #0x1b                  	// #27
  41cb90:	bl	41afa0 <sqrt@plt+0x19580>
  41cb94:	ldrb	w9, [x19]
  41cb98:	cbnz	w9, 41cb4c <_ZdlPvm@@Base+0x28>
  41cb9c:	mov	x0, xzr
  41cba0:	ldr	x19, [sp, #16]
  41cba4:	ldp	x29, x30, [sp], #32
  41cba8:	ret
  41cbac:	stp	x29, x30, [sp, #-48]!
  41cbb0:	stp	x22, x21, [sp, #16]
  41cbb4:	stp	x20, x19, [sp, #32]
  41cbb8:	mov	x29, sp
  41cbbc:	cmp	w0, #0x65
  41cbc0:	b.cs	41cbd8 <_ZdlPvm@@Base+0xb4>  // b.hs, b.nlast
  41cbc4:	mov	w0, #0x65                  	// #101
  41cbc8:	ldp	x20, x19, [sp, #32]
  41cbcc:	ldp	x22, x21, [sp, #16]
  41cbd0:	ldp	x29, x30, [sp], #48
  41cbd4:	ret
  41cbd8:	adrp	x22, 424000 <_ZdlPvm@@Base+0x74dc>
  41cbdc:	adrp	x20, 424000 <_ZdlPvm@@Base+0x74dc>
  41cbe0:	adrp	x21, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41cbe4:	mov	w19, w0
  41cbe8:	mov	w0, #0x65                  	// #101
  41cbec:	add	x22, x22, #0x620
  41cbf0:	add	x20, x20, #0x605
  41cbf4:	add	x21, x21, #0xa10
  41cbf8:	b	41cc08 <_ZdlPvm@@Base+0xe4>
  41cbfc:	ldr	w0, [x22], #4
  41cc00:	cmp	w0, w19
  41cc04:	b.hi	41cbc8 <_ZdlPvm@@Base+0xa4>  // b.pmore
  41cc08:	cbnz	w0, 41cbfc <_ZdlPvm@@Base+0xd8>
  41cc0c:	mov	x0, x20
  41cc10:	mov	x1, x21
  41cc14:	mov	x2, x21
  41cc18:	mov	x3, x21
  41cc1c:	bl	41b68c <sqrt@plt+0x19c6c>
  41cc20:	b	41cbfc <_ZdlPvm@@Base+0xd8>
  41cc24:	stp	xzr, xzr, [x0]
  41cc28:	ret
  41cc2c:	stp	x29, x30, [sp, #-48]!
  41cc30:	str	x21, [sp, #16]
  41cc34:	stp	x20, x19, [sp, #32]
  41cc38:	mov	x29, sp
  41cc3c:	mov	w21, w2
  41cc40:	mov	x20, x1
  41cc44:	mov	x19, x0
  41cc48:	str	w2, [x0, #8]
  41cc4c:	tbnz	w2, #31, 41cc6c <_ZdlPvm@@Base+0x148>
  41cc50:	cbnz	w21, 41cc7c <_ZdlPvm@@Base+0x158>
  41cc54:	str	wzr, [x19, #12]
  41cc58:	str	xzr, [x19]
  41cc5c:	ldp	x20, x19, [sp, #32]
  41cc60:	ldr	x21, [sp, #16]
  41cc64:	ldp	x29, x30, [sp], #48
  41cc68:	ret
  41cc6c:	adrp	x1, 424000 <_ZdlPvm@@Base+0x74dc>
  41cc70:	add	x1, x1, #0x680
  41cc74:	mov	w0, #0x57                  	// #87
  41cc78:	bl	41afa0 <sqrt@plt+0x19580>
  41cc7c:	lsl	w8, w21, #1
  41cc80:	sxtw	x0, w8
  41cc84:	str	w8, [x19, #12]
  41cc88:	bl	401660 <_Znam@plt>
  41cc8c:	str	x0, [x19]
  41cc90:	sxtw	x2, w21
  41cc94:	mov	x1, x20
  41cc98:	ldp	x20, x19, [sp, #32]
  41cc9c:	ldr	x21, [sp, #16]
  41cca0:	ldp	x29, x30, [sp], #48
  41cca4:	b	401680 <memcpy@plt>
  41cca8:	stp	x29, x30, [sp, #-48]!
  41ccac:	str	x21, [sp, #16]
  41ccb0:	stp	x20, x19, [sp, #32]
  41ccb4:	mov	x29, sp
  41ccb8:	mov	x19, x0
  41ccbc:	cbz	x1, 41cd04 <_ZdlPvm@@Base+0x1e0>
  41ccc0:	mov	x0, x1
  41ccc4:	mov	x20, x1
  41ccc8:	bl	4016d0 <strlen@plt>
  41cccc:	mov	x21, x0
  41ccd0:	str	w21, [x19, #8]
  41ccd4:	cbz	w21, 41cd0c <_ZdlPvm@@Base+0x1e8>
  41ccd8:	lsl	w8, w21, #1
  41ccdc:	sxtw	x0, w8
  41cce0:	str	w8, [x19, #12]
  41cce4:	bl	401660 <_Znam@plt>
  41cce8:	str	x0, [x19]
  41ccec:	sxtw	x2, w21
  41ccf0:	mov	x1, x20
  41ccf4:	ldp	x20, x19, [sp, #32]
  41ccf8:	ldr	x21, [sp, #16]
  41ccfc:	ldp	x29, x30, [sp], #48
  41cd00:	b	401680 <memcpy@plt>
  41cd04:	str	xzr, [x19, #8]
  41cd08:	b	41cd10 <_ZdlPvm@@Base+0x1ec>
  41cd0c:	str	wzr, [x19, #12]
  41cd10:	str	xzr, [x19]
  41cd14:	ldp	x20, x19, [sp, #32]
  41cd18:	ldr	x21, [sp, #16]
  41cd1c:	ldp	x29, x30, [sp], #48
  41cd20:	ret
  41cd24:	stp	x29, x30, [sp, #-32]!
  41cd28:	stp	x20, x19, [sp, #16]
  41cd2c:	mov	x29, sp
  41cd30:	adrp	x8, 424000 <_ZdlPvm@@Base+0x74dc>
  41cd34:	ldr	d0, [x8, #1656]
  41cd38:	mov	x20, x0
  41cd3c:	mov	w19, w1
  41cd40:	str	d0, [x0, #8]
  41cd44:	mov	w0, #0x2                   	// #2
  41cd48:	bl	401660 <_Znam@plt>
  41cd4c:	str	x0, [x20]
  41cd50:	strb	w19, [x0]
  41cd54:	ldp	x20, x19, [sp, #16]
  41cd58:	ldp	x29, x30, [sp], #32
  41cd5c:	ret
  41cd60:	stp	x29, x30, [sp, #-48]!
  41cd64:	str	x21, [sp, #16]
  41cd68:	stp	x20, x19, [sp, #32]
  41cd6c:	mov	x29, sp
  41cd70:	ldrsw	x19, [x1, #8]
  41cd74:	mov	x20, x0
  41cd78:	str	w19, [x0, #8]
  41cd7c:	cbz	w19, 41cdac <_ZdlPvm@@Base+0x288>
  41cd80:	lsl	x0, x19, #1
  41cd84:	mov	x21, x1
  41cd88:	str	w0, [x20, #12]
  41cd8c:	bl	401660 <_Znam@plt>
  41cd90:	str	x0, [x20]
  41cd94:	ldr	x1, [x21]
  41cd98:	mov	x2, x19
  41cd9c:	ldp	x20, x19, [sp, #32]
  41cda0:	ldr	x21, [sp, #16]
  41cda4:	ldp	x29, x30, [sp], #48
  41cda8:	b	401680 <memcpy@plt>
  41cdac:	str	wzr, [x20, #12]
  41cdb0:	str	xzr, [x20]
  41cdb4:	ldp	x20, x19, [sp, #32]
  41cdb8:	ldr	x21, [sp, #16]
  41cdbc:	ldp	x29, x30, [sp], #48
  41cdc0:	ret
  41cdc4:	ldr	x0, [x0]
  41cdc8:	cbz	x0, 41cdd0 <_ZdlPvm@@Base+0x2ac>
  41cdcc:	b	4018c0 <_ZdaPv@plt>
  41cdd0:	ret
  41cdd4:	stp	x29, x30, [sp, #-48]!
  41cdd8:	str	x21, [sp, #16]
  41cddc:	stp	x20, x19, [sp, #32]
  41cde0:	mov	x29, sp
  41cde4:	ldr	w8, [x0, #12]
  41cde8:	ldrsw	x21, [x1, #8]
  41cdec:	mov	x19, x0
  41cdf0:	ldr	x0, [x0]
  41cdf4:	mov	x20, x1
  41cdf8:	cmp	w8, w21
  41cdfc:	b.ge	41ce18 <_ZdlPvm@@Base+0x2f4>  // b.tcont
  41ce00:	cbz	x0, 41ce08 <_ZdlPvm@@Base+0x2e4>
  41ce04:	bl	4018c0 <_ZdaPv@plt>
  41ce08:	cbz	w21, 41ce44 <_ZdlPvm@@Base+0x320>
  41ce0c:	lsl	x0, x21, #1
  41ce10:	str	w0, [x19, #12]
  41ce14:	bl	401660 <_Znam@plt>
  41ce18:	str	x0, [x19]
  41ce1c:	ldrsw	x2, [x20, #8]
  41ce20:	str	w2, [x19, #8]
  41ce24:	cbz	w2, 41ce30 <_ZdlPvm@@Base+0x30c>
  41ce28:	ldr	x1, [x20]
  41ce2c:	bl	401680 <memcpy@plt>
  41ce30:	mov	x0, x19
  41ce34:	ldp	x20, x19, [sp, #32]
  41ce38:	ldr	x21, [sp, #16]
  41ce3c:	ldp	x29, x30, [sp], #48
  41ce40:	ret
  41ce44:	mov	x0, xzr
  41ce48:	str	wzr, [x19, #12]
  41ce4c:	str	x0, [x19]
  41ce50:	ldrsw	x2, [x20, #8]
  41ce54:	str	w2, [x19, #8]
  41ce58:	cbnz	w2, 41ce28 <_ZdlPvm@@Base+0x304>
  41ce5c:	b	41ce30 <_ZdlPvm@@Base+0x30c>
  41ce60:	stp	x29, x30, [sp, #-48]!
  41ce64:	str	x21, [sp, #16]
  41ce68:	stp	x20, x19, [sp, #32]
  41ce6c:	mov	x29, sp
  41ce70:	mov	x19, x0
  41ce74:	cbz	x1, 41cedc <_ZdlPvm@@Base+0x3b8>
  41ce78:	mov	x0, x1
  41ce7c:	mov	x20, x1
  41ce80:	bl	4016d0 <strlen@plt>
  41ce84:	ldr	w9, [x19, #12]
  41ce88:	ldr	x8, [x19]
  41ce8c:	mov	x21, x0
  41ce90:	cmp	w9, w21
  41ce94:	b.ge	41cebc <_ZdlPvm@@Base+0x398>  // b.tcont
  41ce98:	cbz	x8, 41cea4 <_ZdlPvm@@Base+0x380>
  41ce9c:	mov	x0, x8
  41cea0:	bl	4018c0 <_ZdaPv@plt>
  41cea4:	cbz	w21, 41cee8 <_ZdlPvm@@Base+0x3c4>
  41cea8:	lsl	w8, w21, #1
  41ceac:	sxtw	x0, w8
  41ceb0:	str	w8, [x19, #12]
  41ceb4:	bl	401660 <_Znam@plt>
  41ceb8:	mov	x8, x0
  41cebc:	str	x8, [x19]
  41cec0:	str	w21, [x19, #8]
  41cec4:	cbz	w21, 41ceec <_ZdlPvm@@Base+0x3c8>
  41cec8:	sxtw	x2, w21
  41cecc:	mov	x0, x8
  41ced0:	mov	x1, x20
  41ced4:	bl	401680 <memcpy@plt>
  41ced8:	b	41ceec <_ZdlPvm@@Base+0x3c8>
  41cedc:	ldr	x0, [x19]
  41cee0:	cbz	x0, 41cee8 <_ZdlPvm@@Base+0x3c4>
  41cee4:	bl	4018c0 <_ZdaPv@plt>
  41cee8:	stp	xzr, xzr, [x19]
  41ceec:	mov	x0, x19
  41cef0:	ldp	x20, x19, [sp, #32]
  41cef4:	ldr	x21, [sp, #16]
  41cef8:	ldp	x29, x30, [sp], #48
  41cefc:	ret
  41cf00:	stp	x29, x30, [sp, #-32]!
  41cf04:	stp	x20, x19, [sp, #16]
  41cf08:	mov	x29, sp
  41cf0c:	ldr	w8, [x0, #12]
  41cf10:	mov	x19, x0
  41cf14:	ldr	x0, [x0]
  41cf18:	mov	w20, w1
  41cf1c:	cmp	w8, #0x0
  41cf20:	b.gt	41cf3c <_ZdlPvm@@Base+0x418>
  41cf24:	cbz	x0, 41cf2c <_ZdlPvm@@Base+0x408>
  41cf28:	bl	4018c0 <_ZdaPv@plt>
  41cf2c:	mov	w8, #0x2                   	// #2
  41cf30:	mov	w0, #0x2                   	// #2
  41cf34:	str	w8, [x19, #12]
  41cf38:	bl	401660 <_Znam@plt>
  41cf3c:	mov	w8, #0x1                   	// #1
  41cf40:	str	x0, [x19]
  41cf44:	str	w8, [x19, #8]
  41cf48:	strb	w20, [x0]
  41cf4c:	mov	x0, x19
  41cf50:	ldp	x20, x19, [sp, #16]
  41cf54:	ldp	x29, x30, [sp], #32
  41cf58:	ret
  41cf5c:	stp	x29, x30, [sp, #-32]!
  41cf60:	stp	x20, x19, [sp, #16]
  41cf64:	mov	x20, x0
  41cf68:	ldr	x0, [x0]
  41cf6c:	mov	x19, x1
  41cf70:	mov	x29, sp
  41cf74:	cbz	x0, 41cf7c <_ZdlPvm@@Base+0x458>
  41cf78:	bl	4018c0 <_ZdaPv@plt>
  41cf7c:	ldr	x8, [x19]
  41cf80:	str	x8, [x20]
  41cf84:	ldr	x8, [x19, #8]
  41cf88:	str	x8, [x20, #8]
  41cf8c:	stp	xzr, xzr, [x19]
  41cf90:	ldp	x20, x19, [sp, #16]
  41cf94:	ldp	x29, x30, [sp], #32
  41cf98:	ret
  41cf9c:	stp	x29, x30, [sp, #-48]!
  41cfa0:	stp	x22, x21, [sp, #16]
  41cfa4:	stp	x20, x19, [sp, #32]
  41cfa8:	mov	x29, sp
  41cfac:	ldp	w22, w8, [x0, #8]
  41cfb0:	ldr	x20, [x0]
  41cfb4:	mov	x19, x0
  41cfb8:	sxtw	x22, w22
  41cfbc:	cmp	w8, w22
  41cfc0:	b.le	41cfcc <_ZdlPvm@@Base+0x4a8>
  41cfc4:	mov	x21, x20
  41cfc8:	b	41d020 <_ZdlPvm@@Base+0x4fc>
  41cfcc:	add	w8, w22, #0x1
  41cfd0:	cbz	w8, 41d00c <_ZdlPvm@@Base+0x4e8>
  41cfd4:	lsl	w8, w8, #1
  41cfd8:	sxtw	x0, w8
  41cfdc:	str	w8, [x19, #12]
  41cfe0:	bl	401660 <_Znam@plt>
  41cfe4:	mov	x21, x0
  41cfe8:	cbz	w22, 41cffc <_ZdlPvm@@Base+0x4d8>
  41cfec:	mov	x0, x21
  41cff0:	mov	x1, x20
  41cff4:	mov	x2, x22
  41cff8:	bl	401680 <memcpy@plt>
  41cffc:	cbz	x20, 41d020 <_ZdlPvm@@Base+0x4fc>
  41d000:	mov	x0, x20
  41d004:	bl	4018c0 <_ZdaPv@plt>
  41d008:	b	41d020 <_ZdlPvm@@Base+0x4fc>
  41d00c:	cbz	x20, 41d018 <_ZdlPvm@@Base+0x4f4>
  41d010:	mov	x0, x20
  41d014:	bl	4018c0 <_ZdaPv@plt>
  41d018:	mov	x21, xzr
  41d01c:	str	wzr, [x19, #12]
  41d020:	str	x21, [x19]
  41d024:	ldp	x20, x19, [sp, #32]
  41d028:	ldp	x22, x21, [sp, #16]
  41d02c:	ldp	x29, x30, [sp], #48
  41d030:	ret
  41d034:	stp	x29, x30, [sp, #-80]!
  41d038:	str	x25, [sp, #16]
  41d03c:	stp	x24, x23, [sp, #32]
  41d040:	stp	x22, x21, [sp, #48]
  41d044:	stp	x20, x19, [sp, #64]
  41d048:	mov	x29, sp
  41d04c:	mov	x19, x0
  41d050:	cbz	x1, 41d0f0 <_ZdlPvm@@Base+0x5cc>
  41d054:	mov	x0, x1
  41d058:	mov	x20, x1
  41d05c:	bl	4016d0 <strlen@plt>
  41d060:	ldp	w25, w8, [x19, #8]
  41d064:	ldr	x22, [x19]
  41d068:	mov	x21, x0
  41d06c:	add	w24, w25, w21
  41d070:	cmp	w24, w8
  41d074:	b.le	41d0dc <_ZdlPvm@@Base+0x5b8>
  41d078:	cbz	w24, 41d0bc <_ZdlPvm@@Base+0x598>
  41d07c:	lsl	w8, w24, #1
  41d080:	sxtw	x0, w8
  41d084:	str	w8, [x19, #12]
  41d088:	bl	401660 <_Znam@plt>
  41d08c:	mov	x23, x0
  41d090:	cbz	w25, 41d0ac <_ZdlPvm@@Base+0x588>
  41d094:	cmp	w21, #0x1
  41d098:	b.lt	41d0ac <_ZdlPvm@@Base+0x588>  // b.tstop
  41d09c:	sxtw	x2, w25
  41d0a0:	mov	x0, x23
  41d0a4:	mov	x1, x22
  41d0a8:	bl	401680 <memcpy@plt>
  41d0ac:	cbz	x22, 41d0d0 <_ZdlPvm@@Base+0x5ac>
  41d0b0:	mov	x0, x22
  41d0b4:	bl	4018c0 <_ZdaPv@plt>
  41d0b8:	b	41d0d0 <_ZdlPvm@@Base+0x5ac>
  41d0bc:	cbz	x22, 41d0c8 <_ZdlPvm@@Base+0x5a4>
  41d0c0:	mov	x0, x22
  41d0c4:	bl	4018c0 <_ZdaPv@plt>
  41d0c8:	mov	x23, xzr
  41d0cc:	str	wzr, [x19, #12]
  41d0d0:	ldr	w25, [x19, #8]
  41d0d4:	mov	x22, x23
  41d0d8:	str	x23, [x19]
  41d0dc:	add	x0, x22, w25, sxtw
  41d0e0:	sxtw	x2, w21
  41d0e4:	mov	x1, x20
  41d0e8:	bl	401680 <memcpy@plt>
  41d0ec:	str	w24, [x19, #8]
  41d0f0:	mov	x0, x19
  41d0f4:	ldp	x20, x19, [sp, #64]
  41d0f8:	ldp	x22, x21, [sp, #48]
  41d0fc:	ldp	x24, x23, [sp, #32]
  41d100:	ldr	x25, [sp, #16]
  41d104:	ldp	x29, x30, [sp], #80
  41d108:	ret
  41d10c:	stp	x29, x30, [sp, #-80]!
  41d110:	str	x25, [sp, #16]
  41d114:	stp	x24, x23, [sp, #32]
  41d118:	stp	x22, x21, [sp, #48]
  41d11c:	stp	x20, x19, [sp, #64]
  41d120:	mov	x29, sp
  41d124:	ldr	w25, [x1, #8]
  41d128:	mov	x19, x0
  41d12c:	cbz	w25, 41d1c4 <_ZdlPvm@@Base+0x6a0>
  41d130:	ldp	w24, w8, [x19, #8]
  41d134:	ldr	x21, [x19]
  41d138:	mov	x20, x1
  41d13c:	add	w23, w24, w25
  41d140:	cmp	w23, w8
  41d144:	b.le	41d1b0 <_ZdlPvm@@Base+0x68c>
  41d148:	cbz	w23, 41d18c <_ZdlPvm@@Base+0x668>
  41d14c:	lsl	w8, w23, #1
  41d150:	sxtw	x0, w8
  41d154:	str	w8, [x19, #12]
  41d158:	bl	401660 <_Znam@plt>
  41d15c:	cmp	w25, #0x1
  41d160:	mov	x22, x0
  41d164:	b.lt	41d17c <_ZdlPvm@@Base+0x658>  // b.tstop
  41d168:	cbz	w24, 41d17c <_ZdlPvm@@Base+0x658>
  41d16c:	sxtw	x2, w24
  41d170:	mov	x0, x22
  41d174:	mov	x1, x21
  41d178:	bl	401680 <memcpy@plt>
  41d17c:	cbz	x21, 41d1a0 <_ZdlPvm@@Base+0x67c>
  41d180:	mov	x0, x21
  41d184:	bl	4018c0 <_ZdaPv@plt>
  41d188:	b	41d1a0 <_ZdlPvm@@Base+0x67c>
  41d18c:	cbz	x21, 41d198 <_ZdlPvm@@Base+0x674>
  41d190:	mov	x0, x21
  41d194:	bl	4018c0 <_ZdaPv@plt>
  41d198:	mov	x22, xzr
  41d19c:	str	wzr, [x19, #12]
  41d1a0:	str	x22, [x19]
  41d1a4:	ldr	w24, [x19, #8]
  41d1a8:	ldr	w25, [x20, #8]
  41d1ac:	mov	x21, x22
  41d1b0:	ldr	x1, [x20]
  41d1b4:	add	x0, x21, w24, sxtw
  41d1b8:	sxtw	x2, w25
  41d1bc:	bl	401680 <memcpy@plt>
  41d1c0:	str	w23, [x19, #8]
  41d1c4:	mov	x0, x19
  41d1c8:	ldp	x20, x19, [sp, #64]
  41d1cc:	ldp	x22, x21, [sp, #48]
  41d1d0:	ldp	x24, x23, [sp, #32]
  41d1d4:	ldr	x25, [sp, #16]
  41d1d8:	ldp	x29, x30, [sp], #80
  41d1dc:	ret
  41d1e0:	cmp	w2, #0x1
  41d1e4:	b.lt	41d2a4 <_ZdlPvm@@Base+0x780>  // b.tstop
  41d1e8:	stp	x29, x30, [sp, #-80]!
  41d1ec:	str	x25, [sp, #16]
  41d1f0:	stp	x24, x23, [sp, #32]
  41d1f4:	stp	x22, x21, [sp, #48]
  41d1f8:	stp	x20, x19, [sp, #64]
  41d1fc:	mov	x29, sp
  41d200:	ldp	w25, w8, [x0, #8]
  41d204:	ldr	x22, [x0]
  41d208:	mov	w21, w2
  41d20c:	mov	x20, x1
  41d210:	add	w24, w25, w2
  41d214:	mov	x19, x0
  41d218:	cmp	w24, w8
  41d21c:	b.le	41d27c <_ZdlPvm@@Base+0x758>
  41d220:	cbz	w24, 41d25c <_ZdlPvm@@Base+0x738>
  41d224:	lsl	w8, w24, #1
  41d228:	sxtw	x0, w8
  41d22c:	str	w8, [x19, #12]
  41d230:	bl	401660 <_Znam@plt>
  41d234:	mov	x23, x0
  41d238:	cbz	w25, 41d24c <_ZdlPvm@@Base+0x728>
  41d23c:	sxtw	x2, w25
  41d240:	mov	x0, x23
  41d244:	mov	x1, x22
  41d248:	bl	401680 <memcpy@plt>
  41d24c:	cbz	x22, 41d270 <_ZdlPvm@@Base+0x74c>
  41d250:	mov	x0, x22
  41d254:	bl	4018c0 <_ZdaPv@plt>
  41d258:	b	41d270 <_ZdlPvm@@Base+0x74c>
  41d25c:	cbz	x22, 41d268 <_ZdlPvm@@Base+0x744>
  41d260:	mov	x0, x22
  41d264:	bl	4018c0 <_ZdaPv@plt>
  41d268:	mov	x23, xzr
  41d26c:	str	wzr, [x19, #12]
  41d270:	ldr	w25, [x19, #8]
  41d274:	mov	x22, x23
  41d278:	str	x23, [x19]
  41d27c:	add	x0, x22, w25, sxtw
  41d280:	mov	w2, w21
  41d284:	mov	x1, x20
  41d288:	bl	401680 <memcpy@plt>
  41d28c:	str	w24, [x19, #8]
  41d290:	ldp	x20, x19, [sp, #64]
  41d294:	ldp	x22, x21, [sp, #48]
  41d298:	ldp	x24, x23, [sp, #32]
  41d29c:	ldr	x25, [sp, #16]
  41d2a0:	ldp	x29, x30, [sp], #80
  41d2a4:	ret
  41d2a8:	stp	x29, x30, [sp, #-64]!
  41d2ac:	stp	x24, x23, [sp, #16]
  41d2b0:	stp	x22, x21, [sp, #32]
  41d2b4:	stp	x20, x19, [sp, #48]
  41d2b8:	mov	x29, sp
  41d2bc:	mov	w20, w4
  41d2c0:	mov	x19, x3
  41d2c4:	mov	w22, w2
  41d2c8:	mov	x21, x1
  41d2cc:	orr	w8, w4, w2
  41d2d0:	mov	x23, x0
  41d2d4:	tbnz	w8, #31, 41d324 <_ZdlPvm@@Base+0x800>
  41d2d8:	adds	w8, w20, w22
  41d2dc:	str	w8, [x23, #8]
  41d2e0:	b.eq	41d340 <_ZdlPvm@@Base+0x81c>  // b.none
  41d2e4:	lsl	w8, w8, #1
  41d2e8:	sxtw	x0, w8
  41d2ec:	str	w8, [x23, #12]
  41d2f0:	bl	401660 <_Znam@plt>
  41d2f4:	mov	x24, x0
  41d2f8:	str	x0, [x23]
  41d2fc:	cbz	w22, 41d35c <_ZdlPvm@@Base+0x838>
  41d300:	sxtw	x22, w22
  41d304:	mov	x0, x24
  41d308:	mov	x1, x21
  41d30c:	mov	x2, x22
  41d310:	bl	401680 <memcpy@plt>
  41d314:	cbz	w20, 41d348 <_ZdlPvm@@Base+0x824>
  41d318:	add	x0, x24, x22
  41d31c:	sxtw	x2, w20
  41d320:	b	41d364 <_ZdlPvm@@Base+0x840>
  41d324:	adrp	x1, 424000 <_ZdlPvm@@Base+0x74dc>
  41d328:	add	x1, x1, #0x680
  41d32c:	mov	w0, #0xd7                  	// #215
  41d330:	bl	41afa0 <sqrt@plt+0x19580>
  41d334:	adds	w8, w20, w22
  41d338:	str	w8, [x23, #8]
  41d33c:	b.ne	41d2e4 <_ZdlPvm@@Base+0x7c0>  // b.any
  41d340:	str	wzr, [x23, #12]
  41d344:	str	xzr, [x23]
  41d348:	ldp	x20, x19, [sp, #48]
  41d34c:	ldp	x22, x21, [sp, #32]
  41d350:	ldp	x24, x23, [sp, #16]
  41d354:	ldp	x29, x30, [sp], #64
  41d358:	ret
  41d35c:	sxtw	x2, w20
  41d360:	mov	x0, x24
  41d364:	mov	x1, x19
  41d368:	ldp	x20, x19, [sp, #48]
  41d36c:	ldp	x22, x21, [sp, #32]
  41d370:	ldp	x24, x23, [sp, #16]
  41d374:	ldp	x29, x30, [sp], #64
  41d378:	b	401680 <memcpy@plt>
  41d37c:	stp	x29, x30, [sp, #-16]!
  41d380:	ldrsw	x2, [x0, #8]
  41d384:	ldrsw	x8, [x1, #8]
  41d388:	mov	x29, sp
  41d38c:	cmp	w2, w8
  41d390:	b.le	41d3b4 <_ZdlPvm@@Base+0x890>
  41d394:	cbz	w8, 41d3d4 <_ZdlPvm@@Base+0x8b0>
  41d398:	ldr	x0, [x0]
  41d39c:	ldr	x1, [x1]
  41d3a0:	mov	x2, x8
  41d3a4:	bl	401710 <memcmp@plt>
  41d3a8:	lsr	w0, w0, #31
  41d3ac:	ldp	x29, x30, [sp], #16
  41d3b0:	ret
  41d3b4:	cbz	w2, 41d3e0 <_ZdlPvm@@Base+0x8bc>
  41d3b8:	ldr	x0, [x0]
  41d3bc:	ldr	x1, [x1]
  41d3c0:	bl	401710 <memcmp@plt>
  41d3c4:	cmp	w0, #0x1
  41d3c8:	cset	w0, lt  // lt = tstop
  41d3cc:	ldp	x29, x30, [sp], #16
  41d3d0:	ret
  41d3d4:	mov	w0, wzr
  41d3d8:	ldp	x29, x30, [sp], #16
  41d3dc:	ret
  41d3e0:	mov	w0, #0x1                   	// #1
  41d3e4:	ldp	x29, x30, [sp], #16
  41d3e8:	ret
  41d3ec:	stp	x29, x30, [sp, #-16]!
  41d3f0:	ldrsw	x2, [x0, #8]
  41d3f4:	ldrsw	x8, [x1, #8]
  41d3f8:	mov	x29, sp
  41d3fc:	cmp	w2, w8
  41d400:	b.ge	41d424 <_ZdlPvm@@Base+0x900>  // b.tcont
  41d404:	cbz	w2, 41d444 <_ZdlPvm@@Base+0x920>
  41d408:	ldr	x0, [x0]
  41d40c:	ldr	x1, [x1]
  41d410:	bl	401710 <memcmp@plt>
  41d414:	cmp	w0, #0x1
  41d418:	cset	w0, lt  // lt = tstop
  41d41c:	ldp	x29, x30, [sp], #16
  41d420:	ret
  41d424:	cbz	w8, 41d450 <_ZdlPvm@@Base+0x92c>
  41d428:	ldr	x0, [x0]
  41d42c:	ldr	x1, [x1]
  41d430:	mov	x2, x8
  41d434:	bl	401710 <memcmp@plt>
  41d438:	lsr	w0, w0, #31
  41d43c:	ldp	x29, x30, [sp], #16
  41d440:	ret
  41d444:	mov	w0, #0x1                   	// #1
  41d448:	ldp	x29, x30, [sp], #16
  41d44c:	ret
  41d450:	mov	w0, wzr
  41d454:	ldp	x29, x30, [sp], #16
  41d458:	ret
  41d45c:	stp	x29, x30, [sp, #-16]!
  41d460:	ldrsw	x2, [x0, #8]
  41d464:	ldrsw	x8, [x1, #8]
  41d468:	mov	x29, sp
  41d46c:	cmp	w2, w8
  41d470:	b.ge	41d494 <_ZdlPvm@@Base+0x970>  // b.tcont
  41d474:	cbz	w2, 41d4b8 <_ZdlPvm@@Base+0x994>
  41d478:	ldr	x0, [x0]
  41d47c:	ldr	x1, [x1]
  41d480:	bl	401710 <memcmp@plt>
  41d484:	cmp	w0, #0x0
  41d488:	cset	w0, gt
  41d48c:	ldp	x29, x30, [sp], #16
  41d490:	ret
  41d494:	cbz	w8, 41d4c4 <_ZdlPvm@@Base+0x9a0>
  41d498:	ldr	x0, [x0]
  41d49c:	ldr	x1, [x1]
  41d4a0:	mov	x2, x8
  41d4a4:	bl	401710 <memcmp@plt>
  41d4a8:	mvn	w8, w0
  41d4ac:	lsr	w0, w8, #31
  41d4b0:	ldp	x29, x30, [sp], #16
  41d4b4:	ret
  41d4b8:	mov	w0, wzr
  41d4bc:	ldp	x29, x30, [sp], #16
  41d4c0:	ret
  41d4c4:	mov	w0, #0x1                   	// #1
  41d4c8:	ldp	x29, x30, [sp], #16
  41d4cc:	ret
  41d4d0:	stp	x29, x30, [sp, #-16]!
  41d4d4:	ldrsw	x2, [x0, #8]
  41d4d8:	ldrsw	x8, [x1, #8]
  41d4dc:	mov	x29, sp
  41d4e0:	cmp	w2, w8
  41d4e4:	b.le	41d50c <_ZdlPvm@@Base+0x9e8>
  41d4e8:	cbz	w8, 41d52c <_ZdlPvm@@Base+0xa08>
  41d4ec:	ldr	x0, [x0]
  41d4f0:	ldr	x1, [x1]
  41d4f4:	mov	x2, x8
  41d4f8:	bl	401710 <memcmp@plt>
  41d4fc:	mvn	w8, w0
  41d500:	lsr	w0, w8, #31
  41d504:	ldp	x29, x30, [sp], #16
  41d508:	ret
  41d50c:	cbz	w2, 41d538 <_ZdlPvm@@Base+0xa14>
  41d510:	ldr	x0, [x0]
  41d514:	ldr	x1, [x1]
  41d518:	bl	401710 <memcmp@plt>
  41d51c:	cmp	w0, #0x0
  41d520:	cset	w0, gt
  41d524:	ldp	x29, x30, [sp], #16
  41d528:	ret
  41d52c:	mov	w0, #0x1                   	// #1
  41d530:	ldp	x29, x30, [sp], #16
  41d534:	ret
  41d538:	mov	w0, wzr
  41d53c:	ldp	x29, x30, [sp], #16
  41d540:	ret
  41d544:	stp	x29, x30, [sp, #-64]!
  41d548:	str	x23, [sp, #16]
  41d54c:	stp	x22, x21, [sp, #32]
  41d550:	stp	x20, x19, [sp, #48]
  41d554:	mov	x29, sp
  41d558:	mov	w19, w1
  41d55c:	mov	x20, x0
  41d560:	tbnz	w1, #31, 41d574 <_ZdlPvm@@Base+0xa50>
  41d564:	ldr	w8, [x20, #12]
  41d568:	cmp	w8, w19
  41d56c:	b.lt	41d590 <_ZdlPvm@@Base+0xa6c>  // b.tstop
  41d570:	b	41d5f4 <_ZdlPvm@@Base+0xad0>
  41d574:	adrp	x1, 424000 <_ZdlPvm@@Base+0x74dc>
  41d578:	add	x1, x1, #0x680
  41d57c:	mov	w0, #0x107                 	// #263
  41d580:	bl	41afa0 <sqrt@plt+0x19580>
  41d584:	ldr	w8, [x20, #12]
  41d588:	cmp	w8, w19
  41d58c:	b.ge	41d5f4 <_ZdlPvm@@Base+0xad0>  // b.tcont
  41d590:	ldr	x21, [x20]
  41d594:	cbz	w19, 41d5dc <_ZdlPvm@@Base+0xab8>
  41d598:	ldrsw	x23, [x20, #8]
  41d59c:	lsl	w8, w19, #1
  41d5a0:	sxtw	x0, w8
  41d5a4:	str	w8, [x20, #12]
  41d5a8:	bl	401660 <_Znam@plt>
  41d5ac:	mov	x22, x0
  41d5b0:	cbz	w23, 41d5cc <_ZdlPvm@@Base+0xaa8>
  41d5b4:	cmp	w23, w19
  41d5b8:	b.ge	41d5cc <_ZdlPvm@@Base+0xaa8>  // b.tcont
  41d5bc:	mov	x0, x22
  41d5c0:	mov	x1, x21
  41d5c4:	mov	x2, x23
  41d5c8:	bl	401680 <memcpy@plt>
  41d5cc:	cbz	x21, 41d5f0 <_ZdlPvm@@Base+0xacc>
  41d5d0:	mov	x0, x21
  41d5d4:	bl	4018c0 <_ZdaPv@plt>
  41d5d8:	b	41d5f0 <_ZdlPvm@@Base+0xacc>
  41d5dc:	cbz	x21, 41d5e8 <_ZdlPvm@@Base+0xac4>
  41d5e0:	mov	x0, x21
  41d5e4:	bl	4018c0 <_ZdaPv@plt>
  41d5e8:	mov	x22, xzr
  41d5ec:	str	wzr, [x20, #12]
  41d5f0:	str	x22, [x20]
  41d5f4:	str	w19, [x20, #8]
  41d5f8:	ldp	x20, x19, [sp, #48]
  41d5fc:	ldp	x22, x21, [sp, #32]
  41d600:	ldr	x23, [sp, #16]
  41d604:	ldp	x29, x30, [sp], #64
  41d608:	ret
  41d60c:	str	wzr, [x0, #8]
  41d610:	ret
  41d614:	stp	x29, x30, [sp, #-32]!
  41d618:	str	x19, [sp, #16]
  41d61c:	ldr	x19, [x0]
  41d620:	mov	x29, sp
  41d624:	cbz	x19, 41d64c <_ZdlPvm@@Base+0xb28>
  41d628:	ldrsw	x2, [x0, #8]
  41d62c:	and	w1, w1, #0xff
  41d630:	mov	x0, x19
  41d634:	bl	401820 <memchr@plt>
  41d638:	cbz	x0, 41d64c <_ZdlPvm@@Base+0xb28>
  41d63c:	sub	w0, w0, w19
  41d640:	ldr	x19, [sp, #16]
  41d644:	ldp	x29, x30, [sp], #32
  41d648:	ret
  41d64c:	mov	w0, #0xffffffff            	// #-1
  41d650:	ldr	x19, [sp, #16]
  41d654:	ldp	x29, x30, [sp], #32
  41d658:	ret
  41d65c:	stp	x29, x30, [sp, #-32]!
  41d660:	stp	x20, x19, [sp, #16]
  41d664:	ldr	w19, [x0, #8]
  41d668:	ldr	x20, [x0]
  41d66c:	mov	x29, sp
  41d670:	cmp	w19, #0x1
  41d674:	b.lt	41d68c <_ZdlPvm@@Base+0xb68>  // b.tstop
  41d678:	cmp	w19, #0x1
  41d67c:	b.ne	41d694 <_ZdlPvm@@Base+0xb70>  // b.any
  41d680:	mov	x8, xzr
  41d684:	mov	w9, wzr
  41d688:	b	41d6d4 <_ZdlPvm@@Base+0xbb0>
  41d68c:	mov	w9, wzr
  41d690:	b	41d6f0 <_ZdlPvm@@Base+0xbcc>
  41d694:	and	x8, x19, #0xfffffffe
  41d698:	mov	w9, wzr
  41d69c:	mov	w10, wzr
  41d6a0:	add	x11, x20, #0x1
  41d6a4:	mov	x12, x8
  41d6a8:	ldurb	w13, [x11, #-1]
  41d6ac:	ldrb	w14, [x11], #2
  41d6b0:	cmp	w13, #0x0
  41d6b4:	cinc	w9, w9, eq  // eq = none
  41d6b8:	cmp	w14, #0x0
  41d6bc:	cinc	w10, w10, eq  // eq = none
  41d6c0:	subs	x12, x12, #0x2
  41d6c4:	b.ne	41d6a8 <_ZdlPvm@@Base+0xb84>  // b.any
  41d6c8:	cmp	x8, x19
  41d6cc:	add	w9, w10, w9
  41d6d0:	b.eq	41d6f0 <_ZdlPvm@@Base+0xbcc>  // b.none
  41d6d4:	add	x10, x20, x8
  41d6d8:	sub	x8, x19, x8
  41d6dc:	ldrb	w11, [x10], #1
  41d6e0:	cmp	w11, #0x0
  41d6e4:	cinc	w9, w9, eq  // eq = none
  41d6e8:	subs	x8, x8, #0x1
  41d6ec:	b.ne	41d6dc <_ZdlPvm@@Base+0xbb8>  // b.any
  41d6f0:	sub	w8, w19, w9
  41d6f4:	add	w8, w8, #0x1
  41d6f8:	sxtw	x0, w8
  41d6fc:	bl	401930 <malloc@plt>
  41d700:	cmp	w19, #0x1
  41d704:	mov	x8, x0
  41d708:	b.lt	41d730 <_ZdlPvm@@Base+0xc0c>  // b.tstop
  41d70c:	mov	x8, x0
  41d710:	b	41d720 <_ZdlPvm@@Base+0xbfc>
  41d714:	subs	x19, x19, #0x1
  41d718:	add	x20, x20, #0x1
  41d71c:	b.eq	41d730 <_ZdlPvm@@Base+0xc0c>  // b.none
  41d720:	ldrb	w9, [x20]
  41d724:	cbz	w9, 41d714 <_ZdlPvm@@Base+0xbf0>
  41d728:	strb	w9, [x8], #1
  41d72c:	b	41d714 <_ZdlPvm@@Base+0xbf0>
  41d730:	ldp	x20, x19, [sp, #16]
  41d734:	strb	wzr, [x8]
  41d738:	ldp	x29, x30, [sp], #32
  41d73c:	ret
  41d740:	stp	x29, x30, [sp, #-64]!
  41d744:	str	x23, [sp, #16]
  41d748:	stp	x22, x21, [sp, #32]
  41d74c:	stp	x20, x19, [sp, #48]
  41d750:	mov	x29, sp
  41d754:	ldrsw	x9, [x0, #8]
  41d758:	ldr	x20, [x0]
  41d75c:	mov	x19, x0
  41d760:	mov	x10, x9
  41d764:	subs	x8, x10, #0x1
  41d768:	b.lt	41d7bc <_ZdlPvm@@Base+0xc98>  // b.tstop
  41d76c:	add	x10, x20, x10
  41d770:	ldurb	w10, [x10, #-1]
  41d774:	cmp	w10, #0x20
  41d778:	mov	x10, x8
  41d77c:	b.eq	41d764 <_ZdlPvm@@Base+0xc40>  // b.none
  41d780:	add	w10, w8, #0x1
  41d784:	cmp	w10, #0x2
  41d788:	b.lt	41d7c0 <_ZdlPvm@@Base+0xc9c>  // b.tstop
  41d78c:	ldrb	w10, [x20]
  41d790:	cmp	w10, #0x20
  41d794:	b.ne	41d7c0 <_ZdlPvm@@Base+0xc9c>  // b.any
  41d798:	mov	x21, x20
  41d79c:	ldrb	w10, [x21, #1]!
  41d7a0:	sub	w8, w8, #0x1
  41d7a4:	cmp	w10, #0x20
  41d7a8:	b.eq	41d79c <_ZdlPvm@@Base+0xc78>  // b.none
  41d7ac:	sub	w9, w9, #0x1
  41d7b0:	cmp	w9, w8
  41d7b4:	b.ne	41d7d0 <_ZdlPvm@@Base+0xcac>  // b.any
  41d7b8:	b	41d820 <_ZdlPvm@@Base+0xcfc>
  41d7bc:	sub	w8, w10, #0x1
  41d7c0:	mov	x21, x20
  41d7c4:	sub	w9, w9, #0x1
  41d7c8:	cmp	w9, w8
  41d7cc:	b.eq	41d820 <_ZdlPvm@@Base+0xcfc>  // b.none
  41d7d0:	tbnz	w8, #31, 41d808 <_ZdlPvm@@Base+0xce4>
  41d7d4:	ldrsw	x0, [x19, #12]
  41d7d8:	add	w23, w8, #0x1
  41d7dc:	str	w23, [x19, #8]
  41d7e0:	bl	401660 <_Znam@plt>
  41d7e4:	sxtw	x2, w23
  41d7e8:	mov	x1, x21
  41d7ec:	mov	x22, x0
  41d7f0:	bl	401680 <memcpy@plt>
  41d7f4:	cbz	x20, 41d800 <_ZdlPvm@@Base+0xcdc>
  41d7f8:	mov	x0, x20
  41d7fc:	bl	4018c0 <_ZdaPv@plt>
  41d800:	str	x22, [x19]
  41d804:	b	41d820 <_ZdlPvm@@Base+0xcfc>
  41d808:	str	wzr, [x19, #8]
  41d80c:	cbz	x20, 41d820 <_ZdlPvm@@Base+0xcfc>
  41d810:	mov	x0, x20
  41d814:	bl	4018c0 <_ZdaPv@plt>
  41d818:	str	xzr, [x19]
  41d81c:	str	wzr, [x19, #12]
  41d820:	ldp	x20, x19, [sp, #48]
  41d824:	ldp	x22, x21, [sp, #32]
  41d828:	ldr	x23, [sp, #16]
  41d82c:	ldp	x29, x30, [sp], #64
  41d830:	ret
  41d834:	stp	x29, x30, [sp, #-48]!
  41d838:	stp	x20, x19, [sp, #32]
  41d83c:	ldr	w20, [x0, #8]
  41d840:	str	x21, [sp, #16]
  41d844:	mov	x29, sp
  41d848:	cmp	w20, #0x1
  41d84c:	b.lt	41d86c <_ZdlPvm@@Base+0xd48>  // b.tstop
  41d850:	ldr	x21, [x0]
  41d854:	mov	x19, x1
  41d858:	ldrb	w0, [x21], #1
  41d85c:	mov	x1, x19
  41d860:	bl	4016f0 <putc@plt>
  41d864:	subs	x20, x20, #0x1
  41d868:	b.ne	41d858 <_ZdlPvm@@Base+0xd34>  // b.any
  41d86c:	ldp	x20, x19, [sp, #32]
  41d870:	ldr	x21, [sp, #16]
  41d874:	ldp	x29, x30, [sp], #48
  41d878:	ret
  41d87c:	stp	x29, x30, [sp, #-48]!
  41d880:	str	x21, [sp, #16]
  41d884:	stp	x20, x19, [sp, #32]
  41d888:	mov	x29, sp
  41d88c:	adrp	x20, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41d890:	add	x20, x20, #0xaa0
  41d894:	adrp	x1, 424000 <_ZdlPvm@@Base+0x74dc>
  41d898:	mov	w2, w0
  41d89c:	add	x1, x1, #0x69d
  41d8a0:	mov	x0, x20
  41d8a4:	mov	x19, x8
  41d8a8:	bl	4017e0 <sprintf@plt>
  41d8ac:	mov	x0, x20
  41d8b0:	bl	4016d0 <strlen@plt>
  41d8b4:	mov	x21, x0
  41d8b8:	str	w21, [x19, #8]
  41d8bc:	cbz	w21, 41d8e8 <_ZdlPvm@@Base+0xdc4>
  41d8c0:	lsl	w8, w21, #1
  41d8c4:	sxtw	x0, w8
  41d8c8:	str	w8, [x19, #12]
  41d8cc:	bl	401660 <_Znam@plt>
  41d8d0:	adrp	x1, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41d8d4:	sxtw	x2, w21
  41d8d8:	add	x1, x1, #0xaa0
  41d8dc:	mov	x20, x0
  41d8e0:	bl	401680 <memcpy@plt>
  41d8e4:	b	41d8f0 <_ZdlPvm@@Base+0xdcc>
  41d8e8:	mov	x20, xzr
  41d8ec:	str	wzr, [x19, #12]
  41d8f0:	str	x20, [x19]
  41d8f4:	ldp	x20, x19, [sp, #32]
  41d8f8:	ldr	x21, [sp, #16]
  41d8fc:	ldp	x29, x30, [sp], #48
  41d900:	ret
  41d904:	cbz	x0, 41d934 <_ZdlPvm@@Base+0xe10>
  41d908:	stp	x29, x30, [sp, #-32]!
  41d90c:	str	x19, [sp, #16]
  41d910:	mov	x29, sp
  41d914:	mov	x19, x0
  41d918:	bl	4016d0 <strlen@plt>
  41d91c:	add	x0, x0, #0x1
  41d920:	bl	401930 <malloc@plt>
  41d924:	mov	x1, x19
  41d928:	bl	4017d0 <strcpy@plt>
  41d92c:	ldr	x19, [sp, #16]
  41d930:	ldp	x29, x30, [sp], #32
  41d934:	ret
  41d938:	stp	x29, x30, [sp, #-32]!
  41d93c:	stp	x20, x19, [sp, #16]
  41d940:	mov	x29, sp
  41d944:	adrp	x20, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41d948:	ldr	x8, [x20, #2592]
  41d94c:	mov	x19, x0
  41d950:	cbz	x8, 41d964 <_ZdlPvm@@Base+0xe40>
  41d954:	mov	x0, x8
  41d958:	mov	x1, x19
  41d95c:	bl	401910 <strcmp@plt>
  41d960:	cbz	w0, 41d970 <_ZdlPvm@@Base+0xe4c>
  41d964:	mov	x0, x19
  41d968:	bl	41d904 <_ZdlPvm@@Base+0xde0>
  41d96c:	str	x0, [x20, #2592]
  41d970:	ldp	x20, x19, [sp, #16]
  41d974:	ldp	x29, x30, [sp], #32
  41d978:	ret
  41d97c:	adrp	x8, 43b000 <stderr@@GLIBC_2.17+0x2690>
  41d980:	str	w0, [x8, #2708]
  41d984:	ret
  41d988:	stp	x29, x30, [sp, #-64]!
  41d98c:	mov	x29, sp
  41d990:	stp	x19, x20, [sp, #16]
  41d994:	adrp	x20, 437000 <_ZdlPvm@@Base+0x1a4dc>
  41d998:	add	x20, x20, #0xd10
  41d99c:	stp	x21, x22, [sp, #32]
  41d9a0:	adrp	x21, 437000 <_ZdlPvm@@Base+0x1a4dc>
  41d9a4:	add	x21, x21, #0xcc0
  41d9a8:	sub	x20, x20, x21
  41d9ac:	mov	w22, w0
  41d9b0:	stp	x23, x24, [sp, #48]
  41d9b4:	mov	x23, x1
  41d9b8:	mov	x24, x2
  41d9bc:	bl	401628 <_Znam@plt-0x38>
  41d9c0:	cmp	xzr, x20, asr #3
  41d9c4:	b.eq	41d9f0 <_ZdlPvm@@Base+0xecc>  // b.none
  41d9c8:	asr	x20, x20, #3
  41d9cc:	mov	x19, #0x0                   	// #0
  41d9d0:	ldr	x3, [x21, x19, lsl #3]
  41d9d4:	mov	x2, x24
  41d9d8:	add	x19, x19, #0x1
  41d9dc:	mov	x1, x23
  41d9e0:	mov	w0, w22
  41d9e4:	blr	x3
  41d9e8:	cmp	x20, x19
  41d9ec:	b.ne	41d9d0 <_ZdlPvm@@Base+0xeac>  // b.any
  41d9f0:	ldp	x19, x20, [sp, #16]
  41d9f4:	ldp	x21, x22, [sp, #32]
  41d9f8:	ldp	x23, x24, [sp, #48]
  41d9fc:	ldp	x29, x30, [sp], #64
  41da00:	ret
  41da04:	nop
  41da08:	ret

Disassembly of section .fini:

000000000041da0c <.fini>:
  41da0c:	stp	x29, x30, [sp, #-16]!
  41da10:	mov	x29, sp
  41da14:	ldp	x29, x30, [sp], #16
  41da18:	ret
