# Single-Cycle-RISC-V-Core

This Project Demonstrates a functioning Single-Cycle RISC-V Core implemented using Verilog in Xilinx Vivado

## Top Architecture

![237594394-e42a2c6e-e97e-4313-9329-fb0c5882424b](https://github.com/user-attachments/assets/be3f1352-7ceb-4cc5-89fb-b038411232f5)

## Implemented Schematic Design

![image](https://github.com/user-attachments/assets/44763612-843f-44c3-916a-1c873f884715)







