<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_to_mem_banked_intf</a></h1>
<div class="docblock">
<p>AXI4+ATOP interface wrapper for <code>axi_to_mem</code></p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.AXI_ID_WIDTH" class="impl"><code class="in-band">AXI_ID_WIDTH<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>AXI4+ATOP ID width</p>
</div><h3 id="parameter.AXI_ADDR_WIDTH" class="impl"><code class="in-band">AXI_ADDR_WIDTH<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>AXI4+ATOP address width</p>
</div><h3 id="parameter.AXI_DATA_WIDTH" class="impl"><code class="in-band">AXI_DATA_WIDTH<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>AXI4+ATOP data width</p>
</div><h3 id="parameter.AXI_USER_WIDTH" class="impl"><code class="in-band">AXI_USER_WIDTH<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>AXI4+ATOP user width</p>
</div><h3 id="parameter.MEM_NUM_BANKS" class="impl"><code class="in-band">MEM_NUM_BANKS<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Number of memory banks / macros
Has to satisfy:</p>
<ul>
<li>MemNumBanks &gt;= 2 * AxiDataWidth / MemDataWidth</li>
<li>MemNumBanks is a power of 2.</li>
</ul>
</div><h3 id="parameter.MEM_ADDR_WIDTH" class="impl"><code class="in-band">MEM_ADDR_WIDTH<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Address width of an individual memory bank.</p>
</div><h3 id="parameter.MEM_DATA_WIDTH" class="impl"><code class="in-band">MEM_DATA_WIDTH<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Data width of the memory macros.
Has to satisfy:</p>
<ul>
<li>AxiDataWidth % MemDataWidth = 0</li>
</ul>
</div><h3 id="parameter.MEM_LATENCY" class="impl"><code class="in-band">MEM_LATENCY<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Read latency of the connected memory in cycles</p>
</div><h3 id="parameter.HIDE_STRB" class="impl"><code class="in-band">HIDE_STRB<span class="type-annotation">: bit</span></code></h3><div class="docblock"
><p>Hide write requests if the strb == '0</p>
</div><h3 id="parameter.OUT_FIFO_DEPTH" class="impl"><code class="in-band">OUT_FIFO_DEPTH<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Depth of output fifo/fall_through_register. Increase for asymmetric backpressure (contention) on banks.</p>
</div><h3 id="parameter.mem_addr_t" class="impl"><code class="in-band">mem_addr_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
></div><h3 id="parameter.mem_atop_t" class="impl"><code class="in-band">mem_atop_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
></div><h3 id="parameter.mem_data_t" class="impl"><code class="in-band">mem_data_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
></div><h3 id="parameter.mem_strb_t" class="impl"><code class="in-band">mem_strb_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
></div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band">clk_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Clock</p>
</div><h3 id="port.rst_ni" class="impl"><code class="in-band">rst_ni<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Asynchronous reset, active low</p>
</div><h3 id="port.test_i" class="impl"><code class="in-band">test_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Testmode enable</p>
</div><h3 id="port.slv" class="impl"><code class="in-band">slv<span class="type-annotation">: AXI_BUS.Slave</span></code></h3><div class="docblock"
><p>AXI4+ATOP slave port</p>
</div><h3 id="port.mem_req_o" class="impl"><code class="in-band">mem_req_o<span class="type-annotation">: output logic      [MEM_NUM_BANKS-1:0]</span></code></h3><div class="docblock"
><p>Memory bank request</p>
</div><h3 id="port.mem_gnt_i" class="impl"><code class="in-band">mem_gnt_i<span class="type-annotation">: input  logic      [MEM_NUM_BANKS-1:0]</span></code></h3><div class="docblock"
><p>Memory request grant</p>
</div><h3 id="port.mem_add_o" class="impl"><code class="in-band">mem_add_o<span class="type-annotation">: output mem_addr_t [MEM_NUM_BANKS-1:0]</span></code></h3><div class="docblock"
><p>Request address</p>
</div><h3 id="port.mem_we_o" class="impl"><code class="in-band">mem_we_o<span class="type-annotation">: output logic      [MEM_NUM_BANKS-1:0]</span></code></h3><div class="docblock"
><p>Write request enable, active high</p>
</div><h3 id="port.mem_wdata_o" class="impl"><code class="in-band">mem_wdata_o<span class="type-annotation">: output mem_data_t [MEM_NUM_BANKS-1:0]</span></code></h3><div class="docblock"
><p>Write data</p>
</div><h3 id="port.mem_be_o" class="impl"><code class="in-band">mem_be_o<span class="type-annotation">: output mem_strb_t [MEM_NUM_BANKS-1:0]</span></code></h3><div class="docblock"
><p>Write data byte enable, active high</p>
</div><h3 id="port.mem_atop_o" class="impl"><code class="in-band">mem_atop_o<span class="type-annotation">: output mem_atop_t [MEM_NUM_BANKS-1:0]</span></code></h3><div class="docblock"
><p>Atomic operation</p>
</div><h3 id="port.mem_rdata_i" class="impl"><code class="in-band">mem_rdata_i<span class="type-annotation">: input  mem_data_t [MEM_NUM_BANKS-1:0]</span></code></h3><div class="docblock"
><p>Read data response</p>
</div><h3 id="port.axi_to_mem_busy_o" class="impl"><code class="in-band">axi_to_mem_busy_o<span class="type-annotation">: output logic      [1:0]</span></code></h3><div class="docblock"
><p>Status output, busy flag of <code>axi_to_mem</code></p>
</div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.id_t.html">id_t</a></td><td></td></tr><tr><td><a class="type" href="type.addr_t.html">addr_t</a></td><td></td></tr><tr><td><a class="type" href="type.data_t.html">data_t</a></td><td></td></tr><tr><td><a class="type" href="type.strb_t.html">strb_t</a></td><td></td></tr><tr><td><a class="type" href="type.user_t.html">user_t</a></td><td></td></tr><tr><td><a class="type" href="type.aw_chan_t.html">aw_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.w_chan_t.html">w_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.b_chan_t.html">b_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.ar_chan_t.html">ar_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.r_chan_t.html">r_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_req_t.html">axi_req_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_resp_t.html">axi_resp_t</a></td><td></td></tr></table>
<h2 id="signals" class="section-header"><a href="#signals">Signals</a></h2>
<h3 id="signal.mem_axi_req" class="impl"><code class="in-band">mem_axi_req<span class="type-annotation">: axi_req_t</span></code></h3><div class="docblock"
></div><h3 id="signal.mem_axi_resp" class="impl"><code class="in-band">mem_axi_resp<span class="type-annotation">: axi_resp_t</span></code></h3><div class="docblock"
></div></section>
</body>
</html>
