$date
	Tue Jul  9 23:41:59 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module DFFSR $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var wire 1 % R $end
$var wire 1 & S $end
$var reg 1 ' Q $end
$upscope $end
$scope module Demux_D0_D1_Estructural $end
$var wire 1 ( clk $end
$var wire 6 ) data_in [5:0] $end
$var wire 1 * reset_L $end
$var wire 1 + valid_in $end
$var wire 1 , valid_1 $end
$var wire 1 - valid_0 $end
$var wire 6 . dataout1 [5:0] $end
$var wire 6 / dataout0 [5:0] $end
$var wire 1 0 _31_ $end
$var wire 1 1 _30_ $end
$var wire 1 2 _29_ $end
$var wire 1 3 _28_ $end
$var wire 1 4 _27_ $end
$var wire 1 5 _26_ $end
$var wire 1 6 _25_ $end
$var wire 1 7 _24_ $end
$var wire 1 8 _23_ $end
$var wire 1 9 _22_ $end
$var wire 1 : _21_ $end
$var wire 1 ; _20_ $end
$var wire 1 < _19_ $end
$var wire 1 = _18_ $end
$var wire 1 > _17_ $end
$var wire 1 ? _16_ $end
$var wire 1 @ _15_ $end
$var wire 1 A _14_ $end
$var wire 1 B _13_ $end
$var wire 1 C _12_ $end
$var wire 1 D _11_ $end
$var wire 1 E _10_ $end
$var wire 1 F _09_ $end
$var wire 1 G _08_ $end
$var wire 1 H _07_ $end
$var wire 1 I _06_ $end
$var wire 1 J _05_ $end
$var wire 1 K _04_ $end
$var wire 1 L _03_ $end
$var wire 1 M _02_ $end
$var wire 6 N _01_ [5:0] $end
$var wire 6 O _00_ [5:0] $end
$scope module _32_ $end
$var wire 1 * A $end
$var wire 1 + B $end
$var wire 1 K Y $end
$upscope $end
$scope module _33_ $end
$var wire 1 K A $end
$var wire 1 P B $end
$var wire 1 M Y $end
$upscope $end
$scope module _34_ $end
$var wire 1 M A $end
$var wire 1 Q B $end
$var wire 1 J Y $end
$upscope $end
$scope module _35_ $end
$var wire 1 R A $end
$var wire 1 I Y $end
$upscope $end
$scope module _36_ $end
$var wire 1 K A $end
$var wire 1 I B $end
$var wire 1 L Y $end
$upscope $end
$scope module _37_ $end
$var wire 1 L A $end
$var wire 1 S B $end
$var wire 1 H Y $end
$upscope $end
$scope module _38_ $end
$var wire 1 H A $end
$var wire 1 J B $end
$var wire 1 T Y $end
$upscope $end
$scope module _39_ $end
$var wire 1 M A $end
$var wire 1 U B $end
$var wire 1 G Y $end
$upscope $end
$scope module _40_ $end
$var wire 1 L A $end
$var wire 1 V B $end
$var wire 1 F Y $end
$upscope $end
$scope module _41_ $end
$var wire 1 F A $end
$var wire 1 G B $end
$var wire 1 W Y $end
$upscope $end
$scope module _42_ $end
$var wire 1 M A $end
$var wire 1 X B $end
$var wire 1 E Y $end
$upscope $end
$scope module _43_ $end
$var wire 1 L A $end
$var wire 1 Y B $end
$var wire 1 D Y $end
$upscope $end
$scope module _44_ $end
$var wire 1 D A $end
$var wire 1 E B $end
$var wire 1 Z Y $end
$upscope $end
$scope module _45_ $end
$var wire 1 M A $end
$var wire 1 [ B $end
$var wire 1 C Y $end
$upscope $end
$scope module _46_ $end
$var wire 1 L A $end
$var wire 1 \ B $end
$var wire 1 B Y $end
$upscope $end
$scope module _47_ $end
$var wire 1 B A $end
$var wire 1 C B $end
$var wire 1 ] Y $end
$upscope $end
$scope module _48_ $end
$var wire 1 ^ A $end
$var wire 1 _ B $end
$var wire 1 A Y $end
$upscope $end
$scope module _49_ $end
$var wire 1 A A $end
$var wire 1 K B $end
$var wire 1 ` Y $end
$upscope $end
$scope module _50_ $end
$var wire 1 M A $end
$var wire 1 a B $end
$var wire 1 @ Y $end
$upscope $end
$scope module _51_ $end
$var wire 1 L A $end
$var wire 1 b B $end
$var wire 1 ? Y $end
$upscope $end
$scope module _52_ $end
$var wire 1 ? A $end
$var wire 1 @ B $end
$var wire 1 c Y $end
$upscope $end
$scope module _53_ $end
$var wire 1 M A $end
$var wire 1 d B $end
$var wire 1 > Y $end
$upscope $end
$scope module _54_ $end
$var wire 1 L A $end
$var wire 1 e B $end
$var wire 1 = Y $end
$upscope $end
$scope module _55_ $end
$var wire 1 = A $end
$var wire 1 > B $end
$var wire 1 f Y $end
$upscope $end
$scope module _56_ $end
$var wire 1 M A $end
$var wire 1 g B $end
$var wire 1 < Y $end
$upscope $end
$scope module _57_ $end
$var wire 1 L A $end
$var wire 1 h B $end
$var wire 1 ; Y $end
$upscope $end
$scope module _58_ $end
$var wire 1 ; A $end
$var wire 1 < B $end
$var wire 1 i Y $end
$upscope $end
$scope module _59_ $end
$var wire 1 M A $end
$var wire 1 j B $end
$var wire 1 : Y $end
$upscope $end
$scope module _60_ $end
$var wire 1 L A $end
$var wire 1 k B $end
$var wire 1 9 Y $end
$upscope $end
$scope module _61_ $end
$var wire 1 9 A $end
$var wire 1 : B $end
$var wire 1 l Y $end
$upscope $end
$scope module _62_ $end
$var wire 1 M A $end
$var wire 1 m B $end
$var wire 1 8 Y $end
$upscope $end
$scope module _63_ $end
$var wire 1 L A $end
$var wire 1 n B $end
$var wire 1 7 Y $end
$upscope $end
$scope module _64_ $end
$var wire 1 7 A $end
$var wire 1 8 B $end
$var wire 1 o Y $end
$upscope $end
$scope module _65_ $end
$var wire 1 p A $end
$var wire 1 6 Y $end
$upscope $end
$scope module _66_ $end
$var wire 1 + A $end
$var wire 1 5 Y $end
$upscope $end
$scope module _67_ $end
$var wire 1 * A $end
$var wire 1 4 Y $end
$upscope $end
$scope module _68_ $end
$var wire 1 4 A $end
$var wire 1 5 B $end
$var wire 1 3 Y $end
$upscope $end
$scope module _69_ $end
$var wire 1 3 A $end
$var wire 1 q B $end
$var wire 1 2 Y $end
$upscope $end
$scope module _70_ $end
$var wire 1 2 A $end
$var wire 1 6 B $end
$var wire 1 r Y $end
$upscope $end
$scope module _71_ $end
$var wire 1 M A $end
$var wire 1 s B $end
$var wire 1 1 Y $end
$upscope $end
$scope module _72_ $end
$var wire 1 L A $end
$var wire 1 t B $end
$var wire 1 0 Y $end
$upscope $end
$scope module _73_ $end
$var wire 1 0 A $end
$var wire 1 1 B $end
$var wire 1 u Y $end
$upscope $end
$scope module _74_ $end
$var wire 1 ( C $end
$var wire 1 v D $end
$var reg 1 w Q $end
$upscope $end
$scope module _75_ $end
$var wire 1 ( C $end
$var wire 1 x D $end
$var reg 1 y Q $end
$upscope $end
$scope module _76_ $end
$var wire 1 ( C $end
$var wire 1 z D $end
$var reg 1 { Q $end
$upscope $end
$scope module _77_ $end
$var wire 1 ( C $end
$var wire 1 | D $end
$var reg 1 } Q $end
$upscope $end
$scope module _78_ $end
$var wire 1 ( C $end
$var wire 1 ~ D $end
$var reg 1 !" Q $end
$upscope $end
$scope module _79_ $end
$var wire 1 ( C $end
$var wire 1 "" D $end
$var reg 1 #" Q $end
$upscope $end
$scope module _80_ $end
$var wire 1 ( C $end
$var wire 1 $" D $end
$var reg 1 %" Q $end
$upscope $end
$scope module _81_ $end
$var wire 1 ( C $end
$var wire 1 &" D $end
$var reg 1 '" Q $end
$upscope $end
$scope module _82_ $end
$var wire 1 ( C $end
$var wire 1 (" D $end
$var reg 1 )" Q $end
$upscope $end
$scope module _83_ $end
$var wire 1 ( C $end
$var wire 1 *" D $end
$var reg 1 +" Q $end
$upscope $end
$scope module _84_ $end
$var wire 1 ( C $end
$var wire 1 ," D $end
$var reg 1 -" Q $end
$upscope $end
$scope module _85_ $end
$var wire 1 ( C $end
$var wire 1 ." D $end
$var reg 1 /" Q $end
$upscope $end
$scope module _86_ $end
$var wire 1 ( C $end
$var wire 1 M D $end
$var reg 1 - Q $end
$upscope $end
$scope module _87_ $end
$var wire 1 ( C $end
$var wire 1 L D $end
$var reg 1 , Q $end
$upscope $end
$upscope $end
$scope module Test_Bench $end
$var wire 6 0" dataout0 [5:0] $end
$var wire 6 1" dataout1 [5:0] $end
$var wire 1 2" valid_0 $end
$var wire 1 3" valid_1 $end
$var wire 1 4" valid_in $end
$var wire 1 5" reset_L $end
$var wire 6 6" data_in [5:0] $end
$var wire 1 7" clk $end
$scope module DM $end
$var wire 1 4" valid_in $end
$var wire 1 5" reset_L $end
$var wire 6 8" data_in [5:0] $end
$var wire 1 7" clk $end
$var reg 6 9" dataout0 [5:0] $end
$var reg 6 :" dataout1 [5:0] $end
$var reg 1 ;" selectorL1 $end
$var reg 1 <" valid_0 $end
$var reg 1 =" valid_1 $end
$upscope $end
$scope module DMEstr $end
$var wire 1 4" valid_in $end
$var wire 1 5" reset_L $end
$var wire 6 >" data_in [5:0] $end
$var wire 1 7" clk $end
$var reg 6 ?" dataout0 [5:0] $end
$var reg 6 @" dataout1 [5:0] $end
$var reg 1 A" selectorL1 $end
$var reg 1 B" valid_0 $end
$var reg 1 C" valid_1 $end
$upscope $end
$scope module PDMux $end
$var wire 6 D" dataout0 [5:0] $end
$var wire 6 E" dataout1 [5:0] $end
$var wire 1 2" valid_0 $end
$var wire 1 3" valid_1 $end
$var reg 1 7" clk $end
$var reg 6 F" data_in [5:0] $end
$var reg 1 5" reset_L $end
$var reg 1 4" valid_in $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx F"
bx E"
bx D"
xC"
xB"
0A"
bx @"
bx ?"
bx >"
x="
x<"
0;"
bx :"
bx 9"
bx 8"
07"
bx 6"
05"
x4"
x3"
x2"
bx 1"
bx 0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
zs
xr
zq
xp
xo
xn
zm
xl
xk
zj
xi
xh
zg
xf
xe
zd
xc
zb
xa
x`
x_
z^
x]
z\
x[
xZ
zY
xX
xW
zV
xU
xT
zS
zR
xQ
zP
bx O
bx N
xM
xL
xK
xJ
zI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
z5
z4
x3
x2
x1
x0
bx /
bx .
x-
x,
z+
z*
bz )
z(
x'
z&
z%
z$
z#
z"
z!
$end
#20
1;"
1A"
03"
0="
02"
0<"
b0 0"
b0 D"
b0 9"
b0 1"
b0 E"
b0 :"
0C"
0B"
b0 ?"
b0 @"
15"
04"
b110100 6"
b110100 8"
b110100 >"
b110100 F"
17"
#40
07"
#60
14"
b110010 6"
b110010 8"
b110010 >"
b110010 F"
17"
#80
07"
#100
1="
b110010 :"
13"
1C"
b110010 1"
b110010 E"
b110010 @"
b110111 6"
b110111 8"
b110111 >"
b110111 F"
17"
#120
07"
#140
04"
b111110 6"
b111110 8"
b111110 >"
b111110 F"
b110111 @"
b110111 1"
b110111 E"
b110111 :"
17"
#160
07"
#180
0;"
0A"
0="
b0 :"
03"
0C"
b0 1"
b0 E"
b0 @"
b101101 6"
b101101 8"
b101101 >"
b101101 F"
17"
#200
07"
#220
1A"
1;"
14"
b10010 6"
b10010 8"
b10010 >"
b10010 F"
17"
#240
07"
#260
1="
b10010 :"
13"
1C"
b10010 1"
b10010 E"
b10010 @"
b10011 6"
b10011 8"
b10011 >"
b10011 F"
17"
#280
07"
#300
0A"
0;"
05"
b10011 @"
b10011 1"
b10011 E"
b10011 :"
17"
#320
07"
#340
1;"
1A"
0="
b0 :"
03"
0C"
b0 1"
b0 E"
b0 @"
15"
17"
#360
07"
#380
0A"
0;"
b100011 6"
b100011 8"
b100011 >"
b100011 F"
1C"
b10011 @"
13"
1="
b10011 1"
b10011 E"
b10011 :"
17"
#400
07"
#420
0="
1<"
b100011 9"
03"
0C"
12"
1B"
b100011 0"
b100011 D"
b100011 ?"
b100 6"
b100 8"
b100 >"
b100 F"
17"
#440
07"
#460
04"
b100101 6"
b100101 8"
b100101 >"
b100101 F"
b100 ?"
b100 0"
b100 D"
b100 9"
17"
#480
07"
#500
0<"
b0 9"
b0 :"
02"
0B"
b0 0"
b0 D"
b0 ?"
b0 1"
b0 E"
b0 @"
17"
#520
07"
#540
17"
#560
07"
#580
17"
#600
07"
#620
17"
#640
07"
#660
17"
#680
07"
#700
17"
#720
07"
#740
17"
#760
07"
