DEFFMT(VOP2,"VOP2",0x0)
DEFINST(V_CNDMASK_B32,VOP2, 0x0, opu_op_t::ALU_OP, 0)
DEFINST(V_ADD_F32,VOP2, 0x1, opu_op_t::SP_OP, 0)
DEFINST(V_SUB_F32,VOP2, 0x3, opu_op_t::SP_OP, 0)
DEFINST(V_SUBREV_F32,VOP2, 0x4, opu_op_t::SP_OP, 0)
DEFINST(V_MUL_F32,VOP2, 0x5, opu_op_t::SP_OP, 0)
DEFINST(V_MUL_I32_I24,VOP2, 0x6, opu_op_t::ALU_OP, 0)
DEFINST(V_MULLO_I32_I32,VOP2, 0x7, opu_op_t::ALU_OP, 0)
DEFINST(V_MUL_I64_I32,VOP2, 0x2d, opu_op_t::ALU_OP, 0)
DEFINST(V_MIN_F32,VOP2, 0xa, opu_op_t::SP_OP, 0)
DEFINST(V_MAX_F32,VOP2, 0xb, opu_op_t::SP_OP, 0)
DEFINST(V_MIN_I32,VOP2, 0xc, opu_op_t::ALU_OP, 0)
DEFINST(V_MAX_I32,VOP2, 0xd, opu_op_t::ALU_OP, 0)
DEFINST(V_MIN_U32,VOP2, 0x11, opu_op_t::ALU_OP, 0)
DEFINST(V_MAX_U32,VOP2, 0x12, opu_op_t::ALU_OP, 0)
DEFINST(V_LSHRREV_B32,VOP2, 0x13, opu_op_t::ALU_OP, 0)
DEFINST(V_ASHRREV_I32,VOP2, 0x14, opu_op_t::ALU_OP, 0)
DEFINST(V_LSHL_B32,VOP2, 0x15, opu_op_t::ALU_OP, 0)
DEFINST(V_LSHLREV_B32,VOP2, 0x16, opu_op_t::ALU_OP, 0)
DEFINST(V_AND_B32,VOP2, 0x17, opu_op_t::ALU_OP, 0)
DEFINST(V_OR_B32,VOP2, 0x18, opu_op_t::ALU_OP, 0)
DEFINST(V_XOR_B32,VOP2, 0x19, opu_op_t::ALU_OP, 0)
DEFINST(V_BFM_B32,VOP2, 0x20, opu_op_t::ALU_OP, 0)
DEFINST(V_MAC_F32,VOP2, 0x21, opu_op_t::SP_OP, 0)
DEFINST(V_ADD_I32,VOP2, 0x22, opu_op_t::ALU_OP, 0)
DEFINST(V_ADD_I64,VOP2, 0x23, opu_op_t::ALU_OP, 0)
DEFINST(V_SUB_I32,VOP2, 0x24, opu_op_t::ALU_OP, 0)
DEFINST(V_SUBREV_I32,VOP2, 0x25, opu_op_t::ALU_OP, 0)
DEFINST(V_ADD_U32,VOP2, 0x26, opu_op_t::ALU_OP, 0)
DEFINST(V_ADDCO_U32,VOP2, 0x27, opu_op_t::ALU_OP, 0)
DEFINST(V_SUB_U32,VOP2, 0x28, opu_op_t::ALU_OP, 0)
DEFINST(V_SUBREV_U32,VOP2, 0x29, opu_op_t::ALU_OP, 0)
DEFINST(V_LSHL_B64,VOP2, 0x2a, opu_op_t::ALU_OP, 0)
DEFINST(V_ASHR_I64,VOP2, 0x2b, opu_op_t::ALU_OP, 0)
DEFINST(V_ADD_F64,VOP2, 0x2c, opu_op_t::DP_OP, 0)
DEFINSTEND(VOP2)
DEFINST2(V_CNDMASK_B32)
DEFINST2(V_ADD_F32)
DEFINST2(V_SUB_F32)
DEFINST2(V_SUBREV_F32)
DEFINST2(V_MUL_F32)
DEFINST2(V_MUL_I32_I24)
DEFINST2(V_MULLO_I32_I32)
DEFINST2(V_MUL_I64_I32)
DEFINST2(V_MIN_F32)
DEFINST2(V_MAX_F32)
DEFINST2(V_MIN_I32)
DEFINST2(V_MAX_I32)
DEFINST2(V_MIN_U32)
DEFINST2(V_MAX_U32)
DEFINST2(V_LSHRREV_B32)
DEFINST2(V_ASHRREV_I32)
DEFINST2(V_LSHL_B32)
DEFINST2(V_LSHLREV_B32)
DEFINST2(V_AND_B32)
DEFINST2(V_OR_B32)
DEFINST2(V_XOR_B32)
DEFINST2(V_BFM_B32)
DEFINST2(V_MAC_F32)
DEFINST2(V_ADD_I32)
DEFINST2(V_ADD_I64)
DEFINST2(V_SUB_I32)
DEFINST2(V_SUBREV_I32)
DEFINST2(V_ADD_U32)
DEFINST2(V_ADDCO_U32)
DEFINST2(V_SUB_U32)
DEFINST2(V_SUBREV_U32)
DEFINST2(V_LSHL_B64)
DEFINST2(V_ASHR_I64)
DEFINST2(V_ADD_F64)
DEFEND(VOP2)

DEFFMT(VOP1,"VOP1",0x51)
DEFINST(V_NOP,VOP1, 0x0, opu_op_t::ALU_OP, 0)
DEFINST(V_MOV_B32,VOP1, 0x1, opu_op_t::ALU_OP, 0)
DEFINST(V_READFIRSTLANE_B32,VOP1, 0x2, opu_op_t::ALU_OP, 0)
DEFINST(V_CVT_I32_F64,VOP1, 0x3, opu_op_t::DP_OP, 0)
DEFINST(V_CVT_F64_I32,VOP1, 0x4, opu_op_t::DP_OP, 0)
DEFINST(V_CVT_F32_I32,VOP1, 0x5, opu_op_t::SP_OP, 0)
DEFINST(V_CVT_F32_U32,VOP1, 0x6, opu_op_t::SP_OP, 0)
DEFINST(V_CVT_U32_F32,VOP1, 0x7, opu_op_t::SP_OP, 0)
DEFINST(V_CVT_I32_F32,VOP1, 0x8, opu_op_t::SP_OP, 0)
DEFINST(V_CVT_F32_F64,VOP1, 0x9, opu_op_t::SP_OP, 0)
DEFINST(V_CVT_F64_F32,VOP1, 0xa, opu_op_t::SP_OP, 0)
DEFINST(V_CVT_F64_U32,VOP1, 0xb, opu_op_t::DP_OP, 0)
DEFINST(V_CVTA_SHARED_TO_FLAT,VOP1, 0x25, opu_op_t::ALU_OP, 0)
DEFINST(V_CVTA_FLAT_TO_GLOBAL,VOP1, 0x27, opu_op_t::ALU_OP, 0)
DEFINST(V_TRUNC_F32,VOP1, 0xc, opu_op_t::SP_OP, 0)
DEFINST(V_FLOOR_F32,VOP1, 0xd, opu_op_t::SP_OP, 0)
DEFINST(V_LOG_F32,VOP1, 0xe, opu_op_t::SP_OP, 0)
DEFINST(V_RCP_F32,VOP1, 0xf, opu_op_t::SP_OP, 0)
DEFINST(V_RSQ_F32,VOP1, 0x10, opu_op_t::SP_OP, 0)
DEFINST(V_RCP_F64,VOP1, 0x11, opu_op_t::DP_OP, 0)
DEFINST(V_RSQ_F64,VOP1, 0x12, opu_op_t::DP_OP, 0)
DEFINST(V_SQRT_F32,VOP1, 0x13, opu_op_t::SP_OP, 0)
DEFINST(V_SIN_F32,VOP1, 0x14, opu_op_t::SP_OP, 0)
DEFINST(V_COS_F32,VOP1, 0x15, opu_op_t::SP_OP, 0)
DEFINST(V_NOT_B32,VOP1, 0x16, opu_op_t::ALU_OP, 0)
DEFINST(V_FFBH_U32,VOP1, 0x17, opu_op_t::ALU_OP, 0)
DEFINST(V_FRACT_F64,VOP1, 0x18, opu_op_t::DP_OP, 0)
DEFINST(V_MOVRELD_B32,VOP1, 0x19, opu_op_t::ALU_OP, 0)
DEFINST(V_MOVRELS_B32,VOP1, 0x1a, opu_op_t::ALU_OP, 0)
DEFINST(V_SEXT_I64_I32,VOP1, 0x1b, opu_op_t::ALU_OP, 0)
DEFINST(V_SEXT_I32_I8,VOP1, 0x1c, opu_op_t::ALU_OP, 0)
DEFINST(V_SEXT_I32_I16,VOP1, 0x1d, opu_op_t::ALU_OP, 0)
DEFINST(V_ZEXT_B32_B16,VOP1, 0x1e, opu_op_t::ALU_OP, 0)
DEFINST(V_ZEXT_B32_B8,VOP1, 0x1f, opu_op_t::ALU_OP, 0)
DEFINST(V_ZEXT_B64_B32,VOP1, 0x20, opu_op_t::ALU_OP, 0)
DEFINST(V_CHOP_B16_B32,VOP1, 0x22, opu_op_t::ALU_OP, 0)
DEFINSTEND(VOP1)
DEFINST2(V_NOP)
DEFINST2(V_MOV_B32)
DEFINST2(V_READFIRSTLANE_B32)
DEFINST2(V_CVT_I32_F64)
DEFINST2(V_CVT_F64_I32)
DEFINST2(V_CVT_F32_I32)
DEFINST2(V_CVT_F32_U32)
DEFINST2(V_CVT_U32_F32)
DEFINST2(V_CVT_I32_F32)
DEFINST2(V_CVT_F32_F64)
DEFINST2(V_CVT_F64_F32)
DEFINST2(V_CVT_F64_U32)
DEFINST2(V_CVTA_SHARED_TO_FLAT)
DEFINST2(V_CVTA_FLAT_TO_GLOBAL)
DEFINST2(V_TRUNC_F32)
DEFINST2(V_FLOOR_F32)
DEFINST2(V_LOG_F32)
DEFINST2(V_RCP_F32)
DEFINST2(V_RSQ_F32)
DEFINST2(V_RCP_F64)
DEFINST2(V_RSQ_F64)
DEFINST2(V_SQRT_F32)
DEFINST2(V_SIN_F32)
DEFINST2(V_COS_F32)
DEFINST2(V_NOT_B32)
DEFINST2(V_FFBH_U32)
DEFINST2(V_FRACT_F64)
DEFINST2(V_MOVRELD_B32)
DEFINST2(V_MOVRELS_B32)
DEFINST2(V_SEXT_I64_I32)
DEFINST2(V_SEXT_I32_I8)
DEFINST2(V_SEXT_I32_I16)
DEFINST2(V_ZEXT_B32_B16)
DEFINST2(V_ZEXT_B32_B8)
DEFINST2(V_ZEXT_B64_B32)
DEFINST2(V_CHOP_B16_B32)
DEFEND(VOP1)

DEFFMT(VOPC,"VOPC",0x50)
DEFINST(V_CMP_LT_F32,VOPC, 0x1, opu_op_t::SP_OP, 0)
DEFINST(V_CMP_GT_F32,VOPC, 0x2, opu_op_t::SP_OP, 0)
DEFINST(V_CMP_GE_F32,VOPC, 0x3, opu_op_t::SP_OP, 0)
DEFINST(V_CMP_NGT_F32,VOPC, 0x4, opu_op_t::SP_OP, 0)
DEFINST(V_CMP_NEQ_F32,VOPC, 0x5, opu_op_t::SP_OP, 0)
DEFINST(V_CMP_LT_I32,VOPC, 0xe, opu_op_t::ALU_OP, 0)
DEFINST(V_CMP_EQ_I32,VOPC, 0xf, opu_op_t::ALU_OP, 0)
DEFINST(V_CMP_LE_I32,VOPC, 0x10, opu_op_t::ALU_OP, 0)
DEFINST(V_CMP_GT_I32,VOPC, 0x11, opu_op_t::ALU_OP, 0)
DEFINST(V_CMP_NE_I32,VOPC, 0x12, opu_op_t::ALU_OP, 0)
DEFINST(V_CMP_GE_I32,VOPC, 0x13, opu_op_t::ALU_OP, 0)
DEFINST(V_CMP_LT_U32,VOPC, 0x15, opu_op_t::ALU_OP, 0)
DEFINST(V_CMP_EQ_U32,VOPC, 0x16, opu_op_t::ALU_OP, 0)
DEFINST(V_CMP_LE_U32,VOPC, 0x17, opu_op_t::ALU_OP, 0)
DEFINST(V_CMP_GT_U32,VOPC, 0x18, opu_op_t::ALU_OP, 0)
DEFINST(V_CMP_NE_U32,VOPC, 0x19, opu_op_t::ALU_OP, 0)
DEFINST(V_CMP_GE_U32,VOPC, 0x1a, opu_op_t::ALU_OP, 0)
DEFINSTEND(VOPC)
DEFINST2(V_CMP_LT_F32)
DEFINST2(V_CMP_GT_F32)
DEFINST2(V_CMP_GE_F32)
DEFINST2(V_CMP_NGT_F32)
DEFINST2(V_CMP_NEQ_F32)
DEFINST2(V_CMP_LT_I32)
DEFINST2(V_CMP_EQ_I32)
DEFINST2(V_CMP_LE_I32)
DEFINST2(V_CMP_GT_I32)
DEFINST2(V_CMP_NE_I32)
DEFINST2(V_CMP_GE_I32)
DEFINST2(V_CMP_LT_U32)
DEFINST2(V_CMP_EQ_U32)
DEFINST2(V_CMP_LE_U32)
DEFINST2(V_CMP_GT_U32)
DEFINST2(V_CMP_NE_U32)
DEFINST2(V_CMP_GE_U32)
DEFEND(VOPC)

DEFFMT(VOP3A,"VOP3A",0x29)
DEFINST(V_CNDMASK_B32_VOP3A,VOP3A, 0x1, opu_op_t::ALU_OP, 0)
DEFINST(V_ADD_F32_VOP3A,VOP3A, 0x2, opu_op_t::SP_OP, 0)
DEFINST(V_SUBREV_F32_VOP3A,VOP3A, 0x3, opu_op_t::SP_OP, 0)
DEFINST(V_MUL_F32_VOP3A,VOP3A, 0x4, opu_op_t::SP_OP, 0)
DEFINST(V_MUL_I32_I24_VOP3A,VOP3A, 0x5, opu_op_t::ALU_OP, 0)
DEFINST(V_MAX_F32_VOP3A,VOP3A, 0x6, opu_op_t::SP_OP, 0)
DEFINST(V_MAD_F32,VOP3A, 0x7, opu_op_t::SP_OP, 0)
DEFINST(V_MAD_U32_U24,VOP3A, 0x8, opu_op_t::ALU_OP, 0)
DEFINST(V_MADLO_I32_I32,VOP3A, 0x40, opu_op_t::ALU_OP, 0)
DEFINST(V_BFE_U32,VOP3A, 0x9, opu_op_t::ALU_OP, 0)
DEFINST(V_BFE_I32,VOP3A, 0xa, opu_op_t::ALU_OP, 0)
DEFINST(V_BFI_B32,VOP3A, 0xb, opu_op_t::ALU_OP, 0)
DEFINST(V_FMA_F32,VOP3A, 0xc, opu_op_t::SP_OP, 0)
DEFINST(V_FMA_F64,VOP3A, 0xd, opu_op_t::DP_OP, 0)
DEFINST(V_ALIGNBIT_B32,VOP3A, 0xe, opu_op_t::ALU_OP, 0)
DEFINST(V_MAX3_I32,VOP3A, 0xf, opu_op_t::ALU_OP, 0)
DEFINST(V_MIN_F64,VOP3A, 0x13, opu_op_t::DP_OP, 0)
DEFINST(V_MAX_F64,VOP3A, 0x14, opu_op_t::DP_OP, 0)
DEFINST(V_MUL_LO_U32,VOP3A, 0x15, opu_op_t::ALU_OP, 0)
DEFINST(V_MUL_HI_U32,VOP3A, 0x16, opu_op_t::ALU_OP, 0)
DEFINST(V_MUL_LO_I32,VOP3A, 0x17, opu_op_t::ALU_OP, 0)
DEFINST(V_FRACT_F32_VOP3A,VOP3A, 0x18, opu_op_t::SP_OP, 0)
DEFINST(V_CMP_LT_F32_VOP3A,VOP3A, 0x19, opu_op_t::SP_OP, 0)
DEFINST(V_CMP_EQ_F32_VOP3A,VOP3A, 0x1a, opu_op_t::SP_OP, 0)
DEFINST(V_CMP_GT_F32_VOP3A,VOP3A, 0x1b, opu_op_t::SP_OP, 0)
DEFINST(V_CMP_NLE_F32_VOP3A,VOP3A, 0x1c, opu_op_t::SP_OP, 0)
DEFINST(V_CMP_NEQ_F32_VOP3A,VOP3A, 0x1d, opu_op_t::SP_OP, 0)
DEFINST(V_CMP_NLT_F32_VOP3A,VOP3A, 0x1e, opu_op_t::SP_OP, 0)
DEFINST(V_CMP_LT_I32_VOP3A,VOP3A, 0x1f, opu_op_t::ALU_OP, 0)
DEFINST(V_CMP_EQ_I32_VOP3A,VOP3A, 0x20, opu_op_t::ALU_OP, 0)
DEFINST(V_CMP_LE_I32_VOP3A,VOP3A, 0x21, opu_op_t::ALU_OP, 0)
DEFINST(V_CMP_GT_I32_VOP3A,VOP3A, 0x22, opu_op_t::ALU_OP, 0)
DEFINST(V_CMP_GE_I32_VOP3A,VOP3A, 0x23, opu_op_t::ALU_OP, 0)
DEFINST(V_CMP_NE_I32_VOP3A,VOP3A, 0x24, opu_op_t::ALU_OP, 0)
DEFINST(V_CMPX_EQ_I32_VOP3A,VOP3A, 0x25, opu_op_t::ALU_OP, 0)
DEFINST(V_CMP_OP16_F64_VOP3A,VOP3A, 0x26, opu_op_t::DP_OP, 0)
DEFINST(V_CMP_CLASS_F64_VOP3A,VOP3A, 0x27, opu_op_t::DP_OP, 0)
DEFINST(V_CMP_LT_U32_VOP3A,VOP3A, 0x28, opu_op_t::ALU_OP, 0)
DEFINST(V_CMP_LE_U32_VOP3A,VOP3A, 0x29, opu_op_t::ALU_OP, 0)
DEFINST(V_CMP_GT_U32_VOP3A,VOP3A, 0x2a, opu_op_t::ALU_OP, 0)
DEFINST(V_CMP_LG_U32_VOP3A,VOP3A, 0x2b, opu_op_t::ALU_OP, 0)
DEFINST(V_CMP_GE_U32_VOP3A,VOP3A, 0x2c, opu_op_t::ALU_OP, 0)
DEFINST(V_CMP_LT_U64_VOP3A,VOP3A, 0x2d, opu_op_t::ALU_OP, 0)
DEFINST(V_LSHR_B64,VOP3A, 0x30, opu_op_t::ALU_OP, 0)
DEFINST(V_MUL_F64,VOP3A, 0x32, opu_op_t::DP_OP, 0)
DEFINST(V_LDEXP_F64,VOP3A, 0x33, opu_op_t::DP_OP, 0)
DEFINST(V_CMP_LE_F32_VOP3A,VOP3A, 0x38, opu_op_t::SP_OP, 0)
DEFINST(V_MED3_I32,VOP3A, 0x3a, opu_op_t::ALU_OP, 0)
DEFINSTEND(VOP3A)
DEFINST2(V_CNDMASK_B32_VOP3A)
DEFINST2(V_ADD_F32_VOP3A)
DEFINST2(V_SUBREV_F32_VOP3A)
DEFINST2(V_MUL_F32_VOP3A)
DEFINST2(V_MUL_I32_I24_VOP3A)
DEFINST2(V_MAX_F32_VOP3A)
DEFINST2(V_MAD_F32)
DEFINST2(V_MAD_U32_U24)
DEFINST2(V_MADLO_I32_I32)
DEFINST2(V_BFE_U32)
DEFINST2(V_BFE_I32)
DEFINST2(V_BFI_B32)
DEFINST2(V_FMA_F32)
DEFINST2(V_FMA_F64)
DEFINST2(V_ALIGNBIT_B32)
DEFINST2(V_MAX3_I32)
DEFINST2(V_MIN_F64)
DEFINST2(V_MAX_F64)
DEFINST2(V_MUL_LO_U32)
DEFINST2(V_MUL_HI_U32)
DEFINST2(V_MUL_LO_I32)
DEFINST2(V_FRACT_F32_VOP3A)
DEFINST2(V_CMP_LT_F32_VOP3A)
DEFINST2(V_CMP_EQ_F32_VOP3A)
DEFINST2(V_CMP_GT_F32_VOP3A)
DEFINST2(V_CMP_NLE_F32_VOP3A)
DEFINST2(V_CMP_NEQ_F32_VOP3A)
DEFINST2(V_CMP_NLT_F32_VOP3A)
DEFINST2(V_CMP_LT_I32_VOP3A)
DEFINST2(V_CMP_EQ_I32_VOP3A)
DEFINST2(V_CMP_LE_I32_VOP3A)
DEFINST2(V_CMP_GT_I32_VOP3A)
DEFINST2(V_CMP_GE_I32_VOP3A)
DEFINST2(V_CMP_NE_I32_VOP3A)
DEFINST2(V_CMPX_EQ_I32_VOP3A)
DEFINST2(V_CMP_OP16_F64_VOP3A)
DEFINST2(V_CMP_CLASS_F64_VOP3A)
DEFINST2(V_CMP_LT_U32_VOP3A)
DEFINST2(V_CMP_LE_U32_VOP3A)
DEFINST2(V_CMP_GT_U32_VOP3A)
DEFINST2(V_CMP_LG_U32_VOP3A)
DEFINST2(V_CMP_GE_U32_VOP3A)
DEFINST2(V_CMP_LT_U64_VOP3A)
DEFINST2(V_LSHR_B64)
DEFINST2(V_MUL_F64)
DEFINST2(V_LDEXP_F64)
DEFINST2(V_CMP_LE_F32_VOP3A)
DEFINST2(V_MED3_I32)
DEFEND(VOP3A)

DEFFMT(VOP3B,"VOP3B",0x2b)
DEFINST(V_ADDC_U32,VOP3B, 0x1, opu_op_t::ALU_OP, 0)
DEFINSTEND(VOP3B)
DEFINST2(V_ADDC_U32)
DEFEND(VOP3B)

DEFFMT(SOP1,"SOP1",0x152)
DEFINST(S_MOV_B32,SOP1, 0x3, opu_op_t::ALU_OP, 0)
DEFINST(S_MOV_B64,SOP1, 0x4, opu_op_t::ALU_OP, 0)
DEFINST(S_NOT_B32,SOP1, 0x7, opu_op_t::ALU_OP, 0)
DEFINST(S_WQM_B64,SOP1, 0x11, opu_op_t::ALU_OP, 0)
DEFINST(S_SWAPPC_B64,SOP1, 0x12, opu_op_t::ALU_OP, 0)
DEFINST(S_AND_SAVEEXEC_B64,SOP1, 0x13, opu_op_t::ALU_OP, 0)
DEFINSTEND(SOP1)
DEFINST2(S_MOV_B32)
DEFINST2(S_MOV_B64)
DEFINST2(S_NOT_B32)
DEFINST2(S_WQM_B64)
DEFINST2(S_SWAPPC_B64)
DEFINST2(S_AND_SAVEEXEC_B64)
DEFEND(SOP1)

DEFFMT(SOP2,"SOP2",0x6)
DEFINST(S_ADD_U32,SOP2, 0x1, opu_op_t::ALU_OP, 0)
DEFINST(S_ADD_I32,SOP2, 0x2, opu_op_t::ALU_OP, 0)
DEFINST(S_SUB_I32,SOP2, 0x3, opu_op_t::ALU_OP, 0)
DEFINST(S_MIN_U32,SOP2, 0x4, opu_op_t::ALU_OP, 0)
DEFINST(S_MAX_I32,SOP2, 0x5, opu_op_t::ALU_OP, 0)
DEFINST(S_MAX_U32,SOP2, 0x6, opu_op_t::ALU_OP, 0)
DEFINST(S_CSELECT_B32,SOP2, 0x7, opu_op_t::ALU_OP, 0)
DEFINST(S_AND_B32,SOP2, 0x8, opu_op_t::ALU_OP, 0)
DEFINST(S_AND_B64,SOP2, 0x10, opu_op_t::ALU_OP, 0)
DEFINST(S_OR_B32,SOP2, 0x11, opu_op_t::ALU_OP, 0)
DEFINST(S_OR_B64,SOP2, 0x12, opu_op_t::ALU_OP, 0)
DEFINST(S_XOR_B64,SOP2, 0x13, opu_op_t::ALU_OP, 0)
DEFINST(S_ANDN2_B64,SOP2, 0x14, opu_op_t::ALU_OP, 0)
DEFINST(S_NAND_B64,SOP2, 0x15, opu_op_t::ALU_OP, 0)
DEFINST(S_LSHL_B32,SOP2, 0x16, opu_op_t::ALU_OP, 0)
DEFINST(S_LSHR_B32,SOP2, 0x17, opu_op_t::ALU_OP, 0)
DEFINST(S_ASHR_I32,SOP2, 0x18, opu_op_t::ALU_OP, 0)
DEFINST(S_MUL_I32,SOP2, 0x19, opu_op_t::ALU_OP, 0)
DEFINST(S_BFE_I32,SOP2, 0x1a, opu_op_t::ALU_OP, 0)
DEFINSTEND(SOP2)
DEFINST2(S_ADD_U32)
DEFINST2(S_ADD_I32)
DEFINST2(S_SUB_I32)
DEFINST2(S_MIN_U32)
DEFINST2(S_MAX_I32)
DEFINST2(S_MAX_U32)
DEFINST2(S_CSELECT_B32)
DEFINST2(S_AND_B32)
DEFINST2(S_AND_B64)
DEFINST2(S_OR_B32)
DEFINST2(S_OR_B64)
DEFINST2(S_XOR_B64)
DEFINST2(S_ANDN2_B64)
DEFINST2(S_NAND_B64)
DEFINST2(S_LSHL_B32)
DEFINST2(S_LSHR_B32)
DEFINST2(S_ASHR_I32)
DEFINST2(S_MUL_I32)
DEFINST2(S_BFE_I32)
DEFEND(SOP2)

DEFFMT(SOPK,"SOPK",0x9)
DEFINST(S_MOVK_I32,SOPK, 0x1, opu_op_t::ALU_OP, 0)
DEFINST(S_CMPK_LE_U32,SOPK, 0x2, opu_op_t::ALU_OP, 0)
DEFINST(S_ADDK_I32,SOPK, 0x3, opu_op_t::ALU_OP, 0)
DEFINST(S_MULK_I32,SOPK, 0x4, opu_op_t::ALU_OP, 0)
DEFINSTEND(SOPK)
DEFINST2(S_MOVK_I32)
DEFINST2(S_CMPK_LE_U32)
DEFINST2(S_ADDK_I32)
DEFINST2(S_MULK_I32)
DEFEND(SOPK)

DEFFMT(SOPC,"SOPC",0x150)
DEFINST(S_CMP_EQ_I32,SOPC, 0x1, opu_op_t::ALU_OP, 0)
DEFINST(S_CMP_GT_I32,SOPC, 0x2, opu_op_t::ALU_OP, 0)
DEFINST(S_CMP_GE_I32,SOPC, 0x3, opu_op_t::ALU_OP, 0)
DEFINST(S_CMP_LT_I32,SOPC, 0x4, opu_op_t::ALU_OP, 0)
DEFINST(S_CMP_LE_I32,SOPC, 0x5, opu_op_t::ALU_OP, 0)
DEFINST(S_CMP_GT_U32,SOPC, 0x6, opu_op_t::ALU_OP, 0)
DEFINST(S_CMP_GE_U32,SOPC, 0x7, opu_op_t::ALU_OP, 0)
DEFINST(S_CMP_LE_U32,SOPC, 0x8, opu_op_t::ALU_OP, 0)
DEFINSTEND(SOPC)
DEFINST2(S_CMP_EQ_I32)
DEFINST2(S_CMP_GT_I32)
DEFINST2(S_CMP_GE_I32)
DEFINST2(S_CMP_LT_I32)
DEFINST2(S_CMP_LE_I32)
DEFINST2(S_CMP_GT_U32)
DEFINST2(S_CMP_GE_U32)
DEFINST2(S_CMP_LE_U32)
DEFEND(SOPC)

DEFFMT(SOPP,"SOPP",0x151)
DEFINST(S_CBRANCH_TCCZ,SOPP, 0x0, opu_op_t::BRANCH_OP, 0)
DEFINST(S_CBRANCH_TCCNZ,SOPP, 0x1, opu_op_t::BRANCH_OP, 0)
DEFINST(S_CBRANCH_SCCZ,SOPP, 0x2, opu_op_t::BRANCH_OP, 0)
DEFINST(S_CBRANCH_SCCNZ,SOPP, 0x3, opu_op_t::BRANCH_OP, 0)
DEFINST(S_CBRANCH_EXECZ,SOPP, 0x4, opu_op_t::BRANCH_OP, 0)
DEFINST(S_CBRANCH_EXECNZ,SOPP, 0x5, opu_op_t::BRANCH_OP, 0)
DEFINST(S_BRANCH,SOPP, 0x8, opu_op_t::BRANCH_OP, 0)
DEFINST(S_BARRIER,SOPP, 0x9, opu_op_t::BARRIER_OP, 0)
DEFINST(S_WAITCNT,SOPP, 0xa, opu_op_t::WAITCNT_OP, 0)
DEFINST(BAR_SYNC,SOPP, 0xd, opu_op_t::BARRIER_OP, 0)
DEFINST(S_PHI,SOPP, 0xb, opu_op_t::BRANCH_OP, 0)
DEFINST(S_EXIT,SOPP, 0xc, opu_op_t::EXIT_OP, 0)
DEFINSTEND(SOPP)
DEFINST2(S_CBRANCH_TCCZ)
DEFINST2(S_CBRANCH_TCCNZ)
DEFINST2(S_CBRANCH_SCCZ)
DEFINST2(S_CBRANCH_SCCNZ)
DEFINST2(S_CBRANCH_EXECZ)
DEFINST2(S_CBRANCH_EXECNZ)
DEFINST2(S_BRANCH)
DEFINST2(S_BARRIER)
DEFINST2(S_WAITCNT)
DEFINST2(BAR_SYNC)
DEFINST2(S_PHI)
DEFINST2(S_EXIT)
DEFEND(SOPP)

DEFFMT(SLS,"SLS",0xb)
DEFINST(S_LOAD_DWORD,SLS, 0x0, opu_op_t::LOAD_OP, 0)
DEFINST(S_LOAD_DWORDX2,SLS, 0x1, opu_op_t::LOAD_OP, 0)
DEFINST(S_LOAD_DWORDX4,SLS, 0x2, opu_op_t::LOAD_OP, 0)
DEFINST(S_LOAD_DWORDX8,SLS, 0x3, opu_op_t::LOAD_OP, 0)
DEFINST(S_LOAD_DWORDX16,SLS, 0x4, opu_op_t::LOAD_OP, 0)
DEFINSTEND(SLS)
DEFINST2(S_LOAD_DWORD)
DEFINST2(S_LOAD_DWORDX2)
DEFINST2(S_LOAD_DWORDX4)
DEFINST2(S_LOAD_DWORDX8)
DEFINST2(S_LOAD_DWORDX16)
DEFEND(SLS)

DEFFMT(VMUBUF,"VMUBUF",0x23)
DEFINST(V_BUFFER_LOAD_SBYTE,VMUBUF, 0x1, opu_op_t::LOAD_OP, 0)
DEFINST(V_BUFFER_LOAD_DWORD,VMUBUF, 0x2, opu_op_t::LOAD_OP, 0)
DEFINST(V_BUFFER_STORE_SBYTE,VMUBUF, 0x3, opu_op_t::STORE_OP, 0)
DEFINST(V_BUFFER_STORE_DWORD,VMUBUF, 0x4, opu_op_t::STORE_OP, 0)
DEFINST(V_BUFFER_ATOMIC_ADD,VMUBUF, 0x5, opu_op_t::ALU_OP, 0)
DEFINSTEND(VMUBUF)
DEFINST2(V_BUFFER_LOAD_SBYTE)
DEFINST2(V_BUFFER_LOAD_DWORD)
DEFINST2(V_BUFFER_STORE_SBYTE)
DEFINST2(V_BUFFER_STORE_DWORD)
DEFINST2(V_BUFFER_ATOMIC_ADD)
DEFEND(VMUBUF)

DEFFMT(VLS,"VLS",0x21)
DEFINST(V_LOAD_U8,VLS, 0x0, opu_op_t::LOAD_OP, 0)
DEFINST(V_LOAD_U16,VLS, 0x1, opu_op_t::LOAD_OP, 0)
DEFINST(V_LOAD_U32,VLS, 0x2, opu_op_t::LOAD_OP, 0)
DEFINST(V_LOAD_U64,VLS, 0x3, opu_op_t::LOAD_OP, 0)
DEFINST(V_LOAD_U32X4,VLS, 0x4, opu_op_t::LOAD_OP, 0)
DEFINST(V_STORE_U8,VLS, 0x5, opu_op_t::STORE_OP, 0)
DEFINST(V_STORE_U16,VLS, 0x6, opu_op_t::STORE_OP, 0)
DEFINST(V_STORE_U32,VLS, 0x7, opu_op_t::STORE_OP, 0)
DEFINST(V_STORE_U64,VLS, 0x8, opu_op_t::STORE_OP, 0)
DEFINSTEND(VLS)
DEFINST2(V_LOAD_U8)
DEFINST2(V_LOAD_U16)
DEFINST2(V_LOAD_U32)
DEFINST2(V_LOAD_U64)
DEFINST2(V_LOAD_U32X4)
DEFINST2(V_STORE_U8)
DEFINST2(V_STORE_U16)
DEFINST2(V_STORE_U32)
DEFINST2(V_STORE_U64)
DEFEND(VLS)

DEFFMT(DLS,"DLS",0x20)
DEFINST(D_ADD_U32,DLS, 0x1, opu_op_t::ALU_OP, 0)
DEFINST(D_INC_U32,DLS, 0x2, opu_op_t::ALU_OP, 0)
DEFINST(D_WRITE_B32,DLS, 0x3, opu_op_t::ALU_OP, 0)
DEFINST(D_WRITE2_B32,DLS, 0x4, opu_op_t::ALU_OP, 0)
DEFINST(D_WRITE_B8,DLS, 0x5, opu_op_t::ALU_OP, 0)
DEFINST(D_WRITE_B16,DLS, 0x6, opu_op_t::ALU_OP, 0)
DEFINST(D_READ_B32,DLS, 0x7, opu_op_t::ALU_OP, 0)
DEFINST(D_READ2_B32,DLS, 0x8, opu_op_t::ALU_OP, 0)
DEFINST(D_READ_I8,DLS, 0x9, opu_op_t::ALU_OP, 0)
DEFINST(D_READ_U8,DLS, 0xa, opu_op_t::ALU_OP, 0)
DEFINST(D_READ_I16,DLS, 0xb, opu_op_t::ALU_OP, 0)
DEFINST(D_READ_U16,DLS, 0xc, opu_op_t::ALU_OP, 0)
DEFINSTEND(DLS)
DEFINST2(D_ADD_U32)
DEFINST2(D_INC_U32)
DEFINST2(D_WRITE_B32)
DEFINST2(D_WRITE2_B32)
DEFINST2(D_WRITE_B8)
DEFINST2(D_WRITE_B16)
DEFINST2(D_READ_B32)
DEFINST2(D_READ2_B32)
DEFINST2(D_READ_I8)
DEFINST2(D_READ_U8)
DEFINST2(D_READ_I16)
DEFINST2(D_READ_U16)
DEFEND(DLS)

