// Seed: 1557782423
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wand id_9 = id_2 & id_8;
  always @(1) begin
    id_6 = {id_5, id_5} % id_2 == 1;
    assume (id_7);
  end
  assign id_2 = 1 || id_8;
  wire id_10;
  wire id_11;
  supply0 id_12 = id_2, id_13;
  generate
    for (id_14 = id_2; 1; id_14 = 1'h0) begin : id_15
      wire id_16;
    end
  endgenerate
endmodule
module module_1 (
    input  tri  id_0,
    input  wand id_1,
    input  tri0 id_2,
    input  tri  id_3,
    input  wire id_4,
    input  wor  id_5,
    output wor  id_6
    , id_10,
    input  tri1 id_7,
    output tri  id_8
);
  wire id_11;
  module_0(
      id_11, id_11, id_11, id_11, id_11, id_11, id_10, id_11
  );
endmodule
