{"vcs1":{"timestamp_begin":1731440848.912402501, "rt":1.73, "ut":0.46, "st":0.22}}
{"vcselab":{"timestamp_begin":1731440850.711752016, "rt":1.02, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1731440851.803767820, "rt":0.31, "ut":0.14, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731440848.311578323}
{"VCS_COMP_START_TIME": 1731440848.311578323}
{"VCS_COMP_END_TIME": 1731440854.212545307}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 331804}}
{"stitch_vcselab": {"peak_mem": 231552}}
