// Seed: 1947249154
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    output logic id_3,
    output id_4,
    input id_5,
    input id_6,
    output id_7
);
  assign id_4 = 1;
  generate
    for (id_8 = 1; id_5; id_7 = 1 | 1) begin : id_9
      initial begin
        if (1'b0) begin
          id_4 = id_8;
        end else begin
          id_9 = id_1;
        end
      end
      logic id_10 = id_8;
    end
  endgenerate
endmodule
