// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

#ifndef __generic_sincos_hleOg_H__
#define __generic_sincos_hleOg_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct generic_sincos_hleOg_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 53;
  static const unsigned AddressRange = 128;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(generic_sincos_hleOg_ram) {
        ram[0] = "0b11111111111111111111111111111111111111111111111111001";
        ram[1] = "0b00000000100111011110100110100101010111010111110100100";
        ram[2] = "0b00000001001110111101000111000101000110010000000111110";
        ram[3] = "0b00000001110110011011011011011001100101000101011100111";
        ram[4] = "0b00000010011101111001011101011101001110001100100100010";
        ram[5] = "0b00000011000101010111000111001010011110101110011001101";
        ram[6] = "0b00000011101100110100010010011011110111100100010010111";
        ram[7] = "0b00000100010100010000111001001011111110010011111011011";
        ram[8] = "0b00000100111011101100110101010101011110001011011001111";
        ram[9] = "0b00000101100011001000000000110011001000111101010101011";
        ram[10] = "0b00000110001010100010010101011111110111111100110011101";
        ram[11] = "0b00000110110001111011101101010110101100111001011011110";
        ram[12] = "0b00000111011001010100000010010010110010111011010011011";
        ram[13] = "0b00001000000000101011001110001111011111011110111100011";
        ram[14] = "0b00001000101000000001001011001000010011010001010011001";
        ram[15] = "0b00001001001111010101110010111000111011001011100101000";
        ram[16] = "0b00001001110110101000111111011101010001001111001001111";
        ram[17] = "0b00001010011101111010101010110001011101100001011110101";
        ram[18] = "0b00001011000101001010101110110001110111000111110011110";
        ram[19] = "0b00001011101100011001000101011011000101000010111111100";
        ram[20] = "0b00001100010011100101101000101001111111001011010011111";
        ram[21] = "0b00001100111010110000010010011011101111001100000000111";
        ram[22] = "0b00001101100001111000111100101101110001011111001000111";
        ram[23] = "0b00001110001000111111100001011101110110001000111111100";
        ram[24] = "0b00001110110000000011111010101010000001110011110110100";
        ram[25] = "0b00001111010111000110000010010000101110101011010100011";
        ram[26] = "0b00001111111110000101110010010000101101010111111001001";
        ram[27] = "0b00010000100101000011000100101001000101111010010101110";
        ram[28] = "0b00010001001011111101110011011001011000100111000101011";
        ram[29] = "0b00010001110010110101111000100001011111000001011101100";
        ram[30] = "0b00010010011001101011001110000001101100110110111100001";
        ram[31] = "0b00010011000000011101101101111010110000111010010111000";
        ram[32] = "0b00010011100111001101010010001101110101111110111011011";
        ram[33] = "0b00010100001101111001110100111100100011110011010110011";
        ram[34] = "0b00010100110100100011010000001000111111111100110011101";
        ram[35] = "0b00010101011011001001011101110101101110110001110001000";
        ram[36] = "0b00010110000001101100011000000101110100010100110110101";
        ram[37] = "0b00010110101000001011111000111100110101001111100101111";
        ram[38] = "0b00010111001110100111111010011110110111101101000011110";
        ram[39] = "0b00010111110101000000010110110000100100010100100000010";
        ram[40] = "0b00011000011011010101000111110111000111000011110101100";
        ram[41] = "0b00011001000001100110000111111000010000001001111110100";
        ram[42] = "0b00011001100111110011010000111010010101000001010100011";
        ram[43] = "0b00011010001101111100011101000100010001001001111000001";
        ram[44] = "0b00011010110100000001100110011101100111000011011001101";
        ram[45] = "0b00011011011010000010100111001110100001000111100100000";
        ram[46] = "0b00011011111111111111011001011111110010100011110010101";
        ram[47] = "0b00011100100101110111110111011010111000010011001011101";
        ram[48] = "0b00011101001011101011111011001001111001111000010010101";
        ram[49] = "0b00011101110001011011011110110111101010010110101011010";
        ram[50] = "0b00011110010111000110011100101111101001001100100110000";
        ram[51] = "0b00011110111100101100101110111110000011001100010111011";
        ram[52] = "0b00011111100010001110001111101111110011010101101110001";
        ram[53] = "0b00100000000111101010111001010010100011101111000010010";
        ram[54] = "0b00100000101101000010100101110100101110011110011010101";
        ram[55] = "0b00100001010010010101001111100101011110100010101110100";
        ram[56] = "0b00100001110111100010110000110100110000101100011101100";
        ram[57] = "0b00100010011100101011000011110011010100010110100000000";
        ram[58] = "0b00100011000001101110000010110010101100011110101100101";
        ram[59] = "0b00100011100110101011101000000101010000011110100000010";
        ram[60] = "0b00100100001011100011101101111110001101000011001110110";
        ram[61] = "0b00100100110000010110001110110001100101000110010110101";
        ram[62] = "0b00100101010101000011000100110100010010100101101101010";
        ram[63] = "0b00100101111001101010001010011100000111011011010111101";
        ram[64] = "0b00100110011110001011011001111111101110010101100011010";
        ram[65] = "0b00100111000010100110101101110110101011101110010111010";
        ram[66] = "0b00100111100110111100000000011001011110100011011001111";
        ram[67] = "0b00101000001011001011001100000001100001001101000011101";
        ram[68] = "0b00101000101111010100001011001001001010010110000010110";
        ram[69] = "0b00101001010011010110111000001011101101110010010100100";
        ram[70] = "0b00101001110111010011001101100101011101010110001111101";
        ram[71] = "0b00101010011011001001000101110011101001101101010111100";
        ram[72] = "0b00101010111110111000011011010100100011010001001011001";
        ram[73] = "0b00101011100010100001001000100111011010111111100111110";
        ram[74] = "0b00101100000110000011001000001100100011010001011101110";
        ram[75] = "0b00101100101001011110010100100101010000110000101010101";
        ram[76] = "0b00101101001100110010101000010011111011001110010001100";
        ram[77] = "0b00101101101111111111111101111011111110011000011110101";
        ram[78] = "0b00101110010011000110010000000001111010110000010011001";
        ram[79] = "0b00101110110110000101011001001011010110011111001101111";
        ram[80] = "0b00101111011000111101010011111110111110001100100010010";
        ram[81] = "0b00101111111011101101111011000100100101110010101101111";
        ram[82] = "0b00110000011110010111001001000101001001010100010110000";
        ram[83] = "0b00110001000000111000111000101010101101110001001010000";
        ram[84] = "0b00110001100011010011000100100000100001111010101001100";
        ram[85] = "0b00110010000101100101100111010010111111001000101101100";
        ram[86] = "0b00110010100111110000011011101111101010001101111111111";
        ram[87] = "0b00110011001001110011011100100101010100001100000010101";
        ram[88] = "0b00110011101011101110100100100011111011000111010110011";
        ram[89] = "0b00110100001101100001101110011100101010111011001010111";
        ram[90] = "0b00110100101111001100110101000001111110001101001001010";
        ram[91] = "0b00110101010000101111110011000111011111000000101101001";
        ram[92] = "0b00110101110010001010100011100010000111101010011000111";
        ram[93] = "0b00110110010011011101000001001000000011100010111010111";
        ram[94] = "0b00110110110100100111000110110000101111111001111101111";
        ram[95] = "0b00110111010101101000101111010100111100101000110111010";
        ram[96] = "0b00110111110110100001110101101110101101000101000101111";
        ram[97] = "0b00111000010111010010010100111001011000110010100001100";
        ram[98] = "0b00111000110111111010000111110001101100010101100000110";
        ram[99] = "0b00111001011000011001001001010101101010000100101011110";
        ram[100] = "0b00111001111000101111010100100100101010111010101100000";
        ram[101] = "0b00111010011000111100100100011111011111000111100100110";
        ram[102] = "0b00111010111001000000110100001000001111000001111101110";
        ram[103] = "0b00111011011000111011111110100010011011111000001101000";
        ram[104] = "0b00111011111000101101111110110011000000100001000110101";
        ram[105] = "0b00111100011000010110110000000000010010001100100010000";
        ram[106] = "0b00111100110111110110001101010010000001010011101101111";
        ram[107] = "0b00111101010111001100010001110001011010001001100100111";
        ram[108] = "0b00111101110110011000111000101001000101101010011100010";
        ram[109] = "0b00111110010101011011111101000101001010001011111000111";
        ram[110] = "0b00111110110100010101011010010011001100001100001100000";
        ram[111] = "0b00111111010011000101001011100010001111000001100111000";
        ram[112] = "0b00111111110001101011001100000010110101101001010110101";
        ram[113] = "0b01000000010000000111010111000111000011010110011000001";
        ram[114] = "0b01000000101110011001101000000010011100100000000001001";
        ram[115] = "0b01000001001100100001111010001010000111010000010010010";
        ram[116] = "0b01000001101010100000001000110100101100010001111001111";
        ram[117] = "0b01000010001000010100001111011010010111011110010100011";
        ram[118] = "0b01000010100101111110001001010100111000101011000101000";
        ram[119] = "0b01000011000011011101110001111111100100010111011110000";
        ram[120] = "0b01000011100000110011000100110111010100011001011111010";
        ram[121] = "0b01000011111101111101111101011010101000101010101110001";
        ram[122] = "0b01000100011010111110010111001001100111110101000111011";
        ram[123] = "0b01000100110111110100001101100101111111111111010010011";
        ram[124] = "0b01000101010100011111011100010011000111011000101010111";
        ram[125] = "0b01000101110000111111111110110101111101000101011001100";
        ram[126] = "0b01000110001101010101110000110101001001101010000000111";
        ram[127] = "0b01000110101001100000101101111000111111110110110110011";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(generic_sincos_hleOg) {


static const unsigned DataWidth = 53;
static const unsigned AddressRange = 128;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


generic_sincos_hleOg_ram* meminst;


SC_CTOR(generic_sincos_hleOg) {
meminst = new generic_sincos_hleOg_ram("generic_sincos_hleOg_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~generic_sincos_hleOg() {
    delete meminst;
}


};//endmodule
#endif
