
*** Running vivado
    with args -log design_1_ila_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ila_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_ila_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:01:00 . Memory (MB): peak = 382.676 ; gain = 173.191
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [c:/Users/user/Desktop/lab3_customIP/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'design_1_ila_0_0' (46#1) [c:/Users/user/Desktop/lab3_customIP/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:84]
Finished RTL Elaboration : Time (s): cpu = 00:02:02 ; elapsed = 00:03:00 . Memory (MB): peak = 681.453 ; gain = 471.969
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:02 ; elapsed = 00:03:00 . Memory (MB): peak = 681.453 ; gain = 471.969
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 786.656 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:25 ; elapsed = 00:03:56 . Memory (MB): peak = 786.656 ; gain = 577.172
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:25 ; elapsed = 00:03:56 . Memory (MB): peak = 786.656 ; gain = 577.172
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:27 ; elapsed = 00:03:57 . Memory (MB): peak = 786.656 ; gain = 577.172
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:29 ; elapsed = 00:04:00 . Memory (MB): peak = 786.656 ; gain = 577.172
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:39 ; elapsed = 00:04:11 . Memory (MB): peak = 786.656 ; gain = 577.172
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:04 ; elapsed = 00:04:40 . Memory (MB): peak = 786.656 ; gain = 577.172
Finished Timing Optimization : Time (s): cpu = 00:03:04 ; elapsed = 00:04:40 . Memory (MB): peak = 786.656 ; gain = 577.172
Finished Technology Mapping : Time (s): cpu = 00:03:05 ; elapsed = 00:04:41 . Memory (MB): peak = 786.656 ; gain = 577.172
Finished IO Insertion : Time (s): cpu = 00:03:06 ; elapsed = 00:04:42 . Memory (MB): peak = 786.656 ; gain = 577.172
Finished Renaming Generated Instances : Time (s): cpu = 00:03:06 ; elapsed = 00:04:42 . Memory (MB): peak = 786.656 ; gain = 577.172
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:06 ; elapsed = 00:04:42 . Memory (MB): peak = 786.656 ; gain = 577.172
Finished Renaming Generated Ports : Time (s): cpu = 00:03:06 ; elapsed = 00:04:42 . Memory (MB): peak = 786.656 ; gain = 577.172
Finished Handling Custom Attributes : Time (s): cpu = 00:03:06 ; elapsed = 00:04:42 . Memory (MB): peak = 786.656 ; gain = 577.172
Finished Renaming Generated Nets : Time (s): cpu = 00:03:06 ; elapsed = 00:04:42 . Memory (MB): peak = 786.656 ; gain = 577.172

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    13|
|2     |CFGLUT5  |    37|
|3     |LUT1     |    10|
|4     |LUT2     |    37|
|5     |LUT3     |    68|
|6     |LUT4     |    77|
|7     |LUT5     |    95|
|8     |LUT6     |   247|
|9     |MUXF7    |     8|
|10    |RAMB18E1 |     1|
|11    |SRL16E   |    13|
|12    |SRLC16E  |     2|
|13    |SRLC32E  |    17|
|14    |FDRE     |   817|
|15    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:06 ; elapsed = 00:04:42 . Memory (MB): peak = 786.656 ; gain = 577.172
synth_design: Time (s): cpu = 00:02:58 ; elapsed = 00:04:08 . Memory (MB): peak = 786.656 ; gain = 498.590
