<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › infiniband › hw › ehca › hipz_hw.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>hipz_hw.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  IBM eServer eHCA Infiniband device driver for Linux on POWER</span>
<span class="cm"> *</span>
<span class="cm"> *  eHCA register definitions</span>
<span class="cm"> *</span>
<span class="cm"> *  Authors: Waleri Fomin &lt;fomin@de.ibm.com&gt;</span>
<span class="cm"> *           Christoph Raisch &lt;raisch@de.ibm.com&gt;</span>
<span class="cm"> *           Reinhard Ernst &lt;rernst@de.ibm.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (c) 2005 IBM Corporation</span>
<span class="cm"> *</span>
<span class="cm"> *  All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> *  This source code is distributed under a dual license of GPL v2.0 and OpenIB</span>
<span class="cm"> *  BSD.</span>
<span class="cm"> *</span>
<span class="cm"> * OpenIB BSD License</span>
<span class="cm"> *</span>
<span class="cm"> * Redistribution and use in source and binary forms, with or without</span>
<span class="cm"> * modification, are permitted provided that the following conditions are met:</span>
<span class="cm"> *</span>
<span class="cm"> * Redistributions of source code must retain the above copyright notice, this</span>
<span class="cm"> * list of conditions and the following disclaimer.</span>
<span class="cm"> *</span>
<span class="cm"> * Redistributions in binary form must reproduce the above copyright notice,</span>
<span class="cm"> * this list of conditions and the following disclaimer in the documentation</span>
<span class="cm"> * and/or other materials</span>
<span class="cm"> * provided with the distribution.</span>
<span class="cm"> *</span>
<span class="cm"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span>
<span class="cm"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span>
<span class="cm"> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span>
<span class="cm"> * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE</span>
<span class="cm"> * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span>
<span class="cm"> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span>
<span class="cm"> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR</span>
<span class="cm"> * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER</span>
<span class="cm"> * IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span>
<span class="cm"> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span>
<span class="cm"> * POSSIBILITY OF SUCH DAMAGE.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __HIPZ_HW_H__</span>
<span class="cp">#define __HIPZ_HW_H__</span>

<span class="cp">#include &quot;ehca_tools.h&quot;</span>

<span class="cp">#define EHCA_MAX_MTU 4</span>

<span class="cm">/* QP Table Entry Memory Map */</span>
<span class="k">struct</span> <span class="n">hipz_qptemm</span> <span class="p">{</span>
	<span class="n">u64</span> <span class="n">qpx_hcr</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_c</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_herr</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_aer</span><span class="p">;</span>
<span class="cm">/* 0x20*/</span>
	<span class="n">u64</span> <span class="n">qpx_sqa</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_sqc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_rqa</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_rqc</span><span class="p">;</span>
<span class="cm">/* 0x40*/</span>
	<span class="n">u64</span> <span class="n">qpx_st</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_pmstate</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_pmfa</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_pkey</span><span class="p">;</span>
<span class="cm">/* 0x60*/</span>
	<span class="n">u64</span> <span class="n">qpx_pkeya</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_pkeyb</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_pkeyc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_pkeyd</span><span class="p">;</span>
<span class="cm">/* 0x80*/</span>
	<span class="n">u64</span> <span class="n">qpx_qkey</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_dqp</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_dlidp</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_portp</span><span class="p">;</span>
<span class="cm">/* 0xa0*/</span>
	<span class="n">u64</span> <span class="n">qpx_slidp</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_slidpp</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_dlida</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_porta</span><span class="p">;</span>
<span class="cm">/* 0xc0*/</span>
	<span class="n">u64</span> <span class="n">qpx_slida</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_slidpa</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_slvl</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_ipd</span><span class="p">;</span>
<span class="cm">/* 0xe0*/</span>
	<span class="n">u64</span> <span class="n">qpx_mtu</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_lato</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_rlimit</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_rnrlimit</span><span class="p">;</span>
<span class="cm">/* 0x100*/</span>
	<span class="n">u64</span> <span class="n">qpx_t</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_sqhp</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_sqptp</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_nspsn</span><span class="p">;</span>
<span class="cm">/* 0x120*/</span>
	<span class="n">u64</span> <span class="n">qpx_nspsnhwm</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">reserved1</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_sdsi</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_sdsbc</span><span class="p">;</span>
<span class="cm">/* 0x140*/</span>
	<span class="n">u64</span> <span class="n">qpx_sqwsize</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_sqwts</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_lsn</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_nssn</span><span class="p">;</span>
<span class="cm">/* 0x160 */</span>
	<span class="n">u64</span> <span class="n">qpx_mor</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_cor</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_sqsize</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_erc</span><span class="p">;</span>
<span class="cm">/* 0x180*/</span>
	<span class="n">u64</span> <span class="n">qpx_rnrrc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_ernrwt</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_rnrresp</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_lmsna</span><span class="p">;</span>
<span class="cm">/* 0x1a0 */</span>
	<span class="n">u64</span> <span class="n">qpx_sqhpc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_sqcptp</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_sigt</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_wqecnt</span><span class="p">;</span>
<span class="cm">/* 0x1c0*/</span>
	<span class="n">u64</span> <span class="n">qpx_rqhp</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_rqptp</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_rqsize</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_nrr</span><span class="p">;</span>
<span class="cm">/* 0x1e0*/</span>
	<span class="n">u64</span> <span class="n">qpx_rdmac</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_nrpsn</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_lapsn</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_lcr</span><span class="p">;</span>
<span class="cm">/* 0x200*/</span>
	<span class="n">u64</span> <span class="n">qpx_rwc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_rwva</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_rdsi</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_rdsbc</span><span class="p">;</span>
<span class="cm">/* 0x220*/</span>
	<span class="n">u64</span> <span class="n">qpx_rqwsize</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_crmsn</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_rdd</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_larpsn</span><span class="p">;</span>
<span class="cm">/* 0x240*/</span>
	<span class="n">u64</span> <span class="n">qpx_pd</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_scqn</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_rcqn</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_aeqn</span><span class="p">;</span>
<span class="cm">/* 0x260*/</span>
	<span class="n">u64</span> <span class="n">qpx_aaelog</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_ram</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_rdmaqe0</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_rdmaqe1</span><span class="p">;</span>
<span class="cm">/* 0x280*/</span>
	<span class="n">u64</span> <span class="n">qpx_rdmaqe2</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_rdmaqe3</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpx_nrpsnhwm</span><span class="p">;</span>
<span class="cm">/* 0x298*/</span>
	<span class="n">u64</span> <span class="n">reserved</span><span class="p">[(</span><span class="mh">0x400</span> <span class="o">-</span> <span class="mh">0x298</span><span class="p">)</span> <span class="o">/</span> <span class="mi">8</span><span class="p">];</span>
<span class="cm">/* 0x400 extended data */</span>
	<span class="n">u64</span> <span class="n">reserved_ext</span><span class="p">[(</span><span class="mh">0x500</span> <span class="o">-</span> <span class="mh">0x400</span><span class="p">)</span> <span class="o">/</span> <span class="mi">8</span><span class="p">];</span>
<span class="cm">/* 0x500 */</span>
	<span class="n">u64</span> <span class="n">reserved2</span><span class="p">[(</span><span class="mh">0x1000</span> <span class="o">-</span> <span class="mh">0x500</span><span class="p">)</span> <span class="o">/</span> <span class="mi">8</span><span class="p">];</span>
<span class="cm">/* 0x1000      */</span>
<span class="p">};</span>

<span class="cp">#define QPX_SQADDER EHCA_BMASK_IBM(48, 63)</span>
<span class="cp">#define QPX_RQADDER EHCA_BMASK_IBM(48, 63)</span>
<span class="cp">#define QPX_AAELOG_RESET_SRQ_LIMIT EHCA_BMASK_IBM(3, 3)</span>

<span class="cp">#define QPTEMM_OFFSET(x) offsetof(struct hipz_qptemm, x)</span>

<span class="cm">/* MRMWPT Entry Memory Map */</span>
<span class="k">struct</span> <span class="n">hipz_mrmwmm</span> <span class="p">{</span>
	<span class="cm">/* 0x00 */</span>
	<span class="n">u64</span> <span class="n">mrx_hcr</span><span class="p">;</span>

	<span class="n">u64</span> <span class="n">mrx_c</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">mrx_herr</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">mrx_aer</span><span class="p">;</span>
	<span class="cm">/* 0x20 */</span>
	<span class="n">u64</span> <span class="n">mrx_pp</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">reserved1</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">reserved2</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">reserved3</span><span class="p">;</span>
	<span class="cm">/* 0x40 */</span>
	<span class="n">u64</span> <span class="n">reserved4</span><span class="p">[(</span><span class="mh">0x200</span> <span class="o">-</span> <span class="mh">0x40</span><span class="p">)</span> <span class="o">/</span> <span class="mi">8</span><span class="p">];</span>
	<span class="cm">/* 0x200 */</span>
	<span class="n">u64</span> <span class="n">mrx_ctl</span><span class="p">[</span><span class="mi">64</span><span class="p">];</span>

<span class="p">};</span>

<span class="cp">#define MRMWMM_OFFSET(x) offsetof(struct hipz_mrmwmm, x)</span>

<span class="k">struct</span> <span class="n">hipz_qpedmm</span> <span class="p">{</span>
	<span class="cm">/* 0x00 */</span>
	<span class="n">u64</span> <span class="n">reserved0</span><span class="p">[(</span><span class="mh">0x400</span><span class="p">)</span> <span class="o">/</span> <span class="mi">8</span><span class="p">];</span>
	<span class="cm">/* 0x400 */</span>
	<span class="n">u64</span> <span class="n">qpedx_phh</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpedx_ppsgp</span><span class="p">;</span>
	<span class="cm">/* 0x410 */</span>
	<span class="n">u64</span> <span class="n">qpedx_ppsgu</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpedx_ppdgp</span><span class="p">;</span>
	<span class="cm">/* 0x420 */</span>
	<span class="n">u64</span> <span class="n">qpedx_ppdgu</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpedx_aph</span><span class="p">;</span>
	<span class="cm">/* 0x430 */</span>
	<span class="n">u64</span> <span class="n">qpedx_apsgp</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpedx_apsgu</span><span class="p">;</span>
	<span class="cm">/* 0x440 */</span>
	<span class="n">u64</span> <span class="n">qpedx_apdgp</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpedx_apdgu</span><span class="p">;</span>
	<span class="cm">/* 0x450 */</span>
	<span class="n">u64</span> <span class="n">qpedx_apav</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpedx_apsav</span><span class="p">;</span>
	<span class="cm">/* 0x460  */</span>
	<span class="n">u64</span> <span class="n">qpedx_hcr</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">reserved1</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="cm">/* 0x488 */</span>
	<span class="n">u64</span> <span class="n">qpedx_rrl0</span><span class="p">;</span>
	<span class="cm">/* 0x490 */</span>
	<span class="n">u64</span> <span class="n">qpedx_rrrkey0</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpedx_rrva0</span><span class="p">;</span>
	<span class="cm">/* 0x4a0 */</span>
	<span class="n">u64</span> <span class="n">reserved2</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpedx_rrl1</span><span class="p">;</span>
	<span class="cm">/* 0x4b0 */</span>
	<span class="n">u64</span> <span class="n">qpedx_rrrkey1</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpedx_rrva1</span><span class="p">;</span>
	<span class="cm">/* 0x4c0 */</span>
	<span class="n">u64</span> <span class="n">reserved3</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpedx_rrl2</span><span class="p">;</span>
	<span class="cm">/* 0x4d0 */</span>
	<span class="n">u64</span> <span class="n">qpedx_rrrkey2</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpedx_rrva2</span><span class="p">;</span>
	<span class="cm">/* 0x4e0 */</span>
	<span class="n">u64</span> <span class="n">reserved4</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpedx_rrl3</span><span class="p">;</span>
	<span class="cm">/* 0x4f0 */</span>
	<span class="n">u64</span> <span class="n">qpedx_rrrkey3</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">qpedx_rrva3</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define QPEDMM_OFFSET(x) offsetof(struct hipz_qpedmm, x)</span>

<span class="cm">/* CQ Table Entry Memory Map */</span>
<span class="k">struct</span> <span class="n">hipz_cqtemm</span> <span class="p">{</span>
	<span class="n">u64</span> <span class="n">cqx_hcr</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">cqx_c</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">cqx_herr</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">cqx_aer</span><span class="p">;</span>
<span class="cm">/* 0x20  */</span>
	<span class="n">u64</span> <span class="n">cqx_ptp</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">cqx_tp</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">cqx_fec</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">cqx_feca</span><span class="p">;</span>
<span class="cm">/* 0x40  */</span>
	<span class="n">u64</span> <span class="n">cqx_ep</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">cqx_eq</span><span class="p">;</span>
<span class="cm">/* 0x50  */</span>
	<span class="n">u64</span> <span class="n">reserved1</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">cqx_n0</span><span class="p">;</span>
<span class="cm">/* 0x60  */</span>
	<span class="n">u64</span> <span class="n">cqx_n1</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">reserved2</span><span class="p">[(</span><span class="mh">0x1000</span> <span class="o">-</span> <span class="mh">0x60</span><span class="p">)</span> <span class="o">/</span> <span class="mi">8</span><span class="p">];</span>
<span class="cm">/* 0x1000 */</span>
<span class="p">};</span>

<span class="cp">#define CQX_FEC_CQE_CNT           EHCA_BMASK_IBM(32, 63)</span>
<span class="cp">#define CQX_FECADDER              EHCA_BMASK_IBM(32, 63)</span>
<span class="cp">#define CQX_N0_GENERATE_SOLICITED_COMP_EVENT EHCA_BMASK_IBM(0, 0)</span>
<span class="cp">#define CQX_N1_GENERATE_COMP_EVENT EHCA_BMASK_IBM(0, 0)</span>

<span class="cp">#define CQTEMM_OFFSET(x) offsetof(struct hipz_cqtemm, x)</span>

<span class="cm">/* EQ Table Entry Memory Map */</span>
<span class="k">struct</span> <span class="n">hipz_eqtemm</span> <span class="p">{</span>
	<span class="n">u64</span> <span class="n">eqx_hcr</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">eqx_c</span><span class="p">;</span>

	<span class="n">u64</span> <span class="n">eqx_herr</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">eqx_aer</span><span class="p">;</span>
<span class="cm">/* 0x20 */</span>
	<span class="n">u64</span> <span class="n">eqx_ptp</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">eqx_tp</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">eqx_ssba</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">eqx_psba</span><span class="p">;</span>

<span class="cm">/* 0x40 */</span>
	<span class="n">u64</span> <span class="n">eqx_cec</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">eqx_meql</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">eqx_xisbi</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">eqx_xisc</span><span class="p">;</span>
<span class="cm">/* 0x60 */</span>
	<span class="n">u64</span> <span class="n">eqx_it</span><span class="p">;</span>

<span class="p">};</span>

<span class="cp">#define EQTEMM_OFFSET(x) offsetof(struct hipz_eqtemm, x)</span>

<span class="cm">/* access control defines for MR/MW */</span>
<span class="cp">#define HIPZ_ACCESSCTRL_L_WRITE  0x00800000</span>
<span class="cp">#define HIPZ_ACCESSCTRL_R_WRITE  0x00400000</span>
<span class="cp">#define HIPZ_ACCESSCTRL_R_READ   0x00200000</span>
<span class="cp">#define HIPZ_ACCESSCTRL_R_ATOMIC 0x00100000</span>
<span class="cp">#define HIPZ_ACCESSCTRL_MW_BIND  0x00080000</span>

<span class="cm">/* query hca response block */</span>
<span class="k">struct</span> <span class="n">hipz_query_hca</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">cur_reliable_dg</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cur_qp</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cur_cq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cur_eq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cur_mr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cur_mw</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cur_ee_context</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cur_mcast_grp</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cur_qp_attached_mcast_grp</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cur_ipv6_qp</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cur_eth_qp</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cur_hp_mr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved2</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">max_rd_domain</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_qp</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_cq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_eq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_mr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_hp_mr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_mw</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_mrwpte</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_special_mrwpte</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_rd_ee_context</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_mcast_grp</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_total_mcast_qp_attach</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_mcast_qp_attach</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_raw_ipv6_qp</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_raw_ethy_qp</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">internal_clock_frequency</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_pd</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_ah</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_cqe</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_wqes_wq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_partitions</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_rr_ee_context</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_rr_qp</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_rr_hca</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_act_wqs_ee_context</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_act_wqs_qp</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_sge</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_sge_rd</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">memory_page_size_supported</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">max_mr_size</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">local_ca_ack_delay</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">num_ports</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">vendor_id</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">vendor_part_id</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hw_ver</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">node_guid</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">hca_cap_indicators</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">data_counter_register_size</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_shared_rq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_isns_eq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_neq</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="cp">#define HCA_CAP_AH_PORT_NR_CHECK      EHCA_BMASK_IBM( 0,  0)</span>
<span class="cp">#define HCA_CAP_ATOMIC                EHCA_BMASK_IBM( 1,  1)</span>
<span class="cp">#define HCA_CAP_AUTO_PATH_MIG         EHCA_BMASK_IBM( 2,  2)</span>
<span class="cp">#define HCA_CAP_BAD_P_KEY_CTR         EHCA_BMASK_IBM( 3,  3)</span>
<span class="cp">#define HCA_CAP_SQD_RTS_PORT_CHANGE   EHCA_BMASK_IBM( 4,  4)</span>
<span class="cp">#define HCA_CAP_CUR_QP_STATE_MOD      EHCA_BMASK_IBM( 5,  5)</span>
<span class="cp">#define HCA_CAP_INIT_TYPE             EHCA_BMASK_IBM( 6,  6)</span>
<span class="cp">#define HCA_CAP_PORT_ACTIVE_EVENT     EHCA_BMASK_IBM( 7,  7)</span>
<span class="cp">#define HCA_CAP_Q_KEY_VIOL_CTR        EHCA_BMASK_IBM( 8,  8)</span>
<span class="cp">#define HCA_CAP_WQE_RESIZE            EHCA_BMASK_IBM( 9,  9)</span>
<span class="cp">#define HCA_CAP_RAW_PACKET_MCAST      EHCA_BMASK_IBM(10, 10)</span>
<span class="cp">#define HCA_CAP_SHUTDOWN_PORT         EHCA_BMASK_IBM(11, 11)</span>
<span class="cp">#define HCA_CAP_RC_LL_QP              EHCA_BMASK_IBM(12, 12)</span>
<span class="cp">#define HCA_CAP_SRQ                   EHCA_BMASK_IBM(13, 13)</span>
<span class="cp">#define HCA_CAP_UD_LL_QP              EHCA_BMASK_IBM(16, 16)</span>
<span class="cp">#define HCA_CAP_RESIZE_MR             EHCA_BMASK_IBM(17, 17)</span>
<span class="cp">#define HCA_CAP_MINI_QP               EHCA_BMASK_IBM(18, 18)</span>
<span class="cp">#define HCA_CAP_H_ALLOC_RES_SYNC      EHCA_BMASK_IBM(19, 19)</span>

<span class="cm">/* query port response block */</span>
<span class="k">struct</span> <span class="n">hipz_query_port</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">state</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bad_pkey_cntr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">lmc</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">lid</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">subnet_timeout</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">qkey_viol_cntr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sm_sl</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sm_lid</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">capability_mask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">init_type_reply</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pkey_tbl_len</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gid_tbl_len</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">gid_prefix</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">port_nr</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">pkey_entries</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
	<span class="n">u8</span>  <span class="n">reserved1</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">trent_size</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">trbuf_size</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">max_msg_sz</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_mtu</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">vl_cap</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">phys_pstate</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">phys_state</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">phys_speed</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">phys_width</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">reserved2</span><span class="p">[</span><span class="mi">1884</span><span class="p">];</span>
	<span class="n">u64</span> <span class="n">guid_entries</span><span class="p">[</span><span class="mi">255</span><span class="p">];</span>
<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
