
012_Counting_Semaphore.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006fbc  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000130  080071bc  080071bc  000081bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080072ec  080072ec  00009064  2**0
                  CONTENTS
  4 .ARM          00000008  080072ec  080072ec  000082ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080072f4  080072f4  00009064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080072f4  080072f4  000082f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080072f8  080072f8  000082f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  080072fc  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000bce4  20000064  08007360  00009064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000bd48  08007360  00009d48  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00009064  2**0
                  CONTENTS, READONLY
 12 .debug_info   000152fe  00000000  00000000  00009092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002dee  00000000  00000000  0001e390  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001288  00000000  00000000  00021180  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e82  00000000  00000000  00022408  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b0ba  00000000  00000000  0002328a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000183fe  00000000  00000000  0004e344  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010b8a8  00000000  00000000  00066742  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00171fea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000530c  00000000  00000000  00172030  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  0017733c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000064 	.word	0x20000064
 800021c:	00000000 	.word	0x00000000
 8000220:	080071a4 	.word	0x080071a4

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000068 	.word	0x20000068
 800023c:	080071a4 	.word	0x080071a4

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96a 	b.w	80005dc <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	460c      	mov	r4, r1
 8000328:	2b00      	cmp	r3, #0
 800032a:	d14e      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032c:	4694      	mov	ip, r2
 800032e:	458c      	cmp	ip, r1
 8000330:	4686      	mov	lr, r0
 8000332:	fab2 f282 	clz	r2, r2
 8000336:	d962      	bls.n	80003fe <__udivmoddi4+0xde>
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0320 	rsb	r3, r2, #32
 800033e:	4091      	lsls	r1, r2
 8000340:	fa20 f303 	lsr.w	r3, r0, r3
 8000344:	fa0c fc02 	lsl.w	ip, ip, r2
 8000348:	4319      	orrs	r1, r3
 800034a:	fa00 fe02 	lsl.w	lr, r0, r2
 800034e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000352:	fa1f f68c 	uxth.w	r6, ip
 8000356:	fbb1 f4f7 	udiv	r4, r1, r7
 800035a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800035e:	fb07 1114 	mls	r1, r7, r4, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb04 f106 	mul.w	r1, r4, r6
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f104 30ff 	add.w	r0, r4, #4294967295
 8000376:	f080 8112 	bcs.w	800059e <__udivmoddi4+0x27e>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 810f 	bls.w	800059e <__udivmoddi4+0x27e>
 8000380:	3c02      	subs	r4, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a59      	subs	r1, r3, r1
 8000386:	fa1f f38e 	uxth.w	r3, lr
 800038a:	fbb1 f0f7 	udiv	r0, r1, r7
 800038e:	fb07 1110 	mls	r1, r7, r0, r1
 8000392:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000396:	fb00 f606 	mul.w	r6, r0, r6
 800039a:	429e      	cmp	r6, r3
 800039c:	d90a      	bls.n	80003b4 <__udivmoddi4+0x94>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003a6:	f080 80fc 	bcs.w	80005a2 <__udivmoddi4+0x282>
 80003aa:	429e      	cmp	r6, r3
 80003ac:	f240 80f9 	bls.w	80005a2 <__udivmoddi4+0x282>
 80003b0:	4463      	add	r3, ip
 80003b2:	3802      	subs	r0, #2
 80003b4:	1b9b      	subs	r3, r3, r6
 80003b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003ba:	2100      	movs	r1, #0
 80003bc:	b11d      	cbz	r5, 80003c6 <__udivmoddi4+0xa6>
 80003be:	40d3      	lsrs	r3, r2
 80003c0:	2200      	movs	r2, #0
 80003c2:	e9c5 3200 	strd	r3, r2, [r5]
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d905      	bls.n	80003da <__udivmoddi4+0xba>
 80003ce:	b10d      	cbz	r5, 80003d4 <__udivmoddi4+0xb4>
 80003d0:	e9c5 0100 	strd	r0, r1, [r5]
 80003d4:	2100      	movs	r1, #0
 80003d6:	4608      	mov	r0, r1
 80003d8:	e7f5      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003da:	fab3 f183 	clz	r1, r3
 80003de:	2900      	cmp	r1, #0
 80003e0:	d146      	bne.n	8000470 <__udivmoddi4+0x150>
 80003e2:	42a3      	cmp	r3, r4
 80003e4:	d302      	bcc.n	80003ec <__udivmoddi4+0xcc>
 80003e6:	4290      	cmp	r0, r2
 80003e8:	f0c0 80f0 	bcc.w	80005cc <__udivmoddi4+0x2ac>
 80003ec:	1a86      	subs	r6, r0, r2
 80003ee:	eb64 0303 	sbc.w	r3, r4, r3
 80003f2:	2001      	movs	r0, #1
 80003f4:	2d00      	cmp	r5, #0
 80003f6:	d0e6      	beq.n	80003c6 <__udivmoddi4+0xa6>
 80003f8:	e9c5 6300 	strd	r6, r3, [r5]
 80003fc:	e7e3      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003fe:	2a00      	cmp	r2, #0
 8000400:	f040 8090 	bne.w	8000524 <__udivmoddi4+0x204>
 8000404:	eba1 040c 	sub.w	r4, r1, ip
 8000408:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800040c:	fa1f f78c 	uxth.w	r7, ip
 8000410:	2101      	movs	r1, #1
 8000412:	fbb4 f6f8 	udiv	r6, r4, r8
 8000416:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800041a:	fb08 4416 	mls	r4, r8, r6, r4
 800041e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000422:	fb07 f006 	mul.w	r0, r7, r6
 8000426:	4298      	cmp	r0, r3
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x11c>
 800042a:	eb1c 0303 	adds.w	r3, ip, r3
 800042e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x11a>
 8000434:	4298      	cmp	r0, r3
 8000436:	f200 80cd 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 800043a:	4626      	mov	r6, r4
 800043c:	1a1c      	subs	r4, r3, r0
 800043e:	fa1f f38e 	uxth.w	r3, lr
 8000442:	fbb4 f0f8 	udiv	r0, r4, r8
 8000446:	fb08 4410 	mls	r4, r8, r0, r4
 800044a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800044e:	fb00 f707 	mul.w	r7, r0, r7
 8000452:	429f      	cmp	r7, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x148>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 34ff 	add.w	r4, r0, #4294967295
 800045e:	d202      	bcs.n	8000466 <__udivmoddi4+0x146>
 8000460:	429f      	cmp	r7, r3
 8000462:	f200 80b0 	bhi.w	80005c6 <__udivmoddi4+0x2a6>
 8000466:	4620      	mov	r0, r4
 8000468:	1bdb      	subs	r3, r3, r7
 800046a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800046e:	e7a5      	b.n	80003bc <__udivmoddi4+0x9c>
 8000470:	f1c1 0620 	rsb	r6, r1, #32
 8000474:	408b      	lsls	r3, r1
 8000476:	fa22 f706 	lsr.w	r7, r2, r6
 800047a:	431f      	orrs	r7, r3
 800047c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000480:	fa04 f301 	lsl.w	r3, r4, r1
 8000484:	ea43 030c 	orr.w	r3, r3, ip
 8000488:	40f4      	lsrs	r4, r6
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	0c38      	lsrs	r0, r7, #16
 8000490:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000494:	fbb4 fef0 	udiv	lr, r4, r0
 8000498:	fa1f fc87 	uxth.w	ip, r7
 800049c:	fb00 441e 	mls	r4, r0, lr, r4
 80004a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004a4:	fb0e f90c 	mul.w	r9, lr, ip
 80004a8:	45a1      	cmp	r9, r4
 80004aa:	fa02 f201 	lsl.w	r2, r2, r1
 80004ae:	d90a      	bls.n	80004c6 <__udivmoddi4+0x1a6>
 80004b0:	193c      	adds	r4, r7, r4
 80004b2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004b6:	f080 8084 	bcs.w	80005c2 <__udivmoddi4+0x2a2>
 80004ba:	45a1      	cmp	r9, r4
 80004bc:	f240 8081 	bls.w	80005c2 <__udivmoddi4+0x2a2>
 80004c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	eba4 0409 	sub.w	r4, r4, r9
 80004ca:	fa1f f983 	uxth.w	r9, r3
 80004ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80004d2:	fb00 4413 	mls	r4, r0, r3, r4
 80004d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004da:	fb03 fc0c 	mul.w	ip, r3, ip
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d907      	bls.n	80004f2 <__udivmoddi4+0x1d2>
 80004e2:	193c      	adds	r4, r7, r4
 80004e4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004e8:	d267      	bcs.n	80005ba <__udivmoddi4+0x29a>
 80004ea:	45a4      	cmp	ip, r4
 80004ec:	d965      	bls.n	80005ba <__udivmoddi4+0x29a>
 80004ee:	3b02      	subs	r3, #2
 80004f0:	443c      	add	r4, r7
 80004f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004f6:	fba0 9302 	umull	r9, r3, r0, r2
 80004fa:	eba4 040c 	sub.w	r4, r4, ip
 80004fe:	429c      	cmp	r4, r3
 8000500:	46ce      	mov	lr, r9
 8000502:	469c      	mov	ip, r3
 8000504:	d351      	bcc.n	80005aa <__udivmoddi4+0x28a>
 8000506:	d04e      	beq.n	80005a6 <__udivmoddi4+0x286>
 8000508:	b155      	cbz	r5, 8000520 <__udivmoddi4+0x200>
 800050a:	ebb8 030e 	subs.w	r3, r8, lr
 800050e:	eb64 040c 	sbc.w	r4, r4, ip
 8000512:	fa04 f606 	lsl.w	r6, r4, r6
 8000516:	40cb      	lsrs	r3, r1
 8000518:	431e      	orrs	r6, r3
 800051a:	40cc      	lsrs	r4, r1
 800051c:	e9c5 6400 	strd	r6, r4, [r5]
 8000520:	2100      	movs	r1, #0
 8000522:	e750      	b.n	80003c6 <__udivmoddi4+0xa6>
 8000524:	f1c2 0320 	rsb	r3, r2, #32
 8000528:	fa20 f103 	lsr.w	r1, r0, r3
 800052c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000530:	fa24 f303 	lsr.w	r3, r4, r3
 8000534:	4094      	lsls	r4, r2
 8000536:	430c      	orrs	r4, r1
 8000538:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800053c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000540:	fa1f f78c 	uxth.w	r7, ip
 8000544:	fbb3 f0f8 	udiv	r0, r3, r8
 8000548:	fb08 3110 	mls	r1, r8, r0, r3
 800054c:	0c23      	lsrs	r3, r4, #16
 800054e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000552:	fb00 f107 	mul.w	r1, r0, r7
 8000556:	4299      	cmp	r1, r3
 8000558:	d908      	bls.n	800056c <__udivmoddi4+0x24c>
 800055a:	eb1c 0303 	adds.w	r3, ip, r3
 800055e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000562:	d22c      	bcs.n	80005be <__udivmoddi4+0x29e>
 8000564:	4299      	cmp	r1, r3
 8000566:	d92a      	bls.n	80005be <__udivmoddi4+0x29e>
 8000568:	3802      	subs	r0, #2
 800056a:	4463      	add	r3, ip
 800056c:	1a5b      	subs	r3, r3, r1
 800056e:	b2a4      	uxth	r4, r4
 8000570:	fbb3 f1f8 	udiv	r1, r3, r8
 8000574:	fb08 3311 	mls	r3, r8, r1, r3
 8000578:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800057c:	fb01 f307 	mul.w	r3, r1, r7
 8000580:	42a3      	cmp	r3, r4
 8000582:	d908      	bls.n	8000596 <__udivmoddi4+0x276>
 8000584:	eb1c 0404 	adds.w	r4, ip, r4
 8000588:	f101 36ff 	add.w	r6, r1, #4294967295
 800058c:	d213      	bcs.n	80005b6 <__udivmoddi4+0x296>
 800058e:	42a3      	cmp	r3, r4
 8000590:	d911      	bls.n	80005b6 <__udivmoddi4+0x296>
 8000592:	3902      	subs	r1, #2
 8000594:	4464      	add	r4, ip
 8000596:	1ae4      	subs	r4, r4, r3
 8000598:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800059c:	e739      	b.n	8000412 <__udivmoddi4+0xf2>
 800059e:	4604      	mov	r4, r0
 80005a0:	e6f0      	b.n	8000384 <__udivmoddi4+0x64>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e706      	b.n	80003b4 <__udivmoddi4+0x94>
 80005a6:	45c8      	cmp	r8, r9
 80005a8:	d2ae      	bcs.n	8000508 <__udivmoddi4+0x1e8>
 80005aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80005b2:	3801      	subs	r0, #1
 80005b4:	e7a8      	b.n	8000508 <__udivmoddi4+0x1e8>
 80005b6:	4631      	mov	r1, r6
 80005b8:	e7ed      	b.n	8000596 <__udivmoddi4+0x276>
 80005ba:	4603      	mov	r3, r0
 80005bc:	e799      	b.n	80004f2 <__udivmoddi4+0x1d2>
 80005be:	4630      	mov	r0, r6
 80005c0:	e7d4      	b.n	800056c <__udivmoddi4+0x24c>
 80005c2:	46d6      	mov	lr, sl
 80005c4:	e77f      	b.n	80004c6 <__udivmoddi4+0x1a6>
 80005c6:	4463      	add	r3, ip
 80005c8:	3802      	subs	r0, #2
 80005ca:	e74d      	b.n	8000468 <__udivmoddi4+0x148>
 80005cc:	4606      	mov	r6, r0
 80005ce:	4623      	mov	r3, r4
 80005d0:	4608      	mov	r0, r1
 80005d2:	e70f      	b.n	80003f4 <__udivmoddi4+0xd4>
 80005d4:	3e02      	subs	r6, #2
 80005d6:	4463      	add	r3, ip
 80005d8:	e730      	b.n	800043c <__udivmoddi4+0x11c>
 80005da:	bf00      	nop

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80005e0:	b480      	push	{r7}
 80005e2:	b083      	sub	sp, #12
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	4603      	mov	r3, r0
 80005e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	db0c      	blt.n	800060c <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005f2:	79fb      	ldrb	r3, [r7, #7]
 80005f4:	f003 021f 	and.w	r2, r3, #31
 80005f8:	4907      	ldr	r1, [pc, #28]	@ (8000618 <__NVIC_SetPendingIRQ+0x38>)
 80005fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005fe:	095b      	lsrs	r3, r3, #5
 8000600:	2001      	movs	r0, #1
 8000602:	fa00 f202 	lsl.w	r2, r0, r2
 8000606:	3340      	adds	r3, #64	@ 0x40
 8000608:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800060c:	bf00      	nop
 800060e:	370c      	adds	r7, #12
 8000610:	46bd      	mov	sp, r7
 8000612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000616:	4770      	bx	lr
 8000618:	e000e100 	.word	0xe000e100

0800061c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000622:	f000 fc1e 	bl	8000e62 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000626:	f000 f83f 	bl	80006a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800062a:	f000 f8c9 	bl	80007c0 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800062e:	f000 f897 	bl	8000760 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  sprintf(usr_msg,"Demo of usage of counting semaphore\r\n");
 8000632:	4916      	ldr	r1, [pc, #88]	@ (800068c <main+0x70>)
 8000634:	4816      	ldr	r0, [pc, #88]	@ (8000690 <main+0x74>)
 8000636:	f006 f915 	bl	8006864 <siprintf>
  	printmsg(usr_msg);
 800063a:	4815      	ldr	r0, [pc, #84]	@ (8000690 <main+0x74>)
 800063c:	f000 fa08 	bl	8000a50 <printmsg>


      /* Before a semaphore is used it must be explicitly created.  In this example
  	a counting semaphore is created.  The semaphore is created to have a maximum
  	count value of 10, and an initial count value of 0. */
      xCountingSemaphore = xSemaphoreCreateCounting( 10, 0 );
 8000640:	2100      	movs	r1, #0
 8000642:	200a      	movs	r0, #10
 8000644:	f003 f9d7 	bl	80039f6 <xQueueCreateCountingSemaphore>
 8000648:	4603      	mov	r3, r0
 800064a:	4a12      	ldr	r2, [pc, #72]	@ (8000694 <main+0x78>)
 800064c:	6013      	str	r3, [r2, #0]

      /* Check the semaphore was created successfully. */
      	if( xCountingSemaphore != NULL )
 800064e:	4b11      	ldr	r3, [pc, #68]	@ (8000694 <main+0x78>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	2b00      	cmp	r3, #0
 8000654:	d018      	beq.n	8000688 <main+0x6c>

      		/* Create the 'handler' task.  This is the task that will be synchronized
      		with the interrupt.  The handler task is created with a high priority to
      		ensure it runs immediately after the interrupt exits.  In this case a
      		priority of 3 is chosen. */
      		xTaskCreate( vHandlerTask, "Handler", 500, NULL, 1, NULL );
 8000656:	2300      	movs	r3, #0
 8000658:	9301      	str	r3, [sp, #4]
 800065a:	2301      	movs	r3, #1
 800065c:	9300      	str	r3, [sp, #0]
 800065e:	2300      	movs	r3, #0
 8000660:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000664:	490c      	ldr	r1, [pc, #48]	@ (8000698 <main+0x7c>)
 8000666:	480d      	ldr	r0, [pc, #52]	@ (800069c <main+0x80>)
 8000668:	f003 ff01 	bl	800446e <xTaskCreate>

      		/* Create the task that will periodically generate a software interrupt.
      		This is created with a priority below the handler task to ensure it will
      		get preempted each time the handler task exist the Blocked state. */
      		xTaskCreate( vPeriodicTask, "Periodic", 500, NULL, 3, NULL );
 800066c:	2300      	movs	r3, #0
 800066e:	9301      	str	r3, [sp, #4]
 8000670:	2303      	movs	r3, #3
 8000672:	9300      	str	r3, [sp, #0]
 8000674:	2300      	movs	r3, #0
 8000676:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800067a:	4909      	ldr	r1, [pc, #36]	@ (80006a0 <main+0x84>)
 800067c:	4809      	ldr	r0, [pc, #36]	@ (80006a4 <main+0x88>)
 800067e:	f003 fef6 	bl	800446e <xTaskCreate>

      		/* Start the scheduler so the created tasks start executing. */
      		vTaskStartScheduler();
 8000682:	f004 f8c5 	bl	8004810 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8000686:	bf00      	nop
 8000688:	bf00      	nop
 800068a:	e7fd      	b.n	8000688 <main+0x6c>
 800068c:	080071bc 	.word	0x080071bc
 8000690:	20000080 	.word	0x20000080
 8000694:	20000204 	.word	0x20000204
 8000698:	080071e4 	.word	0x080071e4
 800069c:	080009d9 	.word	0x080009d9
 80006a0:	080071ec 	.word	0x080071ec
 80006a4:	08000a0d 	.word	0x08000a0d

080006a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b094      	sub	sp, #80	@ 0x50
 80006ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ae:	f107 031c 	add.w	r3, r7, #28
 80006b2:	2234      	movs	r2, #52	@ 0x34
 80006b4:	2100      	movs	r1, #0
 80006b6:	4618      	mov	r0, r3
 80006b8:	f006 f8f4 	bl	80068a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006bc:	f107 0308 	add.w	r3, r7, #8
 80006c0:	2200      	movs	r2, #0
 80006c2:	601a      	str	r2, [r3, #0]
 80006c4:	605a      	str	r2, [r3, #4]
 80006c6:	609a      	str	r2, [r3, #8]
 80006c8:	60da      	str	r2, [r3, #12]
 80006ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006cc:	4b22      	ldr	r3, [pc, #136]	@ (8000758 <SystemClock_Config+0xb0>)
 80006ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006d0:	4a21      	ldr	r2, [pc, #132]	@ (8000758 <SystemClock_Config+0xb0>)
 80006d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80006d8:	4b1f      	ldr	r3, [pc, #124]	@ (8000758 <SystemClock_Config+0xb0>)
 80006da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006e0:	607b      	str	r3, [r7, #4]
 80006e2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006e4:	4b1d      	ldr	r3, [pc, #116]	@ (800075c <SystemClock_Config+0xb4>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006ec:	4a1b      	ldr	r2, [pc, #108]	@ (800075c <SystemClock_Config+0xb4>)
 80006ee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006f2:	6013      	str	r3, [r2, #0]
 80006f4:	4b19      	ldr	r3, [pc, #100]	@ (800075c <SystemClock_Config+0xb4>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006fc:	603b      	str	r3, [r7, #0]
 80006fe:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000700:	2302      	movs	r3, #2
 8000702:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000704:	2301      	movs	r3, #1
 8000706:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000708:	2310      	movs	r3, #16
 800070a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800070c:	2300      	movs	r3, #0
 800070e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000710:	f107 031c 	add.w	r3, r7, #28
 8000714:	4618      	mov	r0, r3
 8000716:	f000 fe79 	bl	800140c <HAL_RCC_OscConfig>
 800071a:	4603      	mov	r3, r0
 800071c:	2b00      	cmp	r3, #0
 800071e:	d001      	beq.n	8000724 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8000720:	f000 fa04 	bl	8000b2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000724:	230f      	movs	r3, #15
 8000726:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000728:	2300      	movs	r3, #0
 800072a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800072c:	2300      	movs	r3, #0
 800072e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000730:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000734:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000736:	2300      	movs	r3, #0
 8000738:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800073a:	f107 0308 	add.w	r3, r7, #8
 800073e:	2100      	movs	r1, #0
 8000740:	4618      	mov	r0, r3
 8000742:	f001 f911 	bl	8001968 <HAL_RCC_ClockConfig>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d001      	beq.n	8000750 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 800074c:	f000 f9ee 	bl	8000b2c <Error_Handler>
  }
}
 8000750:	bf00      	nop
 8000752:	3750      	adds	r7, #80	@ 0x50
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}
 8000758:	40023800 	.word	0x40023800
 800075c:	40007000 	.word	0x40007000

08000760 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000764:	4b14      	ldr	r3, [pc, #80]	@ (80007b8 <MX_USART3_UART_Init+0x58>)
 8000766:	4a15      	ldr	r2, [pc, #84]	@ (80007bc <MX_USART3_UART_Init+0x5c>)
 8000768:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800076a:	4b13      	ldr	r3, [pc, #76]	@ (80007b8 <MX_USART3_UART_Init+0x58>)
 800076c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000770:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000772:	4b11      	ldr	r3, [pc, #68]	@ (80007b8 <MX_USART3_UART_Init+0x58>)
 8000774:	2200      	movs	r2, #0
 8000776:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000778:	4b0f      	ldr	r3, [pc, #60]	@ (80007b8 <MX_USART3_UART_Init+0x58>)
 800077a:	2200      	movs	r2, #0
 800077c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800077e:	4b0e      	ldr	r3, [pc, #56]	@ (80007b8 <MX_USART3_UART_Init+0x58>)
 8000780:	2200      	movs	r2, #0
 8000782:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000784:	4b0c      	ldr	r3, [pc, #48]	@ (80007b8 <MX_USART3_UART_Init+0x58>)
 8000786:	220c      	movs	r2, #12
 8000788:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800078a:	4b0b      	ldr	r3, [pc, #44]	@ (80007b8 <MX_USART3_UART_Init+0x58>)
 800078c:	2200      	movs	r2, #0
 800078e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000790:	4b09      	ldr	r3, [pc, #36]	@ (80007b8 <MX_USART3_UART_Init+0x58>)
 8000792:	2200      	movs	r2, #0
 8000794:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000796:	4b08      	ldr	r3, [pc, #32]	@ (80007b8 <MX_USART3_UART_Init+0x58>)
 8000798:	2200      	movs	r2, #0
 800079a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800079c:	4b06      	ldr	r3, [pc, #24]	@ (80007b8 <MX_USART3_UART_Init+0x58>)
 800079e:	2200      	movs	r2, #0
 80007a0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80007a2:	4805      	ldr	r0, [pc, #20]	@ (80007b8 <MX_USART3_UART_Init+0x58>)
 80007a4:	f002 fa32 	bl	8002c0c <HAL_UART_Init>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80007ae:	f000 f9bd 	bl	8000b2c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80007b2:	bf00      	nop
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	2000017c 	.word	0x2000017c
 80007bc:	40004800 	.word	0x40004800

080007c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b08c      	sub	sp, #48	@ 0x30
 80007c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007c6:	f107 031c 	add.w	r3, r7, #28
 80007ca:	2200      	movs	r2, #0
 80007cc:	601a      	str	r2, [r3, #0]
 80007ce:	605a      	str	r2, [r3, #4]
 80007d0:	609a      	str	r2, [r3, #8]
 80007d2:	60da      	str	r2, [r3, #12]
 80007d4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007d6:	4b7b      	ldr	r3, [pc, #492]	@ (80009c4 <MX_GPIO_Init+0x204>)
 80007d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007da:	4a7a      	ldr	r2, [pc, #488]	@ (80009c4 <MX_GPIO_Init+0x204>)
 80007dc:	f043 0304 	orr.w	r3, r3, #4
 80007e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007e2:	4b78      	ldr	r3, [pc, #480]	@ (80009c4 <MX_GPIO_Init+0x204>)
 80007e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e6:	f003 0304 	and.w	r3, r3, #4
 80007ea:	61bb      	str	r3, [r7, #24]
 80007ec:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007ee:	4b75      	ldr	r3, [pc, #468]	@ (80009c4 <MX_GPIO_Init+0x204>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f2:	4a74      	ldr	r2, [pc, #464]	@ (80009c4 <MX_GPIO_Init+0x204>)
 80007f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007fa:	4b72      	ldr	r3, [pc, #456]	@ (80009c4 <MX_GPIO_Init+0x204>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000802:	617b      	str	r3, [r7, #20]
 8000804:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000806:	4b6f      	ldr	r3, [pc, #444]	@ (80009c4 <MX_GPIO_Init+0x204>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080a:	4a6e      	ldr	r2, [pc, #440]	@ (80009c4 <MX_GPIO_Init+0x204>)
 800080c:	f043 0301 	orr.w	r3, r3, #1
 8000810:	6313      	str	r3, [r2, #48]	@ 0x30
 8000812:	4b6c      	ldr	r3, [pc, #432]	@ (80009c4 <MX_GPIO_Init+0x204>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000816:	f003 0301 	and.w	r3, r3, #1
 800081a:	613b      	str	r3, [r7, #16]
 800081c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800081e:	4b69      	ldr	r3, [pc, #420]	@ (80009c4 <MX_GPIO_Init+0x204>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000822:	4a68      	ldr	r2, [pc, #416]	@ (80009c4 <MX_GPIO_Init+0x204>)
 8000824:	f043 0302 	orr.w	r3, r3, #2
 8000828:	6313      	str	r3, [r2, #48]	@ 0x30
 800082a:	4b66      	ldr	r3, [pc, #408]	@ (80009c4 <MX_GPIO_Init+0x204>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082e:	f003 0302 	and.w	r3, r3, #2
 8000832:	60fb      	str	r3, [r7, #12]
 8000834:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000836:	4b63      	ldr	r3, [pc, #396]	@ (80009c4 <MX_GPIO_Init+0x204>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083a:	4a62      	ldr	r2, [pc, #392]	@ (80009c4 <MX_GPIO_Init+0x204>)
 800083c:	f043 0308 	orr.w	r3, r3, #8
 8000840:	6313      	str	r3, [r2, #48]	@ 0x30
 8000842:	4b60      	ldr	r3, [pc, #384]	@ (80009c4 <MX_GPIO_Init+0x204>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000846:	f003 0308 	and.w	r3, r3, #8
 800084a:	60bb      	str	r3, [r7, #8]
 800084c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800084e:	4b5d      	ldr	r3, [pc, #372]	@ (80009c4 <MX_GPIO_Init+0x204>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000852:	4a5c      	ldr	r2, [pc, #368]	@ (80009c4 <MX_GPIO_Init+0x204>)
 8000854:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000858:	6313      	str	r3, [r2, #48]	@ 0x30
 800085a:	4b5a      	ldr	r3, [pc, #360]	@ (80009c4 <MX_GPIO_Init+0x204>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000862:	607b      	str	r3, [r7, #4]
 8000864:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000866:	2200      	movs	r2, #0
 8000868:	f244 0181 	movw	r1, #16513	@ 0x4081
 800086c:	4856      	ldr	r0, [pc, #344]	@ (80009c8 <MX_GPIO_Init+0x208>)
 800086e:	f000 fdb3 	bl	80013d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000872:	2200      	movs	r2, #0
 8000874:	2140      	movs	r1, #64	@ 0x40
 8000876:	4855      	ldr	r0, [pc, #340]	@ (80009cc <MX_GPIO_Init+0x20c>)
 8000878:	f000 fdae 	bl	80013d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800087c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000880:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000882:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000886:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000888:	2300      	movs	r3, #0
 800088a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800088c:	f107 031c 	add.w	r3, r7, #28
 8000890:	4619      	mov	r1, r3
 8000892:	484f      	ldr	r0, [pc, #316]	@ (80009d0 <MX_GPIO_Init+0x210>)
 8000894:	f000 fbf4 	bl	8001080 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000898:	2332      	movs	r3, #50	@ 0x32
 800089a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800089c:	2302      	movs	r3, #2
 800089e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a0:	2300      	movs	r3, #0
 80008a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008a4:	2303      	movs	r3, #3
 80008a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80008a8:	230b      	movs	r3, #11
 80008aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008ac:	f107 031c 	add.w	r3, r7, #28
 80008b0:	4619      	mov	r1, r3
 80008b2:	4847      	ldr	r0, [pc, #284]	@ (80009d0 <MX_GPIO_Init+0x210>)
 80008b4:	f000 fbe4 	bl	8001080 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80008b8:	2386      	movs	r3, #134	@ 0x86
 80008ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008bc:	2302      	movs	r3, #2
 80008be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c0:	2300      	movs	r3, #0
 80008c2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008c4:	2303      	movs	r3, #3
 80008c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80008c8:	230b      	movs	r3, #11
 80008ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008cc:	f107 031c 	add.w	r3, r7, #28
 80008d0:	4619      	mov	r1, r3
 80008d2:	4840      	ldr	r0, [pc, #256]	@ (80009d4 <MX_GPIO_Init+0x214>)
 80008d4:	f000 fbd4 	bl	8001080 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80008d8:	f244 0381 	movw	r3, #16513	@ 0x4081
 80008dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008de:	2301      	movs	r3, #1
 80008e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e2:	2300      	movs	r3, #0
 80008e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e6:	2300      	movs	r3, #0
 80008e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008ea:	f107 031c 	add.w	r3, r7, #28
 80008ee:	4619      	mov	r1, r3
 80008f0:	4835      	ldr	r0, [pc, #212]	@ (80009c8 <MX_GPIO_Init+0x208>)
 80008f2:	f000 fbc5 	bl	8001080 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80008f6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008fc:	2302      	movs	r3, #2
 80008fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000900:	2300      	movs	r3, #0
 8000902:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000904:	2303      	movs	r3, #3
 8000906:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000908:	230b      	movs	r3, #11
 800090a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800090c:	f107 031c 	add.w	r3, r7, #28
 8000910:	4619      	mov	r1, r3
 8000912:	482d      	ldr	r0, [pc, #180]	@ (80009c8 <MX_GPIO_Init+0x208>)
 8000914:	f000 fbb4 	bl	8001080 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000918:	2340      	movs	r3, #64	@ 0x40
 800091a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800091c:	2301      	movs	r3, #1
 800091e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000920:	2300      	movs	r3, #0
 8000922:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000924:	2300      	movs	r3, #0
 8000926:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000928:	f107 031c 	add.w	r3, r7, #28
 800092c:	4619      	mov	r1, r3
 800092e:	4827      	ldr	r0, [pc, #156]	@ (80009cc <MX_GPIO_Init+0x20c>)
 8000930:	f000 fba6 	bl	8001080 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000934:	2380      	movs	r3, #128	@ 0x80
 8000936:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000938:	2300      	movs	r3, #0
 800093a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093c:	2300      	movs	r3, #0
 800093e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000940:	f107 031c 	add.w	r3, r7, #28
 8000944:	4619      	mov	r1, r3
 8000946:	4821      	ldr	r0, [pc, #132]	@ (80009cc <MX_GPIO_Init+0x20c>)
 8000948:	f000 fb9a 	bl	8001080 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800094c:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000950:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000952:	2302      	movs	r3, #2
 8000954:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000956:	2300      	movs	r3, #0
 8000958:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800095a:	2303      	movs	r3, #3
 800095c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800095e:	230a      	movs	r3, #10
 8000960:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000962:	f107 031c 	add.w	r3, r7, #28
 8000966:	4619      	mov	r1, r3
 8000968:	481a      	ldr	r0, [pc, #104]	@ (80009d4 <MX_GPIO_Init+0x214>)
 800096a:	f000 fb89 	bl	8001080 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800096e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000972:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000974:	2300      	movs	r3, #0
 8000976:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000978:	2300      	movs	r3, #0
 800097a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800097c:	f107 031c 	add.w	r3, r7, #28
 8000980:	4619      	mov	r1, r3
 8000982:	4814      	ldr	r0, [pc, #80]	@ (80009d4 <MX_GPIO_Init+0x214>)
 8000984:	f000 fb7c 	bl	8001080 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000988:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800098c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800098e:	2302      	movs	r3, #2
 8000990:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000992:	2300      	movs	r3, #0
 8000994:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000996:	2303      	movs	r3, #3
 8000998:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800099a:	230b      	movs	r3, #11
 800099c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800099e:	f107 031c 	add.w	r3, r7, #28
 80009a2:	4619      	mov	r1, r3
 80009a4:	4809      	ldr	r0, [pc, #36]	@ (80009cc <MX_GPIO_Init+0x20c>)
 80009a6:	f000 fb6b 	bl	8001080 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 7, 0);
 80009aa:	2200      	movs	r2, #0
 80009ac:	2107      	movs	r1, #7
 80009ae:	2028      	movs	r0, #40	@ 0x28
 80009b0:	f000 fb3c 	bl	800102c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80009b4:	2028      	movs	r0, #40	@ 0x28
 80009b6:	f000 fb55 	bl	8001064 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009ba:	bf00      	nop
 80009bc:	3730      	adds	r7, #48	@ 0x30
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	40023800 	.word	0x40023800
 80009c8:	40020400 	.word	0x40020400
 80009cc:	40021800 	.word	0x40021800
 80009d0:	40020800 	.word	0x40020800
 80009d4:	40020000 	.word	0x40020000

080009d8 <vHandlerTask>:

/* USER CODE BEGIN 4 */
static void vHandlerTask( void *pvParameters )
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
		/* Use the semaphore to wait for the event.  The semaphore was created
		before the scheduler was started so before this task ran for the first
		time.  The task blocks indefinitely meaning this function call will only
		return once the semaphore has been successfully obtained - so there is no
		need to check the returned value. */
		xSemaphoreTake( xCountingSemaphore, portMAX_DELAY );
 80009e0:	4b07      	ldr	r3, [pc, #28]	@ (8000a00 <vHandlerTask+0x28>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	f04f 31ff 	mov.w	r1, #4294967295
 80009e8:	4618      	mov	r0, r3
 80009ea:	f003 f9e1 	bl	8003db0 <xQueueSemaphoreTake>

		/* To get here the event must have occurred.  Process the event (in this
		case we just print out a message). */
		sprintf(usr_msg, "Handler task - Processing event.\r\n");
 80009ee:	4905      	ldr	r1, [pc, #20]	@ (8000a04 <vHandlerTask+0x2c>)
 80009f0:	4805      	ldr	r0, [pc, #20]	@ (8000a08 <vHandlerTask+0x30>)
 80009f2:	f005 ff37 	bl	8006864 <siprintf>
		printmsg(usr_msg);
 80009f6:	4804      	ldr	r0, [pc, #16]	@ (8000a08 <vHandlerTask+0x30>)
 80009f8:	f000 f82a 	bl	8000a50 <printmsg>
		xSemaphoreTake( xCountingSemaphore, portMAX_DELAY );
 80009fc:	bf00      	nop
 80009fe:	e7ef      	b.n	80009e0 <vHandlerTask+0x8>
 8000a00:	20000204 	.word	0x20000204
 8000a04:	080071f8 	.word	0x080071f8
 8000a08:	20000080 	.word	0x20000080

08000a0c <vPeriodicTask>:
	}
}

static void vPeriodicTask( void *pvParameters )
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b082      	sub	sp, #8
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
	/* As per most tasks, this task is implemented within an infinite loop. */
	for( ;; )
	{
		/* This task is just used to 'simulate' an interrupt.  This is done by
		periodically generating a software interrupt. */
		vTaskDelay( pdMS_TO_TICKS(500) );
 8000a14:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a18:	f003 fe78 	bl	800470c <vTaskDelay>

		/* Generate the interrupt, printing a message both before hand and
		afterwards so the sequence of execution is evident from the output. */
        sprintf(usr_msg, "Periodic task - Pending the interrupt.\r\n" );
 8000a1c:	4909      	ldr	r1, [pc, #36]	@ (8000a44 <vPeriodicTask+0x38>)
 8000a1e:	480a      	ldr	r0, [pc, #40]	@ (8000a48 <vPeriodicTask+0x3c>)
 8000a20:	f005 ff20 	bl	8006864 <siprintf>
    	printmsg(usr_msg);
 8000a24:	4808      	ldr	r0, [pc, #32]	@ (8000a48 <vPeriodicTask+0x3c>)
 8000a26:	f000 f813 	bl	8000a50 <printmsg>

        //pend the interrupt
        NVIC_SetPendingIRQ(EXTI15_10_IRQn);
 8000a2a:	2028      	movs	r0, #40	@ 0x28
 8000a2c:	f7ff fdd8 	bl	80005e0 <__NVIC_SetPendingIRQ>

        sprintf(usr_msg, "Periodic task - Resuming.\r\n" );
 8000a30:	4906      	ldr	r1, [pc, #24]	@ (8000a4c <vPeriodicTask+0x40>)
 8000a32:	4805      	ldr	r0, [pc, #20]	@ (8000a48 <vPeriodicTask+0x3c>)
 8000a34:	f005 ff16 	bl	8006864 <siprintf>
        printmsg(usr_msg);
 8000a38:	4803      	ldr	r0, [pc, #12]	@ (8000a48 <vPeriodicTask+0x3c>)
 8000a3a:	f000 f809 	bl	8000a50 <printmsg>
		vTaskDelay( pdMS_TO_TICKS(500) );
 8000a3e:	bf00      	nop
 8000a40:	e7e8      	b.n	8000a14 <vPeriodicTask+0x8>
 8000a42:	bf00      	nop
 8000a44:	0800721c 	.word	0x0800721c
 8000a48:	20000080 	.word	0x20000080
 8000a4c:	08007248 	.word	0x08007248

08000a50 <printmsg>:
	}
}


void printmsg(char *msg)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
		HAL_UART_Transmit(&huart3, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 8000a58:	6878      	ldr	r0, [r7, #4]
 8000a5a:	f7ff fbf1 	bl	8000240 <strlen>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	b29a      	uxth	r2, r3
 8000a62:	f04f 33ff 	mov.w	r3, #4294967295
 8000a66:	6879      	ldr	r1, [r7, #4]
 8000a68:	4803      	ldr	r0, [pc, #12]	@ (8000a78 <printmsg+0x28>)
 8000a6a:	f002 f91d 	bl	8002ca8 <HAL_UART_Transmit>
}
 8000a6e:	bf00      	nop
 8000a70:	3708      	adds	r7, #8
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	2000017c 	.word	0x2000017c

08000a7c <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler( void )
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b082      	sub	sp, #8
 8000a80:	af00      	add	r7, sp, #0
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 8000a82:	2300      	movs	r3, #0
 8000a84:	607b      	str	r3, [r7, #4]
	task, the following 'gives' are to demonstrate that the semaphore latches
	the events to allow the handler task to process them in turn without any
	events getting lost.  This simulates multiple interrupts being taken by the
	processor, even though in this case the events are simulated within a single
	interrupt occurrence.*/
	sprintf(usr_msg,"==>Button_Handler\r\n");
 8000a86:	491c      	ldr	r1, [pc, #112]	@ (8000af8 <EXTI15_10_IRQHandler+0x7c>)
 8000a88:	481c      	ldr	r0, [pc, #112]	@ (8000afc <EXTI15_10_IRQHandler+0x80>)
 8000a8a:	f005 feeb 	bl	8006864 <siprintf>
	printmsg(usr_msg);
 8000a8e:	481b      	ldr	r0, [pc, #108]	@ (8000afc <EXTI15_10_IRQHandler+0x80>)
 8000a90:	f7ff ffde 	bl	8000a50 <printmsg>

	xSemaphoreGiveFromISR( xCountingSemaphore, &xHigherPriorityTaskWoken );
 8000a94:	4b1a      	ldr	r3, [pc, #104]	@ (8000b00 <EXTI15_10_IRQHandler+0x84>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	1d3a      	adds	r2, r7, #4
 8000a9a:	4611      	mov	r1, r2
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f002 ffdb 	bl	8003a58 <xQueueGiveFromISR>
	xSemaphoreGiveFromISR( xCountingSemaphore, &xHigherPriorityTaskWoken );
 8000aa2:	4b17      	ldr	r3, [pc, #92]	@ (8000b00 <EXTI15_10_IRQHandler+0x84>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	1d3a      	adds	r2, r7, #4
 8000aa8:	4611      	mov	r1, r2
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f002 ffd4 	bl	8003a58 <xQueueGiveFromISR>
	xSemaphoreGiveFromISR( xCountingSemaphore, &xHigherPriorityTaskWoken );
 8000ab0:	4b13      	ldr	r3, [pc, #76]	@ (8000b00 <EXTI15_10_IRQHandler+0x84>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	1d3a      	adds	r2, r7, #4
 8000ab6:	4611      	mov	r1, r2
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f002 ffcd 	bl	8003a58 <xQueueGiveFromISR>
	xSemaphoreGiveFromISR( xCountingSemaphore, &xHigherPriorityTaskWoken );
 8000abe:	4b10      	ldr	r3, [pc, #64]	@ (8000b00 <EXTI15_10_IRQHandler+0x84>)
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	1d3a      	adds	r2, r7, #4
 8000ac4:	4611      	mov	r1, r2
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f002 ffc6 	bl	8003a58 <xQueueGiveFromISR>
	xSemaphoreGiveFromISR( xCountingSemaphore, &xHigherPriorityTaskWoken );
 8000acc:	4b0c      	ldr	r3, [pc, #48]	@ (8000b00 <EXTI15_10_IRQHandler+0x84>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	1d3a      	adds	r2, r7, #4
 8000ad2:	4611      	mov	r1, r2
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f002 ffbf 	bl	8003a58 <xQueueGiveFromISR>

    NOTE: The syntax for forcing a context switch within an ISR varies between
    FreeRTOS ports.  The portEND_SWITCHING_ISR() macro is provided as part of
    the Cortex M3 port layer for this purpose.  taskYIELD() must never be called
    from an ISR! */
    portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d007      	beq.n	8000af0 <EXTI15_10_IRQHandler+0x74>
 8000ae0:	4b08      	ldr	r3, [pc, #32]	@ (8000b04 <EXTI15_10_IRQHandler+0x88>)
 8000ae2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000ae6:	601a      	str	r2, [r3, #0]
 8000ae8:	f3bf 8f4f 	dsb	sy
 8000aec:	f3bf 8f6f 	isb	sy
}
 8000af0:	bf00      	nop
 8000af2:	3708      	adds	r7, #8
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	08007264 	.word	0x08007264
 8000afc:	20000080 	.word	0x20000080
 8000b00:	20000204 	.word	0x20000204
 8000b04:	e000ed04 	.word	0xe000ed04

08000b08 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b082      	sub	sp, #8
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4a04      	ldr	r2, [pc, #16]	@ (8000b28 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d101      	bne.n	8000b1e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000b1a:	f000 f9af 	bl	8000e7c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b1e:	bf00      	nop
 8000b20:	3708      	adds	r7, #8
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	40001000 	.word	0x40001000

08000b2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b30:	b672      	cpsid	i
}
 8000b32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000b34:	bf00      	nop
 8000b36:	e7fd      	b.n	8000b34 <Error_Handler+0x8>

08000b38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	b083      	sub	sp, #12
 8000b3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000b3e:	4b0f      	ldr	r3, [pc, #60]	@ (8000b7c <HAL_MspInit+0x44>)
 8000b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b42:	4a0e      	ldr	r2, [pc, #56]	@ (8000b7c <HAL_MspInit+0x44>)
 8000b44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b48:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b7c <HAL_MspInit+0x44>)
 8000b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b52:	607b      	str	r3, [r7, #4]
 8000b54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b56:	4b09      	ldr	r3, [pc, #36]	@ (8000b7c <HAL_MspInit+0x44>)
 8000b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b5a:	4a08      	ldr	r2, [pc, #32]	@ (8000b7c <HAL_MspInit+0x44>)
 8000b5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b60:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b62:	4b06      	ldr	r3, [pc, #24]	@ (8000b7c <HAL_MspInit+0x44>)
 8000b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b6a:	603b      	str	r3, [r7, #0]
 8000b6c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b6e:	bf00      	nop
 8000b70:	370c      	adds	r7, #12
 8000b72:	46bd      	mov	sp, r7
 8000b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop
 8000b7c:	40023800 	.word	0x40023800

08000b80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b0ae      	sub	sp, #184	@ 0xb8
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b88:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	601a      	str	r2, [r3, #0]
 8000b90:	605a      	str	r2, [r3, #4]
 8000b92:	609a      	str	r2, [r3, #8]
 8000b94:	60da      	str	r2, [r3, #12]
 8000b96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b98:	f107 0314 	add.w	r3, r7, #20
 8000b9c:	2290      	movs	r2, #144	@ 0x90
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f005 fe7f 	bl	80068a4 <memset>
  if(huart->Instance==USART3)
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	4a22      	ldr	r2, [pc, #136]	@ (8000c34 <HAL_UART_MspInit+0xb4>)
 8000bac:	4293      	cmp	r3, r2
 8000bae:	d13c      	bne.n	8000c2a <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000bb0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000bb4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bba:	f107 0314 	add.w	r3, r7, #20
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f001 f928 	bl	8001e14 <HAL_RCCEx_PeriphCLKConfig>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d001      	beq.n	8000bce <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000bca:	f7ff ffaf 	bl	8000b2c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000bce:	4b1a      	ldr	r3, [pc, #104]	@ (8000c38 <HAL_UART_MspInit+0xb8>)
 8000bd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bd2:	4a19      	ldr	r2, [pc, #100]	@ (8000c38 <HAL_UART_MspInit+0xb8>)
 8000bd4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000bd8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bda:	4b17      	ldr	r3, [pc, #92]	@ (8000c38 <HAL_UART_MspInit+0xb8>)
 8000bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bde:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000be2:	613b      	str	r3, [r7, #16]
 8000be4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000be6:	4b14      	ldr	r3, [pc, #80]	@ (8000c38 <HAL_UART_MspInit+0xb8>)
 8000be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bea:	4a13      	ldr	r2, [pc, #76]	@ (8000c38 <HAL_UART_MspInit+0xb8>)
 8000bec:	f043 0308 	orr.w	r3, r3, #8
 8000bf0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bf2:	4b11      	ldr	r3, [pc, #68]	@ (8000c38 <HAL_UART_MspInit+0xb8>)
 8000bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bf6:	f003 0308 	and.w	r3, r3, #8
 8000bfa:	60fb      	str	r3, [r7, #12]
 8000bfc:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000bfe:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c02:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c06:	2302      	movs	r3, #2
 8000c08:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c12:	2303      	movs	r3, #3
 8000c14:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000c18:	2307      	movs	r3, #7
 8000c1a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c1e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000c22:	4619      	mov	r1, r3
 8000c24:	4805      	ldr	r0, [pc, #20]	@ (8000c3c <HAL_UART_MspInit+0xbc>)
 8000c26:	f000 fa2b 	bl	8001080 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8000c2a:	bf00      	nop
 8000c2c:	37b8      	adds	r7, #184	@ 0xb8
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	40004800 	.word	0x40004800
 8000c38:	40023800 	.word	0x40023800
 8000c3c:	40020c00 	.word	0x40020c00

08000c40 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b08e      	sub	sp, #56	@ 0x38
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000c50:	4b33      	ldr	r3, [pc, #204]	@ (8000d20 <HAL_InitTick+0xe0>)
 8000c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c54:	4a32      	ldr	r2, [pc, #200]	@ (8000d20 <HAL_InitTick+0xe0>)
 8000c56:	f043 0310 	orr.w	r3, r3, #16
 8000c5a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c5c:	4b30      	ldr	r3, [pc, #192]	@ (8000d20 <HAL_InitTick+0xe0>)
 8000c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c60:	f003 0310 	and.w	r3, r3, #16
 8000c64:	60fb      	str	r3, [r7, #12]
 8000c66:	68fb      	ldr	r3, [r7, #12]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c68:	f107 0210 	add.w	r2, r7, #16
 8000c6c:	f107 0314 	add.w	r3, r7, #20
 8000c70:	4611      	mov	r1, r2
 8000c72:	4618      	mov	r0, r3
 8000c74:	f001 f89c 	bl	8001db0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000c78:	6a3b      	ldr	r3, [r7, #32]
 8000c7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000c7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d103      	bne.n	8000c8a <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000c82:	f001 f86d 	bl	8001d60 <HAL_RCC_GetPCLK1Freq>
 8000c86:	6378      	str	r0, [r7, #52]	@ 0x34
 8000c88:	e004      	b.n	8000c94 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000c8a:	f001 f869 	bl	8001d60 <HAL_RCC_GetPCLK1Freq>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	005b      	lsls	r3, r3, #1
 8000c92:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c96:	4a23      	ldr	r2, [pc, #140]	@ (8000d24 <HAL_InitTick+0xe4>)
 8000c98:	fba2 2303 	umull	r2, r3, r2, r3
 8000c9c:	0c9b      	lsrs	r3, r3, #18
 8000c9e:	3b01      	subs	r3, #1
 8000ca0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000ca2:	4b21      	ldr	r3, [pc, #132]	@ (8000d28 <HAL_InitTick+0xe8>)
 8000ca4:	4a21      	ldr	r2, [pc, #132]	@ (8000d2c <HAL_InitTick+0xec>)
 8000ca6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000ca8:	4b1f      	ldr	r3, [pc, #124]	@ (8000d28 <HAL_InitTick+0xe8>)
 8000caa:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000cae:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000cb0:	4a1d      	ldr	r2, [pc, #116]	@ (8000d28 <HAL_InitTick+0xe8>)
 8000cb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000cb4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000cb6:	4b1c      	ldr	r3, [pc, #112]	@ (8000d28 <HAL_InitTick+0xe8>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cbc:	4b1a      	ldr	r3, [pc, #104]	@ (8000d28 <HAL_InitTick+0xe8>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cc2:	4b19      	ldr	r3, [pc, #100]	@ (8000d28 <HAL_InitTick+0xe8>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000cc8:	4817      	ldr	r0, [pc, #92]	@ (8000d28 <HAL_InitTick+0xe8>)
 8000cca:	f001 fccb 	bl	8002664 <HAL_TIM_Base_Init>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000cd4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d11b      	bne.n	8000d14 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000cdc:	4812      	ldr	r0, [pc, #72]	@ (8000d28 <HAL_InitTick+0xe8>)
 8000cde:	f001 fd23 	bl	8002728 <HAL_TIM_Base_Start_IT>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000ce8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d111      	bne.n	8000d14 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000cf0:	2036      	movs	r0, #54	@ 0x36
 8000cf2:	f000 f9b7 	bl	8001064 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	2b0f      	cmp	r3, #15
 8000cfa:	d808      	bhi.n	8000d0e <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	6879      	ldr	r1, [r7, #4]
 8000d00:	2036      	movs	r0, #54	@ 0x36
 8000d02:	f000 f993 	bl	800102c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d06:	4a0a      	ldr	r2, [pc, #40]	@ (8000d30 <HAL_InitTick+0xf0>)
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	6013      	str	r3, [r2, #0]
 8000d0c:	e002      	b.n	8000d14 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8000d0e:	2301      	movs	r3, #1
 8000d10:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000d14:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000d18:	4618      	mov	r0, r3
 8000d1a:	3738      	adds	r7, #56	@ 0x38
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bd80      	pop	{r7, pc}
 8000d20:	40023800 	.word	0x40023800
 8000d24:	431bde83 	.word	0x431bde83
 8000d28:	20000208 	.word	0x20000208
 8000d2c:	40001000 	.word	0x40001000
 8000d30:	20000004 	.word	0x20000004

08000d34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d38:	bf00      	nop
 8000d3a:	e7fd      	b.n	8000d38 <NMI_Handler+0x4>

08000d3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d40:	bf00      	nop
 8000d42:	e7fd      	b.n	8000d40 <HardFault_Handler+0x4>

08000d44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d48:	bf00      	nop
 8000d4a:	e7fd      	b.n	8000d48 <MemManage_Handler+0x4>

08000d4c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d50:	bf00      	nop
 8000d52:	e7fd      	b.n	8000d50 <BusFault_Handler+0x4>

08000d54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d58:	bf00      	nop
 8000d5a:	e7fd      	b.n	8000d58 <UsageFault_Handler+0x4>

08000d5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d60:	bf00      	nop
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
	...

08000d6c <TIM6_DAC_IRQHandler>:
#endif
/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000d70:	4802      	ldr	r0, [pc, #8]	@ (8000d7c <TIM6_DAC_IRQHandler+0x10>)
 8000d72:	f001 fd51 	bl	8002818 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000d76:	bf00      	nop
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	20000208 	.word	0x20000208

08000d80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b086      	sub	sp, #24
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d88:	4a14      	ldr	r2, [pc, #80]	@ (8000ddc <_sbrk+0x5c>)
 8000d8a:	4b15      	ldr	r3, [pc, #84]	@ (8000de0 <_sbrk+0x60>)
 8000d8c:	1ad3      	subs	r3, r2, r3
 8000d8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d90:	697b      	ldr	r3, [r7, #20]
 8000d92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d94:	4b13      	ldr	r3, [pc, #76]	@ (8000de4 <_sbrk+0x64>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d102      	bne.n	8000da2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d9c:	4b11      	ldr	r3, [pc, #68]	@ (8000de4 <_sbrk+0x64>)
 8000d9e:	4a12      	ldr	r2, [pc, #72]	@ (8000de8 <_sbrk+0x68>)
 8000da0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000da2:	4b10      	ldr	r3, [pc, #64]	@ (8000de4 <_sbrk+0x64>)
 8000da4:	681a      	ldr	r2, [r3, #0]
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	4413      	add	r3, r2
 8000daa:	693a      	ldr	r2, [r7, #16]
 8000dac:	429a      	cmp	r2, r3
 8000dae:	d207      	bcs.n	8000dc0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000db0:	f005 fd80 	bl	80068b4 <__errno>
 8000db4:	4603      	mov	r3, r0
 8000db6:	220c      	movs	r2, #12
 8000db8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000dba:	f04f 33ff 	mov.w	r3, #4294967295
 8000dbe:	e009      	b.n	8000dd4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000dc0:	4b08      	ldr	r3, [pc, #32]	@ (8000de4 <_sbrk+0x64>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dc6:	4b07      	ldr	r3, [pc, #28]	@ (8000de4 <_sbrk+0x64>)
 8000dc8:	681a      	ldr	r2, [r3, #0]
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	4413      	add	r3, r2
 8000dce:	4a05      	ldr	r2, [pc, #20]	@ (8000de4 <_sbrk+0x64>)
 8000dd0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dd2:	68fb      	ldr	r3, [r7, #12]
}
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	3718      	adds	r7, #24
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	20080000 	.word	0x20080000
 8000de0:	00000400 	.word	0x00000400
 8000de4:	20000254 	.word	0x20000254
 8000de8:	2000bd48 	.word	0x2000bd48

08000dec <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000df0:	4b06      	ldr	r3, [pc, #24]	@ (8000e0c <SystemInit+0x20>)
 8000df2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000df6:	4a05      	ldr	r2, [pc, #20]	@ (8000e0c <SystemInit+0x20>)
 8000df8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000dfc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e00:	bf00      	nop
 8000e02:	46bd      	mov	sp, r7
 8000e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop
 8000e0c:	e000ed00 	.word	0xe000ed00

08000e10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000e10:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e48 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000e14:	f7ff ffea 	bl	8000dec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e18:	480c      	ldr	r0, [pc, #48]	@ (8000e4c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e1a:	490d      	ldr	r1, [pc, #52]	@ (8000e50 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e1c:	4a0d      	ldr	r2, [pc, #52]	@ (8000e54 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e20:	e002      	b.n	8000e28 <LoopCopyDataInit>

08000e22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e26:	3304      	adds	r3, #4

08000e28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e2c:	d3f9      	bcc.n	8000e22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e2e:	4a0a      	ldr	r2, [pc, #40]	@ (8000e58 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e30:	4c0a      	ldr	r4, [pc, #40]	@ (8000e5c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e34:	e001      	b.n	8000e3a <LoopFillZerobss>

08000e36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e38:	3204      	adds	r2, #4

08000e3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e3c:	d3fb      	bcc.n	8000e36 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000e3e:	f005 fd3f 	bl	80068c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e42:	f7ff fbeb 	bl	800061c <main>
  bx  lr    
 8000e46:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000e48:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000e4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e50:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8000e54:	080072fc 	.word	0x080072fc
  ldr r2, =_sbss
 8000e58:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8000e5c:	2000bd48 	.word	0x2000bd48

08000e60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e60:	e7fe      	b.n	8000e60 <ADC_IRQHandler>

08000e62 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e62:	b580      	push	{r7, lr}
 8000e64:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e66:	2003      	movs	r0, #3
 8000e68:	f000 f8d5 	bl	8001016 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e6c:	200f      	movs	r0, #15
 8000e6e:	f7ff fee7 	bl	8000c40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e72:	f7ff fe61 	bl	8000b38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e76:	2300      	movs	r3, #0
}
 8000e78:	4618      	mov	r0, r3
 8000e7a:	bd80      	pop	{r7, pc}

08000e7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e80:	4b06      	ldr	r3, [pc, #24]	@ (8000e9c <HAL_IncTick+0x20>)
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	461a      	mov	r2, r3
 8000e86:	4b06      	ldr	r3, [pc, #24]	@ (8000ea0 <HAL_IncTick+0x24>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	4413      	add	r3, r2
 8000e8c:	4a04      	ldr	r2, [pc, #16]	@ (8000ea0 <HAL_IncTick+0x24>)
 8000e8e:	6013      	str	r3, [r2, #0]
}
 8000e90:	bf00      	nop
 8000e92:	46bd      	mov	sp, r7
 8000e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop
 8000e9c:	20000008 	.word	0x20000008
 8000ea0:	20000258 	.word	0x20000258

08000ea4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ea8:	4b03      	ldr	r3, [pc, #12]	@ (8000eb8 <HAL_GetTick+0x14>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
}
 8000eac:	4618      	mov	r0, r3
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop
 8000eb8:	20000258 	.word	0x20000258

08000ebc <__NVIC_SetPriorityGrouping>:
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b085      	sub	sp, #20
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	f003 0307 	and.w	r3, r3, #7
 8000eca:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ecc:	4b0b      	ldr	r3, [pc, #44]	@ (8000efc <__NVIC_SetPriorityGrouping+0x40>)
 8000ece:	68db      	ldr	r3, [r3, #12]
 8000ed0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ed2:	68ba      	ldr	r2, [r7, #8]
 8000ed4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ed8:	4013      	ands	r3, r2
 8000eda:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ee0:	68bb      	ldr	r3, [r7, #8]
 8000ee2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000ee4:	4b06      	ldr	r3, [pc, #24]	@ (8000f00 <__NVIC_SetPriorityGrouping+0x44>)
 8000ee6:	4313      	orrs	r3, r2
 8000ee8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000eea:	4a04      	ldr	r2, [pc, #16]	@ (8000efc <__NVIC_SetPriorityGrouping+0x40>)
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	60d3      	str	r3, [r2, #12]
}
 8000ef0:	bf00      	nop
 8000ef2:	3714      	adds	r7, #20
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efa:	4770      	bx	lr
 8000efc:	e000ed00 	.word	0xe000ed00
 8000f00:	05fa0000 	.word	0x05fa0000

08000f04 <__NVIC_GetPriorityGrouping>:
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f08:	4b04      	ldr	r3, [pc, #16]	@ (8000f1c <__NVIC_GetPriorityGrouping+0x18>)
 8000f0a:	68db      	ldr	r3, [r3, #12]
 8000f0c:	0a1b      	lsrs	r3, r3, #8
 8000f0e:	f003 0307 	and.w	r3, r3, #7
}
 8000f12:	4618      	mov	r0, r3
 8000f14:	46bd      	mov	sp, r7
 8000f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1a:	4770      	bx	lr
 8000f1c:	e000ed00 	.word	0xe000ed00

08000f20 <__NVIC_EnableIRQ>:
{
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	4603      	mov	r3, r0
 8000f28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	db0b      	blt.n	8000f4a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f32:	79fb      	ldrb	r3, [r7, #7]
 8000f34:	f003 021f 	and.w	r2, r3, #31
 8000f38:	4907      	ldr	r1, [pc, #28]	@ (8000f58 <__NVIC_EnableIRQ+0x38>)
 8000f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f3e:	095b      	lsrs	r3, r3, #5
 8000f40:	2001      	movs	r0, #1
 8000f42:	fa00 f202 	lsl.w	r2, r0, r2
 8000f46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000f4a:	bf00      	nop
 8000f4c:	370c      	adds	r7, #12
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	e000e100 	.word	0xe000e100

08000f5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	6039      	str	r1, [r7, #0]
 8000f66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	db0a      	blt.n	8000f86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	b2da      	uxtb	r2, r3
 8000f74:	490c      	ldr	r1, [pc, #48]	@ (8000fa8 <__NVIC_SetPriority+0x4c>)
 8000f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f7a:	0112      	lsls	r2, r2, #4
 8000f7c:	b2d2      	uxtb	r2, r2
 8000f7e:	440b      	add	r3, r1
 8000f80:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f84:	e00a      	b.n	8000f9c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	b2da      	uxtb	r2, r3
 8000f8a:	4908      	ldr	r1, [pc, #32]	@ (8000fac <__NVIC_SetPriority+0x50>)
 8000f8c:	79fb      	ldrb	r3, [r7, #7]
 8000f8e:	f003 030f 	and.w	r3, r3, #15
 8000f92:	3b04      	subs	r3, #4
 8000f94:	0112      	lsls	r2, r2, #4
 8000f96:	b2d2      	uxtb	r2, r2
 8000f98:	440b      	add	r3, r1
 8000f9a:	761a      	strb	r2, [r3, #24]
}
 8000f9c:	bf00      	nop
 8000f9e:	370c      	adds	r7, #12
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr
 8000fa8:	e000e100 	.word	0xe000e100
 8000fac:	e000ed00 	.word	0xe000ed00

08000fb0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b089      	sub	sp, #36	@ 0x24
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	60f8      	str	r0, [r7, #12]
 8000fb8:	60b9      	str	r1, [r7, #8]
 8000fba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	f003 0307 	and.w	r3, r3, #7
 8000fc2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fc4:	69fb      	ldr	r3, [r7, #28]
 8000fc6:	f1c3 0307 	rsb	r3, r3, #7
 8000fca:	2b04      	cmp	r3, #4
 8000fcc:	bf28      	it	cs
 8000fce:	2304      	movcs	r3, #4
 8000fd0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fd2:	69fb      	ldr	r3, [r7, #28]
 8000fd4:	3304      	adds	r3, #4
 8000fd6:	2b06      	cmp	r3, #6
 8000fd8:	d902      	bls.n	8000fe0 <NVIC_EncodePriority+0x30>
 8000fda:	69fb      	ldr	r3, [r7, #28]
 8000fdc:	3b03      	subs	r3, #3
 8000fde:	e000      	b.n	8000fe2 <NVIC_EncodePriority+0x32>
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fe4:	f04f 32ff 	mov.w	r2, #4294967295
 8000fe8:	69bb      	ldr	r3, [r7, #24]
 8000fea:	fa02 f303 	lsl.w	r3, r2, r3
 8000fee:	43da      	mvns	r2, r3
 8000ff0:	68bb      	ldr	r3, [r7, #8]
 8000ff2:	401a      	ands	r2, r3
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ff8:	f04f 31ff 	mov.w	r1, #4294967295
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	fa01 f303 	lsl.w	r3, r1, r3
 8001002:	43d9      	mvns	r1, r3
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001008:	4313      	orrs	r3, r2
         );
}
 800100a:	4618      	mov	r0, r3
 800100c:	3724      	adds	r7, #36	@ 0x24
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr

08001016 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001016:	b580      	push	{r7, lr}
 8001018:	b082      	sub	sp, #8
 800101a:	af00      	add	r7, sp, #0
 800101c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800101e:	6878      	ldr	r0, [r7, #4]
 8001020:	f7ff ff4c 	bl	8000ebc <__NVIC_SetPriorityGrouping>
}
 8001024:	bf00      	nop
 8001026:	3708      	adds	r7, #8
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}

0800102c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800102c:	b580      	push	{r7, lr}
 800102e:	b086      	sub	sp, #24
 8001030:	af00      	add	r7, sp, #0
 8001032:	4603      	mov	r3, r0
 8001034:	60b9      	str	r1, [r7, #8]
 8001036:	607a      	str	r2, [r7, #4]
 8001038:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800103a:	2300      	movs	r3, #0
 800103c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800103e:	f7ff ff61 	bl	8000f04 <__NVIC_GetPriorityGrouping>
 8001042:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001044:	687a      	ldr	r2, [r7, #4]
 8001046:	68b9      	ldr	r1, [r7, #8]
 8001048:	6978      	ldr	r0, [r7, #20]
 800104a:	f7ff ffb1 	bl	8000fb0 <NVIC_EncodePriority>
 800104e:	4602      	mov	r2, r0
 8001050:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001054:	4611      	mov	r1, r2
 8001056:	4618      	mov	r0, r3
 8001058:	f7ff ff80 	bl	8000f5c <__NVIC_SetPriority>
}
 800105c:	bf00      	nop
 800105e:	3718      	adds	r7, #24
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}

08001064 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
 800106a:	4603      	mov	r3, r0
 800106c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800106e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001072:	4618      	mov	r0, r3
 8001074:	f7ff ff54 	bl	8000f20 <__NVIC_EnableIRQ>
}
 8001078:	bf00      	nop
 800107a:	3708      	adds	r7, #8
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}

08001080 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001080:	b480      	push	{r7}
 8001082:	b089      	sub	sp, #36	@ 0x24
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
 8001088:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800108a:	2300      	movs	r3, #0
 800108c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800108e:	2300      	movs	r3, #0
 8001090:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001092:	2300      	movs	r3, #0
 8001094:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001096:	2300      	movs	r3, #0
 8001098:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800109a:	2300      	movs	r3, #0
 800109c:	61fb      	str	r3, [r7, #28]
 800109e:	e175      	b.n	800138c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80010a0:	2201      	movs	r2, #1
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	fa02 f303 	lsl.w	r3, r2, r3
 80010a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	697a      	ldr	r2, [r7, #20]
 80010b0:	4013      	ands	r3, r2
 80010b2:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80010b4:	693a      	ldr	r2, [r7, #16]
 80010b6:	697b      	ldr	r3, [r7, #20]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	f040 8164 	bne.w	8001386 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	f003 0303 	and.w	r3, r3, #3
 80010c6:	2b01      	cmp	r3, #1
 80010c8:	d005      	beq.n	80010d6 <HAL_GPIO_Init+0x56>
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	f003 0303 	and.w	r3, r3, #3
 80010d2:	2b02      	cmp	r3, #2
 80010d4:	d130      	bne.n	8001138 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	689b      	ldr	r3, [r3, #8]
 80010da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80010dc:	69fb      	ldr	r3, [r7, #28]
 80010de:	005b      	lsls	r3, r3, #1
 80010e0:	2203      	movs	r2, #3
 80010e2:	fa02 f303 	lsl.w	r3, r2, r3
 80010e6:	43db      	mvns	r3, r3
 80010e8:	69ba      	ldr	r2, [r7, #24]
 80010ea:	4013      	ands	r3, r2
 80010ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	68da      	ldr	r2, [r3, #12]
 80010f2:	69fb      	ldr	r3, [r7, #28]
 80010f4:	005b      	lsls	r3, r3, #1
 80010f6:	fa02 f303 	lsl.w	r3, r2, r3
 80010fa:	69ba      	ldr	r2, [r7, #24]
 80010fc:	4313      	orrs	r3, r2
 80010fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	69ba      	ldr	r2, [r7, #24]
 8001104:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800110c:	2201      	movs	r2, #1
 800110e:	69fb      	ldr	r3, [r7, #28]
 8001110:	fa02 f303 	lsl.w	r3, r2, r3
 8001114:	43db      	mvns	r3, r3
 8001116:	69ba      	ldr	r2, [r7, #24]
 8001118:	4013      	ands	r3, r2
 800111a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	091b      	lsrs	r3, r3, #4
 8001122:	f003 0201 	and.w	r2, r3, #1
 8001126:	69fb      	ldr	r3, [r7, #28]
 8001128:	fa02 f303 	lsl.w	r3, r2, r3
 800112c:	69ba      	ldr	r2, [r7, #24]
 800112e:	4313      	orrs	r3, r2
 8001130:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	69ba      	ldr	r2, [r7, #24]
 8001136:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	f003 0303 	and.w	r3, r3, #3
 8001140:	2b03      	cmp	r3, #3
 8001142:	d017      	beq.n	8001174 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	68db      	ldr	r3, [r3, #12]
 8001148:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800114a:	69fb      	ldr	r3, [r7, #28]
 800114c:	005b      	lsls	r3, r3, #1
 800114e:	2203      	movs	r2, #3
 8001150:	fa02 f303 	lsl.w	r3, r2, r3
 8001154:	43db      	mvns	r3, r3
 8001156:	69ba      	ldr	r2, [r7, #24]
 8001158:	4013      	ands	r3, r2
 800115a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	689a      	ldr	r2, [r3, #8]
 8001160:	69fb      	ldr	r3, [r7, #28]
 8001162:	005b      	lsls	r3, r3, #1
 8001164:	fa02 f303 	lsl.w	r3, r2, r3
 8001168:	69ba      	ldr	r2, [r7, #24]
 800116a:	4313      	orrs	r3, r2
 800116c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	69ba      	ldr	r2, [r7, #24]
 8001172:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	f003 0303 	and.w	r3, r3, #3
 800117c:	2b02      	cmp	r3, #2
 800117e:	d123      	bne.n	80011c8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001180:	69fb      	ldr	r3, [r7, #28]
 8001182:	08da      	lsrs	r2, r3, #3
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	3208      	adds	r2, #8
 8001188:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800118c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800118e:	69fb      	ldr	r3, [r7, #28]
 8001190:	f003 0307 	and.w	r3, r3, #7
 8001194:	009b      	lsls	r3, r3, #2
 8001196:	220f      	movs	r2, #15
 8001198:	fa02 f303 	lsl.w	r3, r2, r3
 800119c:	43db      	mvns	r3, r3
 800119e:	69ba      	ldr	r2, [r7, #24]
 80011a0:	4013      	ands	r3, r2
 80011a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	691a      	ldr	r2, [r3, #16]
 80011a8:	69fb      	ldr	r3, [r7, #28]
 80011aa:	f003 0307 	and.w	r3, r3, #7
 80011ae:	009b      	lsls	r3, r3, #2
 80011b0:	fa02 f303 	lsl.w	r3, r2, r3
 80011b4:	69ba      	ldr	r2, [r7, #24]
 80011b6:	4313      	orrs	r3, r2
 80011b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80011ba:	69fb      	ldr	r3, [r7, #28]
 80011bc:	08da      	lsrs	r2, r3, #3
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	3208      	adds	r2, #8
 80011c2:	69b9      	ldr	r1, [r7, #24]
 80011c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80011ce:	69fb      	ldr	r3, [r7, #28]
 80011d0:	005b      	lsls	r3, r3, #1
 80011d2:	2203      	movs	r2, #3
 80011d4:	fa02 f303 	lsl.w	r3, r2, r3
 80011d8:	43db      	mvns	r3, r3
 80011da:	69ba      	ldr	r2, [r7, #24]
 80011dc:	4013      	ands	r3, r2
 80011de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	f003 0203 	and.w	r2, r3, #3
 80011e8:	69fb      	ldr	r3, [r7, #28]
 80011ea:	005b      	lsls	r3, r3, #1
 80011ec:	fa02 f303 	lsl.w	r3, r2, r3
 80011f0:	69ba      	ldr	r2, [r7, #24]
 80011f2:	4313      	orrs	r3, r2
 80011f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	69ba      	ldr	r2, [r7, #24]
 80011fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001204:	2b00      	cmp	r3, #0
 8001206:	f000 80be 	beq.w	8001386 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800120a:	4b66      	ldr	r3, [pc, #408]	@ (80013a4 <HAL_GPIO_Init+0x324>)
 800120c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800120e:	4a65      	ldr	r2, [pc, #404]	@ (80013a4 <HAL_GPIO_Init+0x324>)
 8001210:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001214:	6453      	str	r3, [r2, #68]	@ 0x44
 8001216:	4b63      	ldr	r3, [pc, #396]	@ (80013a4 <HAL_GPIO_Init+0x324>)
 8001218:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800121a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800121e:	60fb      	str	r3, [r7, #12]
 8001220:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001222:	4a61      	ldr	r2, [pc, #388]	@ (80013a8 <HAL_GPIO_Init+0x328>)
 8001224:	69fb      	ldr	r3, [r7, #28]
 8001226:	089b      	lsrs	r3, r3, #2
 8001228:	3302      	adds	r3, #2
 800122a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800122e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001230:	69fb      	ldr	r3, [r7, #28]
 8001232:	f003 0303 	and.w	r3, r3, #3
 8001236:	009b      	lsls	r3, r3, #2
 8001238:	220f      	movs	r2, #15
 800123a:	fa02 f303 	lsl.w	r3, r2, r3
 800123e:	43db      	mvns	r3, r3
 8001240:	69ba      	ldr	r2, [r7, #24]
 8001242:	4013      	ands	r3, r2
 8001244:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4a58      	ldr	r2, [pc, #352]	@ (80013ac <HAL_GPIO_Init+0x32c>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d037      	beq.n	80012be <HAL_GPIO_Init+0x23e>
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4a57      	ldr	r2, [pc, #348]	@ (80013b0 <HAL_GPIO_Init+0x330>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d031      	beq.n	80012ba <HAL_GPIO_Init+0x23a>
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	4a56      	ldr	r2, [pc, #344]	@ (80013b4 <HAL_GPIO_Init+0x334>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d02b      	beq.n	80012b6 <HAL_GPIO_Init+0x236>
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	4a55      	ldr	r2, [pc, #340]	@ (80013b8 <HAL_GPIO_Init+0x338>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d025      	beq.n	80012b2 <HAL_GPIO_Init+0x232>
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	4a54      	ldr	r2, [pc, #336]	@ (80013bc <HAL_GPIO_Init+0x33c>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d01f      	beq.n	80012ae <HAL_GPIO_Init+0x22e>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	4a53      	ldr	r2, [pc, #332]	@ (80013c0 <HAL_GPIO_Init+0x340>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d019      	beq.n	80012aa <HAL_GPIO_Init+0x22a>
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4a52      	ldr	r2, [pc, #328]	@ (80013c4 <HAL_GPIO_Init+0x344>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d013      	beq.n	80012a6 <HAL_GPIO_Init+0x226>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4a51      	ldr	r2, [pc, #324]	@ (80013c8 <HAL_GPIO_Init+0x348>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d00d      	beq.n	80012a2 <HAL_GPIO_Init+0x222>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4a50      	ldr	r2, [pc, #320]	@ (80013cc <HAL_GPIO_Init+0x34c>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d007      	beq.n	800129e <HAL_GPIO_Init+0x21e>
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	4a4f      	ldr	r2, [pc, #316]	@ (80013d0 <HAL_GPIO_Init+0x350>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d101      	bne.n	800129a <HAL_GPIO_Init+0x21a>
 8001296:	2309      	movs	r3, #9
 8001298:	e012      	b.n	80012c0 <HAL_GPIO_Init+0x240>
 800129a:	230a      	movs	r3, #10
 800129c:	e010      	b.n	80012c0 <HAL_GPIO_Init+0x240>
 800129e:	2308      	movs	r3, #8
 80012a0:	e00e      	b.n	80012c0 <HAL_GPIO_Init+0x240>
 80012a2:	2307      	movs	r3, #7
 80012a4:	e00c      	b.n	80012c0 <HAL_GPIO_Init+0x240>
 80012a6:	2306      	movs	r3, #6
 80012a8:	e00a      	b.n	80012c0 <HAL_GPIO_Init+0x240>
 80012aa:	2305      	movs	r3, #5
 80012ac:	e008      	b.n	80012c0 <HAL_GPIO_Init+0x240>
 80012ae:	2304      	movs	r3, #4
 80012b0:	e006      	b.n	80012c0 <HAL_GPIO_Init+0x240>
 80012b2:	2303      	movs	r3, #3
 80012b4:	e004      	b.n	80012c0 <HAL_GPIO_Init+0x240>
 80012b6:	2302      	movs	r3, #2
 80012b8:	e002      	b.n	80012c0 <HAL_GPIO_Init+0x240>
 80012ba:	2301      	movs	r3, #1
 80012bc:	e000      	b.n	80012c0 <HAL_GPIO_Init+0x240>
 80012be:	2300      	movs	r3, #0
 80012c0:	69fa      	ldr	r2, [r7, #28]
 80012c2:	f002 0203 	and.w	r2, r2, #3
 80012c6:	0092      	lsls	r2, r2, #2
 80012c8:	4093      	lsls	r3, r2
 80012ca:	69ba      	ldr	r2, [r7, #24]
 80012cc:	4313      	orrs	r3, r2
 80012ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80012d0:	4935      	ldr	r1, [pc, #212]	@ (80013a8 <HAL_GPIO_Init+0x328>)
 80012d2:	69fb      	ldr	r3, [r7, #28]
 80012d4:	089b      	lsrs	r3, r3, #2
 80012d6:	3302      	adds	r3, #2
 80012d8:	69ba      	ldr	r2, [r7, #24]
 80012da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012de:	4b3d      	ldr	r3, [pc, #244]	@ (80013d4 <HAL_GPIO_Init+0x354>)
 80012e0:	689b      	ldr	r3, [r3, #8]
 80012e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012e4:	693b      	ldr	r3, [r7, #16]
 80012e6:	43db      	mvns	r3, r3
 80012e8:	69ba      	ldr	r2, [r7, #24]
 80012ea:	4013      	ands	r3, r2
 80012ec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d003      	beq.n	8001302 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80012fa:	69ba      	ldr	r2, [r7, #24]
 80012fc:	693b      	ldr	r3, [r7, #16]
 80012fe:	4313      	orrs	r3, r2
 8001300:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001302:	4a34      	ldr	r2, [pc, #208]	@ (80013d4 <HAL_GPIO_Init+0x354>)
 8001304:	69bb      	ldr	r3, [r7, #24]
 8001306:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001308:	4b32      	ldr	r3, [pc, #200]	@ (80013d4 <HAL_GPIO_Init+0x354>)
 800130a:	68db      	ldr	r3, [r3, #12]
 800130c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	43db      	mvns	r3, r3
 8001312:	69ba      	ldr	r2, [r7, #24]
 8001314:	4013      	ands	r3, r2
 8001316:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001320:	2b00      	cmp	r3, #0
 8001322:	d003      	beq.n	800132c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001324:	69ba      	ldr	r2, [r7, #24]
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	4313      	orrs	r3, r2
 800132a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800132c:	4a29      	ldr	r2, [pc, #164]	@ (80013d4 <HAL_GPIO_Init+0x354>)
 800132e:	69bb      	ldr	r3, [r7, #24]
 8001330:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001332:	4b28      	ldr	r3, [pc, #160]	@ (80013d4 <HAL_GPIO_Init+0x354>)
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001338:	693b      	ldr	r3, [r7, #16]
 800133a:	43db      	mvns	r3, r3
 800133c:	69ba      	ldr	r2, [r7, #24]
 800133e:	4013      	ands	r3, r2
 8001340:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800134a:	2b00      	cmp	r3, #0
 800134c:	d003      	beq.n	8001356 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800134e:	69ba      	ldr	r2, [r7, #24]
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	4313      	orrs	r3, r2
 8001354:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001356:	4a1f      	ldr	r2, [pc, #124]	@ (80013d4 <HAL_GPIO_Init+0x354>)
 8001358:	69bb      	ldr	r3, [r7, #24]
 800135a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800135c:	4b1d      	ldr	r3, [pc, #116]	@ (80013d4 <HAL_GPIO_Init+0x354>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	43db      	mvns	r3, r3
 8001366:	69ba      	ldr	r2, [r7, #24]
 8001368:	4013      	ands	r3, r2
 800136a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001374:	2b00      	cmp	r3, #0
 8001376:	d003      	beq.n	8001380 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001378:	69ba      	ldr	r2, [r7, #24]
 800137a:	693b      	ldr	r3, [r7, #16]
 800137c:	4313      	orrs	r3, r2
 800137e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001380:	4a14      	ldr	r2, [pc, #80]	@ (80013d4 <HAL_GPIO_Init+0x354>)
 8001382:	69bb      	ldr	r3, [r7, #24]
 8001384:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001386:	69fb      	ldr	r3, [r7, #28]
 8001388:	3301      	adds	r3, #1
 800138a:	61fb      	str	r3, [r7, #28]
 800138c:	69fb      	ldr	r3, [r7, #28]
 800138e:	2b0f      	cmp	r3, #15
 8001390:	f67f ae86 	bls.w	80010a0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001394:	bf00      	nop
 8001396:	bf00      	nop
 8001398:	3724      	adds	r7, #36	@ 0x24
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr
 80013a2:	bf00      	nop
 80013a4:	40023800 	.word	0x40023800
 80013a8:	40013800 	.word	0x40013800
 80013ac:	40020000 	.word	0x40020000
 80013b0:	40020400 	.word	0x40020400
 80013b4:	40020800 	.word	0x40020800
 80013b8:	40020c00 	.word	0x40020c00
 80013bc:	40021000 	.word	0x40021000
 80013c0:	40021400 	.word	0x40021400
 80013c4:	40021800 	.word	0x40021800
 80013c8:	40021c00 	.word	0x40021c00
 80013cc:	40022000 	.word	0x40022000
 80013d0:	40022400 	.word	0x40022400
 80013d4:	40013c00 	.word	0x40013c00

080013d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
 80013e0:	460b      	mov	r3, r1
 80013e2:	807b      	strh	r3, [r7, #2]
 80013e4:	4613      	mov	r3, r2
 80013e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80013e8:	787b      	ldrb	r3, [r7, #1]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d003      	beq.n	80013f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013ee:	887a      	ldrh	r2, [r7, #2]
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80013f4:	e003      	b.n	80013fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80013f6:	887b      	ldrh	r3, [r7, #2]
 80013f8:	041a      	lsls	r2, r3, #16
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	619a      	str	r2, [r3, #24]
}
 80013fe:	bf00      	nop
 8001400:	370c      	adds	r7, #12
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr
	...

0800140c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b086      	sub	sp, #24
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001414:	2300      	movs	r3, #0
 8001416:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d101      	bne.n	8001422 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800141e:	2301      	movs	r3, #1
 8001420:	e29b      	b.n	800195a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f003 0301 	and.w	r3, r3, #1
 800142a:	2b00      	cmp	r3, #0
 800142c:	f000 8087 	beq.w	800153e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001430:	4b96      	ldr	r3, [pc, #600]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 8001432:	689b      	ldr	r3, [r3, #8]
 8001434:	f003 030c 	and.w	r3, r3, #12
 8001438:	2b04      	cmp	r3, #4
 800143a:	d00c      	beq.n	8001456 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800143c:	4b93      	ldr	r3, [pc, #588]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	f003 030c 	and.w	r3, r3, #12
 8001444:	2b08      	cmp	r3, #8
 8001446:	d112      	bne.n	800146e <HAL_RCC_OscConfig+0x62>
 8001448:	4b90      	ldr	r3, [pc, #576]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001450:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001454:	d10b      	bne.n	800146e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001456:	4b8d      	ldr	r3, [pc, #564]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800145e:	2b00      	cmp	r3, #0
 8001460:	d06c      	beq.n	800153c <HAL_RCC_OscConfig+0x130>
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d168      	bne.n	800153c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800146a:	2301      	movs	r3, #1
 800146c:	e275      	b.n	800195a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001476:	d106      	bne.n	8001486 <HAL_RCC_OscConfig+0x7a>
 8001478:	4b84      	ldr	r3, [pc, #528]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a83      	ldr	r2, [pc, #524]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 800147e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001482:	6013      	str	r3, [r2, #0]
 8001484:	e02e      	b.n	80014e4 <HAL_RCC_OscConfig+0xd8>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d10c      	bne.n	80014a8 <HAL_RCC_OscConfig+0x9c>
 800148e:	4b7f      	ldr	r3, [pc, #508]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	4a7e      	ldr	r2, [pc, #504]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 8001494:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001498:	6013      	str	r3, [r2, #0]
 800149a:	4b7c      	ldr	r3, [pc, #496]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a7b      	ldr	r2, [pc, #492]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 80014a0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80014a4:	6013      	str	r3, [r2, #0]
 80014a6:	e01d      	b.n	80014e4 <HAL_RCC_OscConfig+0xd8>
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80014b0:	d10c      	bne.n	80014cc <HAL_RCC_OscConfig+0xc0>
 80014b2:	4b76      	ldr	r3, [pc, #472]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a75      	ldr	r2, [pc, #468]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 80014b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014bc:	6013      	str	r3, [r2, #0]
 80014be:	4b73      	ldr	r3, [pc, #460]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4a72      	ldr	r2, [pc, #456]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 80014c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014c8:	6013      	str	r3, [r2, #0]
 80014ca:	e00b      	b.n	80014e4 <HAL_RCC_OscConfig+0xd8>
 80014cc:	4b6f      	ldr	r3, [pc, #444]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a6e      	ldr	r2, [pc, #440]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 80014d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80014d6:	6013      	str	r3, [r2, #0]
 80014d8:	4b6c      	ldr	r3, [pc, #432]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a6b      	ldr	r2, [pc, #428]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 80014de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80014e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d013      	beq.n	8001514 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014ec:	f7ff fcda 	bl	8000ea4 <HAL_GetTick>
 80014f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014f2:	e008      	b.n	8001506 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014f4:	f7ff fcd6 	bl	8000ea4 <HAL_GetTick>
 80014f8:	4602      	mov	r2, r0
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	1ad3      	subs	r3, r2, r3
 80014fe:	2b64      	cmp	r3, #100	@ 0x64
 8001500:	d901      	bls.n	8001506 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001502:	2303      	movs	r3, #3
 8001504:	e229      	b.n	800195a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001506:	4b61      	ldr	r3, [pc, #388]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800150e:	2b00      	cmp	r3, #0
 8001510:	d0f0      	beq.n	80014f4 <HAL_RCC_OscConfig+0xe8>
 8001512:	e014      	b.n	800153e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001514:	f7ff fcc6 	bl	8000ea4 <HAL_GetTick>
 8001518:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800151a:	e008      	b.n	800152e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800151c:	f7ff fcc2 	bl	8000ea4 <HAL_GetTick>
 8001520:	4602      	mov	r2, r0
 8001522:	693b      	ldr	r3, [r7, #16]
 8001524:	1ad3      	subs	r3, r2, r3
 8001526:	2b64      	cmp	r3, #100	@ 0x64
 8001528:	d901      	bls.n	800152e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800152a:	2303      	movs	r3, #3
 800152c:	e215      	b.n	800195a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800152e:	4b57      	ldr	r3, [pc, #348]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001536:	2b00      	cmp	r3, #0
 8001538:	d1f0      	bne.n	800151c <HAL_RCC_OscConfig+0x110>
 800153a:	e000      	b.n	800153e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800153c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f003 0302 	and.w	r3, r3, #2
 8001546:	2b00      	cmp	r3, #0
 8001548:	d069      	beq.n	800161e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800154a:	4b50      	ldr	r3, [pc, #320]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 800154c:	689b      	ldr	r3, [r3, #8]
 800154e:	f003 030c 	and.w	r3, r3, #12
 8001552:	2b00      	cmp	r3, #0
 8001554:	d00b      	beq.n	800156e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001556:	4b4d      	ldr	r3, [pc, #308]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 8001558:	689b      	ldr	r3, [r3, #8]
 800155a:	f003 030c 	and.w	r3, r3, #12
 800155e:	2b08      	cmp	r3, #8
 8001560:	d11c      	bne.n	800159c <HAL_RCC_OscConfig+0x190>
 8001562:	4b4a      	ldr	r3, [pc, #296]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800156a:	2b00      	cmp	r3, #0
 800156c:	d116      	bne.n	800159c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800156e:	4b47      	ldr	r3, [pc, #284]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f003 0302 	and.w	r3, r3, #2
 8001576:	2b00      	cmp	r3, #0
 8001578:	d005      	beq.n	8001586 <HAL_RCC_OscConfig+0x17a>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	68db      	ldr	r3, [r3, #12]
 800157e:	2b01      	cmp	r3, #1
 8001580:	d001      	beq.n	8001586 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001582:	2301      	movs	r3, #1
 8001584:	e1e9      	b.n	800195a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001586:	4b41      	ldr	r3, [pc, #260]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	691b      	ldr	r3, [r3, #16]
 8001592:	00db      	lsls	r3, r3, #3
 8001594:	493d      	ldr	r1, [pc, #244]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 8001596:	4313      	orrs	r3, r2
 8001598:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800159a:	e040      	b.n	800161e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	68db      	ldr	r3, [r3, #12]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d023      	beq.n	80015ec <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015a4:	4b39      	ldr	r3, [pc, #228]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a38      	ldr	r2, [pc, #224]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 80015aa:	f043 0301 	orr.w	r3, r3, #1
 80015ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015b0:	f7ff fc78 	bl	8000ea4 <HAL_GetTick>
 80015b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015b6:	e008      	b.n	80015ca <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015b8:	f7ff fc74 	bl	8000ea4 <HAL_GetTick>
 80015bc:	4602      	mov	r2, r0
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	2b02      	cmp	r3, #2
 80015c4:	d901      	bls.n	80015ca <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80015c6:	2303      	movs	r3, #3
 80015c8:	e1c7      	b.n	800195a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015ca:	4b30      	ldr	r3, [pc, #192]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f003 0302 	and.w	r3, r3, #2
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d0f0      	beq.n	80015b8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015d6:	4b2d      	ldr	r3, [pc, #180]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	691b      	ldr	r3, [r3, #16]
 80015e2:	00db      	lsls	r3, r3, #3
 80015e4:	4929      	ldr	r1, [pc, #164]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 80015e6:	4313      	orrs	r3, r2
 80015e8:	600b      	str	r3, [r1, #0]
 80015ea:	e018      	b.n	800161e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015ec:	4b27      	ldr	r3, [pc, #156]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a26      	ldr	r2, [pc, #152]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 80015f2:	f023 0301 	bic.w	r3, r3, #1
 80015f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015f8:	f7ff fc54 	bl	8000ea4 <HAL_GetTick>
 80015fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015fe:	e008      	b.n	8001612 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001600:	f7ff fc50 	bl	8000ea4 <HAL_GetTick>
 8001604:	4602      	mov	r2, r0
 8001606:	693b      	ldr	r3, [r7, #16]
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	2b02      	cmp	r3, #2
 800160c:	d901      	bls.n	8001612 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800160e:	2303      	movs	r3, #3
 8001610:	e1a3      	b.n	800195a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001612:	4b1e      	ldr	r3, [pc, #120]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f003 0302 	and.w	r3, r3, #2
 800161a:	2b00      	cmp	r3, #0
 800161c:	d1f0      	bne.n	8001600 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f003 0308 	and.w	r3, r3, #8
 8001626:	2b00      	cmp	r3, #0
 8001628:	d038      	beq.n	800169c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	695b      	ldr	r3, [r3, #20]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d019      	beq.n	8001666 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001632:	4b16      	ldr	r3, [pc, #88]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 8001634:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001636:	4a15      	ldr	r2, [pc, #84]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 8001638:	f043 0301 	orr.w	r3, r3, #1
 800163c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800163e:	f7ff fc31 	bl	8000ea4 <HAL_GetTick>
 8001642:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001644:	e008      	b.n	8001658 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001646:	f7ff fc2d 	bl	8000ea4 <HAL_GetTick>
 800164a:	4602      	mov	r2, r0
 800164c:	693b      	ldr	r3, [r7, #16]
 800164e:	1ad3      	subs	r3, r2, r3
 8001650:	2b02      	cmp	r3, #2
 8001652:	d901      	bls.n	8001658 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001654:	2303      	movs	r3, #3
 8001656:	e180      	b.n	800195a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001658:	4b0c      	ldr	r3, [pc, #48]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 800165a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800165c:	f003 0302 	and.w	r3, r3, #2
 8001660:	2b00      	cmp	r3, #0
 8001662:	d0f0      	beq.n	8001646 <HAL_RCC_OscConfig+0x23a>
 8001664:	e01a      	b.n	800169c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001666:	4b09      	ldr	r3, [pc, #36]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 8001668:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800166a:	4a08      	ldr	r2, [pc, #32]	@ (800168c <HAL_RCC_OscConfig+0x280>)
 800166c:	f023 0301 	bic.w	r3, r3, #1
 8001670:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001672:	f7ff fc17 	bl	8000ea4 <HAL_GetTick>
 8001676:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001678:	e00a      	b.n	8001690 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800167a:	f7ff fc13 	bl	8000ea4 <HAL_GetTick>
 800167e:	4602      	mov	r2, r0
 8001680:	693b      	ldr	r3, [r7, #16]
 8001682:	1ad3      	subs	r3, r2, r3
 8001684:	2b02      	cmp	r3, #2
 8001686:	d903      	bls.n	8001690 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001688:	2303      	movs	r3, #3
 800168a:	e166      	b.n	800195a <HAL_RCC_OscConfig+0x54e>
 800168c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001690:	4b92      	ldr	r3, [pc, #584]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 8001692:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001694:	f003 0302 	and.w	r3, r3, #2
 8001698:	2b00      	cmp	r3, #0
 800169a:	d1ee      	bne.n	800167a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f003 0304 	and.w	r3, r3, #4
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	f000 80a4 	beq.w	80017f2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016aa:	4b8c      	ldr	r3, [pc, #560]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 80016ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d10d      	bne.n	80016d2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80016b6:	4b89      	ldr	r3, [pc, #548]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 80016b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ba:	4a88      	ldr	r2, [pc, #544]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 80016bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80016c2:	4b86      	ldr	r3, [pc, #536]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 80016c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016ca:	60bb      	str	r3, [r7, #8]
 80016cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80016ce:	2301      	movs	r3, #1
 80016d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016d2:	4b83      	ldr	r3, [pc, #524]	@ (80018e0 <HAL_RCC_OscConfig+0x4d4>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d118      	bne.n	8001710 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80016de:	4b80      	ldr	r3, [pc, #512]	@ (80018e0 <HAL_RCC_OscConfig+0x4d4>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4a7f      	ldr	r2, [pc, #508]	@ (80018e0 <HAL_RCC_OscConfig+0x4d4>)
 80016e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016ea:	f7ff fbdb 	bl	8000ea4 <HAL_GetTick>
 80016ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016f0:	e008      	b.n	8001704 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016f2:	f7ff fbd7 	bl	8000ea4 <HAL_GetTick>
 80016f6:	4602      	mov	r2, r0
 80016f8:	693b      	ldr	r3, [r7, #16]
 80016fa:	1ad3      	subs	r3, r2, r3
 80016fc:	2b64      	cmp	r3, #100	@ 0x64
 80016fe:	d901      	bls.n	8001704 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001700:	2303      	movs	r3, #3
 8001702:	e12a      	b.n	800195a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001704:	4b76      	ldr	r3, [pc, #472]	@ (80018e0 <HAL_RCC_OscConfig+0x4d4>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800170c:	2b00      	cmp	r3, #0
 800170e:	d0f0      	beq.n	80016f2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	689b      	ldr	r3, [r3, #8]
 8001714:	2b01      	cmp	r3, #1
 8001716:	d106      	bne.n	8001726 <HAL_RCC_OscConfig+0x31a>
 8001718:	4b70      	ldr	r3, [pc, #448]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 800171a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800171c:	4a6f      	ldr	r2, [pc, #444]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 800171e:	f043 0301 	orr.w	r3, r3, #1
 8001722:	6713      	str	r3, [r2, #112]	@ 0x70
 8001724:	e02d      	b.n	8001782 <HAL_RCC_OscConfig+0x376>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d10c      	bne.n	8001748 <HAL_RCC_OscConfig+0x33c>
 800172e:	4b6b      	ldr	r3, [pc, #428]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 8001730:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001732:	4a6a      	ldr	r2, [pc, #424]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 8001734:	f023 0301 	bic.w	r3, r3, #1
 8001738:	6713      	str	r3, [r2, #112]	@ 0x70
 800173a:	4b68      	ldr	r3, [pc, #416]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 800173c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800173e:	4a67      	ldr	r2, [pc, #412]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 8001740:	f023 0304 	bic.w	r3, r3, #4
 8001744:	6713      	str	r3, [r2, #112]	@ 0x70
 8001746:	e01c      	b.n	8001782 <HAL_RCC_OscConfig+0x376>
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	689b      	ldr	r3, [r3, #8]
 800174c:	2b05      	cmp	r3, #5
 800174e:	d10c      	bne.n	800176a <HAL_RCC_OscConfig+0x35e>
 8001750:	4b62      	ldr	r3, [pc, #392]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 8001752:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001754:	4a61      	ldr	r2, [pc, #388]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 8001756:	f043 0304 	orr.w	r3, r3, #4
 800175a:	6713      	str	r3, [r2, #112]	@ 0x70
 800175c:	4b5f      	ldr	r3, [pc, #380]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 800175e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001760:	4a5e      	ldr	r2, [pc, #376]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 8001762:	f043 0301 	orr.w	r3, r3, #1
 8001766:	6713      	str	r3, [r2, #112]	@ 0x70
 8001768:	e00b      	b.n	8001782 <HAL_RCC_OscConfig+0x376>
 800176a:	4b5c      	ldr	r3, [pc, #368]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 800176c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800176e:	4a5b      	ldr	r2, [pc, #364]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 8001770:	f023 0301 	bic.w	r3, r3, #1
 8001774:	6713      	str	r3, [r2, #112]	@ 0x70
 8001776:	4b59      	ldr	r3, [pc, #356]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 8001778:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800177a:	4a58      	ldr	r2, [pc, #352]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 800177c:	f023 0304 	bic.w	r3, r3, #4
 8001780:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	689b      	ldr	r3, [r3, #8]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d015      	beq.n	80017b6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800178a:	f7ff fb8b 	bl	8000ea4 <HAL_GetTick>
 800178e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001790:	e00a      	b.n	80017a8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001792:	f7ff fb87 	bl	8000ea4 <HAL_GetTick>
 8001796:	4602      	mov	r2, r0
 8001798:	693b      	ldr	r3, [r7, #16]
 800179a:	1ad3      	subs	r3, r2, r3
 800179c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017a0:	4293      	cmp	r3, r2
 80017a2:	d901      	bls.n	80017a8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80017a4:	2303      	movs	r3, #3
 80017a6:	e0d8      	b.n	800195a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017a8:	4b4c      	ldr	r3, [pc, #304]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 80017aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017ac:	f003 0302 	and.w	r3, r3, #2
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d0ee      	beq.n	8001792 <HAL_RCC_OscConfig+0x386>
 80017b4:	e014      	b.n	80017e0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017b6:	f7ff fb75 	bl	8000ea4 <HAL_GetTick>
 80017ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017bc:	e00a      	b.n	80017d4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017be:	f7ff fb71 	bl	8000ea4 <HAL_GetTick>
 80017c2:	4602      	mov	r2, r0
 80017c4:	693b      	ldr	r3, [r7, #16]
 80017c6:	1ad3      	subs	r3, r2, r3
 80017c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d901      	bls.n	80017d4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80017d0:	2303      	movs	r3, #3
 80017d2:	e0c2      	b.n	800195a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017d4:	4b41      	ldr	r3, [pc, #260]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 80017d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017d8:	f003 0302 	and.w	r3, r3, #2
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d1ee      	bne.n	80017be <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80017e0:	7dfb      	ldrb	r3, [r7, #23]
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	d105      	bne.n	80017f2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017e6:	4b3d      	ldr	r3, [pc, #244]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 80017e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ea:	4a3c      	ldr	r2, [pc, #240]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 80017ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80017f0:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	699b      	ldr	r3, [r3, #24]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	f000 80ae 	beq.w	8001958 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017fc:	4b37      	ldr	r3, [pc, #220]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 80017fe:	689b      	ldr	r3, [r3, #8]
 8001800:	f003 030c 	and.w	r3, r3, #12
 8001804:	2b08      	cmp	r3, #8
 8001806:	d06d      	beq.n	80018e4 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	699b      	ldr	r3, [r3, #24]
 800180c:	2b02      	cmp	r3, #2
 800180e:	d14b      	bne.n	80018a8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001810:	4b32      	ldr	r3, [pc, #200]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a31      	ldr	r2, [pc, #196]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 8001816:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800181a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800181c:	f7ff fb42 	bl	8000ea4 <HAL_GetTick>
 8001820:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001822:	e008      	b.n	8001836 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001824:	f7ff fb3e 	bl	8000ea4 <HAL_GetTick>
 8001828:	4602      	mov	r2, r0
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	2b02      	cmp	r3, #2
 8001830:	d901      	bls.n	8001836 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8001832:	2303      	movs	r3, #3
 8001834:	e091      	b.n	800195a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001836:	4b29      	ldr	r3, [pc, #164]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800183e:	2b00      	cmp	r3, #0
 8001840:	d1f0      	bne.n	8001824 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	69da      	ldr	r2, [r3, #28]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6a1b      	ldr	r3, [r3, #32]
 800184a:	431a      	orrs	r2, r3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001850:	019b      	lsls	r3, r3, #6
 8001852:	431a      	orrs	r2, r3
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001858:	085b      	lsrs	r3, r3, #1
 800185a:	3b01      	subs	r3, #1
 800185c:	041b      	lsls	r3, r3, #16
 800185e:	431a      	orrs	r2, r3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001864:	061b      	lsls	r3, r3, #24
 8001866:	431a      	orrs	r2, r3
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800186c:	071b      	lsls	r3, r3, #28
 800186e:	491b      	ldr	r1, [pc, #108]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 8001870:	4313      	orrs	r3, r2
 8001872:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001874:	4b19      	ldr	r3, [pc, #100]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a18      	ldr	r2, [pc, #96]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 800187a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800187e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001880:	f7ff fb10 	bl	8000ea4 <HAL_GetTick>
 8001884:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001886:	e008      	b.n	800189a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001888:	f7ff fb0c 	bl	8000ea4 <HAL_GetTick>
 800188c:	4602      	mov	r2, r0
 800188e:	693b      	ldr	r3, [r7, #16]
 8001890:	1ad3      	subs	r3, r2, r3
 8001892:	2b02      	cmp	r3, #2
 8001894:	d901      	bls.n	800189a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8001896:	2303      	movs	r3, #3
 8001898:	e05f      	b.n	800195a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800189a:	4b10      	ldr	r3, [pc, #64]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d0f0      	beq.n	8001888 <HAL_RCC_OscConfig+0x47c>
 80018a6:	e057      	b.n	8001958 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018a8:	4b0c      	ldr	r3, [pc, #48]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a0b      	ldr	r2, [pc, #44]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 80018ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80018b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018b4:	f7ff faf6 	bl	8000ea4 <HAL_GetTick>
 80018b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018ba:	e008      	b.n	80018ce <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018bc:	f7ff faf2 	bl	8000ea4 <HAL_GetTick>
 80018c0:	4602      	mov	r2, r0
 80018c2:	693b      	ldr	r3, [r7, #16]
 80018c4:	1ad3      	subs	r3, r2, r3
 80018c6:	2b02      	cmp	r3, #2
 80018c8:	d901      	bls.n	80018ce <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80018ca:	2303      	movs	r3, #3
 80018cc:	e045      	b.n	800195a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018ce:	4b03      	ldr	r3, [pc, #12]	@ (80018dc <HAL_RCC_OscConfig+0x4d0>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d1f0      	bne.n	80018bc <HAL_RCC_OscConfig+0x4b0>
 80018da:	e03d      	b.n	8001958 <HAL_RCC_OscConfig+0x54c>
 80018dc:	40023800 	.word	0x40023800
 80018e0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80018e4:	4b1f      	ldr	r3, [pc, #124]	@ (8001964 <HAL_RCC_OscConfig+0x558>)
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	699b      	ldr	r3, [r3, #24]
 80018ee:	2b01      	cmp	r3, #1
 80018f0:	d030      	beq.n	8001954 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d129      	bne.n	8001954 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800190a:	429a      	cmp	r2, r3
 800190c:	d122      	bne.n	8001954 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800190e:	68fa      	ldr	r2, [r7, #12]
 8001910:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001914:	4013      	ands	r3, r2
 8001916:	687a      	ldr	r2, [r7, #4]
 8001918:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800191a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800191c:	4293      	cmp	r3, r2
 800191e:	d119      	bne.n	8001954 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800192a:	085b      	lsrs	r3, r3, #1
 800192c:	3b01      	subs	r3, #1
 800192e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001930:	429a      	cmp	r2, r3
 8001932:	d10f      	bne.n	8001954 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800193e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001940:	429a      	cmp	r2, r3
 8001942:	d107      	bne.n	8001954 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800194e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001950:	429a      	cmp	r2, r3
 8001952:	d001      	beq.n	8001958 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8001954:	2301      	movs	r3, #1
 8001956:	e000      	b.n	800195a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8001958:	2300      	movs	r3, #0
}
 800195a:	4618      	mov	r0, r3
 800195c:	3718      	adds	r7, #24
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	40023800 	.word	0x40023800

08001968 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b084      	sub	sp, #16
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
 8001970:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001972:	2300      	movs	r3, #0
 8001974:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d101      	bne.n	8001980 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800197c:	2301      	movs	r3, #1
 800197e:	e0d0      	b.n	8001b22 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001980:	4b6a      	ldr	r3, [pc, #424]	@ (8001b2c <HAL_RCC_ClockConfig+0x1c4>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f003 030f 	and.w	r3, r3, #15
 8001988:	683a      	ldr	r2, [r7, #0]
 800198a:	429a      	cmp	r2, r3
 800198c:	d910      	bls.n	80019b0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800198e:	4b67      	ldr	r3, [pc, #412]	@ (8001b2c <HAL_RCC_ClockConfig+0x1c4>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f023 020f 	bic.w	r2, r3, #15
 8001996:	4965      	ldr	r1, [pc, #404]	@ (8001b2c <HAL_RCC_ClockConfig+0x1c4>)
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	4313      	orrs	r3, r2
 800199c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800199e:	4b63      	ldr	r3, [pc, #396]	@ (8001b2c <HAL_RCC_ClockConfig+0x1c4>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f003 030f 	and.w	r3, r3, #15
 80019a6:	683a      	ldr	r2, [r7, #0]
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d001      	beq.n	80019b0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80019ac:	2301      	movs	r3, #1
 80019ae:	e0b8      	b.n	8001b22 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f003 0302 	and.w	r3, r3, #2
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d020      	beq.n	80019fe <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f003 0304 	and.w	r3, r3, #4
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d005      	beq.n	80019d4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019c8:	4b59      	ldr	r3, [pc, #356]	@ (8001b30 <HAL_RCC_ClockConfig+0x1c8>)
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	4a58      	ldr	r2, [pc, #352]	@ (8001b30 <HAL_RCC_ClockConfig+0x1c8>)
 80019ce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80019d2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f003 0308 	and.w	r3, r3, #8
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d005      	beq.n	80019ec <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019e0:	4b53      	ldr	r3, [pc, #332]	@ (8001b30 <HAL_RCC_ClockConfig+0x1c8>)
 80019e2:	689b      	ldr	r3, [r3, #8]
 80019e4:	4a52      	ldr	r2, [pc, #328]	@ (8001b30 <HAL_RCC_ClockConfig+0x1c8>)
 80019e6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80019ea:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019ec:	4b50      	ldr	r3, [pc, #320]	@ (8001b30 <HAL_RCC_ClockConfig+0x1c8>)
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	689b      	ldr	r3, [r3, #8]
 80019f8:	494d      	ldr	r1, [pc, #308]	@ (8001b30 <HAL_RCC_ClockConfig+0x1c8>)
 80019fa:	4313      	orrs	r3, r2
 80019fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f003 0301 	and.w	r3, r3, #1
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d040      	beq.n	8001a8c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	2b01      	cmp	r3, #1
 8001a10:	d107      	bne.n	8001a22 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a12:	4b47      	ldr	r3, [pc, #284]	@ (8001b30 <HAL_RCC_ClockConfig+0x1c8>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d115      	bne.n	8001a4a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e07f      	b.n	8001b22 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	2b02      	cmp	r3, #2
 8001a28:	d107      	bne.n	8001a3a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a2a:	4b41      	ldr	r3, [pc, #260]	@ (8001b30 <HAL_RCC_ClockConfig+0x1c8>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d109      	bne.n	8001a4a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001a36:	2301      	movs	r3, #1
 8001a38:	e073      	b.n	8001b22 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a3a:	4b3d      	ldr	r3, [pc, #244]	@ (8001b30 <HAL_RCC_ClockConfig+0x1c8>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f003 0302 	and.w	r3, r3, #2
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d101      	bne.n	8001a4a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e06b      	b.n	8001b22 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a4a:	4b39      	ldr	r3, [pc, #228]	@ (8001b30 <HAL_RCC_ClockConfig+0x1c8>)
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	f023 0203 	bic.w	r2, r3, #3
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	4936      	ldr	r1, [pc, #216]	@ (8001b30 <HAL_RCC_ClockConfig+0x1c8>)
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001a5c:	f7ff fa22 	bl	8000ea4 <HAL_GetTick>
 8001a60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a62:	e00a      	b.n	8001a7a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a64:	f7ff fa1e 	bl	8000ea4 <HAL_GetTick>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d901      	bls.n	8001a7a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001a76:	2303      	movs	r3, #3
 8001a78:	e053      	b.n	8001b22 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a7a:	4b2d      	ldr	r3, [pc, #180]	@ (8001b30 <HAL_RCC_ClockConfig+0x1c8>)
 8001a7c:	689b      	ldr	r3, [r3, #8]
 8001a7e:	f003 020c 	and.w	r2, r3, #12
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	009b      	lsls	r3, r3, #2
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	d1eb      	bne.n	8001a64 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a8c:	4b27      	ldr	r3, [pc, #156]	@ (8001b2c <HAL_RCC_ClockConfig+0x1c4>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f003 030f 	and.w	r3, r3, #15
 8001a94:	683a      	ldr	r2, [r7, #0]
 8001a96:	429a      	cmp	r2, r3
 8001a98:	d210      	bcs.n	8001abc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a9a:	4b24      	ldr	r3, [pc, #144]	@ (8001b2c <HAL_RCC_ClockConfig+0x1c4>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f023 020f 	bic.w	r2, r3, #15
 8001aa2:	4922      	ldr	r1, [pc, #136]	@ (8001b2c <HAL_RCC_ClockConfig+0x1c4>)
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001aaa:	4b20      	ldr	r3, [pc, #128]	@ (8001b2c <HAL_RCC_ClockConfig+0x1c4>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f003 030f 	and.w	r3, r3, #15
 8001ab2:	683a      	ldr	r2, [r7, #0]
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d001      	beq.n	8001abc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	e032      	b.n	8001b22 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f003 0304 	and.w	r3, r3, #4
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d008      	beq.n	8001ada <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ac8:	4b19      	ldr	r3, [pc, #100]	@ (8001b30 <HAL_RCC_ClockConfig+0x1c8>)
 8001aca:	689b      	ldr	r3, [r3, #8]
 8001acc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	68db      	ldr	r3, [r3, #12]
 8001ad4:	4916      	ldr	r1, [pc, #88]	@ (8001b30 <HAL_RCC_ClockConfig+0x1c8>)
 8001ad6:	4313      	orrs	r3, r2
 8001ad8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f003 0308 	and.w	r3, r3, #8
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d009      	beq.n	8001afa <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001ae6:	4b12      	ldr	r3, [pc, #72]	@ (8001b30 <HAL_RCC_ClockConfig+0x1c8>)
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	691b      	ldr	r3, [r3, #16]
 8001af2:	00db      	lsls	r3, r3, #3
 8001af4:	490e      	ldr	r1, [pc, #56]	@ (8001b30 <HAL_RCC_ClockConfig+0x1c8>)
 8001af6:	4313      	orrs	r3, r2
 8001af8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001afa:	f000 f821 	bl	8001b40 <HAL_RCC_GetSysClockFreq>
 8001afe:	4602      	mov	r2, r0
 8001b00:	4b0b      	ldr	r3, [pc, #44]	@ (8001b30 <HAL_RCC_ClockConfig+0x1c8>)
 8001b02:	689b      	ldr	r3, [r3, #8]
 8001b04:	091b      	lsrs	r3, r3, #4
 8001b06:	f003 030f 	and.w	r3, r3, #15
 8001b0a:	490a      	ldr	r1, [pc, #40]	@ (8001b34 <HAL_RCC_ClockConfig+0x1cc>)
 8001b0c:	5ccb      	ldrb	r3, [r1, r3]
 8001b0e:	fa22 f303 	lsr.w	r3, r2, r3
 8001b12:	4a09      	ldr	r2, [pc, #36]	@ (8001b38 <HAL_RCC_ClockConfig+0x1d0>)
 8001b14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001b16:	4b09      	ldr	r3, [pc, #36]	@ (8001b3c <HAL_RCC_ClockConfig+0x1d4>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f7ff f890 	bl	8000c40 <HAL_InitTick>

  return HAL_OK;
 8001b20:	2300      	movs	r3, #0
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3710      	adds	r7, #16
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	40023c00 	.word	0x40023c00
 8001b30:	40023800 	.word	0x40023800
 8001b34:	080072a0 	.word	0x080072a0
 8001b38:	20000000 	.word	0x20000000
 8001b3c:	20000004 	.word	0x20000004

08001b40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b44:	b094      	sub	sp, #80	@ 0x50
 8001b46:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	647b      	str	r3, [r7, #68]	@ 0x44
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001b50:	2300      	movs	r3, #0
 8001b52:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8001b54:	2300      	movs	r3, #0
 8001b56:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b58:	4b79      	ldr	r3, [pc, #484]	@ (8001d40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b5a:	689b      	ldr	r3, [r3, #8]
 8001b5c:	f003 030c 	and.w	r3, r3, #12
 8001b60:	2b08      	cmp	r3, #8
 8001b62:	d00d      	beq.n	8001b80 <HAL_RCC_GetSysClockFreq+0x40>
 8001b64:	2b08      	cmp	r3, #8
 8001b66:	f200 80e1 	bhi.w	8001d2c <HAL_RCC_GetSysClockFreq+0x1ec>
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d002      	beq.n	8001b74 <HAL_RCC_GetSysClockFreq+0x34>
 8001b6e:	2b04      	cmp	r3, #4
 8001b70:	d003      	beq.n	8001b7a <HAL_RCC_GetSysClockFreq+0x3a>
 8001b72:	e0db      	b.n	8001d2c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b74:	4b73      	ldr	r3, [pc, #460]	@ (8001d44 <HAL_RCC_GetSysClockFreq+0x204>)
 8001b76:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b78:	e0db      	b.n	8001d32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001b7a:	4b72      	ldr	r3, [pc, #456]	@ (8001d44 <HAL_RCC_GetSysClockFreq+0x204>)
 8001b7c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b7e:	e0d8      	b.n	8001d32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b80:	4b6f      	ldr	r3, [pc, #444]	@ (8001d40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001b88:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001b8a:	4b6d      	ldr	r3, [pc, #436]	@ (8001d40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d063      	beq.n	8001c5e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b96:	4b6a      	ldr	r3, [pc, #424]	@ (8001d40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	099b      	lsrs	r3, r3, #6
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001ba0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001ba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ba4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ba8:	633b      	str	r3, [r7, #48]	@ 0x30
 8001baa:	2300      	movs	r3, #0
 8001bac:	637b      	str	r3, [r7, #52]	@ 0x34
 8001bae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001bb2:	4622      	mov	r2, r4
 8001bb4:	462b      	mov	r3, r5
 8001bb6:	f04f 0000 	mov.w	r0, #0
 8001bba:	f04f 0100 	mov.w	r1, #0
 8001bbe:	0159      	lsls	r1, r3, #5
 8001bc0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001bc4:	0150      	lsls	r0, r2, #5
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	460b      	mov	r3, r1
 8001bca:	4621      	mov	r1, r4
 8001bcc:	1a51      	subs	r1, r2, r1
 8001bce:	6139      	str	r1, [r7, #16]
 8001bd0:	4629      	mov	r1, r5
 8001bd2:	eb63 0301 	sbc.w	r3, r3, r1
 8001bd6:	617b      	str	r3, [r7, #20]
 8001bd8:	f04f 0200 	mov.w	r2, #0
 8001bdc:	f04f 0300 	mov.w	r3, #0
 8001be0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001be4:	4659      	mov	r1, fp
 8001be6:	018b      	lsls	r3, r1, #6
 8001be8:	4651      	mov	r1, sl
 8001bea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001bee:	4651      	mov	r1, sl
 8001bf0:	018a      	lsls	r2, r1, #6
 8001bf2:	4651      	mov	r1, sl
 8001bf4:	ebb2 0801 	subs.w	r8, r2, r1
 8001bf8:	4659      	mov	r1, fp
 8001bfa:	eb63 0901 	sbc.w	r9, r3, r1
 8001bfe:	f04f 0200 	mov.w	r2, #0
 8001c02:	f04f 0300 	mov.w	r3, #0
 8001c06:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c0a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c0e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c12:	4690      	mov	r8, r2
 8001c14:	4699      	mov	r9, r3
 8001c16:	4623      	mov	r3, r4
 8001c18:	eb18 0303 	adds.w	r3, r8, r3
 8001c1c:	60bb      	str	r3, [r7, #8]
 8001c1e:	462b      	mov	r3, r5
 8001c20:	eb49 0303 	adc.w	r3, r9, r3
 8001c24:	60fb      	str	r3, [r7, #12]
 8001c26:	f04f 0200 	mov.w	r2, #0
 8001c2a:	f04f 0300 	mov.w	r3, #0
 8001c2e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001c32:	4629      	mov	r1, r5
 8001c34:	028b      	lsls	r3, r1, #10
 8001c36:	4621      	mov	r1, r4
 8001c38:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c3c:	4621      	mov	r1, r4
 8001c3e:	028a      	lsls	r2, r1, #10
 8001c40:	4610      	mov	r0, r2
 8001c42:	4619      	mov	r1, r3
 8001c44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c46:	2200      	movs	r2, #0
 8001c48:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001c4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001c4c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001c50:	f7fe fb4e 	bl	80002f0 <__aeabi_uldivmod>
 8001c54:	4602      	mov	r2, r0
 8001c56:	460b      	mov	r3, r1
 8001c58:	4613      	mov	r3, r2
 8001c5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001c5c:	e058      	b.n	8001d10 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c5e:	4b38      	ldr	r3, [pc, #224]	@ (8001d40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	099b      	lsrs	r3, r3, #6
 8001c64:	2200      	movs	r2, #0
 8001c66:	4618      	mov	r0, r3
 8001c68:	4611      	mov	r1, r2
 8001c6a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001c6e:	623b      	str	r3, [r7, #32]
 8001c70:	2300      	movs	r3, #0
 8001c72:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c74:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001c78:	4642      	mov	r2, r8
 8001c7a:	464b      	mov	r3, r9
 8001c7c:	f04f 0000 	mov.w	r0, #0
 8001c80:	f04f 0100 	mov.w	r1, #0
 8001c84:	0159      	lsls	r1, r3, #5
 8001c86:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c8a:	0150      	lsls	r0, r2, #5
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	460b      	mov	r3, r1
 8001c90:	4641      	mov	r1, r8
 8001c92:	ebb2 0a01 	subs.w	sl, r2, r1
 8001c96:	4649      	mov	r1, r9
 8001c98:	eb63 0b01 	sbc.w	fp, r3, r1
 8001c9c:	f04f 0200 	mov.w	r2, #0
 8001ca0:	f04f 0300 	mov.w	r3, #0
 8001ca4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001ca8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001cac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001cb0:	ebb2 040a 	subs.w	r4, r2, sl
 8001cb4:	eb63 050b 	sbc.w	r5, r3, fp
 8001cb8:	f04f 0200 	mov.w	r2, #0
 8001cbc:	f04f 0300 	mov.w	r3, #0
 8001cc0:	00eb      	lsls	r3, r5, #3
 8001cc2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001cc6:	00e2      	lsls	r2, r4, #3
 8001cc8:	4614      	mov	r4, r2
 8001cca:	461d      	mov	r5, r3
 8001ccc:	4643      	mov	r3, r8
 8001cce:	18e3      	adds	r3, r4, r3
 8001cd0:	603b      	str	r3, [r7, #0]
 8001cd2:	464b      	mov	r3, r9
 8001cd4:	eb45 0303 	adc.w	r3, r5, r3
 8001cd8:	607b      	str	r3, [r7, #4]
 8001cda:	f04f 0200 	mov.w	r2, #0
 8001cde:	f04f 0300 	mov.w	r3, #0
 8001ce2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001ce6:	4629      	mov	r1, r5
 8001ce8:	028b      	lsls	r3, r1, #10
 8001cea:	4621      	mov	r1, r4
 8001cec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001cf0:	4621      	mov	r1, r4
 8001cf2:	028a      	lsls	r2, r1, #10
 8001cf4:	4610      	mov	r0, r2
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	61bb      	str	r3, [r7, #24]
 8001cfe:	61fa      	str	r2, [r7, #28]
 8001d00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d04:	f7fe faf4 	bl	80002f0 <__aeabi_uldivmod>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	460b      	mov	r3, r1
 8001d0c:	4613      	mov	r3, r2
 8001d0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001d10:	4b0b      	ldr	r3, [pc, #44]	@ (8001d40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	0c1b      	lsrs	r3, r3, #16
 8001d16:	f003 0303 	and.w	r3, r3, #3
 8001d1a:	3301      	adds	r3, #1
 8001d1c:	005b      	lsls	r3, r3, #1
 8001d1e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001d20:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001d22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d24:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d28:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001d2a:	e002      	b.n	8001d32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d2c:	4b05      	ldr	r3, [pc, #20]	@ (8001d44 <HAL_RCC_GetSysClockFreq+0x204>)
 8001d2e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001d30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3750      	adds	r7, #80	@ 0x50
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d3e:	bf00      	nop
 8001d40:	40023800 	.word	0x40023800
 8001d44:	00f42400 	.word	0x00f42400

08001d48 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d4c:	4b03      	ldr	r3, [pc, #12]	@ (8001d5c <HAL_RCC_GetHCLKFreq+0x14>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	20000000 	.word	0x20000000

08001d60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d64:	f7ff fff0 	bl	8001d48 <HAL_RCC_GetHCLKFreq>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	4b05      	ldr	r3, [pc, #20]	@ (8001d80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	0a9b      	lsrs	r3, r3, #10
 8001d70:	f003 0307 	and.w	r3, r3, #7
 8001d74:	4903      	ldr	r1, [pc, #12]	@ (8001d84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d76:	5ccb      	ldrb	r3, [r1, r3]
 8001d78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	40023800 	.word	0x40023800
 8001d84:	080072b0 	.word	0x080072b0

08001d88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d8c:	f7ff ffdc 	bl	8001d48 <HAL_RCC_GetHCLKFreq>
 8001d90:	4602      	mov	r2, r0
 8001d92:	4b05      	ldr	r3, [pc, #20]	@ (8001da8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	0b5b      	lsrs	r3, r3, #13
 8001d98:	f003 0307 	and.w	r3, r3, #7
 8001d9c:	4903      	ldr	r1, [pc, #12]	@ (8001dac <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d9e:	5ccb      	ldrb	r3, [r1, r3]
 8001da0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	40023800 	.word	0x40023800
 8001dac:	080072b0 	.word	0x080072b0

08001db0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	220f      	movs	r2, #15
 8001dbe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001dc0:	4b12      	ldr	r3, [pc, #72]	@ (8001e0c <HAL_RCC_GetClockConfig+0x5c>)
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	f003 0203 	and.w	r2, r3, #3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001dcc:	4b0f      	ldr	r3, [pc, #60]	@ (8001e0c <HAL_RCC_GetClockConfig+0x5c>)
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001dd8:	4b0c      	ldr	r3, [pc, #48]	@ (8001e0c <HAL_RCC_GetClockConfig+0x5c>)
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001de4:	4b09      	ldr	r3, [pc, #36]	@ (8001e0c <HAL_RCC_GetClockConfig+0x5c>)
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	08db      	lsrs	r3, r3, #3
 8001dea:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001df2:	4b07      	ldr	r3, [pc, #28]	@ (8001e10 <HAL_RCC_GetClockConfig+0x60>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f003 020f 	and.w	r2, r3, #15
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	601a      	str	r2, [r3, #0]
}
 8001dfe:	bf00      	nop
 8001e00:	370c      	adds	r7, #12
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr
 8001e0a:	bf00      	nop
 8001e0c:	40023800 	.word	0x40023800
 8001e10:	40023c00 	.word	0x40023c00

08001e14 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b088      	sub	sp, #32
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8001e20:	2300      	movs	r3, #0
 8001e22:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8001e24:	2300      	movs	r3, #0
 8001e26:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f003 0301 	and.w	r3, r3, #1
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d012      	beq.n	8001e62 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001e3c:	4b69      	ldr	r3, [pc, #420]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	4a68      	ldr	r2, [pc, #416]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e42:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001e46:	6093      	str	r3, [r2, #8]
 8001e48:	4b66      	ldr	r3, [pc, #408]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e4a:	689a      	ldr	r2, [r3, #8]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e50:	4964      	ldr	r1, [pc, #400]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e52:	4313      	orrs	r3, r2
 8001e54:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d101      	bne.n	8001e62 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d017      	beq.n	8001e9e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001e6e:	4b5d      	ldr	r3, [pc, #372]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e70:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e74:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e7c:	4959      	ldr	r1, [pc, #356]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e88:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001e8c:	d101      	bne.n	8001e92 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d101      	bne.n	8001e9e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d017      	beq.n	8001eda <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001eaa:	4b4e      	ldr	r3, [pc, #312]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001eac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001eb0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb8:	494a      	ldr	r1, [pc, #296]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001ec8:	d101      	bne.n	8001ece <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d101      	bne.n	8001eda <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f003 0320 	and.w	r3, r3, #32
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	f000 808b 	beq.w	800200e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001ef8:	4b3a      	ldr	r3, [pc, #232]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001efc:	4a39      	ldr	r2, [pc, #228]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001efe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f02:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f04:	4b37      	ldr	r3, [pc, #220]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f0c:	60bb      	str	r3, [r7, #8]
 8001f0e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001f10:	4b35      	ldr	r3, [pc, #212]	@ (8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a34      	ldr	r2, [pc, #208]	@ (8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001f16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f1a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f1c:	f7fe ffc2 	bl	8000ea4 <HAL_GetTick>
 8001f20:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001f22:	e008      	b.n	8001f36 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f24:	f7fe ffbe 	bl	8000ea4 <HAL_GetTick>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	2b64      	cmp	r3, #100	@ 0x64
 8001f30:	d901      	bls.n	8001f36 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8001f32:	2303      	movs	r3, #3
 8001f34:	e38f      	b.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001f36:	4b2c      	ldr	r3, [pc, #176]	@ (8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d0f0      	beq.n	8001f24 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001f42:	4b28      	ldr	r3, [pc, #160]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f4a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d035      	beq.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f5a:	693a      	ldr	r2, [r7, #16]
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	d02e      	beq.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001f60:	4b20      	ldr	r3, [pc, #128]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001f68:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001f6a:	4b1e      	ldr	r3, [pc, #120]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f6e:	4a1d      	ldr	r2, [pc, #116]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f74:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001f76:	4b1b      	ldr	r3, [pc, #108]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f7a:	4a1a      	ldr	r2, [pc, #104]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f80:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8001f82:	4a18      	ldr	r2, [pc, #96]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f84:	693b      	ldr	r3, [r7, #16]
 8001f86:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001f88:	4b16      	ldr	r3, [pc, #88]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f8c:	f003 0301 	and.w	r3, r3, #1
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d114      	bne.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f94:	f7fe ff86 	bl	8000ea4 <HAL_GetTick>
 8001f98:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f9a:	e00a      	b.n	8001fb2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f9c:	f7fe ff82 	bl	8000ea4 <HAL_GetTick>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d901      	bls.n	8001fb2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8001fae:	2303      	movs	r3, #3
 8001fb0:	e351      	b.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fb2:	4b0c      	ldr	r3, [pc, #48]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fb6:	f003 0302 	and.w	r3, r3, #2
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d0ee      	beq.n	8001f9c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fc2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001fc6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001fca:	d111      	bne.n	8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8001fcc:	4b05      	ldr	r3, [pc, #20]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fce:	689b      	ldr	r3, [r3, #8]
 8001fd0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001fd8:	4b04      	ldr	r3, [pc, #16]	@ (8001fec <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001fda:	400b      	ands	r3, r1
 8001fdc:	4901      	ldr	r1, [pc, #4]	@ (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	608b      	str	r3, [r1, #8]
 8001fe2:	e00b      	b.n	8001ffc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8001fe4:	40023800 	.word	0x40023800
 8001fe8:	40007000 	.word	0x40007000
 8001fec:	0ffffcff 	.word	0x0ffffcff
 8001ff0:	4bac      	ldr	r3, [pc, #688]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	4aab      	ldr	r2, [pc, #684]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001ff6:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8001ffa:	6093      	str	r3, [r2, #8]
 8001ffc:	4ba9      	ldr	r3, [pc, #676]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001ffe:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002004:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002008:	49a6      	ldr	r1, [pc, #664]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800200a:	4313      	orrs	r3, r2
 800200c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0310 	and.w	r3, r3, #16
 8002016:	2b00      	cmp	r3, #0
 8002018:	d010      	beq.n	800203c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800201a:	4ba2      	ldr	r3, [pc, #648]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800201c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002020:	4aa0      	ldr	r2, [pc, #640]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002022:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002026:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800202a:	4b9e      	ldr	r3, [pc, #632]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800202c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002034:	499b      	ldr	r1, [pc, #620]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002036:	4313      	orrs	r3, r2
 8002038:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002044:	2b00      	cmp	r3, #0
 8002046:	d00a      	beq.n	800205e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002048:	4b96      	ldr	r3, [pc, #600]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800204a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800204e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002056:	4993      	ldr	r1, [pc, #588]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002058:	4313      	orrs	r3, r2
 800205a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002066:	2b00      	cmp	r3, #0
 8002068:	d00a      	beq.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800206a:	4b8e      	ldr	r3, [pc, #568]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800206c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002070:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002078:	498a      	ldr	r1, [pc, #552]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800207a:	4313      	orrs	r3, r2
 800207c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002088:	2b00      	cmp	r3, #0
 800208a:	d00a      	beq.n	80020a2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800208c:	4b85      	ldr	r3, [pc, #532]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800208e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002092:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800209a:	4982      	ldr	r1, [pc, #520]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800209c:	4313      	orrs	r3, r2
 800209e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d00a      	beq.n	80020c4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80020ae:	4b7d      	ldr	r3, [pc, #500]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80020b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020b4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020bc:	4979      	ldr	r1, [pc, #484]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80020be:	4313      	orrs	r3, r2
 80020c0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d00a      	beq.n	80020e6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80020d0:	4b74      	ldr	r3, [pc, #464]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80020d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020d6:	f023 0203 	bic.w	r2, r3, #3
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020de:	4971      	ldr	r1, [pc, #452]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80020e0:	4313      	orrs	r3, r2
 80020e2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d00a      	beq.n	8002108 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80020f2:	4b6c      	ldr	r3, [pc, #432]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80020f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020f8:	f023 020c 	bic.w	r2, r3, #12
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002100:	4968      	ldr	r1, [pc, #416]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002102:	4313      	orrs	r3, r2
 8002104:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002110:	2b00      	cmp	r3, #0
 8002112:	d00a      	beq.n	800212a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002114:	4b63      	ldr	r3, [pc, #396]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002116:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800211a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002122:	4960      	ldr	r1, [pc, #384]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002124:	4313      	orrs	r3, r2
 8002126:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002132:	2b00      	cmp	r3, #0
 8002134:	d00a      	beq.n	800214c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002136:	4b5b      	ldr	r3, [pc, #364]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002138:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800213c:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002144:	4957      	ldr	r1, [pc, #348]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002146:	4313      	orrs	r3, r2
 8002148:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002154:	2b00      	cmp	r3, #0
 8002156:	d00a      	beq.n	800216e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002158:	4b52      	ldr	r3, [pc, #328]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800215a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800215e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002166:	494f      	ldr	r1, [pc, #316]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002168:	4313      	orrs	r3, r2
 800216a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002176:	2b00      	cmp	r3, #0
 8002178:	d00a      	beq.n	8002190 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800217a:	4b4a      	ldr	r3, [pc, #296]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800217c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002180:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002188:	4946      	ldr	r1, [pc, #280]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800218a:	4313      	orrs	r3, r2
 800218c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002198:	2b00      	cmp	r3, #0
 800219a:	d00a      	beq.n	80021b2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800219c:	4b41      	ldr	r3, [pc, #260]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800219e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021a2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021aa:	493e      	ldr	r1, [pc, #248]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80021ac:	4313      	orrs	r3, r2
 80021ae:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d00a      	beq.n	80021d4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80021be:	4b39      	ldr	r3, [pc, #228]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80021c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021c4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021cc:	4935      	ldr	r1, [pc, #212]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80021ce:	4313      	orrs	r3, r2
 80021d0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d00a      	beq.n	80021f6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80021e0:	4b30      	ldr	r3, [pc, #192]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80021e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021e6:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80021ee:	492d      	ldr	r1, [pc, #180]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80021f0:	4313      	orrs	r3, r2
 80021f2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d011      	beq.n	8002226 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002202:	4b28      	ldr	r3, [pc, #160]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002204:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002208:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002210:	4924      	ldr	r1, [pc, #144]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002212:	4313      	orrs	r3, r2
 8002214:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800221c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002220:	d101      	bne.n	8002226 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002222:	2301      	movs	r3, #1
 8002224:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f003 0308 	and.w	r3, r3, #8
 800222e:	2b00      	cmp	r3, #0
 8002230:	d001      	beq.n	8002236 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002232:	2301      	movs	r3, #1
 8002234:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800223e:	2b00      	cmp	r3, #0
 8002240:	d00a      	beq.n	8002258 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002242:	4b18      	ldr	r3, [pc, #96]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002244:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002248:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002250:	4914      	ldr	r1, [pc, #80]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002252:	4313      	orrs	r3, r2
 8002254:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002260:	2b00      	cmp	r3, #0
 8002262:	d00b      	beq.n	800227c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002264:	4b0f      	ldr	r3, [pc, #60]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002266:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800226a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002274:	490b      	ldr	r1, [pc, #44]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002276:	4313      	orrs	r3, r2
 8002278:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002284:	2b00      	cmp	r3, #0
 8002286:	d00f      	beq.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002288:	4b06      	ldr	r3, [pc, #24]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800228a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800228e:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002298:	4902      	ldr	r1, [pc, #8]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800229a:	4313      	orrs	r3, r2
 800229c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80022a0:	e002      	b.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80022a2:	bf00      	nop
 80022a4:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d00b      	beq.n	80022cc <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80022b4:	4b8a      	ldr	r3, [pc, #552]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80022b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80022ba:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022c4:	4986      	ldr	r1, [pc, #536]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80022c6:	4313      	orrs	r3, r2
 80022c8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d00b      	beq.n	80022f0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80022d8:	4b81      	ldr	r3, [pc, #516]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80022da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80022de:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80022e8:	497d      	ldr	r1, [pc, #500]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80022ea:	4313      	orrs	r3, r2
 80022ec:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80022f0:	69fb      	ldr	r3, [r7, #28]
 80022f2:	2b01      	cmp	r3, #1
 80022f4:	d006      	beq.n	8002304 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022fe:	2b00      	cmp	r3, #0
 8002300:	f000 80d6 	beq.w	80024b0 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002304:	4b76      	ldr	r3, [pc, #472]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a75      	ldr	r2, [pc, #468]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800230a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800230e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002310:	f7fe fdc8 	bl	8000ea4 <HAL_GetTick>
 8002314:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002316:	e008      	b.n	800232a <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002318:	f7fe fdc4 	bl	8000ea4 <HAL_GetTick>
 800231c:	4602      	mov	r2, r0
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	2b64      	cmp	r3, #100	@ 0x64
 8002324:	d901      	bls.n	800232a <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002326:	2303      	movs	r3, #3
 8002328:	e195      	b.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800232a:	4b6d      	ldr	r3, [pc, #436]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002332:	2b00      	cmp	r3, #0
 8002334:	d1f0      	bne.n	8002318 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f003 0301 	and.w	r3, r3, #1
 800233e:	2b00      	cmp	r3, #0
 8002340:	d021      	beq.n	8002386 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002346:	2b00      	cmp	r3, #0
 8002348:	d11d      	bne.n	8002386 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800234a:	4b65      	ldr	r3, [pc, #404]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800234c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002350:	0c1b      	lsrs	r3, r3, #16
 8002352:	f003 0303 	and.w	r3, r3, #3
 8002356:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002358:	4b61      	ldr	r3, [pc, #388]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800235a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800235e:	0e1b      	lsrs	r3, r3, #24
 8002360:	f003 030f 	and.w	r3, r3, #15
 8002364:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	019a      	lsls	r2, r3, #6
 800236c:	693b      	ldr	r3, [r7, #16]
 800236e:	041b      	lsls	r3, r3, #16
 8002370:	431a      	orrs	r2, r3
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	061b      	lsls	r3, r3, #24
 8002376:	431a      	orrs	r2, r3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	071b      	lsls	r3, r3, #28
 800237e:	4958      	ldr	r1, [pc, #352]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002380:	4313      	orrs	r3, r2
 8002382:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800238e:	2b00      	cmp	r3, #0
 8002390:	d004      	beq.n	800239c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002396:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800239a:	d00a      	beq.n	80023b2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d02e      	beq.n	8002406 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80023b0:	d129      	bne.n	8002406 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80023b2:	4b4b      	ldr	r3, [pc, #300]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80023b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80023b8:	0c1b      	lsrs	r3, r3, #16
 80023ba:	f003 0303 	and.w	r3, r3, #3
 80023be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80023c0:	4b47      	ldr	r3, [pc, #284]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80023c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80023c6:	0f1b      	lsrs	r3, r3, #28
 80023c8:	f003 0307 	and.w	r3, r3, #7
 80023cc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	019a      	lsls	r2, r3, #6
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	041b      	lsls	r3, r3, #16
 80023d8:	431a      	orrs	r2, r3
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	68db      	ldr	r3, [r3, #12]
 80023de:	061b      	lsls	r3, r3, #24
 80023e0:	431a      	orrs	r2, r3
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	071b      	lsls	r3, r3, #28
 80023e6:	493e      	ldr	r1, [pc, #248]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80023e8:	4313      	orrs	r3, r2
 80023ea:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80023ee:	4b3c      	ldr	r3, [pc, #240]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80023f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80023f4:	f023 021f 	bic.w	r2, r3, #31
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023fc:	3b01      	subs	r3, #1
 80023fe:	4938      	ldr	r1, [pc, #224]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002400:	4313      	orrs	r3, r2
 8002402:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800240e:	2b00      	cmp	r3, #0
 8002410:	d01d      	beq.n	800244e <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002412:	4b33      	ldr	r3, [pc, #204]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002414:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002418:	0e1b      	lsrs	r3, r3, #24
 800241a:	f003 030f 	and.w	r3, r3, #15
 800241e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002420:	4b2f      	ldr	r3, [pc, #188]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002422:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002426:	0f1b      	lsrs	r3, r3, #28
 8002428:	f003 0307 	and.w	r3, r3, #7
 800242c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	019a      	lsls	r2, r3, #6
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	691b      	ldr	r3, [r3, #16]
 8002438:	041b      	lsls	r3, r3, #16
 800243a:	431a      	orrs	r2, r3
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	061b      	lsls	r3, r3, #24
 8002440:	431a      	orrs	r2, r3
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	071b      	lsls	r3, r3, #28
 8002446:	4926      	ldr	r1, [pc, #152]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002448:	4313      	orrs	r3, r2
 800244a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002456:	2b00      	cmp	r3, #0
 8002458:	d011      	beq.n	800247e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	019a      	lsls	r2, r3, #6
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	691b      	ldr	r3, [r3, #16]
 8002464:	041b      	lsls	r3, r3, #16
 8002466:	431a      	orrs	r2, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	68db      	ldr	r3, [r3, #12]
 800246c:	061b      	lsls	r3, r3, #24
 800246e:	431a      	orrs	r2, r3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	071b      	lsls	r3, r3, #28
 8002476:	491a      	ldr	r1, [pc, #104]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002478:	4313      	orrs	r3, r2
 800247a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800247e:	4b18      	ldr	r3, [pc, #96]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a17      	ldr	r2, [pc, #92]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002484:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002488:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800248a:	f7fe fd0b 	bl	8000ea4 <HAL_GetTick>
 800248e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002490:	e008      	b.n	80024a4 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002492:	f7fe fd07 	bl	8000ea4 <HAL_GetTick>
 8002496:	4602      	mov	r2, r0
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	1ad3      	subs	r3, r2, r3
 800249c:	2b64      	cmp	r3, #100	@ 0x64
 800249e:	d901      	bls.n	80024a4 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80024a0:	2303      	movs	r3, #3
 80024a2:	e0d8      	b.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80024a4:	4b0e      	ldr	r3, [pc, #56]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d0f0      	beq.n	8002492 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80024b0:	69bb      	ldr	r3, [r7, #24]
 80024b2:	2b01      	cmp	r3, #1
 80024b4:	f040 80ce 	bne.w	8002654 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80024b8:	4b09      	ldr	r3, [pc, #36]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a08      	ldr	r2, [pc, #32]	@ (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80024be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80024c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024c4:	f7fe fcee 	bl	8000ea4 <HAL_GetTick>
 80024c8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80024ca:	e00b      	b.n	80024e4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80024cc:	f7fe fcea 	bl	8000ea4 <HAL_GetTick>
 80024d0:	4602      	mov	r2, r0
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	2b64      	cmp	r3, #100	@ 0x64
 80024d8:	d904      	bls.n	80024e4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80024da:	2303      	movs	r3, #3
 80024dc:	e0bb      	b.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80024de:	bf00      	nop
 80024e0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80024e4:	4b5e      	ldr	r3, [pc, #376]	@ (8002660 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80024ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80024f0:	d0ec      	beq.n	80024cc <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d003      	beq.n	8002506 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002502:	2b00      	cmp	r3, #0
 8002504:	d009      	beq.n	800251a <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800250e:	2b00      	cmp	r3, #0
 8002510:	d02e      	beq.n	8002570 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002516:	2b00      	cmp	r3, #0
 8002518:	d12a      	bne.n	8002570 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800251a:	4b51      	ldr	r3, [pc, #324]	@ (8002660 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800251c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002520:	0c1b      	lsrs	r3, r3, #16
 8002522:	f003 0303 	and.w	r3, r3, #3
 8002526:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002528:	4b4d      	ldr	r3, [pc, #308]	@ (8002660 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800252a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800252e:	0f1b      	lsrs	r3, r3, #28
 8002530:	f003 0307 	and.w	r3, r3, #7
 8002534:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	695b      	ldr	r3, [r3, #20]
 800253a:	019a      	lsls	r2, r3, #6
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	041b      	lsls	r3, r3, #16
 8002540:	431a      	orrs	r2, r3
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	699b      	ldr	r3, [r3, #24]
 8002546:	061b      	lsls	r3, r3, #24
 8002548:	431a      	orrs	r2, r3
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	071b      	lsls	r3, r3, #28
 800254e:	4944      	ldr	r1, [pc, #272]	@ (8002660 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002550:	4313      	orrs	r3, r2
 8002552:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002556:	4b42      	ldr	r3, [pc, #264]	@ (8002660 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002558:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800255c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002564:	3b01      	subs	r3, #1
 8002566:	021b      	lsls	r3, r3, #8
 8002568:	493d      	ldr	r1, [pc, #244]	@ (8002660 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800256a:	4313      	orrs	r3, r2
 800256c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002578:	2b00      	cmp	r3, #0
 800257a:	d022      	beq.n	80025c2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002580:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002584:	d11d      	bne.n	80025c2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002586:	4b36      	ldr	r3, [pc, #216]	@ (8002660 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002588:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800258c:	0e1b      	lsrs	r3, r3, #24
 800258e:	f003 030f 	and.w	r3, r3, #15
 8002592:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002594:	4b32      	ldr	r3, [pc, #200]	@ (8002660 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002596:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800259a:	0f1b      	lsrs	r3, r3, #28
 800259c:	f003 0307 	and.w	r3, r3, #7
 80025a0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	695b      	ldr	r3, [r3, #20]
 80025a6:	019a      	lsls	r2, r3, #6
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6a1b      	ldr	r3, [r3, #32]
 80025ac:	041b      	lsls	r3, r3, #16
 80025ae:	431a      	orrs	r2, r3
 80025b0:	693b      	ldr	r3, [r7, #16]
 80025b2:	061b      	lsls	r3, r3, #24
 80025b4:	431a      	orrs	r2, r3
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	071b      	lsls	r3, r3, #28
 80025ba:	4929      	ldr	r1, [pc, #164]	@ (8002660 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80025bc:	4313      	orrs	r3, r2
 80025be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 0308 	and.w	r3, r3, #8
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d028      	beq.n	8002620 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80025ce:	4b24      	ldr	r3, [pc, #144]	@ (8002660 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80025d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025d4:	0e1b      	lsrs	r3, r3, #24
 80025d6:	f003 030f 	and.w	r3, r3, #15
 80025da:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80025dc:	4b20      	ldr	r3, [pc, #128]	@ (8002660 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80025de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025e2:	0c1b      	lsrs	r3, r3, #16
 80025e4:	f003 0303 	and.w	r3, r3, #3
 80025e8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	695b      	ldr	r3, [r3, #20]
 80025ee:	019a      	lsls	r2, r3, #6
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	041b      	lsls	r3, r3, #16
 80025f4:	431a      	orrs	r2, r3
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	061b      	lsls	r3, r3, #24
 80025fa:	431a      	orrs	r2, r3
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	69db      	ldr	r3, [r3, #28]
 8002600:	071b      	lsls	r3, r3, #28
 8002602:	4917      	ldr	r1, [pc, #92]	@ (8002660 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002604:	4313      	orrs	r3, r2
 8002606:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800260a:	4b15      	ldr	r3, [pc, #84]	@ (8002660 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800260c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002610:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002618:	4911      	ldr	r1, [pc, #68]	@ (8002660 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800261a:	4313      	orrs	r3, r2
 800261c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002620:	4b0f      	ldr	r3, [pc, #60]	@ (8002660 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a0e      	ldr	r2, [pc, #56]	@ (8002660 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002626:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800262a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800262c:	f7fe fc3a 	bl	8000ea4 <HAL_GetTick>
 8002630:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002632:	e008      	b.n	8002646 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002634:	f7fe fc36 	bl	8000ea4 <HAL_GetTick>
 8002638:	4602      	mov	r2, r0
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	2b64      	cmp	r3, #100	@ 0x64
 8002640:	d901      	bls.n	8002646 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002642:	2303      	movs	r3, #3
 8002644:	e007      	b.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002646:	4b06      	ldr	r3, [pc, #24]	@ (8002660 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800264e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002652:	d1ef      	bne.n	8002634 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8002654:	2300      	movs	r3, #0
}
 8002656:	4618      	mov	r0, r3
 8002658:	3720      	adds	r7, #32
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	40023800 	.word	0x40023800

08002664 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b082      	sub	sp, #8
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d101      	bne.n	8002676 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	e049      	b.n	800270a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800267c:	b2db      	uxtb	r3, r3
 800267e:	2b00      	cmp	r3, #0
 8002680:	d106      	bne.n	8002690 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2200      	movs	r2, #0
 8002686:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800268a:	6878      	ldr	r0, [r7, #4]
 800268c:	f000 f841 	bl	8002712 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2202      	movs	r2, #2
 8002694:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	3304      	adds	r3, #4
 80026a0:	4619      	mov	r1, r3
 80026a2:	4610      	mov	r0, r2
 80026a4:	f000 f9e8 	bl	8002a78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2201      	movs	r2, #1
 80026ac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2201      	movs	r2, #1
 80026b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2201      	movs	r2, #1
 80026bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2201      	movs	r2, #1
 80026c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2201      	movs	r2, #1
 80026cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2201      	movs	r2, #1
 80026d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2201      	movs	r2, #1
 80026dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2201      	movs	r2, #1
 80026e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2201      	movs	r2, #1
 80026ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2201      	movs	r2, #1
 80026f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2201      	movs	r2, #1
 80026fc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2201      	movs	r2, #1
 8002704:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002708:	2300      	movs	r3, #0
}
 800270a:	4618      	mov	r0, r3
 800270c:	3708      	adds	r7, #8
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}

08002712 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002712:	b480      	push	{r7}
 8002714:	b083      	sub	sp, #12
 8002716:	af00      	add	r7, sp, #0
 8002718:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800271a:	bf00      	nop
 800271c:	370c      	adds	r7, #12
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
	...

08002728 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002728:	b480      	push	{r7}
 800272a:	b085      	sub	sp, #20
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002736:	b2db      	uxtb	r3, r3
 8002738:	2b01      	cmp	r3, #1
 800273a:	d001      	beq.n	8002740 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800273c:	2301      	movs	r3, #1
 800273e:	e054      	b.n	80027ea <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2202      	movs	r2, #2
 8002744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	68da      	ldr	r2, [r3, #12]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f042 0201 	orr.w	r2, r2, #1
 8002756:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a26      	ldr	r2, [pc, #152]	@ (80027f8 <HAL_TIM_Base_Start_IT+0xd0>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d022      	beq.n	80027a8 <HAL_TIM_Base_Start_IT+0x80>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800276a:	d01d      	beq.n	80027a8 <HAL_TIM_Base_Start_IT+0x80>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a22      	ldr	r2, [pc, #136]	@ (80027fc <HAL_TIM_Base_Start_IT+0xd4>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d018      	beq.n	80027a8 <HAL_TIM_Base_Start_IT+0x80>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a21      	ldr	r2, [pc, #132]	@ (8002800 <HAL_TIM_Base_Start_IT+0xd8>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d013      	beq.n	80027a8 <HAL_TIM_Base_Start_IT+0x80>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a1f      	ldr	r2, [pc, #124]	@ (8002804 <HAL_TIM_Base_Start_IT+0xdc>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d00e      	beq.n	80027a8 <HAL_TIM_Base_Start_IT+0x80>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a1e      	ldr	r2, [pc, #120]	@ (8002808 <HAL_TIM_Base_Start_IT+0xe0>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d009      	beq.n	80027a8 <HAL_TIM_Base_Start_IT+0x80>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a1c      	ldr	r2, [pc, #112]	@ (800280c <HAL_TIM_Base_Start_IT+0xe4>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d004      	beq.n	80027a8 <HAL_TIM_Base_Start_IT+0x80>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a1b      	ldr	r2, [pc, #108]	@ (8002810 <HAL_TIM_Base_Start_IT+0xe8>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d115      	bne.n	80027d4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	689a      	ldr	r2, [r3, #8]
 80027ae:	4b19      	ldr	r3, [pc, #100]	@ (8002814 <HAL_TIM_Base_Start_IT+0xec>)
 80027b0:	4013      	ands	r3, r2
 80027b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2b06      	cmp	r3, #6
 80027b8:	d015      	beq.n	80027e6 <HAL_TIM_Base_Start_IT+0xbe>
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027c0:	d011      	beq.n	80027e6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f042 0201 	orr.w	r2, r2, #1
 80027d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027d2:	e008      	b.n	80027e6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f042 0201 	orr.w	r2, r2, #1
 80027e2:	601a      	str	r2, [r3, #0]
 80027e4:	e000      	b.n	80027e8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027e6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80027e8:	2300      	movs	r3, #0
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3714      	adds	r7, #20
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr
 80027f6:	bf00      	nop
 80027f8:	40010000 	.word	0x40010000
 80027fc:	40000400 	.word	0x40000400
 8002800:	40000800 	.word	0x40000800
 8002804:	40000c00 	.word	0x40000c00
 8002808:	40010400 	.word	0x40010400
 800280c:	40014000 	.word	0x40014000
 8002810:	40001800 	.word	0x40001800
 8002814:	00010007 	.word	0x00010007

08002818 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b084      	sub	sp, #16
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	68db      	ldr	r3, [r3, #12]
 8002826:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	691b      	ldr	r3, [r3, #16]
 800282e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	f003 0302 	and.w	r3, r3, #2
 8002836:	2b00      	cmp	r3, #0
 8002838:	d020      	beq.n	800287c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	f003 0302 	and.w	r3, r3, #2
 8002840:	2b00      	cmp	r3, #0
 8002842:	d01b      	beq.n	800287c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f06f 0202 	mvn.w	r2, #2
 800284c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2201      	movs	r2, #1
 8002852:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	699b      	ldr	r3, [r3, #24]
 800285a:	f003 0303 	and.w	r3, r3, #3
 800285e:	2b00      	cmp	r3, #0
 8002860:	d003      	beq.n	800286a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002862:	6878      	ldr	r0, [r7, #4]
 8002864:	f000 f8e9 	bl	8002a3a <HAL_TIM_IC_CaptureCallback>
 8002868:	e005      	b.n	8002876 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f000 f8db 	bl	8002a26 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002870:	6878      	ldr	r0, [r7, #4]
 8002872:	f000 f8ec 	bl	8002a4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2200      	movs	r2, #0
 800287a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	f003 0304 	and.w	r3, r3, #4
 8002882:	2b00      	cmp	r3, #0
 8002884:	d020      	beq.n	80028c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	f003 0304 	and.w	r3, r3, #4
 800288c:	2b00      	cmp	r3, #0
 800288e:	d01b      	beq.n	80028c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f06f 0204 	mvn.w	r2, #4
 8002898:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2202      	movs	r2, #2
 800289e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	699b      	ldr	r3, [r3, #24]
 80028a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d003      	beq.n	80028b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028ae:	6878      	ldr	r0, [r7, #4]
 80028b0:	f000 f8c3 	bl	8002a3a <HAL_TIM_IC_CaptureCallback>
 80028b4:	e005      	b.n	80028c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028b6:	6878      	ldr	r0, [r7, #4]
 80028b8:	f000 f8b5 	bl	8002a26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028bc:	6878      	ldr	r0, [r7, #4]
 80028be:	f000 f8c6 	bl	8002a4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2200      	movs	r2, #0
 80028c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	f003 0308 	and.w	r3, r3, #8
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d020      	beq.n	8002914 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	f003 0308 	and.w	r3, r3, #8
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d01b      	beq.n	8002914 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f06f 0208 	mvn.w	r2, #8
 80028e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2204      	movs	r2, #4
 80028ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	69db      	ldr	r3, [r3, #28]
 80028f2:	f003 0303 	and.w	r3, r3, #3
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d003      	beq.n	8002902 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	f000 f89d 	bl	8002a3a <HAL_TIM_IC_CaptureCallback>
 8002900:	e005      	b.n	800290e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002902:	6878      	ldr	r0, [r7, #4]
 8002904:	f000 f88f 	bl	8002a26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002908:	6878      	ldr	r0, [r7, #4]
 800290a:	f000 f8a0 	bl	8002a4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2200      	movs	r2, #0
 8002912:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	f003 0310 	and.w	r3, r3, #16
 800291a:	2b00      	cmp	r3, #0
 800291c:	d020      	beq.n	8002960 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	f003 0310 	and.w	r3, r3, #16
 8002924:	2b00      	cmp	r3, #0
 8002926:	d01b      	beq.n	8002960 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f06f 0210 	mvn.w	r2, #16
 8002930:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2208      	movs	r2, #8
 8002936:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	69db      	ldr	r3, [r3, #28]
 800293e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002942:	2b00      	cmp	r3, #0
 8002944:	d003      	beq.n	800294e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	f000 f877 	bl	8002a3a <HAL_TIM_IC_CaptureCallback>
 800294c:	e005      	b.n	800295a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f000 f869 	bl	8002a26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002954:	6878      	ldr	r0, [r7, #4]
 8002956:	f000 f87a 	bl	8002a4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2200      	movs	r2, #0
 800295e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	f003 0301 	and.w	r3, r3, #1
 8002966:	2b00      	cmp	r3, #0
 8002968:	d00c      	beq.n	8002984 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	f003 0301 	and.w	r3, r3, #1
 8002970:	2b00      	cmp	r3, #0
 8002972:	d007      	beq.n	8002984 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f06f 0201 	mvn.w	r2, #1
 800297c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f7fe f8c2 	bl	8000b08 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800298a:	2b00      	cmp	r3, #0
 800298c:	d104      	bne.n	8002998 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800298e:	68bb      	ldr	r3, [r7, #8]
 8002990:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002994:	2b00      	cmp	r3, #0
 8002996:	d00c      	beq.n	80029b2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d007      	beq.n	80029b2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80029aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80029ac:	6878      	ldr	r0, [r7, #4]
 80029ae:	f000 f919 	bl	8002be4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d00c      	beq.n	80029d6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d007      	beq.n	80029d6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80029ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80029d0:	6878      	ldr	r0, [r7, #4]
 80029d2:	f000 f911 	bl	8002bf8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d00c      	beq.n	80029fa <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d007      	beq.n	80029fa <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80029f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80029f4:	6878      	ldr	r0, [r7, #4]
 80029f6:	f000 f834 	bl	8002a62 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80029fa:	68bb      	ldr	r3, [r7, #8]
 80029fc:	f003 0320 	and.w	r3, r3, #32
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d00c      	beq.n	8002a1e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	f003 0320 	and.w	r3, r3, #32
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d007      	beq.n	8002a1e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f06f 0220 	mvn.w	r2, #32
 8002a16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002a18:	6878      	ldr	r0, [r7, #4]
 8002a1a:	f000 f8d9 	bl	8002bd0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002a1e:	bf00      	nop
 8002a20:	3710      	adds	r7, #16
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}

08002a26 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a26:	b480      	push	{r7}
 8002a28:	b083      	sub	sp, #12
 8002a2a:	af00      	add	r7, sp, #0
 8002a2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002a2e:	bf00      	nop
 8002a30:	370c      	adds	r7, #12
 8002a32:	46bd      	mov	sp, r7
 8002a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a38:	4770      	bx	lr

08002a3a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002a3a:	b480      	push	{r7}
 8002a3c:	b083      	sub	sp, #12
 8002a3e:	af00      	add	r7, sp, #0
 8002a40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002a42:	bf00      	nop
 8002a44:	370c      	adds	r7, #12
 8002a46:	46bd      	mov	sp, r7
 8002a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4c:	4770      	bx	lr

08002a4e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002a4e:	b480      	push	{r7}
 8002a50:	b083      	sub	sp, #12
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002a56:	bf00      	nop
 8002a58:	370c      	adds	r7, #12
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a60:	4770      	bx	lr

08002a62 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002a62:	b480      	push	{r7}
 8002a64:	b083      	sub	sp, #12
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002a6a:	bf00      	nop
 8002a6c:	370c      	adds	r7, #12
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a74:	4770      	bx	lr
	...

08002a78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b085      	sub	sp, #20
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
 8002a80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	4a46      	ldr	r2, [pc, #280]	@ (8002ba4 <TIM_Base_SetConfig+0x12c>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d013      	beq.n	8002ab8 <TIM_Base_SetConfig+0x40>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a96:	d00f      	beq.n	8002ab8 <TIM_Base_SetConfig+0x40>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	4a43      	ldr	r2, [pc, #268]	@ (8002ba8 <TIM_Base_SetConfig+0x130>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d00b      	beq.n	8002ab8 <TIM_Base_SetConfig+0x40>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	4a42      	ldr	r2, [pc, #264]	@ (8002bac <TIM_Base_SetConfig+0x134>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d007      	beq.n	8002ab8 <TIM_Base_SetConfig+0x40>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	4a41      	ldr	r2, [pc, #260]	@ (8002bb0 <TIM_Base_SetConfig+0x138>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d003      	beq.n	8002ab8 <TIM_Base_SetConfig+0x40>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	4a40      	ldr	r2, [pc, #256]	@ (8002bb4 <TIM_Base_SetConfig+0x13c>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d108      	bne.n	8002aca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002abe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	68fa      	ldr	r2, [r7, #12]
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	4a35      	ldr	r2, [pc, #212]	@ (8002ba4 <TIM_Base_SetConfig+0x12c>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d02b      	beq.n	8002b2a <TIM_Base_SetConfig+0xb2>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ad8:	d027      	beq.n	8002b2a <TIM_Base_SetConfig+0xb2>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	4a32      	ldr	r2, [pc, #200]	@ (8002ba8 <TIM_Base_SetConfig+0x130>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d023      	beq.n	8002b2a <TIM_Base_SetConfig+0xb2>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	4a31      	ldr	r2, [pc, #196]	@ (8002bac <TIM_Base_SetConfig+0x134>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d01f      	beq.n	8002b2a <TIM_Base_SetConfig+0xb2>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	4a30      	ldr	r2, [pc, #192]	@ (8002bb0 <TIM_Base_SetConfig+0x138>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d01b      	beq.n	8002b2a <TIM_Base_SetConfig+0xb2>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	4a2f      	ldr	r2, [pc, #188]	@ (8002bb4 <TIM_Base_SetConfig+0x13c>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d017      	beq.n	8002b2a <TIM_Base_SetConfig+0xb2>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	4a2e      	ldr	r2, [pc, #184]	@ (8002bb8 <TIM_Base_SetConfig+0x140>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d013      	beq.n	8002b2a <TIM_Base_SetConfig+0xb2>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	4a2d      	ldr	r2, [pc, #180]	@ (8002bbc <TIM_Base_SetConfig+0x144>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d00f      	beq.n	8002b2a <TIM_Base_SetConfig+0xb2>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	4a2c      	ldr	r2, [pc, #176]	@ (8002bc0 <TIM_Base_SetConfig+0x148>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d00b      	beq.n	8002b2a <TIM_Base_SetConfig+0xb2>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	4a2b      	ldr	r2, [pc, #172]	@ (8002bc4 <TIM_Base_SetConfig+0x14c>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d007      	beq.n	8002b2a <TIM_Base_SetConfig+0xb2>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	4a2a      	ldr	r2, [pc, #168]	@ (8002bc8 <TIM_Base_SetConfig+0x150>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d003      	beq.n	8002b2a <TIM_Base_SetConfig+0xb2>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	4a29      	ldr	r2, [pc, #164]	@ (8002bcc <TIM_Base_SetConfig+0x154>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d108      	bne.n	8002b3c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	68db      	ldr	r3, [r3, #12]
 8002b36:	68fa      	ldr	r2, [r7, #12]
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	695b      	ldr	r3, [r3, #20]
 8002b46:	4313      	orrs	r3, r2
 8002b48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	68fa      	ldr	r2, [r7, #12]
 8002b4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	689a      	ldr	r2, [r3, #8]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	4a10      	ldr	r2, [pc, #64]	@ (8002ba4 <TIM_Base_SetConfig+0x12c>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d003      	beq.n	8002b70 <TIM_Base_SetConfig+0xf8>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	4a12      	ldr	r2, [pc, #72]	@ (8002bb4 <TIM_Base_SetConfig+0x13c>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d103      	bne.n	8002b78 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	691a      	ldr	r2, [r3, #16]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	691b      	ldr	r3, [r3, #16]
 8002b82:	f003 0301 	and.w	r3, r3, #1
 8002b86:	2b01      	cmp	r3, #1
 8002b88:	d105      	bne.n	8002b96 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	691b      	ldr	r3, [r3, #16]
 8002b8e:	f023 0201 	bic.w	r2, r3, #1
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	611a      	str	r2, [r3, #16]
  }
}
 8002b96:	bf00      	nop
 8002b98:	3714      	adds	r7, #20
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba0:	4770      	bx	lr
 8002ba2:	bf00      	nop
 8002ba4:	40010000 	.word	0x40010000
 8002ba8:	40000400 	.word	0x40000400
 8002bac:	40000800 	.word	0x40000800
 8002bb0:	40000c00 	.word	0x40000c00
 8002bb4:	40010400 	.word	0x40010400
 8002bb8:	40014000 	.word	0x40014000
 8002bbc:	40014400 	.word	0x40014400
 8002bc0:	40014800 	.word	0x40014800
 8002bc4:	40001800 	.word	0x40001800
 8002bc8:	40001c00 	.word	0x40001c00
 8002bcc:	40002000 	.word	0x40002000

08002bd0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b083      	sub	sp, #12
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002bd8:	bf00      	nop
 8002bda:	370c      	adds	r7, #12
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be2:	4770      	bx	lr

08002be4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b083      	sub	sp, #12
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002bec:	bf00      	nop
 8002bee:	370c      	adds	r7, #12
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf6:	4770      	bx	lr

08002bf8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002c00:	bf00      	nop
 8002c02:	370c      	adds	r7, #12
 8002c04:	46bd      	mov	sp, r7
 8002c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0a:	4770      	bx	lr

08002c0c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b082      	sub	sp, #8
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d101      	bne.n	8002c1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e040      	b.n	8002ca0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d106      	bne.n	8002c34 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	f7fd ffa6 	bl	8000b80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2224      	movs	r2, #36	@ 0x24
 8002c38:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f022 0201 	bic.w	r2, r2, #1
 8002c48:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d002      	beq.n	8002c58 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	f000 fb16 	bl	8003284 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002c58:	6878      	ldr	r0, [r7, #4]
 8002c5a:	f000 f8af 	bl	8002dbc <UART_SetConfig>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d101      	bne.n	8002c68 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002c64:	2301      	movs	r3, #1
 8002c66:	e01b      	b.n	8002ca0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	685a      	ldr	r2, [r3, #4]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002c76:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	689a      	ldr	r2, [r3, #8]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002c86:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f042 0201 	orr.w	r2, r2, #1
 8002c96:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f000 fb95 	bl	80033c8 <UART_CheckIdleState>
 8002c9e:	4603      	mov	r3, r0
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3708      	adds	r7, #8
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}

08002ca8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b08a      	sub	sp, #40	@ 0x28
 8002cac:	af02      	add	r7, sp, #8
 8002cae:	60f8      	str	r0, [r7, #12]
 8002cb0:	60b9      	str	r1, [r7, #8]
 8002cb2:	603b      	str	r3, [r7, #0]
 8002cb4:	4613      	mov	r3, r2
 8002cb6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002cbc:	2b20      	cmp	r3, #32
 8002cbe:	d177      	bne.n	8002db0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d002      	beq.n	8002ccc <HAL_UART_Transmit+0x24>
 8002cc6:	88fb      	ldrh	r3, [r7, #6]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d101      	bne.n	8002cd0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e070      	b.n	8002db2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	2221      	movs	r2, #33	@ 0x21
 8002cdc:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002cde:	f7fe f8e1 	bl	8000ea4 <HAL_GetTick>
 8002ce2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	88fa      	ldrh	r2, [r7, #6]
 8002ce8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	88fa      	ldrh	r2, [r7, #6]
 8002cf0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	689b      	ldr	r3, [r3, #8]
 8002cf8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002cfc:	d108      	bne.n	8002d10 <HAL_UART_Transmit+0x68>
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	691b      	ldr	r3, [r3, #16]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d104      	bne.n	8002d10 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002d06:	2300      	movs	r3, #0
 8002d08:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	61bb      	str	r3, [r7, #24]
 8002d0e:	e003      	b.n	8002d18 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d14:	2300      	movs	r3, #0
 8002d16:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002d18:	e02f      	b.n	8002d7a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	9300      	str	r3, [sp, #0]
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	2200      	movs	r2, #0
 8002d22:	2180      	movs	r1, #128	@ 0x80
 8002d24:	68f8      	ldr	r0, [r7, #12]
 8002d26:	f000 fbf7 	bl	8003518 <UART_WaitOnFlagUntilTimeout>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d004      	beq.n	8002d3a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	2220      	movs	r2, #32
 8002d34:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002d36:	2303      	movs	r3, #3
 8002d38:	e03b      	b.n	8002db2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8002d3a:	69fb      	ldr	r3, [r7, #28]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d10b      	bne.n	8002d58 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d40:	69bb      	ldr	r3, [r7, #24]
 8002d42:	881b      	ldrh	r3, [r3, #0]
 8002d44:	461a      	mov	r2, r3
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d4e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002d50:	69bb      	ldr	r3, [r7, #24]
 8002d52:	3302      	adds	r3, #2
 8002d54:	61bb      	str	r3, [r7, #24]
 8002d56:	e007      	b.n	8002d68 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d58:	69fb      	ldr	r3, [r7, #28]
 8002d5a:	781a      	ldrb	r2, [r3, #0]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002d62:	69fb      	ldr	r3, [r7, #28]
 8002d64:	3301      	adds	r3, #1
 8002d66:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002d6e:	b29b      	uxth	r3, r3
 8002d70:	3b01      	subs	r3, #1
 8002d72:	b29a      	uxth	r2, r3
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002d80:	b29b      	uxth	r3, r3
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d1c9      	bne.n	8002d1a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	9300      	str	r3, [sp, #0]
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	2140      	movs	r1, #64	@ 0x40
 8002d90:	68f8      	ldr	r0, [r7, #12]
 8002d92:	f000 fbc1 	bl	8003518 <UART_WaitOnFlagUntilTimeout>
 8002d96:	4603      	mov	r3, r0
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d004      	beq.n	8002da6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2220      	movs	r2, #32
 8002da0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002da2:	2303      	movs	r3, #3
 8002da4:	e005      	b.n	8002db2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	2220      	movs	r2, #32
 8002daa:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002dac:	2300      	movs	r3, #0
 8002dae:	e000      	b.n	8002db2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002db0:	2302      	movs	r3, #2
  }
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3720      	adds	r7, #32
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
	...

08002dbc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b088      	sub	sp, #32
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	689a      	ldr	r2, [r3, #8]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	691b      	ldr	r3, [r3, #16]
 8002dd0:	431a      	orrs	r2, r3
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	695b      	ldr	r3, [r3, #20]
 8002dd6:	431a      	orrs	r2, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	69db      	ldr	r3, [r3, #28]
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	4ba6      	ldr	r3, [pc, #664]	@ (8003080 <UART_SetConfig+0x2c4>)
 8002de8:	4013      	ands	r3, r2
 8002dea:	687a      	ldr	r2, [r7, #4]
 8002dec:	6812      	ldr	r2, [r2, #0]
 8002dee:	6979      	ldr	r1, [r7, #20]
 8002df0:	430b      	orrs	r3, r1
 8002df2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	68da      	ldr	r2, [r3, #12]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	430a      	orrs	r2, r1
 8002e08:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	699b      	ldr	r3, [r3, #24]
 8002e0e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6a1b      	ldr	r3, [r3, #32]
 8002e14:	697a      	ldr	r2, [r7, #20]
 8002e16:	4313      	orrs	r3, r2
 8002e18:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	697a      	ldr	r2, [r7, #20]
 8002e2a:	430a      	orrs	r2, r1
 8002e2c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a94      	ldr	r2, [pc, #592]	@ (8003084 <UART_SetConfig+0x2c8>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d120      	bne.n	8002e7a <UART_SetConfig+0xbe>
 8002e38:	4b93      	ldr	r3, [pc, #588]	@ (8003088 <UART_SetConfig+0x2cc>)
 8002e3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e3e:	f003 0303 	and.w	r3, r3, #3
 8002e42:	2b03      	cmp	r3, #3
 8002e44:	d816      	bhi.n	8002e74 <UART_SetConfig+0xb8>
 8002e46:	a201      	add	r2, pc, #4	@ (adr r2, 8002e4c <UART_SetConfig+0x90>)
 8002e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e4c:	08002e5d 	.word	0x08002e5d
 8002e50:	08002e69 	.word	0x08002e69
 8002e54:	08002e63 	.word	0x08002e63
 8002e58:	08002e6f 	.word	0x08002e6f
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	77fb      	strb	r3, [r7, #31]
 8002e60:	e150      	b.n	8003104 <UART_SetConfig+0x348>
 8002e62:	2302      	movs	r3, #2
 8002e64:	77fb      	strb	r3, [r7, #31]
 8002e66:	e14d      	b.n	8003104 <UART_SetConfig+0x348>
 8002e68:	2304      	movs	r3, #4
 8002e6a:	77fb      	strb	r3, [r7, #31]
 8002e6c:	e14a      	b.n	8003104 <UART_SetConfig+0x348>
 8002e6e:	2308      	movs	r3, #8
 8002e70:	77fb      	strb	r3, [r7, #31]
 8002e72:	e147      	b.n	8003104 <UART_SetConfig+0x348>
 8002e74:	2310      	movs	r3, #16
 8002e76:	77fb      	strb	r3, [r7, #31]
 8002e78:	e144      	b.n	8003104 <UART_SetConfig+0x348>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a83      	ldr	r2, [pc, #524]	@ (800308c <UART_SetConfig+0x2d0>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d132      	bne.n	8002eea <UART_SetConfig+0x12e>
 8002e84:	4b80      	ldr	r3, [pc, #512]	@ (8003088 <UART_SetConfig+0x2cc>)
 8002e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e8a:	f003 030c 	and.w	r3, r3, #12
 8002e8e:	2b0c      	cmp	r3, #12
 8002e90:	d828      	bhi.n	8002ee4 <UART_SetConfig+0x128>
 8002e92:	a201      	add	r2, pc, #4	@ (adr r2, 8002e98 <UART_SetConfig+0xdc>)
 8002e94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e98:	08002ecd 	.word	0x08002ecd
 8002e9c:	08002ee5 	.word	0x08002ee5
 8002ea0:	08002ee5 	.word	0x08002ee5
 8002ea4:	08002ee5 	.word	0x08002ee5
 8002ea8:	08002ed9 	.word	0x08002ed9
 8002eac:	08002ee5 	.word	0x08002ee5
 8002eb0:	08002ee5 	.word	0x08002ee5
 8002eb4:	08002ee5 	.word	0x08002ee5
 8002eb8:	08002ed3 	.word	0x08002ed3
 8002ebc:	08002ee5 	.word	0x08002ee5
 8002ec0:	08002ee5 	.word	0x08002ee5
 8002ec4:	08002ee5 	.word	0x08002ee5
 8002ec8:	08002edf 	.word	0x08002edf
 8002ecc:	2300      	movs	r3, #0
 8002ece:	77fb      	strb	r3, [r7, #31]
 8002ed0:	e118      	b.n	8003104 <UART_SetConfig+0x348>
 8002ed2:	2302      	movs	r3, #2
 8002ed4:	77fb      	strb	r3, [r7, #31]
 8002ed6:	e115      	b.n	8003104 <UART_SetConfig+0x348>
 8002ed8:	2304      	movs	r3, #4
 8002eda:	77fb      	strb	r3, [r7, #31]
 8002edc:	e112      	b.n	8003104 <UART_SetConfig+0x348>
 8002ede:	2308      	movs	r3, #8
 8002ee0:	77fb      	strb	r3, [r7, #31]
 8002ee2:	e10f      	b.n	8003104 <UART_SetConfig+0x348>
 8002ee4:	2310      	movs	r3, #16
 8002ee6:	77fb      	strb	r3, [r7, #31]
 8002ee8:	e10c      	b.n	8003104 <UART_SetConfig+0x348>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a68      	ldr	r2, [pc, #416]	@ (8003090 <UART_SetConfig+0x2d4>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d120      	bne.n	8002f36 <UART_SetConfig+0x17a>
 8002ef4:	4b64      	ldr	r3, [pc, #400]	@ (8003088 <UART_SetConfig+0x2cc>)
 8002ef6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002efa:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002efe:	2b30      	cmp	r3, #48	@ 0x30
 8002f00:	d013      	beq.n	8002f2a <UART_SetConfig+0x16e>
 8002f02:	2b30      	cmp	r3, #48	@ 0x30
 8002f04:	d814      	bhi.n	8002f30 <UART_SetConfig+0x174>
 8002f06:	2b20      	cmp	r3, #32
 8002f08:	d009      	beq.n	8002f1e <UART_SetConfig+0x162>
 8002f0a:	2b20      	cmp	r3, #32
 8002f0c:	d810      	bhi.n	8002f30 <UART_SetConfig+0x174>
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d002      	beq.n	8002f18 <UART_SetConfig+0x15c>
 8002f12:	2b10      	cmp	r3, #16
 8002f14:	d006      	beq.n	8002f24 <UART_SetConfig+0x168>
 8002f16:	e00b      	b.n	8002f30 <UART_SetConfig+0x174>
 8002f18:	2300      	movs	r3, #0
 8002f1a:	77fb      	strb	r3, [r7, #31]
 8002f1c:	e0f2      	b.n	8003104 <UART_SetConfig+0x348>
 8002f1e:	2302      	movs	r3, #2
 8002f20:	77fb      	strb	r3, [r7, #31]
 8002f22:	e0ef      	b.n	8003104 <UART_SetConfig+0x348>
 8002f24:	2304      	movs	r3, #4
 8002f26:	77fb      	strb	r3, [r7, #31]
 8002f28:	e0ec      	b.n	8003104 <UART_SetConfig+0x348>
 8002f2a:	2308      	movs	r3, #8
 8002f2c:	77fb      	strb	r3, [r7, #31]
 8002f2e:	e0e9      	b.n	8003104 <UART_SetConfig+0x348>
 8002f30:	2310      	movs	r3, #16
 8002f32:	77fb      	strb	r3, [r7, #31]
 8002f34:	e0e6      	b.n	8003104 <UART_SetConfig+0x348>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a56      	ldr	r2, [pc, #344]	@ (8003094 <UART_SetConfig+0x2d8>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d120      	bne.n	8002f82 <UART_SetConfig+0x1c6>
 8002f40:	4b51      	ldr	r3, [pc, #324]	@ (8003088 <UART_SetConfig+0x2cc>)
 8002f42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f46:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002f4a:	2bc0      	cmp	r3, #192	@ 0xc0
 8002f4c:	d013      	beq.n	8002f76 <UART_SetConfig+0x1ba>
 8002f4e:	2bc0      	cmp	r3, #192	@ 0xc0
 8002f50:	d814      	bhi.n	8002f7c <UART_SetConfig+0x1c0>
 8002f52:	2b80      	cmp	r3, #128	@ 0x80
 8002f54:	d009      	beq.n	8002f6a <UART_SetConfig+0x1ae>
 8002f56:	2b80      	cmp	r3, #128	@ 0x80
 8002f58:	d810      	bhi.n	8002f7c <UART_SetConfig+0x1c0>
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d002      	beq.n	8002f64 <UART_SetConfig+0x1a8>
 8002f5e:	2b40      	cmp	r3, #64	@ 0x40
 8002f60:	d006      	beq.n	8002f70 <UART_SetConfig+0x1b4>
 8002f62:	e00b      	b.n	8002f7c <UART_SetConfig+0x1c0>
 8002f64:	2300      	movs	r3, #0
 8002f66:	77fb      	strb	r3, [r7, #31]
 8002f68:	e0cc      	b.n	8003104 <UART_SetConfig+0x348>
 8002f6a:	2302      	movs	r3, #2
 8002f6c:	77fb      	strb	r3, [r7, #31]
 8002f6e:	e0c9      	b.n	8003104 <UART_SetConfig+0x348>
 8002f70:	2304      	movs	r3, #4
 8002f72:	77fb      	strb	r3, [r7, #31]
 8002f74:	e0c6      	b.n	8003104 <UART_SetConfig+0x348>
 8002f76:	2308      	movs	r3, #8
 8002f78:	77fb      	strb	r3, [r7, #31]
 8002f7a:	e0c3      	b.n	8003104 <UART_SetConfig+0x348>
 8002f7c:	2310      	movs	r3, #16
 8002f7e:	77fb      	strb	r3, [r7, #31]
 8002f80:	e0c0      	b.n	8003104 <UART_SetConfig+0x348>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a44      	ldr	r2, [pc, #272]	@ (8003098 <UART_SetConfig+0x2dc>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d125      	bne.n	8002fd8 <UART_SetConfig+0x21c>
 8002f8c:	4b3e      	ldr	r3, [pc, #248]	@ (8003088 <UART_SetConfig+0x2cc>)
 8002f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f96:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002f9a:	d017      	beq.n	8002fcc <UART_SetConfig+0x210>
 8002f9c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002fa0:	d817      	bhi.n	8002fd2 <UART_SetConfig+0x216>
 8002fa2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002fa6:	d00b      	beq.n	8002fc0 <UART_SetConfig+0x204>
 8002fa8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002fac:	d811      	bhi.n	8002fd2 <UART_SetConfig+0x216>
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d003      	beq.n	8002fba <UART_SetConfig+0x1fe>
 8002fb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002fb6:	d006      	beq.n	8002fc6 <UART_SetConfig+0x20a>
 8002fb8:	e00b      	b.n	8002fd2 <UART_SetConfig+0x216>
 8002fba:	2300      	movs	r3, #0
 8002fbc:	77fb      	strb	r3, [r7, #31]
 8002fbe:	e0a1      	b.n	8003104 <UART_SetConfig+0x348>
 8002fc0:	2302      	movs	r3, #2
 8002fc2:	77fb      	strb	r3, [r7, #31]
 8002fc4:	e09e      	b.n	8003104 <UART_SetConfig+0x348>
 8002fc6:	2304      	movs	r3, #4
 8002fc8:	77fb      	strb	r3, [r7, #31]
 8002fca:	e09b      	b.n	8003104 <UART_SetConfig+0x348>
 8002fcc:	2308      	movs	r3, #8
 8002fce:	77fb      	strb	r3, [r7, #31]
 8002fd0:	e098      	b.n	8003104 <UART_SetConfig+0x348>
 8002fd2:	2310      	movs	r3, #16
 8002fd4:	77fb      	strb	r3, [r7, #31]
 8002fd6:	e095      	b.n	8003104 <UART_SetConfig+0x348>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a2f      	ldr	r2, [pc, #188]	@ (800309c <UART_SetConfig+0x2e0>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d125      	bne.n	800302e <UART_SetConfig+0x272>
 8002fe2:	4b29      	ldr	r3, [pc, #164]	@ (8003088 <UART_SetConfig+0x2cc>)
 8002fe4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fe8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002fec:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002ff0:	d017      	beq.n	8003022 <UART_SetConfig+0x266>
 8002ff2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002ff6:	d817      	bhi.n	8003028 <UART_SetConfig+0x26c>
 8002ff8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002ffc:	d00b      	beq.n	8003016 <UART_SetConfig+0x25a>
 8002ffe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003002:	d811      	bhi.n	8003028 <UART_SetConfig+0x26c>
 8003004:	2b00      	cmp	r3, #0
 8003006:	d003      	beq.n	8003010 <UART_SetConfig+0x254>
 8003008:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800300c:	d006      	beq.n	800301c <UART_SetConfig+0x260>
 800300e:	e00b      	b.n	8003028 <UART_SetConfig+0x26c>
 8003010:	2301      	movs	r3, #1
 8003012:	77fb      	strb	r3, [r7, #31]
 8003014:	e076      	b.n	8003104 <UART_SetConfig+0x348>
 8003016:	2302      	movs	r3, #2
 8003018:	77fb      	strb	r3, [r7, #31]
 800301a:	e073      	b.n	8003104 <UART_SetConfig+0x348>
 800301c:	2304      	movs	r3, #4
 800301e:	77fb      	strb	r3, [r7, #31]
 8003020:	e070      	b.n	8003104 <UART_SetConfig+0x348>
 8003022:	2308      	movs	r3, #8
 8003024:	77fb      	strb	r3, [r7, #31]
 8003026:	e06d      	b.n	8003104 <UART_SetConfig+0x348>
 8003028:	2310      	movs	r3, #16
 800302a:	77fb      	strb	r3, [r7, #31]
 800302c:	e06a      	b.n	8003104 <UART_SetConfig+0x348>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a1b      	ldr	r2, [pc, #108]	@ (80030a0 <UART_SetConfig+0x2e4>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d138      	bne.n	80030aa <UART_SetConfig+0x2ee>
 8003038:	4b13      	ldr	r3, [pc, #76]	@ (8003088 <UART_SetConfig+0x2cc>)
 800303a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800303e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003042:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003046:	d017      	beq.n	8003078 <UART_SetConfig+0x2bc>
 8003048:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800304c:	d82a      	bhi.n	80030a4 <UART_SetConfig+0x2e8>
 800304e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003052:	d00b      	beq.n	800306c <UART_SetConfig+0x2b0>
 8003054:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003058:	d824      	bhi.n	80030a4 <UART_SetConfig+0x2e8>
 800305a:	2b00      	cmp	r3, #0
 800305c:	d003      	beq.n	8003066 <UART_SetConfig+0x2aa>
 800305e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003062:	d006      	beq.n	8003072 <UART_SetConfig+0x2b6>
 8003064:	e01e      	b.n	80030a4 <UART_SetConfig+0x2e8>
 8003066:	2300      	movs	r3, #0
 8003068:	77fb      	strb	r3, [r7, #31]
 800306a:	e04b      	b.n	8003104 <UART_SetConfig+0x348>
 800306c:	2302      	movs	r3, #2
 800306e:	77fb      	strb	r3, [r7, #31]
 8003070:	e048      	b.n	8003104 <UART_SetConfig+0x348>
 8003072:	2304      	movs	r3, #4
 8003074:	77fb      	strb	r3, [r7, #31]
 8003076:	e045      	b.n	8003104 <UART_SetConfig+0x348>
 8003078:	2308      	movs	r3, #8
 800307a:	77fb      	strb	r3, [r7, #31]
 800307c:	e042      	b.n	8003104 <UART_SetConfig+0x348>
 800307e:	bf00      	nop
 8003080:	efff69f3 	.word	0xefff69f3
 8003084:	40011000 	.word	0x40011000
 8003088:	40023800 	.word	0x40023800
 800308c:	40004400 	.word	0x40004400
 8003090:	40004800 	.word	0x40004800
 8003094:	40004c00 	.word	0x40004c00
 8003098:	40005000 	.word	0x40005000
 800309c:	40011400 	.word	0x40011400
 80030a0:	40007800 	.word	0x40007800
 80030a4:	2310      	movs	r3, #16
 80030a6:	77fb      	strb	r3, [r7, #31]
 80030a8:	e02c      	b.n	8003104 <UART_SetConfig+0x348>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a72      	ldr	r2, [pc, #456]	@ (8003278 <UART_SetConfig+0x4bc>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d125      	bne.n	8003100 <UART_SetConfig+0x344>
 80030b4:	4b71      	ldr	r3, [pc, #452]	@ (800327c <UART_SetConfig+0x4c0>)
 80030b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030ba:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80030be:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80030c2:	d017      	beq.n	80030f4 <UART_SetConfig+0x338>
 80030c4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80030c8:	d817      	bhi.n	80030fa <UART_SetConfig+0x33e>
 80030ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80030ce:	d00b      	beq.n	80030e8 <UART_SetConfig+0x32c>
 80030d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80030d4:	d811      	bhi.n	80030fa <UART_SetConfig+0x33e>
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d003      	beq.n	80030e2 <UART_SetConfig+0x326>
 80030da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80030de:	d006      	beq.n	80030ee <UART_SetConfig+0x332>
 80030e0:	e00b      	b.n	80030fa <UART_SetConfig+0x33e>
 80030e2:	2300      	movs	r3, #0
 80030e4:	77fb      	strb	r3, [r7, #31]
 80030e6:	e00d      	b.n	8003104 <UART_SetConfig+0x348>
 80030e8:	2302      	movs	r3, #2
 80030ea:	77fb      	strb	r3, [r7, #31]
 80030ec:	e00a      	b.n	8003104 <UART_SetConfig+0x348>
 80030ee:	2304      	movs	r3, #4
 80030f0:	77fb      	strb	r3, [r7, #31]
 80030f2:	e007      	b.n	8003104 <UART_SetConfig+0x348>
 80030f4:	2308      	movs	r3, #8
 80030f6:	77fb      	strb	r3, [r7, #31]
 80030f8:	e004      	b.n	8003104 <UART_SetConfig+0x348>
 80030fa:	2310      	movs	r3, #16
 80030fc:	77fb      	strb	r3, [r7, #31]
 80030fe:	e001      	b.n	8003104 <UART_SetConfig+0x348>
 8003100:	2310      	movs	r3, #16
 8003102:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	69db      	ldr	r3, [r3, #28]
 8003108:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800310c:	d15b      	bne.n	80031c6 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800310e:	7ffb      	ldrb	r3, [r7, #31]
 8003110:	2b08      	cmp	r3, #8
 8003112:	d828      	bhi.n	8003166 <UART_SetConfig+0x3aa>
 8003114:	a201      	add	r2, pc, #4	@ (adr r2, 800311c <UART_SetConfig+0x360>)
 8003116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800311a:	bf00      	nop
 800311c:	08003141 	.word	0x08003141
 8003120:	08003149 	.word	0x08003149
 8003124:	08003151 	.word	0x08003151
 8003128:	08003167 	.word	0x08003167
 800312c:	08003157 	.word	0x08003157
 8003130:	08003167 	.word	0x08003167
 8003134:	08003167 	.word	0x08003167
 8003138:	08003167 	.word	0x08003167
 800313c:	0800315f 	.word	0x0800315f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003140:	f7fe fe0e 	bl	8001d60 <HAL_RCC_GetPCLK1Freq>
 8003144:	61b8      	str	r0, [r7, #24]
        break;
 8003146:	e013      	b.n	8003170 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003148:	f7fe fe1e 	bl	8001d88 <HAL_RCC_GetPCLK2Freq>
 800314c:	61b8      	str	r0, [r7, #24]
        break;
 800314e:	e00f      	b.n	8003170 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003150:	4b4b      	ldr	r3, [pc, #300]	@ (8003280 <UART_SetConfig+0x4c4>)
 8003152:	61bb      	str	r3, [r7, #24]
        break;
 8003154:	e00c      	b.n	8003170 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003156:	f7fe fcf3 	bl	8001b40 <HAL_RCC_GetSysClockFreq>
 800315a:	61b8      	str	r0, [r7, #24]
        break;
 800315c:	e008      	b.n	8003170 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800315e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003162:	61bb      	str	r3, [r7, #24]
        break;
 8003164:	e004      	b.n	8003170 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8003166:	2300      	movs	r3, #0
 8003168:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	77bb      	strb	r3, [r7, #30]
        break;
 800316e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003170:	69bb      	ldr	r3, [r7, #24]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d074      	beq.n	8003260 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003176:	69bb      	ldr	r3, [r7, #24]
 8003178:	005a      	lsls	r2, r3, #1
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	085b      	lsrs	r3, r3, #1
 8003180:	441a      	add	r2, r3
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	fbb2 f3f3 	udiv	r3, r2, r3
 800318a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800318c:	693b      	ldr	r3, [r7, #16]
 800318e:	2b0f      	cmp	r3, #15
 8003190:	d916      	bls.n	80031c0 <UART_SetConfig+0x404>
 8003192:	693b      	ldr	r3, [r7, #16]
 8003194:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003198:	d212      	bcs.n	80031c0 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	b29b      	uxth	r3, r3
 800319e:	f023 030f 	bic.w	r3, r3, #15
 80031a2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	085b      	lsrs	r3, r3, #1
 80031a8:	b29b      	uxth	r3, r3
 80031aa:	f003 0307 	and.w	r3, r3, #7
 80031ae:	b29a      	uxth	r2, r3
 80031b0:	89fb      	ldrh	r3, [r7, #14]
 80031b2:	4313      	orrs	r3, r2
 80031b4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	89fa      	ldrh	r2, [r7, #14]
 80031bc:	60da      	str	r2, [r3, #12]
 80031be:	e04f      	b.n	8003260 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	77bb      	strb	r3, [r7, #30]
 80031c4:	e04c      	b.n	8003260 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80031c6:	7ffb      	ldrb	r3, [r7, #31]
 80031c8:	2b08      	cmp	r3, #8
 80031ca:	d828      	bhi.n	800321e <UART_SetConfig+0x462>
 80031cc:	a201      	add	r2, pc, #4	@ (adr r2, 80031d4 <UART_SetConfig+0x418>)
 80031ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031d2:	bf00      	nop
 80031d4:	080031f9 	.word	0x080031f9
 80031d8:	08003201 	.word	0x08003201
 80031dc:	08003209 	.word	0x08003209
 80031e0:	0800321f 	.word	0x0800321f
 80031e4:	0800320f 	.word	0x0800320f
 80031e8:	0800321f 	.word	0x0800321f
 80031ec:	0800321f 	.word	0x0800321f
 80031f0:	0800321f 	.word	0x0800321f
 80031f4:	08003217 	.word	0x08003217
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80031f8:	f7fe fdb2 	bl	8001d60 <HAL_RCC_GetPCLK1Freq>
 80031fc:	61b8      	str	r0, [r7, #24]
        break;
 80031fe:	e013      	b.n	8003228 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003200:	f7fe fdc2 	bl	8001d88 <HAL_RCC_GetPCLK2Freq>
 8003204:	61b8      	str	r0, [r7, #24]
        break;
 8003206:	e00f      	b.n	8003228 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003208:	4b1d      	ldr	r3, [pc, #116]	@ (8003280 <UART_SetConfig+0x4c4>)
 800320a:	61bb      	str	r3, [r7, #24]
        break;
 800320c:	e00c      	b.n	8003228 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800320e:	f7fe fc97 	bl	8001b40 <HAL_RCC_GetSysClockFreq>
 8003212:	61b8      	str	r0, [r7, #24]
        break;
 8003214:	e008      	b.n	8003228 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003216:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800321a:	61bb      	str	r3, [r7, #24]
        break;
 800321c:	e004      	b.n	8003228 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800321e:	2300      	movs	r3, #0
 8003220:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	77bb      	strb	r3, [r7, #30]
        break;
 8003226:	bf00      	nop
    }

    if (pclk != 0U)
 8003228:	69bb      	ldr	r3, [r7, #24]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d018      	beq.n	8003260 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	085a      	lsrs	r2, r3, #1
 8003234:	69bb      	ldr	r3, [r7, #24]
 8003236:	441a      	add	r2, r3
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003240:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	2b0f      	cmp	r3, #15
 8003246:	d909      	bls.n	800325c <UART_SetConfig+0x4a0>
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800324e:	d205      	bcs.n	800325c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	b29a      	uxth	r2, r3
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	60da      	str	r2, [r3, #12]
 800325a:	e001      	b.n	8003260 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800325c:	2301      	movs	r3, #1
 800325e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2200      	movs	r2, #0
 8003264:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2200      	movs	r2, #0
 800326a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800326c:	7fbb      	ldrb	r3, [r7, #30]
}
 800326e:	4618      	mov	r0, r3
 8003270:	3720      	adds	r7, #32
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	40007c00 	.word	0x40007c00
 800327c:	40023800 	.word	0x40023800
 8003280:	00f42400 	.word	0x00f42400

08003284 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003284:	b480      	push	{r7}
 8003286:	b083      	sub	sp, #12
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003290:	f003 0308 	and.w	r3, r3, #8
 8003294:	2b00      	cmp	r3, #0
 8003296:	d00a      	beq.n	80032ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	430a      	orrs	r2, r1
 80032ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032b2:	f003 0301 	and.w	r3, r3, #1
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d00a      	beq.n	80032d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	430a      	orrs	r2, r1
 80032ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d4:	f003 0302 	and.w	r3, r3, #2
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d00a      	beq.n	80032f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	430a      	orrs	r2, r1
 80032f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f6:	f003 0304 	and.w	r3, r3, #4
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d00a      	beq.n	8003314 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	430a      	orrs	r2, r1
 8003312:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003318:	f003 0310 	and.w	r3, r3, #16
 800331c:	2b00      	cmp	r3, #0
 800331e:	d00a      	beq.n	8003336 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	430a      	orrs	r2, r1
 8003334:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800333a:	f003 0320 	and.w	r3, r3, #32
 800333e:	2b00      	cmp	r3, #0
 8003340:	d00a      	beq.n	8003358 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	430a      	orrs	r2, r1
 8003356:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800335c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003360:	2b00      	cmp	r3, #0
 8003362:	d01a      	beq.n	800339a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	430a      	orrs	r2, r1
 8003378:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800337e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003382:	d10a      	bne.n	800339a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	430a      	orrs	r2, r1
 8003398:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800339e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d00a      	beq.n	80033bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	430a      	orrs	r2, r1
 80033ba:	605a      	str	r2, [r3, #4]
  }
}
 80033bc:	bf00      	nop
 80033be:	370c      	adds	r7, #12
 80033c0:	46bd      	mov	sp, r7
 80033c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c6:	4770      	bx	lr

080033c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b098      	sub	sp, #96	@ 0x60
 80033cc:	af02      	add	r7, sp, #8
 80033ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80033d8:	f7fd fd64 	bl	8000ea4 <HAL_GetTick>
 80033dc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0308 	and.w	r3, r3, #8
 80033e8:	2b08      	cmp	r3, #8
 80033ea:	d12e      	bne.n	800344a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80033ec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80033f0:	9300      	str	r3, [sp, #0]
 80033f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80033f4:	2200      	movs	r2, #0
 80033f6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	f000 f88c 	bl	8003518 <UART_WaitOnFlagUntilTimeout>
 8003400:	4603      	mov	r3, r0
 8003402:	2b00      	cmp	r3, #0
 8003404:	d021      	beq.n	800344a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800340c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800340e:	e853 3f00 	ldrex	r3, [r3]
 8003412:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003414:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003416:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800341a:	653b      	str	r3, [r7, #80]	@ 0x50
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	461a      	mov	r2, r3
 8003422:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003424:	647b      	str	r3, [r7, #68]	@ 0x44
 8003426:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003428:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800342a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800342c:	e841 2300 	strex	r3, r2, [r1]
 8003430:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003432:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003434:	2b00      	cmp	r3, #0
 8003436:	d1e6      	bne.n	8003406 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2220      	movs	r2, #32
 800343c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2200      	movs	r2, #0
 8003442:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003446:	2303      	movs	r3, #3
 8003448:	e062      	b.n	8003510 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f003 0304 	and.w	r3, r3, #4
 8003454:	2b04      	cmp	r3, #4
 8003456:	d149      	bne.n	80034ec <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003458:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800345c:	9300      	str	r3, [sp, #0]
 800345e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003460:	2200      	movs	r2, #0
 8003462:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f000 f856 	bl	8003518 <UART_WaitOnFlagUntilTimeout>
 800346c:	4603      	mov	r3, r0
 800346e:	2b00      	cmp	r3, #0
 8003470:	d03c      	beq.n	80034ec <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800347a:	e853 3f00 	ldrex	r3, [r3]
 800347e:	623b      	str	r3, [r7, #32]
   return(result);
 8003480:	6a3b      	ldr	r3, [r7, #32]
 8003482:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003486:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	461a      	mov	r2, r3
 800348e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003490:	633b      	str	r3, [r7, #48]	@ 0x30
 8003492:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003494:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003496:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003498:	e841 2300 	strex	r3, r2, [r1]
 800349c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800349e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d1e6      	bne.n	8003472 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	3308      	adds	r3, #8
 80034aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034ac:	693b      	ldr	r3, [r7, #16]
 80034ae:	e853 3f00 	ldrex	r3, [r3]
 80034b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	f023 0301 	bic.w	r3, r3, #1
 80034ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	3308      	adds	r3, #8
 80034c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80034c4:	61fa      	str	r2, [r7, #28]
 80034c6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034c8:	69b9      	ldr	r1, [r7, #24]
 80034ca:	69fa      	ldr	r2, [r7, #28]
 80034cc:	e841 2300 	strex	r3, r2, [r1]
 80034d0:	617b      	str	r3, [r7, #20]
   return(result);
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d1e5      	bne.n	80034a4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2220      	movs	r2, #32
 80034dc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2200      	movs	r2, #0
 80034e4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80034e8:	2303      	movs	r3, #3
 80034ea:	e011      	b.n	8003510 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2220      	movs	r2, #32
 80034f0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2220      	movs	r2, #32
 80034f6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2200      	movs	r2, #0
 80034fe:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2200      	movs	r2, #0
 8003504:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2200      	movs	r2, #0
 800350a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800350e:	2300      	movs	r3, #0
}
 8003510:	4618      	mov	r0, r3
 8003512:	3758      	adds	r7, #88	@ 0x58
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}

08003518 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b084      	sub	sp, #16
 800351c:	af00      	add	r7, sp, #0
 800351e:	60f8      	str	r0, [r7, #12]
 8003520:	60b9      	str	r1, [r7, #8]
 8003522:	603b      	str	r3, [r7, #0]
 8003524:	4613      	mov	r3, r2
 8003526:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003528:	e04f      	b.n	80035ca <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800352a:	69bb      	ldr	r3, [r7, #24]
 800352c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003530:	d04b      	beq.n	80035ca <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003532:	f7fd fcb7 	bl	8000ea4 <HAL_GetTick>
 8003536:	4602      	mov	r2, r0
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	1ad3      	subs	r3, r2, r3
 800353c:	69ba      	ldr	r2, [r7, #24]
 800353e:	429a      	cmp	r2, r3
 8003540:	d302      	bcc.n	8003548 <UART_WaitOnFlagUntilTimeout+0x30>
 8003542:	69bb      	ldr	r3, [r7, #24]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d101      	bne.n	800354c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003548:	2303      	movs	r3, #3
 800354a:	e04e      	b.n	80035ea <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 0304 	and.w	r3, r3, #4
 8003556:	2b00      	cmp	r3, #0
 8003558:	d037      	beq.n	80035ca <UART_WaitOnFlagUntilTimeout+0xb2>
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	2b80      	cmp	r3, #128	@ 0x80
 800355e:	d034      	beq.n	80035ca <UART_WaitOnFlagUntilTimeout+0xb2>
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	2b40      	cmp	r3, #64	@ 0x40
 8003564:	d031      	beq.n	80035ca <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	69db      	ldr	r3, [r3, #28]
 800356c:	f003 0308 	and.w	r3, r3, #8
 8003570:	2b08      	cmp	r3, #8
 8003572:	d110      	bne.n	8003596 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	2208      	movs	r2, #8
 800357a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800357c:	68f8      	ldr	r0, [r7, #12]
 800357e:	f000 f838 	bl	80035f2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	2208      	movs	r2, #8
 8003586:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2200      	movs	r2, #0
 800358e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	e029      	b.n	80035ea <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	69db      	ldr	r3, [r3, #28]
 800359c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80035a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035a4:	d111      	bne.n	80035ca <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80035ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80035b0:	68f8      	ldr	r0, [r7, #12]
 80035b2:	f000 f81e 	bl	80035f2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2220      	movs	r2, #32
 80035ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e00f      	b.n	80035ea <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	69da      	ldr	r2, [r3, #28]
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	4013      	ands	r3, r2
 80035d4:	68ba      	ldr	r2, [r7, #8]
 80035d6:	429a      	cmp	r2, r3
 80035d8:	bf0c      	ite	eq
 80035da:	2301      	moveq	r3, #1
 80035dc:	2300      	movne	r3, #0
 80035de:	b2db      	uxtb	r3, r3
 80035e0:	461a      	mov	r2, r3
 80035e2:	79fb      	ldrb	r3, [r7, #7]
 80035e4:	429a      	cmp	r2, r3
 80035e6:	d0a0      	beq.n	800352a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80035e8:	2300      	movs	r3, #0
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	3710      	adds	r7, #16
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}

080035f2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80035f2:	b480      	push	{r7}
 80035f4:	b095      	sub	sp, #84	@ 0x54
 80035f6:	af00      	add	r7, sp, #0
 80035f8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003600:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003602:	e853 3f00 	ldrex	r3, [r3]
 8003606:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800360a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800360e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	461a      	mov	r2, r3
 8003616:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003618:	643b      	str	r3, [r7, #64]	@ 0x40
 800361a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800361c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800361e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003620:	e841 2300 	strex	r3, r2, [r1]
 8003624:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003626:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003628:	2b00      	cmp	r3, #0
 800362a:	d1e6      	bne.n	80035fa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	3308      	adds	r3, #8
 8003632:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003634:	6a3b      	ldr	r3, [r7, #32]
 8003636:	e853 3f00 	ldrex	r3, [r3]
 800363a:	61fb      	str	r3, [r7, #28]
   return(result);
 800363c:	69fb      	ldr	r3, [r7, #28]
 800363e:	f023 0301 	bic.w	r3, r3, #1
 8003642:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	3308      	adds	r3, #8
 800364a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800364c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800364e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003650:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003652:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003654:	e841 2300 	strex	r3, r2, [r1]
 8003658:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800365a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800365c:	2b00      	cmp	r3, #0
 800365e:	d1e5      	bne.n	800362c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003664:	2b01      	cmp	r3, #1
 8003666:	d118      	bne.n	800369a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	e853 3f00 	ldrex	r3, [r3]
 8003674:	60bb      	str	r3, [r7, #8]
   return(result);
 8003676:	68bb      	ldr	r3, [r7, #8]
 8003678:	f023 0310 	bic.w	r3, r3, #16
 800367c:	647b      	str	r3, [r7, #68]	@ 0x44
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	461a      	mov	r2, r3
 8003684:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003686:	61bb      	str	r3, [r7, #24]
 8003688:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800368a:	6979      	ldr	r1, [r7, #20]
 800368c:	69ba      	ldr	r2, [r7, #24]
 800368e:	e841 2300 	strex	r3, r2, [r1]
 8003692:	613b      	str	r3, [r7, #16]
   return(result);
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d1e6      	bne.n	8003668 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2220      	movs	r2, #32
 800369e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2200      	movs	r2, #0
 80036a6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2200      	movs	r2, #0
 80036ac:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80036ae:	bf00      	nop
 80036b0:	3754      	adds	r7, #84	@ 0x54
 80036b2:	46bd      	mov	sp, r7
 80036b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b8:	4770      	bx	lr

080036ba <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80036ba:	b480      	push	{r7}
 80036bc:	b083      	sub	sp, #12
 80036be:	af00      	add	r7, sp, #0
 80036c0:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	f103 0208 	add.w	r2, r3, #8
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	f04f 32ff 	mov.w	r2, #4294967295
 80036d2:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	f103 0208 	add.w	r2, r3, #8
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	f103 0208 	add.w	r2, r3, #8
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2200      	movs	r2, #0
 80036ec:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 80036ee:	bf00      	nop
 80036f0:	370c      	adds	r7, #12
 80036f2:	46bd      	mov	sp, r7
 80036f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f8:	4770      	bx	lr

080036fa <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80036fa:	b480      	push	{r7}
 80036fc:	b083      	sub	sp, #12
 80036fe:	af00      	add	r7, sp, #0
 8003700:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2200      	movs	r2, #0
 8003706:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 8003708:	bf00      	nop
 800370a:	370c      	adds	r7, #12
 800370c:	46bd      	mov	sp, r7
 800370e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003712:	4770      	bx	lr

08003714 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8003714:	b480      	push	{r7}
 8003716:	b085      	sub	sp, #20
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
 800371c:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	f1b3 3fff 	cmp.w	r3, #4294967295
 800372a:	d103      	bne.n	8003734 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	691b      	ldr	r3, [r3, #16]
 8003730:	60fb      	str	r3, [r7, #12]
 8003732:	e00c      	b.n	800374e <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	3308      	adds	r3, #8
 8003738:	60fb      	str	r3, [r7, #12]
 800373a:	e002      	b.n	8003742 <vListInsert+0x2e>
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	60fb      	str	r3, [r7, #12]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	68ba      	ldr	r2, [r7, #8]
 800374a:	429a      	cmp	r2, r3
 800374c:	d2f6      	bcs.n	800373c <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	685a      	ldr	r2, [r3, #4]
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	683a      	ldr	r2, [r7, #0]
 800375c:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	68fa      	ldr	r2, [r7, #12]
 8003762:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	683a      	ldr	r2, [r7, #0]
 8003768:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	687a      	ldr	r2, [r7, #4]
 800376e:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	1c5a      	adds	r2, r3, #1
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
}
 800377a:	bf00      	nop
 800377c:	3714      	adds	r7, #20
 800377e:	46bd      	mov	sp, r7
 8003780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003784:	4770      	bx	lr

08003786 <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003786:	b480      	push	{r7}
 8003788:	b085      	sub	sp, #20
 800378a:	af00      	add	r7, sp, #0
 800378c:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	691b      	ldr	r3, [r3, #16]
 8003792:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	687a      	ldr	r2, [r7, #4]
 800379a:	6892      	ldr	r2, [r2, #8]
 800379c:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	687a      	ldr	r2, [r7, #4]
 80037a4:	6852      	ldr	r2, [r2, #4]
 80037a6:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	687a      	ldr	r2, [r7, #4]
 80037ae:	429a      	cmp	r2, r3
 80037b0:	d103      	bne.n	80037ba <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	689a      	ldr	r2, [r3, #8]
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2200      	movs	r2, #0
 80037be:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	1e5a      	subs	r2, r3, #1
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3714      	adds	r7, #20
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr
	...

080037dc <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b086      	sub	sp, #24
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 80037e6:	2301      	movs	r3, #1
 80037e8:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d10d      	bne.n	8003810 <xQueueGenericReset+0x34>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 80037f4:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80037f8:	b672      	cpsid	i
 80037fa:	f383 8811 	msr	BASEPRI, r3
 80037fe:	f3bf 8f6f 	isb	sy
 8003802:	f3bf 8f4f 	dsb	sy
 8003806:	b662      	cpsie	i
 8003808:	60fb      	str	r3, [r7, #12]
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        "   cpsie i                                                 \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 800380a:	bf00      	nop
 800380c:	bf00      	nop
 800380e:	e7fd      	b.n	800380c <xQueueGenericReset+0x30>

    if( ( pxQueue != NULL ) &&
 8003810:	693b      	ldr	r3, [r7, #16]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d05d      	beq.n	80038d2 <xQueueGenericReset+0xf6>
        ( pxQueue->uxLength >= 1U ) &&
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 800381a:	2b00      	cmp	r3, #0
 800381c:	d059      	beq.n	80038d2 <xQueueGenericReset+0xf6>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003826:	2100      	movs	r1, #0
 8003828:	fba3 2302 	umull	r2, r3, r3, r2
 800382c:	2b00      	cmp	r3, #0
 800382e:	d000      	beq.n	8003832 <xQueueGenericReset+0x56>
 8003830:	2101      	movs	r1, #1
 8003832:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8003834:	2b00      	cmp	r3, #0
 8003836:	d14c      	bne.n	80038d2 <xQueueGenericReset+0xf6>
    {
        taskENTER_CRITICAL();
 8003838:	f002 fc4c 	bl	80060d4 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	681a      	ldr	r2, [r3, #0]
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003844:	6939      	ldr	r1, [r7, #16]
 8003846:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003848:	fb01 f303 	mul.w	r3, r1, r3
 800384c:	441a      	add	r2, r3
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	2200      	movs	r2, #0
 8003856:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8003858:	693b      	ldr	r3, [r7, #16]
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003868:	3b01      	subs	r3, #1
 800386a:	6939      	ldr	r1, [r7, #16]
 800386c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800386e:	fb01 f303 	mul.w	r3, r1, r3
 8003872:	441a      	add	r2, r3
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	22ff      	movs	r2, #255	@ 0xff
 800387c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8003880:	693b      	ldr	r3, [r7, #16]
 8003882:	22ff      	movs	r2, #255	@ 0xff
 8003884:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d114      	bne.n	80038b8 <xQueueGenericReset+0xdc>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	691b      	ldr	r3, [r3, #16]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d01a      	beq.n	80038cc <xQueueGenericReset+0xf0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	3310      	adds	r3, #16
 800389a:	4618      	mov	r0, r3
 800389c:	f001 fb20 	bl	8004ee0 <xTaskRemoveFromEventList>
 80038a0:	4603      	mov	r3, r0
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d012      	beq.n	80038cc <xQueueGenericReset+0xf0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80038a6:	4b17      	ldr	r3, [pc, #92]	@ (8003904 <xQueueGenericReset+0x128>)
 80038a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80038ac:	601a      	str	r2, [r3, #0]
 80038ae:	f3bf 8f4f 	dsb	sy
 80038b2:	f3bf 8f6f 	isb	sy
 80038b6:	e009      	b.n	80038cc <xQueueGenericReset+0xf0>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	3310      	adds	r3, #16
 80038bc:	4618      	mov	r0, r3
 80038be:	f7ff fefc 	bl	80036ba <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	3324      	adds	r3, #36	@ 0x24
 80038c6:	4618      	mov	r0, r3
 80038c8:	f7ff fef7 	bl	80036ba <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 80038cc:	f002 fc38 	bl	8006140 <vPortExitCritical>
 80038d0:	e001      	b.n	80038d6 <xQueueGenericReset+0xfa>
    }
    else
    {
        xReturn = pdFAIL;
 80038d2:	2300      	movs	r3, #0
 80038d4:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d10d      	bne.n	80038f8 <xQueueGenericReset+0x11c>
    __asm volatile
 80038dc:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80038e0:	b672      	cpsid	i
 80038e2:	f383 8811 	msr	BASEPRI, r3
 80038e6:	f3bf 8f6f 	isb	sy
 80038ea:	f3bf 8f4f 	dsb	sy
 80038ee:	b662      	cpsie	i
 80038f0:	60bb      	str	r3, [r7, #8]
}
 80038f2:	bf00      	nop
 80038f4:	bf00      	nop
 80038f6:	e7fd      	b.n	80038f4 <xQueueGenericReset+0x118>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );

    return xReturn;
 80038f8:	697b      	ldr	r3, [r7, #20]
}
 80038fa:	4618      	mov	r0, r3
 80038fc:	3718      	adds	r7, #24
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}
 8003902:	bf00      	nop
 8003904:	e000ed04 	.word	0xe000ed04

08003908 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8003908:	b580      	push	{r7, lr}
 800390a:	b08a      	sub	sp, #40	@ 0x28
 800390c:	af02      	add	r7, sp, #8
 800390e:	60f8      	str	r0, [r7, #12]
 8003910:	60b9      	str	r1, [r7, #8]
 8003912:	4613      	mov	r3, r2
 8003914:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8003916:	2300      	movs	r3, #0
 8003918:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d02e      	beq.n	800397e <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8003920:	2100      	movs	r1, #0
 8003922:	68ba      	ldr	r2, [r7, #8]
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	fba3 2302 	umull	r2, r3, r3, r2
 800392a:	2b00      	cmp	r3, #0
 800392c:	d000      	beq.n	8003930 <xQueueGenericCreate+0x28>
 800392e:	2101      	movs	r1, #1
 8003930:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8003932:	2b00      	cmp	r3, #0
 8003934:	d123      	bne.n	800397e <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	68ba      	ldr	r2, [r7, #8]
 800393a:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800393e:	f113 0f55 	cmn.w	r3, #85	@ 0x55
 8003942:	d81c      	bhi.n	800397e <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	68ba      	ldr	r2, [r7, #8]
 8003948:	fb02 f303 	mul.w	r3, r2, r3
 800394c:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800394e:	69bb      	ldr	r3, [r7, #24]
 8003950:	3354      	adds	r3, #84	@ 0x54
 8003952:	4618      	mov	r0, r3
 8003954:	f002 fcf2 	bl	800633c <pvPortMalloc>
 8003958:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 800395a:	69fb      	ldr	r3, [r7, #28]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d01f      	beq.n	80039a0 <xQueueGenericCreate+0x98>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003960:	69fb      	ldr	r3, [r7, #28]
 8003962:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	3354      	adds	r3, #84	@ 0x54
 8003968:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800396a:	79fa      	ldrb	r2, [r7, #7]
 800396c:	69fb      	ldr	r3, [r7, #28]
 800396e:	9300      	str	r3, [sp, #0]
 8003970:	4613      	mov	r3, r2
 8003972:	697a      	ldr	r2, [r7, #20]
 8003974:	68b9      	ldr	r1, [r7, #8]
 8003976:	68f8      	ldr	r0, [r7, #12]
 8003978:	f000 f817 	bl	80039aa <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 800397c:	e010      	b.n	80039a0 <xQueueGenericCreate+0x98>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d10d      	bne.n	80039a0 <xQueueGenericCreate+0x98>
    __asm volatile
 8003984:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8003988:	b672      	cpsid	i
 800398a:	f383 8811 	msr	BASEPRI, r3
 800398e:	f3bf 8f6f 	isb	sy
 8003992:	f3bf 8f4f 	dsb	sy
 8003996:	b662      	cpsie	i
 8003998:	613b      	str	r3, [r7, #16]
}
 800399a:	bf00      	nop
 800399c:	bf00      	nop
 800399e:	e7fd      	b.n	800399c <xQueueGenericCreate+0x94>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );

        return pxNewQueue;
 80039a0:	69fb      	ldr	r3, [r7, #28]
    }
 80039a2:	4618      	mov	r0, r3
 80039a4:	3720      	adds	r7, #32
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}

080039aa <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80039aa:	b580      	push	{r7, lr}
 80039ac:	b084      	sub	sp, #16
 80039ae:	af00      	add	r7, sp, #0
 80039b0:	60f8      	str	r0, [r7, #12]
 80039b2:	60b9      	str	r1, [r7, #8]
 80039b4:	607a      	str	r2, [r7, #4]
 80039b6:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d103      	bne.n	80039c6 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80039be:	69bb      	ldr	r3, [r7, #24]
 80039c0:	69ba      	ldr	r2, [r7, #24]
 80039c2:	601a      	str	r2, [r3, #0]
 80039c4:	e002      	b.n	80039cc <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80039c6:	69bb      	ldr	r3, [r7, #24]
 80039c8:	687a      	ldr	r2, [r7, #4]
 80039ca:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80039cc:	69bb      	ldr	r3, [r7, #24]
 80039ce:	68fa      	ldr	r2, [r7, #12]
 80039d0:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80039d2:	69bb      	ldr	r3, [r7, #24]
 80039d4:	68ba      	ldr	r2, [r7, #8]
 80039d6:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80039d8:	2101      	movs	r1, #1
 80039da:	69b8      	ldr	r0, [r7, #24]
 80039dc:	f7ff fefe 	bl	80037dc <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 80039e0:	69bb      	ldr	r3, [r7, #24]
 80039e2:	78fa      	ldrb	r2, [r7, #3]
 80039e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    }
    #endif /* configUSE_TRACE_FACILITY */

    #if ( configUSE_QUEUE_SETS == 1 )
    {
        pxNewQueue->pxQueueSetContainer = NULL;
 80039e8:	69bb      	ldr	r3, [r7, #24]
 80039ea:	2200      	movs	r2, #0
 80039ec:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 80039ee:	bf00      	nop
 80039f0:	3710      	adds	r7, #16
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}

080039f6 <xQueueCreateCountingSemaphore>:

#if ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount,
                                                 const UBaseType_t uxInitialCount )
    {
 80039f6:	b580      	push	{r7, lr}
 80039f8:	b084      	sub	sp, #16
 80039fa:	af00      	add	r7, sp, #0
 80039fc:	6078      	str	r0, [r7, #4]
 80039fe:	6039      	str	r1, [r7, #0]
        QueueHandle_t xHandle = NULL;
 8003a00:	2300      	movs	r3, #0
 8003a02:	60fb      	str	r3, [r7, #12]

        traceENTER_xQueueCreateCountingSemaphore( uxMaxCount, uxInitialCount );

        if( ( uxMaxCount != 0U ) &&
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d010      	beq.n	8003a2c <xQueueCreateCountingSemaphore+0x36>
 8003a0a:	683a      	ldr	r2, [r7, #0]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	429a      	cmp	r2, r3
 8003a10:	d80c      	bhi.n	8003a2c <xQueueCreateCountingSemaphore+0x36>
            ( uxInitialCount <= uxMaxCount ) )
        {
            xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8003a12:	2202      	movs	r2, #2
 8003a14:	2100      	movs	r1, #0
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	f7ff ff76 	bl	8003908 <xQueueGenericCreate>
 8003a1c:	60f8      	str	r0, [r7, #12]

            if( xHandle != NULL )
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d014      	beq.n	8003a4e <xQueueCreateCountingSemaphore+0x58>
            {
                ( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	683a      	ldr	r2, [r7, #0]
 8003a28:	639a      	str	r2, [r3, #56]	@ 0x38
            if( xHandle != NULL )
 8003a2a:	e010      	b.n	8003a4e <xQueueCreateCountingSemaphore+0x58>
                traceCREATE_COUNTING_SEMAPHORE_FAILED();
            }
        }
        else
        {
            configASSERT( xHandle );
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d10d      	bne.n	8003a4e <xQueueCreateCountingSemaphore+0x58>
    __asm volatile
 8003a32:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8003a36:	b672      	cpsid	i
 8003a38:	f383 8811 	msr	BASEPRI, r3
 8003a3c:	f3bf 8f6f 	isb	sy
 8003a40:	f3bf 8f4f 	dsb	sy
 8003a44:	b662      	cpsie	i
 8003a46:	60bb      	str	r3, [r7, #8]
}
 8003a48:	bf00      	nop
 8003a4a:	bf00      	nop
 8003a4c:	e7fd      	b.n	8003a4a <xQueueCreateCountingSemaphore+0x54>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueCreateCountingSemaphore( xHandle );

        return xHandle;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
    }
 8003a50:	4618      	mov	r0, r3
 8003a52:	3710      	adds	r7, #16
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bd80      	pop	{r7, pc}

08003a58 <xQueueGiveFromISR>:
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
                              BaseType_t * const pxHigherPriorityTaskWoken )
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b090      	sub	sp, #64	@ 0x40
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
 8003a60:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	63bb      	str	r3, [r7, #56]	@ 0x38
     * item size is 0.  Don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */

    configASSERT( pxQueue );
 8003a66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d10d      	bne.n	8003a88 <xQueueGiveFromISR+0x30>
    __asm volatile
 8003a6c:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8003a70:	b672      	cpsid	i
 8003a72:	f383 8811 	msr	BASEPRI, r3
 8003a76:	f3bf 8f6f 	isb	sy
 8003a7a:	f3bf 8f4f 	dsb	sy
 8003a7e:	b662      	cpsie	i
 8003a80:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003a82:	bf00      	nop
 8003a84:	bf00      	nop
 8003a86:	e7fd      	b.n	8003a84 <xQueueGiveFromISR+0x2c>

    /* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
     * if the item size is not 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8003a88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d00d      	beq.n	8003aac <xQueueGiveFromISR+0x54>
    __asm volatile
 8003a90:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8003a94:	b672      	cpsid	i
 8003a96:	f383 8811 	msr	BASEPRI, r3
 8003a9a:	f3bf 8f6f 	isb	sy
 8003a9e:	f3bf 8f4f 	dsb	sy
 8003aa2:	b662      	cpsie	i
 8003aa4:	623b      	str	r3, [r7, #32]
}
 8003aa6:	bf00      	nop
 8003aa8:	bf00      	nop
 8003aaa:	e7fd      	b.n	8003aa8 <xQueueGiveFromISR+0x50>

    /* Normally a mutex would not be given from an interrupt, especially if
     * there is a mutex holder, as priority inheritance makes no sense for an
     * interrupts, only tasks. */
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8003aac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d103      	bne.n	8003abc <xQueueGiveFromISR+0x64>
 8003ab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d101      	bne.n	8003ac0 <xQueueGiveFromISR+0x68>
 8003abc:	2301      	movs	r3, #1
 8003abe:	e000      	b.n	8003ac2 <xQueueGiveFromISR+0x6a>
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d10d      	bne.n	8003ae2 <xQueueGiveFromISR+0x8a>
    __asm volatile
 8003ac6:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8003aca:	b672      	cpsid	i
 8003acc:	f383 8811 	msr	BASEPRI, r3
 8003ad0:	f3bf 8f6f 	isb	sy
 8003ad4:	f3bf 8f4f 	dsb	sy
 8003ad8:	b662      	cpsie	i
 8003ada:	61fb      	str	r3, [r7, #28]
}
 8003adc:	bf00      	nop
 8003ade:	bf00      	nop
 8003ae0:	e7fd      	b.n	8003ade <xQueueGiveFromISR+0x86>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003ae2:	f002 fbe5 	bl	80062b0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
    uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

    __asm volatile
 8003ae6:	f3ef 8211 	mrs	r2, BASEPRI
 8003aea:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8003aee:	b672      	cpsid	i
 8003af0:	f383 8811 	msr	BASEPRI, r3
 8003af4:	f3bf 8f6f 	isb	sy
 8003af8:	f3bf 8f4f 	dsb	sy
 8003afc:	b662      	cpsie	i
 8003afe:	61ba      	str	r2, [r7, #24]
 8003b00:	617b      	str	r3, [r7, #20]
        : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );

    /* This return will not be reached but is necessary to prevent compiler
     * warnings. */
    return ulOriginalBASEPRI;
 8003b02:	69bb      	ldr	r3, [r7, #24]

    /* MISRA Ref 4.7.1 [Return value shall be checked] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#dir-47 */
    /* coverity[misra_c_2012_directive_4_7_violation] */
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 8003b04:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003b06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b0a:	633b      	str	r3, [r7, #48]	@ 0x30

        /* When the queue is used to implement a semaphore no data is ever
         * moved through the queue but it is still valid to see if the queue 'has
         * space'. */
        if( uxMessagesWaiting < pxQueue->uxLength )
 8003b0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b12:	429a      	cmp	r2, r3
 8003b14:	d256      	bcs.n	8003bc4 <xQueueGiveFromISR+0x16c>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8003b16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b18:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003b1c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
             * holder - and if there is a mutex holder then the mutex cannot be
             * given from an ISR.  As this is the ISR version of the function it
             * can be assumed there is no mutex holder and no need to determine if
             * priority disinheritance is needed.  Simply increase the count of
             * messages (semaphores) available. */
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8003b20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b22:	1c5a      	adds	r2, r3, #1
 8003b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b26:	639a      	str	r2, [r3, #56]	@ 0x38

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8003b28:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8003b2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b30:	d123      	bne.n	8003b7a <xQueueGiveFromISR+0x122>
            {
                #if ( configUSE_QUEUE_SETS == 1 )
                {
                    if( pxQueue->pxQueueSetContainer != NULL )
 8003b32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d00c      	beq.n	8003b54 <xQueueGiveFromISR+0xfc>
                    {
                        if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 8003b3a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003b3c:	f000 fbe2 	bl	8004304 <prvNotifyQueueSetContainer>
 8003b40:	4603      	mov	r3, r0
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d03b      	beq.n	8003bbe <xQueueGiveFromISR+0x166>
                        {
                            /* The semaphore is a member of a queue set, and
                             * posting to the queue set caused a higher priority
                             * task to unblock.  A context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d038      	beq.n	8003bbe <xQueueGiveFromISR+0x166>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	2201      	movs	r2, #1
 8003b50:	601a      	str	r2, [r3, #0]
 8003b52:	e034      	b.n	8003bbe <xQueueGiveFromISR+0x166>
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003b54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d030      	beq.n	8003bbe <xQueueGiveFromISR+0x166>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003b5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b5e:	3324      	adds	r3, #36	@ 0x24
 8003b60:	4618      	mov	r0, r3
 8003b62:	f001 f9bd 	bl	8004ee0 <xTaskRemoveFromEventList>
 8003b66:	4603      	mov	r3, r0
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d028      	beq.n	8003bbe <xQueueGiveFromISR+0x166>
                            {
                                /* The task waiting has a higher priority so
                                 *  record that a context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d025      	beq.n	8003bbe <xQueueGiveFromISR+0x166>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	2201      	movs	r2, #1
 8003b76:	601a      	str	r2, [r3, #0]
 8003b78:	e021      	b.n	8003bbe <xQueueGiveFromISR+0x166>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8003b7a:	f000 ffb9 	bl	8004af0 <uxTaskGetNumberOfTasks>
 8003b7e:	62b8      	str	r0, [r7, #40]	@ 0x28
 8003b80:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8003b84:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003b86:	429a      	cmp	r2, r3
 8003b88:	d919      	bls.n	8003bbe <xQueueGiveFromISR+0x166>
 8003b8a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8003b8e:	2b7f      	cmp	r3, #127	@ 0x7f
 8003b90:	d10d      	bne.n	8003bae <xQueueGiveFromISR+0x156>
    __asm volatile
 8003b92:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8003b96:	b672      	cpsid	i
 8003b98:	f383 8811 	msr	BASEPRI, r3
 8003b9c:	f3bf 8f6f 	isb	sy
 8003ba0:	f3bf 8f4f 	dsb	sy
 8003ba4:	b662      	cpsie	i
 8003ba6:	613b      	str	r3, [r7, #16]
}
 8003ba8:	bf00      	nop
 8003baa:	bf00      	nop
 8003bac:	e7fd      	b.n	8003baa <xQueueGiveFromISR+0x152>
 8003bae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003bb2:	3301      	adds	r3, #1
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	b25a      	sxtb	r2, r3
 8003bb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003bc2:	e001      	b.n	8003bc8 <xQueueGiveFromISR+0x170>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003bc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bca:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 8003bd2:	bf00      	nop
    }
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xQueueGiveFromISR( xReturn );

    return xReturn;
 8003bd4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	3740      	adds	r7, #64	@ 0x40
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}
	...

08003be0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b08c      	sub	sp, #48	@ 0x30
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	60f8      	str	r0, [r7, #12]
 8003be8:	60b9      	str	r1, [r7, #8]
 8003bea:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8003bec:	2300      	movs	r3, #0
 8003bee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8003bf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d10d      	bne.n	8003c16 <xQueueReceive+0x36>
    __asm volatile
 8003bfa:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8003bfe:	b672      	cpsid	i
 8003c00:	f383 8811 	msr	BASEPRI, r3
 8003c04:	f3bf 8f6f 	isb	sy
 8003c08:	f3bf 8f4f 	dsb	sy
 8003c0c:	b662      	cpsie	i
 8003c0e:	623b      	str	r3, [r7, #32]
}
 8003c10:	bf00      	nop
 8003c12:	bf00      	nop
 8003c14:	e7fd      	b.n	8003c12 <xQueueReceive+0x32>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d103      	bne.n	8003c24 <xQueueReceive+0x44>
 8003c1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d101      	bne.n	8003c28 <xQueueReceive+0x48>
 8003c24:	2301      	movs	r3, #1
 8003c26:	e000      	b.n	8003c2a <xQueueReceive+0x4a>
 8003c28:	2300      	movs	r3, #0
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d10d      	bne.n	8003c4a <xQueueReceive+0x6a>
    __asm volatile
 8003c2e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8003c32:	b672      	cpsid	i
 8003c34:	f383 8811 	msr	BASEPRI, r3
 8003c38:	f3bf 8f6f 	isb	sy
 8003c3c:	f3bf 8f4f 	dsb	sy
 8003c40:	b662      	cpsie	i
 8003c42:	61fb      	str	r3, [r7, #28]
}
 8003c44:	bf00      	nop
 8003c46:	bf00      	nop
 8003c48:	e7fd      	b.n	8003c46 <xQueueReceive+0x66>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003c4a:	f001 fb65 	bl	8005318 <xTaskGetSchedulerState>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d102      	bne.n	8003c5a <xQueueReceive+0x7a>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d101      	bne.n	8003c5e <xQueueReceive+0x7e>
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e000      	b.n	8003c60 <xQueueReceive+0x80>
 8003c5e:	2300      	movs	r3, #0
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d10d      	bne.n	8003c80 <xQueueReceive+0xa0>
    __asm volatile
 8003c64:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8003c68:	b672      	cpsid	i
 8003c6a:	f383 8811 	msr	BASEPRI, r3
 8003c6e:	f3bf 8f6f 	isb	sy
 8003c72:	f3bf 8f4f 	dsb	sy
 8003c76:	b662      	cpsie	i
 8003c78:	61bb      	str	r3, [r7, #24]
}
 8003c7a:	bf00      	nop
 8003c7c:	bf00      	nop
 8003c7e:	e7fd      	b.n	8003c7c <xQueueReceive+0x9c>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003c80:	f002 fa28 	bl	80060d4 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003c84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c88:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d01f      	beq.n	8003cd0 <xQueueReceive+0xf0>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003c90:	68b9      	ldr	r1, [r7, #8]
 8003c92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003c94:	f000 fa14 	bl	80040c0 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8003c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c9a:	1e5a      	subs	r2, r3, #1
 8003c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c9e:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003ca0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ca2:	691b      	ldr	r3, [r3, #16]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d00f      	beq.n	8003cc8 <xQueueReceive+0xe8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003ca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003caa:	3310      	adds	r3, #16
 8003cac:	4618      	mov	r0, r3
 8003cae:	f001 f917 	bl	8004ee0 <xTaskRemoveFromEventList>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d007      	beq.n	8003cc8 <xQueueReceive+0xe8>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003cb8:	4b3c      	ldr	r3, [pc, #240]	@ (8003dac <xQueueReceive+0x1cc>)
 8003cba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003cbe:	601a      	str	r2, [r3, #0]
 8003cc0:	f3bf 8f4f 	dsb	sy
 8003cc4:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8003cc8:	f002 fa3a 	bl	8006140 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );

                return pdPASS;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	e069      	b.n	8003da4 <xQueueReceive+0x1c4>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d103      	bne.n	8003cde <xQueueReceive+0xfe>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003cd6:	f002 fa33 	bl	8006140 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	e062      	b.n	8003da4 <xQueueReceive+0x1c4>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003cde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d106      	bne.n	8003cf2 <xQueueReceive+0x112>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003ce4:	f107 0310 	add.w	r3, r7, #16
 8003ce8:	4618      	mov	r0, r3
 8003cea:	f001 f9d5 	bl	8005098 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003cf2:	f002 fa25 	bl	8006140 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8003cf6:	f000 fdd3 	bl	80048a0 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003cfa:	f002 f9eb 	bl	80060d4 <vPortEnterCritical>
 8003cfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d00:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003d04:	b25b      	sxtb	r3, r3
 8003d06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d0a:	d103      	bne.n	8003d14 <xQueueReceive+0x134>
 8003d0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d0e:	2200      	movs	r2, #0
 8003d10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d16:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003d1a:	b25b      	sxtb	r3, r3
 8003d1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d20:	d103      	bne.n	8003d2a <xQueueReceive+0x14a>
 8003d22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d24:	2200      	movs	r2, #0
 8003d26:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003d2a:	f002 fa09 	bl	8006140 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003d2e:	1d3a      	adds	r2, r7, #4
 8003d30:	f107 0310 	add.w	r3, r7, #16
 8003d34:	4611      	mov	r1, r2
 8003d36:	4618      	mov	r0, r3
 8003d38:	f001 f9c4 	bl	80050c4 <xTaskCheckForTimeOut>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d123      	bne.n	8003d8a <xQueueReceive+0x1aa>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003d42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003d44:	f000 fa41 	bl	80041ca <prvIsQueueEmpty>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d017      	beq.n	8003d7e <xQueueReceive+0x19e>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003d4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d50:	3324      	adds	r3, #36	@ 0x24
 8003d52:	687a      	ldr	r2, [r7, #4]
 8003d54:	4611      	mov	r1, r2
 8003d56:	4618      	mov	r0, r3
 8003d58:	f001 f852 	bl	8004e00 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8003d5c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003d5e:	f000 f9d5 	bl	800410c <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8003d62:	f000 fdab 	bl	80048bc <xTaskResumeAll>
 8003d66:	4603      	mov	r3, r0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d189      	bne.n	8003c80 <xQueueReceive+0xa0>
                {
                    taskYIELD_WITHIN_API();
 8003d6c:	4b0f      	ldr	r3, [pc, #60]	@ (8003dac <xQueueReceive+0x1cc>)
 8003d6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d72:	601a      	str	r2, [r3, #0]
 8003d74:	f3bf 8f4f 	dsb	sy
 8003d78:	f3bf 8f6f 	isb	sy
 8003d7c:	e780      	b.n	8003c80 <xQueueReceive+0xa0>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8003d7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003d80:	f000 f9c4 	bl	800410c <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003d84:	f000 fd9a 	bl	80048bc <xTaskResumeAll>
 8003d88:	e77a      	b.n	8003c80 <xQueueReceive+0xa0>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8003d8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003d8c:	f000 f9be 	bl	800410c <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003d90:	f000 fd94 	bl	80048bc <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003d94:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003d96:	f000 fa18 	bl	80041ca <prvIsQueueEmpty>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	f43f af6f 	beq.w	8003c80 <xQueueReceive+0xa0>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 8003da2:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8003da4:	4618      	mov	r0, r3
 8003da6:	3730      	adds	r7, #48	@ 0x30
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bd80      	pop	{r7, pc}
 8003dac:	e000ed04 	.word	0xe000ed04

08003db0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b08c      	sub	sp, #48	@ 0x30
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
 8003db8:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	627b      	str	r3, [r7, #36]	@ 0x24

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	62bb      	str	r3, [r7, #40]	@ 0x28
    #endif

    traceENTER_xQueueSemaphoreTake( xQueue, xTicksToWait );

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8003dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d10d      	bne.n	8003de8 <xQueueSemaphoreTake+0x38>
    __asm volatile
 8003dcc:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8003dd0:	b672      	cpsid	i
 8003dd2:	f383 8811 	msr	BASEPRI, r3
 8003dd6:	f3bf 8f6f 	isb	sy
 8003dda:	f3bf 8f4f 	dsb	sy
 8003dde:	b662      	cpsie	i
 8003de0:	61bb      	str	r3, [r7, #24]
}
 8003de2:	bf00      	nop
 8003de4:	bf00      	nop
 8003de6:	e7fd      	b.n	8003de4 <xQueueSemaphoreTake+0x34>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8003de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d00d      	beq.n	8003e0c <xQueueSemaphoreTake+0x5c>
    __asm volatile
 8003df0:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8003df4:	b672      	cpsid	i
 8003df6:	f383 8811 	msr	BASEPRI, r3
 8003dfa:	f3bf 8f6f 	isb	sy
 8003dfe:	f3bf 8f4f 	dsb	sy
 8003e02:	b662      	cpsie	i
 8003e04:	617b      	str	r3, [r7, #20]
}
 8003e06:	bf00      	nop
 8003e08:	bf00      	nop
 8003e0a:	e7fd      	b.n	8003e08 <xQueueSemaphoreTake+0x58>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003e0c:	f001 fa84 	bl	8005318 <xTaskGetSchedulerState>
 8003e10:	4603      	mov	r3, r0
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d102      	bne.n	8003e1c <xQueueSemaphoreTake+0x6c>
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d101      	bne.n	8003e20 <xQueueSemaphoreTake+0x70>
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e000      	b.n	8003e22 <xQueueSemaphoreTake+0x72>
 8003e20:	2300      	movs	r3, #0
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d10d      	bne.n	8003e42 <xQueueSemaphoreTake+0x92>
    __asm volatile
 8003e26:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8003e2a:	b672      	cpsid	i
 8003e2c:	f383 8811 	msr	BASEPRI, r3
 8003e30:	f3bf 8f6f 	isb	sy
 8003e34:	f3bf 8f4f 	dsb	sy
 8003e38:	b662      	cpsie	i
 8003e3a:	613b      	str	r3, [r7, #16]
}
 8003e3c:	bf00      	nop
 8003e3e:	bf00      	nop
 8003e40:	e7fd      	b.n	8003e3e <xQueueSemaphoreTake+0x8e>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003e42:	f002 f947 	bl	80060d4 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8003e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e4a:	623b      	str	r3, [r7, #32]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8003e4c:	6a3b      	ldr	r3, [r7, #32]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d024      	beq.n	8003e9c <xQueueSemaphoreTake+0xec>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxSemaphoreCount - ( UBaseType_t ) 1 );
 8003e52:	6a3b      	ldr	r3, [r7, #32]
 8003e54:	1e5a      	subs	r2, r3, #1
 8003e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e58:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d104      	bne.n	8003e6c <xQueueSemaphoreTake+0xbc>
                    {
                        /* Record the information required to implement
                         * priority inheritance should it become necessary. */
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8003e62:	f001 fc85 	bl	8005770 <pvTaskIncrementMutexHeldCount>
 8003e66:	4602      	mov	r2, r0
 8003e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e6a:	609a      	str	r2, [r3, #8]
                }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e6e:	691b      	ldr	r3, [r3, #16]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d00f      	beq.n	8003e94 <xQueueSemaphoreTake+0xe4>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e76:	3310      	adds	r3, #16
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f001 f831 	bl	8004ee0 <xTaskRemoveFromEventList>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d007      	beq.n	8003e94 <xQueueSemaphoreTake+0xe4>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003e84:	4b4c      	ldr	r3, [pc, #304]	@ (8003fb8 <xQueueSemaphoreTake+0x208>)
 8003e86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e8a:	601a      	str	r2, [r3, #0]
 8003e8c:	f3bf 8f4f 	dsb	sy
 8003e90:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8003e94:	f002 f954 	bl	8006140 <vPortExitCritical>

                traceRETURN_xQueueSemaphoreTake( pdPASS );

                return pdPASS;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	e089      	b.n	8003fb0 <xQueueSemaphoreTake+0x200>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d103      	bne.n	8003eaa <xQueueSemaphoreTake+0xfa>
                {
                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 8003ea2:	f002 f94d 	bl	8006140 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	e082      	b.n	8003fb0 <xQueueSemaphoreTake+0x200>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003eaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d106      	bne.n	8003ebe <xQueueSemaphoreTake+0x10e>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003eb0:	f107 0308 	add.w	r3, r7, #8
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f001 f8ef 	bl	8005098 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003ebe:	f002 f93f 	bl	8006140 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8003ec2:	f000 fced 	bl	80048a0 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003ec6:	f002 f905 	bl	80060d4 <vPortEnterCritical>
 8003eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ecc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003ed0:	b25b      	sxtb	r3, r3
 8003ed2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ed6:	d103      	bne.n	8003ee0 <xQueueSemaphoreTake+0x130>
 8003ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eda:	2200      	movs	r2, #0
 8003edc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003ee6:	b25b      	sxtb	r3, r3
 8003ee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eec:	d103      	bne.n	8003ef6 <xQueueSemaphoreTake+0x146>
 8003eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ef6:	f002 f923 	bl	8006140 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003efa:	463a      	mov	r2, r7
 8003efc:	f107 0308 	add.w	r3, r7, #8
 8003f00:	4611      	mov	r1, r2
 8003f02:	4618      	mov	r0, r3
 8003f04:	f001 f8de 	bl	80050c4 <xTaskCheckForTimeOut>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d132      	bne.n	8003f74 <xQueueSemaphoreTake+0x1c4>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003f0e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003f10:	f000 f95b 	bl	80041ca <prvIsQueueEmpty>
 8003f14:	4603      	mov	r3, r0
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d026      	beq.n	8003f68 <xQueueSemaphoreTake+0x1b8>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d109      	bne.n	8003f36 <xQueueSemaphoreTake+0x186>
                    {
                        taskENTER_CRITICAL();
 8003f22:	f002 f8d7 	bl	80060d4 <vPortEnterCritical>
                        {
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f001 fa12 	bl	8005354 <xTaskPriorityInherit>
 8003f30:	62b8      	str	r0, [r7, #40]	@ 0x28
                        }
                        taskEXIT_CRITICAL();
 8003f32:	f002 f905 	bl	8006140 <vPortExitCritical>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f38:	3324      	adds	r3, #36	@ 0x24
 8003f3a:	683a      	ldr	r2, [r7, #0]
 8003f3c:	4611      	mov	r1, r2
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f000 ff5e 	bl	8004e00 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8003f44:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003f46:	f000 f8e1 	bl	800410c <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8003f4a:	f000 fcb7 	bl	80048bc <xTaskResumeAll>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	f47f af76 	bne.w	8003e42 <xQueueSemaphoreTake+0x92>
                {
                    taskYIELD_WITHIN_API();
 8003f56:	4b18      	ldr	r3, [pc, #96]	@ (8003fb8 <xQueueSemaphoreTake+0x208>)
 8003f58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f5c:	601a      	str	r2, [r3, #0]
 8003f5e:	f3bf 8f4f 	dsb	sy
 8003f62:	f3bf 8f6f 	isb	sy
 8003f66:	e76c      	b.n	8003e42 <xQueueSemaphoreTake+0x92>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 8003f68:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003f6a:	f000 f8cf 	bl	800410c <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003f6e:	f000 fca5 	bl	80048bc <xTaskResumeAll>
 8003f72:	e766      	b.n	8003e42 <xQueueSemaphoreTake+0x92>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 8003f74:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003f76:	f000 f8c9 	bl	800410c <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003f7a:	f000 fc9f 	bl	80048bc <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003f7e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003f80:	f000 f923 	bl	80041ca <prvIsQueueEmpty>
 8003f84:	4603      	mov	r3, r0
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	f43f af5b 	beq.w	8003e42 <xQueueSemaphoreTake+0x92>
                #if ( configUSE_MUTEXES == 1 )
                {
                    /* xInheritanceOccurred could only have be set if
                     * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                     * test the mutex type again to check it is actually a mutex. */
                    if( xInheritanceOccurred != pdFALSE )
 8003f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d00d      	beq.n	8003fae <xQueueSemaphoreTake+0x1fe>
                    {
                        taskENTER_CRITICAL();
 8003f92:	f002 f89f 	bl	80060d4 <vPortEnterCritical>
                            /* This task blocking on the mutex caused another
                             * task to inherit this task's priority.  Now this task
                             * has timed out the priority should be disinherited
                             * again, but only as low as the next highest priority
                             * task that is waiting for the same mutex. */
                            uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8003f96:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003f98:	f000 f810 	bl	8003fbc <prvGetDisinheritPriorityAfterTimeout>
 8003f9c:	61f8      	str	r0, [r7, #28]
                             * mutex to the ready list for its new priority. Coverity thinks that
                             * it can result in out-of-bounds access which is not true because
                             * uxHighestWaitingPriority, as returned by prvGetDisinheritPriorityAfterTimeout,
                             * is capped at ( configMAX_PRIORITIES - 1 ). */
                            /* coverity[overrun] */
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8003f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	69f9      	ldr	r1, [r7, #28]
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f001 fb21 	bl	80055ec <vTaskPriorityDisinheritAfterTimeout>
                        }
                        taskEXIT_CRITICAL();
 8003faa:	f002 f8c9 	bl	8006140 <vPortExitCritical>
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 8003fae:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	3730      	adds	r7, #48	@ 0x30
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	bd80      	pop	{r7, pc}
 8003fb8:	e000ed04 	.word	0xe000ed04

08003fbc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 8003fbc:	b480      	push	{r7}
 8003fbe:	b085      	sub	sp, #20
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d006      	beq.n	8003fda <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) ( ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) ) );
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f1c3 0305 	rsb	r3, r3, #5
 8003fd6:	60fb      	str	r3, [r7, #12]
 8003fd8:	e001      	b.n	8003fde <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8003fda:	2300      	movs	r3, #0
 8003fdc:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 8003fde:	68fb      	ldr	r3, [r7, #12]
    }
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	3714      	adds	r7, #20
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr

08003fec <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b086      	sub	sp, #24
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	60f8      	str	r0, [r7, #12]
 8003ff4:	60b9      	str	r1, [r7, #8]
 8003ff6:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004000:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004006:	2b00      	cmp	r3, #0
 8004008:	d10d      	bne.n	8004026 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d14d      	bne.n	80040ae <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	4618      	mov	r0, r3
 8004018:	f001 fa3c 	bl	8005494 <xTaskPriorityDisinherit>
 800401c:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2200      	movs	r2, #0
 8004022:	609a      	str	r2, [r3, #8]
 8004024:	e043      	b.n	80040ae <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d119      	bne.n	8004060 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	6858      	ldr	r0, [r3, #4]
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004034:	461a      	mov	r2, r3
 8004036:	68b9      	ldr	r1, [r7, #8]
 8004038:	f002 fc68 	bl	800690c <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	685a      	ldr	r2, [r3, #4]
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004044:	441a      	add	r2, r3
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	685a      	ldr	r2, [r3, #4]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	429a      	cmp	r2, r3
 8004054:	d32b      	bcc.n	80040ae <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	605a      	str	r2, [r3, #4]
 800405e:	e026      	b.n	80040ae <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	68d8      	ldr	r0, [r3, #12]
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004068:	461a      	mov	r2, r3
 800406a:	68b9      	ldr	r1, [r7, #8]
 800406c:	f002 fc4e 	bl	800690c <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	68da      	ldr	r2, [r3, #12]
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004078:	425b      	negs	r3, r3
 800407a:	441a      	add	r2, r3
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	68da      	ldr	r2, [r3, #12]
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	429a      	cmp	r2, r3
 800408a:	d207      	bcs.n	800409c <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	689a      	ldr	r2, [r3, #8]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004094:	425b      	negs	r3, r3
 8004096:	441a      	add	r2, r3
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2b02      	cmp	r3, #2
 80040a0:	d105      	bne.n	80040ae <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80040a2:	693b      	ldr	r3, [r7, #16]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d002      	beq.n	80040ae <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	3b01      	subs	r3, #1
 80040ac:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	1c5a      	adds	r2, r3, #1
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 80040b6:	697b      	ldr	r3, [r7, #20]
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	3718      	adds	r7, #24
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}

080040c0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b082      	sub	sp, #8
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
 80040c8:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d018      	beq.n	8004104 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	68da      	ldr	r2, [r3, #12]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040da:	441a      	add	r2, r3
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	68da      	ldr	r2, [r3, #12]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d303      	bcc.n	80040f4 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	68d9      	ldr	r1, [r3, #12]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040fc:	461a      	mov	r2, r3
 80040fe:	6838      	ldr	r0, [r7, #0]
 8004100:	f002 fc04 	bl	800690c <memcpy>
    }
}
 8004104:	bf00      	nop
 8004106:	3708      	adds	r7, #8
 8004108:	46bd      	mov	sp, r7
 800410a:	bd80      	pop	{r7, pc}

0800410c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b084      	sub	sp, #16
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8004114:	f001 ffde 	bl	80060d4 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800411e:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8004120:	e01e      	b.n	8004160 <prvUnlockQueue+0x54>
        {
            /* Data was posted while the queue was locked.  Are any tasks
             * blocked waiting for data to become available? */
            #if ( configUSE_QUEUE_SETS == 1 )
            {
                if( pxQueue->pxQueueSetContainer != NULL )
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004126:	2b00      	cmp	r3, #0
 8004128:	d008      	beq.n	800413c <prvUnlockQueue+0x30>
                {
                    if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f000 f8ea 	bl	8004304 <prvNotifyQueueSetContainer>
 8004130:	4603      	mov	r3, r0
 8004132:	2b00      	cmp	r3, #0
 8004134:	d010      	beq.n	8004158 <prvUnlockQueue+0x4c>
                    {
                        /* The queue is a member of a queue set, and posting to
                         * the queue set caused a higher priority task to unblock.
                         * A context switch is required. */
                        vTaskMissedYield();
 8004136:	f001 f831 	bl	800519c <vTaskMissedYield>
 800413a:	e00d      	b.n	8004158 <prvUnlockQueue+0x4c>
                else
                {
                    /* Tasks that are removed from the event list will get
                     * added to the pending ready list as the scheduler is still
                     * suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004140:	2b00      	cmp	r3, #0
 8004142:	d012      	beq.n	800416a <prvUnlockQueue+0x5e>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	3324      	adds	r3, #36	@ 0x24
 8004148:	4618      	mov	r0, r3
 800414a:	f000 fec9 	bl	8004ee0 <xTaskRemoveFromEventList>
 800414e:	4603      	mov	r3, r0
 8004150:	2b00      	cmp	r3, #0
 8004152:	d001      	beq.n	8004158 <prvUnlockQueue+0x4c>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            vTaskMissedYield();
 8004154:	f001 f822 	bl	800519c <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8004158:	7bfb      	ldrb	r3, [r7, #15]
 800415a:	3b01      	subs	r3, #1
 800415c:	b2db      	uxtb	r3, r3
 800415e:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8004160:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004164:	2b00      	cmp	r3, #0
 8004166:	dcdc      	bgt.n	8004122 <prvUnlockQueue+0x16>
 8004168:	e000      	b.n	800416c <prvUnlockQueue+0x60>
                        break;
 800416a:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	22ff      	movs	r2, #255	@ 0xff
 8004170:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8004174:	f001 ffe4 	bl	8006140 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8004178:	f001 ffac 	bl	80060d4 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004182:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8004184:	e011      	b.n	80041aa <prvUnlockQueue+0x9e>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	691b      	ldr	r3, [r3, #16]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d012      	beq.n	80041b4 <prvUnlockQueue+0xa8>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	3310      	adds	r3, #16
 8004192:	4618      	mov	r0, r3
 8004194:	f000 fea4 	bl	8004ee0 <xTaskRemoveFromEventList>
 8004198:	4603      	mov	r3, r0
 800419a:	2b00      	cmp	r3, #0
 800419c:	d001      	beq.n	80041a2 <prvUnlockQueue+0x96>
                {
                    vTaskMissedYield();
 800419e:	f000 fffd 	bl	800519c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80041a2:	7bbb      	ldrb	r3, [r7, #14]
 80041a4:	3b01      	subs	r3, #1
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80041aa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	dce9      	bgt.n	8004186 <prvUnlockQueue+0x7a>
 80041b2:	e000      	b.n	80041b6 <prvUnlockQueue+0xaa>
            }
            else
            {
                break;
 80041b4:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	22ff      	movs	r2, #255	@ 0xff
 80041ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 80041be:	f001 ffbf 	bl	8006140 <vPortExitCritical>
}
 80041c2:	bf00      	nop
 80041c4:	3710      	adds	r7, #16
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}

080041ca <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80041ca:	b580      	push	{r7, lr}
 80041cc:	b084      	sub	sp, #16
 80041ce:	af00      	add	r7, sp, #0
 80041d0:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80041d2:	f001 ff7f 	bl	80060d4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d102      	bne.n	80041e4 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80041de:	2301      	movs	r3, #1
 80041e0:	60fb      	str	r3, [r7, #12]
 80041e2:	e001      	b.n	80041e8 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80041e4:	2300      	movs	r3, #0
 80041e6:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80041e8:	f001 ffaa 	bl	8006140 <vPortExitCritical>

    return xReturn;
 80041ec:	68fb      	ldr	r3, [r7, #12]
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	3710      	adds	r7, #16
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}
	...

080041f8 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 80041f8:	b480      	push	{r7}
 80041fa:	b087      	sub	sp, #28
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
 8004200:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8004202:	2300      	movs	r3, #0
 8004204:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d10d      	bne.n	8004228 <vQueueAddToRegistry+0x30>
    __asm volatile
 800420c:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004210:	b672      	cpsid	i
 8004212:	f383 8811 	msr	BASEPRI, r3
 8004216:	f3bf 8f6f 	isb	sy
 800421a:	f3bf 8f4f 	dsb	sy
 800421e:	b662      	cpsie	i
 8004220:	60fb      	str	r3, [r7, #12]
}
 8004222:	bf00      	nop
 8004224:	bf00      	nop
 8004226:	e7fd      	b.n	8004224 <vQueueAddToRegistry+0x2c>

        if( pcQueueName != NULL )
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d024      	beq.n	8004278 <vQueueAddToRegistry+0x80>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800422e:	2300      	movs	r3, #0
 8004230:	617b      	str	r3, [r7, #20]
 8004232:	e01e      	b.n	8004272 <vQueueAddToRegistry+0x7a>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8004234:	4a18      	ldr	r2, [pc, #96]	@ (8004298 <vQueueAddToRegistry+0xa0>)
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	00db      	lsls	r3, r3, #3
 800423a:	4413      	add	r3, r2
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	687a      	ldr	r2, [r7, #4]
 8004240:	429a      	cmp	r2, r3
 8004242:	d105      	bne.n	8004250 <vQueueAddToRegistry+0x58>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	00db      	lsls	r3, r3, #3
 8004248:	4a13      	ldr	r2, [pc, #76]	@ (8004298 <vQueueAddToRegistry+0xa0>)
 800424a:	4413      	add	r3, r2
 800424c:	613b      	str	r3, [r7, #16]
                    break;
 800424e:	e013      	b.n	8004278 <vQueueAddToRegistry+0x80>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d10a      	bne.n	800426c <vQueueAddToRegistry+0x74>
 8004256:	4a10      	ldr	r2, [pc, #64]	@ (8004298 <vQueueAddToRegistry+0xa0>)
 8004258:	697b      	ldr	r3, [r7, #20]
 800425a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d104      	bne.n	800426c <vQueueAddToRegistry+0x74>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	00db      	lsls	r3, r3, #3
 8004266:	4a0c      	ldr	r2, [pc, #48]	@ (8004298 <vQueueAddToRegistry+0xa0>)
 8004268:	4413      	add	r3, r2
 800426a:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	3301      	adds	r3, #1
 8004270:	617b      	str	r3, [r7, #20]
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	2b07      	cmp	r3, #7
 8004276:	d9dd      	bls.n	8004234 <vQueueAddToRegistry+0x3c>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d005      	beq.n	800428a <vQueueAddToRegistry+0x92>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	683a      	ldr	r2, [r7, #0]
 8004282:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8004284:	693b      	ldr	r3, [r7, #16]
 8004286:	687a      	ldr	r2, [r7, #4]
 8004288:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
    }
 800428a:	bf00      	nop
 800428c:	371c      	adds	r7, #28
 800428e:	46bd      	mov	sp, r7
 8004290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004294:	4770      	bx	lr
 8004296:	bf00      	nop
 8004298:	2000025c 	.word	0x2000025c

0800429c <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 800429c:	b580      	push	{r7, lr}
 800429e:	b086      	sub	sp, #24
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	60f8      	str	r0, [r7, #12]
 80042a4:	60b9      	str	r1, [r7, #8]
 80042a6:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 80042ac:	f001 ff12 	bl	80060d4 <vPortEnterCritical>
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80042b6:	b25b      	sxtb	r3, r3
 80042b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042bc:	d103      	bne.n	80042c6 <vQueueWaitForMessageRestricted+0x2a>
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	2200      	movs	r2, #0
 80042c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80042cc:	b25b      	sxtb	r3, r3
 80042ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042d2:	d103      	bne.n	80042dc <vQueueWaitForMessageRestricted+0x40>
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	2200      	movs	r2, #0
 80042d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80042dc:	f001 ff30 	bl	8006140 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d106      	bne.n	80042f6 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80042e8:	697b      	ldr	r3, [r7, #20]
 80042ea:	3324      	adds	r3, #36	@ 0x24
 80042ec:	687a      	ldr	r2, [r7, #4]
 80042ee:	68b9      	ldr	r1, [r7, #8]
 80042f0:	4618      	mov	r0, r3
 80042f2:	f000 fdad 	bl	8004e50 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80042f6:	6978      	ldr	r0, [r7, #20]
 80042f8:	f7ff ff08 	bl	800410c <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
    }
 80042fc:	bf00      	nop
 80042fe:	3718      	adds	r7, #24
 8004300:	46bd      	mov	sp, r7
 8004302:	bd80      	pop	{r7, pc}

08004304 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

    static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue )
    {
 8004304:	b580      	push	{r7, lr}
 8004306:	b08a      	sub	sp, #40	@ 0x28
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
        Queue_t * pxQueueSetContainer = pxQueue->pxQueueSetContainer;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004310:	623b      	str	r3, [r7, #32]
        BaseType_t xReturn = pdFALSE;
 8004312:	2300      	movs	r3, #0
 8004314:	627b      	str	r3, [r7, #36]	@ 0x24
        /* This function must be called form a critical section. */

        /* The following line is not reachable in unit tests because every call
         * to prvNotifyQueueSetContainer is preceded by a check that
         * pxQueueSetContainer != NULL */
        configASSERT( pxQueueSetContainer ); /* LCOV_EXCL_BR_LINE */
 8004316:	6a3b      	ldr	r3, [r7, #32]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d10d      	bne.n	8004338 <prvNotifyQueueSetContainer+0x34>
    __asm volatile
 800431c:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004320:	b672      	cpsid	i
 8004322:	f383 8811 	msr	BASEPRI, r3
 8004326:	f3bf 8f6f 	isb	sy
 800432a:	f3bf 8f4f 	dsb	sy
 800432e:	b662      	cpsie	i
 8004330:	617b      	str	r3, [r7, #20]
}
 8004332:	bf00      	nop
 8004334:	bf00      	nop
 8004336:	e7fd      	b.n	8004334 <prvNotifyQueueSetContainer+0x30>
        configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
 8004338:	6a3b      	ldr	r3, [r7, #32]
 800433a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800433c:	6a3b      	ldr	r3, [r7, #32]
 800433e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004340:	429a      	cmp	r2, r3
 8004342:	d30d      	bcc.n	8004360 <prvNotifyQueueSetContainer+0x5c>
    __asm volatile
 8004344:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004348:	b672      	cpsid	i
 800434a:	f383 8811 	msr	BASEPRI, r3
 800434e:	f3bf 8f6f 	isb	sy
 8004352:	f3bf 8f4f 	dsb	sy
 8004356:	b662      	cpsie	i
 8004358:	613b      	str	r3, [r7, #16]
}
 800435a:	bf00      	nop
 800435c:	bf00      	nop
 800435e:	e7fd      	b.n	800435c <prvNotifyQueueSetContainer+0x58>

        if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
 8004360:	6a3b      	ldr	r3, [r7, #32]
 8004362:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004364:	6a3b      	ldr	r3, [r7, #32]
 8004366:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004368:	429a      	cmp	r2, r3
 800436a:	d23f      	bcs.n	80043ec <prvNotifyQueueSetContainer+0xe8>
        {
            const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 800436c:	6a3b      	ldr	r3, [r7, #32]
 800436e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004372:	77fb      	strb	r3, [r7, #31]

            traceQUEUE_SET_SEND( pxQueueSetContainer );

            /* The data copied is the handle of the queue that contains data. */
            xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, queueSEND_TO_BACK );
 8004374:	1d3b      	adds	r3, r7, #4
 8004376:	2200      	movs	r2, #0
 8004378:	4619      	mov	r1, r3
 800437a:	6a38      	ldr	r0, [r7, #32]
 800437c:	f7ff fe36 	bl	8003fec <prvCopyDataToQueue>
 8004380:	6278      	str	r0, [r7, #36]	@ 0x24

            if( cTxLock == queueUNLOCKED )
 8004382:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004386:	f1b3 3fff 	cmp.w	r3, #4294967295
 800438a:	d10e      	bne.n	80043aa <prvNotifyQueueSetContainer+0xa6>
            {
                if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
 800438c:	6a3b      	ldr	r3, [r7, #32]
 800438e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004390:	2b00      	cmp	r3, #0
 8004392:	d02b      	beq.n	80043ec <prvNotifyQueueSetContainer+0xe8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
 8004394:	6a3b      	ldr	r3, [r7, #32]
 8004396:	3324      	adds	r3, #36	@ 0x24
 8004398:	4618      	mov	r0, r3
 800439a:	f000 fda1 	bl	8004ee0 <xTaskRemoveFromEventList>
 800439e:	4603      	mov	r3, r0
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d023      	beq.n	80043ec <prvNotifyQueueSetContainer+0xe8>
                    {
                        /* The task waiting has a higher priority. */
                        xReturn = pdTRUE;
 80043a4:	2301      	movs	r3, #1
 80043a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80043a8:	e020      	b.n	80043ec <prvNotifyQueueSetContainer+0xe8>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            else
            {
                prvIncrementQueueTxLock( pxQueueSetContainer, cTxLock );
 80043aa:	f000 fba1 	bl	8004af0 <uxTaskGetNumberOfTasks>
 80043ae:	61b8      	str	r0, [r7, #24]
 80043b0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80043b4:	69ba      	ldr	r2, [r7, #24]
 80043b6:	429a      	cmp	r2, r3
 80043b8:	d918      	bls.n	80043ec <prvNotifyQueueSetContainer+0xe8>
 80043ba:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80043be:	2b7f      	cmp	r3, #127	@ 0x7f
 80043c0:	d10d      	bne.n	80043de <prvNotifyQueueSetContainer+0xda>
    __asm volatile
 80043c2:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80043c6:	b672      	cpsid	i
 80043c8:	f383 8811 	msr	BASEPRI, r3
 80043cc:	f3bf 8f6f 	isb	sy
 80043d0:	f3bf 8f4f 	dsb	sy
 80043d4:	b662      	cpsie	i
 80043d6:	60fb      	str	r3, [r7, #12]
}
 80043d8:	bf00      	nop
 80043da:	bf00      	nop
 80043dc:	e7fd      	b.n	80043da <prvNotifyQueueSetContainer+0xd6>
 80043de:	7ffb      	ldrb	r3, [r7, #31]
 80043e0:	3301      	adds	r3, #1
 80043e2:	b2db      	uxtb	r3, r3
 80043e4:	b25a      	sxtb	r2, r3
 80043e6:	6a3b      	ldr	r3, [r7, #32]
 80043e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 80043ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 80043ee:	4618      	mov	r0, r3
 80043f0:	3728      	adds	r7, #40	@ 0x28
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bd80      	pop	{r7, pc}

080043f6 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 80043f6:	b580      	push	{r7, lr}
 80043f8:	b08a      	sub	sp, #40	@ 0x28
 80043fa:	af04      	add	r7, sp, #16
 80043fc:	60f8      	str	r0, [r7, #12]
 80043fe:	60b9      	str	r1, [r7, #8]
 8004400:	607a      	str	r2, [r7, #4]
 8004402:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	4618      	mov	r0, r3
 800440a:	f001 ff97 	bl	800633c <pvPortMalloc>
 800440e:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d013      	beq.n	800443e <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8004416:	2058      	movs	r0, #88	@ 0x58
 8004418:	f001 ff90 	bl	800633c <pvPortMalloc>
 800441c:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 800441e:	697b      	ldr	r3, [r7, #20]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d008      	beq.n	8004436 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8004424:	2258      	movs	r2, #88	@ 0x58
 8004426:	2100      	movs	r1, #0
 8004428:	6978      	ldr	r0, [r7, #20]
 800442a:	f002 fa3b 	bl	80068a4 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	693a      	ldr	r2, [r7, #16]
 8004432:	631a      	str	r2, [r3, #48]	@ 0x30
 8004434:	e005      	b.n	8004442 <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8004436:	6938      	ldr	r0, [r7, #16]
 8004438:	f002 f8be 	bl	80065b8 <vPortFree>
 800443c:	e001      	b.n	8004442 <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 800443e:	2300      	movs	r3, #0
 8004440:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d00d      	beq.n	8004464 <prvCreateTask+0x6e>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004448:	2300      	movs	r3, #0
 800444a:	9303      	str	r3, [sp, #12]
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	9302      	str	r3, [sp, #8]
 8004450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004452:	9301      	str	r3, [sp, #4]
 8004454:	6a3b      	ldr	r3, [r7, #32]
 8004456:	9300      	str	r3, [sp, #0]
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	687a      	ldr	r2, [r7, #4]
 800445c:	68b9      	ldr	r1, [r7, #8]
 800445e:	68f8      	ldr	r0, [r7, #12]
 8004460:	f000 f828 	bl	80044b4 <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8004464:	697b      	ldr	r3, [r7, #20]
    }
 8004466:	4618      	mov	r0, r3
 8004468:	3718      	adds	r7, #24
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}

0800446e <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800446e:	b580      	push	{r7, lr}
 8004470:	b088      	sub	sp, #32
 8004472:	af02      	add	r7, sp, #8
 8004474:	60f8      	str	r0, [r7, #12]
 8004476:	60b9      	str	r1, [r7, #8]
 8004478:	607a      	str	r2, [r7, #4]
 800447a:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 800447c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800447e:	9301      	str	r3, [sp, #4]
 8004480:	6a3b      	ldr	r3, [r7, #32]
 8004482:	9300      	str	r3, [sp, #0]
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	687a      	ldr	r2, [r7, #4]
 8004488:	68b9      	ldr	r1, [r7, #8]
 800448a:	68f8      	ldr	r0, [r7, #12]
 800448c:	f7ff ffb3 	bl	80043f6 <prvCreateTask>
 8004490:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d005      	beq.n	80044a4 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8004498:	6938      	ldr	r0, [r7, #16]
 800449a:	f000 f89f 	bl	80045dc <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800449e:	2301      	movs	r3, #1
 80044a0:	617b      	str	r3, [r7, #20]
 80044a2:	e002      	b.n	80044aa <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80044a4:	f04f 33ff 	mov.w	r3, #4294967295
 80044a8:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 80044aa:	697b      	ldr	r3, [r7, #20]
    }
 80044ac:	4618      	mov	r0, r3
 80044ae:	3718      	adds	r7, #24
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}

080044b4 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b088      	sub	sp, #32
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	60f8      	str	r0, [r7, #12]
 80044bc:	60b9      	str	r1, [r7, #8]
 80044be:	607a      	str	r2, [r7, #4]
 80044c0:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 80044c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044c4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	009b      	lsls	r3, r3, #2
 80044ca:	461a      	mov	r2, r3
 80044cc:	21a5      	movs	r1, #165	@ 0xa5
 80044ce:	f002 f9e9 	bl	80068a4 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 80044d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80044d6:	6879      	ldr	r1, [r7, #4]
 80044d8:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80044dc:	440b      	add	r3, r1
 80044de:	009b      	lsls	r3, r3, #2
 80044e0:	4413      	add	r3, r2
 80044e2:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 80044e4:	69bb      	ldr	r3, [r7, #24]
 80044e6:	f023 0307 	bic.w	r3, r3, #7
 80044ea:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 80044ec:	69bb      	ldr	r3, [r7, #24]
 80044ee:	f003 0307 	and.w	r3, r3, #7
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d00d      	beq.n	8004512 <prvInitialiseNewTask+0x5e>
    __asm volatile
 80044f6:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80044fa:	b672      	cpsid	i
 80044fc:	f383 8811 	msr	BASEPRI, r3
 8004500:	f3bf 8f6f 	isb	sy
 8004504:	f3bf 8f4f 	dsb	sy
 8004508:	b662      	cpsie	i
 800450a:	617b      	str	r3, [r7, #20]
}
 800450c:	bf00      	nop
 800450e:	bf00      	nop
 8004510:	e7fd      	b.n	800450e <prvInitialiseNewTask+0x5a>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d01e      	beq.n	8004556 <prvInitialiseNewTask+0xa2>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004518:	2300      	movs	r3, #0
 800451a:	61fb      	str	r3, [r7, #28]
 800451c:	e012      	b.n	8004544 <prvInitialiseNewTask+0x90>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800451e:	68ba      	ldr	r2, [r7, #8]
 8004520:	69fb      	ldr	r3, [r7, #28]
 8004522:	4413      	add	r3, r2
 8004524:	7819      	ldrb	r1, [r3, #0]
 8004526:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004528:	69fb      	ldr	r3, [r7, #28]
 800452a:	4413      	add	r3, r2
 800452c:	3334      	adds	r3, #52	@ 0x34
 800452e:	460a      	mov	r2, r1
 8004530:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8004532:	68ba      	ldr	r2, [r7, #8]
 8004534:	69fb      	ldr	r3, [r7, #28]
 8004536:	4413      	add	r3, r2
 8004538:	781b      	ldrb	r3, [r3, #0]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d006      	beq.n	800454c <prvInitialiseNewTask+0x98>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800453e:	69fb      	ldr	r3, [r7, #28]
 8004540:	3301      	adds	r3, #1
 8004542:	61fb      	str	r3, [r7, #28]
 8004544:	69fb      	ldr	r3, [r7, #28]
 8004546:	2b09      	cmp	r3, #9
 8004548:	d9e9      	bls.n	800451e <prvInitialiseNewTask+0x6a>
 800454a:	e000      	b.n	800454e <prvInitialiseNewTask+0x9a>
            {
                break;
 800454c:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 800454e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004550:	2200      	movs	r2, #0
 8004552:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8004556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004558:	2b04      	cmp	r3, #4
 800455a:	d90d      	bls.n	8004578 <prvInitialiseNewTask+0xc4>
    __asm volatile
 800455c:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004560:	b672      	cpsid	i
 8004562:	f383 8811 	msr	BASEPRI, r3
 8004566:	f3bf 8f6f 	isb	sy
 800456a:	f3bf 8f4f 	dsb	sy
 800456e:	b662      	cpsie	i
 8004570:	613b      	str	r3, [r7, #16]
}
 8004572:	bf00      	nop
 8004574:	bf00      	nop
 8004576:	e7fd      	b.n	8004574 <prvInitialiseNewTask+0xc0>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800457a:	2b04      	cmp	r3, #4
 800457c:	d901      	bls.n	8004582 <prvInitialiseNewTask+0xce>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800457e:	2304      	movs	r3, #4
 8004580:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8004582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004584:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004586:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8004588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800458a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800458c:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800458e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004590:	3304      	adds	r3, #4
 8004592:	4618      	mov	r0, r3
 8004594:	f7ff f8b1 	bl	80036fa <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004598:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800459a:	3318      	adds	r3, #24
 800459c:	4618      	mov	r0, r3
 800459e:	f7ff f8ac 	bl	80036fa <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80045a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045a6:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 80045a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045aa:	f1c3 0205 	rsb	r2, r3, #5
 80045ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045b0:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80045b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045b6:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80045b8:	683a      	ldr	r2, [r7, #0]
 80045ba:	68f9      	ldr	r1, [r7, #12]
 80045bc:	69b8      	ldr	r0, [r7, #24]
 80045be:	f001 fc25 	bl	8005e0c <pxPortInitialiseStack>
 80045c2:	4602      	mov	r2, r0
 80045c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045c6:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 80045c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d002      	beq.n	80045d4 <prvInitialiseNewTask+0x120>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80045ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045d2:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80045d4:	bf00      	nop
 80045d6:	3720      	adds	r7, #32
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}

080045dc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 80045dc:	b580      	push	{r7, lr}
 80045de:	b084      	sub	sp, #16
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 80045e4:	f001 fd76 	bl	80060d4 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 80045e8:	4b41      	ldr	r3, [pc, #260]	@ (80046f0 <prvAddNewTaskToReadyList+0x114>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	3301      	adds	r3, #1
 80045ee:	4a40      	ldr	r2, [pc, #256]	@ (80046f0 <prvAddNewTaskToReadyList+0x114>)
 80045f0:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 80045f2:	4b40      	ldr	r3, [pc, #256]	@ (80046f4 <prvAddNewTaskToReadyList+0x118>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d109      	bne.n	800460e <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 80045fa:	4a3e      	ldr	r2, [pc, #248]	@ (80046f4 <prvAddNewTaskToReadyList+0x118>)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004600:	4b3b      	ldr	r3, [pc, #236]	@ (80046f0 <prvAddNewTaskToReadyList+0x114>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	2b01      	cmp	r3, #1
 8004606:	d110      	bne.n	800462a <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 8004608:	f000 fdec 	bl	80051e4 <prvInitialiseTaskLists>
 800460c:	e00d      	b.n	800462a <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 800460e:	4b3a      	ldr	r3, [pc, #232]	@ (80046f8 <prvAddNewTaskToReadyList+0x11c>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d109      	bne.n	800462a <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004616:	4b37      	ldr	r3, [pc, #220]	@ (80046f4 <prvAddNewTaskToReadyList+0x118>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004620:	429a      	cmp	r2, r3
 8004622:	d802      	bhi.n	800462a <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8004624:	4a33      	ldr	r2, [pc, #204]	@ (80046f4 <prvAddNewTaskToReadyList+0x118>)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 800462a:	4b34      	ldr	r3, [pc, #208]	@ (80046fc <prvAddNewTaskToReadyList+0x120>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	3301      	adds	r3, #1
 8004630:	4a32      	ldr	r2, [pc, #200]	@ (80046fc <prvAddNewTaskToReadyList+0x120>)
 8004632:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004634:	4b31      	ldr	r3, [pc, #196]	@ (80046fc <prvAddNewTaskToReadyList+0x120>)
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	641a      	str	r2, [r3, #64]	@ 0x40
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004640:	2201      	movs	r2, #1
 8004642:	409a      	lsls	r2, r3
 8004644:	4b2e      	ldr	r3, [pc, #184]	@ (8004700 <prvAddNewTaskToReadyList+0x124>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4313      	orrs	r3, r2
 800464a:	4a2d      	ldr	r2, [pc, #180]	@ (8004700 <prvAddNewTaskToReadyList+0x124>)
 800464c:	6013      	str	r3, [r2, #0]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004652:	492c      	ldr	r1, [pc, #176]	@ (8004704 <prvAddNewTaskToReadyList+0x128>)
 8004654:	4613      	mov	r3, r2
 8004656:	009b      	lsls	r3, r3, #2
 8004658:	4413      	add	r3, r2
 800465a:	009b      	lsls	r3, r3, #2
 800465c:	440b      	add	r3, r1
 800465e:	3304      	adds	r3, #4
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	60fb      	str	r3, [r7, #12]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	68fa      	ldr	r2, [r7, #12]
 8004668:	609a      	str	r2, [r3, #8]
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	689a      	ldr	r2, [r3, #8]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	60da      	str	r2, [r3, #12]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	689b      	ldr	r3, [r3, #8]
 8004676:	687a      	ldr	r2, [r7, #4]
 8004678:	3204      	adds	r2, #4
 800467a:	605a      	str	r2, [r3, #4]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	1d1a      	adds	r2, r3, #4
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	609a      	str	r2, [r3, #8]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004688:	4613      	mov	r3, r2
 800468a:	009b      	lsls	r3, r3, #2
 800468c:	4413      	add	r3, r2
 800468e:	009b      	lsls	r3, r3, #2
 8004690:	4a1c      	ldr	r2, [pc, #112]	@ (8004704 <prvAddNewTaskToReadyList+0x128>)
 8004692:	441a      	add	r2, r3
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	615a      	str	r2, [r3, #20]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800469c:	4919      	ldr	r1, [pc, #100]	@ (8004704 <prvAddNewTaskToReadyList+0x128>)
 800469e:	4613      	mov	r3, r2
 80046a0:	009b      	lsls	r3, r3, #2
 80046a2:	4413      	add	r3, r2
 80046a4:	009b      	lsls	r3, r3, #2
 80046a6:	440b      	add	r3, r1
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	687a      	ldr	r2, [r7, #4]
 80046ac:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80046ae:	1c59      	adds	r1, r3, #1
 80046b0:	4814      	ldr	r0, [pc, #80]	@ (8004704 <prvAddNewTaskToReadyList+0x128>)
 80046b2:	4613      	mov	r3, r2
 80046b4:	009b      	lsls	r3, r3, #2
 80046b6:	4413      	add	r3, r2
 80046b8:	009b      	lsls	r3, r3, #2
 80046ba:	4403      	add	r3, r0
 80046bc:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 80046be:	f001 fd3f 	bl	8006140 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 80046c2:	4b0d      	ldr	r3, [pc, #52]	@ (80046f8 <prvAddNewTaskToReadyList+0x11c>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d00e      	beq.n	80046e8 <prvAddNewTaskToReadyList+0x10c>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 80046ca:	4b0a      	ldr	r3, [pc, #40]	@ (80046f4 <prvAddNewTaskToReadyList+0x118>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d207      	bcs.n	80046e8 <prvAddNewTaskToReadyList+0x10c>
 80046d8:	4b0b      	ldr	r3, [pc, #44]	@ (8004708 <prvAddNewTaskToReadyList+0x12c>)
 80046da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80046de:	601a      	str	r2, [r3, #0]
 80046e0:	f3bf 8f4f 	dsb	sy
 80046e4:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 80046e8:	bf00      	nop
 80046ea:	3710      	adds	r7, #16
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}
 80046f0:	20000374 	.word	0x20000374
 80046f4:	2000029c 	.word	0x2000029c
 80046f8:	20000380 	.word	0x20000380
 80046fc:	20000390 	.word	0x20000390
 8004700:	2000037c 	.word	0x2000037c
 8004704:	200002a0 	.word	0x200002a0
 8004708:	e000ed04 	.word	0xe000ed04

0800470c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 800470c:	b580      	push	{r7, lr}
 800470e:	b084      	sub	sp, #16
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8004714:	2300      	movs	r3, #0
 8004716:	60fb      	str	r3, [r7, #12]

        traceENTER_vTaskDelay( xTicksToDelay );

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d01a      	beq.n	8004754 <vTaskDelay+0x48>
        {
            vTaskSuspendAll();
 800471e:	f000 f8bf 	bl	80048a0 <vTaskSuspendAll>
            {
                configASSERT( uxSchedulerSuspended == 1U );
 8004722:	4b14      	ldr	r3, [pc, #80]	@ (8004774 <vTaskDelay+0x68>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	2b01      	cmp	r3, #1
 8004728:	d00d      	beq.n	8004746 <vTaskDelay+0x3a>
    __asm volatile
 800472a:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800472e:	b672      	cpsid	i
 8004730:	f383 8811 	msr	BASEPRI, r3
 8004734:	f3bf 8f6f 	isb	sy
 8004738:	f3bf 8f4f 	dsb	sy
 800473c:	b662      	cpsie	i
 800473e:	60bb      	str	r3, [r7, #8]
}
 8004740:	bf00      	nop
 8004742:	bf00      	nop
 8004744:	e7fd      	b.n	8004742 <vTaskDelay+0x36>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004746:	2100      	movs	r1, #0
 8004748:	6878      	ldr	r0, [r7, #4]
 800474a:	f001 f829 	bl	80057a0 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 800474e:	f000 f8b5 	bl	80048bc <xTaskResumeAll>
 8004752:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d107      	bne.n	800476a <vTaskDelay+0x5e>
        {
            taskYIELD_WITHIN_API();
 800475a:	4b07      	ldr	r3, [pc, #28]	@ (8004778 <vTaskDelay+0x6c>)
 800475c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004760:	601a      	str	r2, [r3, #0]
 8004762:	f3bf 8f4f 	dsb	sy
 8004766:	f3bf 8f6f 	isb	sy
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskDelay();
    }
 800476a:	bf00      	nop
 800476c:	3710      	adds	r7, #16
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}
 8004772:	bf00      	nop
 8004774:	2000039c 	.word	0x2000039c
 8004778:	e000ed04 	.word	0xe000ed04

0800477c <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b08a      	sub	sp, #40	@ 0x28
 8004780:	af02      	add	r7, sp, #8
    BaseType_t xReturn = pdPASS;
 8004782:	2301      	movs	r3, #1
 8004784:	61fb      	str	r3, [r7, #28]
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 8004786:	2300      	movs	r3, #0
 8004788:	613b      	str	r3, [r7, #16]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 800478a:	2300      	movs	r3, #0
 800478c:	617b      	str	r3, [r7, #20]
 800478e:	e011      	b.n	80047b4 <prvCreateIdleTasks+0x38>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8004790:	4a1c      	ldr	r2, [pc, #112]	@ (8004804 <prvCreateIdleTasks+0x88>)
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	4413      	add	r3, r2
 8004796:	7819      	ldrb	r1, [r3, #0]
 8004798:	1d3a      	adds	r2, r7, #4
 800479a:	697b      	ldr	r3, [r7, #20]
 800479c:	4413      	add	r3, r2
 800479e:	460a      	mov	r2, r1
 80047a0:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 80047a2:	1d3a      	adds	r2, r7, #4
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	4413      	add	r3, r2
 80047a8:	781b      	ldrb	r3, [r3, #0]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d006      	beq.n	80047bc <prvCreateIdleTasks+0x40>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 80047ae:	697b      	ldr	r3, [r7, #20]
 80047b0:	3301      	adds	r3, #1
 80047b2:	617b      	str	r3, [r7, #20]
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	2b09      	cmp	r3, #9
 80047b8:	ddea      	ble.n	8004790 <prvCreateIdleTasks+0x14>
 80047ba:	e000      	b.n	80047be <prvCreateIdleTasks+0x42>
        {
            break;
 80047bc:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 80047be:	2300      	movs	r3, #0
 80047c0:	61bb      	str	r3, [r7, #24]
 80047c2:	e015      	b.n	80047f0 <prvCreateIdleTasks+0x74>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 80047c4:	4b10      	ldr	r3, [pc, #64]	@ (8004808 <prvCreateIdleTasks+0x8c>)
 80047c6:	613b      	str	r3, [r7, #16]
            }
        }
        #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( pxIdleTaskFunction,
 80047c8:	69bb      	ldr	r3, [r7, #24]
 80047ca:	009b      	lsls	r3, r3, #2
 80047cc:	4a0f      	ldr	r2, [pc, #60]	@ (800480c <prvCreateIdleTasks+0x90>)
 80047ce:	4413      	add	r3, r2
 80047d0:	1d39      	adds	r1, r7, #4
 80047d2:	9301      	str	r3, [sp, #4]
 80047d4:	2300      	movs	r3, #0
 80047d6:	9300      	str	r3, [sp, #0]
 80047d8:	2300      	movs	r3, #0
 80047da:	2282      	movs	r2, #130	@ 0x82
 80047dc:	6938      	ldr	r0, [r7, #16]
 80047de:	f7ff fe46 	bl	800446e <xTaskCreate>
 80047e2:	61f8      	str	r0, [r7, #28]
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 80047e4:	69fb      	ldr	r3, [r7, #28]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d006      	beq.n	80047f8 <prvCreateIdleTasks+0x7c>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 80047ea:	69bb      	ldr	r3, [r7, #24]
 80047ec:	3301      	adds	r3, #1
 80047ee:	61bb      	str	r3, [r7, #24]
 80047f0:	69bb      	ldr	r3, [r7, #24]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	dde6      	ble.n	80047c4 <prvCreateIdleTasks+0x48>
 80047f6:	e000      	b.n	80047fa <prvCreateIdleTasks+0x7e>
        {
            break;
 80047f8:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 80047fa:	69fb      	ldr	r3, [r7, #28]
}
 80047fc:	4618      	mov	r0, r3
 80047fe:	3720      	adds	r7, #32
 8004800:	46bd      	mov	sp, r7
 8004802:	bd80      	pop	{r7, pc}
 8004804:	08007278 	.word	0x08007278
 8004808:	080051b5 	.word	0x080051b5
 800480c:	20000398 	.word	0x20000398

08004810 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b084      	sub	sp, #16
 8004814:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 8004816:	f7ff ffb1 	bl	800477c <prvCreateIdleTasks>
 800481a:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	2b01      	cmp	r3, #1
 8004820:	d102      	bne.n	8004828 <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 8004822:	f001 f83f 	bl	80058a4 <xTimerCreateTimerTask>
 8004826:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2b01      	cmp	r3, #1
 800482c:	d118      	bne.n	8004860 <vTaskStartScheduler+0x50>
    __asm volatile
 800482e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004832:	b672      	cpsid	i
 8004834:	f383 8811 	msr	BASEPRI, r3
 8004838:	f3bf 8f6f 	isb	sy
 800483c:	f3bf 8f4f 	dsb	sy
 8004840:	b662      	cpsie	i
 8004842:	60bb      	str	r3, [r7, #8]
}
 8004844:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8004846:	4b12      	ldr	r3, [pc, #72]	@ (8004890 <vTaskStartScheduler+0x80>)
 8004848:	f04f 32ff 	mov.w	r2, #4294967295
 800484c:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800484e:	4b11      	ldr	r3, [pc, #68]	@ (8004894 <vTaskStartScheduler+0x84>)
 8004850:	2201      	movs	r2, #1
 8004852:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004854:	4b10      	ldr	r3, [pc, #64]	@ (8004898 <vTaskStartScheduler+0x88>)
 8004856:	2200      	movs	r2, #0
 8004858:	601a      	str	r2, [r3, #0]
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 800485a:	f001 fb6b 	bl	8005f34 <xPortStartScheduler>
 800485e:	e011      	b.n	8004884 <vTaskStartScheduler+0x74>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004866:	d10d      	bne.n	8004884 <vTaskStartScheduler+0x74>
    __asm volatile
 8004868:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800486c:	b672      	cpsid	i
 800486e:	f383 8811 	msr	BASEPRI, r3
 8004872:	f3bf 8f6f 	isb	sy
 8004876:	f3bf 8f4f 	dsb	sy
 800487a:	b662      	cpsie	i
 800487c:	607b      	str	r3, [r7, #4]
}
 800487e:	bf00      	nop
 8004880:	bf00      	nop
 8004882:	e7fd      	b.n	8004880 <vTaskStartScheduler+0x70>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8004884:	4b05      	ldr	r3, [pc, #20]	@ (800489c <vTaskStartScheduler+0x8c>)
 8004886:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
}
 8004888:	bf00      	nop
 800488a:	3710      	adds	r7, #16
 800488c:	46bd      	mov	sp, r7
 800488e:	bd80      	pop	{r7, pc}
 8004890:	20000394 	.word	0x20000394
 8004894:	20000380 	.word	0x20000380
 8004898:	20000378 	.word	0x20000378
 800489c:	2000000c 	.word	0x2000000c

080048a0 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80048a0:	b480      	push	{r7}
 80048a2:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 80048a4:	4b04      	ldr	r3, [pc, #16]	@ (80048b8 <vTaskSuspendAll+0x18>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	3301      	adds	r3, #1
 80048aa:	4a03      	ldr	r2, [pc, #12]	@ (80048b8 <vTaskSuspendAll+0x18>)
 80048ac:	6013      	str	r3, [r2, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 80048ae:	bf00      	nop
 80048b0:	46bd      	mov	sp, r7
 80048b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b6:	4770      	bx	lr
 80048b8:	2000039c 	.word	0x2000039c

080048bc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b088      	sub	sp, #32
 80048c0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80048c2:	2300      	movs	r3, #0
 80048c4:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 80048c6:	2300      	movs	r3, #0
 80048c8:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 80048ca:	f001 fc03 	bl	80060d4 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 80048ce:	2300      	movs	r3, #0
 80048d0:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 80048d2:	4b76      	ldr	r3, [pc, #472]	@ (8004aac <xTaskResumeAll+0x1f0>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d10d      	bne.n	80048f6 <xTaskResumeAll+0x3a>
    __asm volatile
 80048da:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80048de:	b672      	cpsid	i
 80048e0:	f383 8811 	msr	BASEPRI, r3
 80048e4:	f3bf 8f6f 	isb	sy
 80048e8:	f3bf 8f4f 	dsb	sy
 80048ec:	b662      	cpsie	i
 80048ee:	603b      	str	r3, [r7, #0]
}
 80048f0:	bf00      	nop
 80048f2:	bf00      	nop
 80048f4:	e7fd      	b.n	80048f2 <xTaskResumeAll+0x36>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 80048f6:	4b6d      	ldr	r3, [pc, #436]	@ (8004aac <xTaskResumeAll+0x1f0>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	3b01      	subs	r3, #1
 80048fc:	4a6b      	ldr	r2, [pc, #428]	@ (8004aac <xTaskResumeAll+0x1f0>)
 80048fe:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8004900:	4b6a      	ldr	r3, [pc, #424]	@ (8004aac <xTaskResumeAll+0x1f0>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	2b00      	cmp	r3, #0
 8004906:	f040 80ca 	bne.w	8004a9e <xTaskResumeAll+0x1e2>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800490a:	4b69      	ldr	r3, [pc, #420]	@ (8004ab0 <xTaskResumeAll+0x1f4>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	2b00      	cmp	r3, #0
 8004910:	f000 80c5 	beq.w	8004a9e <xTaskResumeAll+0x1e2>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004914:	e08e      	b.n	8004a34 <xTaskResumeAll+0x178>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004916:	4b67      	ldr	r3, [pc, #412]	@ (8004ab4 <xTaskResumeAll+0x1f8>)
 8004918:	68db      	ldr	r3, [r3, #12]
 800491a:	68db      	ldr	r3, [r3, #12]
 800491c:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800491e:	69fb      	ldr	r3, [r7, #28]
 8004920:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004922:	60fb      	str	r3, [r7, #12]
 8004924:	69fb      	ldr	r3, [r7, #28]
 8004926:	69db      	ldr	r3, [r3, #28]
 8004928:	69fa      	ldr	r2, [r7, #28]
 800492a:	6a12      	ldr	r2, [r2, #32]
 800492c:	609a      	str	r2, [r3, #8]
 800492e:	69fb      	ldr	r3, [r7, #28]
 8004930:	6a1b      	ldr	r3, [r3, #32]
 8004932:	69fa      	ldr	r2, [r7, #28]
 8004934:	69d2      	ldr	r2, [r2, #28]
 8004936:	605a      	str	r2, [r3, #4]
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	685a      	ldr	r2, [r3, #4]
 800493c:	69fb      	ldr	r3, [r7, #28]
 800493e:	3318      	adds	r3, #24
 8004940:	429a      	cmp	r2, r3
 8004942:	d103      	bne.n	800494c <xTaskResumeAll+0x90>
 8004944:	69fb      	ldr	r3, [r7, #28]
 8004946:	6a1a      	ldr	r2, [r3, #32]
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	605a      	str	r2, [r3, #4]
 800494c:	69fb      	ldr	r3, [r7, #28]
 800494e:	2200      	movs	r2, #0
 8004950:	629a      	str	r2, [r3, #40]	@ 0x28
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	1e5a      	subs	r2, r3, #1
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800495c:	69fb      	ldr	r3, [r7, #28]
 800495e:	695b      	ldr	r3, [r3, #20]
 8004960:	60bb      	str	r3, [r7, #8]
 8004962:	69fb      	ldr	r3, [r7, #28]
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	69fa      	ldr	r2, [r7, #28]
 8004968:	68d2      	ldr	r2, [r2, #12]
 800496a:	609a      	str	r2, [r3, #8]
 800496c:	69fb      	ldr	r3, [r7, #28]
 800496e:	68db      	ldr	r3, [r3, #12]
 8004970:	69fa      	ldr	r2, [r7, #28]
 8004972:	6892      	ldr	r2, [r2, #8]
 8004974:	605a      	str	r2, [r3, #4]
 8004976:	68bb      	ldr	r3, [r7, #8]
 8004978:	685a      	ldr	r2, [r3, #4]
 800497a:	69fb      	ldr	r3, [r7, #28]
 800497c:	3304      	adds	r3, #4
 800497e:	429a      	cmp	r2, r3
 8004980:	d103      	bne.n	800498a <xTaskResumeAll+0xce>
 8004982:	69fb      	ldr	r3, [r7, #28]
 8004984:	68da      	ldr	r2, [r3, #12]
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	605a      	str	r2, [r3, #4]
 800498a:	69fb      	ldr	r3, [r7, #28]
 800498c:	2200      	movs	r2, #0
 800498e:	615a      	str	r2, [r3, #20]
 8004990:	68bb      	ldr	r3, [r7, #8]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	1e5a      	subs	r2, r3, #1
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 800499a:	69fb      	ldr	r3, [r7, #28]
 800499c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800499e:	2201      	movs	r2, #1
 80049a0:	409a      	lsls	r2, r3
 80049a2:	4b45      	ldr	r3, [pc, #276]	@ (8004ab8 <xTaskResumeAll+0x1fc>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4313      	orrs	r3, r2
 80049a8:	4a43      	ldr	r2, [pc, #268]	@ (8004ab8 <xTaskResumeAll+0x1fc>)
 80049aa:	6013      	str	r3, [r2, #0]
 80049ac:	69fb      	ldr	r3, [r7, #28]
 80049ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049b0:	4942      	ldr	r1, [pc, #264]	@ (8004abc <xTaskResumeAll+0x200>)
 80049b2:	4613      	mov	r3, r2
 80049b4:	009b      	lsls	r3, r3, #2
 80049b6:	4413      	add	r3, r2
 80049b8:	009b      	lsls	r3, r3, #2
 80049ba:	440b      	add	r3, r1
 80049bc:	3304      	adds	r3, #4
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	607b      	str	r3, [r7, #4]
 80049c2:	69fb      	ldr	r3, [r7, #28]
 80049c4:	687a      	ldr	r2, [r7, #4]
 80049c6:	609a      	str	r2, [r3, #8]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	689a      	ldr	r2, [r3, #8]
 80049cc:	69fb      	ldr	r3, [r7, #28]
 80049ce:	60da      	str	r2, [r3, #12]
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	689b      	ldr	r3, [r3, #8]
 80049d4:	69fa      	ldr	r2, [r7, #28]
 80049d6:	3204      	adds	r2, #4
 80049d8:	605a      	str	r2, [r3, #4]
 80049da:	69fb      	ldr	r3, [r7, #28]
 80049dc:	1d1a      	adds	r2, r3, #4
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	609a      	str	r2, [r3, #8]
 80049e2:	69fb      	ldr	r3, [r7, #28]
 80049e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049e6:	4613      	mov	r3, r2
 80049e8:	009b      	lsls	r3, r3, #2
 80049ea:	4413      	add	r3, r2
 80049ec:	009b      	lsls	r3, r3, #2
 80049ee:	4a33      	ldr	r2, [pc, #204]	@ (8004abc <xTaskResumeAll+0x200>)
 80049f0:	441a      	add	r2, r3
 80049f2:	69fb      	ldr	r3, [r7, #28]
 80049f4:	615a      	str	r2, [r3, #20]
 80049f6:	69fb      	ldr	r3, [r7, #28]
 80049f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049fa:	4930      	ldr	r1, [pc, #192]	@ (8004abc <xTaskResumeAll+0x200>)
 80049fc:	4613      	mov	r3, r2
 80049fe:	009b      	lsls	r3, r3, #2
 8004a00:	4413      	add	r3, r2
 8004a02:	009b      	lsls	r3, r3, #2
 8004a04:	440b      	add	r3, r1
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	69fa      	ldr	r2, [r7, #28]
 8004a0a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004a0c:	1c59      	adds	r1, r3, #1
 8004a0e:	482b      	ldr	r0, [pc, #172]	@ (8004abc <xTaskResumeAll+0x200>)
 8004a10:	4613      	mov	r3, r2
 8004a12:	009b      	lsls	r3, r3, #2
 8004a14:	4413      	add	r3, r2
 8004a16:	009b      	lsls	r3, r3, #2
 8004a18:	4403      	add	r3, r0
 8004a1a:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004a1c:	69fb      	ldr	r3, [r7, #28]
 8004a1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a20:	4b27      	ldr	r3, [pc, #156]	@ (8004ac0 <xTaskResumeAll+0x204>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a26:	429a      	cmp	r2, r3
 8004a28:	d904      	bls.n	8004a34 <xTaskResumeAll+0x178>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 8004a2a:	4a26      	ldr	r2, [pc, #152]	@ (8004ac4 <xTaskResumeAll+0x208>)
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	2101      	movs	r1, #1
 8004a30:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004a34:	4b1f      	ldr	r3, [pc, #124]	@ (8004ab4 <xTaskResumeAll+0x1f8>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	f47f af6c 	bne.w	8004916 <xTaskResumeAll+0x5a>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 8004a3e:	69fb      	ldr	r3, [r7, #28]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d001      	beq.n	8004a48 <xTaskResumeAll+0x18c>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 8004a44:	f000 fc4c 	bl	80052e0 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004a48:	4b1f      	ldr	r3, [pc, #124]	@ (8004ac8 <xTaskResumeAll+0x20c>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d012      	beq.n	8004a7a <xTaskResumeAll+0x1be>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 8004a54:	f000 f858 	bl	8004b08 <xTaskIncrementTick>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d004      	beq.n	8004a68 <xTaskResumeAll+0x1ac>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8004a5e:	4a19      	ldr	r2, [pc, #100]	@ (8004ac4 <xTaskResumeAll+0x208>)
 8004a60:	693b      	ldr	r3, [r7, #16]
 8004a62:	2101      	movs	r1, #1
 8004a64:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	3b01      	subs	r3, #1
 8004a6c:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 8004a6e:	697b      	ldr	r3, [r7, #20]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d1ef      	bne.n	8004a54 <xTaskResumeAll+0x198>

                            xPendedTicks = 0;
 8004a74:	4b14      	ldr	r3, [pc, #80]	@ (8004ac8 <xTaskResumeAll+0x20c>)
 8004a76:	2200      	movs	r2, #0
 8004a78:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 8004a7a:	4a12      	ldr	r2, [pc, #72]	@ (8004ac4 <xTaskResumeAll+0x208>)
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d00b      	beq.n	8004a9e <xTaskResumeAll+0x1e2>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8004a86:	2301      	movs	r3, #1
 8004a88:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 8004a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8004ac0 <xTaskResumeAll+0x204>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4b0f      	ldr	r3, [pc, #60]	@ (8004acc <xTaskResumeAll+0x210>)
 8004a90:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a94:	601a      	str	r2, [r3, #0]
 8004a96:	f3bf 8f4f 	dsb	sy
 8004a9a:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8004a9e:	f001 fb4f 	bl	8006140 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 8004aa2:	69bb      	ldr	r3, [r7, #24]
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	3720      	adds	r7, #32
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bd80      	pop	{r7, pc}
 8004aac:	2000039c 	.word	0x2000039c
 8004ab0:	20000374 	.word	0x20000374
 8004ab4:	20000334 	.word	0x20000334
 8004ab8:	2000037c 	.word	0x2000037c
 8004abc:	200002a0 	.word	0x200002a0
 8004ac0:	2000029c 	.word	0x2000029c
 8004ac4:	20000388 	.word	0x20000388
 8004ac8:	20000384 	.word	0x20000384
 8004acc:	e000ed04 	.word	0xe000ed04

08004ad0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b083      	sub	sp, #12
 8004ad4:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8004ad6:	4b05      	ldr	r3, [pc, #20]	@ (8004aec <xTaskGetTickCount+0x1c>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );

    return xTicks;
 8004adc:	687b      	ldr	r3, [r7, #4]
}
 8004ade:	4618      	mov	r0, r3
 8004ae0:	370c      	adds	r7, #12
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae8:	4770      	bx	lr
 8004aea:	bf00      	nop
 8004aec:	20000378 	.word	0x20000378

08004af0 <uxTaskGetNumberOfTasks>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 8004af0:	b480      	push	{r7}
 8004af2:	af00      	add	r7, sp, #0

    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    traceRETURN_uxTaskGetNumberOfTasks( uxCurrentNumberOfTasks );

    return uxCurrentNumberOfTasks;
 8004af4:	4b03      	ldr	r3, [pc, #12]	@ (8004b04 <uxTaskGetNumberOfTasks+0x14>)
 8004af6:	681b      	ldr	r3, [r3, #0]
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	46bd      	mov	sp, r7
 8004afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b00:	4770      	bx	lr
 8004b02:	bf00      	nop
 8004b04:	20000374 	.word	0x20000374

08004b08 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b08a      	sub	sp, #40	@ 0x28
 8004b0c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8004b12:	4b80      	ldr	r3, [pc, #512]	@ (8004d14 <xTaskIncrementTick+0x20c>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	f040 80f1 	bne.w	8004cfe <xTaskIncrementTick+0x1f6>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004b1c:	4b7e      	ldr	r3, [pc, #504]	@ (8004d18 <xTaskIncrementTick+0x210>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	3301      	adds	r3, #1
 8004b22:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8004b24:	4a7c      	ldr	r2, [pc, #496]	@ (8004d18 <xTaskIncrementTick+0x210>)
 8004b26:	6a3b      	ldr	r3, [r7, #32]
 8004b28:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 8004b2a:	6a3b      	ldr	r3, [r7, #32]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d123      	bne.n	8004b78 <xTaskIncrementTick+0x70>
        {
            taskSWITCH_DELAYED_LISTS();
 8004b30:	4b7a      	ldr	r3, [pc, #488]	@ (8004d1c <xTaskIncrementTick+0x214>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d00d      	beq.n	8004b56 <xTaskIncrementTick+0x4e>
    __asm volatile
 8004b3a:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004b3e:	b672      	cpsid	i
 8004b40:	f383 8811 	msr	BASEPRI, r3
 8004b44:	f3bf 8f6f 	isb	sy
 8004b48:	f3bf 8f4f 	dsb	sy
 8004b4c:	b662      	cpsie	i
 8004b4e:	607b      	str	r3, [r7, #4]
}
 8004b50:	bf00      	nop
 8004b52:	bf00      	nop
 8004b54:	e7fd      	b.n	8004b52 <xTaskIncrementTick+0x4a>
 8004b56:	4b71      	ldr	r3, [pc, #452]	@ (8004d1c <xTaskIncrementTick+0x214>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	61fb      	str	r3, [r7, #28]
 8004b5c:	4b70      	ldr	r3, [pc, #448]	@ (8004d20 <xTaskIncrementTick+0x218>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a6e      	ldr	r2, [pc, #440]	@ (8004d1c <xTaskIncrementTick+0x214>)
 8004b62:	6013      	str	r3, [r2, #0]
 8004b64:	4a6e      	ldr	r2, [pc, #440]	@ (8004d20 <xTaskIncrementTick+0x218>)
 8004b66:	69fb      	ldr	r3, [r7, #28]
 8004b68:	6013      	str	r3, [r2, #0]
 8004b6a:	4b6e      	ldr	r3, [pc, #440]	@ (8004d24 <xTaskIncrementTick+0x21c>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	3301      	adds	r3, #1
 8004b70:	4a6c      	ldr	r2, [pc, #432]	@ (8004d24 <xTaskIncrementTick+0x21c>)
 8004b72:	6013      	str	r3, [r2, #0]
 8004b74:	f000 fbb4 	bl	80052e0 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8004b78:	4b6b      	ldr	r3, [pc, #428]	@ (8004d28 <xTaskIncrementTick+0x220>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	6a3a      	ldr	r2, [r7, #32]
 8004b7e:	429a      	cmp	r2, r3
 8004b80:	f0c0 80a8 	bcc.w	8004cd4 <xTaskIncrementTick+0x1cc>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004b84:	4b65      	ldr	r3, [pc, #404]	@ (8004d1c <xTaskIncrementTick+0x214>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d104      	bne.n	8004b98 <xTaskIncrementTick+0x90>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 8004b8e:	4b66      	ldr	r3, [pc, #408]	@ (8004d28 <xTaskIncrementTick+0x220>)
 8004b90:	f04f 32ff 	mov.w	r2, #4294967295
 8004b94:	601a      	str	r2, [r3, #0]
                    break;
 8004b96:	e09d      	b.n	8004cd4 <xTaskIncrementTick+0x1cc>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004b98:	4b60      	ldr	r3, [pc, #384]	@ (8004d1c <xTaskIncrementTick+0x214>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	68db      	ldr	r3, [r3, #12]
 8004b9e:	68db      	ldr	r3, [r3, #12]
 8004ba0:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004ba2:	69bb      	ldr	r3, [r7, #24]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8004ba8:	6a3a      	ldr	r2, [r7, #32]
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	429a      	cmp	r2, r3
 8004bae:	d203      	bcs.n	8004bb8 <xTaskIncrementTick+0xb0>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8004bb0:	4a5d      	ldr	r2, [pc, #372]	@ (8004d28 <xTaskIncrementTick+0x220>)
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	6013      	str	r3, [r2, #0]
                        break;
 8004bb6:	e08d      	b.n	8004cd4 <xTaskIncrementTick+0x1cc>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8004bb8:	69bb      	ldr	r3, [r7, #24]
 8004bba:	695b      	ldr	r3, [r3, #20]
 8004bbc:	613b      	str	r3, [r7, #16]
 8004bbe:	69bb      	ldr	r3, [r7, #24]
 8004bc0:	689b      	ldr	r3, [r3, #8]
 8004bc2:	69ba      	ldr	r2, [r7, #24]
 8004bc4:	68d2      	ldr	r2, [r2, #12]
 8004bc6:	609a      	str	r2, [r3, #8]
 8004bc8:	69bb      	ldr	r3, [r7, #24]
 8004bca:	68db      	ldr	r3, [r3, #12]
 8004bcc:	69ba      	ldr	r2, [r7, #24]
 8004bce:	6892      	ldr	r2, [r2, #8]
 8004bd0:	605a      	str	r2, [r3, #4]
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	685a      	ldr	r2, [r3, #4]
 8004bd6:	69bb      	ldr	r3, [r7, #24]
 8004bd8:	3304      	adds	r3, #4
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	d103      	bne.n	8004be6 <xTaskIncrementTick+0xde>
 8004bde:	69bb      	ldr	r3, [r7, #24]
 8004be0:	68da      	ldr	r2, [r3, #12]
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	605a      	str	r2, [r3, #4]
 8004be6:	69bb      	ldr	r3, [r7, #24]
 8004be8:	2200      	movs	r2, #0
 8004bea:	615a      	str	r2, [r3, #20]
 8004bec:	693b      	ldr	r3, [r7, #16]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	1e5a      	subs	r2, r3, #1
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004bf6:	69bb      	ldr	r3, [r7, #24]
 8004bf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d01e      	beq.n	8004c3c <xTaskIncrementTick+0x134>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8004bfe:	69bb      	ldr	r3, [r7, #24]
 8004c00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c02:	60fb      	str	r3, [r7, #12]
 8004c04:	69bb      	ldr	r3, [r7, #24]
 8004c06:	69db      	ldr	r3, [r3, #28]
 8004c08:	69ba      	ldr	r2, [r7, #24]
 8004c0a:	6a12      	ldr	r2, [r2, #32]
 8004c0c:	609a      	str	r2, [r3, #8]
 8004c0e:	69bb      	ldr	r3, [r7, #24]
 8004c10:	6a1b      	ldr	r3, [r3, #32]
 8004c12:	69ba      	ldr	r2, [r7, #24]
 8004c14:	69d2      	ldr	r2, [r2, #28]
 8004c16:	605a      	str	r2, [r3, #4]
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	685a      	ldr	r2, [r3, #4]
 8004c1c:	69bb      	ldr	r3, [r7, #24]
 8004c1e:	3318      	adds	r3, #24
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d103      	bne.n	8004c2c <xTaskIncrementTick+0x124>
 8004c24:	69bb      	ldr	r3, [r7, #24]
 8004c26:	6a1a      	ldr	r2, [r3, #32]
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	605a      	str	r2, [r3, #4]
 8004c2c:	69bb      	ldr	r3, [r7, #24]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	629a      	str	r2, [r3, #40]	@ 0x28
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	1e5a      	subs	r2, r3, #1
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8004c3c:	69bb      	ldr	r3, [r7, #24]
 8004c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c40:	2201      	movs	r2, #1
 8004c42:	409a      	lsls	r2, r3
 8004c44:	4b39      	ldr	r3, [pc, #228]	@ (8004d2c <xTaskIncrementTick+0x224>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	4a38      	ldr	r2, [pc, #224]	@ (8004d2c <xTaskIncrementTick+0x224>)
 8004c4c:	6013      	str	r3, [r2, #0]
 8004c4e:	69bb      	ldr	r3, [r7, #24]
 8004c50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c52:	4937      	ldr	r1, [pc, #220]	@ (8004d30 <xTaskIncrementTick+0x228>)
 8004c54:	4613      	mov	r3, r2
 8004c56:	009b      	lsls	r3, r3, #2
 8004c58:	4413      	add	r3, r2
 8004c5a:	009b      	lsls	r3, r3, #2
 8004c5c:	440b      	add	r3, r1
 8004c5e:	3304      	adds	r3, #4
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	60bb      	str	r3, [r7, #8]
 8004c64:	69bb      	ldr	r3, [r7, #24]
 8004c66:	68ba      	ldr	r2, [r7, #8]
 8004c68:	609a      	str	r2, [r3, #8]
 8004c6a:	68bb      	ldr	r3, [r7, #8]
 8004c6c:	689a      	ldr	r2, [r3, #8]
 8004c6e:	69bb      	ldr	r3, [r7, #24]
 8004c70:	60da      	str	r2, [r3, #12]
 8004c72:	68bb      	ldr	r3, [r7, #8]
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	69ba      	ldr	r2, [r7, #24]
 8004c78:	3204      	adds	r2, #4
 8004c7a:	605a      	str	r2, [r3, #4]
 8004c7c:	69bb      	ldr	r3, [r7, #24]
 8004c7e:	1d1a      	adds	r2, r3, #4
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	609a      	str	r2, [r3, #8]
 8004c84:	69bb      	ldr	r3, [r7, #24]
 8004c86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c88:	4613      	mov	r3, r2
 8004c8a:	009b      	lsls	r3, r3, #2
 8004c8c:	4413      	add	r3, r2
 8004c8e:	009b      	lsls	r3, r3, #2
 8004c90:	4a27      	ldr	r2, [pc, #156]	@ (8004d30 <xTaskIncrementTick+0x228>)
 8004c92:	441a      	add	r2, r3
 8004c94:	69bb      	ldr	r3, [r7, #24]
 8004c96:	615a      	str	r2, [r3, #20]
 8004c98:	69bb      	ldr	r3, [r7, #24]
 8004c9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c9c:	4924      	ldr	r1, [pc, #144]	@ (8004d30 <xTaskIncrementTick+0x228>)
 8004c9e:	4613      	mov	r3, r2
 8004ca0:	009b      	lsls	r3, r3, #2
 8004ca2:	4413      	add	r3, r2
 8004ca4:	009b      	lsls	r3, r3, #2
 8004ca6:	440b      	add	r3, r1
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	69ba      	ldr	r2, [r7, #24]
 8004cac:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004cae:	1c59      	adds	r1, r3, #1
 8004cb0:	481f      	ldr	r0, [pc, #124]	@ (8004d30 <xTaskIncrementTick+0x228>)
 8004cb2:	4613      	mov	r3, r2
 8004cb4:	009b      	lsls	r3, r3, #2
 8004cb6:	4413      	add	r3, r2
 8004cb8:	009b      	lsls	r3, r3, #2
 8004cba:	4403      	add	r3, r0
 8004cbc:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004cbe:	69bb      	ldr	r3, [r7, #24]
 8004cc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cc2:	4b1c      	ldr	r3, [pc, #112]	@ (8004d34 <xTaskIncrementTick+0x22c>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cc8:	429a      	cmp	r2, r3
 8004cca:	f67f af5b 	bls.w	8004b84 <xTaskIncrementTick+0x7c>
                            {
                                xSwitchRequired = pdTRUE;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004cd2:	e757      	b.n	8004b84 <xTaskIncrementTick+0x7c>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 8004cd4:	4b17      	ldr	r3, [pc, #92]	@ (8004d34 <xTaskIncrementTick+0x22c>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cda:	4915      	ldr	r1, [pc, #84]	@ (8004d30 <xTaskIncrementTick+0x228>)
 8004cdc:	4613      	mov	r3, r2
 8004cde:	009b      	lsls	r3, r3, #2
 8004ce0:	4413      	add	r3, r2
 8004ce2:	009b      	lsls	r3, r3, #2
 8004ce4:	440b      	add	r3, r1
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	2b01      	cmp	r3, #1
 8004cea:	d901      	bls.n	8004cf0 <xTaskIncrementTick+0x1e8>
                {
                    xSwitchRequired = pdTRUE;
 8004cec:	2301      	movs	r3, #1
 8004cee:	627b      	str	r3, [r7, #36]	@ 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 8004cf0:	4b11      	ldr	r3, [pc, #68]	@ (8004d38 <xTaskIncrementTick+0x230>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d007      	beq.n	8004d08 <xTaskIncrementTick+0x200>
                {
                    xSwitchRequired = pdTRUE;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	627b      	str	r3, [r7, #36]	@ 0x24
 8004cfc:	e004      	b.n	8004d08 <xTaskIncrementTick+0x200>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 8004cfe:	4b0f      	ldr	r3, [pc, #60]	@ (8004d3c <xTaskIncrementTick+0x234>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	3301      	adds	r3, #1
 8004d04:	4a0d      	ldr	r2, [pc, #52]	@ (8004d3c <xTaskIncrementTick+0x234>)
 8004d06:	6013      	str	r3, [r2, #0]
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 8004d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3728      	adds	r7, #40	@ 0x28
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}
 8004d12:	bf00      	nop
 8004d14:	2000039c 	.word	0x2000039c
 8004d18:	20000378 	.word	0x20000378
 8004d1c:	2000032c 	.word	0x2000032c
 8004d20:	20000330 	.word	0x20000330
 8004d24:	2000038c 	.word	0x2000038c
 8004d28:	20000394 	.word	0x20000394
 8004d2c:	2000037c 	.word	0x2000037c
 8004d30:	200002a0 	.word	0x200002a0
 8004d34:	2000029c 	.word	0x2000029c
 8004d38:	20000388 	.word	0x20000388
 8004d3c:	20000384 	.word	0x20000384

08004d40 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 8004d40:	b480      	push	{r7}
 8004d42:	b087      	sub	sp, #28
 8004d44:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8004d46:	4b29      	ldr	r3, [pc, #164]	@ (8004dec <vTaskSwitchContext+0xac>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d003      	beq.n	8004d56 <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 8004d4e:	4b28      	ldr	r3, [pc, #160]	@ (8004df0 <vTaskSwitchContext+0xb0>)
 8004d50:	2201      	movs	r2, #1
 8004d52:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8004d54:	e043      	b.n	8004dde <vTaskSwitchContext+0x9e>
            xYieldPendings[ 0 ] = pdFALSE;
 8004d56:	4b26      	ldr	r3, [pc, #152]	@ (8004df0 <vTaskSwitchContext+0xb0>)
 8004d58:	2200      	movs	r2, #0
 8004d5a:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8004d5c:	4b25      	ldr	r3, [pc, #148]	@ (8004df4 <vTaskSwitchContext+0xb4>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	60fb      	str	r3, [r7, #12]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	fab3 f383 	clz	r3, r3
 8004d68:	72fb      	strb	r3, [r7, #11]
        return ucReturn;
 8004d6a:	7afb      	ldrb	r3, [r7, #11]
 8004d6c:	f1c3 031f 	rsb	r3, r3, #31
 8004d70:	617b      	str	r3, [r7, #20]
 8004d72:	4921      	ldr	r1, [pc, #132]	@ (8004df8 <vTaskSwitchContext+0xb8>)
 8004d74:	697a      	ldr	r2, [r7, #20]
 8004d76:	4613      	mov	r3, r2
 8004d78:	009b      	lsls	r3, r3, #2
 8004d7a:	4413      	add	r3, r2
 8004d7c:	009b      	lsls	r3, r3, #2
 8004d7e:	440b      	add	r3, r1
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d10d      	bne.n	8004da2 <vTaskSwitchContext+0x62>
    __asm volatile
 8004d86:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004d8a:	b672      	cpsid	i
 8004d8c:	f383 8811 	msr	BASEPRI, r3
 8004d90:	f3bf 8f6f 	isb	sy
 8004d94:	f3bf 8f4f 	dsb	sy
 8004d98:	b662      	cpsie	i
 8004d9a:	607b      	str	r3, [r7, #4]
}
 8004d9c:	bf00      	nop
 8004d9e:	bf00      	nop
 8004da0:	e7fd      	b.n	8004d9e <vTaskSwitchContext+0x5e>
 8004da2:	697a      	ldr	r2, [r7, #20]
 8004da4:	4613      	mov	r3, r2
 8004da6:	009b      	lsls	r3, r3, #2
 8004da8:	4413      	add	r3, r2
 8004daa:	009b      	lsls	r3, r3, #2
 8004dac:	4a12      	ldr	r2, [pc, #72]	@ (8004df8 <vTaskSwitchContext+0xb8>)
 8004dae:	4413      	add	r3, r2
 8004db0:	613b      	str	r3, [r7, #16]
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	685a      	ldr	r2, [r3, #4]
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	605a      	str	r2, [r3, #4]
 8004dbc:	693b      	ldr	r3, [r7, #16]
 8004dbe:	685a      	ldr	r2, [r3, #4]
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	3308      	adds	r3, #8
 8004dc4:	429a      	cmp	r2, r3
 8004dc6:	d103      	bne.n	8004dd0 <vTaskSwitchContext+0x90>
 8004dc8:	693b      	ldr	r3, [r7, #16]
 8004dca:	68da      	ldr	r2, [r3, #12]
 8004dcc:	693b      	ldr	r3, [r7, #16]
 8004dce:	605a      	str	r2, [r3, #4]
 8004dd0:	693b      	ldr	r3, [r7, #16]
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	68db      	ldr	r3, [r3, #12]
 8004dd6:	4a09      	ldr	r2, [pc, #36]	@ (8004dfc <vTaskSwitchContext+0xbc>)
 8004dd8:	6013      	str	r3, [r2, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 8004dda:	4b08      	ldr	r3, [pc, #32]	@ (8004dfc <vTaskSwitchContext+0xbc>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
    }
 8004dde:	bf00      	nop
 8004de0:	371c      	adds	r7, #28
 8004de2:	46bd      	mov	sp, r7
 8004de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de8:	4770      	bx	lr
 8004dea:	bf00      	nop
 8004dec:	2000039c 	.word	0x2000039c
 8004df0:	20000388 	.word	0x20000388
 8004df4:	2000037c 	.word	0x2000037c
 8004df8:	200002a0 	.word	0x200002a0
 8004dfc:	2000029c 	.word	0x2000029c

08004e00 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b084      	sub	sp, #16
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
 8004e08:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d10d      	bne.n	8004e2c <vTaskPlaceOnEventList+0x2c>
    __asm volatile
 8004e10:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004e14:	b672      	cpsid	i
 8004e16:	f383 8811 	msr	BASEPRI, r3
 8004e1a:	f3bf 8f6f 	isb	sy
 8004e1e:	f3bf 8f4f 	dsb	sy
 8004e22:	b662      	cpsie	i
 8004e24:	60fb      	str	r3, [r7, #12]
}
 8004e26:	bf00      	nop
 8004e28:	bf00      	nop
 8004e2a:	e7fd      	b.n	8004e28 <vTaskPlaceOnEventList+0x28>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004e2c:	4b07      	ldr	r3, [pc, #28]	@ (8004e4c <vTaskPlaceOnEventList+0x4c>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	3318      	adds	r3, #24
 8004e32:	4619      	mov	r1, r3
 8004e34:	6878      	ldr	r0, [r7, #4]
 8004e36:	f7fe fc6d 	bl	8003714 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004e3a:	2101      	movs	r1, #1
 8004e3c:	6838      	ldr	r0, [r7, #0]
 8004e3e:	f000 fcaf 	bl	80057a0 <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
}
 8004e42:	bf00      	nop
 8004e44:	3710      	adds	r7, #16
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}
 8004e4a:	bf00      	nop
 8004e4c:	2000029c 	.word	0x2000029c

08004e50 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b086      	sub	sp, #24
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	60f8      	str	r0, [r7, #12]
 8004e58:	60b9      	str	r1, [r7, #8]
 8004e5a:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d10d      	bne.n	8004e7e <vTaskPlaceOnEventListRestricted+0x2e>
    __asm volatile
 8004e62:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004e66:	b672      	cpsid	i
 8004e68:	f383 8811 	msr	BASEPRI, r3
 8004e6c:	f3bf 8f6f 	isb	sy
 8004e70:	f3bf 8f4f 	dsb	sy
 8004e74:	b662      	cpsie	i
 8004e76:	613b      	str	r3, [r7, #16]
}
 8004e78:	bf00      	nop
 8004e7a:	bf00      	nop
 8004e7c:	e7fd      	b.n	8004e7a <vTaskPlaceOnEventListRestricted+0x2a>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	685b      	ldr	r3, [r3, #4]
 8004e82:	617b      	str	r3, [r7, #20]
 8004e84:	4b15      	ldr	r3, [pc, #84]	@ (8004edc <vTaskPlaceOnEventListRestricted+0x8c>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	697a      	ldr	r2, [r7, #20]
 8004e8a:	61da      	str	r2, [r3, #28]
 8004e8c:	4b13      	ldr	r3, [pc, #76]	@ (8004edc <vTaskPlaceOnEventListRestricted+0x8c>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	697a      	ldr	r2, [r7, #20]
 8004e92:	6892      	ldr	r2, [r2, #8]
 8004e94:	621a      	str	r2, [r3, #32]
 8004e96:	4b11      	ldr	r3, [pc, #68]	@ (8004edc <vTaskPlaceOnEventListRestricted+0x8c>)
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	689b      	ldr	r3, [r3, #8]
 8004e9e:	3218      	adds	r2, #24
 8004ea0:	605a      	str	r2, [r3, #4]
 8004ea2:	4b0e      	ldr	r3, [pc, #56]	@ (8004edc <vTaskPlaceOnEventListRestricted+0x8c>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f103 0218 	add.w	r2, r3, #24
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	609a      	str	r2, [r3, #8]
 8004eae:	4b0b      	ldr	r3, [pc, #44]	@ (8004edc <vTaskPlaceOnEventListRestricted+0x8c>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	68fa      	ldr	r2, [r7, #12]
 8004eb4:	629a      	str	r2, [r3, #40]	@ 0x28
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	1c5a      	adds	r2, r3, #1
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d002      	beq.n	8004ecc <vTaskPlaceOnEventListRestricted+0x7c>
        {
            xTicksToWait = portMAX_DELAY;
 8004ec6:	f04f 33ff 	mov.w	r3, #4294967295
 8004eca:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004ecc:	6879      	ldr	r1, [r7, #4]
 8004ece:	68b8      	ldr	r0, [r7, #8]
 8004ed0:	f000 fc66 	bl	80057a0 <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
    }
 8004ed4:	bf00      	nop
 8004ed6:	3718      	adds	r7, #24
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bd80      	pop	{r7, pc}
 8004edc:	2000029c 	.word	0x2000029c

08004ee0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b08b      	sub	sp, #44	@ 0x2c
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	68db      	ldr	r3, [r3, #12]
 8004eec:	68db      	ldr	r3, [r3, #12]
 8004eee:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8004ef0:	6a3b      	ldr	r3, [r7, #32]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d10d      	bne.n	8004f12 <xTaskRemoveFromEventList+0x32>
    __asm volatile
 8004ef6:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004efa:	b672      	cpsid	i
 8004efc:	f383 8811 	msr	BASEPRI, r3
 8004f00:	f3bf 8f6f 	isb	sy
 8004f04:	f3bf 8f4f 	dsb	sy
 8004f08:	b662      	cpsie	i
 8004f0a:	60fb      	str	r3, [r7, #12]
}
 8004f0c:	bf00      	nop
 8004f0e:	bf00      	nop
 8004f10:	e7fd      	b.n	8004f0e <xTaskRemoveFromEventList+0x2e>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8004f12:	6a3b      	ldr	r3, [r7, #32]
 8004f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f16:	61fb      	str	r3, [r7, #28]
 8004f18:	6a3b      	ldr	r3, [r7, #32]
 8004f1a:	69db      	ldr	r3, [r3, #28]
 8004f1c:	6a3a      	ldr	r2, [r7, #32]
 8004f1e:	6a12      	ldr	r2, [r2, #32]
 8004f20:	609a      	str	r2, [r3, #8]
 8004f22:	6a3b      	ldr	r3, [r7, #32]
 8004f24:	6a1b      	ldr	r3, [r3, #32]
 8004f26:	6a3a      	ldr	r2, [r7, #32]
 8004f28:	69d2      	ldr	r2, [r2, #28]
 8004f2a:	605a      	str	r2, [r3, #4]
 8004f2c:	69fb      	ldr	r3, [r7, #28]
 8004f2e:	685a      	ldr	r2, [r3, #4]
 8004f30:	6a3b      	ldr	r3, [r7, #32]
 8004f32:	3318      	adds	r3, #24
 8004f34:	429a      	cmp	r2, r3
 8004f36:	d103      	bne.n	8004f40 <xTaskRemoveFromEventList+0x60>
 8004f38:	6a3b      	ldr	r3, [r7, #32]
 8004f3a:	6a1a      	ldr	r2, [r3, #32]
 8004f3c:	69fb      	ldr	r3, [r7, #28]
 8004f3e:	605a      	str	r2, [r3, #4]
 8004f40:	6a3b      	ldr	r3, [r7, #32]
 8004f42:	2200      	movs	r2, #0
 8004f44:	629a      	str	r2, [r3, #40]	@ 0x28
 8004f46:	69fb      	ldr	r3, [r7, #28]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	1e5a      	subs	r2, r3, #1
 8004f4c:	69fb      	ldr	r3, [r7, #28]
 8004f4e:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8004f50:	4b4b      	ldr	r3, [pc, #300]	@ (8005080 <xTaskRemoveFromEventList+0x1a0>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d160      	bne.n	800501a <xTaskRemoveFromEventList+0x13a>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8004f58:	6a3b      	ldr	r3, [r7, #32]
 8004f5a:	695b      	ldr	r3, [r3, #20]
 8004f5c:	617b      	str	r3, [r7, #20]
 8004f5e:	6a3b      	ldr	r3, [r7, #32]
 8004f60:	689b      	ldr	r3, [r3, #8]
 8004f62:	6a3a      	ldr	r2, [r7, #32]
 8004f64:	68d2      	ldr	r2, [r2, #12]
 8004f66:	609a      	str	r2, [r3, #8]
 8004f68:	6a3b      	ldr	r3, [r7, #32]
 8004f6a:	68db      	ldr	r3, [r3, #12]
 8004f6c:	6a3a      	ldr	r2, [r7, #32]
 8004f6e:	6892      	ldr	r2, [r2, #8]
 8004f70:	605a      	str	r2, [r3, #4]
 8004f72:	697b      	ldr	r3, [r7, #20]
 8004f74:	685a      	ldr	r2, [r3, #4]
 8004f76:	6a3b      	ldr	r3, [r7, #32]
 8004f78:	3304      	adds	r3, #4
 8004f7a:	429a      	cmp	r2, r3
 8004f7c:	d103      	bne.n	8004f86 <xTaskRemoveFromEventList+0xa6>
 8004f7e:	6a3b      	ldr	r3, [r7, #32]
 8004f80:	68da      	ldr	r2, [r3, #12]
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	605a      	str	r2, [r3, #4]
 8004f86:	6a3b      	ldr	r3, [r7, #32]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	615a      	str	r2, [r3, #20]
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	1e5a      	subs	r2, r3, #1
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8004f96:	6a3b      	ldr	r3, [r7, #32]
 8004f98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	409a      	lsls	r2, r3
 8004f9e:	4b39      	ldr	r3, [pc, #228]	@ (8005084 <xTaskRemoveFromEventList+0x1a4>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	4a37      	ldr	r2, [pc, #220]	@ (8005084 <xTaskRemoveFromEventList+0x1a4>)
 8004fa6:	6013      	str	r3, [r2, #0]
 8004fa8:	6a3b      	ldr	r3, [r7, #32]
 8004faa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fac:	4936      	ldr	r1, [pc, #216]	@ (8005088 <xTaskRemoveFromEventList+0x1a8>)
 8004fae:	4613      	mov	r3, r2
 8004fb0:	009b      	lsls	r3, r3, #2
 8004fb2:	4413      	add	r3, r2
 8004fb4:	009b      	lsls	r3, r3, #2
 8004fb6:	440b      	add	r3, r1
 8004fb8:	3304      	adds	r3, #4
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	613b      	str	r3, [r7, #16]
 8004fbe:	6a3b      	ldr	r3, [r7, #32]
 8004fc0:	693a      	ldr	r2, [r7, #16]
 8004fc2:	609a      	str	r2, [r3, #8]
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	689a      	ldr	r2, [r3, #8]
 8004fc8:	6a3b      	ldr	r3, [r7, #32]
 8004fca:	60da      	str	r2, [r3, #12]
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	6a3a      	ldr	r2, [r7, #32]
 8004fd2:	3204      	adds	r2, #4
 8004fd4:	605a      	str	r2, [r3, #4]
 8004fd6:	6a3b      	ldr	r3, [r7, #32]
 8004fd8:	1d1a      	adds	r2, r3, #4
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	609a      	str	r2, [r3, #8]
 8004fde:	6a3b      	ldr	r3, [r7, #32]
 8004fe0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fe2:	4613      	mov	r3, r2
 8004fe4:	009b      	lsls	r3, r3, #2
 8004fe6:	4413      	add	r3, r2
 8004fe8:	009b      	lsls	r3, r3, #2
 8004fea:	4a27      	ldr	r2, [pc, #156]	@ (8005088 <xTaskRemoveFromEventList+0x1a8>)
 8004fec:	441a      	add	r2, r3
 8004fee:	6a3b      	ldr	r3, [r7, #32]
 8004ff0:	615a      	str	r2, [r3, #20]
 8004ff2:	6a3b      	ldr	r3, [r7, #32]
 8004ff4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ff6:	4924      	ldr	r1, [pc, #144]	@ (8005088 <xTaskRemoveFromEventList+0x1a8>)
 8004ff8:	4613      	mov	r3, r2
 8004ffa:	009b      	lsls	r3, r3, #2
 8004ffc:	4413      	add	r3, r2
 8004ffe:	009b      	lsls	r3, r3, #2
 8005000:	440b      	add	r3, r1
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	6a3a      	ldr	r2, [r7, #32]
 8005006:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005008:	1c59      	adds	r1, r3, #1
 800500a:	481f      	ldr	r0, [pc, #124]	@ (8005088 <xTaskRemoveFromEventList+0x1a8>)
 800500c:	4613      	mov	r3, r2
 800500e:	009b      	lsls	r3, r3, #2
 8005010:	4413      	add	r3, r2
 8005012:	009b      	lsls	r3, r3, #2
 8005014:	4403      	add	r3, r0
 8005016:	6019      	str	r1, [r3, #0]
 8005018:	e01b      	b.n	8005052 <xTaskRemoveFromEventList+0x172>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800501a:	4b1c      	ldr	r3, [pc, #112]	@ (800508c <xTaskRemoveFromEventList+0x1ac>)
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	61bb      	str	r3, [r7, #24]
 8005020:	6a3b      	ldr	r3, [r7, #32]
 8005022:	69ba      	ldr	r2, [r7, #24]
 8005024:	61da      	str	r2, [r3, #28]
 8005026:	69bb      	ldr	r3, [r7, #24]
 8005028:	689a      	ldr	r2, [r3, #8]
 800502a:	6a3b      	ldr	r3, [r7, #32]
 800502c:	621a      	str	r2, [r3, #32]
 800502e:	69bb      	ldr	r3, [r7, #24]
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	6a3a      	ldr	r2, [r7, #32]
 8005034:	3218      	adds	r2, #24
 8005036:	605a      	str	r2, [r3, #4]
 8005038:	6a3b      	ldr	r3, [r7, #32]
 800503a:	f103 0218 	add.w	r2, r3, #24
 800503e:	69bb      	ldr	r3, [r7, #24]
 8005040:	609a      	str	r2, [r3, #8]
 8005042:	6a3b      	ldr	r3, [r7, #32]
 8005044:	4a11      	ldr	r2, [pc, #68]	@ (800508c <xTaskRemoveFromEventList+0x1ac>)
 8005046:	629a      	str	r2, [r3, #40]	@ 0x28
 8005048:	4b10      	ldr	r3, [pc, #64]	@ (800508c <xTaskRemoveFromEventList+0x1ac>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	3301      	adds	r3, #1
 800504e:	4a0f      	ldr	r2, [pc, #60]	@ (800508c <xTaskRemoveFromEventList+0x1ac>)
 8005050:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005052:	6a3b      	ldr	r3, [r7, #32]
 8005054:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005056:	4b0e      	ldr	r3, [pc, #56]	@ (8005090 <xTaskRemoveFromEventList+0x1b0>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800505c:	429a      	cmp	r2, r3
 800505e:	d905      	bls.n	800506c <xTaskRemoveFromEventList+0x18c>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 8005060:	2301      	movs	r3, #1
 8005062:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 8005064:	4b0b      	ldr	r3, [pc, #44]	@ (8005094 <xTaskRemoveFromEventList+0x1b4>)
 8005066:	2201      	movs	r2, #1
 8005068:	601a      	str	r2, [r3, #0]
 800506a:	e001      	b.n	8005070 <xTaskRemoveFromEventList+0x190>
        }
        else
        {
            xReturn = pdFALSE;
 800506c:	2300      	movs	r3, #0
 800506e:	627b      	str	r3, [r7, #36]	@ 0x24
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
    return xReturn;
 8005070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005072:	4618      	mov	r0, r3
 8005074:	372c      	adds	r7, #44	@ 0x2c
 8005076:	46bd      	mov	sp, r7
 8005078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507c:	4770      	bx	lr
 800507e:	bf00      	nop
 8005080:	2000039c 	.word	0x2000039c
 8005084:	2000037c 	.word	0x2000037c
 8005088:	200002a0 	.word	0x200002a0
 800508c:	20000334 	.word	0x20000334
 8005090:	2000029c 	.word	0x2000029c
 8005094:	20000388 	.word	0x20000388

08005098 <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005098:	b480      	push	{r7}
 800509a:	b083      	sub	sp, #12
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80050a0:	4b06      	ldr	r3, [pc, #24]	@ (80050bc <vTaskInternalSetTimeOutState+0x24>)
 80050a2:	681a      	ldr	r2, [r3, #0]
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80050a8:	4b05      	ldr	r3, [pc, #20]	@ (80050c0 <vTaskInternalSetTimeOutState+0x28>)
 80050aa:	681a      	ldr	r2, [r3, #0]
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
}
 80050b0:	bf00      	nop
 80050b2:	370c      	adds	r7, #12
 80050b4:	46bd      	mov	sp, r7
 80050b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ba:	4770      	bx	lr
 80050bc:	2000038c 	.word	0x2000038c
 80050c0:	20000378 	.word	0x20000378

080050c4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b088      	sub	sp, #32
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
 80050cc:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d10d      	bne.n	80050f0 <xTaskCheckForTimeOut+0x2c>
    __asm volatile
 80050d4:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80050d8:	b672      	cpsid	i
 80050da:	f383 8811 	msr	BASEPRI, r3
 80050de:	f3bf 8f6f 	isb	sy
 80050e2:	f3bf 8f4f 	dsb	sy
 80050e6:	b662      	cpsie	i
 80050e8:	613b      	str	r3, [r7, #16]
}
 80050ea:	bf00      	nop
 80050ec:	bf00      	nop
 80050ee:	e7fd      	b.n	80050ec <xTaskCheckForTimeOut+0x28>
    configASSERT( pxTicksToWait );
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d10d      	bne.n	8005112 <xTaskCheckForTimeOut+0x4e>
    __asm volatile
 80050f6:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80050fa:	b672      	cpsid	i
 80050fc:	f383 8811 	msr	BASEPRI, r3
 8005100:	f3bf 8f6f 	isb	sy
 8005104:	f3bf 8f4f 	dsb	sy
 8005108:	b662      	cpsie	i
 800510a:	60fb      	str	r3, [r7, #12]
}
 800510c:	bf00      	nop
 800510e:	bf00      	nop
 8005110:	e7fd      	b.n	800510e <xTaskCheckForTimeOut+0x4a>

    taskENTER_CRITICAL();
 8005112:	f000 ffdf 	bl	80060d4 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8005116:	4b1f      	ldr	r3, [pc, #124]	@ (8005194 <xTaskCheckForTimeOut+0xd0>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	69ba      	ldr	r2, [r7, #24]
 8005122:	1ad3      	subs	r3, r2, r3
 8005124:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800512e:	d102      	bne.n	8005136 <xTaskCheckForTimeOut+0x72>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8005130:	2300      	movs	r3, #0
 8005132:	61fb      	str	r3, [r7, #28]
 8005134:	e026      	b.n	8005184 <xTaskCheckForTimeOut+0xc0>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681a      	ldr	r2, [r3, #0]
 800513a:	4b17      	ldr	r3, [pc, #92]	@ (8005198 <xTaskCheckForTimeOut+0xd4>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	429a      	cmp	r2, r3
 8005140:	d00a      	beq.n	8005158 <xTaskCheckForTimeOut+0x94>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	685b      	ldr	r3, [r3, #4]
 8005146:	69ba      	ldr	r2, [r7, #24]
 8005148:	429a      	cmp	r2, r3
 800514a:	d305      	bcc.n	8005158 <xTaskCheckForTimeOut+0x94>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 800514c:	2301      	movs	r3, #1
 800514e:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	2200      	movs	r2, #0
 8005154:	601a      	str	r2, [r3, #0]
 8005156:	e015      	b.n	8005184 <xTaskCheckForTimeOut+0xc0>
        }
        else if( xElapsedTime < *pxTicksToWait )
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	697a      	ldr	r2, [r7, #20]
 800515e:	429a      	cmp	r2, r3
 8005160:	d20b      	bcs.n	800517a <xTaskCheckForTimeOut+0xb6>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	681a      	ldr	r2, [r3, #0]
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	1ad2      	subs	r2, r2, r3
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f7ff ff92 	bl	8005098 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8005174:	2300      	movs	r3, #0
 8005176:	61fb      	str	r3, [r7, #28]
 8005178:	e004      	b.n	8005184 <xTaskCheckForTimeOut+0xc0>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	2200      	movs	r2, #0
 800517e:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8005180:	2301      	movs	r3, #1
 8005182:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8005184:	f000 ffdc 	bl	8006140 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );

    return xReturn;
 8005188:	69fb      	ldr	r3, [r7, #28]
}
 800518a:	4618      	mov	r0, r3
 800518c:	3720      	adds	r7, #32
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}
 8005192:	bf00      	nop
 8005194:	20000378 	.word	0x20000378
 8005198:	2000038c 	.word	0x2000038c

0800519c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800519c:	b480      	push	{r7}
 800519e:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 80051a0:	4b03      	ldr	r3, [pc, #12]	@ (80051b0 <vTaskMissedYield+0x14>)
 80051a2:	2201      	movs	r2, #1
 80051a4:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
}
 80051a6:	bf00      	nop
 80051a8:	46bd      	mov	sp, r7
 80051aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ae:	4770      	bx	lr
 80051b0:	20000388 	.word	0x20000388

080051b4 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b082      	sub	sp, #8
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80051bc:	f000 f852 	bl	8005264 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 80051c0:	4b06      	ldr	r3, [pc, #24]	@ (80051dc <prvIdleTask+0x28>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	2b01      	cmp	r3, #1
 80051c6:	d9f9      	bls.n	80051bc <prvIdleTask+0x8>
            {
                taskYIELD();
 80051c8:	4b05      	ldr	r3, [pc, #20]	@ (80051e0 <prvIdleTask+0x2c>)
 80051ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051ce:	601a      	str	r2, [r3, #0]
 80051d0:	f3bf 8f4f 	dsb	sy
 80051d4:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80051d8:	e7f0      	b.n	80051bc <prvIdleTask+0x8>
 80051da:	bf00      	nop
 80051dc:	200002a0 	.word	0x200002a0
 80051e0:	e000ed04 	.word	0xe000ed04

080051e4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b082      	sub	sp, #8
 80051e8:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80051ea:	2300      	movs	r3, #0
 80051ec:	607b      	str	r3, [r7, #4]
 80051ee:	e00c      	b.n	800520a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80051f0:	687a      	ldr	r2, [r7, #4]
 80051f2:	4613      	mov	r3, r2
 80051f4:	009b      	lsls	r3, r3, #2
 80051f6:	4413      	add	r3, r2
 80051f8:	009b      	lsls	r3, r3, #2
 80051fa:	4a12      	ldr	r2, [pc, #72]	@ (8005244 <prvInitialiseTaskLists+0x60>)
 80051fc:	4413      	add	r3, r2
 80051fe:	4618      	mov	r0, r3
 8005200:	f7fe fa5b 	bl	80036ba <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	3301      	adds	r3, #1
 8005208:	607b      	str	r3, [r7, #4]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2b04      	cmp	r3, #4
 800520e:	d9ef      	bls.n	80051f0 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8005210:	480d      	ldr	r0, [pc, #52]	@ (8005248 <prvInitialiseTaskLists+0x64>)
 8005212:	f7fe fa52 	bl	80036ba <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8005216:	480d      	ldr	r0, [pc, #52]	@ (800524c <prvInitialiseTaskLists+0x68>)
 8005218:	f7fe fa4f 	bl	80036ba <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800521c:	480c      	ldr	r0, [pc, #48]	@ (8005250 <prvInitialiseTaskLists+0x6c>)
 800521e:	f7fe fa4c 	bl	80036ba <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8005222:	480c      	ldr	r0, [pc, #48]	@ (8005254 <prvInitialiseTaskLists+0x70>)
 8005224:	f7fe fa49 	bl	80036ba <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8005228:	480b      	ldr	r0, [pc, #44]	@ (8005258 <prvInitialiseTaskLists+0x74>)
 800522a:	f7fe fa46 	bl	80036ba <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800522e:	4b0b      	ldr	r3, [pc, #44]	@ (800525c <prvInitialiseTaskLists+0x78>)
 8005230:	4a05      	ldr	r2, [pc, #20]	@ (8005248 <prvInitialiseTaskLists+0x64>)
 8005232:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005234:	4b0a      	ldr	r3, [pc, #40]	@ (8005260 <prvInitialiseTaskLists+0x7c>)
 8005236:	4a05      	ldr	r2, [pc, #20]	@ (800524c <prvInitialiseTaskLists+0x68>)
 8005238:	601a      	str	r2, [r3, #0]
}
 800523a:	bf00      	nop
 800523c:	3708      	adds	r7, #8
 800523e:	46bd      	mov	sp, r7
 8005240:	bd80      	pop	{r7, pc}
 8005242:	bf00      	nop
 8005244:	200002a0 	.word	0x200002a0
 8005248:	20000304 	.word	0x20000304
 800524c:	20000318 	.word	0x20000318
 8005250:	20000334 	.word	0x20000334
 8005254:	20000348 	.word	0x20000348
 8005258:	20000360 	.word	0x20000360
 800525c:	2000032c 	.word	0x2000032c
 8005260:	20000330 	.word	0x20000330

08005264 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b082      	sub	sp, #8
 8005268:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800526a:	e019      	b.n	80052a0 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 800526c:	f000 ff32 	bl	80060d4 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8005270:	4b10      	ldr	r3, [pc, #64]	@ (80052b4 <prvCheckTasksWaitingTermination+0x50>)
 8005272:	68db      	ldr	r3, [r3, #12]
 8005274:	68db      	ldr	r3, [r3, #12]
 8005276:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	3304      	adds	r3, #4
 800527c:	4618      	mov	r0, r3
 800527e:	f7fe fa82 	bl	8003786 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 8005282:	4b0d      	ldr	r3, [pc, #52]	@ (80052b8 <prvCheckTasksWaitingTermination+0x54>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	3b01      	subs	r3, #1
 8005288:	4a0b      	ldr	r2, [pc, #44]	@ (80052b8 <prvCheckTasksWaitingTermination+0x54>)
 800528a:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 800528c:	4b0b      	ldr	r3, [pc, #44]	@ (80052bc <prvCheckTasksWaitingTermination+0x58>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	3b01      	subs	r3, #1
 8005292:	4a0a      	ldr	r2, [pc, #40]	@ (80052bc <prvCheckTasksWaitingTermination+0x58>)
 8005294:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 8005296:	f000 ff53 	bl	8006140 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 800529a:	6878      	ldr	r0, [r7, #4]
 800529c:	f000 f810 	bl	80052c0 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80052a0:	4b06      	ldr	r3, [pc, #24]	@ (80052bc <prvCheckTasksWaitingTermination+0x58>)
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d1e1      	bne.n	800526c <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 80052a8:	bf00      	nop
 80052aa:	bf00      	nop
 80052ac:	3708      	adds	r7, #8
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bd80      	pop	{r7, pc}
 80052b2:	bf00      	nop
 80052b4:	20000348 	.word	0x20000348
 80052b8:	20000374 	.word	0x20000374
 80052bc:	2000035c 	.word	0x2000035c

080052c0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b082      	sub	sp, #8
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052cc:	4618      	mov	r0, r3
 80052ce:	f001 f973 	bl	80065b8 <vPortFree>
            vPortFree( pxTCB );
 80052d2:	6878      	ldr	r0, [r7, #4]
 80052d4:	f001 f970 	bl	80065b8 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80052d8:	bf00      	nop
 80052da:	3708      	adds	r7, #8
 80052dc:	46bd      	mov	sp, r7
 80052de:	bd80      	pop	{r7, pc}

080052e0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80052e0:	b480      	push	{r7}
 80052e2:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80052e4:	4b0a      	ldr	r3, [pc, #40]	@ (8005310 <prvResetNextTaskUnblockTime+0x30>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d104      	bne.n	80052f8 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80052ee:	4b09      	ldr	r3, [pc, #36]	@ (8005314 <prvResetNextTaskUnblockTime+0x34>)
 80052f0:	f04f 32ff 	mov.w	r2, #4294967295
 80052f4:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80052f6:	e005      	b.n	8005304 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80052f8:	4b05      	ldr	r3, [pc, #20]	@ (8005310 <prvResetNextTaskUnblockTime+0x30>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	68db      	ldr	r3, [r3, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a04      	ldr	r2, [pc, #16]	@ (8005314 <prvResetNextTaskUnblockTime+0x34>)
 8005302:	6013      	str	r3, [r2, #0]
}
 8005304:	bf00      	nop
 8005306:	46bd      	mov	sp, r7
 8005308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530c:	4770      	bx	lr
 800530e:	bf00      	nop
 8005310:	2000032c 	.word	0x2000032c
 8005314:	20000394 	.word	0x20000394

08005318 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8005318:	b480      	push	{r7}
 800531a:	b083      	sub	sp, #12
 800531c:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 800531e:	4b0b      	ldr	r3, [pc, #44]	@ (800534c <xTaskGetSchedulerState+0x34>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d102      	bne.n	800532c <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8005326:	2301      	movs	r3, #1
 8005328:	607b      	str	r3, [r7, #4]
 800532a:	e008      	b.n	800533e <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800532c:	4b08      	ldr	r3, [pc, #32]	@ (8005350 <xTaskGetSchedulerState+0x38>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d102      	bne.n	800533a <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 8005334:	2302      	movs	r3, #2
 8005336:	607b      	str	r3, [r7, #4]
 8005338:	e001      	b.n	800533e <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 800533a:	2300      	movs	r3, #0
 800533c:	607b      	str	r3, [r7, #4]
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );

        return xReturn;
 800533e:	687b      	ldr	r3, [r7, #4]
    }
 8005340:	4618      	mov	r0, r3
 8005342:	370c      	adds	r7, #12
 8005344:	46bd      	mov	sp, r7
 8005346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534a:	4770      	bx	lr
 800534c:	20000380 	.word	0x20000380
 8005350:	2000039c 	.word	0x2000039c

08005354 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 8005354:	b580      	push	{r7, lr}
 8005356:	b086      	sub	sp, #24
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8005360:	2300      	movs	r3, #0
 8005362:	617b      	str	r3, [r7, #20]

        traceENTER_xTaskPriorityInherit( pxMutexHolder );

        /* If the mutex is taken by an interrupt, the mutex holder is NULL. Priority
         * inheritance is not applied in this scenario. */
        if( pxMutexHolder != NULL )
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2b00      	cmp	r3, #0
 8005368:	f000 8089 	beq.w	800547e <xTaskPriorityInherit+0x12a>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800536c:	693b      	ldr	r3, [r7, #16]
 800536e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005370:	4b45      	ldr	r3, [pc, #276]	@ (8005488 <xTaskPriorityInherit+0x134>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005376:	429a      	cmp	r2, r3
 8005378:	d278      	bcs.n	800546c <xTaskPriorityInherit+0x118>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 800537a:	693b      	ldr	r3, [r7, #16]
 800537c:	699b      	ldr	r3, [r3, #24]
 800537e:	2b00      	cmp	r3, #0
 8005380:	db06      	blt.n	8005390 <xTaskPriorityInherit+0x3c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority );
 8005382:	4b41      	ldr	r3, [pc, #260]	@ (8005488 <xTaskPriorityInherit+0x134>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005388:	f1c3 0205 	rsb	r2, r3, #5
 800538c:	693b      	ldr	r3, [r7, #16]
 800538e:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005390:	693b      	ldr	r3, [r7, #16]
 8005392:	6959      	ldr	r1, [r3, #20]
 8005394:	693b      	ldr	r3, [r7, #16]
 8005396:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005398:	4613      	mov	r3, r2
 800539a:	009b      	lsls	r3, r3, #2
 800539c:	4413      	add	r3, r2
 800539e:	009b      	lsls	r3, r3, #2
 80053a0:	4a3a      	ldr	r2, [pc, #232]	@ (800548c <xTaskPriorityInherit+0x138>)
 80053a2:	4413      	add	r3, r2
 80053a4:	4299      	cmp	r1, r3
 80053a6:	d159      	bne.n	800545c <xTaskPriorityInherit+0x108>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80053a8:	693b      	ldr	r3, [r7, #16]
 80053aa:	3304      	adds	r3, #4
 80053ac:	4618      	mov	r0, r3
 80053ae:	f7fe f9ea 	bl	8003786 <uxListRemove>
 80053b2:	4603      	mov	r3, r0
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d10a      	bne.n	80053ce <xTaskPriorityInherit+0x7a>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80053b8:	693b      	ldr	r3, [r7, #16]
 80053ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053bc:	2201      	movs	r2, #1
 80053be:	fa02 f303 	lsl.w	r3, r2, r3
 80053c2:	43da      	mvns	r2, r3
 80053c4:	4b32      	ldr	r3, [pc, #200]	@ (8005490 <xTaskPriorityInherit+0x13c>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4013      	ands	r3, r2
 80053ca:	4a31      	ldr	r2, [pc, #196]	@ (8005490 <xTaskPriorityInherit+0x13c>)
 80053cc:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80053ce:	4b2e      	ldr	r3, [pc, #184]	@ (8005488 <xTaskPriorityInherit+0x134>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053d4:	693b      	ldr	r3, [r7, #16]
 80053d6:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 80053d8:	693b      	ldr	r3, [r7, #16]
 80053da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053dc:	2201      	movs	r2, #1
 80053de:	409a      	lsls	r2, r3
 80053e0:	4b2b      	ldr	r3, [pc, #172]	@ (8005490 <xTaskPriorityInherit+0x13c>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4313      	orrs	r3, r2
 80053e6:	4a2a      	ldr	r2, [pc, #168]	@ (8005490 <xTaskPriorityInherit+0x13c>)
 80053e8:	6013      	str	r3, [r2, #0]
 80053ea:	693b      	ldr	r3, [r7, #16]
 80053ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053ee:	4927      	ldr	r1, [pc, #156]	@ (800548c <xTaskPriorityInherit+0x138>)
 80053f0:	4613      	mov	r3, r2
 80053f2:	009b      	lsls	r3, r3, #2
 80053f4:	4413      	add	r3, r2
 80053f6:	009b      	lsls	r3, r3, #2
 80053f8:	440b      	add	r3, r1
 80053fa:	3304      	adds	r3, #4
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	60fb      	str	r3, [r7, #12]
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	68fa      	ldr	r2, [r7, #12]
 8005404:	609a      	str	r2, [r3, #8]
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	689a      	ldr	r2, [r3, #8]
 800540a:	693b      	ldr	r3, [r7, #16]
 800540c:	60da      	str	r2, [r3, #12]
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	689b      	ldr	r3, [r3, #8]
 8005412:	693a      	ldr	r2, [r7, #16]
 8005414:	3204      	adds	r2, #4
 8005416:	605a      	str	r2, [r3, #4]
 8005418:	693b      	ldr	r3, [r7, #16]
 800541a:	1d1a      	adds	r2, r3, #4
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	609a      	str	r2, [r3, #8]
 8005420:	693b      	ldr	r3, [r7, #16]
 8005422:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005424:	4613      	mov	r3, r2
 8005426:	009b      	lsls	r3, r3, #2
 8005428:	4413      	add	r3, r2
 800542a:	009b      	lsls	r3, r3, #2
 800542c:	4a17      	ldr	r2, [pc, #92]	@ (800548c <xTaskPriorityInherit+0x138>)
 800542e:	441a      	add	r2, r3
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	615a      	str	r2, [r3, #20]
 8005434:	693b      	ldr	r3, [r7, #16]
 8005436:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005438:	4914      	ldr	r1, [pc, #80]	@ (800548c <xTaskPriorityInherit+0x138>)
 800543a:	4613      	mov	r3, r2
 800543c:	009b      	lsls	r3, r3, #2
 800543e:	4413      	add	r3, r2
 8005440:	009b      	lsls	r3, r3, #2
 8005442:	440b      	add	r3, r1
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	693a      	ldr	r2, [r7, #16]
 8005448:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800544a:	1c59      	adds	r1, r3, #1
 800544c:	480f      	ldr	r0, [pc, #60]	@ (800548c <xTaskPriorityInherit+0x138>)
 800544e:	4613      	mov	r3, r2
 8005450:	009b      	lsls	r3, r3, #2
 8005452:	4413      	add	r3, r2
 8005454:	009b      	lsls	r3, r3, #2
 8005456:	4403      	add	r3, r0
 8005458:	6019      	str	r1, [r3, #0]
 800545a:	e004      	b.n	8005466 <xTaskPriorityInherit+0x112>
                    #endif /* if ( configNUMBER_OF_CORES > 1 ) */
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800545c:	4b0a      	ldr	r3, [pc, #40]	@ (8005488 <xTaskPriorityInherit+0x134>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005462:	693b      	ldr	r3, [r7, #16]
 8005464:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 8005466:	2301      	movs	r3, #1
 8005468:	617b      	str	r3, [r7, #20]
 800546a:	e008      	b.n	800547e <xTaskPriorityInherit+0x12a>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800546c:	693b      	ldr	r3, [r7, #16]
 800546e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005470:	4b05      	ldr	r3, [pc, #20]	@ (8005488 <xTaskPriorityInherit+0x134>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005476:	429a      	cmp	r2, r3
 8005478:	d201      	bcs.n	800547e <xTaskPriorityInherit+0x12a>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 800547a:	2301      	movs	r3, #1
 800547c:	617b      	str	r3, [r7, #20]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityInherit( xReturn );

        return xReturn;
 800547e:	697b      	ldr	r3, [r7, #20]
    }
 8005480:	4618      	mov	r0, r3
 8005482:	3718      	adds	r7, #24
 8005484:	46bd      	mov	sp, r7
 8005486:	bd80      	pop	{r7, pc}
 8005488:	2000029c 	.word	0x2000029c
 800548c:	200002a0 	.word	0x200002a0
 8005490:	2000037c 	.word	0x2000037c

08005494 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8005494:	b580      	push	{r7, lr}
 8005496:	b088      	sub	sp, #32
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 80054a0:	2300      	movs	r3, #0
 80054a2:	61fb      	str	r3, [r7, #28]

        traceENTER_xTaskPriorityDisinherit( pxMutexHolder );

        if( pxMutexHolder != NULL )
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	f000 8094 	beq.w	80055d4 <xTaskPriorityDisinherit+0x140>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 80054ac:	4b4c      	ldr	r3, [pc, #304]	@ (80055e0 <xTaskPriorityDisinherit+0x14c>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	69ba      	ldr	r2, [r7, #24]
 80054b2:	429a      	cmp	r2, r3
 80054b4:	d00d      	beq.n	80054d2 <xTaskPriorityDisinherit+0x3e>
    __asm volatile
 80054b6:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80054ba:	b672      	cpsid	i
 80054bc:	f383 8811 	msr	BASEPRI, r3
 80054c0:	f3bf 8f6f 	isb	sy
 80054c4:	f3bf 8f4f 	dsb	sy
 80054c8:	b662      	cpsie	i
 80054ca:	613b      	str	r3, [r7, #16]
}
 80054cc:	bf00      	nop
 80054ce:	bf00      	nop
 80054d0:	e7fd      	b.n	80054ce <xTaskPriorityDisinherit+0x3a>
            configASSERT( pxTCB->uxMutexesHeld );
 80054d2:	69bb      	ldr	r3, [r7, #24]
 80054d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d10d      	bne.n	80054f6 <xTaskPriorityDisinherit+0x62>
    __asm volatile
 80054da:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80054de:	b672      	cpsid	i
 80054e0:	f383 8811 	msr	BASEPRI, r3
 80054e4:	f3bf 8f6f 	isb	sy
 80054e8:	f3bf 8f4f 	dsb	sy
 80054ec:	b662      	cpsie	i
 80054ee:	60fb      	str	r3, [r7, #12]
}
 80054f0:	bf00      	nop
 80054f2:	bf00      	nop
 80054f4:	e7fd      	b.n	80054f2 <xTaskPriorityDisinherit+0x5e>
            ( pxTCB->uxMutexesHeld )--;
 80054f6:	69bb      	ldr	r3, [r7, #24]
 80054f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054fa:	1e5a      	subs	r2, r3, #1
 80054fc:	69bb      	ldr	r3, [r7, #24]
 80054fe:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005500:	69bb      	ldr	r3, [r7, #24]
 8005502:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005504:	69bb      	ldr	r3, [r7, #24]
 8005506:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005508:	429a      	cmp	r2, r3
 800550a:	d063      	beq.n	80055d4 <xTaskPriorityDisinherit+0x140>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800550c:	69bb      	ldr	r3, [r7, #24]
 800550e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005510:	2b00      	cmp	r3, #0
 8005512:	d15f      	bne.n	80055d4 <xTaskPriorityDisinherit+0x140>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005514:	69bb      	ldr	r3, [r7, #24]
 8005516:	3304      	adds	r3, #4
 8005518:	4618      	mov	r0, r3
 800551a:	f7fe f934 	bl	8003786 <uxListRemove>
 800551e:	4603      	mov	r3, r0
 8005520:	2b00      	cmp	r3, #0
 8005522:	d10a      	bne.n	800553a <xTaskPriorityDisinherit+0xa6>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8005524:	69bb      	ldr	r3, [r7, #24]
 8005526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005528:	2201      	movs	r2, #1
 800552a:	fa02 f303 	lsl.w	r3, r2, r3
 800552e:	43da      	mvns	r2, r3
 8005530:	4b2c      	ldr	r3, [pc, #176]	@ (80055e4 <xTaskPriorityDisinherit+0x150>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4013      	ands	r3, r2
 8005536:	4a2b      	ldr	r2, [pc, #172]	@ (80055e4 <xTaskPriorityDisinherit+0x150>)
 8005538:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 800553a:	69bb      	ldr	r3, [r7, #24]
 800553c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800553e:	69bb      	ldr	r3, [r7, #24]
 8005540:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 8005542:	69bb      	ldr	r3, [r7, #24]
 8005544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005546:	f1c3 0205 	rsb	r2, r3, #5
 800554a:	69bb      	ldr	r3, [r7, #24]
 800554c:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 800554e:	69bb      	ldr	r3, [r7, #24]
 8005550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005552:	2201      	movs	r2, #1
 8005554:	409a      	lsls	r2, r3
 8005556:	4b23      	ldr	r3, [pc, #140]	@ (80055e4 <xTaskPriorityDisinherit+0x150>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	4313      	orrs	r3, r2
 800555c:	4a21      	ldr	r2, [pc, #132]	@ (80055e4 <xTaskPriorityDisinherit+0x150>)
 800555e:	6013      	str	r3, [r2, #0]
 8005560:	69bb      	ldr	r3, [r7, #24]
 8005562:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005564:	4920      	ldr	r1, [pc, #128]	@ (80055e8 <xTaskPriorityDisinherit+0x154>)
 8005566:	4613      	mov	r3, r2
 8005568:	009b      	lsls	r3, r3, #2
 800556a:	4413      	add	r3, r2
 800556c:	009b      	lsls	r3, r3, #2
 800556e:	440b      	add	r3, r1
 8005570:	3304      	adds	r3, #4
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	617b      	str	r3, [r7, #20]
 8005576:	69bb      	ldr	r3, [r7, #24]
 8005578:	697a      	ldr	r2, [r7, #20]
 800557a:	609a      	str	r2, [r3, #8]
 800557c:	697b      	ldr	r3, [r7, #20]
 800557e:	689a      	ldr	r2, [r3, #8]
 8005580:	69bb      	ldr	r3, [r7, #24]
 8005582:	60da      	str	r2, [r3, #12]
 8005584:	697b      	ldr	r3, [r7, #20]
 8005586:	689b      	ldr	r3, [r3, #8]
 8005588:	69ba      	ldr	r2, [r7, #24]
 800558a:	3204      	adds	r2, #4
 800558c:	605a      	str	r2, [r3, #4]
 800558e:	69bb      	ldr	r3, [r7, #24]
 8005590:	1d1a      	adds	r2, r3, #4
 8005592:	697b      	ldr	r3, [r7, #20]
 8005594:	609a      	str	r2, [r3, #8]
 8005596:	69bb      	ldr	r3, [r7, #24]
 8005598:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800559a:	4613      	mov	r3, r2
 800559c:	009b      	lsls	r3, r3, #2
 800559e:	4413      	add	r3, r2
 80055a0:	009b      	lsls	r3, r3, #2
 80055a2:	4a11      	ldr	r2, [pc, #68]	@ (80055e8 <xTaskPriorityDisinherit+0x154>)
 80055a4:	441a      	add	r2, r3
 80055a6:	69bb      	ldr	r3, [r7, #24]
 80055a8:	615a      	str	r2, [r3, #20]
 80055aa:	69bb      	ldr	r3, [r7, #24]
 80055ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055ae:	490e      	ldr	r1, [pc, #56]	@ (80055e8 <xTaskPriorityDisinherit+0x154>)
 80055b0:	4613      	mov	r3, r2
 80055b2:	009b      	lsls	r3, r3, #2
 80055b4:	4413      	add	r3, r2
 80055b6:	009b      	lsls	r3, r3, #2
 80055b8:	440b      	add	r3, r1
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	69ba      	ldr	r2, [r7, #24]
 80055be:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80055c0:	1c59      	adds	r1, r3, #1
 80055c2:	4809      	ldr	r0, [pc, #36]	@ (80055e8 <xTaskPriorityDisinherit+0x154>)
 80055c4:	4613      	mov	r3, r2
 80055c6:	009b      	lsls	r3, r3, #2
 80055c8:	4413      	add	r3, r2
 80055ca:	009b      	lsls	r3, r3, #2
 80055cc:	4403      	add	r3, r0
 80055ce:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 80055d0:	2301      	movs	r3, #1
 80055d2:	61fb      	str	r3, [r7, #28]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityDisinherit( xReturn );

        return xReturn;
 80055d4:	69fb      	ldr	r3, [r7, #28]
    }
 80055d6:	4618      	mov	r0, r3
 80055d8:	3720      	adds	r7, #32
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}
 80055de:	bf00      	nop
 80055e0:	2000029c 	.word	0x2000029c
 80055e4:	2000037c 	.word	0x2000037c
 80055e8:	200002a0 	.word	0x200002a0

080055ec <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b08a      	sub	sp, #40	@ 0x28
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
 80055f4:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	623b      	str	r3, [r7, #32]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80055fa:	2301      	movs	r3, #1
 80055fc:	61fb      	str	r3, [r7, #28]

        traceENTER_vTaskPriorityDisinheritAfterTimeout( pxMutexHolder, uxHighestPriorityWaitingTask );

        if( pxMutexHolder != NULL )
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2b00      	cmp	r3, #0
 8005602:	f000 80aa 	beq.w	800575a <vTaskPriorityDisinheritAfterTimeout+0x16e>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 8005606:	6a3b      	ldr	r3, [r7, #32]
 8005608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800560a:	2b00      	cmp	r3, #0
 800560c:	d10d      	bne.n	800562a <vTaskPriorityDisinheritAfterTimeout+0x3e>
    __asm volatile
 800560e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8005612:	b672      	cpsid	i
 8005614:	f383 8811 	msr	BASEPRI, r3
 8005618:	f3bf 8f6f 	isb	sy
 800561c:	f3bf 8f4f 	dsb	sy
 8005620:	b662      	cpsie	i
 8005622:	613b      	str	r3, [r7, #16]
}
 8005624:	bf00      	nop
 8005626:	bf00      	nop
 8005628:	e7fd      	b.n	8005626 <vTaskPriorityDisinheritAfterTimeout+0x3a>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800562a:	6a3b      	ldr	r3, [r7, #32]
 800562c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800562e:	683a      	ldr	r2, [r7, #0]
 8005630:	429a      	cmp	r2, r3
 8005632:	d902      	bls.n	800563a <vTaskPriorityDisinheritAfterTimeout+0x4e>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	627b      	str	r3, [r7, #36]	@ 0x24
 8005638:	e002      	b.n	8005640 <vTaskPriorityDisinheritAfterTimeout+0x54>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 800563a:	6a3b      	ldr	r3, [r7, #32]
 800563c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800563e:	627b      	str	r3, [r7, #36]	@ 0x24
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 8005640:	6a3b      	ldr	r3, [r7, #32]
 8005642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005644:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005646:	429a      	cmp	r2, r3
 8005648:	f000 8087 	beq.w	800575a <vTaskPriorityDisinheritAfterTimeout+0x16e>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800564c:	6a3b      	ldr	r3, [r7, #32]
 800564e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005650:	69fa      	ldr	r2, [r7, #28]
 8005652:	429a      	cmp	r2, r3
 8005654:	f040 8081 	bne.w	800575a <vTaskPriorityDisinheritAfterTimeout+0x16e>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 8005658:	4b42      	ldr	r3, [pc, #264]	@ (8005764 <vTaskPriorityDisinheritAfterTimeout+0x178>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	6a3a      	ldr	r2, [r7, #32]
 800565e:	429a      	cmp	r2, r3
 8005660:	d10d      	bne.n	800567e <vTaskPriorityDisinheritAfterTimeout+0x92>
    __asm volatile
 8005662:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8005666:	b672      	cpsid	i
 8005668:	f383 8811 	msr	BASEPRI, r3
 800566c:	f3bf 8f6f 	isb	sy
 8005670:	f3bf 8f4f 	dsb	sy
 8005674:	b662      	cpsie	i
 8005676:	60fb      	str	r3, [r7, #12]
}
 8005678:	bf00      	nop
 800567a:	bf00      	nop
 800567c:	e7fd      	b.n	800567a <vTaskPriorityDisinheritAfterTimeout+0x8e>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800567e:	6a3b      	ldr	r3, [r7, #32]
 8005680:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005682:	61bb      	str	r3, [r7, #24]
                    pxTCB->uxPriority = uxPriorityToUse;
 8005684:	6a3b      	ldr	r3, [r7, #32]
 8005686:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005688:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 800568a:	6a3b      	ldr	r3, [r7, #32]
 800568c:	699b      	ldr	r3, [r3, #24]
 800568e:	2b00      	cmp	r3, #0
 8005690:	db04      	blt.n	800569c <vTaskPriorityDisinheritAfterTimeout+0xb0>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse );
 8005692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005694:	f1c3 0205 	rsb	r2, r3, #5
 8005698:	6a3b      	ldr	r3, [r7, #32]
 800569a:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800569c:	6a3b      	ldr	r3, [r7, #32]
 800569e:	6959      	ldr	r1, [r3, #20]
 80056a0:	69ba      	ldr	r2, [r7, #24]
 80056a2:	4613      	mov	r3, r2
 80056a4:	009b      	lsls	r3, r3, #2
 80056a6:	4413      	add	r3, r2
 80056a8:	009b      	lsls	r3, r3, #2
 80056aa:	4a2f      	ldr	r2, [pc, #188]	@ (8005768 <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 80056ac:	4413      	add	r3, r2
 80056ae:	4299      	cmp	r1, r3
 80056b0:	d153      	bne.n	800575a <vTaskPriorityDisinheritAfterTimeout+0x16e>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80056b2:	6a3b      	ldr	r3, [r7, #32]
 80056b4:	3304      	adds	r3, #4
 80056b6:	4618      	mov	r0, r3
 80056b8:	f7fe f865 	bl	8003786 <uxListRemove>
 80056bc:	4603      	mov	r3, r0
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d10a      	bne.n	80056d8 <vTaskPriorityDisinheritAfterTimeout+0xec>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80056c2:	6a3b      	ldr	r3, [r7, #32]
 80056c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056c6:	2201      	movs	r2, #1
 80056c8:	fa02 f303 	lsl.w	r3, r2, r3
 80056cc:	43da      	mvns	r2, r3
 80056ce:	4b27      	ldr	r3, [pc, #156]	@ (800576c <vTaskPriorityDisinheritAfterTimeout+0x180>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4013      	ands	r3, r2
 80056d4:	4a25      	ldr	r2, [pc, #148]	@ (800576c <vTaskPriorityDisinheritAfterTimeout+0x180>)
 80056d6:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 80056d8:	6a3b      	ldr	r3, [r7, #32]
 80056da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056dc:	2201      	movs	r2, #1
 80056de:	409a      	lsls	r2, r3
 80056e0:	4b22      	ldr	r3, [pc, #136]	@ (800576c <vTaskPriorityDisinheritAfterTimeout+0x180>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4313      	orrs	r3, r2
 80056e6:	4a21      	ldr	r2, [pc, #132]	@ (800576c <vTaskPriorityDisinheritAfterTimeout+0x180>)
 80056e8:	6013      	str	r3, [r2, #0]
 80056ea:	6a3b      	ldr	r3, [r7, #32]
 80056ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056ee:	491e      	ldr	r1, [pc, #120]	@ (8005768 <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 80056f0:	4613      	mov	r3, r2
 80056f2:	009b      	lsls	r3, r3, #2
 80056f4:	4413      	add	r3, r2
 80056f6:	009b      	lsls	r3, r3, #2
 80056f8:	440b      	add	r3, r1
 80056fa:	3304      	adds	r3, #4
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	617b      	str	r3, [r7, #20]
 8005700:	6a3b      	ldr	r3, [r7, #32]
 8005702:	697a      	ldr	r2, [r7, #20]
 8005704:	609a      	str	r2, [r3, #8]
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	689a      	ldr	r2, [r3, #8]
 800570a:	6a3b      	ldr	r3, [r7, #32]
 800570c:	60da      	str	r2, [r3, #12]
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	689b      	ldr	r3, [r3, #8]
 8005712:	6a3a      	ldr	r2, [r7, #32]
 8005714:	3204      	adds	r2, #4
 8005716:	605a      	str	r2, [r3, #4]
 8005718:	6a3b      	ldr	r3, [r7, #32]
 800571a:	1d1a      	adds	r2, r3, #4
 800571c:	697b      	ldr	r3, [r7, #20]
 800571e:	609a      	str	r2, [r3, #8]
 8005720:	6a3b      	ldr	r3, [r7, #32]
 8005722:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005724:	4613      	mov	r3, r2
 8005726:	009b      	lsls	r3, r3, #2
 8005728:	4413      	add	r3, r2
 800572a:	009b      	lsls	r3, r3, #2
 800572c:	4a0e      	ldr	r2, [pc, #56]	@ (8005768 <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 800572e:	441a      	add	r2, r3
 8005730:	6a3b      	ldr	r3, [r7, #32]
 8005732:	615a      	str	r2, [r3, #20]
 8005734:	6a3b      	ldr	r3, [r7, #32]
 8005736:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005738:	490b      	ldr	r1, [pc, #44]	@ (8005768 <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 800573a:	4613      	mov	r3, r2
 800573c:	009b      	lsls	r3, r3, #2
 800573e:	4413      	add	r3, r2
 8005740:	009b      	lsls	r3, r3, #2
 8005742:	440b      	add	r3, r1
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	6a3a      	ldr	r2, [r7, #32]
 8005748:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800574a:	1c59      	adds	r1, r3, #1
 800574c:	4806      	ldr	r0, [pc, #24]	@ (8005768 <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 800574e:	4613      	mov	r3, r2
 8005750:	009b      	lsls	r3, r3, #2
 8005752:	4413      	add	r3, r2
 8005754:	009b      	lsls	r3, r3, #2
 8005756:	4403      	add	r3, r0
 8005758:	6019      	str	r1, [r3, #0]
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskPriorityDisinheritAfterTimeout();
    }
 800575a:	bf00      	nop
 800575c:	3728      	adds	r7, #40	@ 0x28
 800575e:	46bd      	mov	sp, r7
 8005760:	bd80      	pop	{r7, pc}
 8005762:	bf00      	nop
 8005764:	2000029c 	.word	0x2000029c
 8005768:	200002a0 	.word	0x200002a0
 800576c:	2000037c 	.word	0x2000037c

08005770 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 8005770:	b480      	push	{r7}
 8005772:	b083      	sub	sp, #12
 8005774:	af00      	add	r7, sp, #0
        TCB_t * pxTCB;

        traceENTER_pvTaskIncrementMutexHeldCount();

        pxTCB = pxCurrentTCB;
 8005776:	4b09      	ldr	r3, [pc, #36]	@ (800579c <pvTaskIncrementMutexHeldCount+0x2c>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	607b      	str	r3, [r7, #4]

        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxTCB != NULL )
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d004      	beq.n	800578c <pvTaskIncrementMutexHeldCount+0x1c>
        {
            ( pxTCB->uxMutexesHeld )++;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005786:	1c5a      	adds	r2, r3, #1
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	64da      	str	r2, [r3, #76]	@ 0x4c
        }

        traceRETURN_pvTaskIncrementMutexHeldCount( pxTCB );

        return pxTCB;
 800578c:	687b      	ldr	r3, [r7, #4]
    }
 800578e:	4618      	mov	r0, r3
 8005790:	370c      	adds	r7, #12
 8005792:	46bd      	mov	sp, r7
 8005794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005798:	4770      	bx	lr
 800579a:	bf00      	nop
 800579c:	2000029c 	.word	0x2000029c

080057a0 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b088      	sub	sp, #32
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
 80057a8:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80057aa:	4b37      	ldr	r3, [pc, #220]	@ (8005888 <prvAddCurrentTaskToDelayedList+0xe8>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 80057b0:	4b36      	ldr	r3, [pc, #216]	@ (800588c <prvAddCurrentTaskToDelayedList+0xec>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 80057b6:	4b36      	ldr	r3, [pc, #216]	@ (8005890 <prvAddCurrentTaskToDelayedList+0xf0>)
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80057bc:	4b35      	ldr	r3, [pc, #212]	@ (8005894 <prvAddCurrentTaskToDelayedList+0xf4>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	3304      	adds	r3, #4
 80057c2:	4618      	mov	r0, r3
 80057c4:	f7fd ffdf 	bl	8003786 <uxListRemove>
 80057c8:	4603      	mov	r3, r0
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d10b      	bne.n	80057e6 <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80057ce:	4b31      	ldr	r3, [pc, #196]	@ (8005894 <prvAddCurrentTaskToDelayedList+0xf4>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057d4:	2201      	movs	r2, #1
 80057d6:	fa02 f303 	lsl.w	r3, r2, r3
 80057da:	43da      	mvns	r2, r3
 80057dc:	4b2e      	ldr	r3, [pc, #184]	@ (8005898 <prvAddCurrentTaskToDelayedList+0xf8>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4013      	ands	r3, r2
 80057e2:	4a2d      	ldr	r2, [pc, #180]	@ (8005898 <prvAddCurrentTaskToDelayedList+0xf8>)
 80057e4:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057ec:	d124      	bne.n	8005838 <prvAddCurrentTaskToDelayedList+0x98>
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d021      	beq.n	8005838 <prvAddCurrentTaskToDelayedList+0x98>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80057f4:	4b29      	ldr	r3, [pc, #164]	@ (800589c <prvAddCurrentTaskToDelayedList+0xfc>)
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	613b      	str	r3, [r7, #16]
 80057fa:	4b26      	ldr	r3, [pc, #152]	@ (8005894 <prvAddCurrentTaskToDelayedList+0xf4>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	693a      	ldr	r2, [r7, #16]
 8005800:	609a      	str	r2, [r3, #8]
 8005802:	4b24      	ldr	r3, [pc, #144]	@ (8005894 <prvAddCurrentTaskToDelayedList+0xf4>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	693a      	ldr	r2, [r7, #16]
 8005808:	6892      	ldr	r2, [r2, #8]
 800580a:	60da      	str	r2, [r3, #12]
 800580c:	4b21      	ldr	r3, [pc, #132]	@ (8005894 <prvAddCurrentTaskToDelayedList+0xf4>)
 800580e:	681a      	ldr	r2, [r3, #0]
 8005810:	693b      	ldr	r3, [r7, #16]
 8005812:	689b      	ldr	r3, [r3, #8]
 8005814:	3204      	adds	r2, #4
 8005816:	605a      	str	r2, [r3, #4]
 8005818:	4b1e      	ldr	r3, [pc, #120]	@ (8005894 <prvAddCurrentTaskToDelayedList+0xf4>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	1d1a      	adds	r2, r3, #4
 800581e:	693b      	ldr	r3, [r7, #16]
 8005820:	609a      	str	r2, [r3, #8]
 8005822:	4b1c      	ldr	r3, [pc, #112]	@ (8005894 <prvAddCurrentTaskToDelayedList+0xf4>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	4a1d      	ldr	r2, [pc, #116]	@ (800589c <prvAddCurrentTaskToDelayedList+0xfc>)
 8005828:	615a      	str	r2, [r3, #20]
 800582a:	4b1c      	ldr	r3, [pc, #112]	@ (800589c <prvAddCurrentTaskToDelayedList+0xfc>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	3301      	adds	r3, #1
 8005830:	4a1a      	ldr	r2, [pc, #104]	@ (800589c <prvAddCurrentTaskToDelayedList+0xfc>)
 8005832:	6013      	str	r3, [r2, #0]
 8005834:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8005836:	e022      	b.n	800587e <prvAddCurrentTaskToDelayedList+0xde>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8005838:	69fa      	ldr	r2, [r7, #28]
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	4413      	add	r3, r2
 800583e:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005840:	4b14      	ldr	r3, [pc, #80]	@ (8005894 <prvAddCurrentTaskToDelayedList+0xf4>)
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	68fa      	ldr	r2, [r7, #12]
 8005846:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8005848:	68fa      	ldr	r2, [r7, #12]
 800584a:	69fb      	ldr	r3, [r7, #28]
 800584c:	429a      	cmp	r2, r3
 800584e:	d207      	bcs.n	8005860 <prvAddCurrentTaskToDelayedList+0xc0>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8005850:	4b10      	ldr	r3, [pc, #64]	@ (8005894 <prvAddCurrentTaskToDelayedList+0xf4>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	3304      	adds	r3, #4
 8005856:	4619      	mov	r1, r3
 8005858:	6978      	ldr	r0, [r7, #20]
 800585a:	f7fd ff5b 	bl	8003714 <vListInsert>
}
 800585e:	e00e      	b.n	800587e <prvAddCurrentTaskToDelayedList+0xde>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8005860:	4b0c      	ldr	r3, [pc, #48]	@ (8005894 <prvAddCurrentTaskToDelayedList+0xf4>)
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	3304      	adds	r3, #4
 8005866:	4619      	mov	r1, r3
 8005868:	69b8      	ldr	r0, [r7, #24]
 800586a:	f7fd ff53 	bl	8003714 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 800586e:	4b0c      	ldr	r3, [pc, #48]	@ (80058a0 <prvAddCurrentTaskToDelayedList+0x100>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	68fa      	ldr	r2, [r7, #12]
 8005874:	429a      	cmp	r2, r3
 8005876:	d202      	bcs.n	800587e <prvAddCurrentTaskToDelayedList+0xde>
                    xNextTaskUnblockTime = xTimeToWake;
 8005878:	4a09      	ldr	r2, [pc, #36]	@ (80058a0 <prvAddCurrentTaskToDelayedList+0x100>)
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	6013      	str	r3, [r2, #0]
}
 800587e:	bf00      	nop
 8005880:	3720      	adds	r7, #32
 8005882:	46bd      	mov	sp, r7
 8005884:	bd80      	pop	{r7, pc}
 8005886:	bf00      	nop
 8005888:	20000378 	.word	0x20000378
 800588c:	2000032c 	.word	0x2000032c
 8005890:	20000330 	.word	0x20000330
 8005894:	2000029c 	.word	0x2000029c
 8005898:	2000037c 	.word	0x2000037c
 800589c:	20000360 	.word	0x20000360
 80058a0:	20000394 	.word	0x20000394

080058a4 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b084      	sub	sp, #16
 80058a8:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 80058aa:	2300      	movs	r3, #0
 80058ac:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80058ae:	f000 fa77 	bl	8005da0 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80058b2:	4b13      	ldr	r3, [pc, #76]	@ (8005900 <xTimerCreateTimerTask+0x5c>)
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d00b      	beq.n	80058d2 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
                #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 80058ba:	4b12      	ldr	r3, [pc, #72]	@ (8005904 <xTimerCreateTimerTask+0x60>)
 80058bc:	9301      	str	r3, [sp, #4]
 80058be:	2304      	movs	r3, #4
 80058c0:	9300      	str	r3, [sp, #0]
 80058c2:	2300      	movs	r3, #0
 80058c4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80058c8:	490f      	ldr	r1, [pc, #60]	@ (8005908 <xTimerCreateTimerTask+0x64>)
 80058ca:	4810      	ldr	r0, [pc, #64]	@ (800590c <xTimerCreateTimerTask+0x68>)
 80058cc:	f7fe fdcf 	bl	800446e <xTaskCreate>
 80058d0:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d10d      	bne.n	80058f4 <xTimerCreateTimerTask+0x50>
    __asm volatile
 80058d8:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80058dc:	b672      	cpsid	i
 80058de:	f383 8811 	msr	BASEPRI, r3
 80058e2:	f3bf 8f6f 	isb	sy
 80058e6:	f3bf 8f4f 	dsb	sy
 80058ea:	b662      	cpsie	i
 80058ec:	603b      	str	r3, [r7, #0]
}
 80058ee:	bf00      	nop
 80058f0:	bf00      	nop
 80058f2:	e7fd      	b.n	80058f0 <xTimerCreateTimerTask+0x4c>

        traceRETURN_xTimerCreateTimerTask( xReturn );

        return xReturn;
 80058f4:	687b      	ldr	r3, [r7, #4]
    }
 80058f6:	4618      	mov	r0, r3
 80058f8:	3708      	adds	r7, #8
 80058fa:	46bd      	mov	sp, r7
 80058fc:	bd80      	pop	{r7, pc}
 80058fe:	bf00      	nop
 8005900:	200003d0 	.word	0x200003d0
 8005904:	200003d4 	.word	0x200003d4
 8005908:	08007290 	.word	0x08007290
 800590c:	080059b5 	.word	0x080059b5

08005910 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8005910:	b580      	push	{r7, lr}
 8005912:	b084      	sub	sp, #16
 8005914:	af00      	add	r7, sp, #0
 8005916:	60f8      	str	r0, [r7, #12]
 8005918:	60b9      	str	r1, [r7, #8]
 800591a:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800591c:	e008      	b.n	8005930 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	699b      	ldr	r3, [r3, #24]
 8005922:	68ba      	ldr	r2, [r7, #8]
 8005924:	4413      	add	r3, r2
 8005926:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	6a1b      	ldr	r3, [r3, #32]
 800592c:	68f8      	ldr	r0, [r7, #12]
 800592e:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	699a      	ldr	r2, [r3, #24]
 8005934:	68bb      	ldr	r3, [r7, #8]
 8005936:	18d1      	adds	r1, r2, r3
 8005938:	68bb      	ldr	r3, [r7, #8]
 800593a:	687a      	ldr	r2, [r7, #4]
 800593c:	68f8      	ldr	r0, [r7, #12]
 800593e:	f000 f8df 	bl	8005b00 <prvInsertTimerInActiveList>
 8005942:	4603      	mov	r3, r0
 8005944:	2b00      	cmp	r3, #0
 8005946:	d1ea      	bne.n	800591e <prvReloadTimer+0xe>
        }
    }
 8005948:	bf00      	nop
 800594a:	bf00      	nop
 800594c:	3710      	adds	r7, #16
 800594e:	46bd      	mov	sp, r7
 8005950:	bd80      	pop	{r7, pc}
	...

08005954 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8005954:	b580      	push	{r7, lr}
 8005956:	b084      	sub	sp, #16
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
 800595c:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800595e:	4b14      	ldr	r3, [pc, #80]	@ (80059b0 <prvProcessExpiredTimer+0x5c>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	68db      	ldr	r3, [r3, #12]
 8005964:	68db      	ldr	r3, [r3, #12]
 8005966:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	3304      	adds	r3, #4
 800596c:	4618      	mov	r0, r3
 800596e:	f7fd ff0a 	bl	8003786 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005978:	f003 0304 	and.w	r3, r3, #4
 800597c:	2b00      	cmp	r3, #0
 800597e:	d005      	beq.n	800598c <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8005980:	683a      	ldr	r2, [r7, #0]
 8005982:	6879      	ldr	r1, [r7, #4]
 8005984:	68f8      	ldr	r0, [r7, #12]
 8005986:	f7ff ffc3 	bl	8005910 <prvReloadTimer>
 800598a:	e008      	b.n	800599e <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005992:	f023 0301 	bic.w	r3, r3, #1
 8005996:	b2da      	uxtb	r2, r3
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	6a1b      	ldr	r3, [r3, #32]
 80059a2:	68f8      	ldr	r0, [r7, #12]
 80059a4:	4798      	blx	r3
    }
 80059a6:	bf00      	nop
 80059a8:	3710      	adds	r7, #16
 80059aa:	46bd      	mov	sp, r7
 80059ac:	bd80      	pop	{r7, pc}
 80059ae:	bf00      	nop
 80059b0:	200003c8 	.word	0x200003c8

080059b4 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b084      	sub	sp, #16
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80059bc:	f107 0308 	add.w	r3, r7, #8
 80059c0:	4618      	mov	r0, r3
 80059c2:	f000 f859 	bl	8005a78 <prvGetNextExpireTime>
 80059c6:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	4619      	mov	r1, r3
 80059cc:	68f8      	ldr	r0, [r7, #12]
 80059ce:	f000 f805 	bl	80059dc <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 80059d2:	f000 f8d7 	bl	8005b84 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80059d6:	bf00      	nop
 80059d8:	e7f0      	b.n	80059bc <prvTimerTask+0x8>
	...

080059dc <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 80059dc:	b580      	push	{r7, lr}
 80059de:	b084      	sub	sp, #16
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
 80059e4:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 80059e6:	f7fe ff5b 	bl	80048a0 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80059ea:	f107 0308 	add.w	r3, r7, #8
 80059ee:	4618      	mov	r0, r3
 80059f0:	f000 f866 	bl	8005ac0 <prvSampleTimeNow>
 80059f4:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d130      	bne.n	8005a5e <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d10a      	bne.n	8005a18 <prvProcessTimerOrBlockTask+0x3c>
 8005a02:	687a      	ldr	r2, [r7, #4]
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	429a      	cmp	r2, r3
 8005a08:	d806      	bhi.n	8005a18 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8005a0a:	f7fe ff57 	bl	80048bc <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005a0e:	68f9      	ldr	r1, [r7, #12]
 8005a10:	6878      	ldr	r0, [r7, #4]
 8005a12:	f7ff ff9f 	bl	8005954 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8005a16:	e024      	b.n	8005a62 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d008      	beq.n	8005a30 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005a1e:	4b13      	ldr	r3, [pc, #76]	@ (8005a6c <prvProcessTimerOrBlockTask+0x90>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d101      	bne.n	8005a2c <prvProcessTimerOrBlockTask+0x50>
 8005a28:	2301      	movs	r3, #1
 8005a2a:	e000      	b.n	8005a2e <prvProcessTimerOrBlockTask+0x52>
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005a30:	4b0f      	ldr	r3, [pc, #60]	@ (8005a70 <prvProcessTimerOrBlockTask+0x94>)
 8005a32:	6818      	ldr	r0, [r3, #0]
 8005a34:	687a      	ldr	r2, [r7, #4]
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	1ad3      	subs	r3, r2, r3
 8005a3a:	683a      	ldr	r2, [r7, #0]
 8005a3c:	4619      	mov	r1, r3
 8005a3e:	f7fe fc2d 	bl	800429c <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8005a42:	f7fe ff3b 	bl	80048bc <xTaskResumeAll>
 8005a46:	4603      	mov	r3, r0
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d10a      	bne.n	8005a62 <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 8005a4c:	4b09      	ldr	r3, [pc, #36]	@ (8005a74 <prvProcessTimerOrBlockTask+0x98>)
 8005a4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a52:	601a      	str	r2, [r3, #0]
 8005a54:	f3bf 8f4f 	dsb	sy
 8005a58:	f3bf 8f6f 	isb	sy
    }
 8005a5c:	e001      	b.n	8005a62 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8005a5e:	f7fe ff2d 	bl	80048bc <xTaskResumeAll>
    }
 8005a62:	bf00      	nop
 8005a64:	3710      	adds	r7, #16
 8005a66:	46bd      	mov	sp, r7
 8005a68:	bd80      	pop	{r7, pc}
 8005a6a:	bf00      	nop
 8005a6c:	200003cc 	.word	0x200003cc
 8005a70:	200003d0 	.word	0x200003d0
 8005a74:	e000ed04 	.word	0xe000ed04

08005a78 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8005a78:	b480      	push	{r7}
 8005a7a:	b085      	sub	sp, #20
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005a80:	4b0e      	ldr	r3, [pc, #56]	@ (8005abc <prvGetNextExpireTime+0x44>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d101      	bne.n	8005a8e <prvGetNextExpireTime+0x16>
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	e000      	b.n	8005a90 <prvGetNextExpireTime+0x18>
 8005a8e:	2200      	movs	r2, #0
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d105      	bne.n	8005aa8 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005a9c:	4b07      	ldr	r3, [pc, #28]	@ (8005abc <prvGetNextExpireTime+0x44>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	68db      	ldr	r3, [r3, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	60fb      	str	r3, [r7, #12]
 8005aa6:	e001      	b.n	8005aac <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8005aac:	68fb      	ldr	r3, [r7, #12]
    }
 8005aae:	4618      	mov	r0, r3
 8005ab0:	3714      	adds	r7, #20
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab8:	4770      	bx	lr
 8005aba:	bf00      	nop
 8005abc:	200003c8 	.word	0x200003c8

08005ac0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b084      	sub	sp, #16
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 8005ac8:	f7ff f802 	bl	8004ad0 <xTaskGetTickCount>
 8005acc:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8005ace:	4b0b      	ldr	r3, [pc, #44]	@ (8005afc <prvSampleTimeNow+0x3c>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	68fa      	ldr	r2, [r7, #12]
 8005ad4:	429a      	cmp	r2, r3
 8005ad6:	d205      	bcs.n	8005ae4 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8005ad8:	f000 f93c 	bl	8005d54 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	601a      	str	r2, [r3, #0]
 8005ae2:	e002      	b.n	8005aea <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8005aea:	4a04      	ldr	r2, [pc, #16]	@ (8005afc <prvSampleTimeNow+0x3c>)
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8005af0:	68fb      	ldr	r3, [r7, #12]
    }
 8005af2:	4618      	mov	r0, r3
 8005af4:	3710      	adds	r7, #16
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}
 8005afa:	bf00      	nop
 8005afc:	200003d8 	.word	0x200003d8

08005b00 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b086      	sub	sp, #24
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	60f8      	str	r0, [r7, #12]
 8005b08:	60b9      	str	r1, [r7, #8]
 8005b0a:	607a      	str	r2, [r7, #4]
 8005b0c:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8005b0e:	2300      	movs	r3, #0
 8005b10:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	68ba      	ldr	r2, [r7, #8]
 8005b16:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	68fa      	ldr	r2, [r7, #12]
 8005b1c:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8005b1e:	68ba      	ldr	r2, [r7, #8]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	429a      	cmp	r2, r3
 8005b24:	d812      	bhi.n	8005b4c <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 8005b26:	687a      	ldr	r2, [r7, #4]
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	1ad2      	subs	r2, r2, r3
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	699b      	ldr	r3, [r3, #24]
 8005b30:	429a      	cmp	r2, r3
 8005b32:	d302      	bcc.n	8005b3a <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8005b34:	2301      	movs	r3, #1
 8005b36:	617b      	str	r3, [r7, #20]
 8005b38:	e01b      	b.n	8005b72 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005b3a:	4b10      	ldr	r3, [pc, #64]	@ (8005b7c <prvInsertTimerInActiveList+0x7c>)
 8005b3c:	681a      	ldr	r2, [r3, #0]
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	3304      	adds	r3, #4
 8005b42:	4619      	mov	r1, r3
 8005b44:	4610      	mov	r0, r2
 8005b46:	f7fd fde5 	bl	8003714 <vListInsert>
 8005b4a:	e012      	b.n	8005b72 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005b4c:	687a      	ldr	r2, [r7, #4]
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	429a      	cmp	r2, r3
 8005b52:	d206      	bcs.n	8005b62 <prvInsertTimerInActiveList+0x62>
 8005b54:	68ba      	ldr	r2, [r7, #8]
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	429a      	cmp	r2, r3
 8005b5a:	d302      	bcc.n	8005b62 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	617b      	str	r3, [r7, #20]
 8005b60:	e007      	b.n	8005b72 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005b62:	4b07      	ldr	r3, [pc, #28]	@ (8005b80 <prvInsertTimerInActiveList+0x80>)
 8005b64:	681a      	ldr	r2, [r3, #0]
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	3304      	adds	r3, #4
 8005b6a:	4619      	mov	r1, r3
 8005b6c:	4610      	mov	r0, r2
 8005b6e:	f7fd fdd1 	bl	8003714 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8005b72:	697b      	ldr	r3, [r7, #20]
    }
 8005b74:	4618      	mov	r0, r3
 8005b76:	3718      	adds	r7, #24
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	bd80      	pop	{r7, pc}
 8005b7c:	200003cc 	.word	0x200003cc
 8005b80:	200003c8 	.word	0x200003c8

08005b84 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b08a      	sub	sp, #40	@ 0x28
 8005b88:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 8005b8a:	1d3b      	adds	r3, r7, #4
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	601a      	str	r2, [r3, #0]
 8005b90:	605a      	str	r2, [r3, #4]
 8005b92:	609a      	str	r2, [r3, #8]
 8005b94:	60da      	str	r2, [r3, #12]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8005b96:	e0cb      	b.n	8005d30 <prvProcessReceivedCommands+0x1ac>
        {
            #if ( INCLUDE_xTimerPendFunctionCall == 1 )
            {
                /* Negative commands are pended function calls rather than timer
                 * commands. */
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	da1b      	bge.n	8005bd6 <prvProcessReceivedCommands+0x52>
                {
                    const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005b9e:	1d3b      	adds	r3, r7, #4
 8005ba0:	3304      	adds	r3, #4
 8005ba2:	627b      	str	r3, [r7, #36]	@ 0x24

                    /* The timer uses the xCallbackParameters member to request a
                     * callback be executed.  Check the callback is not NULL. */
                    configASSERT( pxCallback );
 8005ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d10d      	bne.n	8005bc6 <prvProcessReceivedCommands+0x42>
    __asm volatile
 8005baa:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8005bae:	b672      	cpsid	i
 8005bb0:	f383 8811 	msr	BASEPRI, r3
 8005bb4:	f3bf 8f6f 	isb	sy
 8005bb8:	f3bf 8f4f 	dsb	sy
 8005bbc:	b662      	cpsie	i
 8005bbe:	61bb      	str	r3, [r7, #24]
}
 8005bc0:	bf00      	nop
 8005bc2:	bf00      	nop
 8005bc4:	e7fd      	b.n	8005bc2 <prvProcessReceivedCommands+0x3e>

                    /* Call the function. */
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bcc:	6850      	ldr	r0, [r2, #4]
 8005bce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bd0:	6892      	ldr	r2, [r2, #8]
 8005bd2:	4611      	mov	r1, r2
 8005bd4:	4798      	blx	r3
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	f2c0 80a9 	blt.w	8005d30 <prvProcessReceivedCommands+0x1ac>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	623b      	str	r3, [r7, #32]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8005be2:	6a3b      	ldr	r3, [r7, #32]
 8005be4:	695b      	ldr	r3, [r3, #20]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d004      	beq.n	8005bf4 <prvProcessReceivedCommands+0x70>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005bea:	6a3b      	ldr	r3, [r7, #32]
 8005bec:	3304      	adds	r3, #4
 8005bee:	4618      	mov	r0, r3
 8005bf0:	f7fd fdc9 	bl	8003786 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005bf4:	463b      	mov	r3, r7
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	f7ff ff62 	bl	8005ac0 <prvSampleTimeNow>
 8005bfc:	61f8      	str	r0, [r7, #28]

                switch( xMessage.xMessageID )
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	3b01      	subs	r3, #1
 8005c02:	2b08      	cmp	r3, #8
 8005c04:	f200 8091 	bhi.w	8005d2a <prvProcessReceivedCommands+0x1a6>
 8005c08:	a201      	add	r2, pc, #4	@ (adr r2, 8005c10 <prvProcessReceivedCommands+0x8c>)
 8005c0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c0e:	bf00      	nop
 8005c10:	08005c35 	.word	0x08005c35
 8005c14:	08005c35 	.word	0x08005c35
 8005c18:	08005c9d 	.word	0x08005c9d
 8005c1c:	08005cb1 	.word	0x08005cb1
 8005c20:	08005d01 	.word	0x08005d01
 8005c24:	08005c35 	.word	0x08005c35
 8005c28:	08005c35 	.word	0x08005c35
 8005c2c:	08005c9d 	.word	0x08005c9d
 8005c30:	08005cb1 	.word	0x08005cb1
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8005c34:	6a3b      	ldr	r3, [r7, #32]
 8005c36:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005c3a:	f043 0301 	orr.w	r3, r3, #1
 8005c3e:	b2da      	uxtb	r2, r3
 8005c40:	6a3b      	ldr	r3, [r7, #32]
 8005c42:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005c46:	68ba      	ldr	r2, [r7, #8]
 8005c48:	6a3b      	ldr	r3, [r7, #32]
 8005c4a:	699b      	ldr	r3, [r3, #24]
 8005c4c:	18d1      	adds	r1, r2, r3
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	69fa      	ldr	r2, [r7, #28]
 8005c52:	6a38      	ldr	r0, [r7, #32]
 8005c54:	f7ff ff54 	bl	8005b00 <prvInsertTimerInActiveList>
 8005c58:	4603      	mov	r3, r0
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d067      	beq.n	8005d2e <prvProcessReceivedCommands+0x1aa>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8005c5e:	6a3b      	ldr	r3, [r7, #32]
 8005c60:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005c64:	f003 0304 	and.w	r3, r3, #4
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d009      	beq.n	8005c80 <prvProcessReceivedCommands+0xfc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8005c6c:	68ba      	ldr	r2, [r7, #8]
 8005c6e:	6a3b      	ldr	r3, [r7, #32]
 8005c70:	699b      	ldr	r3, [r3, #24]
 8005c72:	4413      	add	r3, r2
 8005c74:	69fa      	ldr	r2, [r7, #28]
 8005c76:	4619      	mov	r1, r3
 8005c78:	6a38      	ldr	r0, [r7, #32]
 8005c7a:	f7ff fe49 	bl	8005910 <prvReloadTimer>
 8005c7e:	e008      	b.n	8005c92 <prvProcessReceivedCommands+0x10e>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8005c80:	6a3b      	ldr	r3, [r7, #32]
 8005c82:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005c86:	f023 0301 	bic.w	r3, r3, #1
 8005c8a:	b2da      	uxtb	r2, r3
 8005c8c:	6a3b      	ldr	r3, [r7, #32]
 8005c8e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005c92:	6a3b      	ldr	r3, [r7, #32]
 8005c94:	6a1b      	ldr	r3, [r3, #32]
 8005c96:	6a38      	ldr	r0, [r7, #32]
 8005c98:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8005c9a:	e048      	b.n	8005d2e <prvProcessReceivedCommands+0x1aa>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8005c9c:	6a3b      	ldr	r3, [r7, #32]
 8005c9e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005ca2:	f023 0301 	bic.w	r3, r3, #1
 8005ca6:	b2da      	uxtb	r2, r3
 8005ca8:	6a3b      	ldr	r3, [r7, #32]
 8005caa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8005cae:	e03f      	b.n	8005d30 <prvProcessReceivedCommands+0x1ac>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8005cb0:	6a3b      	ldr	r3, [r7, #32]
 8005cb2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005cb6:	f043 0301 	orr.w	r3, r3, #1
 8005cba:	b2da      	uxtb	r2, r3
 8005cbc:	6a3b      	ldr	r3, [r7, #32]
 8005cbe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005cc2:	68ba      	ldr	r2, [r7, #8]
 8005cc4:	6a3b      	ldr	r3, [r7, #32]
 8005cc6:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005cc8:	6a3b      	ldr	r3, [r7, #32]
 8005cca:	699b      	ldr	r3, [r3, #24]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d10d      	bne.n	8005cec <prvProcessReceivedCommands+0x168>
    __asm volatile
 8005cd0:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8005cd4:	b672      	cpsid	i
 8005cd6:	f383 8811 	msr	BASEPRI, r3
 8005cda:	f3bf 8f6f 	isb	sy
 8005cde:	f3bf 8f4f 	dsb	sy
 8005ce2:	b662      	cpsie	i
 8005ce4:	617b      	str	r3, [r7, #20]
}
 8005ce6:	bf00      	nop
 8005ce8:	bf00      	nop
 8005cea:	e7fd      	b.n	8005ce8 <prvProcessReceivedCommands+0x164>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005cec:	6a3b      	ldr	r3, [r7, #32]
 8005cee:	699a      	ldr	r2, [r3, #24]
 8005cf0:	69fb      	ldr	r3, [r7, #28]
 8005cf2:	18d1      	adds	r1, r2, r3
 8005cf4:	69fb      	ldr	r3, [r7, #28]
 8005cf6:	69fa      	ldr	r2, [r7, #28]
 8005cf8:	6a38      	ldr	r0, [r7, #32]
 8005cfa:	f7ff ff01 	bl	8005b00 <prvInsertTimerInActiveList>
                        break;
 8005cfe:	e017      	b.n	8005d30 <prvProcessReceivedCommands+0x1ac>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005d00:	6a3b      	ldr	r3, [r7, #32]
 8005d02:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005d06:	f003 0302 	and.w	r3, r3, #2
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d103      	bne.n	8005d16 <prvProcessReceivedCommands+0x192>
                            {
                                vPortFree( pxTimer );
 8005d0e:	6a38      	ldr	r0, [r7, #32]
 8005d10:	f000 fc52 	bl	80065b8 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8005d14:	e00c      	b.n	8005d30 <prvProcessReceivedCommands+0x1ac>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8005d16:	6a3b      	ldr	r3, [r7, #32]
 8005d18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005d1c:	f023 0301 	bic.w	r3, r3, #1
 8005d20:	b2da      	uxtb	r2, r3
 8005d22:	6a3b      	ldr	r3, [r7, #32]
 8005d24:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8005d28:	e002      	b.n	8005d30 <prvProcessReceivedCommands+0x1ac>

                    default:
                        /* Don't expect to get here. */
                        break;
 8005d2a:	bf00      	nop
 8005d2c:	e000      	b.n	8005d30 <prvProcessReceivedCommands+0x1ac>
                        break;
 8005d2e:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8005d30:	4b07      	ldr	r3, [pc, #28]	@ (8005d50 <prvProcessReceivedCommands+0x1cc>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	1d39      	adds	r1, r7, #4
 8005d36:	2200      	movs	r2, #0
 8005d38:	4618      	mov	r0, r3
 8005d3a:	f7fd ff51 	bl	8003be0 <xQueueReceive>
 8005d3e:	4603      	mov	r3, r0
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	f47f af29 	bne.w	8005b98 <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 8005d46:	bf00      	nop
 8005d48:	bf00      	nop
 8005d4a:	3728      	adds	r7, #40	@ 0x28
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	bd80      	pop	{r7, pc}
 8005d50:	200003d0 	.word	0x200003d0

08005d54 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b082      	sub	sp, #8
 8005d58:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005d5a:	e009      	b.n	8005d70 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005d5c:	4b0e      	ldr	r3, [pc, #56]	@ (8005d98 <prvSwitchTimerLists+0x44>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	68db      	ldr	r3, [r3, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8005d66:	f04f 31ff 	mov.w	r1, #4294967295
 8005d6a:	6838      	ldr	r0, [r7, #0]
 8005d6c:	f7ff fdf2 	bl	8005954 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005d70:	4b09      	ldr	r3, [pc, #36]	@ (8005d98 <prvSwitchTimerLists+0x44>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d1f0      	bne.n	8005d5c <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8005d7a:	4b07      	ldr	r3, [pc, #28]	@ (8005d98 <prvSwitchTimerLists+0x44>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8005d80:	4b06      	ldr	r3, [pc, #24]	@ (8005d9c <prvSwitchTimerLists+0x48>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a04      	ldr	r2, [pc, #16]	@ (8005d98 <prvSwitchTimerLists+0x44>)
 8005d86:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8005d88:	4a04      	ldr	r2, [pc, #16]	@ (8005d9c <prvSwitchTimerLists+0x48>)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6013      	str	r3, [r2, #0]
    }
 8005d8e:	bf00      	nop
 8005d90:	3708      	adds	r7, #8
 8005d92:	46bd      	mov	sp, r7
 8005d94:	bd80      	pop	{r7, pc}
 8005d96:	bf00      	nop
 8005d98:	200003c8 	.word	0x200003c8
 8005d9c:	200003cc 	.word	0x200003cc

08005da0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8005da0:	b580      	push	{r7, lr}
 8005da2:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8005da4:	f000 f996 	bl	80060d4 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8005da8:	4b12      	ldr	r3, [pc, #72]	@ (8005df4 <prvCheckForValidListAndQueue+0x54>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d11d      	bne.n	8005dec <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8005db0:	4811      	ldr	r0, [pc, #68]	@ (8005df8 <prvCheckForValidListAndQueue+0x58>)
 8005db2:	f7fd fc82 	bl	80036ba <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8005db6:	4811      	ldr	r0, [pc, #68]	@ (8005dfc <prvCheckForValidListAndQueue+0x5c>)
 8005db8:	f7fd fc7f 	bl	80036ba <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8005dbc:	4b10      	ldr	r3, [pc, #64]	@ (8005e00 <prvCheckForValidListAndQueue+0x60>)
 8005dbe:	4a0e      	ldr	r2, [pc, #56]	@ (8005df8 <prvCheckForValidListAndQueue+0x58>)
 8005dc0:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8005dc2:	4b10      	ldr	r3, [pc, #64]	@ (8005e04 <prvCheckForValidListAndQueue+0x64>)
 8005dc4:	4a0d      	ldr	r2, [pc, #52]	@ (8005dfc <prvCheckForValidListAndQueue+0x5c>)
 8005dc6:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ) );
 8005dc8:	2200      	movs	r2, #0
 8005dca:	2110      	movs	r1, #16
 8005dcc:	2005      	movs	r0, #5
 8005dce:	f7fd fd9b 	bl	8003908 <xQueueGenericCreate>
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	4a07      	ldr	r2, [pc, #28]	@ (8005df4 <prvCheckForValidListAndQueue+0x54>)
 8005dd6:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8005dd8:	4b06      	ldr	r3, [pc, #24]	@ (8005df4 <prvCheckForValidListAndQueue+0x54>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d005      	beq.n	8005dec <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005de0:	4b04      	ldr	r3, [pc, #16]	@ (8005df4 <prvCheckForValidListAndQueue+0x54>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	4908      	ldr	r1, [pc, #32]	@ (8005e08 <prvCheckForValidListAndQueue+0x68>)
 8005de6:	4618      	mov	r0, r3
 8005de8:	f7fe fa06 	bl	80041f8 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8005dec:	f000 f9a8 	bl	8006140 <vPortExitCritical>
    }
 8005df0:	bf00      	nop
 8005df2:	bd80      	pop	{r7, pc}
 8005df4:	200003d0 	.word	0x200003d0
 8005df8:	200003a0 	.word	0x200003a0
 8005dfc:	200003b4 	.word	0x200003b4
 8005e00:	200003c8 	.word	0x200003c8
 8005e04:	200003cc 	.word	0x200003cc
 8005e08:	08007298 	.word	0x08007298

08005e0c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	b085      	sub	sp, #20
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	60f8      	str	r0, [r7, #12]
 8005e14:	60b9      	str	r1, [r7, #8]
 8005e16:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	3b04      	subs	r3, #4
 8005e1c:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005e24:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	3b04      	subs	r3, #4
 8005e2a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	f023 0201 	bic.w	r2, r3, #1
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	3b04      	subs	r3, #4
 8005e3a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8005e3c:	4a0c      	ldr	r2, [pc, #48]	@ (8005e70 <pxPortInitialiseStack+0x64>)
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	3b14      	subs	r3, #20
 8005e46:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8005e48:	687a      	ldr	r2, [r7, #4]
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	3b04      	subs	r3, #4
 8005e52:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	f06f 0202 	mvn.w	r2, #2
 8005e5a:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	3b20      	subs	r3, #32
 8005e60:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8005e62:	68fb      	ldr	r3, [r7, #12]
}
 8005e64:	4618      	mov	r0, r3
 8005e66:	3714      	adds	r7, #20
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6e:	4770      	bx	lr
 8005e70:	08005e75 	.word	0x08005e75

08005e74 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005e74:	b480      	push	{r7}
 8005e76:	b085      	sub	sp, #20
 8005e78:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8005e7e:	4b15      	ldr	r3, [pc, #84]	@ (8005ed4 <prvTaskExitError+0x60>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e86:	d00d      	beq.n	8005ea4 <prvTaskExitError+0x30>
    __asm volatile
 8005e88:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8005e8c:	b672      	cpsid	i
 8005e8e:	f383 8811 	msr	BASEPRI, r3
 8005e92:	f3bf 8f6f 	isb	sy
 8005e96:	f3bf 8f4f 	dsb	sy
 8005e9a:	b662      	cpsie	i
 8005e9c:	60fb      	str	r3, [r7, #12]
}
 8005e9e:	bf00      	nop
 8005ea0:	bf00      	nop
 8005ea2:	e7fd      	b.n	8005ea0 <prvTaskExitError+0x2c>
    __asm volatile
 8005ea4:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8005ea8:	b672      	cpsid	i
 8005eaa:	f383 8811 	msr	BASEPRI, r3
 8005eae:	f3bf 8f6f 	isb	sy
 8005eb2:	f3bf 8f4f 	dsb	sy
 8005eb6:	b662      	cpsie	i
 8005eb8:	60bb      	str	r3, [r7, #8]
}
 8005eba:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8005ebc:	bf00      	nop
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d0fc      	beq.n	8005ebe <prvTaskExitError+0x4a>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8005ec4:	bf00      	nop
 8005ec6:	bf00      	nop
 8005ec8:	3714      	adds	r7, #20
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed0:	4770      	bx	lr
 8005ed2:	bf00      	nop
 8005ed4:	20000010 	.word	0x20000010
	...

08005ee0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8005ee0:	4b07      	ldr	r3, [pc, #28]	@ (8005f00 <pxCurrentTCBConst2>)
 8005ee2:	6819      	ldr	r1, [r3, #0]
 8005ee4:	6808      	ldr	r0, [r1, #0]
 8005ee6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005eea:	f380 8809 	msr	PSP, r0
 8005eee:	f3bf 8f6f 	isb	sy
 8005ef2:	f04f 0000 	mov.w	r0, #0
 8005ef6:	f380 8811 	msr	BASEPRI, r0
 8005efa:	4770      	bx	lr
 8005efc:	f3af 8000 	nop.w

08005f00 <pxCurrentTCBConst2>:
 8005f00:	2000029c 	.word	0x2000029c
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8005f04:	bf00      	nop
 8005f06:	bf00      	nop

08005f08 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8005f08:	4808      	ldr	r0, [pc, #32]	@ (8005f2c <prvPortStartFirstTask+0x24>)
 8005f0a:	6800      	ldr	r0, [r0, #0]
 8005f0c:	6800      	ldr	r0, [r0, #0]
 8005f0e:	f380 8808 	msr	MSP, r0
 8005f12:	f04f 0000 	mov.w	r0, #0
 8005f16:	f380 8814 	msr	CONTROL, r0
 8005f1a:	b662      	cpsie	i
 8005f1c:	b661      	cpsie	f
 8005f1e:	f3bf 8f4f 	dsb	sy
 8005f22:	f3bf 8f6f 	isb	sy
 8005f26:	df00      	svc	0
 8005f28:	bf00      	nop
 8005f2a:	0000      	.short	0x0000
 8005f2c:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8005f30:	bf00      	nop
 8005f32:	bf00      	nop

08005f34 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b08a      	sub	sp, #40	@ 0x28
 8005f38:	af00      	add	r7, sp, #0
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 8005f3a:	4b5c      	ldr	r3, [pc, #368]	@ (80060ac <xPortStartScheduler+0x178>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	627b      	str	r3, [r7, #36]	@ 0x24
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 8005f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f42:	332c      	adds	r3, #44	@ 0x2c
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	4a5a      	ldr	r2, [pc, #360]	@ (80060b0 <xPortStartScheduler+0x17c>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d00d      	beq.n	8005f68 <xPortStartScheduler+0x34>
    __asm volatile
 8005f4c:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8005f50:	b672      	cpsid	i
 8005f52:	f383 8811 	msr	BASEPRI, r3
 8005f56:	f3bf 8f6f 	isb	sy
 8005f5a:	f3bf 8f4f 	dsb	sy
 8005f5e:	b662      	cpsie	i
 8005f60:	61fb      	str	r3, [r7, #28]
}
 8005f62:	bf00      	nop
 8005f64:	bf00      	nop
 8005f66:	e7fd      	b.n	8005f64 <xPortStartScheduler+0x30>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 8005f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f6a:	3338      	adds	r3, #56	@ 0x38
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	4a51      	ldr	r2, [pc, #324]	@ (80060b4 <xPortStartScheduler+0x180>)
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d00d      	beq.n	8005f90 <xPortStartScheduler+0x5c>
    __asm volatile
 8005f74:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8005f78:	b672      	cpsid	i
 8005f7a:	f383 8811 	msr	BASEPRI, r3
 8005f7e:	f3bf 8f6f 	isb	sy
 8005f82:	f3bf 8f4f 	dsb	sy
 8005f86:	b662      	cpsie	i
 8005f88:	61bb      	str	r3, [r7, #24]
}
 8005f8a:	bf00      	nop
 8005f8c:	bf00      	nop
 8005f8e:	e7fd      	b.n	8005f8c <xPortStartScheduler+0x58>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 8005f90:	2300      	movs	r3, #0
 8005f92:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005f94:	4b48      	ldr	r3, [pc, #288]	@ (80060b8 <xPortStartScheduler+0x184>)
 8005f96:	623b      	str	r3, [r7, #32]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 8005f98:	6a3b      	ldr	r3, [r7, #32]
 8005f9a:	781b      	ldrb	r3, [r3, #0]
 8005f9c:	b2db      	uxtb	r3, r3
 8005f9e:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005fa0:	6a3b      	ldr	r3, [r7, #32]
 8005fa2:	22ff      	movs	r2, #255	@ 0xff
 8005fa4:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005fa6:	6a3b      	ldr	r3, [r7, #32]
 8005fa8:	781b      	ldrb	r3, [r3, #0]
 8005faa:	b2db      	uxtb	r3, r3
 8005fac:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005fae:	79fb      	ldrb	r3, [r7, #7]
 8005fb0:	b2db      	uxtb	r3, r3
 8005fb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fb6:	b2da      	uxtb	r2, r3
 8005fb8:	4b40      	ldr	r3, [pc, #256]	@ (80060bc <xPortStartScheduler+0x188>)
 8005fba:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8005fbc:	4b3f      	ldr	r3, [pc, #252]	@ (80060bc <xPortStartScheduler+0x188>)
 8005fbe:	781b      	ldrb	r3, [r3, #0]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d10d      	bne.n	8005fe0 <xPortStartScheduler+0xac>
    __asm volatile
 8005fc4:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8005fc8:	b672      	cpsid	i
 8005fca:	f383 8811 	msr	BASEPRI, r3
 8005fce:	f3bf 8f6f 	isb	sy
 8005fd2:	f3bf 8f4f 	dsb	sy
 8005fd6:	b662      	cpsie	i
 8005fd8:	617b      	str	r3, [r7, #20]
}
 8005fda:	bf00      	nop
 8005fdc:	bf00      	nop
 8005fde:	e7fd      	b.n	8005fdc <xPortStartScheduler+0xa8>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8005fe0:	79fb      	ldrb	r3, [r7, #7]
 8005fe2:	b2db      	uxtb	r3, r3
 8005fe4:	43db      	mvns	r3, r3
 8005fe6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d015      	beq.n	800601a <xPortStartScheduler+0xe6>
    __asm volatile
 8005fee:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8005ff2:	b672      	cpsid	i
 8005ff4:	f383 8811 	msr	BASEPRI, r3
 8005ff8:	f3bf 8f6f 	isb	sy
 8005ffc:	f3bf 8f4f 	dsb	sy
 8006000:	b662      	cpsie	i
 8006002:	613b      	str	r3, [r7, #16]
}
 8006004:	bf00      	nop
 8006006:	bf00      	nop
 8006008:	e7fd      	b.n	8006006 <xPortStartScheduler+0xd2>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	3301      	adds	r3, #1
 800600e:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006010:	79fb      	ldrb	r3, [r7, #7]
 8006012:	b2db      	uxtb	r3, r3
 8006014:	005b      	lsls	r3, r3, #1
 8006016:	b2db      	uxtb	r3, r3
 8006018:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800601a:	79fb      	ldrb	r3, [r7, #7]
 800601c:	b2db      	uxtb	r3, r3
 800601e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006022:	2b80      	cmp	r3, #128	@ 0x80
 8006024:	d0f1      	beq.n	800600a <xPortStartScheduler+0xd6>
        }

        if( ulImplementedPrioBits == 8 )
 8006026:	68bb      	ldr	r3, [r7, #8]
 8006028:	2b08      	cmp	r3, #8
 800602a:	d103      	bne.n	8006034 <xPortStartScheduler+0x100>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 800602c:	4b24      	ldr	r3, [pc, #144]	@ (80060c0 <xPortStartScheduler+0x18c>)
 800602e:	2200      	movs	r2, #0
 8006030:	601a      	str	r2, [r3, #0]
 8006032:	e004      	b.n	800603e <xPortStartScheduler+0x10a>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	f1c3 0307 	rsb	r3, r3, #7
 800603a:	4a21      	ldr	r2, [pc, #132]	@ (80060c0 <xPortStartScheduler+0x18c>)
 800603c:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800603e:	4b20      	ldr	r3, [pc, #128]	@ (80060c0 <xPortStartScheduler+0x18c>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	021b      	lsls	r3, r3, #8
 8006044:	4a1e      	ldr	r2, [pc, #120]	@ (80060c0 <xPortStartScheduler+0x18c>)
 8006046:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006048:	4b1d      	ldr	r3, [pc, #116]	@ (80060c0 <xPortStartScheduler+0x18c>)
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006050:	4a1b      	ldr	r2, [pc, #108]	@ (80060c0 <xPortStartScheduler+0x18c>)
 8006052:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 8006054:	7bfb      	ldrb	r3, [r7, #15]
 8006056:	b2da      	uxtb	r2, r3
 8006058:	6a3b      	ldr	r3, [r7, #32]
 800605a:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800605c:	4b19      	ldr	r3, [pc, #100]	@ (80060c4 <xPortStartScheduler+0x190>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4a18      	ldr	r2, [pc, #96]	@ (80060c4 <xPortStartScheduler+0x190>)
 8006062:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006066:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8006068:	4b16      	ldr	r3, [pc, #88]	@ (80060c4 <xPortStartScheduler+0x190>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4a15      	ldr	r2, [pc, #84]	@ (80060c4 <xPortStartScheduler+0x190>)
 800606e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006072:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 8006074:	4b14      	ldr	r3, [pc, #80]	@ (80060c8 <xPortStartScheduler+0x194>)
 8006076:	2200      	movs	r2, #0
 8006078:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800607a:	f000 f8e9 	bl	8006250 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800607e:	4b13      	ldr	r3, [pc, #76]	@ (80060cc <xPortStartScheduler+0x198>)
 8006080:	2200      	movs	r2, #0
 8006082:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8006084:	f000 f908 	bl	8006298 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006088:	4b11      	ldr	r3, [pc, #68]	@ (80060d0 <xPortStartScheduler+0x19c>)
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	4a10      	ldr	r2, [pc, #64]	@ (80060d0 <xPortStartScheduler+0x19c>)
 800608e:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006092:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8006094:	f7ff ff38 	bl	8005f08 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8006098:	f7fe fe52 	bl	8004d40 <vTaskSwitchContext>
    prvTaskExitError();
 800609c:	f7ff feea 	bl	8005e74 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 80060a0:	2300      	movs	r3, #0
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	3728      	adds	r7, #40	@ 0x28
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bd80      	pop	{r7, pc}
 80060aa:	bf00      	nop
 80060ac:	e000ed08 	.word	0xe000ed08
 80060b0:	08005ee1 	.word	0x08005ee1
 80060b4:	080061a1 	.word	0x080061a1
 80060b8:	e000e400 	.word	0xe000e400
 80060bc:	200003dc 	.word	0x200003dc
 80060c0:	200003e0 	.word	0x200003e0
 80060c4:	e000ed20 	.word	0xe000ed20
 80060c8:	e000ed1c 	.word	0xe000ed1c
 80060cc:	20000010 	.word	0x20000010
 80060d0:	e000ef34 	.word	0xe000ef34

080060d4 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80060d4:	b480      	push	{r7}
 80060d6:	b083      	sub	sp, #12
 80060d8:	af00      	add	r7, sp, #0
    __asm volatile
 80060da:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80060de:	b672      	cpsid	i
 80060e0:	f383 8811 	msr	BASEPRI, r3
 80060e4:	f3bf 8f6f 	isb	sy
 80060e8:	f3bf 8f4f 	dsb	sy
 80060ec:	b662      	cpsie	i
 80060ee:	607b      	str	r3, [r7, #4]
}
 80060f0:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80060f2:	4b11      	ldr	r3, [pc, #68]	@ (8006138 <vPortEnterCritical+0x64>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	3301      	adds	r3, #1
 80060f8:	4a0f      	ldr	r2, [pc, #60]	@ (8006138 <vPortEnterCritical+0x64>)
 80060fa:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80060fc:	4b0e      	ldr	r3, [pc, #56]	@ (8006138 <vPortEnterCritical+0x64>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	2b01      	cmp	r3, #1
 8006102:	d112      	bne.n	800612a <vPortEnterCritical+0x56>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006104:	4b0d      	ldr	r3, [pc, #52]	@ (800613c <vPortEnterCritical+0x68>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	b2db      	uxtb	r3, r3
 800610a:	2b00      	cmp	r3, #0
 800610c:	d00d      	beq.n	800612a <vPortEnterCritical+0x56>
    __asm volatile
 800610e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8006112:	b672      	cpsid	i
 8006114:	f383 8811 	msr	BASEPRI, r3
 8006118:	f3bf 8f6f 	isb	sy
 800611c:	f3bf 8f4f 	dsb	sy
 8006120:	b662      	cpsie	i
 8006122:	603b      	str	r3, [r7, #0]
}
 8006124:	bf00      	nop
 8006126:	bf00      	nop
 8006128:	e7fd      	b.n	8006126 <vPortEnterCritical+0x52>
    }
}
 800612a:	bf00      	nop
 800612c:	370c      	adds	r7, #12
 800612e:	46bd      	mov	sp, r7
 8006130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006134:	4770      	bx	lr
 8006136:	bf00      	nop
 8006138:	20000010 	.word	0x20000010
 800613c:	e000ed04 	.word	0xe000ed04

08006140 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006140:	b480      	push	{r7}
 8006142:	b083      	sub	sp, #12
 8006144:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8006146:	4b13      	ldr	r3, [pc, #76]	@ (8006194 <vPortExitCritical+0x54>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d10d      	bne.n	800616a <vPortExitCritical+0x2a>
    __asm volatile
 800614e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8006152:	b672      	cpsid	i
 8006154:	f383 8811 	msr	BASEPRI, r3
 8006158:	f3bf 8f6f 	isb	sy
 800615c:	f3bf 8f4f 	dsb	sy
 8006160:	b662      	cpsie	i
 8006162:	607b      	str	r3, [r7, #4]
}
 8006164:	bf00      	nop
 8006166:	bf00      	nop
 8006168:	e7fd      	b.n	8006166 <vPortExitCritical+0x26>
    uxCriticalNesting--;
 800616a:	4b0a      	ldr	r3, [pc, #40]	@ (8006194 <vPortExitCritical+0x54>)
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	3b01      	subs	r3, #1
 8006170:	4a08      	ldr	r2, [pc, #32]	@ (8006194 <vPortExitCritical+0x54>)
 8006172:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8006174:	4b07      	ldr	r3, [pc, #28]	@ (8006194 <vPortExitCritical+0x54>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d105      	bne.n	8006188 <vPortExitCritical+0x48>
 800617c:	2300      	movs	r3, #0
 800617e:	603b      	str	r3, [r7, #0]
    __asm volatile
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	f383 8811 	msr	BASEPRI, r3
}
 8006186:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8006188:	bf00      	nop
 800618a:	370c      	adds	r7, #12
 800618c:	46bd      	mov	sp, r7
 800618e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006192:	4770      	bx	lr
 8006194:	20000010 	.word	0x20000010
	...

080061a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80061a0:	f3ef 8009 	mrs	r0, PSP
 80061a4:	f3bf 8f6f 	isb	sy
 80061a8:	4b15      	ldr	r3, [pc, #84]	@ (8006200 <pxCurrentTCBConst>)
 80061aa:	681a      	ldr	r2, [r3, #0]
 80061ac:	f01e 0f10 	tst.w	lr, #16
 80061b0:	bf08      	it	eq
 80061b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80061b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061ba:	6010      	str	r0, [r2, #0]
 80061bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80061c0:	f04f 0040 	mov.w	r0, #64	@ 0x40
 80061c4:	b672      	cpsid	i
 80061c6:	f380 8811 	msr	BASEPRI, r0
 80061ca:	f3bf 8f4f 	dsb	sy
 80061ce:	f3bf 8f6f 	isb	sy
 80061d2:	b662      	cpsie	i
 80061d4:	f7fe fdb4 	bl	8004d40 <vTaskSwitchContext>
 80061d8:	f04f 0000 	mov.w	r0, #0
 80061dc:	f380 8811 	msr	BASEPRI, r0
 80061e0:	bc09      	pop	{r0, r3}
 80061e2:	6819      	ldr	r1, [r3, #0]
 80061e4:	6808      	ldr	r0, [r1, #0]
 80061e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061ea:	f01e 0f10 	tst.w	lr, #16
 80061ee:	bf08      	it	eq
 80061f0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80061f4:	f380 8809 	msr	PSP, r0
 80061f8:	f3bf 8f6f 	isb	sy
 80061fc:	4770      	bx	lr
 80061fe:	bf00      	nop

08006200 <pxCurrentTCBConst>:
 8006200:	2000029c 	.word	0x2000029c
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8006204:	bf00      	nop
 8006206:	bf00      	nop

08006208 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b082      	sub	sp, #8
 800620c:	af00      	add	r7, sp, #0
    __asm volatile
 800620e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8006212:	b672      	cpsid	i
 8006214:	f383 8811 	msr	BASEPRI, r3
 8006218:	f3bf 8f6f 	isb	sy
 800621c:	f3bf 8f4f 	dsb	sy
 8006220:	b662      	cpsie	i
 8006222:	607b      	str	r3, [r7, #4]
}
 8006224:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8006226:	f7fe fc6f 	bl	8004b08 <xTaskIncrementTick>
 800622a:	4603      	mov	r3, r0
 800622c:	2b00      	cmp	r3, #0
 800622e:	d003      	beq.n	8006238 <SysTick_Handler+0x30>
        {
            traceISR_EXIT_TO_SCHEDULER();

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006230:	4b06      	ldr	r3, [pc, #24]	@ (800624c <SysTick_Handler+0x44>)
 8006232:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006236:	601a      	str	r2, [r3, #0]
 8006238:	2300      	movs	r3, #0
 800623a:	603b      	str	r3, [r7, #0]
    __asm volatile
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	f383 8811 	msr	BASEPRI, r3
}
 8006242:	bf00      	nop
        {
            traceISR_EXIT();
        }
    }
    portENABLE_INTERRUPTS();
}
 8006244:	bf00      	nop
 8006246:	3708      	adds	r7, #8
 8006248:	46bd      	mov	sp, r7
 800624a:	bd80      	pop	{r7, pc}
 800624c:	e000ed04 	.word	0xe000ed04

08006250 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8006250:	b480      	push	{r7}
 8006252:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006254:	4b0b      	ldr	r3, [pc, #44]	@ (8006284 <vPortSetupTimerInterrupt+0x34>)
 8006256:	2200      	movs	r2, #0
 8006258:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800625a:	4b0b      	ldr	r3, [pc, #44]	@ (8006288 <vPortSetupTimerInterrupt+0x38>)
 800625c:	2200      	movs	r2, #0
 800625e:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006260:	4b0a      	ldr	r3, [pc, #40]	@ (800628c <vPortSetupTimerInterrupt+0x3c>)
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4a0a      	ldr	r2, [pc, #40]	@ (8006290 <vPortSetupTimerInterrupt+0x40>)
 8006266:	fba2 2303 	umull	r2, r3, r2, r3
 800626a:	099b      	lsrs	r3, r3, #6
 800626c:	4a09      	ldr	r2, [pc, #36]	@ (8006294 <vPortSetupTimerInterrupt+0x44>)
 800626e:	3b01      	subs	r3, #1
 8006270:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006272:	4b04      	ldr	r3, [pc, #16]	@ (8006284 <vPortSetupTimerInterrupt+0x34>)
 8006274:	2207      	movs	r2, #7
 8006276:	601a      	str	r2, [r3, #0]
}
 8006278:	bf00      	nop
 800627a:	46bd      	mov	sp, r7
 800627c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006280:	4770      	bx	lr
 8006282:	bf00      	nop
 8006284:	e000e010 	.word	0xe000e010
 8006288:	e000e018 	.word	0xe000e018
 800628c:	20000000 	.word	0x20000000
 8006290:	10624dd3 	.word	0x10624dd3
 8006294:	e000e014 	.word	0xe000e014

08006298 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8006298:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80062a8 <vPortEnableVFP+0x10>
 800629c:	6801      	ldr	r1, [r0, #0]
 800629e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80062a2:	6001      	str	r1, [r0, #0]
 80062a4:	4770      	bx	lr
 80062a6:	0000      	.short	0x0000
 80062a8:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 80062ac:	bf00      	nop
 80062ae:	bf00      	nop

080062b0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 80062b0:	b480      	push	{r7}
 80062b2:	b085      	sub	sp, #20
 80062b4:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80062b6:	f3ef 8305 	mrs	r3, IPSR
 80062ba:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	2b0f      	cmp	r3, #15
 80062c0:	d917      	bls.n	80062f2 <vPortValidateInterruptPriority+0x42>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80062c2:	4a1a      	ldr	r2, [pc, #104]	@ (800632c <vPortValidateInterruptPriority+0x7c>)
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	4413      	add	r3, r2
 80062c8:	781b      	ldrb	r3, [r3, #0]
 80062ca:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80062cc:	4b18      	ldr	r3, [pc, #96]	@ (8006330 <vPortValidateInterruptPriority+0x80>)
 80062ce:	781b      	ldrb	r3, [r3, #0]
 80062d0:	7afa      	ldrb	r2, [r7, #11]
 80062d2:	429a      	cmp	r2, r3
 80062d4:	d20d      	bcs.n	80062f2 <vPortValidateInterruptPriority+0x42>
    __asm volatile
 80062d6:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80062da:	b672      	cpsid	i
 80062dc:	f383 8811 	msr	BASEPRI, r3
 80062e0:	f3bf 8f6f 	isb	sy
 80062e4:	f3bf 8f4f 	dsb	sy
 80062e8:	b662      	cpsie	i
 80062ea:	607b      	str	r3, [r7, #4]
}
 80062ec:	bf00      	nop
 80062ee:	bf00      	nop
 80062f0:	e7fd      	b.n	80062ee <vPortValidateInterruptPriority+0x3e>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80062f2:	4b10      	ldr	r3, [pc, #64]	@ (8006334 <vPortValidateInterruptPriority+0x84>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80062fa:	4b0f      	ldr	r3, [pc, #60]	@ (8006338 <vPortValidateInterruptPriority+0x88>)
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	429a      	cmp	r2, r3
 8006300:	d90d      	bls.n	800631e <vPortValidateInterruptPriority+0x6e>
    __asm volatile
 8006302:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8006306:	b672      	cpsid	i
 8006308:	f383 8811 	msr	BASEPRI, r3
 800630c:	f3bf 8f6f 	isb	sy
 8006310:	f3bf 8f4f 	dsb	sy
 8006314:	b662      	cpsie	i
 8006316:	603b      	str	r3, [r7, #0]
}
 8006318:	bf00      	nop
 800631a:	bf00      	nop
 800631c:	e7fd      	b.n	800631a <vPortValidateInterruptPriority+0x6a>
    }
 800631e:	bf00      	nop
 8006320:	3714      	adds	r7, #20
 8006322:	46bd      	mov	sp, r7
 8006324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006328:	4770      	bx	lr
 800632a:	bf00      	nop
 800632c:	e000e3f0 	.word	0xe000e3f0
 8006330:	200003dc 	.word	0x200003dc
 8006334:	e000ed0c 	.word	0xe000ed0c
 8006338:	200003e0 	.word	0x200003e0

0800633c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b08e      	sub	sp, #56	@ 0x38
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8006344:	2300      	movs	r3, #0
 8006346:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d022      	beq.n	8006394 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 800634e:	2308      	movs	r3, #8
 8006350:	43db      	mvns	r3, r3
 8006352:	687a      	ldr	r2, [r7, #4]
 8006354:	429a      	cmp	r2, r3
 8006356:	d81b      	bhi.n	8006390 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 8006358:	2208      	movs	r2, #8
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	4413      	add	r3, r2
 800635e:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	f003 0307 	and.w	r3, r3, #7
 8006366:	2b00      	cmp	r3, #0
 8006368:	d014      	beq.n	8006394 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	f003 0307 	and.w	r3, r3, #7
 8006370:	f1c3 0308 	rsb	r3, r3, #8
 8006374:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8006376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006378:	43db      	mvns	r3, r3
 800637a:	687a      	ldr	r2, [r7, #4]
 800637c:	429a      	cmp	r2, r3
 800637e:	d804      	bhi.n	800638a <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 8006380:	687a      	ldr	r2, [r7, #4]
 8006382:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006384:	4413      	add	r3, r2
 8006386:	607b      	str	r3, [r7, #4]
 8006388:	e004      	b.n	8006394 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 800638a:	2300      	movs	r3, #0
 800638c:	607b      	str	r3, [r7, #4]
 800638e:	e001      	b.n	8006394 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 8006390:	2300      	movs	r3, #0
 8006392:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 8006394:	f7fe fa84 	bl	80048a0 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8006398:	4b80      	ldr	r3, [pc, #512]	@ (800659c <pvPortMalloc+0x260>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d101      	bne.n	80063a4 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 80063a0:	f000 f98a 	bl	80066b8 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	f2c0 80de 	blt.w	8006568 <pvPortMalloc+0x22c>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	f000 80da 	beq.w	8006568 <pvPortMalloc+0x22c>
 80063b4:	4b7a      	ldr	r3, [pc, #488]	@ (80065a0 <pvPortMalloc+0x264>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	687a      	ldr	r2, [r7, #4]
 80063ba:	429a      	cmp	r2, r3
 80063bc:	f200 80d4 	bhi.w	8006568 <pvPortMalloc+0x22c>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80063c0:	4b78      	ldr	r3, [pc, #480]	@ (80065a4 <pvPortMalloc+0x268>)
 80063c2:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 80063c4:	4b77      	ldr	r3, [pc, #476]	@ (80065a4 <pvPortMalloc+0x268>)
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 80063ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063cc:	4a76      	ldr	r2, [pc, #472]	@ (80065a8 <pvPortMalloc+0x26c>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d305      	bcc.n	80063de <pvPortMalloc+0xa2>
 80063d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063d4:	4a75      	ldr	r2, [pc, #468]	@ (80065ac <pvPortMalloc+0x270>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d801      	bhi.n	80063de <pvPortMalloc+0xa2>
 80063da:	2301      	movs	r3, #1
 80063dc:	e000      	b.n	80063e0 <pvPortMalloc+0xa4>
 80063de:	2300      	movs	r3, #0
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d12d      	bne.n	8006440 <pvPortMalloc+0x104>
    __asm volatile
 80063e4:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80063e8:	b672      	cpsid	i
 80063ea:	f383 8811 	msr	BASEPRI, r3
 80063ee:	f3bf 8f6f 	isb	sy
 80063f2:	f3bf 8f4f 	dsb	sy
 80063f6:	b662      	cpsie	i
 80063f8:	623b      	str	r3, [r7, #32]
}
 80063fa:	bf00      	nop
 80063fc:	bf00      	nop
 80063fe:	e7fd      	b.n	80063fc <pvPortMalloc+0xc0>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 8006400:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006402:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 8006404:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 800640a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800640c:	4a66      	ldr	r2, [pc, #408]	@ (80065a8 <pvPortMalloc+0x26c>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d305      	bcc.n	800641e <pvPortMalloc+0xe2>
 8006412:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006414:	4a65      	ldr	r2, [pc, #404]	@ (80065ac <pvPortMalloc+0x270>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d801      	bhi.n	800641e <pvPortMalloc+0xe2>
 800641a:	2301      	movs	r3, #1
 800641c:	e000      	b.n	8006420 <pvPortMalloc+0xe4>
 800641e:	2300      	movs	r3, #0
 8006420:	2b00      	cmp	r3, #0
 8006422:	d10d      	bne.n	8006440 <pvPortMalloc+0x104>
    __asm volatile
 8006424:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8006428:	b672      	cpsid	i
 800642a:	f383 8811 	msr	BASEPRI, r3
 800642e:	f3bf 8f6f 	isb	sy
 8006432:	f3bf 8f4f 	dsb	sy
 8006436:	b662      	cpsie	i
 8006438:	61fb      	str	r3, [r7, #28]
}
 800643a:	bf00      	nop
 800643c:	bf00      	nop
 800643e:	e7fd      	b.n	800643c <pvPortMalloc+0x100>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 8006440:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006442:	685b      	ldr	r3, [r3, #4]
 8006444:	687a      	ldr	r2, [r7, #4]
 8006446:	429a      	cmp	r2, r3
 8006448:	d903      	bls.n	8006452 <pvPortMalloc+0x116>
 800644a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d1d6      	bne.n	8006400 <pvPortMalloc+0xc4>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8006452:	4b52      	ldr	r3, [pc, #328]	@ (800659c <pvPortMalloc+0x260>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006458:	429a      	cmp	r2, r3
 800645a:	f000 8085 	beq.w	8006568 <pvPortMalloc+0x22c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 800645e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	2208      	movs	r2, #8
 8006464:	4413      	add	r3, r2
 8006466:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 8006468:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800646a:	4a4f      	ldr	r2, [pc, #316]	@ (80065a8 <pvPortMalloc+0x26c>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d305      	bcc.n	800647c <pvPortMalloc+0x140>
 8006470:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006472:	4a4e      	ldr	r2, [pc, #312]	@ (80065ac <pvPortMalloc+0x270>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d801      	bhi.n	800647c <pvPortMalloc+0x140>
 8006478:	2301      	movs	r3, #1
 800647a:	e000      	b.n	800647e <pvPortMalloc+0x142>
 800647c:	2300      	movs	r3, #0
 800647e:	2b00      	cmp	r3, #0
 8006480:	d10d      	bne.n	800649e <pvPortMalloc+0x162>
    __asm volatile
 8006482:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8006486:	b672      	cpsid	i
 8006488:	f383 8811 	msr	BASEPRI, r3
 800648c:	f3bf 8f6f 	isb	sy
 8006490:	f3bf 8f4f 	dsb	sy
 8006494:	b662      	cpsie	i
 8006496:	61bb      	str	r3, [r7, #24]
}
 8006498:	bf00      	nop
 800649a:	bf00      	nop
 800649c:	e7fd      	b.n	800649a <pvPortMalloc+0x15e>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800649e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064a0:	681a      	ldr	r2, [r3, #0]
 80064a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064a4:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 80064a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064a8:	685b      	ldr	r3, [r3, #4]
 80064aa:	687a      	ldr	r2, [r7, #4]
 80064ac:	429a      	cmp	r2, r3
 80064ae:	d90d      	bls.n	80064cc <pvPortMalloc+0x190>
    __asm volatile
 80064b0:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80064b4:	b672      	cpsid	i
 80064b6:	f383 8811 	msr	BASEPRI, r3
 80064ba:	f3bf 8f6f 	isb	sy
 80064be:	f3bf 8f4f 	dsb	sy
 80064c2:	b662      	cpsie	i
 80064c4:	617b      	str	r3, [r7, #20]
}
 80064c6:	bf00      	nop
 80064c8:	bf00      	nop
 80064ca:	e7fd      	b.n	80064c8 <pvPortMalloc+0x18c>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80064cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064ce:	685a      	ldr	r2, [r3, #4]
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	1ad2      	subs	r2, r2, r3
 80064d4:	2308      	movs	r3, #8
 80064d6:	005b      	lsls	r3, r3, #1
 80064d8:	429a      	cmp	r2, r3
 80064da:	d926      	bls.n	800652a <pvPortMalloc+0x1ee>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80064dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	4413      	add	r3, r2
 80064e2:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80064e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064e6:	f003 0307 	and.w	r3, r3, #7
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d00d      	beq.n	800650a <pvPortMalloc+0x1ce>
    __asm volatile
 80064ee:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80064f2:	b672      	cpsid	i
 80064f4:	f383 8811 	msr	BASEPRI, r3
 80064f8:	f3bf 8f6f 	isb	sy
 80064fc:	f3bf 8f4f 	dsb	sy
 8006500:	b662      	cpsie	i
 8006502:	613b      	str	r3, [r7, #16]
}
 8006504:	bf00      	nop
 8006506:	bf00      	nop
 8006508:	e7fd      	b.n	8006506 <pvPortMalloc+0x1ca>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800650a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800650c:	685a      	ldr	r2, [r3, #4]
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	1ad2      	subs	r2, r2, r3
 8006512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006514:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8006516:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006518:	687a      	ldr	r2, [r7, #4]
 800651a:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 800651c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800651e:	681a      	ldr	r2, [r3, #0]
 8006520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006522:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8006524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006526:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006528:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800652a:	4b1d      	ldr	r3, [pc, #116]	@ (80065a0 <pvPortMalloc+0x264>)
 800652c:	681a      	ldr	r2, [r3, #0]
 800652e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006530:	685b      	ldr	r3, [r3, #4]
 8006532:	1ad3      	subs	r3, r2, r3
 8006534:	4a1a      	ldr	r2, [pc, #104]	@ (80065a0 <pvPortMalloc+0x264>)
 8006536:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006538:	4b19      	ldr	r3, [pc, #100]	@ (80065a0 <pvPortMalloc+0x264>)
 800653a:	681a      	ldr	r2, [r3, #0]
 800653c:	4b1c      	ldr	r3, [pc, #112]	@ (80065b0 <pvPortMalloc+0x274>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	429a      	cmp	r2, r3
 8006542:	d203      	bcs.n	800654c <pvPortMalloc+0x210>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006544:	4b16      	ldr	r3, [pc, #88]	@ (80065a0 <pvPortMalloc+0x264>)
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a19      	ldr	r2, [pc, #100]	@ (80065b0 <pvPortMalloc+0x274>)
 800654a:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 800654c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800654e:	685b      	ldr	r3, [r3, #4]
 8006550:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006554:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006556:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8006558:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800655a:	2200      	movs	r2, #0
 800655c:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800655e:	4b15      	ldr	r3, [pc, #84]	@ (80065b4 <pvPortMalloc+0x278>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	3301      	adds	r3, #1
 8006564:	4a13      	ldr	r2, [pc, #76]	@ (80065b4 <pvPortMalloc+0x278>)
 8006566:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8006568:	f7fe f9a8 	bl	80048bc <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800656c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800656e:	f003 0307 	and.w	r3, r3, #7
 8006572:	2b00      	cmp	r3, #0
 8006574:	d00d      	beq.n	8006592 <pvPortMalloc+0x256>
    __asm volatile
 8006576:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800657a:	b672      	cpsid	i
 800657c:	f383 8811 	msr	BASEPRI, r3
 8006580:	f3bf 8f6f 	isb	sy
 8006584:	f3bf 8f4f 	dsb	sy
 8006588:	b662      	cpsie	i
 800658a:	60fb      	str	r3, [r7, #12]
}
 800658c:	bf00      	nop
 800658e:	bf00      	nop
 8006590:	e7fd      	b.n	800658e <pvPortMalloc+0x252>
    return pvReturn;
 8006592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8006594:	4618      	mov	r0, r3
 8006596:	3738      	adds	r7, #56	@ 0x38
 8006598:	46bd      	mov	sp, r7
 800659a:	bd80      	pop	{r7, pc}
 800659c:	2000bbec 	.word	0x2000bbec
 80065a0:	2000bbf0 	.word	0x2000bbf0
 80065a4:	2000bbe4 	.word	0x2000bbe4
 80065a8:	200003e4 	.word	0x200003e4
 80065ac:	2000bbe3 	.word	0x2000bbe3
 80065b0:	2000bbf4 	.word	0x2000bbf4
 80065b4:	2000bbf8 	.word	0x2000bbf8

080065b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b088      	sub	sp, #32
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d06a      	beq.n	80066a0 <vPortFree+0xe8>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80065ca:	2308      	movs	r3, #8
 80065cc:	425b      	negs	r3, r3
 80065ce:	69fa      	ldr	r2, [r7, #28]
 80065d0:	4413      	add	r3, r2
 80065d2:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80065d4:	69fb      	ldr	r3, [r7, #28]
 80065d6:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 80065d8:	69bb      	ldr	r3, [r7, #24]
 80065da:	4a33      	ldr	r2, [pc, #204]	@ (80066a8 <vPortFree+0xf0>)
 80065dc:	4293      	cmp	r3, r2
 80065de:	d305      	bcc.n	80065ec <vPortFree+0x34>
 80065e0:	69bb      	ldr	r3, [r7, #24]
 80065e2:	4a32      	ldr	r2, [pc, #200]	@ (80066ac <vPortFree+0xf4>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d801      	bhi.n	80065ec <vPortFree+0x34>
 80065e8:	2301      	movs	r3, #1
 80065ea:	e000      	b.n	80065ee <vPortFree+0x36>
 80065ec:	2300      	movs	r3, #0
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d10d      	bne.n	800660e <vPortFree+0x56>
    __asm volatile
 80065f2:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80065f6:	b672      	cpsid	i
 80065f8:	f383 8811 	msr	BASEPRI, r3
 80065fc:	f3bf 8f6f 	isb	sy
 8006600:	f3bf 8f4f 	dsb	sy
 8006604:	b662      	cpsie	i
 8006606:	617b      	str	r3, [r7, #20]
}
 8006608:	bf00      	nop
 800660a:	bf00      	nop
 800660c:	e7fd      	b.n	800660a <vPortFree+0x52>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 800660e:	69bb      	ldr	r3, [r7, #24]
 8006610:	685b      	ldr	r3, [r3, #4]
 8006612:	2b00      	cmp	r3, #0
 8006614:	db0d      	blt.n	8006632 <vPortFree+0x7a>
    __asm volatile
 8006616:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800661a:	b672      	cpsid	i
 800661c:	f383 8811 	msr	BASEPRI, r3
 8006620:	f3bf 8f6f 	isb	sy
 8006624:	f3bf 8f4f 	dsb	sy
 8006628:	b662      	cpsie	i
 800662a:	613b      	str	r3, [r7, #16]
}
 800662c:	bf00      	nop
 800662e:	bf00      	nop
 8006630:	e7fd      	b.n	800662e <vPortFree+0x76>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006632:	69bb      	ldr	r3, [r7, #24]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d00d      	beq.n	8006656 <vPortFree+0x9e>
    __asm volatile
 800663a:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800663e:	b672      	cpsid	i
 8006640:	f383 8811 	msr	BASEPRI, r3
 8006644:	f3bf 8f6f 	isb	sy
 8006648:	f3bf 8f4f 	dsb	sy
 800664c:	b662      	cpsie	i
 800664e:	60fb      	str	r3, [r7, #12]
}
 8006650:	bf00      	nop
 8006652:	bf00      	nop
 8006654:	e7fd      	b.n	8006652 <vPortFree+0x9a>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8006656:	69bb      	ldr	r3, [r7, #24]
 8006658:	685b      	ldr	r3, [r3, #4]
 800665a:	0fdb      	lsrs	r3, r3, #31
 800665c:	f003 0301 	and.w	r3, r3, #1
 8006660:	b2db      	uxtb	r3, r3
 8006662:	2b00      	cmp	r3, #0
 8006664:	d01c      	beq.n	80066a0 <vPortFree+0xe8>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8006666:	69bb      	ldr	r3, [r7, #24]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d118      	bne.n	80066a0 <vPortFree+0xe8>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 800666e:	69bb      	ldr	r3, [r7, #24]
 8006670:	685b      	ldr	r3, [r3, #4]
 8006672:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006676:	69bb      	ldr	r3, [r7, #24]
 8006678:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 800667a:	f7fe f911 	bl	80048a0 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 800667e:	69bb      	ldr	r3, [r7, #24]
 8006680:	685a      	ldr	r2, [r3, #4]
 8006682:	4b0b      	ldr	r3, [pc, #44]	@ (80066b0 <vPortFree+0xf8>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	4413      	add	r3, r2
 8006688:	4a09      	ldr	r2, [pc, #36]	@ (80066b0 <vPortFree+0xf8>)
 800668a:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800668c:	69b8      	ldr	r0, [r7, #24]
 800668e:	f000 f86d 	bl	800676c <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8006692:	4b08      	ldr	r3, [pc, #32]	@ (80066b4 <vPortFree+0xfc>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	3301      	adds	r3, #1
 8006698:	4a06      	ldr	r2, [pc, #24]	@ (80066b4 <vPortFree+0xfc>)
 800669a:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 800669c:	f7fe f90e 	bl	80048bc <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80066a0:	bf00      	nop
 80066a2:	3720      	adds	r7, #32
 80066a4:	46bd      	mov	sp, r7
 80066a6:	bd80      	pop	{r7, pc}
 80066a8:	200003e4 	.word	0x200003e4
 80066ac:	2000bbe3 	.word	0x2000bbe3
 80066b0:	2000bbf0 	.word	0x2000bbf0
 80066b4:	2000bbfc 	.word	0x2000bbfc

080066b8 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80066b8:	b480      	push	{r7}
 80066ba:	b085      	sub	sp, #20
 80066bc:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80066be:	f44f 4338 	mov.w	r3, #47104	@ 0xb800
 80066c2:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 80066c4:	4b24      	ldr	r3, [pc, #144]	@ (8006758 <prvHeapInit+0xa0>)
 80066c6:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	f003 0307 	and.w	r3, r3, #7
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d00c      	beq.n	80066ec <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	3307      	adds	r3, #7
 80066d6:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	f023 0307 	bic.w	r3, r3, #7
 80066de:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 80066e0:	68ba      	ldr	r2, [r7, #8]
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	1ad3      	subs	r3, r2, r3
 80066e6:	4a1c      	ldr	r2, [pc, #112]	@ (8006758 <prvHeapInit+0xa0>)
 80066e8:	4413      	add	r3, r2
 80066ea:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	4a1b      	ldr	r2, [pc, #108]	@ (800675c <prvHeapInit+0xa4>)
 80066f0:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80066f2:	4b1a      	ldr	r3, [pc, #104]	@ (800675c <prvHeapInit+0xa4>)
 80066f4:	2200      	movs	r2, #0
 80066f6:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 80066f8:	68fa      	ldr	r2, [r7, #12]
 80066fa:	68bb      	ldr	r3, [r7, #8]
 80066fc:	4413      	add	r3, r2
 80066fe:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 8006700:	2208      	movs	r2, #8
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	1a9b      	subs	r3, r3, r2
 8006706:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	f023 0307 	bic.w	r3, r3, #7
 800670e:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	4a13      	ldr	r2, [pc, #76]	@ (8006760 <prvHeapInit+0xa8>)
 8006714:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8006716:	4b12      	ldr	r3, [pc, #72]	@ (8006760 <prvHeapInit+0xa8>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	2200      	movs	r2, #0
 800671c:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 800671e:	4b10      	ldr	r3, [pc, #64]	@ (8006760 <prvHeapInit+0xa8>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	2200      	movs	r2, #0
 8006724:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	687a      	ldr	r2, [r7, #4]
 800672e:	1ad2      	subs	r2, r2, r3
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8006734:	4b0a      	ldr	r3, [pc, #40]	@ (8006760 <prvHeapInit+0xa8>)
 8006736:	681a      	ldr	r2, [r3, #0]
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	685b      	ldr	r3, [r3, #4]
 8006740:	4a08      	ldr	r2, [pc, #32]	@ (8006764 <prvHeapInit+0xac>)
 8006742:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	685b      	ldr	r3, [r3, #4]
 8006748:	4a07      	ldr	r2, [pc, #28]	@ (8006768 <prvHeapInit+0xb0>)
 800674a:	6013      	str	r3, [r2, #0]
}
 800674c:	bf00      	nop
 800674e:	3714      	adds	r7, #20
 8006750:	46bd      	mov	sp, r7
 8006752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006756:	4770      	bx	lr
 8006758:	200003e4 	.word	0x200003e4
 800675c:	2000bbe4 	.word	0x2000bbe4
 8006760:	2000bbec 	.word	0x2000bbec
 8006764:	2000bbf4 	.word	0x2000bbf4
 8006768:	2000bbf0 	.word	0x2000bbf0

0800676c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 800676c:	b480      	push	{r7}
 800676e:	b087      	sub	sp, #28
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8006774:	4b37      	ldr	r3, [pc, #220]	@ (8006854 <prvInsertBlockIntoFreeList+0xe8>)
 8006776:	617b      	str	r3, [r7, #20]
 8006778:	e002      	b.n	8006780 <prvInsertBlockIntoFreeList+0x14>
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	617b      	str	r3, [r7, #20]
 8006780:	697b      	ldr	r3, [r7, #20]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	687a      	ldr	r2, [r7, #4]
 8006786:	429a      	cmp	r2, r3
 8006788:	d8f7      	bhi.n	800677a <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	4a31      	ldr	r2, [pc, #196]	@ (8006854 <prvInsertBlockIntoFreeList+0xe8>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d01a      	beq.n	80067c8 <prvInsertBlockIntoFreeList+0x5c>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	4a30      	ldr	r2, [pc, #192]	@ (8006858 <prvInsertBlockIntoFreeList+0xec>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d305      	bcc.n	80067a6 <prvInsertBlockIntoFreeList+0x3a>
 800679a:	697b      	ldr	r3, [r7, #20]
 800679c:	4a2f      	ldr	r2, [pc, #188]	@ (800685c <prvInsertBlockIntoFreeList+0xf0>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d801      	bhi.n	80067a6 <prvInsertBlockIntoFreeList+0x3a>
 80067a2:	2301      	movs	r3, #1
 80067a4:	e000      	b.n	80067a8 <prvInsertBlockIntoFreeList+0x3c>
 80067a6:	2300      	movs	r3, #0
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d10d      	bne.n	80067c8 <prvInsertBlockIntoFreeList+0x5c>
    __asm volatile
 80067ac:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80067b0:	b672      	cpsid	i
 80067b2:	f383 8811 	msr	BASEPRI, r3
 80067b6:	f3bf 8f6f 	isb	sy
 80067ba:	f3bf 8f4f 	dsb	sy
 80067be:	b662      	cpsie	i
 80067c0:	60fb      	str	r3, [r7, #12]
}
 80067c2:	bf00      	nop
 80067c4:	bf00      	nop
 80067c6:	e7fd      	b.n	80067c4 <prvInsertBlockIntoFreeList+0x58>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80067c8:	697b      	ldr	r3, [r7, #20]
 80067ca:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80067cc:	697b      	ldr	r3, [r7, #20]
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	693a      	ldr	r2, [r7, #16]
 80067d2:	4413      	add	r3, r2
 80067d4:	687a      	ldr	r2, [r7, #4]
 80067d6:	429a      	cmp	r2, r3
 80067d8:	d108      	bne.n	80067ec <prvInsertBlockIntoFreeList+0x80>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80067da:	697b      	ldr	r3, [r7, #20]
 80067dc:	685a      	ldr	r2, [r3, #4]
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	685b      	ldr	r3, [r3, #4]
 80067e2:	441a      	add	r2, r3
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80067e8:	697b      	ldr	r3, [r7, #20]
 80067ea:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	693a      	ldr	r2, [r7, #16]
 80067f6:	441a      	add	r2, r3
 80067f8:	697b      	ldr	r3, [r7, #20]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	429a      	cmp	r2, r3
 80067fe:	d118      	bne.n	8006832 <prvInsertBlockIntoFreeList+0xc6>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 8006800:	697b      	ldr	r3, [r7, #20]
 8006802:	681a      	ldr	r2, [r3, #0]
 8006804:	4b16      	ldr	r3, [pc, #88]	@ (8006860 <prvInsertBlockIntoFreeList+0xf4>)
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	429a      	cmp	r2, r3
 800680a:	d00d      	beq.n	8006828 <prvInsertBlockIntoFreeList+0xbc>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	685a      	ldr	r2, [r3, #4]
 8006810:	697b      	ldr	r3, [r7, #20]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	685b      	ldr	r3, [r3, #4]
 8006816:	441a      	add	r2, r3
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 800681c:	697b      	ldr	r3, [r7, #20]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	681a      	ldr	r2, [r3, #0]
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	601a      	str	r2, [r3, #0]
 8006826:	e008      	b.n	800683a <prvInsertBlockIntoFreeList+0xce>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8006828:	4b0d      	ldr	r3, [pc, #52]	@ (8006860 <prvInsertBlockIntoFreeList+0xf4>)
 800682a:	681a      	ldr	r2, [r3, #0]
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	601a      	str	r2, [r3, #0]
 8006830:	e003      	b.n	800683a <prvInsertBlockIntoFreeList+0xce>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006832:	697b      	ldr	r3, [r7, #20]
 8006834:	681a      	ldr	r2, [r3, #0]
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 800683a:	697a      	ldr	r2, [r7, #20]
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	429a      	cmp	r2, r3
 8006840:	d002      	beq.n	8006848 <prvInsertBlockIntoFreeList+0xdc>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 8006842:	697b      	ldr	r3, [r7, #20]
 8006844:	687a      	ldr	r2, [r7, #4]
 8006846:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8006848:	bf00      	nop
 800684a:	371c      	adds	r7, #28
 800684c:	46bd      	mov	sp, r7
 800684e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006852:	4770      	bx	lr
 8006854:	2000bbe4 	.word	0x2000bbe4
 8006858:	200003e4 	.word	0x200003e4
 800685c:	2000bbe3 	.word	0x2000bbe3
 8006860:	2000bbec 	.word	0x2000bbec

08006864 <siprintf>:
 8006864:	b40e      	push	{r1, r2, r3}
 8006866:	b500      	push	{lr}
 8006868:	b09c      	sub	sp, #112	@ 0x70
 800686a:	ab1d      	add	r3, sp, #116	@ 0x74
 800686c:	9002      	str	r0, [sp, #8]
 800686e:	9006      	str	r0, [sp, #24]
 8006870:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006874:	4809      	ldr	r0, [pc, #36]	@ (800689c <siprintf+0x38>)
 8006876:	9107      	str	r1, [sp, #28]
 8006878:	9104      	str	r1, [sp, #16]
 800687a:	4909      	ldr	r1, [pc, #36]	@ (80068a0 <siprintf+0x3c>)
 800687c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006880:	9105      	str	r1, [sp, #20]
 8006882:	6800      	ldr	r0, [r0, #0]
 8006884:	9301      	str	r3, [sp, #4]
 8006886:	a902      	add	r1, sp, #8
 8006888:	f000 f9a2 	bl	8006bd0 <_svfiprintf_r>
 800688c:	9b02      	ldr	r3, [sp, #8]
 800688e:	2200      	movs	r2, #0
 8006890:	701a      	strb	r2, [r3, #0]
 8006892:	b01c      	add	sp, #112	@ 0x70
 8006894:	f85d eb04 	ldr.w	lr, [sp], #4
 8006898:	b003      	add	sp, #12
 800689a:	4770      	bx	lr
 800689c:	20000014 	.word	0x20000014
 80068a0:	ffff0208 	.word	0xffff0208

080068a4 <memset>:
 80068a4:	4402      	add	r2, r0
 80068a6:	4603      	mov	r3, r0
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d100      	bne.n	80068ae <memset+0xa>
 80068ac:	4770      	bx	lr
 80068ae:	f803 1b01 	strb.w	r1, [r3], #1
 80068b2:	e7f9      	b.n	80068a8 <memset+0x4>

080068b4 <__errno>:
 80068b4:	4b01      	ldr	r3, [pc, #4]	@ (80068bc <__errno+0x8>)
 80068b6:	6818      	ldr	r0, [r3, #0]
 80068b8:	4770      	bx	lr
 80068ba:	bf00      	nop
 80068bc:	20000014 	.word	0x20000014

080068c0 <__libc_init_array>:
 80068c0:	b570      	push	{r4, r5, r6, lr}
 80068c2:	4d0d      	ldr	r5, [pc, #52]	@ (80068f8 <__libc_init_array+0x38>)
 80068c4:	4c0d      	ldr	r4, [pc, #52]	@ (80068fc <__libc_init_array+0x3c>)
 80068c6:	1b64      	subs	r4, r4, r5
 80068c8:	10a4      	asrs	r4, r4, #2
 80068ca:	2600      	movs	r6, #0
 80068cc:	42a6      	cmp	r6, r4
 80068ce:	d109      	bne.n	80068e4 <__libc_init_array+0x24>
 80068d0:	4d0b      	ldr	r5, [pc, #44]	@ (8006900 <__libc_init_array+0x40>)
 80068d2:	4c0c      	ldr	r4, [pc, #48]	@ (8006904 <__libc_init_array+0x44>)
 80068d4:	f000 fc66 	bl	80071a4 <_init>
 80068d8:	1b64      	subs	r4, r4, r5
 80068da:	10a4      	asrs	r4, r4, #2
 80068dc:	2600      	movs	r6, #0
 80068de:	42a6      	cmp	r6, r4
 80068e0:	d105      	bne.n	80068ee <__libc_init_array+0x2e>
 80068e2:	bd70      	pop	{r4, r5, r6, pc}
 80068e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80068e8:	4798      	blx	r3
 80068ea:	3601      	adds	r6, #1
 80068ec:	e7ee      	b.n	80068cc <__libc_init_array+0xc>
 80068ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80068f2:	4798      	blx	r3
 80068f4:	3601      	adds	r6, #1
 80068f6:	e7f2      	b.n	80068de <__libc_init_array+0x1e>
 80068f8:	080072f4 	.word	0x080072f4
 80068fc:	080072f4 	.word	0x080072f4
 8006900:	080072f4 	.word	0x080072f4
 8006904:	080072f8 	.word	0x080072f8

08006908 <__retarget_lock_acquire_recursive>:
 8006908:	4770      	bx	lr

0800690a <__retarget_lock_release_recursive>:
 800690a:	4770      	bx	lr

0800690c <memcpy>:
 800690c:	440a      	add	r2, r1
 800690e:	4291      	cmp	r1, r2
 8006910:	f100 33ff 	add.w	r3, r0, #4294967295
 8006914:	d100      	bne.n	8006918 <memcpy+0xc>
 8006916:	4770      	bx	lr
 8006918:	b510      	push	{r4, lr}
 800691a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800691e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006922:	4291      	cmp	r1, r2
 8006924:	d1f9      	bne.n	800691a <memcpy+0xe>
 8006926:	bd10      	pop	{r4, pc}

08006928 <_free_r>:
 8006928:	b538      	push	{r3, r4, r5, lr}
 800692a:	4605      	mov	r5, r0
 800692c:	2900      	cmp	r1, #0
 800692e:	d041      	beq.n	80069b4 <_free_r+0x8c>
 8006930:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006934:	1f0c      	subs	r4, r1, #4
 8006936:	2b00      	cmp	r3, #0
 8006938:	bfb8      	it	lt
 800693a:	18e4      	addlt	r4, r4, r3
 800693c:	f000 f8e0 	bl	8006b00 <__malloc_lock>
 8006940:	4a1d      	ldr	r2, [pc, #116]	@ (80069b8 <_free_r+0x90>)
 8006942:	6813      	ldr	r3, [r2, #0]
 8006944:	b933      	cbnz	r3, 8006954 <_free_r+0x2c>
 8006946:	6063      	str	r3, [r4, #4]
 8006948:	6014      	str	r4, [r2, #0]
 800694a:	4628      	mov	r0, r5
 800694c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006950:	f000 b8dc 	b.w	8006b0c <__malloc_unlock>
 8006954:	42a3      	cmp	r3, r4
 8006956:	d908      	bls.n	800696a <_free_r+0x42>
 8006958:	6820      	ldr	r0, [r4, #0]
 800695a:	1821      	adds	r1, r4, r0
 800695c:	428b      	cmp	r3, r1
 800695e:	bf01      	itttt	eq
 8006960:	6819      	ldreq	r1, [r3, #0]
 8006962:	685b      	ldreq	r3, [r3, #4]
 8006964:	1809      	addeq	r1, r1, r0
 8006966:	6021      	streq	r1, [r4, #0]
 8006968:	e7ed      	b.n	8006946 <_free_r+0x1e>
 800696a:	461a      	mov	r2, r3
 800696c:	685b      	ldr	r3, [r3, #4]
 800696e:	b10b      	cbz	r3, 8006974 <_free_r+0x4c>
 8006970:	42a3      	cmp	r3, r4
 8006972:	d9fa      	bls.n	800696a <_free_r+0x42>
 8006974:	6811      	ldr	r1, [r2, #0]
 8006976:	1850      	adds	r0, r2, r1
 8006978:	42a0      	cmp	r0, r4
 800697a:	d10b      	bne.n	8006994 <_free_r+0x6c>
 800697c:	6820      	ldr	r0, [r4, #0]
 800697e:	4401      	add	r1, r0
 8006980:	1850      	adds	r0, r2, r1
 8006982:	4283      	cmp	r3, r0
 8006984:	6011      	str	r1, [r2, #0]
 8006986:	d1e0      	bne.n	800694a <_free_r+0x22>
 8006988:	6818      	ldr	r0, [r3, #0]
 800698a:	685b      	ldr	r3, [r3, #4]
 800698c:	6053      	str	r3, [r2, #4]
 800698e:	4408      	add	r0, r1
 8006990:	6010      	str	r0, [r2, #0]
 8006992:	e7da      	b.n	800694a <_free_r+0x22>
 8006994:	d902      	bls.n	800699c <_free_r+0x74>
 8006996:	230c      	movs	r3, #12
 8006998:	602b      	str	r3, [r5, #0]
 800699a:	e7d6      	b.n	800694a <_free_r+0x22>
 800699c:	6820      	ldr	r0, [r4, #0]
 800699e:	1821      	adds	r1, r4, r0
 80069a0:	428b      	cmp	r3, r1
 80069a2:	bf04      	itt	eq
 80069a4:	6819      	ldreq	r1, [r3, #0]
 80069a6:	685b      	ldreq	r3, [r3, #4]
 80069a8:	6063      	str	r3, [r4, #4]
 80069aa:	bf04      	itt	eq
 80069ac:	1809      	addeq	r1, r1, r0
 80069ae:	6021      	streq	r1, [r4, #0]
 80069b0:	6054      	str	r4, [r2, #4]
 80069b2:	e7ca      	b.n	800694a <_free_r+0x22>
 80069b4:	bd38      	pop	{r3, r4, r5, pc}
 80069b6:	bf00      	nop
 80069b8:	2000bd44 	.word	0x2000bd44

080069bc <sbrk_aligned>:
 80069bc:	b570      	push	{r4, r5, r6, lr}
 80069be:	4e0f      	ldr	r6, [pc, #60]	@ (80069fc <sbrk_aligned+0x40>)
 80069c0:	460c      	mov	r4, r1
 80069c2:	6831      	ldr	r1, [r6, #0]
 80069c4:	4605      	mov	r5, r0
 80069c6:	b911      	cbnz	r1, 80069ce <sbrk_aligned+0x12>
 80069c8:	f000 fba6 	bl	8007118 <_sbrk_r>
 80069cc:	6030      	str	r0, [r6, #0]
 80069ce:	4621      	mov	r1, r4
 80069d0:	4628      	mov	r0, r5
 80069d2:	f000 fba1 	bl	8007118 <_sbrk_r>
 80069d6:	1c43      	adds	r3, r0, #1
 80069d8:	d103      	bne.n	80069e2 <sbrk_aligned+0x26>
 80069da:	f04f 34ff 	mov.w	r4, #4294967295
 80069de:	4620      	mov	r0, r4
 80069e0:	bd70      	pop	{r4, r5, r6, pc}
 80069e2:	1cc4      	adds	r4, r0, #3
 80069e4:	f024 0403 	bic.w	r4, r4, #3
 80069e8:	42a0      	cmp	r0, r4
 80069ea:	d0f8      	beq.n	80069de <sbrk_aligned+0x22>
 80069ec:	1a21      	subs	r1, r4, r0
 80069ee:	4628      	mov	r0, r5
 80069f0:	f000 fb92 	bl	8007118 <_sbrk_r>
 80069f4:	3001      	adds	r0, #1
 80069f6:	d1f2      	bne.n	80069de <sbrk_aligned+0x22>
 80069f8:	e7ef      	b.n	80069da <sbrk_aligned+0x1e>
 80069fa:	bf00      	nop
 80069fc:	2000bd40 	.word	0x2000bd40

08006a00 <_malloc_r>:
 8006a00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a04:	1ccd      	adds	r5, r1, #3
 8006a06:	f025 0503 	bic.w	r5, r5, #3
 8006a0a:	3508      	adds	r5, #8
 8006a0c:	2d0c      	cmp	r5, #12
 8006a0e:	bf38      	it	cc
 8006a10:	250c      	movcc	r5, #12
 8006a12:	2d00      	cmp	r5, #0
 8006a14:	4606      	mov	r6, r0
 8006a16:	db01      	blt.n	8006a1c <_malloc_r+0x1c>
 8006a18:	42a9      	cmp	r1, r5
 8006a1a:	d904      	bls.n	8006a26 <_malloc_r+0x26>
 8006a1c:	230c      	movs	r3, #12
 8006a1e:	6033      	str	r3, [r6, #0]
 8006a20:	2000      	movs	r0, #0
 8006a22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a26:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006afc <_malloc_r+0xfc>
 8006a2a:	f000 f869 	bl	8006b00 <__malloc_lock>
 8006a2e:	f8d8 3000 	ldr.w	r3, [r8]
 8006a32:	461c      	mov	r4, r3
 8006a34:	bb44      	cbnz	r4, 8006a88 <_malloc_r+0x88>
 8006a36:	4629      	mov	r1, r5
 8006a38:	4630      	mov	r0, r6
 8006a3a:	f7ff ffbf 	bl	80069bc <sbrk_aligned>
 8006a3e:	1c43      	adds	r3, r0, #1
 8006a40:	4604      	mov	r4, r0
 8006a42:	d158      	bne.n	8006af6 <_malloc_r+0xf6>
 8006a44:	f8d8 4000 	ldr.w	r4, [r8]
 8006a48:	4627      	mov	r7, r4
 8006a4a:	2f00      	cmp	r7, #0
 8006a4c:	d143      	bne.n	8006ad6 <_malloc_r+0xd6>
 8006a4e:	2c00      	cmp	r4, #0
 8006a50:	d04b      	beq.n	8006aea <_malloc_r+0xea>
 8006a52:	6823      	ldr	r3, [r4, #0]
 8006a54:	4639      	mov	r1, r7
 8006a56:	4630      	mov	r0, r6
 8006a58:	eb04 0903 	add.w	r9, r4, r3
 8006a5c:	f000 fb5c 	bl	8007118 <_sbrk_r>
 8006a60:	4581      	cmp	r9, r0
 8006a62:	d142      	bne.n	8006aea <_malloc_r+0xea>
 8006a64:	6821      	ldr	r1, [r4, #0]
 8006a66:	1a6d      	subs	r5, r5, r1
 8006a68:	4629      	mov	r1, r5
 8006a6a:	4630      	mov	r0, r6
 8006a6c:	f7ff ffa6 	bl	80069bc <sbrk_aligned>
 8006a70:	3001      	adds	r0, #1
 8006a72:	d03a      	beq.n	8006aea <_malloc_r+0xea>
 8006a74:	6823      	ldr	r3, [r4, #0]
 8006a76:	442b      	add	r3, r5
 8006a78:	6023      	str	r3, [r4, #0]
 8006a7a:	f8d8 3000 	ldr.w	r3, [r8]
 8006a7e:	685a      	ldr	r2, [r3, #4]
 8006a80:	bb62      	cbnz	r2, 8006adc <_malloc_r+0xdc>
 8006a82:	f8c8 7000 	str.w	r7, [r8]
 8006a86:	e00f      	b.n	8006aa8 <_malloc_r+0xa8>
 8006a88:	6822      	ldr	r2, [r4, #0]
 8006a8a:	1b52      	subs	r2, r2, r5
 8006a8c:	d420      	bmi.n	8006ad0 <_malloc_r+0xd0>
 8006a8e:	2a0b      	cmp	r2, #11
 8006a90:	d917      	bls.n	8006ac2 <_malloc_r+0xc2>
 8006a92:	1961      	adds	r1, r4, r5
 8006a94:	42a3      	cmp	r3, r4
 8006a96:	6025      	str	r5, [r4, #0]
 8006a98:	bf18      	it	ne
 8006a9a:	6059      	strne	r1, [r3, #4]
 8006a9c:	6863      	ldr	r3, [r4, #4]
 8006a9e:	bf08      	it	eq
 8006aa0:	f8c8 1000 	streq.w	r1, [r8]
 8006aa4:	5162      	str	r2, [r4, r5]
 8006aa6:	604b      	str	r3, [r1, #4]
 8006aa8:	4630      	mov	r0, r6
 8006aaa:	f000 f82f 	bl	8006b0c <__malloc_unlock>
 8006aae:	f104 000b 	add.w	r0, r4, #11
 8006ab2:	1d23      	adds	r3, r4, #4
 8006ab4:	f020 0007 	bic.w	r0, r0, #7
 8006ab8:	1ac2      	subs	r2, r0, r3
 8006aba:	bf1c      	itt	ne
 8006abc:	1a1b      	subne	r3, r3, r0
 8006abe:	50a3      	strne	r3, [r4, r2]
 8006ac0:	e7af      	b.n	8006a22 <_malloc_r+0x22>
 8006ac2:	6862      	ldr	r2, [r4, #4]
 8006ac4:	42a3      	cmp	r3, r4
 8006ac6:	bf0c      	ite	eq
 8006ac8:	f8c8 2000 	streq.w	r2, [r8]
 8006acc:	605a      	strne	r2, [r3, #4]
 8006ace:	e7eb      	b.n	8006aa8 <_malloc_r+0xa8>
 8006ad0:	4623      	mov	r3, r4
 8006ad2:	6864      	ldr	r4, [r4, #4]
 8006ad4:	e7ae      	b.n	8006a34 <_malloc_r+0x34>
 8006ad6:	463c      	mov	r4, r7
 8006ad8:	687f      	ldr	r7, [r7, #4]
 8006ada:	e7b6      	b.n	8006a4a <_malloc_r+0x4a>
 8006adc:	461a      	mov	r2, r3
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	42a3      	cmp	r3, r4
 8006ae2:	d1fb      	bne.n	8006adc <_malloc_r+0xdc>
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	6053      	str	r3, [r2, #4]
 8006ae8:	e7de      	b.n	8006aa8 <_malloc_r+0xa8>
 8006aea:	230c      	movs	r3, #12
 8006aec:	6033      	str	r3, [r6, #0]
 8006aee:	4630      	mov	r0, r6
 8006af0:	f000 f80c 	bl	8006b0c <__malloc_unlock>
 8006af4:	e794      	b.n	8006a20 <_malloc_r+0x20>
 8006af6:	6005      	str	r5, [r0, #0]
 8006af8:	e7d6      	b.n	8006aa8 <_malloc_r+0xa8>
 8006afa:	bf00      	nop
 8006afc:	2000bd44 	.word	0x2000bd44

08006b00 <__malloc_lock>:
 8006b00:	4801      	ldr	r0, [pc, #4]	@ (8006b08 <__malloc_lock+0x8>)
 8006b02:	f7ff bf01 	b.w	8006908 <__retarget_lock_acquire_recursive>
 8006b06:	bf00      	nop
 8006b08:	2000bd3c 	.word	0x2000bd3c

08006b0c <__malloc_unlock>:
 8006b0c:	4801      	ldr	r0, [pc, #4]	@ (8006b14 <__malloc_unlock+0x8>)
 8006b0e:	f7ff befc 	b.w	800690a <__retarget_lock_release_recursive>
 8006b12:	bf00      	nop
 8006b14:	2000bd3c 	.word	0x2000bd3c

08006b18 <__ssputs_r>:
 8006b18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b1c:	688e      	ldr	r6, [r1, #8]
 8006b1e:	461f      	mov	r7, r3
 8006b20:	42be      	cmp	r6, r7
 8006b22:	680b      	ldr	r3, [r1, #0]
 8006b24:	4682      	mov	sl, r0
 8006b26:	460c      	mov	r4, r1
 8006b28:	4690      	mov	r8, r2
 8006b2a:	d82d      	bhi.n	8006b88 <__ssputs_r+0x70>
 8006b2c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006b30:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006b34:	d026      	beq.n	8006b84 <__ssputs_r+0x6c>
 8006b36:	6965      	ldr	r5, [r4, #20]
 8006b38:	6909      	ldr	r1, [r1, #16]
 8006b3a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006b3e:	eba3 0901 	sub.w	r9, r3, r1
 8006b42:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006b46:	1c7b      	adds	r3, r7, #1
 8006b48:	444b      	add	r3, r9
 8006b4a:	106d      	asrs	r5, r5, #1
 8006b4c:	429d      	cmp	r5, r3
 8006b4e:	bf38      	it	cc
 8006b50:	461d      	movcc	r5, r3
 8006b52:	0553      	lsls	r3, r2, #21
 8006b54:	d527      	bpl.n	8006ba6 <__ssputs_r+0x8e>
 8006b56:	4629      	mov	r1, r5
 8006b58:	f7ff ff52 	bl	8006a00 <_malloc_r>
 8006b5c:	4606      	mov	r6, r0
 8006b5e:	b360      	cbz	r0, 8006bba <__ssputs_r+0xa2>
 8006b60:	6921      	ldr	r1, [r4, #16]
 8006b62:	464a      	mov	r2, r9
 8006b64:	f7ff fed2 	bl	800690c <memcpy>
 8006b68:	89a3      	ldrh	r3, [r4, #12]
 8006b6a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006b6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b72:	81a3      	strh	r3, [r4, #12]
 8006b74:	6126      	str	r6, [r4, #16]
 8006b76:	6165      	str	r5, [r4, #20]
 8006b78:	444e      	add	r6, r9
 8006b7a:	eba5 0509 	sub.w	r5, r5, r9
 8006b7e:	6026      	str	r6, [r4, #0]
 8006b80:	60a5      	str	r5, [r4, #8]
 8006b82:	463e      	mov	r6, r7
 8006b84:	42be      	cmp	r6, r7
 8006b86:	d900      	bls.n	8006b8a <__ssputs_r+0x72>
 8006b88:	463e      	mov	r6, r7
 8006b8a:	6820      	ldr	r0, [r4, #0]
 8006b8c:	4632      	mov	r2, r6
 8006b8e:	4641      	mov	r1, r8
 8006b90:	f000 faa8 	bl	80070e4 <memmove>
 8006b94:	68a3      	ldr	r3, [r4, #8]
 8006b96:	1b9b      	subs	r3, r3, r6
 8006b98:	60a3      	str	r3, [r4, #8]
 8006b9a:	6823      	ldr	r3, [r4, #0]
 8006b9c:	4433      	add	r3, r6
 8006b9e:	6023      	str	r3, [r4, #0]
 8006ba0:	2000      	movs	r0, #0
 8006ba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ba6:	462a      	mov	r2, r5
 8006ba8:	f000 fac6 	bl	8007138 <_realloc_r>
 8006bac:	4606      	mov	r6, r0
 8006bae:	2800      	cmp	r0, #0
 8006bb0:	d1e0      	bne.n	8006b74 <__ssputs_r+0x5c>
 8006bb2:	6921      	ldr	r1, [r4, #16]
 8006bb4:	4650      	mov	r0, sl
 8006bb6:	f7ff feb7 	bl	8006928 <_free_r>
 8006bba:	230c      	movs	r3, #12
 8006bbc:	f8ca 3000 	str.w	r3, [sl]
 8006bc0:	89a3      	ldrh	r3, [r4, #12]
 8006bc2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006bc6:	81a3      	strh	r3, [r4, #12]
 8006bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8006bcc:	e7e9      	b.n	8006ba2 <__ssputs_r+0x8a>
	...

08006bd0 <_svfiprintf_r>:
 8006bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bd4:	4698      	mov	r8, r3
 8006bd6:	898b      	ldrh	r3, [r1, #12]
 8006bd8:	061b      	lsls	r3, r3, #24
 8006bda:	b09d      	sub	sp, #116	@ 0x74
 8006bdc:	4607      	mov	r7, r0
 8006bde:	460d      	mov	r5, r1
 8006be0:	4614      	mov	r4, r2
 8006be2:	d510      	bpl.n	8006c06 <_svfiprintf_r+0x36>
 8006be4:	690b      	ldr	r3, [r1, #16]
 8006be6:	b973      	cbnz	r3, 8006c06 <_svfiprintf_r+0x36>
 8006be8:	2140      	movs	r1, #64	@ 0x40
 8006bea:	f7ff ff09 	bl	8006a00 <_malloc_r>
 8006bee:	6028      	str	r0, [r5, #0]
 8006bf0:	6128      	str	r0, [r5, #16]
 8006bf2:	b930      	cbnz	r0, 8006c02 <_svfiprintf_r+0x32>
 8006bf4:	230c      	movs	r3, #12
 8006bf6:	603b      	str	r3, [r7, #0]
 8006bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8006bfc:	b01d      	add	sp, #116	@ 0x74
 8006bfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c02:	2340      	movs	r3, #64	@ 0x40
 8006c04:	616b      	str	r3, [r5, #20]
 8006c06:	2300      	movs	r3, #0
 8006c08:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c0a:	2320      	movs	r3, #32
 8006c0c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006c10:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c14:	2330      	movs	r3, #48	@ 0x30
 8006c16:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006db4 <_svfiprintf_r+0x1e4>
 8006c1a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006c1e:	f04f 0901 	mov.w	r9, #1
 8006c22:	4623      	mov	r3, r4
 8006c24:	469a      	mov	sl, r3
 8006c26:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c2a:	b10a      	cbz	r2, 8006c30 <_svfiprintf_r+0x60>
 8006c2c:	2a25      	cmp	r2, #37	@ 0x25
 8006c2e:	d1f9      	bne.n	8006c24 <_svfiprintf_r+0x54>
 8006c30:	ebba 0b04 	subs.w	fp, sl, r4
 8006c34:	d00b      	beq.n	8006c4e <_svfiprintf_r+0x7e>
 8006c36:	465b      	mov	r3, fp
 8006c38:	4622      	mov	r2, r4
 8006c3a:	4629      	mov	r1, r5
 8006c3c:	4638      	mov	r0, r7
 8006c3e:	f7ff ff6b 	bl	8006b18 <__ssputs_r>
 8006c42:	3001      	adds	r0, #1
 8006c44:	f000 80a7 	beq.w	8006d96 <_svfiprintf_r+0x1c6>
 8006c48:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c4a:	445a      	add	r2, fp
 8006c4c:	9209      	str	r2, [sp, #36]	@ 0x24
 8006c4e:	f89a 3000 	ldrb.w	r3, [sl]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	f000 809f 	beq.w	8006d96 <_svfiprintf_r+0x1c6>
 8006c58:	2300      	movs	r3, #0
 8006c5a:	f04f 32ff 	mov.w	r2, #4294967295
 8006c5e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c62:	f10a 0a01 	add.w	sl, sl, #1
 8006c66:	9304      	str	r3, [sp, #16]
 8006c68:	9307      	str	r3, [sp, #28]
 8006c6a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006c6e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006c70:	4654      	mov	r4, sl
 8006c72:	2205      	movs	r2, #5
 8006c74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c78:	484e      	ldr	r0, [pc, #312]	@ (8006db4 <_svfiprintf_r+0x1e4>)
 8006c7a:	f7f9 fae9 	bl	8000250 <memchr>
 8006c7e:	9a04      	ldr	r2, [sp, #16]
 8006c80:	b9d8      	cbnz	r0, 8006cba <_svfiprintf_r+0xea>
 8006c82:	06d0      	lsls	r0, r2, #27
 8006c84:	bf44      	itt	mi
 8006c86:	2320      	movmi	r3, #32
 8006c88:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c8c:	0711      	lsls	r1, r2, #28
 8006c8e:	bf44      	itt	mi
 8006c90:	232b      	movmi	r3, #43	@ 0x2b
 8006c92:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c96:	f89a 3000 	ldrb.w	r3, [sl]
 8006c9a:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c9c:	d015      	beq.n	8006cca <_svfiprintf_r+0xfa>
 8006c9e:	9a07      	ldr	r2, [sp, #28]
 8006ca0:	4654      	mov	r4, sl
 8006ca2:	2000      	movs	r0, #0
 8006ca4:	f04f 0c0a 	mov.w	ip, #10
 8006ca8:	4621      	mov	r1, r4
 8006caa:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006cae:	3b30      	subs	r3, #48	@ 0x30
 8006cb0:	2b09      	cmp	r3, #9
 8006cb2:	d94b      	bls.n	8006d4c <_svfiprintf_r+0x17c>
 8006cb4:	b1b0      	cbz	r0, 8006ce4 <_svfiprintf_r+0x114>
 8006cb6:	9207      	str	r2, [sp, #28]
 8006cb8:	e014      	b.n	8006ce4 <_svfiprintf_r+0x114>
 8006cba:	eba0 0308 	sub.w	r3, r0, r8
 8006cbe:	fa09 f303 	lsl.w	r3, r9, r3
 8006cc2:	4313      	orrs	r3, r2
 8006cc4:	9304      	str	r3, [sp, #16]
 8006cc6:	46a2      	mov	sl, r4
 8006cc8:	e7d2      	b.n	8006c70 <_svfiprintf_r+0xa0>
 8006cca:	9b03      	ldr	r3, [sp, #12]
 8006ccc:	1d19      	adds	r1, r3, #4
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	9103      	str	r1, [sp, #12]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	bfbb      	ittet	lt
 8006cd6:	425b      	neglt	r3, r3
 8006cd8:	f042 0202 	orrlt.w	r2, r2, #2
 8006cdc:	9307      	strge	r3, [sp, #28]
 8006cde:	9307      	strlt	r3, [sp, #28]
 8006ce0:	bfb8      	it	lt
 8006ce2:	9204      	strlt	r2, [sp, #16]
 8006ce4:	7823      	ldrb	r3, [r4, #0]
 8006ce6:	2b2e      	cmp	r3, #46	@ 0x2e
 8006ce8:	d10a      	bne.n	8006d00 <_svfiprintf_r+0x130>
 8006cea:	7863      	ldrb	r3, [r4, #1]
 8006cec:	2b2a      	cmp	r3, #42	@ 0x2a
 8006cee:	d132      	bne.n	8006d56 <_svfiprintf_r+0x186>
 8006cf0:	9b03      	ldr	r3, [sp, #12]
 8006cf2:	1d1a      	adds	r2, r3, #4
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	9203      	str	r2, [sp, #12]
 8006cf8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006cfc:	3402      	adds	r4, #2
 8006cfe:	9305      	str	r3, [sp, #20]
 8006d00:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006dc4 <_svfiprintf_r+0x1f4>
 8006d04:	7821      	ldrb	r1, [r4, #0]
 8006d06:	2203      	movs	r2, #3
 8006d08:	4650      	mov	r0, sl
 8006d0a:	f7f9 faa1 	bl	8000250 <memchr>
 8006d0e:	b138      	cbz	r0, 8006d20 <_svfiprintf_r+0x150>
 8006d10:	9b04      	ldr	r3, [sp, #16]
 8006d12:	eba0 000a 	sub.w	r0, r0, sl
 8006d16:	2240      	movs	r2, #64	@ 0x40
 8006d18:	4082      	lsls	r2, r0
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	3401      	adds	r4, #1
 8006d1e:	9304      	str	r3, [sp, #16]
 8006d20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d24:	4824      	ldr	r0, [pc, #144]	@ (8006db8 <_svfiprintf_r+0x1e8>)
 8006d26:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006d2a:	2206      	movs	r2, #6
 8006d2c:	f7f9 fa90 	bl	8000250 <memchr>
 8006d30:	2800      	cmp	r0, #0
 8006d32:	d036      	beq.n	8006da2 <_svfiprintf_r+0x1d2>
 8006d34:	4b21      	ldr	r3, [pc, #132]	@ (8006dbc <_svfiprintf_r+0x1ec>)
 8006d36:	bb1b      	cbnz	r3, 8006d80 <_svfiprintf_r+0x1b0>
 8006d38:	9b03      	ldr	r3, [sp, #12]
 8006d3a:	3307      	adds	r3, #7
 8006d3c:	f023 0307 	bic.w	r3, r3, #7
 8006d40:	3308      	adds	r3, #8
 8006d42:	9303      	str	r3, [sp, #12]
 8006d44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d46:	4433      	add	r3, r6
 8006d48:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d4a:	e76a      	b.n	8006c22 <_svfiprintf_r+0x52>
 8006d4c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d50:	460c      	mov	r4, r1
 8006d52:	2001      	movs	r0, #1
 8006d54:	e7a8      	b.n	8006ca8 <_svfiprintf_r+0xd8>
 8006d56:	2300      	movs	r3, #0
 8006d58:	3401      	adds	r4, #1
 8006d5a:	9305      	str	r3, [sp, #20]
 8006d5c:	4619      	mov	r1, r3
 8006d5e:	f04f 0c0a 	mov.w	ip, #10
 8006d62:	4620      	mov	r0, r4
 8006d64:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d68:	3a30      	subs	r2, #48	@ 0x30
 8006d6a:	2a09      	cmp	r2, #9
 8006d6c:	d903      	bls.n	8006d76 <_svfiprintf_r+0x1a6>
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d0c6      	beq.n	8006d00 <_svfiprintf_r+0x130>
 8006d72:	9105      	str	r1, [sp, #20]
 8006d74:	e7c4      	b.n	8006d00 <_svfiprintf_r+0x130>
 8006d76:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d7a:	4604      	mov	r4, r0
 8006d7c:	2301      	movs	r3, #1
 8006d7e:	e7f0      	b.n	8006d62 <_svfiprintf_r+0x192>
 8006d80:	ab03      	add	r3, sp, #12
 8006d82:	9300      	str	r3, [sp, #0]
 8006d84:	462a      	mov	r2, r5
 8006d86:	4b0e      	ldr	r3, [pc, #56]	@ (8006dc0 <_svfiprintf_r+0x1f0>)
 8006d88:	a904      	add	r1, sp, #16
 8006d8a:	4638      	mov	r0, r7
 8006d8c:	f3af 8000 	nop.w
 8006d90:	1c42      	adds	r2, r0, #1
 8006d92:	4606      	mov	r6, r0
 8006d94:	d1d6      	bne.n	8006d44 <_svfiprintf_r+0x174>
 8006d96:	89ab      	ldrh	r3, [r5, #12]
 8006d98:	065b      	lsls	r3, r3, #25
 8006d9a:	f53f af2d 	bmi.w	8006bf8 <_svfiprintf_r+0x28>
 8006d9e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006da0:	e72c      	b.n	8006bfc <_svfiprintf_r+0x2c>
 8006da2:	ab03      	add	r3, sp, #12
 8006da4:	9300      	str	r3, [sp, #0]
 8006da6:	462a      	mov	r2, r5
 8006da8:	4b05      	ldr	r3, [pc, #20]	@ (8006dc0 <_svfiprintf_r+0x1f0>)
 8006daa:	a904      	add	r1, sp, #16
 8006dac:	4638      	mov	r0, r7
 8006dae:	f000 f879 	bl	8006ea4 <_printf_i>
 8006db2:	e7ed      	b.n	8006d90 <_svfiprintf_r+0x1c0>
 8006db4:	080072b8 	.word	0x080072b8
 8006db8:	080072c2 	.word	0x080072c2
 8006dbc:	00000000 	.word	0x00000000
 8006dc0:	08006b19 	.word	0x08006b19
 8006dc4:	080072be 	.word	0x080072be

08006dc8 <_printf_common>:
 8006dc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006dcc:	4616      	mov	r6, r2
 8006dce:	4698      	mov	r8, r3
 8006dd0:	688a      	ldr	r2, [r1, #8]
 8006dd2:	690b      	ldr	r3, [r1, #16]
 8006dd4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	bfb8      	it	lt
 8006ddc:	4613      	movlt	r3, r2
 8006dde:	6033      	str	r3, [r6, #0]
 8006de0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006de4:	4607      	mov	r7, r0
 8006de6:	460c      	mov	r4, r1
 8006de8:	b10a      	cbz	r2, 8006dee <_printf_common+0x26>
 8006dea:	3301      	adds	r3, #1
 8006dec:	6033      	str	r3, [r6, #0]
 8006dee:	6823      	ldr	r3, [r4, #0]
 8006df0:	0699      	lsls	r1, r3, #26
 8006df2:	bf42      	ittt	mi
 8006df4:	6833      	ldrmi	r3, [r6, #0]
 8006df6:	3302      	addmi	r3, #2
 8006df8:	6033      	strmi	r3, [r6, #0]
 8006dfa:	6825      	ldr	r5, [r4, #0]
 8006dfc:	f015 0506 	ands.w	r5, r5, #6
 8006e00:	d106      	bne.n	8006e10 <_printf_common+0x48>
 8006e02:	f104 0a19 	add.w	sl, r4, #25
 8006e06:	68e3      	ldr	r3, [r4, #12]
 8006e08:	6832      	ldr	r2, [r6, #0]
 8006e0a:	1a9b      	subs	r3, r3, r2
 8006e0c:	42ab      	cmp	r3, r5
 8006e0e:	dc26      	bgt.n	8006e5e <_printf_common+0x96>
 8006e10:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006e14:	6822      	ldr	r2, [r4, #0]
 8006e16:	3b00      	subs	r3, #0
 8006e18:	bf18      	it	ne
 8006e1a:	2301      	movne	r3, #1
 8006e1c:	0692      	lsls	r2, r2, #26
 8006e1e:	d42b      	bmi.n	8006e78 <_printf_common+0xb0>
 8006e20:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006e24:	4641      	mov	r1, r8
 8006e26:	4638      	mov	r0, r7
 8006e28:	47c8      	blx	r9
 8006e2a:	3001      	adds	r0, #1
 8006e2c:	d01e      	beq.n	8006e6c <_printf_common+0xa4>
 8006e2e:	6823      	ldr	r3, [r4, #0]
 8006e30:	6922      	ldr	r2, [r4, #16]
 8006e32:	f003 0306 	and.w	r3, r3, #6
 8006e36:	2b04      	cmp	r3, #4
 8006e38:	bf02      	ittt	eq
 8006e3a:	68e5      	ldreq	r5, [r4, #12]
 8006e3c:	6833      	ldreq	r3, [r6, #0]
 8006e3e:	1aed      	subeq	r5, r5, r3
 8006e40:	68a3      	ldr	r3, [r4, #8]
 8006e42:	bf0c      	ite	eq
 8006e44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006e48:	2500      	movne	r5, #0
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	bfc4      	itt	gt
 8006e4e:	1a9b      	subgt	r3, r3, r2
 8006e50:	18ed      	addgt	r5, r5, r3
 8006e52:	2600      	movs	r6, #0
 8006e54:	341a      	adds	r4, #26
 8006e56:	42b5      	cmp	r5, r6
 8006e58:	d11a      	bne.n	8006e90 <_printf_common+0xc8>
 8006e5a:	2000      	movs	r0, #0
 8006e5c:	e008      	b.n	8006e70 <_printf_common+0xa8>
 8006e5e:	2301      	movs	r3, #1
 8006e60:	4652      	mov	r2, sl
 8006e62:	4641      	mov	r1, r8
 8006e64:	4638      	mov	r0, r7
 8006e66:	47c8      	blx	r9
 8006e68:	3001      	adds	r0, #1
 8006e6a:	d103      	bne.n	8006e74 <_printf_common+0xac>
 8006e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8006e70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e74:	3501      	adds	r5, #1
 8006e76:	e7c6      	b.n	8006e06 <_printf_common+0x3e>
 8006e78:	18e1      	adds	r1, r4, r3
 8006e7a:	1c5a      	adds	r2, r3, #1
 8006e7c:	2030      	movs	r0, #48	@ 0x30
 8006e7e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006e82:	4422      	add	r2, r4
 8006e84:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006e88:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006e8c:	3302      	adds	r3, #2
 8006e8e:	e7c7      	b.n	8006e20 <_printf_common+0x58>
 8006e90:	2301      	movs	r3, #1
 8006e92:	4622      	mov	r2, r4
 8006e94:	4641      	mov	r1, r8
 8006e96:	4638      	mov	r0, r7
 8006e98:	47c8      	blx	r9
 8006e9a:	3001      	adds	r0, #1
 8006e9c:	d0e6      	beq.n	8006e6c <_printf_common+0xa4>
 8006e9e:	3601      	adds	r6, #1
 8006ea0:	e7d9      	b.n	8006e56 <_printf_common+0x8e>
	...

08006ea4 <_printf_i>:
 8006ea4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ea8:	7e0f      	ldrb	r7, [r1, #24]
 8006eaa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006eac:	2f78      	cmp	r7, #120	@ 0x78
 8006eae:	4691      	mov	r9, r2
 8006eb0:	4680      	mov	r8, r0
 8006eb2:	460c      	mov	r4, r1
 8006eb4:	469a      	mov	sl, r3
 8006eb6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006eba:	d807      	bhi.n	8006ecc <_printf_i+0x28>
 8006ebc:	2f62      	cmp	r7, #98	@ 0x62
 8006ebe:	d80a      	bhi.n	8006ed6 <_printf_i+0x32>
 8006ec0:	2f00      	cmp	r7, #0
 8006ec2:	f000 80d2 	beq.w	800706a <_printf_i+0x1c6>
 8006ec6:	2f58      	cmp	r7, #88	@ 0x58
 8006ec8:	f000 80b9 	beq.w	800703e <_printf_i+0x19a>
 8006ecc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006ed0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006ed4:	e03a      	b.n	8006f4c <_printf_i+0xa8>
 8006ed6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006eda:	2b15      	cmp	r3, #21
 8006edc:	d8f6      	bhi.n	8006ecc <_printf_i+0x28>
 8006ede:	a101      	add	r1, pc, #4	@ (adr r1, 8006ee4 <_printf_i+0x40>)
 8006ee0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006ee4:	08006f3d 	.word	0x08006f3d
 8006ee8:	08006f51 	.word	0x08006f51
 8006eec:	08006ecd 	.word	0x08006ecd
 8006ef0:	08006ecd 	.word	0x08006ecd
 8006ef4:	08006ecd 	.word	0x08006ecd
 8006ef8:	08006ecd 	.word	0x08006ecd
 8006efc:	08006f51 	.word	0x08006f51
 8006f00:	08006ecd 	.word	0x08006ecd
 8006f04:	08006ecd 	.word	0x08006ecd
 8006f08:	08006ecd 	.word	0x08006ecd
 8006f0c:	08006ecd 	.word	0x08006ecd
 8006f10:	08007051 	.word	0x08007051
 8006f14:	08006f7b 	.word	0x08006f7b
 8006f18:	0800700b 	.word	0x0800700b
 8006f1c:	08006ecd 	.word	0x08006ecd
 8006f20:	08006ecd 	.word	0x08006ecd
 8006f24:	08007073 	.word	0x08007073
 8006f28:	08006ecd 	.word	0x08006ecd
 8006f2c:	08006f7b 	.word	0x08006f7b
 8006f30:	08006ecd 	.word	0x08006ecd
 8006f34:	08006ecd 	.word	0x08006ecd
 8006f38:	08007013 	.word	0x08007013
 8006f3c:	6833      	ldr	r3, [r6, #0]
 8006f3e:	1d1a      	adds	r2, r3, #4
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	6032      	str	r2, [r6, #0]
 8006f44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006f48:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006f4c:	2301      	movs	r3, #1
 8006f4e:	e09d      	b.n	800708c <_printf_i+0x1e8>
 8006f50:	6833      	ldr	r3, [r6, #0]
 8006f52:	6820      	ldr	r0, [r4, #0]
 8006f54:	1d19      	adds	r1, r3, #4
 8006f56:	6031      	str	r1, [r6, #0]
 8006f58:	0606      	lsls	r6, r0, #24
 8006f5a:	d501      	bpl.n	8006f60 <_printf_i+0xbc>
 8006f5c:	681d      	ldr	r5, [r3, #0]
 8006f5e:	e003      	b.n	8006f68 <_printf_i+0xc4>
 8006f60:	0645      	lsls	r5, r0, #25
 8006f62:	d5fb      	bpl.n	8006f5c <_printf_i+0xb8>
 8006f64:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006f68:	2d00      	cmp	r5, #0
 8006f6a:	da03      	bge.n	8006f74 <_printf_i+0xd0>
 8006f6c:	232d      	movs	r3, #45	@ 0x2d
 8006f6e:	426d      	negs	r5, r5
 8006f70:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f74:	4859      	ldr	r0, [pc, #356]	@ (80070dc <_printf_i+0x238>)
 8006f76:	230a      	movs	r3, #10
 8006f78:	e011      	b.n	8006f9e <_printf_i+0xfa>
 8006f7a:	6821      	ldr	r1, [r4, #0]
 8006f7c:	6833      	ldr	r3, [r6, #0]
 8006f7e:	0608      	lsls	r0, r1, #24
 8006f80:	f853 5b04 	ldr.w	r5, [r3], #4
 8006f84:	d402      	bmi.n	8006f8c <_printf_i+0xe8>
 8006f86:	0649      	lsls	r1, r1, #25
 8006f88:	bf48      	it	mi
 8006f8a:	b2ad      	uxthmi	r5, r5
 8006f8c:	2f6f      	cmp	r7, #111	@ 0x6f
 8006f8e:	4853      	ldr	r0, [pc, #332]	@ (80070dc <_printf_i+0x238>)
 8006f90:	6033      	str	r3, [r6, #0]
 8006f92:	bf14      	ite	ne
 8006f94:	230a      	movne	r3, #10
 8006f96:	2308      	moveq	r3, #8
 8006f98:	2100      	movs	r1, #0
 8006f9a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006f9e:	6866      	ldr	r6, [r4, #4]
 8006fa0:	60a6      	str	r6, [r4, #8]
 8006fa2:	2e00      	cmp	r6, #0
 8006fa4:	bfa2      	ittt	ge
 8006fa6:	6821      	ldrge	r1, [r4, #0]
 8006fa8:	f021 0104 	bicge.w	r1, r1, #4
 8006fac:	6021      	strge	r1, [r4, #0]
 8006fae:	b90d      	cbnz	r5, 8006fb4 <_printf_i+0x110>
 8006fb0:	2e00      	cmp	r6, #0
 8006fb2:	d04b      	beq.n	800704c <_printf_i+0x1a8>
 8006fb4:	4616      	mov	r6, r2
 8006fb6:	fbb5 f1f3 	udiv	r1, r5, r3
 8006fba:	fb03 5711 	mls	r7, r3, r1, r5
 8006fbe:	5dc7      	ldrb	r7, [r0, r7]
 8006fc0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006fc4:	462f      	mov	r7, r5
 8006fc6:	42bb      	cmp	r3, r7
 8006fc8:	460d      	mov	r5, r1
 8006fca:	d9f4      	bls.n	8006fb6 <_printf_i+0x112>
 8006fcc:	2b08      	cmp	r3, #8
 8006fce:	d10b      	bne.n	8006fe8 <_printf_i+0x144>
 8006fd0:	6823      	ldr	r3, [r4, #0]
 8006fd2:	07df      	lsls	r7, r3, #31
 8006fd4:	d508      	bpl.n	8006fe8 <_printf_i+0x144>
 8006fd6:	6923      	ldr	r3, [r4, #16]
 8006fd8:	6861      	ldr	r1, [r4, #4]
 8006fda:	4299      	cmp	r1, r3
 8006fdc:	bfde      	ittt	le
 8006fde:	2330      	movle	r3, #48	@ 0x30
 8006fe0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006fe4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006fe8:	1b92      	subs	r2, r2, r6
 8006fea:	6122      	str	r2, [r4, #16]
 8006fec:	f8cd a000 	str.w	sl, [sp]
 8006ff0:	464b      	mov	r3, r9
 8006ff2:	aa03      	add	r2, sp, #12
 8006ff4:	4621      	mov	r1, r4
 8006ff6:	4640      	mov	r0, r8
 8006ff8:	f7ff fee6 	bl	8006dc8 <_printf_common>
 8006ffc:	3001      	adds	r0, #1
 8006ffe:	d14a      	bne.n	8007096 <_printf_i+0x1f2>
 8007000:	f04f 30ff 	mov.w	r0, #4294967295
 8007004:	b004      	add	sp, #16
 8007006:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800700a:	6823      	ldr	r3, [r4, #0]
 800700c:	f043 0320 	orr.w	r3, r3, #32
 8007010:	6023      	str	r3, [r4, #0]
 8007012:	4833      	ldr	r0, [pc, #204]	@ (80070e0 <_printf_i+0x23c>)
 8007014:	2778      	movs	r7, #120	@ 0x78
 8007016:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800701a:	6823      	ldr	r3, [r4, #0]
 800701c:	6831      	ldr	r1, [r6, #0]
 800701e:	061f      	lsls	r7, r3, #24
 8007020:	f851 5b04 	ldr.w	r5, [r1], #4
 8007024:	d402      	bmi.n	800702c <_printf_i+0x188>
 8007026:	065f      	lsls	r7, r3, #25
 8007028:	bf48      	it	mi
 800702a:	b2ad      	uxthmi	r5, r5
 800702c:	6031      	str	r1, [r6, #0]
 800702e:	07d9      	lsls	r1, r3, #31
 8007030:	bf44      	itt	mi
 8007032:	f043 0320 	orrmi.w	r3, r3, #32
 8007036:	6023      	strmi	r3, [r4, #0]
 8007038:	b11d      	cbz	r5, 8007042 <_printf_i+0x19e>
 800703a:	2310      	movs	r3, #16
 800703c:	e7ac      	b.n	8006f98 <_printf_i+0xf4>
 800703e:	4827      	ldr	r0, [pc, #156]	@ (80070dc <_printf_i+0x238>)
 8007040:	e7e9      	b.n	8007016 <_printf_i+0x172>
 8007042:	6823      	ldr	r3, [r4, #0]
 8007044:	f023 0320 	bic.w	r3, r3, #32
 8007048:	6023      	str	r3, [r4, #0]
 800704a:	e7f6      	b.n	800703a <_printf_i+0x196>
 800704c:	4616      	mov	r6, r2
 800704e:	e7bd      	b.n	8006fcc <_printf_i+0x128>
 8007050:	6833      	ldr	r3, [r6, #0]
 8007052:	6825      	ldr	r5, [r4, #0]
 8007054:	6961      	ldr	r1, [r4, #20]
 8007056:	1d18      	adds	r0, r3, #4
 8007058:	6030      	str	r0, [r6, #0]
 800705a:	062e      	lsls	r6, r5, #24
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	d501      	bpl.n	8007064 <_printf_i+0x1c0>
 8007060:	6019      	str	r1, [r3, #0]
 8007062:	e002      	b.n	800706a <_printf_i+0x1c6>
 8007064:	0668      	lsls	r0, r5, #25
 8007066:	d5fb      	bpl.n	8007060 <_printf_i+0x1bc>
 8007068:	8019      	strh	r1, [r3, #0]
 800706a:	2300      	movs	r3, #0
 800706c:	6123      	str	r3, [r4, #16]
 800706e:	4616      	mov	r6, r2
 8007070:	e7bc      	b.n	8006fec <_printf_i+0x148>
 8007072:	6833      	ldr	r3, [r6, #0]
 8007074:	1d1a      	adds	r2, r3, #4
 8007076:	6032      	str	r2, [r6, #0]
 8007078:	681e      	ldr	r6, [r3, #0]
 800707a:	6862      	ldr	r2, [r4, #4]
 800707c:	2100      	movs	r1, #0
 800707e:	4630      	mov	r0, r6
 8007080:	f7f9 f8e6 	bl	8000250 <memchr>
 8007084:	b108      	cbz	r0, 800708a <_printf_i+0x1e6>
 8007086:	1b80      	subs	r0, r0, r6
 8007088:	6060      	str	r0, [r4, #4]
 800708a:	6863      	ldr	r3, [r4, #4]
 800708c:	6123      	str	r3, [r4, #16]
 800708e:	2300      	movs	r3, #0
 8007090:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007094:	e7aa      	b.n	8006fec <_printf_i+0x148>
 8007096:	6923      	ldr	r3, [r4, #16]
 8007098:	4632      	mov	r2, r6
 800709a:	4649      	mov	r1, r9
 800709c:	4640      	mov	r0, r8
 800709e:	47d0      	blx	sl
 80070a0:	3001      	adds	r0, #1
 80070a2:	d0ad      	beq.n	8007000 <_printf_i+0x15c>
 80070a4:	6823      	ldr	r3, [r4, #0]
 80070a6:	079b      	lsls	r3, r3, #30
 80070a8:	d413      	bmi.n	80070d2 <_printf_i+0x22e>
 80070aa:	68e0      	ldr	r0, [r4, #12]
 80070ac:	9b03      	ldr	r3, [sp, #12]
 80070ae:	4298      	cmp	r0, r3
 80070b0:	bfb8      	it	lt
 80070b2:	4618      	movlt	r0, r3
 80070b4:	e7a6      	b.n	8007004 <_printf_i+0x160>
 80070b6:	2301      	movs	r3, #1
 80070b8:	4632      	mov	r2, r6
 80070ba:	4649      	mov	r1, r9
 80070bc:	4640      	mov	r0, r8
 80070be:	47d0      	blx	sl
 80070c0:	3001      	adds	r0, #1
 80070c2:	d09d      	beq.n	8007000 <_printf_i+0x15c>
 80070c4:	3501      	adds	r5, #1
 80070c6:	68e3      	ldr	r3, [r4, #12]
 80070c8:	9903      	ldr	r1, [sp, #12]
 80070ca:	1a5b      	subs	r3, r3, r1
 80070cc:	42ab      	cmp	r3, r5
 80070ce:	dcf2      	bgt.n	80070b6 <_printf_i+0x212>
 80070d0:	e7eb      	b.n	80070aa <_printf_i+0x206>
 80070d2:	2500      	movs	r5, #0
 80070d4:	f104 0619 	add.w	r6, r4, #25
 80070d8:	e7f5      	b.n	80070c6 <_printf_i+0x222>
 80070da:	bf00      	nop
 80070dc:	080072c9 	.word	0x080072c9
 80070e0:	080072da 	.word	0x080072da

080070e4 <memmove>:
 80070e4:	4288      	cmp	r0, r1
 80070e6:	b510      	push	{r4, lr}
 80070e8:	eb01 0402 	add.w	r4, r1, r2
 80070ec:	d902      	bls.n	80070f4 <memmove+0x10>
 80070ee:	4284      	cmp	r4, r0
 80070f0:	4623      	mov	r3, r4
 80070f2:	d807      	bhi.n	8007104 <memmove+0x20>
 80070f4:	1e43      	subs	r3, r0, #1
 80070f6:	42a1      	cmp	r1, r4
 80070f8:	d008      	beq.n	800710c <memmove+0x28>
 80070fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80070fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007102:	e7f8      	b.n	80070f6 <memmove+0x12>
 8007104:	4402      	add	r2, r0
 8007106:	4601      	mov	r1, r0
 8007108:	428a      	cmp	r2, r1
 800710a:	d100      	bne.n	800710e <memmove+0x2a>
 800710c:	bd10      	pop	{r4, pc}
 800710e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007112:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007116:	e7f7      	b.n	8007108 <memmove+0x24>

08007118 <_sbrk_r>:
 8007118:	b538      	push	{r3, r4, r5, lr}
 800711a:	4d06      	ldr	r5, [pc, #24]	@ (8007134 <_sbrk_r+0x1c>)
 800711c:	2300      	movs	r3, #0
 800711e:	4604      	mov	r4, r0
 8007120:	4608      	mov	r0, r1
 8007122:	602b      	str	r3, [r5, #0]
 8007124:	f7f9 fe2c 	bl	8000d80 <_sbrk>
 8007128:	1c43      	adds	r3, r0, #1
 800712a:	d102      	bne.n	8007132 <_sbrk_r+0x1a>
 800712c:	682b      	ldr	r3, [r5, #0]
 800712e:	b103      	cbz	r3, 8007132 <_sbrk_r+0x1a>
 8007130:	6023      	str	r3, [r4, #0]
 8007132:	bd38      	pop	{r3, r4, r5, pc}
 8007134:	2000bd38 	.word	0x2000bd38

08007138 <_realloc_r>:
 8007138:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800713c:	4680      	mov	r8, r0
 800713e:	4615      	mov	r5, r2
 8007140:	460c      	mov	r4, r1
 8007142:	b921      	cbnz	r1, 800714e <_realloc_r+0x16>
 8007144:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007148:	4611      	mov	r1, r2
 800714a:	f7ff bc59 	b.w	8006a00 <_malloc_r>
 800714e:	b92a      	cbnz	r2, 800715c <_realloc_r+0x24>
 8007150:	f7ff fbea 	bl	8006928 <_free_r>
 8007154:	2400      	movs	r4, #0
 8007156:	4620      	mov	r0, r4
 8007158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800715c:	f000 f81a 	bl	8007194 <_malloc_usable_size_r>
 8007160:	4285      	cmp	r5, r0
 8007162:	4606      	mov	r6, r0
 8007164:	d802      	bhi.n	800716c <_realloc_r+0x34>
 8007166:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800716a:	d8f4      	bhi.n	8007156 <_realloc_r+0x1e>
 800716c:	4629      	mov	r1, r5
 800716e:	4640      	mov	r0, r8
 8007170:	f7ff fc46 	bl	8006a00 <_malloc_r>
 8007174:	4607      	mov	r7, r0
 8007176:	2800      	cmp	r0, #0
 8007178:	d0ec      	beq.n	8007154 <_realloc_r+0x1c>
 800717a:	42b5      	cmp	r5, r6
 800717c:	462a      	mov	r2, r5
 800717e:	4621      	mov	r1, r4
 8007180:	bf28      	it	cs
 8007182:	4632      	movcs	r2, r6
 8007184:	f7ff fbc2 	bl	800690c <memcpy>
 8007188:	4621      	mov	r1, r4
 800718a:	4640      	mov	r0, r8
 800718c:	f7ff fbcc 	bl	8006928 <_free_r>
 8007190:	463c      	mov	r4, r7
 8007192:	e7e0      	b.n	8007156 <_realloc_r+0x1e>

08007194 <_malloc_usable_size_r>:
 8007194:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007198:	1f18      	subs	r0, r3, #4
 800719a:	2b00      	cmp	r3, #0
 800719c:	bfbc      	itt	lt
 800719e:	580b      	ldrlt	r3, [r1, r0]
 80071a0:	18c0      	addlt	r0, r0, r3
 80071a2:	4770      	bx	lr

080071a4 <_init>:
 80071a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071a6:	bf00      	nop
 80071a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071aa:	bc08      	pop	{r3}
 80071ac:	469e      	mov	lr, r3
 80071ae:	4770      	bx	lr

080071b0 <_fini>:
 80071b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071b2:	bf00      	nop
 80071b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071b6:	bc08      	pop	{r3}
 80071b8:	469e      	mov	lr, r3
 80071ba:	4770      	bx	lr
