--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml read_image_VHDL.twx read_image_VHDL.ncd -o
read_image_VHDL.twr read_image_VHDL.pcf

Design file:              read_image_VHDL.ncd
Physical constraint file: read_image_VHDL.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
data<0>     |   -0.432(R)|      FAST  |    2.491(R)|      SLOW  |clock_BUFGP       |   0.000|
data<1>     |   -0.433(R)|      FAST  |    2.551(R)|      SLOW  |clock_BUFGP       |   0.000|
data<2>     |   -0.471(R)|      FAST  |    2.595(R)|      SLOW  |clock_BUFGP       |   0.000|
data<3>     |   -0.379(R)|      FAST  |    2.464(R)|      SLOW  |clock_BUFGP       |   0.000|
data<4>     |   -0.409(R)|      FAST  |    2.519(R)|      SLOW  |clock_BUFGP       |   0.000|
data<5>     |   -0.391(R)|      FAST  |    2.492(R)|      SLOW  |clock_BUFGP       |   0.000|
data<6>     |   -0.395(R)|      FAST  |    2.628(R)|      SLOW  |clock_BUFGP       |   0.000|
data<7>     |   -0.367(R)|      FAST  |    2.610(R)|      SLOW  |clock_BUFGP       |   0.000|
rdaddress<0>|   -0.402(R)|      FAST  |    2.363(R)|      SLOW  |clock_BUFGP       |   0.000|
rdaddress<1>|   -0.451(R)|      FAST  |    2.437(R)|      SLOW  |clock_BUFGP       |   0.000|
rdaddress<2>|   -0.345(R)|      FAST  |    2.473(R)|      SLOW  |clock_BUFGP       |   0.000|
rdaddress<3>|   -0.475(R)|      FAST  |    2.573(R)|      SLOW  |clock_BUFGP       |   0.000|
re          |   -0.513(R)|      FAST  |    2.364(R)|      SLOW  |clock_BUFGP       |   0.000|
we          |   -0.252(R)|      FAST  |    2.396(R)|      SLOW  |clock_BUFGP       |   0.000|
wraddress<0>|   -0.374(R)|      FAST  |    2.766(R)|      SLOW  |clock_BUFGP       |   0.000|
wraddress<1>|   -0.339(R)|      FAST  |    2.697(R)|      SLOW  |clock_BUFGP       |   0.000|
wraddress<2>|   -0.360(R)|      FAST  |    2.754(R)|      SLOW  |clock_BUFGP       |   0.000|
wraddress<3>|   -0.398(R)|      FAST  |    2.750(R)|      SLOW  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
q<0>        |         7.688(R)|      SLOW  |         3.173(R)|      FAST  |clock_BUFGP       |   0.000|
q<1>        |         7.675(R)|      SLOW  |         3.156(R)|      FAST  |clock_BUFGP       |   0.000|
q<2>        |         7.806(R)|      SLOW  |         3.246(R)|      FAST  |clock_BUFGP       |   0.000|
q<3>        |         7.726(R)|      SLOW  |         3.197(R)|      FAST  |clock_BUFGP       |   0.000|
q<4>        |         7.939(R)|      SLOW  |         3.311(R)|      FAST  |clock_BUFGP       |   0.000|
q<5>        |         7.766(R)|      SLOW  |         3.208(R)|      FAST  |clock_BUFGP       |   0.000|
q<6>        |         7.924(R)|      SLOW  |         3.315(R)|      FAST  |clock_BUFGP       |   0.000|
q<7>        |         7.870(R)|      SLOW  |         3.273(R)|      FAST  |clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+


Analysis completed Tue Jul 06 16:03:01 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5003 MB



