Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: En_Receptor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "En_Receptor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "En_Receptor"
Output Format                      : NGC
Target Device                      : xc7a100t-2-fgg484

---- Source Options
Top Module Name                    : En_Receptor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/fede/Documents/Jaquenod/Jaquenod/Modulo3/Guia3/ISE/Actividad 3_2/Sistema_Coherente/Sources/PFD.vhd" into library work
Parsing entity <En_PFD>.
Parsing architecture <Arq_PFD> of entity <en_pfd>.
Parsing VHDL file "/home/fede/Documents/Jaquenod/Jaquenod/Modulo3/Guia3/ISE/Actividad 3_2/Sistema_Coherente/Sources/Div_Bresenham.vhd" into library work
Parsing entity <En_Div_Bresenham>.
Parsing architecture <Arq_Div_Bresenham> of entity <en_div_bresenham>.
Parsing VHDL file "/home/fede/Documents/Jaquenod/Jaquenod/Modulo3/Guia3/ISE/Actividad 3_2/Sistema_Coherente/Sources/Receptor.vhd" into library work
Parsing entity <En_Receptor>.
Parsing architecture <Arq_Receptor> of entity <en_receptor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <En_Receptor> (architecture <Arq_Receptor>) from library <work>.

Elaborating entity <En_Div_Bresenham> (architecture <Arq_Div_Bresenham>) from library <work>.

Elaborating entity <En_PFD> (architecture <Arq_PFD>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <En_Receptor>.
    Related source file is "/home/fede/Documents/Jaquenod/Jaquenod/Modulo3/Guia3/ISE/Actividad 3_2/Sistema_Coherente/Sources/Receptor.vhd".
WARNING:Xst:647 - Input <Dat2_048> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/fede/Documents/Jaquenod/Jaquenod/Modulo3/Guia3/ISE/Actividad 3_2/Sistema_Coherente/Sources/Receptor.vhd" line 68: Output port <nClr> of the instance <INS_PFD> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <srel2_048>.
WARNING:Xst:737 - Found 1-bit latch for signal <DIV4_5<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Latch(s).
Unit <En_Receptor> synthesized.

Synthesizing Unit <En_Div_Bresenham>.
    Related source file is "/home/fede/Documents/Jaquenod/Jaquenod/Modulo3/Guia3/ISE/Actividad 3_2/Sistema_Coherente/Sources/Div_Bresenham.vhd".
    Found 8-bit register for signal <DownCount>.
    Found 9-bit register for signal <Counter>.
    Found 9-bit register for signal <NextAdd>.
    Found 1-bit register for signal <Tick_Out>.
    Found 9-bit adder for signal <NextCounter> created at line 31.
    Found 8-bit adder for signal <N[7]_GND_5_o_add_4_OUT> created at line 47.
    Found 9-bit subtractor for signal <GND_5_o_GND_5_o_sub_4_OUT<8:0>> created at line 46.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_8_OUT<7:0>> created at line 53.
    Found 9-bit comparator greater for signal <NextCounter[8]_GND_5_o_LessThan_3_o> created at line 45
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <En_Div_Bresenham> synthesized.

Synthesizing Unit <En_PFD>.
    Related source file is "/home/fede/Documents/Jaquenod/Jaquenod/Modulo3/Guia3/ISE/Actividad 3_2/Sistema_Coherente/Sources/PFD.vhd".
    Found 1-bit register for signal <Qvco>.
    Found 1-bit register for signal <Qref>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <En_PFD> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 8-bit addsub                                          : 3
 9-bit adder                                           : 3
 9-bit subtractor                                      : 3
# Registers                                            : 15
 1-bit register                                        : 6
 8-bit register                                        : 3
 9-bit register                                        : 6
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 3
 9-bit comparator greater                              : 3
# Multiplexers                                         : 15
 8-bit 2-to-1 multiplexer                              : 9
 9-bit 2-to-1 multiplexer                              : 6

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <En_Div_Bresenham>.
The following registers are absorbed into accumulator <Counter>: 1 register on signal <Counter>.
Unit <En_Div_Bresenham> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 8-bit addsub                                          : 3
 9-bit adder                                           : 3
 9-bit subtractor                                      : 3
# Accumulators                                         : 3
 9-bit up accumulator                                  : 3
# Registers                                            : 57
 Flip-Flops                                            : 57
# Comparators                                          : 3
 9-bit comparator greater                              : 3
# Multiplexers                                         : 36
 1-bit 2-to-1 multiplexer                              : 24
 8-bit 2-to-1 multiplexer                              : 6
 9-bit 2-to-1 multiplexer                              : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <INS_Rel2_048/NextAdd_1> (without init value) has a constant value of 1 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INS_Rel2_048/NextAdd_0> (without init value) has a constant value of 1 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INS_Rel2_240/NextAdd_1> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INS_Rel2_240/NextAdd_0> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ins_Rel17_92/NextAdd_4> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ins_Rel17_92/NextAdd_3> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <INS_Rel2_240/NextAdd_8> in Unit <En_Receptor> is equivalent to the following 6 FFs/Latches, which will be removed : <INS_Rel2_240/NextAdd_7> <INS_Rel2_240/NextAdd_6> <INS_Rel2_240/NextAdd_5> <INS_Rel2_240/NextAdd_4> <INS_Rel2_240/NextAdd_3> <INS_Rel2_240/NextAdd_2> 
INFO:Xst:2261 - The FF/Latch <Ins_Rel17_92/NextAdd_8> in Unit <En_Receptor> is equivalent to the following 6 FFs/Latches, which will be removed : <Ins_Rel17_92/NextAdd_7> <Ins_Rel17_92/NextAdd_6> <Ins_Rel17_92/NextAdd_5> <Ins_Rel17_92/NextAdd_2> <Ins_Rel17_92/NextAdd_1> <Ins_Rel17_92/NextAdd_0> 
INFO:Xst:2261 - The FF/Latch <INS_Rel2_048/NextAdd_8> in Unit <En_Receptor> is equivalent to the following 6 FFs/Latches, which will be removed : <INS_Rel2_048/NextAdd_7> <INS_Rel2_048/NextAdd_6> <INS_Rel2_048/NextAdd_5> <INS_Rel2_048/NextAdd_4> <INS_Rel2_048/NextAdd_3> <INS_Rel2_048/NextAdd_2> 
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    DIV4_5_0 in unit <En_Receptor>


Optimizing unit <En_Receptor> ...
WARNING:Xst:1710 - FF/Latch <INS_Rel2_048/DownCount_7> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_Rel2_048/DownCount_6> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_Rel2_048/DownCount_5> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_Rel2_048/DownCount_4> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_Rel2_240/DownCount_7> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_Rel2_240/DownCount_6> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_Rel2_240/DownCount_5> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_Rel2_240/DownCount_4> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ins_Rel17_92/DownCount_7> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ins_Rel17_92/DownCount_6> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ins_Rel17_92/DownCount_5> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ins_Rel17_92/DownCount_4> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ins_Rel17_92/DownCount_3> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INS_Rel2_240/NextAdd_8> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ins_Rel17_92/Counter_8> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ins_Rel17_92/Counter_7> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ins_Rel17_92/Counter_6> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ins_Rel17_92/Counter_5> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ins_Rel17_92/Counter_4> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ins_Rel17_92/Counter_3> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ins_Rel17_92/Counter_2> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ins_Rel17_92/Counter_1> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ins_Rel17_92/Counter_0> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_Rel2_240/Counter_8> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_Rel2_240/Counter_7> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_Rel2_240/Counter_6> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_Rel2_240/Counter_5> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_Rel2_240/Counter_4> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_Rel2_240/Counter_3> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_Rel2_240/Counter_2> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_Rel2_240/Counter_1> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_Rel2_240/Counter_0> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ins_Rel17_92/NextAdd_8> (without init value) has a constant value of 0 in block <En_Receptor>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block En_Receptor, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 27
 Flip-Flops                                            : 27

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : En_Receptor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 77
#      GND                         : 1
#      INV                         : 4
#      LUT2                        : 16
#      LUT3                        : 5
#      LUT4                        : 11
#      LUT5                        : 2
#      LUT6                        : 3
#      MUXCY                       : 16
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 28
#      FD                          : 1
#      FDC                         : 2
#      FDE                         : 1
#      FDR                         : 14
#      FDRE                        : 9
#      LD                          : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 5
#      IBUF                        : 3
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 7a100tfgg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:              28  out of  126800     0%  
 Number of Slice LUTs:                   41  out of  63400     0%  
    Number used as Logic:                41  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     42
   Number with an unused Flip Flop:      14  out of     42    33%  
   Number with an unused LUT:             1  out of     42     2%  
   Number of fully used LUT-FF pairs:    27  out of     42    64%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   5  out of    285     1%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk72MHz                           | IBUF+BUFG              | 5     |
Ins_Rel17_92/Tick_Out              | BUFG                   | 20    |
INS_Rel2_048/Tick_Out              | NONE(INS_PFD/Qvco)     | 1     |
Rel2048edge(Rel2048edge1:O)        | NONE(*)(INS_PFD/Qref)  | 1     |
DIV4_5_0_G(DIV4_5_0_G:O)           | NONE(*)(DIV4_5_0)      | 1     |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.980ns (Maximum Frequency: 335.610MHz)
   Minimum input arrival time before clock: 1.041ns
   Maximum output required time after clock: 0.737ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Ins_Rel17_92/Tick_Out'
  Clock period: 2.980ns (frequency: 335.610MHz)
  Total number of paths / destination ports: 410 / 30
-------------------------------------------------------------------------
Delay:               2.980ns (Levels of Logic = 6)
  Source:            INS_Rel2_048/Counter_2 (FF)
  Destination:       INS_Rel2_048/DownCount_0 (FF)
  Source Clock:      Ins_Rel17_92/Tick_Out rising
  Destination Clock: Ins_Rel17_92/Tick_Out rising

  Data Path: INS_Rel2_048/Counter_2 to INS_Rel2_048/DownCount_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.398   0.456  INS_Rel2_048/Counter_2 (INS_Rel2_048/Counter_2)
     LUT2:I0->O            1   0.105   0.000  INS_Rel2_048/Madd_NextCounter_lut<2> (INS_Rel2_048/Madd_NextCounter_lut<2>)
     MUXCY:S->O            1   0.392   0.000  INS_Rel2_048/Madd_NextCounter_cy<2> (INS_Rel2_048/Madd_NextCounter_cy<2>)
     MUXCY:CI->O           1   0.025   0.000  INS_Rel2_048/Madd_NextCounter_cy<3> (INS_Rel2_048/Madd_NextCounter_cy<3>)
     XORCY:CI->O           2   0.417   0.604  INS_Rel2_048/Madd_NextCounter_xor<4> (INS_Rel2_048/NextCounter<4>)
     LUT6:I3->O            1   0.105   0.357  INS_Rel2_048/GND_5_o_N[7]_mux_10_OUT<0>3_SW1 (N2)
     LUT6:I5->O            1   0.105   0.000  INS_Rel2_048/GND_5_o_N[7]_mux_10_OUT<0>1 (INS_Rel2_048/GND_5_o_N[7]_mux_10_OUT<0>)
     FDR:D                     0.015          INS_Rel2_048/DownCount_0
    ----------------------------------------
    Total                      2.980ns (1.562ns logic, 1.418ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk72MHz'
  Clock period: 1.184ns (frequency: 844.488MHz)
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Delay:               1.184ns (Levels of Logic = 1)
  Source:            Ins_Rel17_92/DownCount_0 (FF)
  Destination:       Ins_Rel17_92/DownCount_0 (FF)
  Source Clock:      Clk72MHz rising
  Destination Clock: Clk72MHz rising

  Data Path: Ins_Rel17_92/DownCount_0 to Ins_Rel17_92/DownCount_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.398   0.666  Ins_Rel17_92/DownCount_0 (Ins_Rel17_92/DownCount_0)
     LUT4:I0->O            1   0.105   0.000  Ins_Rel17_92/GND_5_o_N[7]_mux_10_OUT<0>1 (Ins_Rel17_92/GND_5_o_N[7]_mux_10_OUT<0>)
     FDR:D                     0.015          Ins_Rel17_92/DownCount_0
    ----------------------------------------
    Total                      1.184ns (0.518ns logic, 0.666ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'INS_Rel2_048/Tick_Out'
  Clock period: 1.607ns (frequency: 622.471MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.607ns (Levels of Logic = 1)
  Source:            INS_PFD/Qvco (FF)
  Destination:       INS_PFD/Qvco (FF)
  Source Clock:      INS_Rel2_048/Tick_Out rising
  Destination Clock: INS_Rel2_048/Tick_Out rising

  Data Path: INS_PFD/Qvco to INS_PFD/Qvco
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.398   0.362  INS_PFD/Qvco (INS_PFD/Qvco)
     LUT2:I1->O            2   0.105   0.344  INS_PFD/snClr_INV_29_o1 (INS_PFD/snClr_INV_29_o)
     FDC:CLR                   0.397          INS_PFD/Qvco
    ----------------------------------------
    Total                      1.607ns (0.900ns logic, 0.707ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Rel2048edge'
  Clock period: 1.707ns (frequency: 585.720MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.707ns (Levels of Logic = 1)
  Source:            INS_PFD/Qref (FF)
  Destination:       INS_PFD/Qref (FF)
  Source Clock:      Rel2048edge rising
  Destination Clock: Rel2048edge rising

  Data Path: INS_PFD/Qref to INS_PFD/Qref
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.398   0.463  INS_PFD/Qref (INS_PFD/Qref)
     LUT2:I0->O            2   0.105   0.344  INS_PFD/snClr_INV_29_o1 (INS_PFD/snClr_INV_29_o)
     FDC:CLR                   0.397          INS_PFD/Qref
    ----------------------------------------
    Total                      1.707ns (0.900ns logic, 0.807ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk72MHz'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.866ns (Levels of Logic = 1)
  Source:            Reset (PAD)
  Destination:       Ins_Rel17_92/DownCount_2 (FF)
  Destination Clock: Clk72MHz rising

  Data Path: Reset to Ins_Rel17_92/DownCount_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   0.001   0.468  Reset_IBUF (Reset_IBUF)
     FDR:R                     0.397          Ins_Rel17_92/Tick_Out
    ----------------------------------------
    Total                      0.866ns (0.398ns logic, 0.468ns route)
                                       (46.0% logic, 54.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Ins_Rel17_92/Tick_Out'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              1.041ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       INS_Rel2_048/NextAdd_8 (FF)
  Destination Clock: Ins_Rel17_92/Tick_Out rising

  Data Path: Reset to INS_Rel2_048/NextAdd_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   0.001   0.486  Reset_IBUF (Reset_IBUF)
     LUT5:I4->O            1   0.105   0.339  INS_Rel2_048/_n0056_inv11 (INS_Rel2_048/_n0056_inv)
     FDE:CE                    0.110          INS_Rel2_048/NextAdd_8
    ----------------------------------------
    Total                      1.041ns (0.216ns logic, 0.825ns route)
                                       (20.8% logic, 79.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk72MHz'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.737ns (Levels of Logic = 1)
  Source:            Ins_Rel17_92/Tick_Out (FF)
  Destination:       Rel17_92 (PAD)
  Source Clock:      Clk72MHz rising

  Data Path: Ins_Rel17_92/Tick_Out to Rel17_92
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.398   0.339  Ins_Rel17_92/Tick_Out (Ins_Rel17_92/Tick_Out)
     OBUF:I->O                 0.000          Rel17_92_OBUF (Rel17_92)
    ----------------------------------------
    Total                      0.737ns (0.398ns logic, 0.339ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Ins_Rel17_92/Tick_Out'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.737ns (Levels of Logic = 1)
  Source:            INS_Rel2_240/Tick_Out (FF)
  Destination:       Rel2_240 (PAD)
  Source Clock:      Ins_Rel17_92/Tick_Out rising

  Data Path: INS_Rel2_240/Tick_Out to Rel2_240
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.398   0.339  INS_Rel2_240/Tick_Out (INS_Rel2_240/Tick_Out)
     OBUF:I->O                 0.000          Rel2_240_OBUF (Rel2_240)
    ----------------------------------------
    Total                      0.737ns (0.398ns logic, 0.339ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk72MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk72MHz       |    1.184|         |         |         |
DIV4_5_0_G     |         |    0.998|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIV4_5_0_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Rel2048edge    |         |         |    0.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock INS_Rel2_048/Tick_Out
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
INS_Rel2_048/Tick_Out|    1.607|         |         |         |
Rel2048edge          |    1.707|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ins_Rel17_92/Tick_Out
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
Ins_Rel17_92/Tick_Out|    2.980|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Rel2048edge
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
INS_Rel2_048/Tick_Out|    1.607|         |         |         |
Rel2048edge          |    1.707|         |         |         |
---------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 8.96 secs
 
--> 


Total memory usage is 511424 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   42 (   0 filtered)
Number of infos    :    6 (   0 filtered)

