INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user '11401393' on host '5cg4363rfz' (Windows NT_amd64 version 6.2) on Mon Jun 12 14:50:08 +0200 2017
INFO: [HLS 200-10] In directory 'C:/Users/11401393/Desktop/NCO_audio_output/IP_Vivado_HLS'
INFO: [HLS 200-10] Opening project 'C:/Users/11401393/Desktop/NCO_audio_output/IP_Vivado_HLS/NCO_key2'.
INFO: [HLS 200-10] Adding design file 'NCO_key2/nco2.h' to the project
INFO: [HLS 200-10] Adding design file 'NCO_key2/nco2.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'NCO_key2/nco2_tb.cpp' to the project
INFO: [HLS 200-10] Opening solution 'C:/Users/11401393/Desktop/NCO_audio_output/IP_Vivado_HLS/NCO_key2/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [HLS 200-10] Analyzing design file 'NCO_key2/nco2.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 92.871 ; gain = 43.969
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 92.910 ; gain = 44.008
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<136, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<unsigned int, double>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<84, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 335.156 ; gain = 286.254
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<unsigned int, double>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:392) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'hls::cast_IEEE754<unsigned int, double>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::cast_IEEE754<unsigned int, double>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:402) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:53) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'NCO2' (NCO_key2/nco2.cpp:224) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 335.156 ; gain = 286.254
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<unsigned int, double>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:392) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'hls::cast_IEEE754<unsigned int, double>' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:53) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'NCO2' (NCO_key2/nco2.cpp:224) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 381.434 ; gain = 332.531
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 402.559 ; gain = 353.656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'NCO2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'NCO2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.098 seconds; current allocated memory: 341.631 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 341.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NCO2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'NCO2/freqControl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'NCO2/sine_out_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'NCO2' to 's_axilite & ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'accumulator_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'accumulator_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'index_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'phase_V' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' and 'sine_out_V' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'NCO2_dmul_64ns_64ns_64_6_max_dsp' to 'NCO2_dmul_64ns_64bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'NCO2_ddiv_64ns_64ns_64_31' to 'NCO2_ddiv_64ns_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'NCO2_sitodp_32ns_64_5' to 'NCO2_sitodp_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'NCO2_ddiv_64ns_64cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'NCO2_dmul_64ns_64bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'NCO2_sitodp_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'NCO2'.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 341.617 MB.
INFO: [RTMG 210-279] Implementing memory 'NCO2_sine_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 402.559 ; gain = 353.656
INFO: [SYSC 207-301] Generating SystemC RTL for NCO2.
INFO: [VHDL 208-304] Generating VHDL RTL for NCO2.
INFO: [VLOG 209-307] Generating Verilog RTL for NCO2.
INFO: [HLS 200-112] Total elapsed time: 33.519 seconds; peak allocated memory: 341.706 MB.
