// Seed: 62909163
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout tri1 id_1;
  assign module_1.id_2 = 0;
  wire id_5;
  ;
  assign id_5 = id_5;
  logic [-1 : -1] id_6;
  ;
  assign id_5 = id_6;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd18,
    parameter id_5 = 32'd28
) (
    input  wire id_0,
    input  tri0 _id_1,
    output tri1 id_2,
    output tri0 id_3,
    output wire id_4,
    input  wor  _id_5,
    output wor  id_6,
    output wire id_7
);
  wire id_9;
  ;
  wire id_10;
  parameter id_11 = 1;
  logic [~  (  1  ==  id_1  ) : id_5] id_12;
  always force id_12 = -1'h0;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_10,
      id_9
  );
endmodule
