#Build: Fabric Compiler 2021.1-SP7.1, Build 90533, Mar 18 18:43 2022
#Install: D:\programs\PDS2021\PDS_2021.1-SP7.1-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: LAPTOP-R7000P
Generated by Fabric Compiler (version 2021.1-SP7.1 build 90533) at Wed Nov  9 19:11:13 2022
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk_p
Executing : get_ports sys_clk_p successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk_p] -period 5 -waveform {0.000 2.500}
Executing : create_clock -name sys_clk [get_ports sys_clk_p] -period 5 -waveform {0.000 2.500} successfully.
C: ConstraintEditor-2009: p:vout_data[23] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[22] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[21] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[20] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[19] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[18] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[17] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[16] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[15] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[14] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[13] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[12] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[11] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[10] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[9] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[8] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[7] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[6] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[5] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[4] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[3] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[2] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[1] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[0] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2002: [C:/Users/lei/Desktop/Pan_Final/hdmi_loop.fdc(line number: 189)] | Port vin_data[23] has been placed at location K15, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/lei/Desktop/Pan_Final/hdmi_loop.fdc(line number: 194)] | Port vin_data[22] has been placed at location J19, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/lei/Desktop/Pan_Final/hdmi_loop.fdc(line number: 199)] | Port vin_data[21] has been placed at location H19, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/lei/Desktop/Pan_Final/hdmi_loop.fdc(line number: 204)] | Port vin_data[20] has been placed at location H18, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/lei/Desktop/Pan_Final/hdmi_loop.fdc(line number: 209)] | Port vin_data[19] has been placed at location J18, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/lei/Desktop/Pan_Final/hdmi_loop.fdc(line number: 214)] | Port vin_data[18] has been placed at location J15, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/lei/Desktop/Pan_Final/hdmi_loop.fdc(line number: 219)] | Port vin_data[17] has been placed at location J14, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/lei/Desktop/Pan_Final/hdmi_loop.fdc(line number: 229)] | Port vin_data[15] has been placed at location G25, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/lei/Desktop/Pan_Final/hdmi_loop.fdc(line number: 234)] | Port vin_data[14] has been placed at location D25, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/lei/Desktop/Pan_Final/hdmi_loop.fdc(line number: 239)] | Port vin_data[13] has been placed at location E25, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/lei/Desktop/Pan_Final/hdmi_loop.fdc(line number: 244)] | Port vin_data[12] has been placed at location D26, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/lei/Desktop/Pan_Final/hdmi_loop.fdc(line number: 254)] | Port vin_data[10] has been placed at location K16, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/lei/Desktop/Pan_Final/hdmi_loop.fdc(line number: 259)] | Port vin_data[9] has been placed at location K17, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/lei/Desktop/Pan_Final/hdmi_loop.fdc(line number: 274)] | Port vin_data[6] has been placed at location E23, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/lei/Desktop/Pan_Final/hdmi_loop.fdc(line number: 279)] | Port vin_data[5] has been placed at location F23, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/lei/Desktop/Pan_Final/hdmi_loop.fdc(line number: 299)] | Port vin_data[1] has been placed at location G24, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/lei/Desktop/Pan_Final/hdmi_loop.fdc(line number: 304)] | Port vin_data[0] has been placed at location F24, whose type is share pin.
C: ConstraintEditor-2009: p:hdmi_scl is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:hdmi_sda is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:hdmi_in_nreset is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:hdmi_nreset is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_clk is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_de is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_hs is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_vs is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2002: [C:/Users/lei/Desktop/Pan_Final/hdmi_loop.fdc(line number: 377)] | Port vin_de has been placed at location F22, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/lei/Desktop/Pan_Final/hdmi_loop.fdc(line number: 387)] | Port vin_vs has been placed at location H26, whose type is share pin.
Constraint check end.
Executing : get_ports sys_clk_p
Executing : get_ports sys_clk_p successfully.
Executing : get_pins sys_pll_m0/u_gpll:CLKOUT0
Executing : get_pins sys_pll_m0/u_gpll:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk_p] [get_pins sys_pll_m0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 7.500000 15.000000} -add
Executing : create_generated_clock -name sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk_p] [get_pins sys_pll_m0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 7.500000 15.000000} -add successfully.
Executing : get_ports vin_clk
Executing : get_ports vin_clk successfully.
Executing : create_clock -name hdmi_loop|vin_clk [get_ports vin_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name hdmi_loop|vin_clk [get_ports vin_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group hdmi_loop|vin_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group hdmi_loop|vin_clk successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group hdmi_loop|vin_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group hdmi_loop|vin_clk successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  i2c_config_m0/state[2] i2c_config_m0/state[1] i2c_config_m0/state[0]
I: to  i2c_config_m0/state_3 i2c_config_m0/state_2 i2c_config_m0/state_1 i2c_config_m0/state_0
I: 000 => 0001
I: 001 => 0010
I: 010 => 0100
I: 011 => 1000
I: Encoding type of FSM 'c_state_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'c_state_fsm[4:0]':
I: from  i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[3] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[2] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[1] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[0]
I: to  i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_5 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0
I: 00000 => 000001
I: 00001 => 000010
I: 00010 => 000100
I: 00100 => 001000
I: 01000 => 010000
I: 10000 => 100000
I: Encoding type of FSM 'c_state_fsm[17:0]' is: onehot.
I: Encoding table of FSM 'c_state_fsm[17:0]':
I: from  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[17] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[16] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[15] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[14] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[13] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[12] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[11] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[10] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[9] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[8] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[7] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[6] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[5] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[4] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[3] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[2] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[1] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[0]
I: to  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_13 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_12 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_11 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_10 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_7 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_6 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_4 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_2 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0
I: 000000000000000000 => 000000000000000001
I: 000000000000000001 => 000000000000000010
I: 000000000000000010 => 000000000000000100
I: 000000000000000100 => 000000000000001000
I: 000000000000001000 => 000000000000010000
I: 000000000000010000 => 000000000000100000
I: 000000000000100000 => 000000000001000000
I: 000000000001000000 => 000000000010000000
I: 000000000010000000 => 000000000100000000
I: 000000000100000000 => 000000001000000000
I: 000000001000000000 => 000000010000000000
I: 000000010000000000 => 000000100000000000
I: 000000100000000000 => 000001000000000000
I: 000001000000000000 => 000010000000000000
I: 000010000000000000 => 000100000000000000
I: 000100000000000000 => 001000000000000000
I: 001000000000000000 => 010000000000000000
I: 010000000000000000 => 100000000000000000
I: Removed bmsWIDEDFFCPE inst sda_chk that is redundant to c_state_17
I: Removed bmsSUB inst N280 that is redundant to N279
I: Removed bmsSUB inst N271 that is redundant to N270
I: Encoding type of FSM 'current_state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'current_state_fsm[3:0]':
I: from  u_Top_Project/u_RGB_control_Top_A/current_state[3] u_Top_Project/u_RGB_control_Top_A/current_state[2] u_Top_Project/u_RGB_control_Top_A/current_state[1] u_Top_Project/u_RGB_control_Top_A/current_state[0]
I: to  u_Top_Project/u_RGB_control_Top_A/current_state_2 u_Top_Project/u_RGB_control_Top_A/current_state_1 u_Top_Project/u_RGB_control_Top_A/current_state_0
I: 0001 => 001
I: 0100 => 010
I: 1000 => 100
I: Encoding type of FSM 'current_state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'current_state_fsm[3:0]':
I: from  u_Top_Project/u_RGB_control_Top_B/current_state[3] u_Top_Project/u_RGB_control_Top_B/current_state[2] u_Top_Project/u_RGB_control_Top_B/current_state[1] u_Top_Project/u_RGB_control_Top_B/current_state[0]
I: to  u_Top_Project/u_RGB_control_Top_B/current_state_2 u_Top_Project/u_RGB_control_Top_B/current_state_1 u_Top_Project/u_RGB_control_Top_B/current_state_0
I: 0001 => 001
I: 0100 => 010
I: 1000 => 100
I: Removed bmsSUB inst N280 that is redundant to N279
I: Removed bmsSUB inst N271 that is redundant to N270
I: Removed bmsSUB inst N280 that is redundant to N279
I: Removed bmsSUB inst N271 that is redundant to N270
I: Removed bmsSUB inst N280 that is redundant to N279
I: Removed bmsSUB inst N271 that is redundant to N270
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N103 (bmsREDOR).
I: Constant propagation done on u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/N160_1 (bmsWIDEMUX).
I: Constant propagation done on u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/N48_1 (bmsWIDEMUX).
I: Constant propagation done on u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_1 (bmsWIDEMUX).
I: Constant propagation done on u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N48_1 (bmsWIDEMUX).
I: Constant propagation done on u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_1 (bmsWIDEMUX).
I: Constant propagation done on u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N48_1 (bmsWIDEMUX).
I: Constant propagation done on u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_1 (bmsWIDEMUX).
I: Constant propagation done on u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N48_1 (bmsWIDEMUX).
Executing : pre-mapping successfully. Time elapsed: 0.638s wall, 0.609s user + 0.016s system = 0.625s CPU (97.9%)

Start mod-gen.
W: Public-4008: Instance 'byte_controller/bit_controller/busy' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'byte_controller/bit_controller/sta_condition' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2c_master_top_m0/i2c_read_data[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'GetMax_u/max_RGB[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'GetMax_u/max_RGB[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'GetMax_uuuu/max_RGB[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'GetMax_u/max_RGB[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/wr_water_level[8:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_almost_full' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/rd_water_level[8:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/wr_water_level[8:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Left_Down_FIFO_control/valid_RGB_data' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Right_Up_FIFO_control_B/valid_RGB_data' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_almost_full' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rd_water_level[8:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/wr_water_level[8:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_almost_full' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rd_water_level[8:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/wr_water_level[8:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_almost_full' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rd_water_level[8:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N16 (bmsWIDEMUX).
I: Removed bmsWIDEDFFCPE inst u_Top_Project/u_RGB_control_Top_B/current_state_0 that is redundant to u_Top_Project/u_RGB_control_Top_A/current_state_0
I: Removed inst u_Top_Project/u_algorithm_down/u_GetMin/count[4:0] which is redundant to u_Top_Project/u_algorithm_down/GetMax_u/count[4:0] (type bmsWIDEDFFCPE)
I: Removed inst u_Top_Project/u_algorithm_up/u_GetMin/count[4:0] which is redundant to u_Top_Project/u_algorithm_up/GetMax_u/count[4:0] (type bmsWIDEDFFCPE)
I: Removed inst u_Top_Project/u_algorithm_left/uu_GetMin/count[5:0] which is redundant to u_Top_Project/u_algorithm_left/GetMax_u/count[5:0] (type bmsWIDEDFFCPE)
I: Removed inst u_Top_Project/u_algorithm_right/uuu_GetMin/count[5:0] which is redundant to u_Top_Project/u_algorithm_right/GetMax_uuuu/count[5:0] (type bmsWIDEDFFCPE)
I: Removed inst u_Top_Project/u_Right_Up_FIFO_control_B/count_30us[12:0] which is redundant to u_Top_Project/u_Left_Down_FIFO_control/count_30us[12:0] (type bmsWIDEDFFCPE)
I: Removed inst u_Top_Project/u_Right_Up_FIFO_control_B/count_hs[12:0] which is redundant to u_Top_Project/u_Left_Down_FIFO_control/count_hs[12:0] (type bmsWIDEDFFCPE)
Executing : mod-gen successfully. Time elapsed: 1.673s wall, 1.641s user + 0.031s system = 1.672s CPU (99.9%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 5.998s wall, 5.938s user + 0.062s system = 6.000s CPU (100.0%)

Start tech-mapping phase 1.
I: Removed GTP_DFF_CE inst i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[0] that is redundant to i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.647s wall, 0.656s user + 0.000s system = 0.656s CPU (101.4%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 9.140s wall, 8.891s user + 0.250s system = 9.141s CPU (100.0%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 3.528s wall, 3.484s user + 0.047s system = 3.531s CPU (100.1%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 1.751s wall, 1.750s user + 0.000s system = 1.750s CPU (99.9%)


Cell Usage:
GTP_DFF                       3 uses
GTP_DFF_C                   641 uses
GTP_DFF_CE                 6113 uses
GTP_DFF_P                    12 uses
GTP_DFF_PE                    9 uses
GTP_GPLL                      1 use
GTP_GRS                       1 use
GTP_INV                       9 uses
GTP_LUT2                     80 uses
GTP_LUT3                    163 uses
GTP_LUT4                     39 uses
GTP_LUT5                    299 uses
GTP_LUT6                   9149 uses
GTP_LUT6CARRY               402 uses
GTP_LUT6D                   200 uses
GTP_MUX2LUT7               1305 uses
GTP_MUX2LUT8                626 uses
GTP_RAM64X1DP               384 uses

I/O ports: 66
GTP_INBUF                  29 uses
GTP_INBUFGDS                1 use
GTP_IOBUF                   2 uses
GTP_OUTBUF                 34 uses

Mapping Summary:
Total LUTs: 10716 of 66600 (16.09%)
	LUTs as dram: 384 of 19900 (1.93%)
	LUTs as logic: 10332
Total Registers: 6778 of 133200 (5.09%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 67 of 300 (22.33%)


Number of unique control sets : 284
  CLK(clk_50m)                                     : 3
  CLK(clk_50m), C(~nt_rst_n)                       : 2
  CLK(sys_clk), C(~u_Top_Project.u_RGB_control_Top_A.current_state_1)      : 11
  CLK(sys_clk), C(~u_Top_Project.u_RGB_control_Top_B.current_state_1)      : 11
  CLK(nt_vout_hs), C(u_Top_Project.u_Left_Down_FIFO_control.N126)    : 13
  CLK(~nt_vin_clk), C(~u_Top_Project.u_algorithm_down.resetn_GetMax)       : 31
  CLK(~nt_vin_clk), C(~u_Top_Project.u_algorithm_up.resetn_GetMax)   : 31
  CLK(~nt_vin_clk), C(~u_Top_Project.u_algorithm_left.resetn_GetMax)       : 32
  CLK(~nt_vin_clk), C(~u_Top_Project.u_algorithm_right.resetn_GetMax)      : 32
  CLK(clk_50m), CP(~sys_rst_n)                     : 54
      CLK(clk_50m), C(~sys_rst_n)                  : 47
      CLK(clk_50m), P(~sys_rst_n)                  : 7
  CLK(nt_vin_clk), C(~sys_rst_n)                   : 81
  CLK(~nt_vin_clk), C(~sys_rst_n)                  : 169
  CLK(sys_clk), CP(~sys_rst_n)                     : 186
      CLK(sys_clk), C(~sys_rst_n)                  : 181
      CLK(sys_clk), P(~sys_rst_n)                  : 5
  CLK(clk_50m), CP(~sys_rst_n), CE(i2c_config_m0.N72)          : 4
      CLK(clk_50m), C(~sys_rst_n), CE(i2c_config_m0.N72)       : 3
      CLK(clk_50m), P(~sys_rst_n), CE(i2c_config_m0.N72)       : 1
  CLK(sys_clk), C(~u_Top_Project.u_RGB_control_Top_A.current_state_1), CE(u_Top_Project.u_RGB_control_Top_A.u_Send_24Bit.dv_RGB_Wave)  : 5
  CLK(sys_clk), C(~u_Top_Project.u_RGB_control_Top_B.current_state_1), CE(u_Top_Project.u_RGB_control_Top_B.u_Send_24Bit.dv_RGB_Wave)  : 5
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1336)      : 5
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1366)     : 5
  CLK(clk_50m), P(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N39)    : 6
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1361)      : 6
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1391)     : 6
  CLK(sys_clk), C(~sys_rst_n), CE(u_Top_Project.u_Left_Down_FIFO_control.N138)   : 7
  CLK(sys_clk), C(~sys_rst_n), CE(u_Top_Project.u_Right_Up_FIFO_control_B.N138)  : 7
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N1813)      : 7
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N1842)      : 7
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N1809)  : 7
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N1838)  : 7
  CLK(clk_50m), CP(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N179)           : 9
      CLK(clk_50m), C(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N179)  : 8
      CLK(clk_50m), P(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N179)  : 1
  CLK(clk_50m), C(~sys_rst_n), CE(i2c_config_m0.N70)     : 10
  CLK(clk_50m), C(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N149)      : 11
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N1754)      : 11
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1293)      : 11
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1323)     : 11
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N1750)  : 11
  CLK(clk_50m), C(~nt_rst_n), CE(sys_reset_n_u0.N3)      : 13
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1319)     : 13
  CLK(clk_50m), C(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251)   : 16
  CLK(clk_50m), CP(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)        : 18
      CLK(clk_50m), C(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)     : 17
      CLK(clk_50m), P(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)     : 1
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N1828)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N1857)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N1872)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N1887)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N1902)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N1917)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N1932)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N1947)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N1962)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N1977)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N1992)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2007)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2022)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2037)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2052)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2067)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2082)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2097)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2112)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2127)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2142)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2157)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2172)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2187)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2202)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2217)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2232)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2247)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2262)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2277)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2292)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2307)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2322)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2337)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2352)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2367)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2382)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2397)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2412)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2427)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2442)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2457)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2472)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2487)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2502)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2517)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2532)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2547)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2562)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2577)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2592)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2607)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2622)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2637)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2652)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2667)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2682)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2697)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2712)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2727)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2742)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2757)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2772)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2787)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2802)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2817)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2832)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2847)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2862)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2877)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2892)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2907)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2922)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2937)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2952)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2967)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2982)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_down.N2997)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1377)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1392)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1407)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1422)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1437)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1452)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1467)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1482)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1497)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1512)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1527)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1542)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1557)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1572)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1587)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1602)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1617)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1632)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1647)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1662)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1677)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1692)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1707)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1722)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1737)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1752)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1767)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1782)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1797)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1812)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1827)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1842)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1857)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1872)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1887)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1902)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1917)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1932)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1947)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1962)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1977)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N1992)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N2007)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N2022)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_left.N2037)      : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1407)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1422)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1437)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1452)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1467)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1482)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1497)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1512)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1527)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1542)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1557)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1572)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1587)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1602)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1617)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1632)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1647)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1662)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1677)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1692)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1707)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1722)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1737)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1752)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1767)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1782)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1797)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1812)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1827)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1842)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1857)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1872)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1887)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1902)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1917)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1932)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1947)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1962)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1977)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N1992)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N2007)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N2022)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N2037)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N2052)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_right.N2067)     : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N1824)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N1853)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N1868)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N1883)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N1898)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N1913)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N1928)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N1943)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N1958)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N1973)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N1988)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2003)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2018)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2033)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2048)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2063)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2078)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2093)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2108)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2123)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2138)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2153)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2168)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2183)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2198)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2213)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2228)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2243)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2258)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2273)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2288)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2303)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2318)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2333)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2348)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2363)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2378)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2393)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2408)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2423)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2438)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2453)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2468)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2483)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2498)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2513)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2528)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2543)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2558)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2573)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2588)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2603)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2618)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2633)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2648)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2663)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2678)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2693)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2708)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2723)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2738)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2753)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2768)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2783)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2798)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2813)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2828)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2843)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2858)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2873)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2888)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2903)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2918)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2933)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2948)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2963)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2978)  : 24
  CLK(~nt_vin_clk), C(~sys_rst_n), CE(u_Top_Project.u_algorithm_up.N2993)  : 24


Number of DFF:CE Signals : 271
  i2c_config_m0.N72(from GTP_LUT5:Z)               : 4
  u_Top_Project.u_RGB_control_Top_A.u_Send_24Bit.dv_RGB_Wave(from GTP_DFF_C:Q)   : 5
  u_Top_Project.u_RGB_control_Top_B.u_Send_24Bit.dv_RGB_Wave(from GTP_DFF_C:Q)   : 5
  u_Top_Project.u_algorithm_left.N1336(from GTP_LUT6:Z)  : 5
  u_Top_Project.u_algorithm_right.N1366(from GTP_LUT5:Z)       : 5
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N39(from GTP_LUT6:Z)  : 6
  u_Top_Project.u_algorithm_left.N1361(from GTP_LUT6:Z)  : 6
  u_Top_Project.u_algorithm_right.N1391(from GTP_LUT5:Z)       : 6
  u_Top_Project.u_Left_Down_FIFO_control.N138(from GTP_LUT3:Z)       : 7
  u_Top_Project.u_Right_Up_FIFO_control_B.N138(from GTP_LUT3:Z)      : 7
  u_Top_Project.u_algorithm_down.N1813(from GTP_LUT6CARRY:Z)   : 7
  u_Top_Project.u_algorithm_down.N1842(from GTP_LUT4:Z)  : 7
  u_Top_Project.u_algorithm_up.N1809(from GTP_LUT2:Z)    : 7
  u_Top_Project.u_algorithm_up.N1838(from GTP_LUT4:Z)    : 7
  i2c_config_m0.i2c_master_top_m0.byte_controller.N179(from GTP_LUT5:Z)    : 9
  i2c_config_m0.N70(from GTP_LUT6:Z)               : 10
  i2c_config_m0.i2c_master_top_m0.byte_controller.N149(from GTP_LUT2:Z)    : 11
  u_Top_Project.u_algorithm_down.N1754(from GTP_LUT6:Z)  : 11
  u_Top_Project.u_algorithm_left.N1293(from GTP_LUT5:Z)  : 11
  u_Top_Project.u_algorithm_right.N1323(from GTP_LUT6:Z)       : 11
  u_Top_Project.u_algorithm_up.N1750(from GTP_LUT6:Z)    : 11
  sys_reset_n_u0.N3(from GTP_LUT4:Z)               : 13
  u_Top_Project.u_algorithm_right.N1319(from GTP_LUT5:Z)       : 13
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251(from GTP_LUT6:Z)       : 16
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276(from GTP_LUT2:Z)       : 18
  u_Top_Project.u_algorithm_down.N1828(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N1857(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N1872(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N1887(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N1902(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N1917(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N1932(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N1947(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N1962(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N1977(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N1992(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2007(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2022(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2037(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2052(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2067(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2082(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2097(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2112(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2127(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2142(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2157(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2172(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2187(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2202(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2217(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2232(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2247(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2262(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2277(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2292(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2307(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2322(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2337(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2352(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2367(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2382(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2397(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2412(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2427(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2442(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2457(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2472(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2487(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2502(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2517(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2532(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2547(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2562(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2577(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2592(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2607(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2622(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2637(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2652(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2667(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2682(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2697(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2712(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2727(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2742(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2757(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2772(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2787(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2802(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2817(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2832(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2847(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2862(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2877(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2892(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2907(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2922(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2937(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2952(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2967(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2982(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_down.N2997(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1377(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1392(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1407(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1422(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1437(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1452(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1467(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1482(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1497(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1512(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1527(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1542(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1557(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1572(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1587(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1602(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1617(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1632(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1647(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1662(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1677(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1692(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1707(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1722(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1737(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1752(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1767(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1782(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1797(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1812(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1827(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1842(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1857(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1872(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1887(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1902(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1917(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1932(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1947(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1962(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1977(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N1992(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N2007(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N2022(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_left.N2037(from GTP_LUT6:Z)  : 24
  u_Top_Project.u_algorithm_right.N1407(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1422(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1437(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1452(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1467(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1482(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1497(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1512(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1527(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1542(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1557(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1572(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1587(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1602(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1617(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1632(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1647(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1662(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1677(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1692(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1707(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1722(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1737(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1752(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1767(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1782(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1797(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1812(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1827(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1842(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1857(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1872(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1887(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1902(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1917(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1932(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1947(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1962(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1977(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N1992(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N2007(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N2022(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N2037(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N2052(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_right.N2067(from GTP_LUT6:Z)       : 24
  u_Top_Project.u_algorithm_up.N1824(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N1853(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N1868(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N1883(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N1898(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N1913(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N1928(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N1943(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N1958(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N1973(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N1988(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2003(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2018(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2033(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2048(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2063(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2078(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2093(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2108(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2123(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2138(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2153(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2168(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2183(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2198(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2213(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2228(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2243(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2258(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2273(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2288(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2303(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2318(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2333(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2348(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2363(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2378(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2393(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2408(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2423(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2438(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2453(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2468(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2483(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2498(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2513(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2528(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2543(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2558(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2573(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2588(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2603(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2618(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2633(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2648(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2663(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2678(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2693(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2708(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2723(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2738(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2753(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2768(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2783(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2798(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2813(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2828(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2843(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2858(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2873(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2888(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2903(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2918(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2933(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2948(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2963(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2978(from GTP_LUT6:Z)    : 24
  u_Top_Project.u_algorithm_up.N2993(from GTP_LUT6:Z)    : 24

Number of DFF:CLK Signals : 5
  nt_vout_hs(from GTP_DFF_C:Q)                     : 13
  nt_vin_clk(from GTP_INBUF:O)                     : 81
  clk_50m(from GTP_GPLL:CLKOUT0)                   : 146
  sys_clk(from GTP_INBUFGDS:O)                     : 232
  ~nt_vin_clk(from GTP_INV:Z)                      : 6306

Number of DFF:CP Signals : 9
  u_Top_Project.u_Left_Down_FIFO_control.N126(from GTP_LUT2:Z)       : 13
  ~nt_rst_n(from GTP_INV:Z)                        : 15
  ~u_Top_Project.u_RGB_control_Top_A.current_state_1(from GTP_INV:Z)       : 16
  ~u_Top_Project.u_RGB_control_Top_B.current_state_1(from GTP_INV:Z)       : 16
  ~u_Top_Project.u_algorithm_down.resetn_GetMax(from GTP_INV:Z)      : 31
  ~u_Top_Project.u_algorithm_up.resetn_GetMax(from GTP_INV:Z)  : 31
  ~u_Top_Project.u_algorithm_left.resetn_GetMax(from GTP_INV:Z)      : 32
  ~u_Top_Project.u_algorithm_right.resetn_GetMax(from GTP_INV:Z)     : 32
  ~sys_rst_n(from GTP_INV:Z)                       : 6589

Design 'hdmi_loop' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to hdmi_loop_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3001: Combinational loops are found in the netlist, following timing arcs are set to false path.
    u_Top_Project/u_algorithm_down/u_GetMin/N40[0]/Z --> u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_0/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_0/COUT --> u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_1/CIN
    u_Top_Project/u_algorithm_down/u_GetMin/N33[1]/Z --> u_Top_Project/u_algorithm_down/u_GetMin/N40[1]/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_1/COUT --> u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_2/CIN
    u_Top_Project/u_algorithm_down/u_GetMin/N33[2]/Z --> u_Top_Project/u_algorithm_down/u_GetMin/N40[2]/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_1/COUT --> u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_2/CIN
    u_Top_Project/u_algorithm_down/u_GetMin/N33[3]/Z --> u_Top_Project/u_algorithm_down/u_GetMin/N40[3]/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_2/COUT --> u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/CIN
    u_Top_Project/u_algorithm_down/u_GetMin/N33[4]/Z --> u_Top_Project/u_algorithm_down/u_GetMin/N40[4]/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_2/COUT --> u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/CIN
    u_Top_Project/u_algorithm_down/u_GetMin/N33[5]/Z --> u_Top_Project/u_algorithm_down/u_GetMin/N40[5]/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/COUT --> u_Top_Project/u_algorithm_down/u_GetMin/N33[6]/I3
    u_Top_Project/u_algorithm_down/u_GetMin/N33[6]/Z --> u_Top_Project/u_algorithm_down/u_GetMin/N40[6]/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/COUT --> u_Top_Project/u_algorithm_down/u_GetMin/N33[7]/I3
    u_Top_Project/u_algorithm_down/u_GetMin/N33[7]/Z --> u_Top_Project/u_algorithm_down/u_GetMin/N40[7]/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N40[8]/Z --> u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_0/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_0/COUT --> u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_1/CIN
    u_Top_Project/u_algorithm_down/u_GetMin/N30[1]/Z --> u_Top_Project/u_algorithm_down/u_GetMin/N40[9]/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_1/COUT --> u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_2/CIN
    u_Top_Project/u_algorithm_down/u_GetMin/N30[2]/Z --> u_Top_Project/u_algorithm_down/u_GetMin/N40[10]/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_1/COUT --> u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_2/CIN
    u_Top_Project/u_algorithm_down/u_GetMin/N30[3]/Z --> u_Top_Project/u_algorithm_down/u_GetMin/N40[11]/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_2/COUT --> u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/CIN
    u_Top_Project/u_algorithm_down/u_GetMin/N30[4]/Z --> u_Top_Project/u_algorithm_down/u_GetMin/N40[12]/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_2/COUT --> u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/CIN
    u_Top_Project/u_algorithm_down/u_GetMin/N30[5]/Z --> u_Top_Project/u_algorithm_down/u_GetMin/N40[13]/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/COUT --> u_Top_Project/u_algorithm_down/u_GetMin/N30[6]/I3
    u_Top_Project/u_algorithm_down/u_GetMin/N30[6]/Z --> u_Top_Project/u_algorithm_down/u_GetMin/N40[14]/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/COUT --> u_Top_Project/u_algorithm_down/u_GetMin/N30[7]/I3
    u_Top_Project/u_algorithm_down/u_GetMin/N30[7]/Z --> u_Top_Project/u_algorithm_down/u_GetMin/N40[15]/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N40[16]/Z --> u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_0/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_0/COUT --> u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_1/CIN
    u_Top_Project/u_algorithm_down/u_GetMin/N27[1]/Z --> u_Top_Project/u_algorithm_down/u_GetMin/N40[17]/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_1/COUT --> u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_2/CIN
    u_Top_Project/u_algorithm_down/u_GetMin/N27[2]/Z --> u_Top_Project/u_algorithm_down/u_GetMin/N40[18]/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_1/COUT --> u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_2/CIN
    u_Top_Project/u_algorithm_down/u_GetMin/N27[3]/Z --> u_Top_Project/u_algorithm_down/u_GetMin/N40[19]/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_2/COUT --> u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/CIN
    u_Top_Project/u_algorithm_down/u_GetMin/N27[4]/Z --> u_Top_Project/u_algorithm_down/u_GetMin/N40[20]/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_2/COUT --> u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/CIN
    u_Top_Project/u_algorithm_down/u_GetMin/N27[5]/Z --> u_Top_Project/u_algorithm_down/u_GetMin/N40[21]/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/COUT --> u_Top_Project/u_algorithm_down/u_GetMin/N27[6]/I3
    u_Top_Project/u_algorithm_down/u_GetMin/N27[6]/Z --> u_Top_Project/u_algorithm_down/u_GetMin/N40[22]/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/COUT --> u_Top_Project/u_algorithm_down/u_GetMin/N27[7]/I3
    u_Top_Project/u_algorithm_down/u_GetMin/N27[7]/Z --> u_Top_Project/u_algorithm_down/u_GetMin/N40[23]/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[0]/Z --> u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_0/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_0/COUT --> u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_1/CIN
    u_Top_Project/u_algorithm_left/uu_GetMin/N33[1]/Z --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[1]/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_1/COUT --> u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_2/CIN
    u_Top_Project/u_algorithm_left/uu_GetMin/N33[2]/Z --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[2]/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_1/COUT --> u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_2/CIN
    u_Top_Project/u_algorithm_left/uu_GetMin/N33[3]/Z --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[3]/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_2/COUT --> u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/CIN
    u_Top_Project/u_algorithm_left/uu_GetMin/N33[4]/Z --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[4]/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_2/COUT --> u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/CIN
    u_Top_Project/u_algorithm_left/uu_GetMin/N33[5]/Z --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[5]/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/COUT --> u_Top_Project/u_algorithm_left/uu_GetMin/N33[6]/I3
    u_Top_Project/u_algorithm_left/uu_GetMin/N33[6]/Z --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[6]/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/COUT --> u_Top_Project/u_algorithm_left/uu_GetMin/N33[7]/I3
    u_Top_Project/u_algorithm_left/uu_GetMin/N33[7]/Z --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[7]/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[8]/Z --> u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_0/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_0/COUT --> u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_1/CIN
    u_Top_Project/u_algorithm_left/uu_GetMin/N30[1]/Z --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[9]/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_1/COUT --> u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_2/CIN
    u_Top_Project/u_algorithm_left/uu_GetMin/N30[2]/Z --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[10]/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_1/COUT --> u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_2/CIN
    u_Top_Project/u_algorithm_left/uu_GetMin/N30[3]/Z --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[11]/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_2/COUT --> u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/CIN
    u_Top_Project/u_algorithm_left/uu_GetMin/N30[4]/Z --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[12]/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_2/COUT --> u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/CIN
    u_Top_Project/u_algorithm_left/uu_GetMin/N30[5]/Z --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[13]/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/COUT --> u_Top_Project/u_algorithm_left/uu_GetMin/N30[6]/I3
    u_Top_Project/u_algorithm_left/uu_GetMin/N30[6]/Z --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[14]/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/COUT --> u_Top_Project/u_algorithm_left/uu_GetMin/N30[7]/I3
    u_Top_Project/u_algorithm_left/uu_GetMin/N30[7]/Z --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[15]/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[16]/Z --> u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_0/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_0/COUT --> u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_1/CIN
    u_Top_Project/u_algorithm_left/uu_GetMin/N27[1]/Z --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[17]/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_1/COUT --> u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_2/CIN
    u_Top_Project/u_algorithm_left/uu_GetMin/N27[2]/Z --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[18]/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_1/COUT --> u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_2/CIN
    u_Top_Project/u_algorithm_left/uu_GetMin/N27[3]/Z --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[19]/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_2/COUT --> u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/CIN
    u_Top_Project/u_algorithm_left/uu_GetMin/N27[4]/Z --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[20]/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_2/COUT --> u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/CIN
    u_Top_Project/u_algorithm_left/uu_GetMin/N27[5]/Z --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[21]/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/COUT --> u_Top_Project/u_algorithm_left/uu_GetMin/N27[6]/I3
    u_Top_Project/u_algorithm_left/uu_GetMin/N27[6]/Z --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[22]/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/COUT --> u_Top_Project/u_algorithm_left/uu_GetMin/N27[7]/I3
    u_Top_Project/u_algorithm_left/uu_GetMin/N27[7]/Z --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[23]/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[0]/Z --> u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_0/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_0/COUT --> u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_1/CIN
    u_Top_Project/u_algorithm_right/uuu_GetMin/N33[1]/Z --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[1]/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_1/COUT --> u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_2/CIN
    u_Top_Project/u_algorithm_right/uuu_GetMin/N33[2]/Z --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[2]/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_1/COUT --> u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_2/CIN
    u_Top_Project/u_algorithm_right/uuu_GetMin/N33[3]/Z --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[3]/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_2/COUT --> u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/CIN
    u_Top_Project/u_algorithm_right/uuu_GetMin/N33[4]/Z --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[4]/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_2/COUT --> u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/CIN
    u_Top_Project/u_algorithm_right/uuu_GetMin/N33[5]/Z --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[5]/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/COUT --> u_Top_Project/u_algorithm_right/uuu_GetMin/N33[6]/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/N33[6]/Z --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[6]/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/COUT --> u_Top_Project/u_algorithm_right/uuu_GetMin/N33[7]/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/N33[7]/Z --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[7]/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[8]/Z --> u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_0/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_0/COUT --> u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_1/CIN
    u_Top_Project/u_algorithm_right/uuu_GetMin/N30[1]/Z --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[9]/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_1/COUT --> u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_2/CIN
    u_Top_Project/u_algorithm_right/uuu_GetMin/N30[2]/Z --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[10]/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_1/COUT --> u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_2/CIN
    u_Top_Project/u_algorithm_right/uuu_GetMin/N30[3]/Z --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[11]/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_2/COUT --> u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/CIN
    u_Top_Project/u_algorithm_right/uuu_GetMin/N30[4]/Z --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[12]/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_2/COUT --> u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/CIN
    u_Top_Project/u_algorithm_right/uuu_GetMin/N30[5]/Z --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[13]/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/COUT --> u_Top_Project/u_algorithm_right/uuu_GetMin/N30[6]/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/N30[6]/Z --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[14]/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/COUT --> u_Top_Project/u_algorithm_right/uuu_GetMin/N30[7]/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/N30[7]/Z --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[15]/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[16]/Z --> u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_0/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_0/COUT --> u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_1/CIN
    u_Top_Project/u_algorithm_right/uuu_GetMin/N27[1]/Z --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[17]/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_1/COUT --> u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_2/CIN
    u_Top_Project/u_algorithm_right/uuu_GetMin/N27[2]/Z --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[18]/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_1/COUT --> u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_2/CIN
    u_Top_Project/u_algorithm_right/uuu_GetMin/N27[3]/Z --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[19]/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_2/COUT --> u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/CIN
    u_Top_Project/u_algorithm_right/uuu_GetMin/N27[4]/Z --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[20]/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_2/COUT --> u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/CIN
    u_Top_Project/u_algorithm_right/uuu_GetMin/N27[5]/Z --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[21]/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/COUT --> u_Top_Project/u_algorithm_right/uuu_GetMin/N27[6]/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/N27[6]/Z --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[22]/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/COUT --> u_Top_Project/u_algorithm_right/uuu_GetMin/N27[7]/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/N27[7]/Z --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[23]/I4
    u_Top_Project/u_algorithm_up/u_GetMin/N40[0]/Z --> u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_0/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_0/COUT --> u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_1/CIN
    u_Top_Project/u_algorithm_up/u_GetMin/N40[1]/Z --> u_Top_Project/u_algorithm_up/u_GetMin/N40[1]/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_1/COUT --> u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_2/CIN
    u_Top_Project/u_algorithm_up/u_GetMin/N40[2]/Z --> u_Top_Project/u_algorithm_up/u_GetMin/N40[2]/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_1/COUT --> u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_2/CIN
    u_Top_Project/u_algorithm_up/u_GetMin/N40[3]/Z --> u_Top_Project/u_algorithm_up/u_GetMin/N40[3]/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_2/COUT --> u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/CIN
    u_Top_Project/u_algorithm_up/u_GetMin/N40[4]/Z --> u_Top_Project/u_algorithm_up/u_GetMin/N40[4]/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_2/COUT --> u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/CIN
    u_Top_Project/u_algorithm_up/u_GetMin/N40[5]/Z --> u_Top_Project/u_algorithm_up/u_GetMin/N40[5]/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/COUT --> u_Top_Project/u_algorithm_up/u_GetMin/N40[6]/I5
    u_Top_Project/u_algorithm_up/u_GetMin/N40[6]/Z --> u_Top_Project/u_algorithm_up/u_GetMin/N40[6]/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/COUT --> u_Top_Project/u_algorithm_up/u_GetMin/N40[7]/I5
    u_Top_Project/u_algorithm_up/u_GetMin/N40[7]/Z --> u_Top_Project/u_algorithm_up/u_GetMin/N40[7]/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[0]/Z --> u_Top_Project/u_algorithm_up/u_GetMin/N40[0]/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[8]/Z --> u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_0/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_0/COUT --> u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_1/CIN
    u_Top_Project/u_algorithm_up/u_GetMin/N40[9]/Z --> u_Top_Project/u_algorithm_up/u_GetMin/N40[9]/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_1/COUT --> u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_2/CIN
    u_Top_Project/u_algorithm_up/u_GetMin/N40[10]/Z --> u_Top_Project/u_algorithm_up/u_GetMin/N40[10]/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_1/COUT --> u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_2/CIN
    u_Top_Project/u_algorithm_up/u_GetMin/N40[11]/Z --> u_Top_Project/u_algorithm_up/u_GetMin/N40[11]/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_2/COUT --> u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/CIN
    u_Top_Project/u_algorithm_up/u_GetMin/N40[12]/Z --> u_Top_Project/u_algorithm_up/u_GetMin/N40[12]/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_2/COUT --> u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/CIN
    u_Top_Project/u_algorithm_up/u_GetMin/N40[13]/Z --> u_Top_Project/u_algorithm_up/u_GetMin/N40[13]/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/COUT --> u_Top_Project/u_algorithm_up/u_GetMin/N40[14]/I5
    u_Top_Project/u_algorithm_up/u_GetMin/N40[14]/Z --> u_Top_Project/u_algorithm_up/u_GetMin/N40[14]/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/COUT --> u_Top_Project/u_algorithm_up/u_GetMin/N40[15]/I5
    u_Top_Project/u_algorithm_up/u_GetMin/N40[15]/Z --> u_Top_Project/u_algorithm_up/u_GetMin/N40[15]/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[8]/Z --> u_Top_Project/u_algorithm_up/u_GetMin/N40[8]/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[16]/Z --> u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_0/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_0/COUT --> u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_1/CIN
    u_Top_Project/u_algorithm_up/u_GetMin/N40[17]/Z --> u_Top_Project/u_algorithm_up/u_GetMin/N40[17]/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_1/COUT --> u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_2/CIN
    u_Top_Project/u_algorithm_up/u_GetMin/N40[18]/Z --> u_Top_Project/u_algorithm_up/u_GetMin/N40[18]/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_1/COUT --> u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_2/CIN
    u_Top_Project/u_algorithm_up/u_GetMin/N40[19]/Z --> u_Top_Project/u_algorithm_up/u_GetMin/N40[19]/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_2/COUT --> u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/CIN
    u_Top_Project/u_algorithm_up/u_GetMin/N40[20]/Z --> u_Top_Project/u_algorithm_up/u_GetMin/N40[20]/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_2/COUT --> u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/CIN
    u_Top_Project/u_algorithm_up/u_GetMin/N40[21]/Z --> u_Top_Project/u_algorithm_up/u_GetMin/N40[21]/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/COUT --> u_Top_Project/u_algorithm_up/u_GetMin/N40[22]/I5
    u_Top_Project/u_algorithm_up/u_GetMin/N40[22]/Z --> u_Top_Project/u_algorithm_up/u_GetMin/N40[22]/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/COUT --> u_Top_Project/u_algorithm_up/u_GetMin/N40[23]/I5
    u_Top_Project/u_algorithm_up/u_GetMin/N40[23]/Z --> u_Top_Project/u_algorithm_up/u_GetMin/N40[23]/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[16]/Z --> u_Top_Project/u_algorithm_up/u_GetMin/N40[16]/I0
C: STA-3001: Combinational loops are found in the netlist, following timing arcs are set to false path.
    u_Top_Project/u_algorithm_down/u_GetMin/N40[0]/Z --> u_Top_Project/u_algorithm_down/u_GetMin/N33[0]/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N40[8]/Z --> u_Top_Project/u_algorithm_down/u_GetMin/N30[0]/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N40[16]/Z --> u_Top_Project/u_algorithm_down/u_GetMin/N27[0]/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[0]/Z --> u_Top_Project/u_algorithm_left/uu_GetMin/N33[0]/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[8]/Z --> u_Top_Project/u_algorithm_left/uu_GetMin/N30[0]/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N40[16]/Z --> u_Top_Project/u_algorithm_left/uu_GetMin/N27[0]/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[0]/Z --> u_Top_Project/u_algorithm_right/uuu_GetMin/N33[0]/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[8]/Z --> u_Top_Project/u_algorithm_right/uuu_GetMin/N30[0]/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[16]/Z --> u_Top_Project/u_algorithm_right/uuu_GetMin/N27[0]/I3
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'hdmi_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'hdmi_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_in_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_de' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_hs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_vs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ws' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ws_B' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_clk_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_hs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_vs' is not constrained, it is treated as combinational input.
Begin dump timing report
End dump timing report
Action synthesize: Real time elapsed is 37.000 sec
Action synthesize: CPU time elapsed is 33.484 sec
Current time: Wed Nov  9 19:11:49 2022
Action synthesize: Peak memory pool usage is 613,126,144 bytes
