

================================================================
== Vivado HLS Report for 'relu_4'
================================================================
* Date:           Thu Nov  8 11:27:55 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        lenet
* Solution:       lenet
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.767|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1393|  1393|  1393|  1393|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  1392|  1392|        87|          -|          -|    16|    no    |
        | + Loop 1.1      |    85|    85|        17|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1  |    15|    15|         3|          -|          -|     5|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    159|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|    239|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     80|
|Register         |        -|      -|      87|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     153|    478|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +--------------------------+----------------------+---------+-------+----+-----+
    |conv1_fcmp_32ns_3dEe_U57  |conv1_fcmp_32ns_3dEe  |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+
    |Total                     |                      |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_9_fu_98_p2         |     +    |      0|  0|  15|           5|           1|
    |j_5_fu_132_p2        |     +    |      0|  0|  12|           3|           1|
    |k_4_fu_171_p2        |     +    |      0|  0|  12|           3|           1|
    |tmp_31_fu_120_p2     |     +    |      0|  0|  15|           8|           8|
    |tmp_32_fu_142_p2     |     +    |      0|  0|  15|           8|           8|
    |tmp_33_fu_159_p2     |     +    |      0|  0|  14|          10|          10|
    |tmp_34_fu_181_p2     |     +    |      0|  0|  14|          10|          10|
    |tmp_5_fu_226_p2      |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_126_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond2_fu_92_p2   |   icmp   |      0|  0|  11|           5|           6|
    |exitcond_fu_165_p2   |   icmp   |      0|  0|   9|           3|           3|
    |notlhs_fu_208_p2     |   icmp   |      0|  0|  11|           8|           2|
    |notrhs_fu_214_p2     |   icmp   |      0|  0|  18|          23|           1|
    |tmp_2_fu_220_p2      |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 159|          91|          56|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  38|          7|    1|          7|
    |i_reg_54           |   9|          2|    5|         10|
    |j_reg_65           |   9|          2|    3|          6|
    |k_reg_76           |   9|          2|    3|          6|
    |output_r_address0  |  15|          3|    9|         27|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  80|         16|   21|         56|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   6|   0|    6|          0|
    |i_9_reg_235          |   5|   0|    5|          0|
    |i_reg_54             |   5|   0|    5|          0|
    |j_5_reg_248          |   3|   0|    3|          0|
    |j_reg_65             |   3|   0|    3|          0|
    |k_4_reg_261          |   3|   0|    3|          0|
    |k_reg_76             |   3|   0|    3|          0|
    |output_addr_reg_266  |   9|   0|    9|          0|
    |output_load_reg_271  |  32|   0|   32|          0|
    |tmp_31_reg_240       |   8|   0|    8|          0|
    |tmp_33_reg_253       |  10|   0|   10|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  87|   0|   87|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    relu_4    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    relu_4    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    relu_4    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    relu_4    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    relu_4    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    relu_4    | return value |
|output_r_address0  | out |    9|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
|output_r_q0        |  in |   32|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

