********
bsg_abs
********

* Overview

  This module calculates the absolute value of signed integers.

- Port
  
  +-----------+-----------+------------+---------------------------------------------+
  |  *TYPE*   |   *NAME*  |   *WIDTH*  |    *DESCRIPTION*                            |
  +-----------+-----------+------------+---------------------------------------------+
  |  *INPUT*  |    a_i    |   width_p  | data input port                             |
  +-----------+-----------+------------+---------------------------------------------+
  | *OUTPUT*  |    a_o    |   width_p  | data output port                            |
  +-----------+-----------+------------+---------------------------------------------+

* Parameter
  
  +------------+-----------------------------------------------------+---------------------+
  |   NAME     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width                         |        "inv"        |    
  +------------+-----------------------------------------------------+---------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_abs.jpg

**************
bsg_adder_cin
**************

* Overview

  This module implements a simple adder with cin.

- Port
  
  +---------+---------+----------+---------------------------------------------+
  |  Type   |   Name  |   Width  |    Description                              |
  +---------+---------+----------+---------------------------------------------+
  |         |   a_i   | width_p  | data input port                             |
  +         +---------+----------+---------------------------------------------+ 
  | Input   |   b_i   | width_p  | data input port                             |
  +         +---------+----------+---------------------------------------------+
  |         |  cin_i  |     1    | data input port                             |
  +---------+---------+----------+---------------------------------------------+
  | Output  |    o    | width_p  | data output port                            |
  +---------+---------+----------+---------------------------------------------+

* Parameter
  
  +------------+-----------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width                         |        "inv"        |    
  +------------+-----------------------------------------------------+---------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_adder_cin.jpg

******************
bsg_adder_one_hot
******************

* Overview

  This module calculates the absolute value of signed integers.

- Port
  
  +---------+---------+-----------------+---------------------------------------------+
  |  Type   |   NAME  |      WIDTH      |    DESCRIPTION                              |
  +---------+---------+-----------------+---------------------------------------------+
  |         |   a_i   |     width_p     | data input port                             |
  + INPUT   +---------+-----------------+---------------------------------------------+
  |         |   b_i   |     width_p     | data input port                             |
  +---------+---------+-----------------+---------------------------------------------+
  | OUTPUT  |    o    | output_width_p  | data output port                            |
  +---------+---------+-----------------+---------------------------------------------+

* Parameter
  
  +------------+-----------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width                         |        "inv"        |    
  +------------+-----------------------------------------------------+---------------------+

- Assertion
  
  assert (output_width_p >= width_p)
  
* Details & Circuit structure

   .. image :: image/bsg_adder_one_hot.jpg
   
***********************
bsg_adder_ripple_carry
***********************

* Overview

  This is a traveling wave carry adder.

- Port
  
  +---------+---------+----------+---------------------------------------------+
  |  Type   |   NAME  |   WIDTH  |    DESCRIPTION                              |
  +---------+---------+----------+---------------------------------------------+
  |         |   a_i   | width_p  | data input port                             |
  + INPUT   +---------+----------+---------------------------------------------+
  |         |   b_i   | width_p  | data input port                             |
  +---------+---------+----------+---------------------------------------------+
  |         |   s_o   | width_p  | data output port                            |
  + OUTPUT  +---------+----------+---------------------------------------------+
  |         |   c_o   |    1     | data output port                            |
  +---------+---------+----------+---------------------------------------------+

* Parameter
  
  +------------+-----------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width                         |        "inv"        |    
  +------------+-----------------------------------------------------+---------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_adder_ripple_carry.jpg
   
********
bsg_and
********

* Overview

  This is a two-input AND gate.

- Port
  
  +---------+---------+----------+---------------------------------------------+
  |  Type   |   NAME  |   WIDTH  |    DESCRIPTION                              |
  +---------+---------+----------+---------------------------------------------+
  |         |   a_i   | width_p  | data input port                             |
  + INPUT   +---------+----------+---------------------------------------------+
  |         |   b_i   | width_p  | data input port                             |  
  +---------+---------+----------+---------------------------------------------+
  | OUTPUT  |    o    | width_p  | data output port                            |
  +---------+---------+----------+---------------------------------------------+

* Parameter
  
  +------------+-----------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width                         |        "inv"        |    
  +------------+-----------------------------------------------------+---------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_and.jpg   
   
**************
bsg_arb_fixed
**************

* Overview

  This is a priority encoder that can control the output to all 0 or the encoded result.

- Port
  
  +---------+---------+----------+---------------------------------------------+
  |  Type   |   NAME  |   WIDTH  |    DESCRIPTION                              |
  +---------+---------+----------+---------------------------------------------+
  |         | ready_i |    1     | data input port                             |
  + INPUT   +---------+----------+---------------------------------------------+
  |         | reqs_i  | width_p  | data input port                             |  
  +---------+---------+----------+---------------------------------------------+
  | OUTPUT  | grants_0| width_p  | data output port                            |
  +---------+---------+----------+---------------------------------------------+

* Parameter
  
  +------------+-----------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  inputs_p  | input and output data width                         |        "inv"        |    
  +------------+-----------------------------------------------------+---------------------+
  | lo_to_hi_p | control signal                                      |        "inv"        |
  +------------+-----------------------------------------------------+---------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_arb_fixed.jpg 

********************
bsg_arb_round_robin
********************

* Overview

  This is a circular encoder.

- Port
  
  +---------+---------+----------+--------------------------------------------+
  |  Type   |   NAME  |   WIDTH  |                 DESCRIPTION                |
  +---------+---------+----------+--------------------------------------------+ 
  |  CLOCK  |  clk_i  |     1    | clock port                                 |
  +---------+---------+----------+--------------------------------------------+
  |  RESET  | reset_i |     1    | reset port                                 |
  +---------+---------+----------+--------------------------------------------+
  |         | reqs_i  | width_p  | data input port                            |
  +  INPUT  +---------+----------+--------------------------------------------+ 
  |         | yumi_i  |     1    | data input port                            |
  +---------+---------+----------+--------------------------------------------+
  | OUTPUT  |grants_o | width_p  | data output port                           |
  +---------+---------+----------+--------------------------------------------+

* Parameter
  
  +------------+-----------------------------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                                       |       DEFAULT       |
  +------------+-----------------------------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width                                           |         -1          |
  +------------+-----------------------------------------------------------------------+---------------------+
  
- Assertion
  
  None
  
* Details & Circuit structure
  
   .. image :: image/bsg_arb_round_robin.jpg
   
***********************
bsg_arrary_concentrate
***********************

* Overview

  This module outputs an input array of a certain number of digits.

- Port
  
  +---------+---------+-----------------------+---------------------------------------------+
  |  Type   |   NAME  |         WIDTH         |             DESCRIPTION                     |
  +---------+---------+-----------------------+---------------------------------------------+
  |  INPUT  |    i    | dense_els_lp*width_p  |           data input port                   |
  +---------+---------+-----------------------+---------------------------------------------+
  | OUTPUT  |    o    | sparse_els_lp*width_p |           data output port                  |
  +---------+---------+-----------------------+---------------------------------------------+

* Parameter
  
  +----------------+-----------------------------------------------------+---------------------------------------+
  |      Name      |     DESCRIPTION                                     |               DEFAULT                 |
  +----------------+-----------------------------------------------------+---------------------------------------+ 
  | pattern_els_p  | input and output data width                         |                "inv"                  |
  +----------------+-----------------------------------------------------+---------------------------------------+
  |  width_p       | input and output data width                         |                "inv"                  |    
  +----------------+-----------------------------------------------------+---------------------------------------+
  | dense_els_lp   | input data width                                    |          $bits(pattern_els_p)         |   
  +----------------+-----------------------------------------------------+---------------------------------------+
  | sparse_els_lp  | output data width                                   |  `BSG_COUNTONES_SYNTH(pattern_els_p)  |  
  +----------------+-----------------------------------------------------+---------------------------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_arrary_concentrate.jpg   
   
******************
bsg_array_reverse
******************

* Overview

  This module reverse the input array for output.

- Port
  
  +---------+---------+-----------------------+---------------------------------------------+
  |  Type   |   NAME  |         WIDTH         |             DESCRIPTION                     |
  +---------+---------+-----------------------+---------------------------------------------+
  |  INPUT  |    i    |      els_p*width_p    |           data input port                   |
  +---------+---------+-----------------------+---------------------------------------------+
  | OUTPUT  |    o    |      els_p*width_p    |            data output port                 |
  +---------+---------+-----------------------+---------------------------------------------+

* Parameter
  
  +----------------+-----------------------------------------------------+---------------------------------------+
  |      Name      |     DESCRIPTION                                     |               DEFAULT                 |
  +----------------+-----------------------------------------------------+---------------------------------------+
  |     width_p    | input and output data width                         |                "inv"                  |    
  +----------------+-----------------------------------------------------+---------------------------------------+
  |      els_p     | input and output data width                         |                "inv"                  |   
  +----------------+-----------------------------------------------------+---------------------------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_array_reverse.jpg   
   
   
   
