Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Mar 12 18:43:04 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  111         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (111)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (331)
5. checking no_input_delay (10)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (111)
--------------------------
 There are 111 register/latch pins with no clock driven by root clock pin: i_Clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (331)
--------------------------------------------------
 There are 331 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  358          inf        0.000                      0                  358           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           358 Endpoints
Min Delay           358 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cu/initialize_fetch_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            registers/Reg_W/o_Data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.952ns  (logic 2.484ns (14.653%)  route 14.468ns (85.347%))
  Logic Levels:           15  (FDPE=1 LUT3=1 LUT5=7 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDPE                         0.000     0.000 r  cu/initialize_fetch_reg/C
    SLICE_X2Y17          FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  cu/initialize_fetch_reg/Q
                         net (fo=14, routed)          1.335     1.853    cu/cu_clock/initialize_fetch_reg
    SLICE_X1Y20          LUT6 (Prop_lut6_I5_O)        0.124     1.977 f  cu/cu_clock/o_Bus_Out_OBUF_inst_i_4/O
                         net (fo=13, routed)          1.096     3.072    instruction_register/disable_opcode_processing__0
    SLICE_X2Y17          LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  instruction_register/o_Bus_In_OBUF_inst_i_6/O
                         net (fo=4, routed)           0.969     4.165    instruction_register/LDrpd16_Active__0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.124     4.289 r  instruction_register/o_Address_OBUF[15]_inst_i_12/O
                         net (fo=3, routed)           0.833     5.122    instruction_register/o_Address_OBUF[15]_inst_i_12_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124     5.246 r  instruction_register/o_Address_OBUF[15]_inst_i_4/O
                         net (fo=19, routed)          1.366     6.612    instruction_register/read16[0]
    SLICE_X5Y20          LUT5 (Prop_lut5_I1_O)        0.124     6.736 r  instruction_register/o_Address_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           0.840     7.576    registers/Reg_L/o_Data_reg[2]_1[2]
    SLICE_X4Y19          LUT6 (Prop_lut6_I4_O)        0.124     7.700 r  registers/Reg_L/o_Data[3]_i_4/O
                         net (fo=3, routed)           0.848     8.548    registers/Reg_L/o_Data[3]_i_4_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I1_O)        0.124     8.672 r  registers/Reg_L/o_Data[5]_i_4__0/O
                         net (fo=3, routed)           0.820     9.492    registers/Reg_L/o_Data[5]_i_4__0_n_0
    SLICE_X4Y22          LUT5 (Prop_lut5_I2_O)        0.124     9.616 r  registers/Reg_L/o_Data[8]_i_4/O
                         net (fo=3, routed)           0.680    10.296    registers/Reg_SP/o_Data[9]_i_2_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I1_O)        0.124    10.420 r  registers/Reg_SP/o_Data[9]_i_4/O
                         net (fo=3, routed)           0.685    11.105    registers/Reg_SP/o_Data[9]_i_4_n_0
    SLICE_X2Y22          LUT5 (Prop_lut5_I2_O)        0.124    11.229 r  registers/Reg_SP/o_Data[3]_i_5/O
                         net (fo=3, routed)           0.981    12.210    registers/Reg_SP/o_Data[3]_i_5_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I1_O)        0.124    12.334 r  registers/Reg_SP/o_Data[5]_i_5/O
                         net (fo=5, routed)           0.968    13.302    registers/Reg_SP/o_Data[5]_i_5_n_0
    SLICE_X1Y23          LUT3 (Prop_lut3_I0_O)        0.152    13.454 r  registers/Reg_SP/o_Data[6]_i_5/O
                         net (fo=1, routed)           0.667    14.121    registers/Reg_SP/o_Data[6]_i_5_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I1_O)        0.326    14.447 r  registers/Reg_SP/o_Data[6]_i_2/O
                         net (fo=2, routed)           1.049    15.496    registers/Reg_SP/o_Data[6]_i_2_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I0_O)        0.124    15.620 r  registers/Reg_SP/o_Data[6]_i_1/O
                         net (fo=4, routed)           1.332    16.952    registers/Reg_W/D[6]
    SLICE_X5Y24          FDCE                                         r  registers/Reg_W/o_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/initialize_fetch_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            registers/Reg_H/o_Data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.502ns  (logic 2.484ns (15.053%)  route 14.018ns (84.947%))
  Logic Levels:           15  (FDPE=1 LUT3=1 LUT5=7 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDPE                         0.000     0.000 r  cu/initialize_fetch_reg/C
    SLICE_X2Y17          FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  cu/initialize_fetch_reg/Q
                         net (fo=14, routed)          1.335     1.853    cu/cu_clock/initialize_fetch_reg
    SLICE_X1Y20          LUT6 (Prop_lut6_I5_O)        0.124     1.977 f  cu/cu_clock/o_Bus_Out_OBUF_inst_i_4/O
                         net (fo=13, routed)          1.096     3.072    instruction_register/disable_opcode_processing__0
    SLICE_X2Y17          LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  instruction_register/o_Bus_In_OBUF_inst_i_6/O
                         net (fo=4, routed)           0.969     4.165    instruction_register/LDrpd16_Active__0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.124     4.289 r  instruction_register/o_Address_OBUF[15]_inst_i_12/O
                         net (fo=3, routed)           0.833     5.122    instruction_register/o_Address_OBUF[15]_inst_i_12_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124     5.246 r  instruction_register/o_Address_OBUF[15]_inst_i_4/O
                         net (fo=19, routed)          1.366     6.612    instruction_register/read16[0]
    SLICE_X5Y20          LUT5 (Prop_lut5_I1_O)        0.124     6.736 r  instruction_register/o_Address_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           0.840     7.576    registers/Reg_L/o_Data_reg[2]_1[2]
    SLICE_X4Y19          LUT6 (Prop_lut6_I4_O)        0.124     7.700 r  registers/Reg_L/o_Data[3]_i_4/O
                         net (fo=3, routed)           0.848     8.548    registers/Reg_L/o_Data[3]_i_4_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I1_O)        0.124     8.672 r  registers/Reg_L/o_Data[5]_i_4__0/O
                         net (fo=3, routed)           0.820     9.492    registers/Reg_L/o_Data[5]_i_4__0_n_0
    SLICE_X4Y22          LUT5 (Prop_lut5_I2_O)        0.124     9.616 r  registers/Reg_L/o_Data[8]_i_4/O
                         net (fo=3, routed)           0.680    10.296    registers/Reg_SP/o_Data[9]_i_2_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I1_O)        0.124    10.420 r  registers/Reg_SP/o_Data[9]_i_4/O
                         net (fo=3, routed)           0.685    11.105    registers/Reg_SP/o_Data[9]_i_4_n_0
    SLICE_X2Y22          LUT5 (Prop_lut5_I2_O)        0.124    11.229 r  registers/Reg_SP/o_Data[3]_i_5/O
                         net (fo=3, routed)           0.981    12.210    registers/Reg_SP/o_Data[3]_i_5_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I1_O)        0.124    12.334 r  registers/Reg_SP/o_Data[5]_i_5/O
                         net (fo=5, routed)           0.968    13.302    registers/Reg_SP/o_Data[5]_i_5_n_0
    SLICE_X1Y23          LUT3 (Prop_lut3_I0_O)        0.152    13.454 r  registers/Reg_SP/o_Data[6]_i_5/O
                         net (fo=1, routed)           0.667    14.121    registers/Reg_SP/o_Data[6]_i_5_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I1_O)        0.326    14.447 r  registers/Reg_SP/o_Data[6]_i_2/O
                         net (fo=2, routed)           1.049    15.496    registers/Reg_SP/o_Data[6]_i_2_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I0_O)        0.124    15.620 r  registers/Reg_SP/o_Data[6]_i_1/O
                         net (fo=4, routed)           0.883    16.502    registers/Reg_H/D[6]
    SLICE_X3Y24          FDCE                                         r  registers/Reg_H/o_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/initialize_fetch_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            registers/Reg_D/o_Data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.433ns  (logic 2.484ns (15.116%)  route 13.949ns (84.884%))
  Logic Levels:           15  (FDPE=1 LUT3=1 LUT5=7 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDPE                         0.000     0.000 r  cu/initialize_fetch_reg/C
    SLICE_X2Y17          FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  cu/initialize_fetch_reg/Q
                         net (fo=14, routed)          1.335     1.853    cu/cu_clock/initialize_fetch_reg
    SLICE_X1Y20          LUT6 (Prop_lut6_I5_O)        0.124     1.977 f  cu/cu_clock/o_Bus_Out_OBUF_inst_i_4/O
                         net (fo=13, routed)          1.096     3.072    instruction_register/disable_opcode_processing__0
    SLICE_X2Y17          LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  instruction_register/o_Bus_In_OBUF_inst_i_6/O
                         net (fo=4, routed)           0.969     4.165    instruction_register/LDrpd16_Active__0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.124     4.289 r  instruction_register/o_Address_OBUF[15]_inst_i_12/O
                         net (fo=3, routed)           0.833     5.122    instruction_register/o_Address_OBUF[15]_inst_i_12_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124     5.246 r  instruction_register/o_Address_OBUF[15]_inst_i_4/O
                         net (fo=19, routed)          1.366     6.612    instruction_register/read16[0]
    SLICE_X5Y20          LUT5 (Prop_lut5_I1_O)        0.124     6.736 r  instruction_register/o_Address_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           0.840     7.576    registers/Reg_L/o_Data_reg[2]_1[2]
    SLICE_X4Y19          LUT6 (Prop_lut6_I4_O)        0.124     7.700 r  registers/Reg_L/o_Data[3]_i_4/O
                         net (fo=3, routed)           0.848     8.548    registers/Reg_L/o_Data[3]_i_4_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I1_O)        0.124     8.672 r  registers/Reg_L/o_Data[5]_i_4__0/O
                         net (fo=3, routed)           0.820     9.492    registers/Reg_L/o_Data[5]_i_4__0_n_0
    SLICE_X4Y22          LUT5 (Prop_lut5_I2_O)        0.124     9.616 r  registers/Reg_L/o_Data[8]_i_4/O
                         net (fo=3, routed)           0.680    10.296    registers/Reg_SP/o_Data[9]_i_2_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I1_O)        0.124    10.420 r  registers/Reg_SP/o_Data[9]_i_4/O
                         net (fo=3, routed)           0.685    11.105    registers/Reg_SP/o_Data[9]_i_4_n_0
    SLICE_X2Y22          LUT5 (Prop_lut5_I2_O)        0.124    11.229 r  registers/Reg_SP/o_Data[3]_i_5/O
                         net (fo=3, routed)           0.981    12.210    registers/Reg_SP/o_Data[3]_i_5_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I1_O)        0.124    12.334 r  registers/Reg_SP/o_Data[5]_i_5/O
                         net (fo=5, routed)           0.968    13.302    registers/Reg_SP/o_Data[5]_i_5_n_0
    SLICE_X1Y23          LUT3 (Prop_lut3_I0_O)        0.152    13.454 r  registers/Reg_SP/o_Data[6]_i_5/O
                         net (fo=1, routed)           0.667    14.121    registers/Reg_SP/o_Data[6]_i_5_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I1_O)        0.326    14.447 r  registers/Reg_SP/o_Data[6]_i_2/O
                         net (fo=2, routed)           1.049    15.496    registers/Reg_SP/o_Data[6]_i_2_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I0_O)        0.124    15.620 r  registers/Reg_SP/o_Data[6]_i_1/O
                         net (fo=4, routed)           0.813    16.433    registers/Reg_D/D[6]
    SLICE_X2Y23          FDCE                                         r  registers/Reg_D/o_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/initialize_fetch_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            registers/Reg_B/o_Data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.286ns  (logic 2.484ns (15.253%)  route 13.802ns (84.747%))
  Logic Levels:           15  (FDPE=1 LUT3=1 LUT5=7 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDPE                         0.000     0.000 r  cu/initialize_fetch_reg/C
    SLICE_X2Y17          FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  cu/initialize_fetch_reg/Q
                         net (fo=14, routed)          1.335     1.853    cu/cu_clock/initialize_fetch_reg
    SLICE_X1Y20          LUT6 (Prop_lut6_I5_O)        0.124     1.977 f  cu/cu_clock/o_Bus_Out_OBUF_inst_i_4/O
                         net (fo=13, routed)          1.096     3.072    instruction_register/disable_opcode_processing__0
    SLICE_X2Y17          LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  instruction_register/o_Bus_In_OBUF_inst_i_6/O
                         net (fo=4, routed)           0.969     4.165    instruction_register/LDrpd16_Active__0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.124     4.289 r  instruction_register/o_Address_OBUF[15]_inst_i_12/O
                         net (fo=3, routed)           0.833     5.122    instruction_register/o_Address_OBUF[15]_inst_i_12_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124     5.246 r  instruction_register/o_Address_OBUF[15]_inst_i_4/O
                         net (fo=19, routed)          1.366     6.612    instruction_register/read16[0]
    SLICE_X5Y20          LUT5 (Prop_lut5_I1_O)        0.124     6.736 r  instruction_register/o_Address_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           0.840     7.576    registers/Reg_L/o_Data_reg[2]_1[2]
    SLICE_X4Y19          LUT6 (Prop_lut6_I4_O)        0.124     7.700 r  registers/Reg_L/o_Data[3]_i_4/O
                         net (fo=3, routed)           0.848     8.548    registers/Reg_L/o_Data[3]_i_4_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I1_O)        0.124     8.672 r  registers/Reg_L/o_Data[5]_i_4__0/O
                         net (fo=3, routed)           0.820     9.492    registers/Reg_L/o_Data[5]_i_4__0_n_0
    SLICE_X4Y22          LUT5 (Prop_lut5_I2_O)        0.124     9.616 r  registers/Reg_L/o_Data[8]_i_4/O
                         net (fo=3, routed)           0.680    10.296    registers/Reg_SP/o_Data[9]_i_2_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I1_O)        0.124    10.420 r  registers/Reg_SP/o_Data[9]_i_4/O
                         net (fo=3, routed)           0.685    11.105    registers/Reg_SP/o_Data[9]_i_4_n_0
    SLICE_X2Y22          LUT5 (Prop_lut5_I2_O)        0.124    11.229 r  registers/Reg_SP/o_Data[3]_i_5/O
                         net (fo=3, routed)           0.981    12.210    registers/Reg_SP/o_Data[3]_i_5_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I1_O)        0.124    12.334 r  registers/Reg_SP/o_Data[5]_i_5/O
                         net (fo=5, routed)           0.968    13.302    registers/Reg_SP/o_Data[5]_i_5_n_0
    SLICE_X1Y23          LUT3 (Prop_lut3_I0_O)        0.152    13.454 r  registers/Reg_SP/o_Data[6]_i_5/O
                         net (fo=1, routed)           0.667    14.121    registers/Reg_SP/o_Data[6]_i_5_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I1_O)        0.326    14.447 r  registers/Reg_SP/o_Data[6]_i_2/O
                         net (fo=2, routed)           1.049    15.496    registers/Reg_SP/o_Data[6]_i_2_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I0_O)        0.124    15.620 r  registers/Reg_SP/o_Data[6]_i_1/O
                         net (fo=4, routed)           0.666    16.286    registers/Reg_B/D[6]
    SLICE_X1Y24          FDCE                                         r  registers/Reg_B/o_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/initialize_fetch_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            registers/Reg_SP/o_Data_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.768ns  (logic 2.484ns (15.753%)  route 13.284ns (84.247%))
  Logic Levels:           15  (FDPE=1 LUT3=1 LUT4=1 LUT5=7 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDPE                         0.000     0.000 r  cu/initialize_fetch_reg/C
    SLICE_X2Y17          FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  cu/initialize_fetch_reg/Q
                         net (fo=14, routed)          1.335     1.853    cu/cu_clock/initialize_fetch_reg
    SLICE_X1Y20          LUT6 (Prop_lut6_I5_O)        0.124     1.977 f  cu/cu_clock/o_Bus_Out_OBUF_inst_i_4/O
                         net (fo=13, routed)          1.096     3.072    instruction_register/disable_opcode_processing__0
    SLICE_X2Y17          LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  instruction_register/o_Bus_In_OBUF_inst_i_6/O
                         net (fo=4, routed)           0.969     4.165    instruction_register/LDrpd16_Active__0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.124     4.289 r  instruction_register/o_Address_OBUF[15]_inst_i_12/O
                         net (fo=3, routed)           0.833     5.122    instruction_register/o_Address_OBUF[15]_inst_i_12_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124     5.246 r  instruction_register/o_Address_OBUF[15]_inst_i_4/O
                         net (fo=19, routed)          1.366     6.612    instruction_register/read16[0]
    SLICE_X5Y20          LUT5 (Prop_lut5_I1_O)        0.124     6.736 r  instruction_register/o_Address_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           0.840     7.576    registers/Reg_L/o_Data_reg[2]_1[2]
    SLICE_X4Y19          LUT6 (Prop_lut6_I4_O)        0.124     7.700 r  registers/Reg_L/o_Data[3]_i_4/O
                         net (fo=3, routed)           0.848     8.548    registers/Reg_L/o_Data[3]_i_4_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I1_O)        0.124     8.672 r  registers/Reg_L/o_Data[5]_i_4__0/O
                         net (fo=3, routed)           0.820     9.492    registers/Reg_L/o_Data[5]_i_4__0_n_0
    SLICE_X4Y22          LUT5 (Prop_lut5_I2_O)        0.124     9.616 r  registers/Reg_L/o_Data[8]_i_4/O
                         net (fo=3, routed)           0.680    10.296    registers/Reg_SP/o_Data[9]_i_2_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I1_O)        0.124    10.420 r  registers/Reg_SP/o_Data[9]_i_4/O
                         net (fo=3, routed)           0.685    11.105    registers/Reg_SP/o_Data[9]_i_4_n_0
    SLICE_X2Y22          LUT5 (Prop_lut5_I2_O)        0.124    11.229 r  registers/Reg_SP/o_Data[3]_i_5/O
                         net (fo=3, routed)           0.981    12.210    registers/Reg_SP/o_Data[3]_i_5_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I1_O)        0.124    12.334 r  registers/Reg_SP/o_Data[5]_i_5/O
                         net (fo=5, routed)           0.968    13.302    registers/Reg_SP/o_Data[5]_i_5_n_0
    SLICE_X1Y23          LUT3 (Prop_lut3_I0_O)        0.152    13.454 r  registers/Reg_SP/o_Data[6]_i_5/O
                         net (fo=1, routed)           0.667    14.121    registers/Reg_SP/o_Data[6]_i_5_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I1_O)        0.326    14.447 r  registers/Reg_SP/o_Data[6]_i_2/O
                         net (fo=2, routed)           0.696    15.142    registers/Reg_SP/o_Data[6]_i_2_n_0
    SLICE_X0Y23          LUT4 (Prop_lut4_I0_O)        0.124    15.266 r  registers/Reg_SP/o_Data[14]_i_1/O
                         net (fo=2, routed)           0.502    15.768    registers/Reg_SP/o_Data_reg[6]_0[5]
    SLICE_X2Y25          FDCE                                         r  registers/Reg_SP/o_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/initialize_fetch_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            registers/Reg_PC/o_Data_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.600ns  (logic 2.484ns (15.923%)  route 13.116ns (84.077%))
  Logic Levels:           15  (FDPE=1 LUT3=1 LUT4=1 LUT5=7 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDPE                         0.000     0.000 r  cu/initialize_fetch_reg/C
    SLICE_X2Y17          FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  cu/initialize_fetch_reg/Q
                         net (fo=14, routed)          1.335     1.853    cu/cu_clock/initialize_fetch_reg
    SLICE_X1Y20          LUT6 (Prop_lut6_I5_O)        0.124     1.977 f  cu/cu_clock/o_Bus_Out_OBUF_inst_i_4/O
                         net (fo=13, routed)          1.096     3.072    instruction_register/disable_opcode_processing__0
    SLICE_X2Y17          LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  instruction_register/o_Bus_In_OBUF_inst_i_6/O
                         net (fo=4, routed)           0.969     4.165    instruction_register/LDrpd16_Active__0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.124     4.289 r  instruction_register/o_Address_OBUF[15]_inst_i_12/O
                         net (fo=3, routed)           0.833     5.122    instruction_register/o_Address_OBUF[15]_inst_i_12_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124     5.246 r  instruction_register/o_Address_OBUF[15]_inst_i_4/O
                         net (fo=19, routed)          1.366     6.612    instruction_register/read16[0]
    SLICE_X5Y20          LUT5 (Prop_lut5_I1_O)        0.124     6.736 r  instruction_register/o_Address_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           0.840     7.576    registers/Reg_L/o_Data_reg[2]_1[2]
    SLICE_X4Y19          LUT6 (Prop_lut6_I4_O)        0.124     7.700 r  registers/Reg_L/o_Data[3]_i_4/O
                         net (fo=3, routed)           0.848     8.548    registers/Reg_L/o_Data[3]_i_4_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I1_O)        0.124     8.672 r  registers/Reg_L/o_Data[5]_i_4__0/O
                         net (fo=3, routed)           0.820     9.492    registers/Reg_L/o_Data[5]_i_4__0_n_0
    SLICE_X4Y22          LUT5 (Prop_lut5_I2_O)        0.124     9.616 r  registers/Reg_L/o_Data[8]_i_4/O
                         net (fo=3, routed)           0.680    10.296    registers/Reg_SP/o_Data[9]_i_2_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I1_O)        0.124    10.420 r  registers/Reg_SP/o_Data[9]_i_4/O
                         net (fo=3, routed)           0.685    11.105    registers/Reg_SP/o_Data[9]_i_4_n_0
    SLICE_X2Y22          LUT5 (Prop_lut5_I2_O)        0.124    11.229 r  registers/Reg_SP/o_Data[3]_i_5/O
                         net (fo=3, routed)           0.981    12.210    registers/Reg_SP/o_Data[3]_i_5_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I1_O)        0.124    12.334 r  registers/Reg_SP/o_Data[5]_i_5/O
                         net (fo=5, routed)           0.968    13.302    registers/Reg_SP/o_Data[5]_i_5_n_0
    SLICE_X1Y23          LUT3 (Prop_lut3_I0_O)        0.152    13.454 r  registers/Reg_SP/o_Data[6]_i_5/O
                         net (fo=1, routed)           0.667    14.121    registers/Reg_SP/o_Data[6]_i_5_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I1_O)        0.326    14.447 r  registers/Reg_SP/o_Data[6]_i_2/O
                         net (fo=2, routed)           0.696    15.142    registers/Reg_SP/o_Data[6]_i_2_n_0
    SLICE_X0Y23          LUT4 (Prop_lut4_I0_O)        0.124    15.266 r  registers/Reg_SP/o_Data[14]_i_1/O
                         net (fo=2, routed)           0.334    15.600    registers/Reg_PC/D[14]
    SLICE_X2Y24          FDCE                                         r  registers/Reg_PC/o_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/initialize_fetch_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            registers/Reg_H/o_Data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.581ns  (logic 2.248ns (14.428%)  route 13.333ns (85.572%))
  Logic Levels:           15  (FDPE=1 LUT3=1 LUT5=6 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDPE                         0.000     0.000 r  cu/initialize_fetch_reg/C
    SLICE_X2Y17          FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  cu/initialize_fetch_reg/Q
                         net (fo=14, routed)          1.335     1.853    cu/cu_clock/initialize_fetch_reg
    SLICE_X1Y20          LUT6 (Prop_lut6_I5_O)        0.124     1.977 f  cu/cu_clock/o_Bus_Out_OBUF_inst_i_4/O
                         net (fo=13, routed)          1.096     3.072    instruction_register/disable_opcode_processing__0
    SLICE_X2Y17          LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  instruction_register/o_Bus_In_OBUF_inst_i_6/O
                         net (fo=4, routed)           0.969     4.165    instruction_register/LDrpd16_Active__0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.124     4.289 r  instruction_register/o_Address_OBUF[15]_inst_i_12/O
                         net (fo=3, routed)           0.833     5.122    instruction_register/o_Address_OBUF[15]_inst_i_12_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124     5.246 r  instruction_register/o_Address_OBUF[15]_inst_i_4/O
                         net (fo=19, routed)          1.366     6.612    instruction_register/read16[0]
    SLICE_X5Y20          LUT5 (Prop_lut5_I1_O)        0.124     6.736 r  instruction_register/o_Address_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           0.840     7.576    registers/Reg_L/o_Data_reg[2]_1[2]
    SLICE_X4Y19          LUT6 (Prop_lut6_I4_O)        0.124     7.700 r  registers/Reg_L/o_Data[3]_i_4/O
                         net (fo=3, routed)           0.848     8.548    registers/Reg_L/o_Data[3]_i_4_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I1_O)        0.124     8.672 r  registers/Reg_L/o_Data[5]_i_4__0/O
                         net (fo=3, routed)           0.820     9.492    registers/Reg_L/o_Data[5]_i_4__0_n_0
    SLICE_X4Y22          LUT5 (Prop_lut5_I2_O)        0.124     9.616 r  registers/Reg_L/o_Data[8]_i_4/O
                         net (fo=3, routed)           0.680    10.296    registers/Reg_SP/o_Data[9]_i_2_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I1_O)        0.124    10.420 r  registers/Reg_SP/o_Data[9]_i_4/O
                         net (fo=3, routed)           0.685    11.105    registers/Reg_SP/o_Data[9]_i_4_n_0
    SLICE_X2Y22          LUT5 (Prop_lut5_I2_O)        0.124    11.229 r  registers/Reg_SP/o_Data[3]_i_5/O
                         net (fo=3, routed)           0.981    12.210    registers/Reg_SP/o_Data[3]_i_5_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I1_O)        0.124    12.334 r  registers/Reg_SP/o_Data[5]_i_5/O
                         net (fo=5, routed)           0.990    13.324    registers/Reg_SP/o_Data[5]_i_5_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I3_O)        0.124    13.448 r  registers/Reg_SP/o_Data[15]_i_4/O
                         net (fo=1, routed)           0.667    14.115    registers/Reg_SP/o_Data[15]_i_4_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.124    14.239 r  registers/Reg_SP/o_Data[15]_i_2/O
                         net (fo=3, routed)           0.444    14.684    registers/Reg_SP/o_Data_reg[6]_0[6]
    SLICE_X4Y24          LUT3 (Prop_lut3_I0_O)        0.118    14.802 r  registers/Reg_SP/o_Data[7]_i_1/O
                         net (fo=4, routed)           0.780    15.581    registers/Reg_H/D[7]
    SLICE_X3Y21          FDCE                                         r  registers/Reg_H/o_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/initialize_fetch_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            registers/Reg_W/o_Data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.554ns  (logic 2.248ns (14.453%)  route 13.306ns (85.547%))
  Logic Levels:           15  (FDPE=1 LUT3=1 LUT5=6 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDPE                         0.000     0.000 r  cu/initialize_fetch_reg/C
    SLICE_X2Y17          FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  cu/initialize_fetch_reg/Q
                         net (fo=14, routed)          1.335     1.853    cu/cu_clock/initialize_fetch_reg
    SLICE_X1Y20          LUT6 (Prop_lut6_I5_O)        0.124     1.977 f  cu/cu_clock/o_Bus_Out_OBUF_inst_i_4/O
                         net (fo=13, routed)          1.096     3.072    instruction_register/disable_opcode_processing__0
    SLICE_X2Y17          LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  instruction_register/o_Bus_In_OBUF_inst_i_6/O
                         net (fo=4, routed)           0.969     4.165    instruction_register/LDrpd16_Active__0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.124     4.289 r  instruction_register/o_Address_OBUF[15]_inst_i_12/O
                         net (fo=3, routed)           0.833     5.122    instruction_register/o_Address_OBUF[15]_inst_i_12_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124     5.246 r  instruction_register/o_Address_OBUF[15]_inst_i_4/O
                         net (fo=19, routed)          1.366     6.612    instruction_register/read16[0]
    SLICE_X5Y20          LUT5 (Prop_lut5_I1_O)        0.124     6.736 r  instruction_register/o_Address_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           0.840     7.576    registers/Reg_L/o_Data_reg[2]_1[2]
    SLICE_X4Y19          LUT6 (Prop_lut6_I4_O)        0.124     7.700 r  registers/Reg_L/o_Data[3]_i_4/O
                         net (fo=3, routed)           0.848     8.548    registers/Reg_L/o_Data[3]_i_4_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I1_O)        0.124     8.672 r  registers/Reg_L/o_Data[5]_i_4__0/O
                         net (fo=3, routed)           0.820     9.492    registers/Reg_L/o_Data[5]_i_4__0_n_0
    SLICE_X4Y22          LUT5 (Prop_lut5_I2_O)        0.124     9.616 r  registers/Reg_L/o_Data[8]_i_4/O
                         net (fo=3, routed)           0.680    10.296    registers/Reg_SP/o_Data[9]_i_2_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I1_O)        0.124    10.420 r  registers/Reg_SP/o_Data[9]_i_4/O
                         net (fo=3, routed)           0.685    11.105    registers/Reg_SP/o_Data[9]_i_4_n_0
    SLICE_X2Y22          LUT5 (Prop_lut5_I2_O)        0.124    11.229 r  registers/Reg_SP/o_Data[3]_i_5/O
                         net (fo=3, routed)           0.981    12.210    registers/Reg_SP/o_Data[3]_i_5_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I1_O)        0.124    12.334 r  registers/Reg_SP/o_Data[5]_i_5/O
                         net (fo=5, routed)           0.990    13.324    registers/Reg_SP/o_Data[5]_i_5_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I3_O)        0.124    13.448 r  registers/Reg_SP/o_Data[15]_i_4/O
                         net (fo=1, routed)           0.667    14.115    registers/Reg_SP/o_Data[15]_i_4_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.124    14.239 r  registers/Reg_SP/o_Data[15]_i_2/O
                         net (fo=3, routed)           0.444    14.684    registers/Reg_SP/o_Data_reg[6]_0[6]
    SLICE_X4Y24          LUT3 (Prop_lut3_I0_O)        0.118    14.802 r  registers/Reg_SP/o_Data[7]_i_1/O
                         net (fo=4, routed)           0.753    15.554    registers/Reg_W/D[7]
    SLICE_X5Y24          FDCE                                         r  registers/Reg_W/o_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/initialize_fetch_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            registers/Reg_D/o_Data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.390ns  (logic 2.248ns (14.607%)  route 13.142ns (85.393%))
  Logic Levels:           15  (FDPE=1 LUT3=1 LUT5=6 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDPE                         0.000     0.000 r  cu/initialize_fetch_reg/C
    SLICE_X2Y17          FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  cu/initialize_fetch_reg/Q
                         net (fo=14, routed)          1.335     1.853    cu/cu_clock/initialize_fetch_reg
    SLICE_X1Y20          LUT6 (Prop_lut6_I5_O)        0.124     1.977 f  cu/cu_clock/o_Bus_Out_OBUF_inst_i_4/O
                         net (fo=13, routed)          1.096     3.072    instruction_register/disable_opcode_processing__0
    SLICE_X2Y17          LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  instruction_register/o_Bus_In_OBUF_inst_i_6/O
                         net (fo=4, routed)           0.969     4.165    instruction_register/LDrpd16_Active__0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.124     4.289 r  instruction_register/o_Address_OBUF[15]_inst_i_12/O
                         net (fo=3, routed)           0.833     5.122    instruction_register/o_Address_OBUF[15]_inst_i_12_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124     5.246 r  instruction_register/o_Address_OBUF[15]_inst_i_4/O
                         net (fo=19, routed)          1.366     6.612    instruction_register/read16[0]
    SLICE_X5Y20          LUT5 (Prop_lut5_I1_O)        0.124     6.736 r  instruction_register/o_Address_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           0.840     7.576    registers/Reg_L/o_Data_reg[2]_1[2]
    SLICE_X4Y19          LUT6 (Prop_lut6_I4_O)        0.124     7.700 r  registers/Reg_L/o_Data[3]_i_4/O
                         net (fo=3, routed)           0.848     8.548    registers/Reg_L/o_Data[3]_i_4_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I1_O)        0.124     8.672 r  registers/Reg_L/o_Data[5]_i_4__0/O
                         net (fo=3, routed)           0.820     9.492    registers/Reg_L/o_Data[5]_i_4__0_n_0
    SLICE_X4Y22          LUT5 (Prop_lut5_I2_O)        0.124     9.616 r  registers/Reg_L/o_Data[8]_i_4/O
                         net (fo=3, routed)           0.680    10.296    registers/Reg_SP/o_Data[9]_i_2_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I1_O)        0.124    10.420 r  registers/Reg_SP/o_Data[9]_i_4/O
                         net (fo=3, routed)           0.685    11.105    registers/Reg_SP/o_Data[9]_i_4_n_0
    SLICE_X2Y22          LUT5 (Prop_lut5_I2_O)        0.124    11.229 r  registers/Reg_SP/o_Data[3]_i_5/O
                         net (fo=3, routed)           0.981    12.210    registers/Reg_SP/o_Data[3]_i_5_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I1_O)        0.124    12.334 r  registers/Reg_SP/o_Data[5]_i_5/O
                         net (fo=5, routed)           0.990    13.324    registers/Reg_SP/o_Data[5]_i_5_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I3_O)        0.124    13.448 r  registers/Reg_SP/o_Data[15]_i_4/O
                         net (fo=1, routed)           0.667    14.115    registers/Reg_SP/o_Data[15]_i_4_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.124    14.239 r  registers/Reg_SP/o_Data[15]_i_2/O
                         net (fo=3, routed)           0.444    14.684    registers/Reg_SP/o_Data_reg[6]_0[6]
    SLICE_X4Y24          LUT3 (Prop_lut3_I0_O)        0.118    14.802 r  registers/Reg_SP/o_Data[7]_i_1/O
                         net (fo=4, routed)           0.589    15.390    registers/Reg_D/D[7]
    SLICE_X2Y23          FDCE                                         r  registers/Reg_D/o_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/initialize_fetch_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            registers/Reg_B/o_Data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.308ns  (logic 2.248ns (14.685%)  route 13.060ns (85.315%))
  Logic Levels:           15  (FDPE=1 LUT3=1 LUT5=6 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDPE                         0.000     0.000 r  cu/initialize_fetch_reg/C
    SLICE_X2Y17          FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  cu/initialize_fetch_reg/Q
                         net (fo=14, routed)          1.335     1.853    cu/cu_clock/initialize_fetch_reg
    SLICE_X1Y20          LUT6 (Prop_lut6_I5_O)        0.124     1.977 f  cu/cu_clock/o_Bus_Out_OBUF_inst_i_4/O
                         net (fo=13, routed)          1.096     3.072    instruction_register/disable_opcode_processing__0
    SLICE_X2Y17          LUT6 (Prop_lut6_I3_O)        0.124     3.196 r  instruction_register/o_Bus_In_OBUF_inst_i_6/O
                         net (fo=4, routed)           0.969     4.165    instruction_register/LDrpd16_Active__0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.124     4.289 r  instruction_register/o_Address_OBUF[15]_inst_i_12/O
                         net (fo=3, routed)           0.833     5.122    instruction_register/o_Address_OBUF[15]_inst_i_12_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124     5.246 r  instruction_register/o_Address_OBUF[15]_inst_i_4/O
                         net (fo=19, routed)          1.366     6.612    instruction_register/read16[0]
    SLICE_X5Y20          LUT5 (Prop_lut5_I1_O)        0.124     6.736 r  instruction_register/o_Address_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           0.840     7.576    registers/Reg_L/o_Data_reg[2]_1[2]
    SLICE_X4Y19          LUT6 (Prop_lut6_I4_O)        0.124     7.700 r  registers/Reg_L/o_Data[3]_i_4/O
                         net (fo=3, routed)           0.848     8.548    registers/Reg_L/o_Data[3]_i_4_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I1_O)        0.124     8.672 r  registers/Reg_L/o_Data[5]_i_4__0/O
                         net (fo=3, routed)           0.820     9.492    registers/Reg_L/o_Data[5]_i_4__0_n_0
    SLICE_X4Y22          LUT5 (Prop_lut5_I2_O)        0.124     9.616 r  registers/Reg_L/o_Data[8]_i_4/O
                         net (fo=3, routed)           0.680    10.296    registers/Reg_SP/o_Data[9]_i_2_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I1_O)        0.124    10.420 r  registers/Reg_SP/o_Data[9]_i_4/O
                         net (fo=3, routed)           0.685    11.105    registers/Reg_SP/o_Data[9]_i_4_n_0
    SLICE_X2Y22          LUT5 (Prop_lut5_I2_O)        0.124    11.229 r  registers/Reg_SP/o_Data[3]_i_5/O
                         net (fo=3, routed)           0.981    12.210    registers/Reg_SP/o_Data[3]_i_5_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I1_O)        0.124    12.334 r  registers/Reg_SP/o_Data[5]_i_5/O
                         net (fo=5, routed)           0.990    13.324    registers/Reg_SP/o_Data[5]_i_5_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I3_O)        0.124    13.448 r  registers/Reg_SP/o_Data[15]_i_4/O
                         net (fo=1, routed)           0.667    14.115    registers/Reg_SP/o_Data[15]_i_4_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.124    14.239 r  registers/Reg_SP/o_Data[15]_i_2/O
                         net (fo=3, routed)           0.444    14.684    registers/Reg_SP/o_Data_reg[6]_0[6]
    SLICE_X4Y24          LUT3 (Prop_lut3_I0_O)        0.118    14.802 r  registers/Reg_SP/o_Data[7]_i_1/O
                         net (fo=4, routed)           0.507    15.308    registers/Reg_B/D[7]
    SLICE_X1Y24          FDCE                                         r  registers/Reg_B/o_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cu/cu_clock/o_Step_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.867%)  route 0.159ns (46.133%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[2]/C
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cu/cu_clock/o_Step_reg[2]/Q
                         net (fo=21, routed)          0.159     0.300    cu/cu_clock/Q[0]
    SLICE_X3Y17          LUT6 (Prop_lut6_I3_O)        0.045     0.345 r  cu/cu_clock/o_Step[4]_i_1/O
                         net (fo=1, routed)           0.000     0.345    cu/cu_clock/o_Step[4]_i_1_n_0
    SLICE_X3Y17          FDCE                                         r  cu/cu_clock/o_Step_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/Reg_F/o_Data_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            alu/Reg_F/o_Data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE                         0.000     0.000 r  alu/Reg_F/o_Data_reg[0]/C
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  alu/Reg_F/o_Data_reg[0]/Q
                         net (fo=2, routed)           0.185     0.326    registers/Reg_SP/flags[0]
    SLICE_X0Y21          LUT6 (Prop_lut6_I5_O)        0.045     0.371 r  registers/Reg_SP/o_Data[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.371    alu/Reg_F/o_Data_reg[0]_0
    SLICE_X0Y21          FDCE                                         r  alu/Reg_F/o_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cu/cu_clock/o_Step_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[0]/C
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cu/cu_clock/o_Step_reg[0]/Q
                         net (fo=26, routed)          0.193     0.334    cu/cu_clock/o_Step_reg_n_0_[0]
    SLICE_X1Y20          LUT1 (Prop_lut1_I0_O)        0.045     0.379 r  cu/cu_clock/o_Step[0]_i_1/O
                         net (fo=1, routed)           0.000     0.379    cu/cu_clock/o_Step[0]_i_1_n_0
    SLICE_X1Y20          FDCE                                         r  cu/cu_clock/o_Step_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/initialize_fetch_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            cu/initialize_fetch_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.213ns (50.236%)  route 0.211ns (49.764%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDPE                         0.000     0.000 r  cu/initialize_fetch_reg/C
    SLICE_X2Y17          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  cu/initialize_fetch_reg/Q
                         net (fo=14, routed)          0.095     0.259    cu/cu_clock/initialize_fetch_reg
    SLICE_X3Y17          LUT5 (Prop_lut5_I3_O)        0.049     0.308 r  cu/cu_clock/initialize_fetch_i_1/O
                         net (fo=1, routed)           0.116     0.424    cu/cu_clock_n_34
    SLICE_X2Y17          FDPE                                         r  cu/initialize_fetch_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cu/cu_clock/o_Step_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.184ns (41.882%)  route 0.255ns (58.119%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[2]/C
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cu/cu_clock/o_Step_reg[2]/Q
                         net (fo=21, routed)          0.255     0.396    cu/cu_clock/Q[0]
    SLICE_X3Y17          LUT5 (Prop_lut5_I3_O)        0.043     0.439 r  cu/cu_clock/o_Step[3]_i_1/O
                         net (fo=1, routed)           0.000     0.439    cu/cu_clock/o_Step[3]_i_1_n_0
    SLICE_X3Y17          FDCE                                         r  cu/cu_clock/o_Step_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cu/cu_clock/o_Step_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.186ns (42.145%)  route 0.255ns (57.855%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[2]/C
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cu/cu_clock/o_Step_reg[2]/Q
                         net (fo=21, routed)          0.255     0.396    cu/cu_clock/Q[0]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.045     0.441 r  cu/cu_clock/o_Step[2]_i_1/O
                         net (fo=1, routed)           0.000     0.441    cu/cu_clock/o_Step[2]_i_1_n_0
    SLICE_X3Y17          FDCE                                         r  cu/cu_clock/o_Step_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cu/cu_clock/o_Step_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.186ns (40.129%)  route 0.278ns (59.871%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[1]/C
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cu/cu_clock/o_Step_reg[1]/Q
                         net (fo=25, routed)          0.278     0.419    cu/cu_clock/o_Step_reg_n_0_[1]
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.045     0.464 r  cu/cu_clock/o_Step[1]_i_1/O
                         net (fo=1, routed)           0.000     0.464    cu/cu_clock/o_Step[1]_i_1_n_0
    SLICE_X3Y17          FDCE                                         r  cu/cu_clock/o_Step_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers/Reg_W/o_Data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            registers/Reg_PC/o_Data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.186ns (35.548%)  route 0.337ns (64.452%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE                         0.000     0.000 r  registers/Reg_W/o_Data_reg[4]/C
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  registers/Reg_W/o_Data_reg[4]/Q
                         net (fo=4, routed)           0.152     0.293    registers/Reg_W/Q[4]
    SLICE_X4Y22          LUT4 (Prop_lut4_I2_O)        0.045     0.338 r  registers/Reg_W/o_Data[4]_i_1__0/O
                         net (fo=2, routed)           0.185     0.523    registers/Reg_PC/D[4]
    SLICE_X2Y22          FDCE                                         r  registers/Reg_PC/o_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers/Reg_W/o_Data_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            registers/Reg_SP/o_Data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.183ns (34.455%)  route 0.348ns (65.545%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE                         0.000     0.000 r  registers/Reg_W/o_Data_reg[5]/C
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  registers/Reg_W/o_Data_reg[5]/Q
                         net (fo=4, routed)           0.168     0.309    registers/Reg_W/Q[5]
    SLICE_X5Y23          LUT5 (Prop_lut5_I2_O)        0.042     0.351 r  registers/Reg_W/o_Data[5]_i_1__0/O
                         net (fo=3, routed)           0.180     0.531    registers/Reg_SP/o_Data_reg[8]_2[5]
    SLICE_X7Y22          FDCE                                         r  registers/Reg_SP/o_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers/Reg_W/o_Data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            registers/Reg_SP/o_Data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.186ns (34.256%)  route 0.357ns (65.744%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE                         0.000     0.000 r  registers/Reg_W/o_Data_reg[4]/C
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  registers/Reg_W/o_Data_reg[4]/Q
                         net (fo=4, routed)           0.152     0.293    registers/Reg_W/Q[4]
    SLICE_X4Y22          LUT4 (Prop_lut4_I2_O)        0.045     0.338 r  registers/Reg_W/o_Data[4]_i_1__0/O
                         net (fo=2, routed)           0.205     0.543    registers/Reg_SP/o_Data_reg[8]_2[4]
    SLICE_X3Y22          FDCE                                         r  registers/Reg_SP/o_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------





