vhdl work "section3_schematic.vhf"
verilog work "verilog_module_lab5.v"
