Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Ayush/Downloads/lab12_final/lab12_acpk/processor_isim_beh.exe -prj C:/Users/Ayush/Downloads/lab12_final/lab12_acpk/processor_beh.prj work.processor 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Ayush/Downloads/lab12_final/lab12_acpk/registerFile.vhd" into library work
Parsing VHDL file "C:/Users/Ayush/Downloads/lab12_final/lab12_acpk/PC.vhd" into library work
Parsing VHDL file "C:/Users/Ayush/Downloads/lab12_final/lab12_acpk/IR.vhd" into library work
Parsing VHDL file "C:/Users/Ayush/Downloads/lab12_final/lab12_acpk/ipcore_dir/BRAM.vhd" into library work
Parsing VHDL file "C:/Users/Ayush/Downloads/lab12_final/lab12_acpk/processor.vhd" into library work
WARNING:HDLCompiler:946 - "C:/Users/Ayush/Downloads/lab12_final/lab12_acpk/processor.vhd" Line 80: Actual for formal port clka is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/Ayush/Downloads/lab12_final/lab12_acpk/processor.vhd" Line 81: Actual for formal port clk is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/Ayush/Downloads/lab12_final/lab12_acpk/processor.vhd" Line 82: Actual for formal port clk is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/Ayush/Downloads/lab12_final/lab12_acpk/processor.vhd" Line 83: Actual for formal port clk is neither a static name nor a globally static expression
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling package textio
Compiling package std_logic_textio
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V6_1_output_stage [\BLK_MEM_GEN_V6_1_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V6_1_softecc_output_reg_stage [\BLK_MEM_GEN_V6_1_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V6_1_mem_module [\BLK_MEM_GEN_V6_1_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V6_1 [\BLK_MEM_GEN_V6_1("blk_mem_gen_v...]
Compiling architecture bram_a of entity BRAM [bram_default]
Compiling architecture behavioral of entity IR [ir_default]
Compiling architecture behavioral of entity PC [pc_default]
Compiling architecture behavioral of entity registerFile [registerfile_default]
Compiling architecture behavioral of entity processor
Time Resolution for simulation is 1ps.
Waiting for 8 sub-compilation(s) to finish...
Compiled 24 VHDL Units
Built simulation executable C:/Users/Ayush/Downloads/lab12_final/lab12_acpk/processor_isim_beh.exe
Fuse Memory Usage: 39212 KB
Fuse CPU Usage: 1514 ms
