#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep 22 01:26:33 2020
# Process ID: 14369
# Current directory: /home/caohy/work/kcu_10gbaser_tpu
# Command line: vivado
# Log file: /home/caohy/work/kcu_10gbaser_tpu/vivado.log
# Journal file: /home/caohy/work/kcu_10gbaser_tpu/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/caohy/work/kcu105_10gbaser_trd/hardware/sources/ip_packaged/gen_mon'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'rs_decoder' is locked:
* IP 'rs_decoder' requires one or more mandatory licenses but no valid licenses were found. However license checkpoints may prevent use of this IP in some tool flows.
WARNING: [IP_Flow 19-5178] IP rs_decoder will not be generated with lower license level. If you would like to generate with the current available license levels, please reset and regenerate.
WARNING: [IP_Flow 19-2162] IP 'rs_encoder' is locked:
* IP 'rs_encoder' requires one or more mandatory licenses but no valid licenses were found. However license checkpoints may prevent use of this IP in some tool flows.
WARNING: [IP_Flow 19-5178] IP rs_encoder will not be generated with lower license level. If you would like to generate with the current available license levels, please reset and regenerate.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 6875.062 ; gain = 325.129 ; free physical = 53856 ; free virtual = 62681
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0_6
INFO: [VRFC 10-3107] analyzing entity 'c_reg_fd_v12_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'c_reg_fd_v12_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48a_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48a1_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e1_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e2_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp58e5_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_wrapper_v3_0_4'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_pipe_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_pipe_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_rtl'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_synth'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_addsub_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_addsub_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0_14
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_lut6_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_base_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_fabric_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_viv'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_ddc/sim/sub_ddc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sub_ddc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/sim/mult_ddc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_ddc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_ddc/sim/add_ddc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add_ddc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_6
INFO: [VRFC 10-3107] analyzing entity 'glb_srl_fifo'
INFO: [VRFC 10-3107] analyzing entity 'glb_ifx_slave'
INFO: [VRFC 10-3107] analyzing entity 'glb_ifx_master'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_2to1'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_3to1'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_4to1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/sim/dds_rq.vhd" into library xil_defaultlib
ERROR: [VRFC 10-3006] '/tools/Xilinx/Vivado/2019.2/data/xsim/ip/dds_compiler_v6_0_19/dds_compiler_v6_0_19.vdbl' needs to be re-saved since 'xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg' changed
ERROR: [VRFC 10-3032] 'dds_compiler_v6_0_19.dds_compiler_v6_0_19' failed to restore
ERROR: [VRFC 10-2987] 'dds_compiler_v6_0_19' is not compiled in library 'dds_compiler_v6_0_19' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/sim/dds_rq.vhd:57]
INFO: [VRFC 10-3107] analyzing entity 'dds_rq'
ERROR: [VRFC 10-3782] unit 'dds_rq' ignored due to previous errors [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/sim/dds_rq.vhd:59]
INFO: [VRFC 10-3070] VHDL file '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/sim/dds_rq.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 7456.348 ; gain = 0.000 ; free physical = 53743 ; free virtual = 62568
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 22 01:32:23 2020...
