
// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec 20 2022 09:13:39 CET (Dec 20 2022 08:13:39 UTC)

// Verification Directory fv/edge_detector 

module edge_detector(clk, \input , edges);
  input clk, \input ;
  output edges;
  wire clk, \input ;
  wire edges;
  wire UNCONNECTED, reg1, reg2;
  AN2D4BWP7T g12(.A1 (reg2), .A2 (reg1), .Z (edges));
  DFD1BWP7T reg2_reg(.CP (clk), .D (reg1), .Q (UNCONNECTED), .QN
       (reg2));
  DFQD1BWP7T reg1_reg(.CP (clk), .D (\input ), .Q (reg1));
endmodule

