

Microchip MPLAB XC8 Assembler V3.10 build 20250813170317 
                                                                                               Thu Feb 12 21:03:32 2026

Microchip MPLAB XC8 C Compiler v3.10 (Free license) build 20250813170317 Og9 
     1                           	processor	18F47Q10
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     9                           	psect	text1,global,reloc=2,class=CODE,space=0,delta=1
    10                           	psect	intcodelo,global,reloc=2,class=CODE,space=0,delta=1
    11                           	psect	intcode,global,reloc=2,class=CODE,space=0,delta=1
    12                           	psect	intcode_body,global,reloc=2,class=CODE,space=0,delta=1
    13                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    14                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    15                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    16                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    17                           	dabs	1,0x1,1
    18   000000                     
    19                           ; Generated 04/02/2025 GMT
    20                           ; 
    21                           ; Copyright Â© 2025, Microchip Technology Inc. and its subsidiaries ("Microchip")
    22                           ; All rights reserved.
    23                           ; 
    24                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    25                           ; 
    26                           ; Redistribution and use in source and binary forms, with or without modification, are
    27                           ; permitted provided that the following conditions are met:
    28                           ; 
    29                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    30                           ;        conditions and the following disclaimer.
    31                           ; 
    32                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    33                           ;        of conditions and the following disclaimer in the documentation and/or other
    34                           ;        materials provided with the distribution. Publication is not required when
    35                           ;        this file is used in an embedded application.
    36                           ; 
    37                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    38                           ;        software without specific prior written permission.
    39                           ; 
    40                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    41                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    42                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    43                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    44                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    45                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    46                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    47                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    48                           ; 
    49                           ; 
    50                           ; Code-generator required, PIC18F47Q10 Definitions
    51                           ; 
    52                           ; SFR Addresses
    53   000FE0                     bsr             equ	4064
    54   000FE9                     fsr0            equ	4073
    55   000FEA                     fsr0h           equ	4074
    56   000FE9                     fsr0l           equ	4073
    57   000FE1                     fsr1            equ	4065
    58   000FE2                     fsr1h           equ	4066
    59   000FE1                     fsr1l           equ	4065
    60   000FD9                     fsr2            equ	4057
    61   000FDA                     fsr2h           equ	4058
    62   000FD9                     fsr2l           equ	4057
    63   000FEF                     indf0           equ	4079
    64   000FE7                     indf1           equ	4071
    65   000FDF                     indf2           equ	4063
    66   000FF2                     intcon          equ	4082
    67   000F80                     nvmcon          equ	3968
    68   000FF9                     pcl             equ	4089
    69   000FFA                     pclath          equ	4090
    70   000FFB                     pclatu          equ	4091
    71   000FEB                     plusw0          equ	4075
    72   000FE3                     plusw1          equ	4067
    73   000FDB                     plusw2          equ	4059
    74   000FED                     postdec0        equ	4077
    75   000FE5                     postdec1        equ	4069
    76   000FDD                     postdec2        equ	4061
    77   000FEE                     postinc0        equ	4078
    78   000FE6                     postinc1        equ	4070
    79   000FDE                     postinc2        equ	4062
    80   000FEC                     preinc0         equ	4076
    81   000FE4                     preinc1         equ	4068
    82   000FDC                     preinc2         equ	4060
    83   000FF3                     prod            equ	4083
    84   000FF4                     prodh           equ	4084
    85   000FF3                     prodl           equ	4083
    86   000FD8                     status          equ	4056
    87   000FF5                     tablat          equ	4085
    88   000FF6                     tblptr          equ	4086
    89   000FF7                     tblptrh         equ	4087
    90   000FF6                     tblptrl         equ	4086
    91   000FF8                     tblptru         equ	4088
    92   000FFD                     tosl            equ	4093
    93   000FE8                     wreg            equ	4072
    94   000E1F                     CLCIN0PPS       equ	3615	;# 
    95   000E20                     CLCIN1PPS       equ	3616	;# 
    96   000E21                     CLCIN2PPS       equ	3617	;# 
    97   000E22                     CLCIN3PPS       equ	3618	;# 
    98   000E23                     CLCIN4PPS       equ	3619	;# 
    99   000E24                     CLCIN5PPS       equ	3620	;# 
   100   000E25                     CLCIN6PPS       equ	3621	;# 
   101   000E26                     CLCIN7PPS       equ	3622	;# 
   102   000E27                     CLC1CON         equ	3623	;# 
   103   000E28                     CLC1POL         equ	3624	;# 
   104   000E29                     CLC1SEL0        equ	3625	;# 
   105   000E2A                     CLC1SEL1        equ	3626	;# 
   106   000E2B                     CLC1SEL2        equ	3627	;# 
   107   000E2C                     CLC1SEL3        equ	3628	;# 
   108   000E2D                     CLC1GLS0        equ	3629	;# 
   109   000E2E                     CLC1GLS1        equ	3630	;# 
   110   000E2F                     CLC1GLS2        equ	3631	;# 
   111   000E30                     CLC1GLS3        equ	3632	;# 
   112   000E31                     CLC2CON         equ	3633	;# 
   113   000E32                     CLC2POL         equ	3634	;# 
   114   000E33                     CLC2SEL0        equ	3635	;# 
   115   000E34                     CLC2SEL1        equ	3636	;# 
   116   000E35                     CLC2SEL2        equ	3637	;# 
   117   000E36                     CLC2SEL3        equ	3638	;# 
   118   000E37                     CLC2GLS0        equ	3639	;# 
   119   000E38                     CLC2GLS1        equ	3640	;# 
   120   000E39                     CLC2GLS2        equ	3641	;# 
   121   000E3A                     CLC2GLS3        equ	3642	;# 
   122   000E3B                     CLC3CON         equ	3643	;# 
   123   000E3C                     CLC3POL         equ	3644	;# 
   124   000E3D                     CLC3SEL0        equ	3645	;# 
   125   000E3E                     CLC3SEL1        equ	3646	;# 
   126   000E3F                     CLC3SEL2        equ	3647	;# 
   127   000E40                     CLC3SEL3        equ	3648	;# 
   128   000E41                     CLC3GLS0        equ	3649	;# 
   129   000E42                     CLC3GLS1        equ	3650	;# 
   130   000E43                     CLC3GLS2        equ	3651	;# 
   131   000E44                     CLC3GLS3        equ	3652	;# 
   132   000E45                     CLC4CON         equ	3653	;# 
   133   000E46                     CLC4POL         equ	3654	;# 
   134   000E47                     CLC4SEL0        equ	3655	;# 
   135   000E48                     CLC4SEL1        equ	3656	;# 
   136   000E49                     CLC4SEL2        equ	3657	;# 
   137   000E4A                     CLC4SEL3        equ	3658	;# 
   138   000E4B                     CLC4GLS0        equ	3659	;# 
   139   000E4C                     CLC4GLS1        equ	3660	;# 
   140   000E4D                     CLC4GLS2        equ	3661	;# 
   141   000E4E                     CLC4GLS3        equ	3662	;# 
   142   000E4F                     CLC5CON         equ	3663	;# 
   143   000E50                     CLC5POL         equ	3664	;# 
   144   000E51                     CLC5SEL0        equ	3665	;# 
   145   000E52                     CLC5SEL1        equ	3666	;# 
   146   000E53                     CLC5SEL2        equ	3667	;# 
   147   000E54                     CLC5SEL3        equ	3668	;# 
   148   000E55                     CLC5GLS0        equ	3669	;# 
   149   000E56                     CLC5GLS1        equ	3670	;# 
   150   000E57                     CLC5GLS2        equ	3671	;# 
   151   000E58                     CLC5GLS3        equ	3672	;# 
   152   000E59                     CLC6CON         equ	3673	;# 
   153   000E5A                     CLC6POL         equ	3674	;# 
   154   000E5B                     CLC6SEL0        equ	3675	;# 
   155   000E5C                     CLC6SEL1        equ	3676	;# 
   156   000E5D                     CLC6SEL2        equ	3677	;# 
   157   000E5E                     CLC6SEL3        equ	3678	;# 
   158   000E5F                     CLC6GLS0        equ	3679	;# 
   159   000E60                     CLC6GLS1        equ	3680	;# 
   160   000E61                     CLC6GLS2        equ	3681	;# 
   161   000E62                     CLC6GLS3        equ	3682	;# 
   162   000E63                     CLC7CON         equ	3683	;# 
   163   000E64                     CLC7POL         equ	3684	;# 
   164   000E65                     CLC7SEL0        equ	3685	;# 
   165   000E66                     CLC7SEL1        equ	3686	;# 
   166   000E67                     CLC7SEL2        equ	3687	;# 
   167   000E68                     CLC7SEL3        equ	3688	;# 
   168   000E69                     CLC7GLS0        equ	3689	;# 
   169   000E6A                     CLC7GLS1        equ	3690	;# 
   170   000E6B                     CLC7GLS2        equ	3691	;# 
   171   000E6C                     CLC7GLS3        equ	3692	;# 
   172   000E6D                     CLC8CON         equ	3693	;# 
   173   000E6E                     CLC8POL         equ	3694	;# 
   174   000E6F                     CLC8SEL0        equ	3695	;# 
   175   000E70                     CLC8SEL1        equ	3696	;# 
   176   000E71                     CLC8SEL2        equ	3697	;# 
   177   000E72                     CLC8SEL3        equ	3698	;# 
   178   000E73                     CLC8GLS0        equ	3699	;# 
   179   000E74                     CLC8GLS1        equ	3700	;# 
   180   000E75                     CLC8GLS2        equ	3701	;# 
   181   000E76                     CLC8GLS3        equ	3702	;# 
   182   000E77                     CLCDATA         equ	3703	;# 
   183   000E88                     RX2PPS          equ	3720	;# 
   184   000E88                     RXDT2PPS        equ	3720	;# 
   185   000E89                     CK2PPS          equ	3721	;# 
   186   000E89                     TXCK2PPS        equ	3721	;# 
   187   000E89                     TX2PPS          equ	3721	;# 
   188   000E8A                     SSP2CLKPPS      equ	3722	;# 
   189   000E8B                     SSP2DATPPS      equ	3723	;# 
   190   000E8C                     SSP2SSPPS       equ	3724	;# 
   191   000E8D                     SSP2BUF         equ	3725	;# 
   192   000E8E                     SSP2ADD         equ	3726	;# 
   193   000E8F                     SSP2MSK         equ	3727	;# 
   194   000E90                     SSP2STAT        equ	3728	;# 
   195   000E91                     SSP2CON1        equ	3729	;# 
   196   000E92                     SSP2CON2        equ	3730	;# 
   197   000E93                     SSP2CON3        equ	3731	;# 
   198   000E94                     RC2REG          equ	3732	;# 
   199   000E94                     RCREG2          equ	3732	;# 
   200   000E95                     TX2REG          equ	3733	;# 
   201   000E95                     TXREG2          equ	3733	;# 
   202   000E96                     SP2BRG          equ	3734	;# 
   203   000E96                     SP2BRGL         equ	3734	;# 
   204   000E96                     SPBRG2          equ	3734	;# 
   205   000E97                     SP2BRGH         equ	3735	;# 
   206   000E97                     SPBRGH2         equ	3735	;# 
   207   000E98                     RC2STA          equ	3736	;# 
   208   000E98                     RCSTA2          equ	3736	;# 
   209   000E99                     TX2STA          equ	3737	;# 
   210   000E99                     TXSTA2          equ	3737	;# 
   211   000E9A                     BAUD2CON        equ	3738	;# 
   212   000E9A                     BAUDCON2        equ	3738	;# 
   213   000E9A                     BAUDCTL2        equ	3738	;# 
   214   000E9B                     PPSLOCK         equ	3739	;# 
   215   000E9C                     INT0PPS         equ	3740	;# 
   216   000E9D                     INT1PPS         equ	3741	;# 
   217   000E9E                     INT2PPS         equ	3742	;# 
   218   000E9F                     T0CKIPPS        equ	3743	;# 
   219   000EA0                     T1CKIPPS        equ	3744	;# 
   220   000EA1                     T1GPPS          equ	3745	;# 
   221   000EA2                     T3CKIPPS        equ	3746	;# 
   222   000EA3                     T3GPPS          equ	3747	;# 
   223   000EA4                     T5CKIPPS        equ	3748	;# 
   224   000EA5                     T5GPPS          equ	3749	;# 
   225   000EA6                     T2INPPS         equ	3750	;# 
   226   000EA7                     T4INPPS         equ	3751	;# 
   227   000EA8                     T6INPPS         equ	3752	;# 
   228   000EA9                     ADACTPPS        equ	3753	;# 
   229   000EAA                     CCP1PPS         equ	3754	;# 
   230   000EAB                     CCP2PPS         equ	3755	;# 
   231   000EAC                     CWG1PPS         equ	3756	;# 
   232   000EAC                     CWGPPS          equ	3756	;# 
   233   000EAC                     CWG1INPPS       equ	3756	;# 
   234   000EAC                     CWGINPPS        equ	3756	;# 
   235   000EAD                     MDCARLPPS       equ	3757	;# 
   236   000EAE                     MDCARHPPS       equ	3758	;# 
   237   000EAF                     MDSRCPPS        equ	3759	;# 
   238   000EB0                     RX1PPS          equ	3760	;# 
   239   000EB0                     RXPPS           equ	3760	;# 
   240   000EB0                     RXDT1PPS        equ	3760	;# 
   241   000EB1                     CK1PPS          equ	3761	;# 
   242   000EB1                     TXPPS           equ	3761	;# 
   243   000EB1                     CKPPS           equ	3761	;# 
   244   000EB1                     TX1PPS          equ	3761	;# 
   245   000EB1                     TXCK1PPS        equ	3761	;# 
   246   000EB2                     SSP1CLKPPS      equ	3762	;# 
   247   000EB2                     SSPCLKPPS       equ	3762	;# 
   248   000EB3                     SSP1DATPPS      equ	3763	;# 
   249   000EB3                     SSPDATPPS       equ	3763	;# 
   250   000EB4                     SSP1SSPPS       equ	3764	;# 
   251   000EB4                     SSPSSPPS        equ	3764	;# 
   252   000EB5                     IPR0            equ	3765	;# 
   253   000EB6                     IPR1            equ	3766	;# 
   254   000EB7                     IPR2            equ	3767	;# 
   255   000EB8                     IPR3            equ	3768	;# 
   256   000EB9                     IPR4            equ	3769	;# 
   257   000EBA                     IPR5            equ	3770	;# 
   258   000EBB                     IPR6            equ	3771	;# 
   259   000EBC                     IPR7            equ	3772	;# 
   260   000EBD                     PIE0            equ	3773	;# 
   261   000EBE                     PIE1            equ	3774	;# 
   262   000EBF                     PIE2            equ	3775	;# 
   263   000EC0                     PIE3            equ	3776	;# 
   264   000EC1                     PIE4            equ	3777	;# 
   265   000EC2                     PIE5            equ	3778	;# 
   266   000EC3                     PIE6            equ	3779	;# 
   267   000EC4                     PIE7            equ	3780	;# 
   268   000EC5                     PIR0            equ	3781	;# 
   269   000EC6                     PIR1            equ	3782	;# 
   270   000EC7                     PIR2            equ	3783	;# 
   271   000EC8                     PIR3            equ	3784	;# 
   272   000EC9                     PIR4            equ	3785	;# 
   273   000ECA                     PIR5            equ	3786	;# 
   274   000ECB                     PIR6            equ	3787	;# 
   275   000ECC                     PIR7            equ	3788	;# 
   276   000ECD                     WDTCON0         equ	3789	;# 
   277   000ECE                     WDTCON1         equ	3790	;# 
   278   000ECF                     WDTPSL          equ	3791	;# 
   279   000ED0                     WDTPSH          equ	3792	;# 
   280   000ED1                     WDTTMR          equ	3793	;# 
   281   000ED2                     CPUDOZE         equ	3794	;# 
   282   000ED3                     OSCCON1         equ	3795	;# 
   283   000ED4                     OSCCON2         equ	3796	;# 
   284   000ED5                     OSCCON3         equ	3797	;# 
   285   000ED6                     OSCSTAT         equ	3798	;# 
   286   000ED6                     OSCSTAT1        equ	3798	;# 
   287   000ED7                     OSCEN           equ	3799	;# 
   288   000ED8                     OSCTUNE         equ	3800	;# 
   289   000ED9                     OSCFRQ          equ	3801	;# 
   290   000ED9                     OSCFREQ         equ	3801	;# 
   291   000EDA                     VREGCON         equ	3802	;# 
   292   000EDB                     BORCON          equ	3803	;# 
   293   000EDC                     PMD0            equ	3804	;# 
   294   000EDD                     PMD1            equ	3805	;# 
   295   000EDE                     PMD2            equ	3806	;# 
   296   000EDF                     PMD3            equ	3807	;# 
   297   000EE0                     PMD4            equ	3808	;# 
   298   000EE1                     PMD5            equ	3809	;# 
   299   000EE2                     RA0PPS          equ	3810	;# 
   300   000EE3                     RA1PPS          equ	3811	;# 
   301   000EE4                     RA2PPS          equ	3812	;# 
   302   000EE5                     RA3PPS          equ	3813	;# 
   303   000EE6                     RA4PPS          equ	3814	;# 
   304   000EE7                     RA5PPS          equ	3815	;# 
   305   000EE8                     RA6PPS          equ	3816	;# 
   306   000EE9                     RA7PPS          equ	3817	;# 
   307   000EEA                     RB0PPS          equ	3818	;# 
   308   000EEB                     RB1PPS          equ	3819	;# 
   309   000EEC                     RB2PPS          equ	3820	;# 
   310   000EED                     RB3PPS          equ	3821	;# 
   311   000EEE                     RB4PPS          equ	3822	;# 
   312   000EEF                     RB5PPS          equ	3823	;# 
   313   000EF0                     RB6PPS          equ	3824	;# 
   314   000EF1                     RB7PPS          equ	3825	;# 
   315   000EF2                     RC0PPS          equ	3826	;# 
   316   000EF3                     RC1PPS          equ	3827	;# 
   317   000EF4                     RC2PPS          equ	3828	;# 
   318   000EF5                     RC3PPS          equ	3829	;# 
   319   000EF6                     RC4PPS          equ	3830	;# 
   320   000EF7                     RC5PPS          equ	3831	;# 
   321   000EF8                     RC6PPS          equ	3832	;# 
   322   000EF9                     RC7PPS          equ	3833	;# 
   323   000EFA                     RD0PPS          equ	3834	;# 
   324   000EFB                     RD1PPS          equ	3835	;# 
   325   000EFC                     RD2PPS          equ	3836	;# 
   326   000EFD                     RD3PPS          equ	3837	;# 
   327   000EFE                     RD4PPS          equ	3838	;# 
   328   000EFF                     RD5PPS          equ	3839	;# 
   329   000F00                     RD6PPS          equ	3840	;# 
   330   000F01                     RD7PPS          equ	3841	;# 
   331   000F02                     RE0PPS          equ	3842	;# 
   332   000F03                     RE1PPS          equ	3843	;# 
   333   000F04                     RE2PPS          equ	3844	;# 
   334   000F05                     IOCAF           equ	3845	;# 
   335   000F06                     IOCAN           equ	3846	;# 
   336   000F07                     IOCAP           equ	3847	;# 
   337   000F08                     INLVLA          equ	3848	;# 
   338   000F09                     SLRCONA         equ	3849	;# 
   339   000F0A                     ODCONA          equ	3850	;# 
   340   000F0B                     WPUA            equ	3851	;# 
   341   000F0C                     ANSELA          equ	3852	;# 
   342   000F0D                     IOCBF           equ	3853	;# 
   343   000F0E                     IOCBN           equ	3854	;# 
   344   000F0F                     IOCBP           equ	3855	;# 
   345   000F10                     INLVLB          equ	3856	;# 
   346   000F11                     SLRCONB         equ	3857	;# 
   347   000F12                     ODCONB          equ	3858	;# 
   348   000F13                     WPUB            equ	3859	;# 
   349   000F14                     ANSELB          equ	3860	;# 
   350   000F15                     IOCCF           equ	3861	;# 
   351   000F16                     IOCCN           equ	3862	;# 
   352   000F17                     IOCCP           equ	3863	;# 
   353   000F18                     INLVLC          equ	3864	;# 
   354   000F19                     SLRCONC         equ	3865	;# 
   355   000F1A                     ODCONC          equ	3866	;# 
   356   000F1B                     WPUC            equ	3867	;# 
   357   000F1C                     ANSELC          equ	3868	;# 
   358   000F1D                     INLVLD          equ	3869	;# 
   359   000F1E                     SLRCOND         equ	3870	;# 
   360   000F1F                     ODCOND          equ	3871	;# 
   361   000F20                     WPUD            equ	3872	;# 
   362   000F21                     ANSELD          equ	3873	;# 
   363   000F22                     IOCEF           equ	3874	;# 
   364   000F23                     IOCEN           equ	3875	;# 
   365   000F24                     IOCEP           equ	3876	;# 
   366   000F25                     INLVLE          equ	3877	;# 
   367   000F26                     SLRCONE         equ	3878	;# 
   368   000F27                     ODCONE          equ	3879	;# 
   369   000F28                     WPUE            equ	3880	;# 
   370   000F29                     ANSELE          equ	3881	;# 
   371   000F2A                     HLVDCON0        equ	3882	;# 
   372   000F2B                     HLVDCON1        equ	3883	;# 
   373   000F2C                     FVRCON          equ	3884	;# 
   374   000F2D                     ZCDCON          equ	3885	;# 
   375   000F2E                     DAC1CON0        equ	3886	;# 
   376   000F2F                     DAC1CON1        equ	3887	;# 
   377   000F30                     CM2CON0         equ	3888	;# 
   378   000F31                     CM2CON1         equ	3889	;# 
   379   000F32                     CM2NCH          equ	3890	;# 
   380   000F33                     CM2PCH          equ	3891	;# 
   381   000F34                     CM1CON0         equ	3892	;# 
   382   000F35                     CM1CON1         equ	3893	;# 
   383   000F36                     CM1NCH          equ	3894	;# 
   384   000F37                     CM1PCH          equ	3895	;# 
   385   000F38                     CMOUT           equ	3896	;# 
   386   000F39                     CLKRCON         equ	3897	;# 
   387   000F3A                     CLKRCLK         equ	3898	;# 
   388   000F3B                     CWG1CLK         equ	3899	;# 
   389   000F3B                     CWG1CLKCON      equ	3899	;# 
   390   000F3C                     CWG1ISM         equ	3900	;# 
   391   000F3D                     CWG1DBR         equ	3901	;# 
   392   000F3E                     CWG1DBF         equ	3902	;# 
   393   000F3F                     CWG1CON0        equ	3903	;# 
   394   000F40                     CWG1CON1        equ	3904	;# 
   395   000F41                     CWG1AS0         equ	3905	;# 
   396   000F42                     CWG1AS1         equ	3906	;# 
   397   000F43                     CWG1STR         equ	3907	;# 
   398   000F44                     SCANLADR        equ	3908	;# 
   399   000F44                     SCANLADRL       equ	3908	;# 
   400   000F45                     SCANLADRH       equ	3909	;# 
   401   000F46                     SCANLADRU       equ	3910	;# 
   402   000F47                     SCANHADR        equ	3911	;# 
   403   000F47                     SCANHADRL       equ	3911	;# 
   404   000F48                     SCANHADRH       equ	3912	;# 
   405   000F49                     SCANHADRU       equ	3913	;# 
   406   000F4A                     SCANCON0        equ	3914	;# 
   407   000F4B                     SCANTRIG        equ	3915	;# 
   408   000F4C                     MDCON0          equ	3916	;# 
   409   000F4D                     MDCON1          equ	3917	;# 
   410   000F4E                     MDSRC           equ	3918	;# 
   411   000F4F                     MDCARL          equ	3919	;# 
   412   000F50                     MDCARH          equ	3920	;# 
   413   000F51                     ADACT           equ	3921	;# 
   414   000F52                     ADCLK           equ	3922	;# 
   415   000F53                     ADREF           equ	3923	;# 
   416   000F54                     ADCON1          equ	3924	;# 
   417   000F55                     ADCON2          equ	3925	;# 
   418   000F56                     ADCON3          equ	3926	;# 
   419   000F57                     ADACQ           equ	3927	;# 
   420   000F58                     ADCAP           equ	3928	;# 
   421   000F59                     ADPRE           equ	3929	;# 
   422   000F5A                     ADPCH           equ	3930	;# 
   423   000F5B                     ADCON0          equ	3931	;# 
   424   000F5C                     ADPREV          equ	3932	;# 
   425   000F5C                     ADPREVL         equ	3932	;# 
   426   000F5D                     ADPREVH         equ	3933	;# 
   427   000F5E                     ADRES           equ	3934	;# 
   428   000F5E                     ADRESL          equ	3934	;# 
   429   000F5F                     ADRESH          equ	3935	;# 
   430   000F60                     ADSTAT          equ	3936	;# 
   431   000F61                     ADRPT           equ	3937	;# 
   432   000F62                     ADCNT           equ	3938	;# 
   433   000F63                     ADSTPT          equ	3939	;# 
   434   000F63                     ADSTPTL         equ	3939	;# 
   435   000F64                     ADSTPTH         equ	3940	;# 
   436   000F65                     ADLTH           equ	3941	;# 
   437   000F65                     ADLTHL          equ	3941	;# 
   438   000F66                     ADLTHH          equ	3942	;# 
   439   000F67                     ADUTH           equ	3943	;# 
   440   000F67                     ADUTHL          equ	3943	;# 
   441   000F68                     ADUTHH          equ	3944	;# 
   442   000F69                     ADERR           equ	3945	;# 
   443   000F69                     ADERRL          equ	3945	;# 
   444   000F6A                     ADERRH          equ	3946	;# 
   445   000F6B                     ADACC           equ	3947	;# 
   446   000F6B                     ADACCL          equ	3947	;# 
   447   000F6C                     ADACCH          equ	3948	;# 
   448   000F6D                     ADFLTR          equ	3949	;# 
   449   000F6D                     ADFLTRL         equ	3949	;# 
   450   000F6E                     ADFLTRH         equ	3950	;# 
   451   000F6F                     CRCDATA         equ	3951	;# 
   452   000F6F                     CRCDATL         equ	3951	;# 
   453   000F70                     CRCDATH         equ	3952	;# 
   454   000F71                     CRCACC          equ	3953	;# 
   455   000F71                     CRCACCL         equ	3953	;# 
   456   000F72                     CRCACCH         equ	3954	;# 
   457   000F73                     CRCSHFT         equ	3955	;# 
   458   000F73                     CRCSHIFTL       equ	3955	;# 
   459   000F74                     CRCSHIFTH       equ	3956	;# 
   460   000F75                     CRCXOR          equ	3957	;# 
   461   000F75                     CRCXORL         equ	3957	;# 
   462   000F76                     CRCXORH         equ	3958	;# 
   463   000F77                     CRCCON0         equ	3959	;# 
   464   000F78                     CRCCON1         equ	3960	;# 
   465   000F79                     NVMADR          equ	3961	;# 
   466   000F79                     NVMADRL         equ	3961	;# 
   467   000F7A                     NVMADRH         equ	3962	;# 
   468   000F7B                     NVMADRU         equ	3963	;# 
   469   000F7C                     NVMDAT          equ	3964	;# 
   470   000F7C                     NVMDATL         equ	3964	;# 
   471   000F7D                     NVMDATH         equ	3965	;# 
   472   000F7F                     NVMCON0         equ	3967	;# 
   473   000F80                     NVMCON1         equ	3968	;# 
   474   000F81                     NVMCON2         equ	3969	;# 
   475   000F82                     LATA            equ	3970	;# 
   476   000F83                     LATB            equ	3971	;# 
   477   000F84                     LATC            equ	3972	;# 
   478   000F85                     LATD            equ	3973	;# 
   479   000F86                     LATE            equ	3974	;# 
   480   000F87                     TRISA           equ	3975	;# 
   481   000F87                     DDRA            equ	3975	;# 
   482   000F88                     TRISB           equ	3976	;# 
   483   000F88                     DDRB            equ	3976	;# 
   484   000F89                     TRISC           equ	3977	;# 
   485   000F89                     DDRC            equ	3977	;# 
   486   000F8A                     TRISD           equ	3978	;# 
   487   000F8A                     DDRD            equ	3978	;# 
   488   000F8B                     TRISE           equ	3979	;# 
   489   000F8B                     DDRE            equ	3979	;# 
   490   000F8C                     PORTA           equ	3980	;# 
   491   000F8D                     PORTB           equ	3981	;# 
   492   000F8E                     PORTC           equ	3982	;# 
   493   000F8F                     PORTD           equ	3983	;# 
   494   000F90                     PORTE           equ	3984	;# 
   495   000F91                     SSP1BUF         equ	3985	;# 
   496   000F92                     SSP1ADD         equ	3986	;# 
   497   000F93                     SSP1MSK         equ	3987	;# 
   498   000F94                     SSP1STAT        equ	3988	;# 
   499   000F95                     SSP1CON1        equ	3989	;# 
   500   000F96                     SSP1CON2        equ	3990	;# 
   501   000F97                     SSP1CON3        equ	3991	;# 
   502   000F98                     RC1REG          equ	3992	;# 
   503   000F98                     RCREG           equ	3992	;# 
   504   000F98                     RCREG1          equ	3992	;# 
   505   000F99                     TX1REG          equ	3993	;# 
   506   000F99                     TXREG1          equ	3993	;# 
   507   000F99                     TXREG           equ	3993	;# 
   508   000F9A                     SP1BRG          equ	3994	;# 
   509   000F9A                     SPBRG           equ	3994	;# 
   510   000F9A                     SP1BRGL         equ	3994	;# 
   511   000F9A                     SPBRG1          equ	3994	;# 
   512   000F9A                     SPBRGL          equ	3994	;# 
   513   000F9B                     SP1BRGH         equ	3995	;# 
   514   000F9B                     SPBRGH          equ	3995	;# 
   515   000F9B                     SPBRGH1         equ	3995	;# 
   516   000F9C                     RC1STA          equ	3996	;# 
   517   000F9C                     RCSTA1          equ	3996	;# 
   518   000F9C                     RCSTA           equ	3996	;# 
   519   000F9D                     TX1STA          equ	3997	;# 
   520   000F9D                     TXSTA1          equ	3997	;# 
   521   000F9D                     TXSTA           equ	3997	;# 
   522   000F9E                     BAUD1CON        equ	3998	;# 
   523   000F9E                     BAUDCON1        equ	3998	;# 
   524   000F9E                     BAUDCTL1        equ	3998	;# 
   525   000F9E                     BAUDCON         equ	3998	;# 
   526   000F9E                     BAUDCTL         equ	3998	;# 
   527   000F9F                     PWM4DC          equ	3999	;# 
   528   000F9F                     PWM4DCL         equ	3999	;# 
   529   000FA0                     PWM4DCH         equ	4000	;# 
   530   000FA1                     PWM4CON         equ	4001	;# 
   531   000FA2                     PWM3DC          equ	4002	;# 
   532   000FA2                     PWM3DCL         equ	4002	;# 
   533   000FA3                     PWM3DCH         equ	4003	;# 
   534   000FA4                     PWM3CON         equ	4004	;# 
   535   000FA5                     CCPR2           equ	4005	;# 
   536   000FA5                     CCPR2L          equ	4005	;# 
   537   000FA6                     CCPR2H          equ	4006	;# 
   538   000FA7                     CCP2CON         equ	4007	;# 
   539   000FA8                     CCP2CAP         equ	4008	;# 
   540   000FA9                     CCPR1           equ	4009	;# 
   541   000FA9                     CCPR1L          equ	4009	;# 
   542   000FAA                     CCPR1H          equ	4010	;# 
   543   000FAB                     CCP1CON         equ	4011	;# 
   544   000FAC                     CCP1CAP         equ	4012	;# 
   545   000FAD                     CCPTMRS         equ	4013	;# 
   546   000FAE                     T6TMR           equ	4014	;# 
   547   000FAE                     TMR6            equ	4014	;# 
   548   000FAF                     T6PR            equ	4015	;# 
   549   000FAF                     PR6             equ	4015	;# 
   550   000FB0                     T6CON           equ	4016	;# 
   551   000FB1                     T6HLT           equ	4017	;# 
   552   000FB2                     T6CLKCON        equ	4018	;# 
   553   000FB2                     T6CLK           equ	4018	;# 
   554   000FB3                     T6RST           equ	4019	;# 
   555   000FB4                     T4TMR           equ	4020	;# 
   556   000FB4                     TMR4            equ	4020	;# 
   557   000FB5                     T4PR            equ	4021	;# 
   558   000FB5                     PR4             equ	4021	;# 
   559   000FB6                     T4CON           equ	4022	;# 
   560   000FB7                     T4HLT           equ	4023	;# 
   561   000FB8                     T4CLKCON        equ	4024	;# 
   562   000FB8                     T4CLK           equ	4024	;# 
   563   000FB9                     T4RST           equ	4025	;# 
   564   000FBA                     T2TMR           equ	4026	;# 
   565   000FBA                     TMR2            equ	4026	;# 
   566   000FBB                     T2PR            equ	4027	;# 
   567   000FBB                     PR2             equ	4027	;# 
   568   000FBC                     T2CON           equ	4028	;# 
   569   000FBD                     T2HLT           equ	4029	;# 
   570   000FBE                     T2CLKCON        equ	4030	;# 
   571   000FBE                     T2CLK           equ	4030	;# 
   572   000FBF                     T2RST           equ	4031	;# 
   573   000FC0                     TMR5            equ	4032	;# 
   574   000FC0                     TMR5L           equ	4032	;# 
   575   000FC1                     TMR5H           equ	4033	;# 
   576   000FC2                     T5CON           equ	4034	;# 
   577   000FC2                     TMR5CON         equ	4034	;# 
   578   000FC3                     T5GCON          equ	4035	;# 
   579   000FC3                     TMR5GCON        equ	4035	;# 
   580   000FC4                     T5GATE          equ	4036	;# 
   581   000FC4                     TMR5GATE        equ	4036	;# 
   582   000FC5                     T5CLK           equ	4037	;# 
   583   000FC5                     TMR5CLK         equ	4037	;# 
   584   000FC5                     PR5             equ	4037	;# 
   585   000FC6                     TMR3            equ	4038	;# 
   586   000FC6                     TMR3L           equ	4038	;# 
   587   000FC7                     TMR3H           equ	4039	;# 
   588   000FC8                     T3CON           equ	4040	;# 
   589   000FC8                     TMR3CON         equ	4040	;# 
   590   000FC9                     T3GCON          equ	4041	;# 
   591   000FC9                     TMR3GCON        equ	4041	;# 
   592   000FCA                     T3GATE          equ	4042	;# 
   593   000FCA                     TMR3GATE        equ	4042	;# 
   594   000FCB                     T3CLK           equ	4043	;# 
   595   000FCB                     TMR3CLK         equ	4043	;# 
   596   000FCB                     PR3             equ	4043	;# 
   597   000FCC                     TMR1            equ	4044	;# 
   598   000FCC                     TMR1L           equ	4044	;# 
   599   000FCD                     TMR1H           equ	4045	;# 
   600   000FCE                     T1CON           equ	4046	;# 
   601   000FCE                     TMR1CON         equ	4046	;# 
   602   000FCF                     T1GCON          equ	4047	;# 
   603   000FCF                     TMR1GCON        equ	4047	;# 
   604   000FD0                     T1GATE          equ	4048	;# 
   605   000FD0                     TMR1GATE        equ	4048	;# 
   606   000FD1                     T1CLK           equ	4049	;# 
   607   000FD1                     TMR1CLK         equ	4049	;# 
   608   000FD1                     PR1             equ	4049	;# 
   609   000FD2                     TMR0L           equ	4050	;# 
   610   000FD2                     TMR0            equ	4050	;# 
   611   000FD3                     TMR0H           equ	4051	;# 
   612   000FD3                     PR0             equ	4051	;# 
   613   000FD4                     T0CON0          equ	4052	;# 
   614   000FD5                     T0CON1          equ	4053	;# 
   615   000FD6                     PCON1           equ	4054	;# 
   616   000FD7                     PCON0           equ	4055	;# 
   617   000FD8                     STATUS          equ	4056	;# 
   618   000FD9                     FSR2            equ	4057	;# 
   619   000FD9                     FSR2L           equ	4057	;# 
   620   000FDA                     FSR2H           equ	4058	;# 
   621   000FDB                     PLUSW2          equ	4059	;# 
   622   000FDC                     PREINC2         equ	4060	;# 
   623   000FDD                     POSTDEC2        equ	4061	;# 
   624   000FDE                     POSTINC2        equ	4062	;# 
   625   000FDF                     INDF2           equ	4063	;# 
   626   000FE0                     BSR             equ	4064	;# 
   627   000FE1                     FSR1            equ	4065	;# 
   628   000FE1                     FSR1L           equ	4065	;# 
   629   000FE2                     FSR1H           equ	4066	;# 
   630   000FE3                     PLUSW1          equ	4067	;# 
   631   000FE4                     PREINC1         equ	4068	;# 
   632   000FE5                     POSTDEC1        equ	4069	;# 
   633   000FE6                     POSTINC1        equ	4070	;# 
   634   000FE7                     INDF1           equ	4071	;# 
   635   000FE8                     WREG            equ	4072	;# 
   636   000FE9                     FSR0            equ	4073	;# 
   637   000FE9                     FSR0L           equ	4073	;# 
   638   000FEA                     FSR0H           equ	4074	;# 
   639   000FEB                     PLUSW0          equ	4075	;# 
   640   000FEC                     PREINC0         equ	4076	;# 
   641   000FED                     POSTDEC0        equ	4077	;# 
   642   000FEE                     POSTINC0        equ	4078	;# 
   643   000FEF                     INDF0           equ	4079	;# 
   644   000FF2                     INTCON          equ	4082	;# 
   645   000FF3                     PROD            equ	4083	;# 
   646   000FF3                     PRODL           equ	4083	;# 
   647   000FF4                     PRODH           equ	4084	;# 
   648   000FF5                     TABLAT          equ	4085	;# 
   649   000FF6                     TBLPTR          equ	4086	;# 
   650   000FF6                     TBLPTRL         equ	4086	;# 
   651   000FF7                     TBLPTRH         equ	4087	;# 
   652   000FF8                     TBLPTRU         equ	4088	;# 
   653   000FF9                     PCLAT           equ	4089	;# 
   654   000FF9                     PCL             equ	4089	;# 
   655   000FFA                     PCLATH          equ	4090	;# 
   656   000FFB                     PCLATU          equ	4091	;# 
   657   000FFC                     STKPTR          equ	4092	;# 
   658   000FFD                     TOS             equ	4093	;# 
   659   000FFD                     TOSL            equ	4093	;# 
   660   000FFE                     TOSH            equ	4094	;# 
   661   000FFF                     TOSU            equ	4095	;# 
   662   000EB5                     _IPR0bits       set	3765
   663   000EC5                     _PIR0bits       set	3781
   664   000EBD                     _PIE0bits       set	3773
   665   000E9C                     _INT0PPS        set	3740
   666   000ED7                     _OSCEN          set	3799
   667   000ED9                     _OSCFRQ         set	3801
   668   000ED3                     _OSCCON1        set	3795
   669   000F13                     _WPUBbits       set	3859
   670   000F14                     _ANSELBbits     set	3860
   671   000F0C                     _ANSELAbits     set	3852
   672   000FD2                     _TMR0L          set	4050
   673   000FD3                     _TMR0H          set	4051
   674   000F82                     _LATAbits       set	3970
   675   000F8C                     _PORTAbits      set	3980
   676   000FF2                     _INTCONbits     set	4082
   677   000FD5                     _T0CON1         set	4053
   678   000FD4                     _T0CON0         set	4052
   679   000F88                     _TRISBbits      set	3976
   680   000F87                     _TRISAbits      set	3975
   681                           
   682                           ; #config settings
   683                           
   684                           	psect	cinit
   685   00106A                     __pcinit:
   686                           	callstack 0
   687   00106A                     start_initialization:
   688                           	callstack 0
   689   00106A                     __initialization:
   690                           	callstack 0
   691                           
   692                           ; Clear objects allocated to COMRAM (1 bytes)
   693   00106A  6A05               	clrf	__pbssCOMRAM& (0+255),c
   694   00106C                     end_of_initialization:
   695                           	callstack 0
   696   00106C                     __end_of__initialization:
   697                           	callstack 0
   698   00106C  9001               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
   699   00106E  9201               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   700   001070  0100               	movlb	0
   701   001072  EF3B  F008         	goto	_main	;jump to C main() function
   702                           
   703                           	psect	bssCOMRAM
   704   000005                     __pbssCOMRAM:
   705                           	callstack 0
   706   000005                     _diuty:
   707                           	callstack 0
   708   000005                     	ds	1
   709                           
   710                           	psect	cstackCOMRAM
   711   000002                     __pcstackCOMRAM:
   712                           	callstack 0
   713   000002                     ??_INT0_ISR:
   714                           
   715                           ; 1 bytes @ 0x0
   716   000002                     	ds	3
   717   000005                     
   718                           ; 1 bytes @ 0x3
   719 ;;
   720 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   721 ;;
   722 ;; *************** function _main *****************
   723 ;; Defined at:
   724 ;;		line 42 in file "maincode01.c"
   725 ;; Parameters:    Size  Location     Type
   726 ;;		None
   727 ;; Auto vars:     Size  Location     Type
   728 ;;		None
   729 ;; Return value:  Size  Location     Type
   730 ;;                  1    wreg      void 
   731 ;; Registers used:
   732 ;;		wreg, status,2, cstack
   733 ;; Tracked objects:
   734 ;;		On entry : 0/0
   735 ;;		On exit  : 0/0
   736 ;;		Unchanged: 0/0
   737 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK14
   738 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0
   739 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0
   740 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0
   741 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0
   742 ;;Total ram usage:        0 bytes
   743 ;; Hardware stack levels required when called: 3
   744 ;; This function calls:
   745 ;;		_configuro
   746 ;; This function is called by:
   747 ;;		Startup code after reset
   748 ;; This function uses a non-reentrant model
   749 ;;
   750                           
   751                           	psect	text0
   752   001076                     __ptext0:
   753                           	callstack 0
   754   001076                     _main:
   755                           	callstack 28
   756                           
   757                           ;maincode01.c: 43:     configuro();
   758                           
   759                           ;incstack = 0
   760   001076  EC01  F008         	call	_configuro	;wreg free
   761   00107A                     l48:
   762                           
   763                           ;maincode01.c: 46:     }
   764   00107A  D7FF               	goto	l48
   765   00107C                     __end_of_main:
   766                           	callstack 0
   767                           
   768 ;; *************** function _configuro *****************
   769 ;; Defined at:
   770 ;;		line 14 in file "maincode01.c"
   771 ;; Parameters:    Size  Location     Type
   772 ;;		None
   773 ;; Auto vars:     Size  Location     Type
   774 ;;		None
   775 ;; Return value:  Size  Location     Type
   776 ;;                  1    wreg      void 
   777 ;; Registers used:
   778 ;;		wreg, status,2
   779 ;; Tracked objects:
   780 ;;		On entry : 0/0
   781 ;;		On exit  : 3F/E
   782 ;;		Unchanged: 0/0
   783 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK14
   784 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0
   785 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0
   786 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0
   787 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0
   788 ;;Total ram usage:        0 bytes
   789 ;; Hardware stack levels used: 1
   790 ;; Hardware stack levels required when called: 2
   791 ;; This function calls:
   792 ;;		Nothing
   793 ;; This function is called by:
   794 ;;		_main
   795 ;; This function uses a non-reentrant model
   796 ;;
   797                           
   798                           	psect	text1
   799   001002                     __ptext1:
   800                           	callstack 0
   801   001002                     _configuro:
   802                           	callstack 28
   803                           
   804                           ;maincode01.c: 16:     OSCCON1 = 0x60;
   805                           
   806                           ;incstack = 0
   807   001002  0E60               	movlw	96
   808   001004  010E               	movlb	14	; () banked
   809   001006  6FD3               	movwf	211,b	;volatile
   810                           
   811                           ;maincode01.c: 17:     OSCFRQ = 0x02;
   812   001008  0E02               	movlw	2
   813   00100A  6FD9               	movwf	217,b	;volatile
   814                           
   815                           ;maincode01.c: 18:     OSCEN = 0x40;
   816   00100C  0E40               	movlw	64
   817   00100E  6FD7               	movwf	215,b	;volatile
   818                           
   819                           ; BSR set to: 14
   820                           ;maincode01.c: 20:     TRISAbits.TRISA0 = 0;
   821   001010  9087               	bcf	135,0,c	;volatile
   822                           
   823                           ; BSR set to: 14
   824                           ;maincode01.c: 21:     ANSELAbits.ANSELA0 = 0;
   825   001012  010F               	movlb	15	; () banked
   826   001014  910C               	bcf	12,0,b	;volatile
   827                           
   828                           ; BSR set to: 15
   829                           ;maincode01.c: 22:     TRISBbits.TRISB6 = 1;
   830   001016  8C88               	bsf	136,6,c	;volatile
   831                           
   832                           ; BSR set to: 15
   833                           ;maincode01.c: 23:     ANSELBbits.ANSELB6 = 0;
   834   001018  9D14               	bcf	20,6,b	;volatile
   835                           
   836                           ; BSR set to: 15
   837                           ;maincode01.c: 24:     WPUBbits.WPUB6 = 1;
   838   00101A  8D13               	bsf	19,6,b	;volatile
   839                           
   840                           ;maincode01.c: 26:     INT0PPS = 0x0E;
   841   00101C  0E0E               	movlw	14
   842   00101E  010E               	movlb	14	; () banked
   843   001020  6F9C               	movwf	156,b	;volatile
   844                           
   845                           ;maincode01.c: 28:     T0CON0 = 0x90;
   846   001022  0E90               	movlw	144
   847   001024  6ED4               	movwf	212,c	;volatile
   848                           
   849                           ;maincode01.c: 29:     T0CON1 = 0xC2;
   850   001026  0EC2               	movlw	194
   851   001028  6ED5               	movwf	213,c	;volatile
   852                           
   853                           ; BSR set to: 14
   854                           ;maincode01.c: 31:     PIE0bits.TMR0IE = 1;
   855   00102A  8BBD               	bsf	189,5,b	;volatile
   856                           
   857                           ; BSR set to: 14
   858                           ;maincode01.c: 32:     PIR0bits.TMR0IF = 0;
   859   00102C  9BC5               	bcf	197,5,b	;volatile
   860                           
   861                           ; BSR set to: 14
   862                           ;maincode01.c: 33:     PIE0bits.INT0IE = 1;
   863   00102E  81BD               	bsf	189,0,b	;volatile
   864                           
   865                           ; BSR set to: 14
   866                           ;maincode01.c: 34:     PIR0bits.INT0IF = 0;
   867   001030  91C5               	bcf	197,0,b	;volatile
   868                           
   869                           ; BSR set to: 14
   870                           ;maincode01.c: 35:     INTCONbits.INT0EDG = 0;
   871   001032  90F2               	bcf	242,0,c	;volatile
   872                           
   873                           ; BSR set to: 14
   874                           ;maincode01.c: 36:     IPR0bits.INT0IP = 0;
   875   001034  91B5               	bcf	181,0,b	;volatile
   876                           
   877                           ; BSR set to: 14
   878                           ;maincode01.c: 37:     INTCONbits.IPEN = 1;
   879   001036  8AF2               	bsf	242,5,c	;volatile
   880                           
   881                           ; BSR set to: 14
   882                           ;maincode01.c: 38:     INTCONbits.GIEH = 1;
   883   001038  8EF2               	bsf	242,7,c	;volatile
   884                           
   885                           ; BSR set to: 14
   886                           ;maincode01.c: 39:     INTCONbits.GIEL = 1;
   887   00103A  8CF2               	bsf	242,6,c	;volatile
   888                           
   889                           ; BSR set to: 14
   890   00103C  0012               	return		;funcret
   891   00103E                     __end_of_configuro:
   892                           	callstack 0
   893                           
   894 ;; *************** function _INT0_ISR *****************
   895 ;; Defined at:
   896 ;;		line 75 in file "maincode01.c"
   897 ;; Parameters:    Size  Location     Type
   898 ;;		None
   899 ;; Auto vars:     Size  Location     Type
   900 ;;		None
   901 ;; Return value:  Size  Location     Type
   902 ;;                  1    wreg      void 
   903 ;; Registers used:
   904 ;;		wreg, status,2
   905 ;; Tracked objects:
   906 ;;		On entry : 0/0
   907 ;;		On exit  : 3F/E
   908 ;;		Unchanged: 0/0
   909 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK14
   910 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0
   911 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0
   912 ;;      Temps:          3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0
   913 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0
   914 ;;Total ram usage:        3 bytes
   915 ;; Hardware stack levels used: 1
   916 ;; Hardware stack levels required when called: 1
   917 ;; This function calls:
   918 ;;		Nothing
   919 ;; This function is called by:
   920 ;;		Interrupt level 1
   921 ;; This function uses a non-reentrant model
   922 ;;
   923                           
   924                           	psect	intcodelo
   925   000018                     __pintcodelo:
   926                           	callstack 0
   927   000018                     _INT0_ISR:
   928                           	callstack 28
   929                           
   930                           ; BSR set to: 14
   931                           ;incstack = 0
   932   000018  8001               	bsf	1,0,c	;set compiler interrupt flag (level 1)
   933   00001A  CFD8 F002          	movff	status,??_INT0_ISR
   934   00001E  CFE8 F003          	movff	wreg,??_INT0_ISR+1
   935   000022  CFE0 F004          	movff	bsr,??_INT0_ISR+2
   936                           
   937                           ;maincode01.c: 76:     PIR0bits.INT0IF = 0;
   938   000026  010E               	movlb	14	; () banked
   939   000028  91C5               	bcf	197,0,b	;volatile
   940                           
   941                           ; BSR set to: 14
   942                           ;maincode01.c: 77:     if(diuty == 0){
   943   00002A  5005               	movf	_diuty^0,w,c
   944   00002C  A4D8               	btfss	status,2,c
   945   00002E  D003               	goto	i1l67
   946                           
   947                           ; BSR set to: 14
   948                           ;maincode01.c: 78:         diuty = 1;
   949   000030  0E01               	movlw	1
   950   000032  6E05               	movwf	_diuty^0,c
   951                           
   952                           ;maincode01.c: 79:     }
   953   000034  D001               	goto	i1l69
   954   000036                     i1l67:
   955                           
   956                           ; BSR set to: 14
   957                           ;maincode01.c: 81:         diuty = 0;
   958   000036  6A05               	clrf	_diuty^0,c
   959   000038                     i1l69:
   960                           
   961                           ; BSR set to: 14
   962   000038  C004  FFE0         	movff	??_INT0_ISR+2,bsr
   963   00003C  C003  FFE8         	movff	??_INT0_ISR+1,wreg
   964   000040  C002  FFD8         	movff	??_INT0_ISR,status
   965   000044  9001               	bcf	1,0,c	;clear compiler interrupt flag (level 1)
   966   000046  0010               	retfie	
   967   000048                     __end_of_INT0_ISR:
   968                           	callstack 0
   969                           
   970 ;; *************** function _TMR0_ISR *****************
   971 ;; Defined at:
   972 ;;		line 49 in file "maincode01.c"
   973 ;; Parameters:    Size  Location     Type
   974 ;;		None
   975 ;; Auto vars:     Size  Location     Type
   976 ;;		None
   977 ;; Return value:  Size  Location     Type
   978 ;;                  1    wreg      void 
   979 ;; Registers used:
   980 ;;		wreg, status,2
   981 ;; Tracked objects:
   982 ;;		On entry : 0/0
   983 ;;		On exit  : 3F/E
   984 ;;		Unchanged: 0/0
   985 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK14
   986 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0
   987 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0
   988 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0
   989 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0
   990 ;;Total ram usage:        0 bytes
   991 ;; Hardware stack levels used: 1
   992 ;; This function calls:
   993 ;;		Nothing
   994 ;; This function is called by:
   995 ;;		Interrupt level 2
   996 ;; This function uses a non-reentrant model
   997 ;;
   998                           
   999                           	psect	intcode
  1000   000008                     __pintcode:
  1001                           	callstack 0
  1002   000008                     _TMR0_ISR:
  1003                           	callstack 28
  1004                           
  1005                           ; BSR set to: 14
  1006                           ;incstack = 0
  1007   000008  8201               	bsf	1,1,c	;set compiler interrupt flag (level 2)
  1008   00000A  EF1F  F008         	goto	int_func
  1009                           
  1010                           	psect	intcode_body
  1011   00103E                     __pintcode_body:
  1012                           	callstack 28
  1013   00103E                     int_func:
  1014                           	callstack 28
  1015                           
  1016                           ;maincode01.c: 50:     PIR0bits.TMR0IF = 0;
  1017   00103E  010E               	movlb	14	; () banked
  1018   001040  9BC5               	bcf	197,5,b	;volatile
  1019                           
  1020                           ;maincode01.c: 51:     if(PORTAbits.RA0 == 1){
  1021   001042  A08C               	btfss	140,0,c	;volatile
  1022   001044  D00B               	goto	i2l56
  1023                           
  1024                           ; BSR set to: 14
  1025                           ;maincode01.c: 52:         LATAbits.LATA0 = 0;
  1026   001046  9082               	bcf	130,0,c	;volatile
  1027                           
  1028                           ; BSR set to: 14
  1029                           ;maincode01.c: 53:         if(diuty == 0){
  1030   001048  5005               	movf	_diuty^0,w,c
  1031   00104A  A4D8               	btfss	status,2,c
  1032   00104C  D003               	goto	i2l57
  1033   00104E                     i2u2_40:
  1034                           
  1035                           ; BSR set to: 14
  1036                           ;maincode01.c: 54:             TMR0H = 0xFF;
  1037   00104E  68D3               	setf	211,c	;volatile
  1038                           
  1039                           ; BSR set to: 14
  1040                           ;maincode01.c: 55:             TMR0L = 0xA8;
  1041   001050  0EA8               	movlw	168
  1042   001052  D002               	goto	L1
  1043   001054                     i2l57:
  1044                           
  1045                           ; BSR set to: 14
  1046                           ;maincode01.c: 58:             TMR0H = 0xFF;
  1047   001054  68D3               	setf	211,c	;volatile
  1048                           
  1049                           ; BSR set to: 14
  1050                           ;maincode01.c: 59:             TMR0L = 0xDB;
  1051   001056  0EDB               	movlw	219
  1052   001058                     L1:
  1053   001058  6ED2               	movwf	210,c	;volatile
  1054   00105A  D005               	goto	i2l62
  1055   00105C                     i2l56:
  1056                           
  1057                           ; BSR set to: 14
  1058                           ;maincode01.c: 63:         LATAbits.LATA0 = 1;
  1059   00105C  8082               	bsf	130,0,c	;volatile
  1060                           
  1061                           ; BSR set to: 14
  1062                           ;maincode01.c: 64:         if(diuty == 0){
  1063   00105E  5005               	movf	_diuty^0,w,c
  1064   001060  B4D8               	btfsc	status,2,c
  1065   001062  D7F8               	goto	i2l57
  1066   001064  D7F4               	goto	i2u2_40
  1067   001066                     i2l62:
  1068                           
  1069                           ; BSR set to: 14
  1070   001066  9201               	bcf	1,1,c	;clear compiler interrupt flag (level 2)
  1071   001068  0011               	retfie		f
  1072   00106A                     __end_of_TMR0_ISR:
  1073                           	callstack 0
  1074                           
  1075                           	psect	smallconst
  1076   001000                     __psmallconst:
  1077                           	callstack 0
  1078   001000  00                 	db	0
  1079   001001  00                 	db	0	; dummy byte at the end
  1080   001000                     __smallconst    set	__psmallconst
  1081   001000                     __mediumconst   set	__psmallconst
  1082   000000                     __activetblptr  equ	0
  1083                           
  1084                           	psect	rparam
  1085   000001                     ___rparam_used  equ	1
  1086   000000                     ___param_bank   equ	0
  1087   000000                     __Lparam        equ	__Lrparam
  1088   000000                     __Hparam        equ	__Hrparam
  1089   000001                     btemp           set	1	;btemp
  1090   000001                     int$flags       set	1
  1091   000001                     btemp0          set	1
  1092   000002                     btemp1          set	2
  1093                           
  1094                           	psect	config
  1095                           
  1096                           ;Config register CONFIG1L @ 0x300000
  1097                           ;	External Oscillator mode Selection bits
  1098                           ;	FEXTOSC = OFF, Oscillator not enabled
  1099                           ;	Power-up default value for COSC bits
  1100                           ;	RSTOSC = HFINTOSC_1MHZ, HFINTOSC with HFFRQ = 4 MHz and CDIV = 4:1
  1101   300000                     	org	3145728
  1102   300000  EC                 	db	236
  1103                           
  1104                           ;Config register CONFIG1H @ 0x300001
  1105                           ;	Clock Out Enable bit
  1106                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
  1107                           ;	Clock Switch Enable bit
  1108                           ;	CSWEN = ON, Writing to NOSC and NDIV is allowed
  1109                           ;	Fail-Safe Clock Monitor Enable bit
  1110                           ;	FCMEN = ON, Fail-Safe Clock Monitor enabled
  1111   300001                     	org	3145729
  1112   300001  FF                 	db	255
  1113                           
  1114                           ;Config register CONFIG2L @ 0x300002
  1115                           ;	Master Clear Enable bit
  1116                           ;	MCLRE = EXTMCLR, MCLR pin (RE3) is MCLR
  1117                           ;	Power-up Timer Enable bit
  1118                           ;	PWRTE = ON, Power up timer enabled
  1119                           ;	Low-power BOR enable bit
  1120                           ;	LPBOREN = OFF, Low power BOR is disabled
  1121                           ;	Brown-out Reset Enable bits
  1122                           ;	BOREN = OFF, Brown-out Reset disabled
  1123   300002                     	org	3145730
  1124   300002  3D                 	db	61
  1125                           
  1126                           ;Config register CONFIG2H @ 0x300003
  1127                           ;	Brown Out Reset Voltage selection bits
  1128                           ;	BORV = VBOR_190, Brown-out Reset Voltage (VBOR) set to 1.90V
  1129                           ;	ZCD Disable bit
  1130                           ;	ZCD = OFF, ZCD disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCDCON
  1131                           ;	PPSLOCK bit One-Way Set Enable bit
  1132                           ;	PPS1WAY = ON, PPSLOCK bit can be cleared and set only once; PPS registers remain locke
      +                          d after one clear/set cycle
  1133                           ;	Stack Full/Underflow Reset Enable bit
  1134                           ;	STVREN = ON, Stack full/underflow will cause Reset
  1135                           ;	Extended Instruction Set Enable bit
  1136                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
  1137   300003                     	org	3145731
  1138   300003  FF                 	db	255
  1139                           
  1140                           ;Config register CONFIG3L @ 0x300004
  1141                           ;	WDT Period Select bits
  1142                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
  1143                           ;	WDT operating mode
  1144                           ;	WDTE = OFF, WDT Disabled
  1145   300004                     	org	3145732
  1146   300004  9F                 	db	159
  1147                           
  1148                           ;Config register CONFIG3H @ 0x300005
  1149                           ;	WDT Window Select bits
  1150                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
  1151                           ;	WDT input clock selector
  1152                           ;	WDTCCS = SC, Software Control
  1153   300005                     	org	3145733
  1154   300005  FF                 	db	255
  1155                           
  1156                           ;Config register CONFIG4L @ 0x300006
  1157                           ;	Write Protection Block 0
  1158                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
  1159                           ;	Write Protection Block 1
  1160                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
  1161                           ;	Write Protection Block 2
  1162                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
  1163                           ;	Write Protection Block 3
  1164                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
  1165                           ;	Write Protection Block 4
  1166                           ;	WRT4 = OFF, Block 4 (010000-013FFFh) not write-protected
  1167                           ;	Write Protection Block 5
  1168                           ;	WRT5 = OFF, Block 5 (014000-017FFFh) not write-protected
  1169                           ;	Write Protection Block 6
  1170                           ;	WRT6 = OFF, Block 6 (018000-01BFFFh) not write-protected
  1171                           ;	Write Protection Block 7
  1172                           ;	WRT7 = OFF, Block 7 (01C000-01FFFFh) not write-protected
  1173   300006                     	org	3145734
  1174   300006  FF                 	db	255
  1175                           
  1176                           ;Config register CONFIG4H @ 0x300007
  1177                           ;	Configuration Register Write Protection bit
  1178                           ;	WRTC = OFF, Configuration registers (300000-30000Bh) not write-protected
  1179                           ;	Boot Block Write Protection bit
  1180                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
  1181                           ;	Data EEPROM Write Protection bit
  1182                           ;	WRTD = OFF, Data EEPROM not write-protected
  1183                           ;	Scanner Enable bit
  1184                           ;	SCANE = ON, Scanner module is available for use, SCANMD bit can control the module
  1185                           ;	Low Voltage Programming Enable bit
  1186                           ;	LVP = OFF, HV on MCLR/VPP must be used for programming
  1187   300007                     	org	3145735
  1188   300007  DF                 	db	223
  1189                           
  1190                           ;Config register CONFIG5L @ 0x300008
  1191                           ;	UserNVM Program Memory Code Protection bit
  1192                           ;	CP = OFF, UserNVM code protection disabled
  1193                           ;	DataNVM Memory Code Protection bit
  1194                           ;	CPD = OFF, DataNVM code protection disabled
  1195   300008                     	org	3145736
  1196   300008  FF                 	db	255
  1197                           
  1198                           ;Config register CONFIG5H @ 0x300009
  1199                           ;	unspecified, using default values
  1200   300009                     	org	3145737
  1201   300009  FF                 	db	255
  1202                           
  1203                           ;Config register CONFIG6L @ 0x30000A
  1204                           ;	Table Read Protection Block 0
  1205                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
  1206                           ;	Table Read Protection Block 1
  1207                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
  1208                           ;	Table Read Protection Block 2
  1209                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
  1210                           ;	Table Read Protection Block 3
  1211                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
  1212                           ;	Table Read Protection Block 4
  1213                           ;	EBTR4 = OFF, Block 4 (010000-013FFFh) not protected from table reads executed in other
      +                           blocks
  1214                           ;	Table Read Protection Block 5
  1215                           ;	EBTR5 = OFF, Block 5 (014000-017FFFh) not protected from table reads executed in other
      +                           blocks
  1216                           ;	Table Read Protection Block 6
  1217                           ;	EBTR6 = OFF, Block 6 (018000-01BFFFh) not protected from table reads executed in other
      +                           blocks
  1218                           ;	Table Read Protection Block 7
  1219                           ;	EBTR7 = OFF, Block 7 (01C000-01FFFFh) not protected from table reads executed in other
      +                           blocks
  1220   30000A                     	org	3145738
  1221   30000A  FF                 	db	255
  1222                           
  1223                           ;Config register CONFIG6H @ 0x30000B
  1224                           ;	Boot Block Table Read Protection bit
  1225                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
  1226   30000B                     	org	3145739
  1227   30000B  FF                 	db	255
  1228                           tosu	equ	0xFFF
  1229                           tosh	equ	0xFFE
  1230                           tosl	equ	0xFFD
  1231                           stkptr	equ	0xFFC
  1232                           pclatu	equ	0xFFB
  1233                           pclath	equ	0xFFA
  1234                           pcl	equ	0xFF9
  1235                           tblptru	equ	0xFF8
  1236                           tblptrh	equ	0xFF7
  1237                           tblptrl	equ	0xFF6
  1238                           tablat	equ	0xFF5
  1239                           prodh	equ	0xFF4
  1240                           prodl	equ	0xFF3
  1241                           indf0	equ	0xFEF
  1242                           postinc0	equ	0xFEE
  1243                           postdec0	equ	0xFED
  1244                           preinc0	equ	0xFEC
  1245                           plusw0	equ	0xFEB
  1246                           fsr0h	equ	0xFEA
  1247                           fsr0l	equ	0xFE9
  1248                           wreg	equ	0xFE8
  1249                           indf1	equ	0xFE7
  1250                           postinc1	equ	0xFE6
  1251                           postdec1	equ	0xFE5
  1252                           preinc1	equ	0xFE4
  1253                           plusw1	equ	0xFE3
  1254                           fsr1h	equ	0xFE2
  1255                           fsr1l	equ	0xFE1
  1256                           bsr	equ	0xFE0
  1257                           indf2	equ	0xFDF
  1258                           postinc2	equ	0xFDE
  1259                           postdec2	equ	0xFDD
  1260                           preinc2	equ	0xFDC
  1261                           plusw2	equ	0xFDB
  1262                           fsr2h	equ	0xFDA
  1263                           fsr2l	equ	0xFD9
  1264                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         1
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           94      3       4
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK14           31      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _INT0_ISR in COMRAM

    None.

Critical Paths under _TMR0_ISR in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _INT0_ISR in BANK0

    None.

Critical Paths under _TMR0_ISR in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _INT0_ISR in BANK1

    None.

Critical Paths under _TMR0_ISR in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _INT0_ISR in BANK2

    None.

Critical Paths under _TMR0_ISR in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _INT0_ISR in BANK3

    None.

Critical Paths under _TMR0_ISR in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _INT0_ISR in BANK4

    None.

Critical Paths under _TMR0_ISR in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _INT0_ISR in BANK5

    None.

Critical Paths under _TMR0_ISR in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _INT0_ISR in BANK6

    None.

Critical Paths under _TMR0_ISR in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _INT0_ISR in BANK7

    None.

Critical Paths under _TMR0_ISR in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _INT0_ISR in BANK8

    None.

Critical Paths under _TMR0_ISR in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _INT0_ISR in BANK9

    None.

Critical Paths under _TMR0_ISR in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _INT0_ISR in BANK10

    None.

Critical Paths under _TMR0_ISR in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _INT0_ISR in BANK11

    None.

Critical Paths under _TMR0_ISR in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _INT0_ISR in BANK12

    None.

Critical Paths under _TMR0_ISR in BANK12

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _INT0_ISR in BANK14

    None.

Critical Paths under _TMR0_ISR in BANK14

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                          _configuro
 ---------------------------------------------------------------------------------
 (1) _configuro                                            0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (2) _INT0_ISR                                             3     3      0       0
                                              0 COMRAM     3     3      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (3) _TMR0_ISR                                             0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 3
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _configuro

 _INT0_ISR (ROOT)

 _TMR0_ISR (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BIGRAM            3327      0       0      0.0%
BITBIGSFR          256      0       0      0.0%
BITBANK12          256      0       0      0.0%
BANK12             256      0       0      0.0%
BITBANK11          256      0       0      0.0%
BANK11             256      0       0      0.0%
BITBANK10          256      0       0      0.0%
BANK10             256      0       0      0.0%
BITBANK9           256      0       0      0.0%
BANK9              256      0       0      0.0%
BITBANK8           256      0       0      0.0%
BANK8              256      0       0      0.0%
BITBANK7           256      0       0      0.0%
BANK7              256      0       0      0.0%
BITBANK6           256      0       0      0.0%
BANK6              256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BANK5              256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BANK4              256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BANK3              256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BANK2              256      0       0      0.0%
BITBANK1           256      0       0      0.0%
BANK1              256      0       0      0.0%
BITBIGSFR_1lh      170      0       0      0.0%
BITBANK0           160      0       0      0.0%
BANK0              160      0       0      0.0%
BITBIGSFR_1h       125      0       0      0.0%
BITBIGSFR_1llll    125      0       0      0.0%
BITCOMRAM           94      0       0      0.0%
COMRAM              94      3       4      4.3%
BITBIGSFR_1lllh     32      0       0      0.0%
BITBANK14           31      0       0      0.0%
BANK14              31      0       0      0.0%
BIGRAM_1            31      0       0      0.0%
BITBIGSFR_1llh      25      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       4      0.0%


Microchip Technology PIC18 Macro Assembler V3.10 build 20250813170317 
Symbol Table                                                                                   Thu Feb 12 21:03:32 2026

                     l48 107A                       bsr 0FE0                      wreg 0FE8  
                   i1l67 0036                     i1l69 0038                     i2l62 1066  
                   i2l56 105C                     i2l57 1054                     _main 1076  
                   btemp 0001                     start 0048             ___param_bank 0000  
       __end_of_INT0_ISR 0048                    ?_main 0002                    _OSCEN 0ED7  
                  _TMR0H 0FD3                    _TMR0L 0FD2         __end_of_TMR0_ISR 106A  
                  _diuty 0005                    btemp0 0001                    btemp1 0002  
                  status 0FD8          __initialization 106A             __end_of_main 107C  
                 ??_main 0005            __activetblptr 0000                   _T0CON0 0FD4  
                 _T0CON1 0FD5                   _OSCFRQ 0ED9                   i2u2_40 104E  
                 isa$std 0001             __mediumconst 1000               __accesstop 0060  
__end_of__initialization 106C                ?_INT0_ISR 0002            ___rparam_used 0001  
         __pcstackCOMRAM 0002                ?_TMR0_ISR 0002               ??_INT0_ISR 0002  
             ??_TMR0_ISR 0002                  _INT0PPS 0E9C                  _OSCCON1 0ED3  
                __Hparam 0000                  __Lparam 0000        __end_of_configuro 103E  
           __psmallconst 1000                  __pcinit 106A                  __ramtop 1000  
                __ptext0 1076                  __ptext1 1002           __pintcode_body 103E  
   end_of_initialization 106C                  int_func 103E                _PORTAbits 0F8C  
              _TRISAbits 0F87                _TRISBbits 0F88      start_initialization 106A  
            __pbssCOMRAM 0005                __pintcode 0008              __pintcodelo 0018  
              _configuro 1002              __smallconst 1000                 _INT0_ISR 0018  
               _LATAbits 0F82                 _IPR0bits 0EB5                 _PIE0bits 0EBD  
               _PIR0bits 0EC5                 _TMR0_ISR 0008               ?_configuro 0002  
               _WPUBbits 0F13                 __Hrparam 0000                 __Lrparam 0000  
             _ANSELAbits 0F0C               _ANSELBbits 0F14                 isa$xinst 0000  
               int$flags 0001              ??_configuro 0005               _INTCONbits 0FF2  
               intlevel1 0000                 intlevel2 0000  
