circuit NullPrefetcher :
  module NullPrefetcher : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip mshr_avail : UInt<1>, flip req_val : UInt<1>, flip req_addr : UInt<40>, flip req_coh : {state : UInt<2>}, prefetch : {flip ready : UInt<1>, valid : UInt<1>, bits : {uop : {uopc : UInt<7>, inst : UInt<32>, debug_inst : UInt<32>, is_rvc : UInt<1>, debug_pc : UInt<40>, iq_type : UInt<3>, fu_code : UInt<10>, ctrl : {br_type : UInt<4>, op1_sel : UInt<2>, op2_sel : UInt<3>, imm_sel : UInt<3>, op_fcn : UInt<4>, fcn_dw : UInt<1>, csr_cmd : UInt<3>, is_load : UInt<1>, is_sta : UInt<1>, is_std : UInt<1>}, iw_state : UInt<2>, iw_p1_poisoned : UInt<1>, iw_p2_poisoned : UInt<1>, is_br : UInt<1>, is_jalr : UInt<1>, is_jal : UInt<1>, is_sfb : UInt<1>, br_mask : UInt<8>, br_tag : UInt<3>, ftq_idx : UInt<4>, edge_inst : UInt<1>, pc_lob : UInt<6>, taken : UInt<1>, imm_packed : UInt<20>, csr_addr : UInt<12>, rob_idx : UInt<5>, ldq_idx : UInt<3>, stq_idx : UInt<3>, rxq_idx : UInt<2>, pdst : UInt<6>, prs1 : UInt<6>, prs2 : UInt<6>, prs3 : UInt<6>, ppred : UInt<4>, prs1_busy : UInt<1>, prs2_busy : UInt<1>, prs3_busy : UInt<1>, ppred_busy : UInt<1>, stale_pdst : UInt<6>, exception : UInt<1>, exc_cause : UInt<64>, bypassable : UInt<1>, mem_cmd : UInt<5>, mem_size : UInt<2>, mem_signed : UInt<1>, is_fence : UInt<1>, is_fencei : UInt<1>, is_amo : UInt<1>, uses_ldq : UInt<1>, uses_stq : UInt<1>, is_sys_pc2epc : UInt<1>, is_unique : UInt<1>, flush_on_commit : UInt<1>, ldst_is_rs1 : UInt<1>, ldst : UInt<6>, lrs1 : UInt<6>, lrs2 : UInt<6>, lrs3 : UInt<6>, ldst_val : UInt<1>, dst_rtype : UInt<2>, lrs1_rtype : UInt<2>, lrs2_rtype : UInt<2>, frs3_en : UInt<1>, fp_val : UInt<1>, fp_single : UInt<1>, xcpt_pf_if : UInt<1>, xcpt_ae_if : UInt<1>, xcpt_ma_if : UInt<1>, bp_debug_if : UInt<1>, bp_xcpt_if : UInt<1>, debug_fsrc : UInt<2>, debug_tsrc : UInt<2>}, addr : UInt<40>, data : UInt<64>, is_hella : UInt<1>}}}
    
    clock is invalid
    reset is invalid
    io is invalid
    io.prefetch.valid <= UInt<1>("h00") @[prefetcher.scala 41:21]
    io.prefetch.bits.is_hella is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.data is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.addr is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.debug_tsrc is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.debug_fsrc is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.bp_xcpt_if is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.bp_debug_if is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.xcpt_ma_if is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.xcpt_ae_if is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.xcpt_pf_if is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.fp_single is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.fp_val is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.frs3_en is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.lrs2_rtype is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.lrs1_rtype is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.dst_rtype is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.ldst_val is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.lrs3 is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.lrs2 is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.lrs1 is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.ldst is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.ldst_is_rs1 is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.flush_on_commit is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.is_unique is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.is_sys_pc2epc is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.uses_stq is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.uses_ldq is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.is_amo is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.is_fencei is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.is_fence is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.mem_signed is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.mem_size is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.mem_cmd is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.bypassable is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.exc_cause is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.exception is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.stale_pdst is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.ppred_busy is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.prs3_busy is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.prs2_busy is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.prs1_busy is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.ppred is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.prs3 is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.prs2 is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.prs1 is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.pdst is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.rxq_idx is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.stq_idx is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.ldq_idx is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.rob_idx is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.csr_addr is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.imm_packed is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.taken is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.pc_lob is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.edge_inst is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.ftq_idx is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.br_tag is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.br_mask is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.is_sfb is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.is_jal is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.is_jalr is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.is_br is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.iw_p2_poisoned is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.iw_p1_poisoned is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.iw_state is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.ctrl.is_std is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.ctrl.is_sta is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.ctrl.is_load is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.ctrl.csr_cmd is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.ctrl.fcn_dw is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.ctrl.op_fcn is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.ctrl.imm_sel is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.ctrl.op2_sel is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.ctrl.op1_sel is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.ctrl.br_type is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.fu_code is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.iq_type is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.debug_pc is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.is_rvc is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.debug_inst is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.inst is invalid @[prefetcher.scala 42:21]
    io.prefetch.bits.uop.uopc is invalid @[prefetcher.scala 42:21]
    
