Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win32.o/xelab.exe -wto 1638aecda9aa48bdabfd6ca130f522bc --debug typical --relax -L xil_defaultlib -L secureip --snapshot test_qpskk_behav xil_defaultlib.test_qpskk -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] modulator remains a black-box since it has no binding entity [../../../../test_qpskk.vhd:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling architecture behavior of entity xil_defaultlib.test_qpskk
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_qpskk_behav
