

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>External Registers</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="IDesignSpec,IDS-NG">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="External Registers">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="External Registers" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="ExternalRegisters"
		  data-hnd-context="71"
		  data-hnd-title="External Registers"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="Customcodeoutput.html">Custom code output</a></li><li><a href="SpecificationCreation.html">Specification Creation</a></li><li><a href="Registers.html">Registers</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="Registers.html" title="Registers" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="Bitbyteenabledaddressing.html" title="Bit/byte enabled addressing" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="ExternalRegProperties.html" title="External Reg Properties" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>External Registers</h2>

            <div class="main-content">
                
<p class="rvps2"><span class="rvts14">A user can implement a register/register group manually outside the IDesignSpec™ generated RTL. To indicate such a register or registerGroup the "external" property in the template is set to "true". As a result, IDesignSpec™ creates ports to interface with the external register. See section on "</span><a class="rvts23" href="RTL.html#Hardware%20generated%20by%20IDesignSpec">Hardware generated by IDesignSpec™</a><span class="rvts14">" for more details.</span></p>
<p class="rvps151"><a class="rvts423" href="https://www.portal.agnisys.com/dashboard/s/IDesignSpecVideo#creatingrtlmodels" target="_blank">Training Video: Creating RTL Models</a></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts427">Examples:</span></span><span class="rvts0"><span class="rvts427"> &nbsp; &nbsp; &nbsp; &nbsp;</span></span><span class="rvts0"><a class="rvts432" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/external/external.zip">IDS-NG</a></span><span class="rvts0"><span class="rvts427"> &nbsp; &nbsp; &nbsp; &nbsp;</span></span><span class="rvts0"><a class="rvts432" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/external/external.docx">IDS-Word</a></span><span class="rvts0"><span class="rvts427"> &nbsp; &nbsp; &nbsp; &nbsp;</span></span><span class="rvts0"><a class="rvts432" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/external/external.xlsx">IDS-Excel</a></span><span class="rvts0"><span class="rvts427"> &nbsp; &nbsp; &nbsp; &nbsp;</span></span><span class="rvts0"><a class="rvts432" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/external/external.rdl">SystemRDL</a></span><span class="rvts0"><span class="rvts427"> &nbsp; &nbsp; &nbsp; &nbsp;</span></span></h2>
<h2 class="rvps111"><span class="rvts0"><span class="rvts427">IDS-NG Register View</span></span></h2>
<p class="rvps3"><span class="rvts34">IDS Register implemented as External Register</span></p>
<p class="rvps3"><span class="rvts34"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem5249.png"></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts427">IDS-NG Spreadsheet View</span></span></h2>
<p class="rvps3"><span class="rvts34">IDS Register implemented as External Register</span></p>
<p class="rvps3"><span class="rvts34"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem5250.png"></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">Following interface signals are created based on software access, irrespective of hardware access:</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts425">Universal signal for read and write</span></span></h2>
<p class="rvps2"><span class="rvts205"><br/></span></p>
<p class="rvps2"><span class="rvts321">address_out:</span><span class="rvts205"> Write address bus to register with AXI bus and same port is used for Read &amp; write for all other buses due to single channel.</span></p>
<p class="rvps2"><span class="rvts321">raddress_out:</span><span class="rvts205"> Read address bus to register with AXI bus. &nbsp;</span><span class="rvts321">&nbsp;</span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts425">SW Access - Readable only</span></span><span class="rvts0"><span class="rvts426">(Compatible with IDS version 5.14.0 and above)</span></span></h2>
<p class="rvps2"><span class="rvts321"><br/></span></p>
<p class="rvps2"><span class="rvts321">&lt;reg&gt;_rd_valid_out</span><span class="rvts205">: &nbsp;After address decoding read valid signal converted into enable read signal to register.</span></p>
<p class="rvps2"><span class="rvts321">&lt;reg&gt;_rd_ack_in</span><span class="rvts205">: Acknowledge signal from the register to IDS generated register controller.</span></p>
<p class="rvps2"><span class="rvts321">&lt;reg&gt;_rd_data_in</span><span class="rvts205">: Read data bus from register.</span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts425">SW Access - Writable only</span></span><span class="rvts0"><span class="rvts426">(Compatible with IDS version 5.14.0 and above)</span></span></h2>
<p class="rvps2"><span class="rvts205"><br/></span></p>
<p class="rvps2"><span class="rvts321">&nbsp;wr_data_out</span><span class="rvts205">: &nbsp;Write data bus to register(This signal creates a block)</span></p>
<p class="rvps2"><span class="rvts321">&lt;componentName&gt;_wr_valid_out</span><span class="rvts205">: After address decoding write valid signal converted into enable write signal to register.</span></p>
<p class="rvps2"><span class="rvts321">&lt;componentName&gt;_wr_req_in</span><span class="rvts205">: Handshake signal from the register to IDS generated register controller.</span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts425">SW Access - Readable and Writable</span></span></h2>
<p class="rvps2"><span class="rvts321">&nbsp;wr_data_out</span></p>
<p class="rvps2"><span class="rvts321">&lt;reg&gt;_wr_req_in</span></p>
<p class="rvps2"><span class="rvts321">&lt;reg&gt;_wr_valid_out</span></p>
<p class="rvps2"><span class="rvts321">&lt;reg&gt;_rd_ack_in</span></p>
<p class="rvps2"><span class="rvts321">&lt;reg&gt;_rd_data_in</span></p>
<p class="rvps2"><span class="rvts321">&lt;reg&gt;_wr_valid_out</span></p>
<p class="rvps2"><span class="rvts321">&lt;reg&gt;_rd_valid_out</span></p>
<p class="rvps2"><span class="rvts321"><br/></span></p>
<p class="rvps2"><span class="rvts424">Diagram:</span></p>
<p class="rvps2"><span class="rvts424"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 1146px; height : 679px; padding : 1px;" src="lib/NewItem2624.png"></p>
<p class="rvps2"><span class="rvts349"><br/></span></p>
<p class="rvps2"><span class="rvts424">Waveform:</span></p>
<p class="rvps2"><span class="rvts424"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 1198px; height : 234px; padding : 1px;" src="lib/NewItem2622.png"></p>
<p class="rvps2"><span class="rvts321"><br/></span></p>
<p class="rvps2"><span class="rvts205">For more information on how to interface external registers see section </span><a class="rvts23" href="TimingInformation.html">Outputs/Exports-&gt;RTL-&gt;Proprietary-&gt;Timing Information</a></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts126">By</span><a name="Byte_66"></a><span class="rvts126">te access errors for external registers</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts68">A new property has been introduced “external_byte_acc_err” which is used to generate an error signal while accessing the external register when "byte_enable" signal is not equal to 'hF specifically for that register. This error signal should be assigned to the "error" signal that drives the PSLVERR.&nbsp;</span></p>
<p class="rvps12"><span class="rvts68"><br/></span></p>
<p class="rvps12"><span class="rvts429">Example</span><span class="rvts68">: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/external_byte_acc_err/external_byte_acc_err.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/external_byte_acc_err/external_byte_acc_err.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/external_byte_acc_err/external_byte_acc_err.xls">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/external_byte_acc_err/external_byte_acc_err.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 729px; height : 269px; padding : 1px;" src="lib/NewItem5062.png"></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Spreadsheet View:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 624px; height : 181px;" src="lib/NewItem5043.png"></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">property </span><span class="rvts428">external_byte_acc_err</span><span class="rvts370"> { type = boolean; component = reg;};</span></p>
   <p class="rvps2"><span class="rvts370">addrmap block1 {</span></p>
   <p class="rvps2"><span class="rvts370">reg reg1 {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} f1[31:0];</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg1 reg1;</span></p>
   <p class="rvps2"><span class="rvts370">reg reg2 {</span></p>
   <p class="rvps2"><span class="rvts428">external_byte_acc_err</span><span class="rvts370">=true;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} f2[31:0];</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;external&nbsp; reg2 reg2;</span></p>
   <p class="rvps2"><span class="rvts370">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">Generated RTL Output</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps159"><span class="rvts74">&nbsp;</span><span class="rvts370">// REGISTER(EXTERNAL) : REG2 SIGNALS</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; . &nbsp; .</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;wire &nbsp; reg2_wr_req_wire;</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;wire &nbsp; reg2_decode_wire;</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;wire &nbsp; reg2_rd_valid;</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;wire &nbsp; reg2_rd_ack_wire;</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;wire [bus_width-1 : 0] reg2_rd_data;</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;</span><span class="rvts373">&nbsp;wire reg2_error;</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;wire invalid_address_error;</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;wire [bus_width-1 : 0] int_rd_data;</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;wire [bus_width-1 : 0] ext_rd_data;</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;wire external_rd_valid;</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;reg rd_wait_state;</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;wire external_rd_ack;</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;wire external_access;</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;wire external_wr_req;</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">wire external_byte_err;</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps159"><span class="rvts370">&nbsp; &nbsp; </span><span class="rvts373">assign reg2_wr_valid = reg2_decode &amp;&amp; wr_stb &amp;&amp; (byte_enb == 4'hf);</span><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp; &nbsp; assign reg2_rd_valid_out = reg2_rd_valid;</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign reg2_rd_data = reg2_rd_ack_in ? reg2_rd_data_in : 32'b0;</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;</span><span class="rvts373">&nbsp;assign reg2_error = (reg2_decode &amp;&amp; wr_stb &amp;&amp; (byte_enb != 4'hf)) ? 'h1 : 'h0;</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign reg2_decode_wire = reg2_decode;</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps160"><span class="rvts370">. &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps161"><span class="rvts370">assign external_access = (reg2_decode_wire) &amp; (rd_stb | wr_stb); // END external_access</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps161"><span class="rvts373">assign external_byte_err = reg2_error;</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps161"><span class="rvts370">. &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps161"><span class="rvts370">&nbsp;assign rd_data = int_rd_data | ext_rd_data;</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps161"><span class="rvts370">&nbsp;assign invalid_address_error = emptyaddress0_error ;</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps161"><span class="rvts370">&nbsp;</span><span class="rvts373">assign error = external_byte_err | invalid_address_error;</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps161"><span class="rvts370">endmodule</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts389">Suppo</span><a name="Support_70"></a><span class="rvts389">rt of "external_byte_acc_err=true" with "registered=false" property</span></p>
<p class="rvps2"><span class="rvts389"><br/></span></p>
<p class="rvps2"><span class="rvts60">The property </span><span class="rvts68">external_byte_acc_err (It is used to generate an error signal while accessing the external register when "byte_enable" signal is not equal to 'hF specifically for that register) is now supported with the registered=false. This has been shown in the below example.</span></p>
<p class="rvps2"><span class="rvts389"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View:</span></p>
<p class="rvps3"><img alt="" style="width : 591px; height : 254px;" src="lib/NewItem5233.png"></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Spreadsheet View:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 602px; height : 173px;" src="lib/NewItem5232.png"></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">property </span><span class="rvts373">external_byte_acc_err</span><span class="rvts370">{ type = boolean; component = reg;};</span></p>
   <p class="rvps2"><span class="rvts430">property </span><span class="rvts431">registered</span><span class="rvts430"> {type =string; component = reg; };</span></p>
   <p class="rvps2"><span class="rvts370">addrmap block1 {</span></p>
   <p class="rvps2"><span class="rvts370">reg reg1 {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} f1[31:0];</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg1 reg1;</span></p>
   <p class="rvps2"><span class="rvts370">reg reg2 {</span></p>
   <p class="rvps2"><span class="rvts373">registered = "false";</span></p>
   <p class="rvps2"><span class="rvts373">external_byte_acc_err=true;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} f2[31:0];</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg2 reg2;</span></p>
   <p class="rvps2"><span class="rvts370">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">Generated RTL Output</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">&nbsp;. &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;// REGISTER&nbsp; : REG2 SIGNALS</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;wire reg2_decode;&nbsp; &nbsp; &nbsp; &nbsp; // Write Decode</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;wire reg2_wr_valid;&nbsp; &nbsp; &nbsp; &nbsp; // Write Valid</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;wire [63 : 0] reg2_offset;&nbsp; &nbsp; &nbsp; &nbsp; // Offset</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;wire reg2_rd_valid;&nbsp; &nbsp; &nbsp; &nbsp; // Read Valid</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;wire [bus_width-1 : 0] reg2_rd_data;&nbsp; &nbsp; &nbsp; &nbsp; // Read Data</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;wire reg2_error;</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">wire external_byte_err;</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;output reg2_enb; // REGISTER ENABLE</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;wire [31 : 0] reg2_f2_q; // FIELD : f2</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;input [32- 1 : 0] reg2_f2_in;</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;input reg2_f2_in_enb;</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;output [31 : 0] reg2_f2_r;</span><br/><span class="rvts29"><br/></span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">assign reg2_wr_valid = reg2_decode &amp;&amp; wr_stb &amp;&amp; (byte_enb == 4'hf);</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign reg2_offset = block_offset +'h4;</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign reg2_decode = (address[addr_width-1 : 0] ==&nbsp; reg2_offset[addr_width-1 : 0]) ? 1'b1 : 1'b0;</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign reg2_rd_valid = reg2_decode &amp;&amp; rd_stb ;</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign reg2_enb = reg2_wr_valid;</span></p>
   <p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">assign reg2_error = (reg2_decode &amp;&amp; wr_stb &amp;&amp; (byte_enb != 4'hf)) ? 'h1 : 'h0;</span></p>
   <p class="rvps160"><span class="rvts370">. &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps161"><span class="rvts370">&nbsp; &nbsp; assign rd_data_vld = rd_stb;</span></p>
   <p class="rvps161"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign rd_data = reg1_rd_data | reg2_rd_data;</span></p>
   <p class="rvps161"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign request = 1'b1;</span></p>
   <p class="rvps161"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign rd_wait = 1'b1;</span></p>
   <p class="rvps161"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">assign external_byte_err = reg2_error;</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps161"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">assign error = external_byte_err;</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps161"><span class="rvts370">endmodule</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts398"><br/></span></p>
<p class="rvps159"><span class="rvts398">Su</span><a name="Support_74"></a><span class="rvts398">pport for indication of external register in uvm</span></p>
<p class="rvps2"><span class="rvts398"><br/></span></p>
<p class="rvps2"><span class="rvts68">Within IDS, we provide support for both internal and external registers. However, the UVM output does not distinguish between the two types, making it challenging to identify them solely by examining the&nbsp;output. To address this, we have introduced a distinct top-level property called "external_indication=true:&lt;string&gt;" to clearly differentiate between internal and external registers.</span></p>
<p class="rvps2"><span class="rvts68"><br/></span></p>
<p class="rvps2"><span class="rvts433">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/external_indication/external_indication.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/external_indication/external_indication.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/external_indication/external_indication.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/external_indication/external_indication.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts21"><br/></span></p>
<p class="rvps2"><span class="rvts20">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts20"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 693px; height : 295px; padding : 1px;" src="lib/NewItem5381.png"></p>
<p class="rvps2"><span class="rvts20"><br/></span></p>
<p class="rvps2"><span class="rvts20">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts20"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 682px; height : 197px; padding : 1px;" src="lib/NewItem5382.png"></p>
<p class="rvps2"><span class="rvts20"><br/></span></p>
<p class="rvps2"><span class="rvts20">SystemRDL</span></p>
<p class="rvps2"><span class="rvts20"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts415">addrmap block1{</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg reg1{</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field{</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw=rw;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw=rw;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}f1[31:0];</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg reg2{</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field{</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw=rw;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw=rw;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}f2[31:0];</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;external reg1 reg1;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;reg2 reg2;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts20"><br/></span></p>
<p class="rvps2"><span class="rvts20">Command Line</span></p>
<p class="rvps2"><span class="rvts20"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts434">idsbatch sample.rdl -output uvm -dir ids -top_property “external_indication=true:customize_class_name”</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts434"><br/></span></p>
<p class="rvps2"><span class="rvts20">Generated UVM Output</span></p>
<p class="rvps2"><span class="rvts20"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts435">class customize_class_name extends uvm_reg;</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;`uvm_object_utils(customize_class_name)</span></p>
   <p class="rvps2"><span class="rvts71"><br/></span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;function new(string name = "");</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;super.new(name, 32, build_coverage(UVM_NO_COVERAGE));</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;endfunction</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts435">endclass</span></p>
   <p class="rvps2"><span class="rvts415">/*--------------------------------------------------------------Class &nbsp; &nbsp; &nbsp; : block1_reg1</span></p>
   <p class="rvps2"><span class="rvts415">DESCRIPTION:-</span></p>
   <p class="rvps2"><span class="rvts415">--------------------------------------------------------------*/</span></p>
   <p class="rvps2"><span class="rvts415">`ifndef CLASS_block1_reg1</span></p>
   <p class="rvps2"><span class="rvts415">`define CLASS_block1_reg1</span></p>
   <p class="rvps2"><span class="rvts71"><br/></span></p>
   <p class="rvps2"><span class="rvts415">class block1_reg1 extends </span><span class="rvts435">customize_class_name</span><span class="rvts415">;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;`uvm_object_utils(block1_reg1)</span></p>
   <p class="rvps2"><span class="rvts71"><br/></span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;rand uvm_reg_field f1;/**/</span></p>
   <p class="rvps2"><span class="rvts71"><br/></span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;// Function : new</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;function new(string name = "block1_reg1");</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts435">super.new(name);</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;add_coverage(build_coverage(UVM_NO_COVERAGE));</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;endfunction</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;.&nbsp; &nbsp; .&nbsp; &nbsp; .&nbsp; &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;.&nbsp; &nbsp; .&nbsp; &nbsp; .&nbsp; &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;.&nbsp; &nbsp; .&nbsp; &nbsp; .&nbsp; &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts415">/*--------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts415">Class &nbsp; &nbsp; &nbsp; : block1_reg2</span></p>
   <p class="rvps2"><span class="rvts415">DESCRIPTION:-</span></p>
   <p class="rvps2"><span class="rvts415">--------------------------------------------------------------*/</span></p>
   <p class="rvps2"><span class="rvts415">`ifndef CLASS_block1_reg2</span></p>
   <p class="rvps2"><span class="rvts415">`define CLASS_block1_reg2</span></p>
   <p class="rvps2"><span class="rvts415">class block1_reg2 extends uvm_reg;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;`uvm_object_utils(block1_reg2)</span></p>
   <p class="rvps2"><span class="rvts71"><br/></span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;rand uvm_reg_field f2;/**/</span></p>
   <p class="rvps2"><span class="rvts71"></span><br/><span class="rvts71"><br/></span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;// Function : new</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;function new(string name = "block1_reg2");</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;super.new(name, 32, build_coverage(UVM_NO_COVERAGE));</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;add_coverage(build_coverage(UVM_NO_COVERAGE));</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;endfunction</span></p>
   <p class="rvps2"><span class="rvts71"><br/></span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;.&nbsp; &nbsp; .&nbsp; &nbsp; .&nbsp; &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;.&nbsp; &nbsp; .&nbsp; &nbsp; .&nbsp; &nbsp; .&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;.&nbsp; &nbsp; .&nbsp; &nbsp; .&nbsp; &nbsp; .&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">/*--------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts415">Class &nbsp; &nbsp; &nbsp; : block1_block</span></p>
   <p class="rvps2"><span class="rvts415">DESCRIPTION:-</span></p>
   <p class="rvps2"><span class="rvts415">--------------------------------------------------------------*/</span></p>
   <p class="rvps2"><span class="rvts415">`ifndef CLASS_block1_block</span></p>
   <p class="rvps2"><span class="rvts415">`define CLASS_block1_block</span></p>
   <p class="rvps2"><span class="rvts415">class block1_block extends uvm_reg_block;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;`uvm_object_utils(block1_block)</span></p>
   <p class="rvps2"><span class="rvts71"><br/></span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;rand block1_reg1 reg1;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;rand block1_reg2 reg2;</span></p>
   <p class="rvps2"><span class="rvts71"><br/></span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;// Function : new</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;function new(string name = "block1_block");</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;super.new(name, UVM_NO_COVERAGE);</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;endfunction</span></p>
   <p class="rvps2"><span class="rvts71"><br/></span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;// Function : build</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;virtual function void build();</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//define default map and add reg/regfiles</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;default_map= create_map("default_map", 'h0, 4, UVM_BIG_ENDIAN, 1);</span></p>
   <p class="rvps2"><span class="rvts71"><br/></span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//REG1</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg1 = block1_reg1::type_id::create("reg1");</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg1.configure(this, null, "reg1");</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg1.build();</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;default_map.add_reg( reg1, 'h0, "RW");</span></p>
   <p class="rvps2"><span class="rvts71"><br/></span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//REG2</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg2 = block1_reg2::type_id::create("reg2");</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg2.configure(this, null, "reg2");</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg2.build();</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;default_map.add_reg( reg2, 'h4, "RW");</span></p>
   <p class="rvps2"><span class="rvts71"><br/></span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;lock_model();</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;endfunction</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts435">function bit is_external(uvm_reg reg_arg);</span></p>
   <p class="rvps2"><span class="rvts435">Customize_class_name</span><span class="rvts415"> </span><span class="rvts435">eReg;</span></p>
   <p class="rvps2"><span class="rvts435">bit retval;</span></p>
   <p class="rvps2"><span class="rvts435">if($cast(eReg, reg_arg))</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp; &nbsp; retval=1;</span></p>
   <p class="rvps2"><span class="rvts435">else</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp; &nbsp; retval=0;</span></p>
   <p class="rvps2"><span class="rvts435">return retval;</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;endfunction</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">endclass</span></p>
   <p class="rvps2"><span class="rvts415">`endif</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts20"></span><span class="rvts6"></span></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/step-by-step-guides/how-to-convert-a-word-docx-file-to-an-epub-or-kindle-ebook/">Transform Your Word Document into a Professional eBook with HelpNDoc</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

