-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus Prime License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

-- DATE "04/28/2016 17:53:21"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	final_project IS
    PORT (
	CLOCK_50 : IN std_logic;
	SW : IN std_logic_vector(17 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	HEX6 : OUT std_logic_vector(6 DOWNTO 0);
	HEX7 : OUT std_logic_vector(6 DOWNTO 0);
	LEDG : OUT std_logic_vector(7 DOWNTO 0);
	LEDR : OUT std_logic_vector(17 DOWNTO 0);
	VGA_R : OUT std_logic_vector(7 DOWNTO 0);
	VGA_G : OUT std_logic_vector(7 DOWNTO 0);
	VGA_B : OUT std_logic_vector(7 DOWNTO 0);
	VGA_CLK : OUT std_logic;
	VGA_BLANK_N : OUT std_logic;
	VGA_SYNC_N : OUT std_logic;
	VGA_HS : OUT std_logic;
	VGA_VS : OUT std_logic;
	DRAM_ADDR : OUT std_logic_vector(12 DOWNTO 0);
	DRAM_BA : OUT std_logic_vector(1 DOWNTO 0);
	DRAM_CAS_N : OUT std_logic;
	DRAM_CKE : OUT std_logic;
	DRAM_CS_N : OUT std_logic;
	DRAM_DQ : INOUT std_logic_vector(31 DOWNTO 0);
	DRAM_DQM : OUT std_logic_vector(3 DOWNTO 0);
	DRAM_RAS_N : OUT std_logic;
	DRAM_WE_N : OUT std_logic;
	DRAM_CLK : OUT std_logic;
	SRAM_DQ : INOUT std_logic_vector(15 DOWNTO 0);
	SRAM_ADDR : OUT std_logic_vector(19 DOWNTO 0);
	SRAM_LB_N : OUT std_logic;
	SRAM_UB_N : OUT std_logic;
	SRAM_CE_N : OUT std_logic;
	SRAM_OE_N : OUT std_logic;
	SRAM_WE_N : OUT std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	TD_CLK27 : IN std_logic;
	TD_RESET_N : IN std_logic
	);
END final_project;

-- Design Ports Information
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[0]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[1]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[2]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[3]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[4]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[5]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[6]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[7]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[8]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[9]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[10]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[11]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[12]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_BA[0]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_BA[1]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_CAS_N	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_CKE	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_CS_N	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQM[0]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQM[1]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQM[2]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQM[3]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_RAS_N	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_WE_N	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_CLK	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_LB_N	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_UB_N	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_CE_N	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_OE_N	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_WE_N	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- TD_CLK27	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- TD_RESET_N	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[0]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[1]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[2]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[3]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[4]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[5]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[6]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[7]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[8]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[9]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[10]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[11]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[12]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[13]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[14]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[15]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[16]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[17]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[18]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[19]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[20]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[21]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[22]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[23]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[24]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[25]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[26]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[27]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[28]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[29]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[30]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[31]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[0]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[2]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[3]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[4]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[5]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[6]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[7]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[8]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[9]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[10]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[11]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[12]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[13]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[14]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[15]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF final_project IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_SW : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX7 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_VGA_R : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VGA_CLK : std_logic;
SIGNAL ww_VGA_BLANK_N : std_logic;
SIGNAL ww_VGA_SYNC_N : std_logic;
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_DRAM_ADDR : std_logic_vector(12 DOWNTO 0);
SIGNAL ww_DRAM_BA : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_DRAM_CAS_N : std_logic;
SIGNAL ww_DRAM_CKE : std_logic;
SIGNAL ww_DRAM_CS_N : std_logic;
SIGNAL ww_DRAM_DQM : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_DRAM_RAS_N : std_logic;
SIGNAL ww_DRAM_WE_N : std_logic;
SIGNAL ww_DRAM_CLK : std_logic;
SIGNAL ww_SRAM_ADDR : std_logic_vector(19 DOWNTO 0);
SIGNAL ww_SRAM_LB_N : std_logic;
SIGNAL ww_SRAM_UB_N : std_logic;
SIGNAL ww_SRAM_CE_N : std_logic;
SIGNAL ww_SRAM_OE_N : std_logic;
SIGNAL ww_SRAM_WE_N : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_TD_CLK27 : std_logic;
SIGNAL ww_TD_RESET_N : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \SW[10]~input_o\ : std_logic;
SIGNAL \SW[11]~input_o\ : std_logic;
SIGNAL \SW[12]~input_o\ : std_logic;
SIGNAL \SW[13]~input_o\ : std_logic;
SIGNAL \SW[14]~input_o\ : std_logic;
SIGNAL \SW[15]~input_o\ : std_logic;
SIGNAL \SW[16]~input_o\ : std_logic;
SIGNAL \SW[17]~input_o\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \TD_CLK27~input_o\ : std_logic;
SIGNAL \TD_RESET_N~input_o\ : std_logic;
SIGNAL \DRAM_DQ[0]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[1]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[2]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[3]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[4]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[5]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[6]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[7]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[8]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[9]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[10]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[11]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[12]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[13]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[14]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[15]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[16]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[17]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[18]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[19]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[20]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[21]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[22]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[23]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[24]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[25]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[26]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[27]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[28]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[29]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[30]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[31]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[0]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[1]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[2]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[3]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[4]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[5]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[6]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[7]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[8]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[9]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[10]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[11]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[12]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[13]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[14]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[15]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[0]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[1]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[2]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[3]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[4]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[5]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[6]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[7]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[8]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[9]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[10]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[11]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[12]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[13]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[14]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[15]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[16]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[17]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[18]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[19]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[20]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[21]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[22]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[23]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[24]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[25]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[26]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[27]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[28]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[29]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[30]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[31]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[0]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[1]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[2]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[3]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[4]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[5]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[6]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[7]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[8]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[9]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[10]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[11]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[12]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[13]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[14]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[15]~output_o\ : std_logic;
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \HEX4[0]~output_o\ : std_logic;
SIGNAL \HEX4[1]~output_o\ : std_logic;
SIGNAL \HEX4[2]~output_o\ : std_logic;
SIGNAL \HEX4[3]~output_o\ : std_logic;
SIGNAL \HEX4[4]~output_o\ : std_logic;
SIGNAL \HEX4[5]~output_o\ : std_logic;
SIGNAL \HEX4[6]~output_o\ : std_logic;
SIGNAL \HEX5[0]~output_o\ : std_logic;
SIGNAL \HEX5[1]~output_o\ : std_logic;
SIGNAL \HEX5[2]~output_o\ : std_logic;
SIGNAL \HEX5[3]~output_o\ : std_logic;
SIGNAL \HEX5[4]~output_o\ : std_logic;
SIGNAL \HEX5[5]~output_o\ : std_logic;
SIGNAL \HEX5[6]~output_o\ : std_logic;
SIGNAL \HEX6[0]~output_o\ : std_logic;
SIGNAL \HEX6[1]~output_o\ : std_logic;
SIGNAL \HEX6[2]~output_o\ : std_logic;
SIGNAL \HEX6[3]~output_o\ : std_logic;
SIGNAL \HEX6[4]~output_o\ : std_logic;
SIGNAL \HEX6[5]~output_o\ : std_logic;
SIGNAL \HEX6[6]~output_o\ : std_logic;
SIGNAL \HEX7[0]~output_o\ : std_logic;
SIGNAL \HEX7[1]~output_o\ : std_logic;
SIGNAL \HEX7[2]~output_o\ : std_logic;
SIGNAL \HEX7[3]~output_o\ : std_logic;
SIGNAL \HEX7[4]~output_o\ : std_logic;
SIGNAL \HEX7[5]~output_o\ : std_logic;
SIGNAL \HEX7[6]~output_o\ : std_logic;
SIGNAL \LEDG[0]~output_o\ : std_logic;
SIGNAL \LEDG[1]~output_o\ : std_logic;
SIGNAL \LEDG[2]~output_o\ : std_logic;
SIGNAL \LEDG[3]~output_o\ : std_logic;
SIGNAL \LEDG[4]~output_o\ : std_logic;
SIGNAL \LEDG[5]~output_o\ : std_logic;
SIGNAL \LEDG[6]~output_o\ : std_logic;
SIGNAL \LEDG[7]~output_o\ : std_logic;
SIGNAL \LEDR[0]~output_o\ : std_logic;
SIGNAL \LEDR[1]~output_o\ : std_logic;
SIGNAL \LEDR[2]~output_o\ : std_logic;
SIGNAL \LEDR[3]~output_o\ : std_logic;
SIGNAL \LEDR[4]~output_o\ : std_logic;
SIGNAL \LEDR[5]~output_o\ : std_logic;
SIGNAL \LEDR[6]~output_o\ : std_logic;
SIGNAL \LEDR[7]~output_o\ : std_logic;
SIGNAL \LEDR[8]~output_o\ : std_logic;
SIGNAL \LEDR[9]~output_o\ : std_logic;
SIGNAL \LEDR[10]~output_o\ : std_logic;
SIGNAL \LEDR[11]~output_o\ : std_logic;
SIGNAL \LEDR[12]~output_o\ : std_logic;
SIGNAL \LEDR[13]~output_o\ : std_logic;
SIGNAL \LEDR[14]~output_o\ : std_logic;
SIGNAL \LEDR[15]~output_o\ : std_logic;
SIGNAL \LEDR[16]~output_o\ : std_logic;
SIGNAL \LEDR[17]~output_o\ : std_logic;
SIGNAL \VGA_R[0]~output_o\ : std_logic;
SIGNAL \VGA_R[1]~output_o\ : std_logic;
SIGNAL \VGA_R[2]~output_o\ : std_logic;
SIGNAL \VGA_R[3]~output_o\ : std_logic;
SIGNAL \VGA_R[4]~output_o\ : std_logic;
SIGNAL \VGA_R[5]~output_o\ : std_logic;
SIGNAL \VGA_R[6]~output_o\ : std_logic;
SIGNAL \VGA_R[7]~output_o\ : std_logic;
SIGNAL \VGA_G[0]~output_o\ : std_logic;
SIGNAL \VGA_G[1]~output_o\ : std_logic;
SIGNAL \VGA_G[2]~output_o\ : std_logic;
SIGNAL \VGA_G[3]~output_o\ : std_logic;
SIGNAL \VGA_G[4]~output_o\ : std_logic;
SIGNAL \VGA_G[5]~output_o\ : std_logic;
SIGNAL \VGA_G[6]~output_o\ : std_logic;
SIGNAL \VGA_G[7]~output_o\ : std_logic;
SIGNAL \VGA_B[0]~output_o\ : std_logic;
SIGNAL \VGA_B[1]~output_o\ : std_logic;
SIGNAL \VGA_B[2]~output_o\ : std_logic;
SIGNAL \VGA_B[3]~output_o\ : std_logic;
SIGNAL \VGA_B[4]~output_o\ : std_logic;
SIGNAL \VGA_B[5]~output_o\ : std_logic;
SIGNAL \VGA_B[6]~output_o\ : std_logic;
SIGNAL \VGA_B[7]~output_o\ : std_logic;
SIGNAL \VGA_CLK~output_o\ : std_logic;
SIGNAL \VGA_BLANK_N~output_o\ : std_logic;
SIGNAL \VGA_SYNC_N~output_o\ : std_logic;
SIGNAL \VGA_HS~output_o\ : std_logic;
SIGNAL \VGA_VS~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[0]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[1]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[2]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[3]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[4]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[5]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[6]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[7]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[8]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[9]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[10]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[11]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[12]~output_o\ : std_logic;
SIGNAL \DRAM_BA[0]~output_o\ : std_logic;
SIGNAL \DRAM_BA[1]~output_o\ : std_logic;
SIGNAL \DRAM_CAS_N~output_o\ : std_logic;
SIGNAL \DRAM_CKE~output_o\ : std_logic;
SIGNAL \DRAM_CS_N~output_o\ : std_logic;
SIGNAL \DRAM_DQM[0]~output_o\ : std_logic;
SIGNAL \DRAM_DQM[1]~output_o\ : std_logic;
SIGNAL \DRAM_DQM[2]~output_o\ : std_logic;
SIGNAL \DRAM_DQM[3]~output_o\ : std_logic;
SIGNAL \DRAM_RAS_N~output_o\ : std_logic;
SIGNAL \DRAM_WE_N~output_o\ : std_logic;
SIGNAL \DRAM_CLK~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[0]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[1]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[2]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[3]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[4]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[5]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[6]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[7]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[8]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[9]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[10]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[11]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[12]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[13]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[14]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[15]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[16]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[17]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[18]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[19]~output_o\ : std_logic;
SIGNAL \SRAM_LB_N~output_o\ : std_logic;
SIGNAL \SRAM_UB_N~output_o\ : std_logic;
SIGNAL \SRAM_CE_N~output_o\ : std_logic;
SIGNAL \SRAM_OE_N~output_o\ : std_logic;
SIGNAL \SRAM_WE_N~output_o\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \z80|i_tv80_core|tstate~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|mcycle[0]~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|mcycle~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|tstate[0]~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|IR~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|mcycle~11_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|IR[7]~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|IR[7]~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|BTR_r~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector26~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Equal0~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Set_BusA_To~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Set_BusB_To~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|mcycle~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~57_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~135_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~86_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|mcycle~10_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|mcycle~9_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Read_To_Reg~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~136_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~83_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~87_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Mux5~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~88_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~89_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector38~13_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|always0~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~85_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector44~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector135~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector134~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector134~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector134~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector134~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector134~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~46_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~59_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Equal27~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector28~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector27~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector27~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Decoder1~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector27~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector27~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector28~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector27~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~58_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector27~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|always4~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|RegAddrA[0]~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|always4~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|RegAddrA[1]~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|RegAddrA[1]~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~81_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~82_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Set_BusA_To~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~134_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~84_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector135~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector149~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector135~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector135~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector135~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector135~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector135~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|RegAddrA_r[0]~feeder_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector29~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~127_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~54_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector29~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector29~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|RegAddrA[0]~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector49~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|always0~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|always0~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Mux5~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector49~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector38~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector49~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Equal0~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector49~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector49~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Read_To_Reg_r[3]~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Read_To_Reg_r~11_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Equal0~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector133~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector133~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Decoder2~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~53_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~110_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector133~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector133~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Read_To_Reg_r~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|always0~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector62~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Set_BusA_To~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~133_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~125_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~122_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~112_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~123_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~124_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector39~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector39~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector39~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector39~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Read_To_Reg_r~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Read_To_Reg_r~9_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Read_To_Reg_r~12_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|WideOr1~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~74_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|IncDec_16~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~117_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector3~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~118_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~113_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~114_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~115_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~116_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector44~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector44~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~111_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector44~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector44~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector136~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Read_To_Reg_r~10_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ALU_Op_r[3]~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|TStates~14_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~119_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|WideOr41~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ALU_Op_r~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector60~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector60~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector60~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector60~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector60~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector60~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ALU_Op_r~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ALU_Op_r~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ALU_Op_r~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ALU_Op_r~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ALU_Op_r~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector52~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector52~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector52~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Read_To_Reg~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector52~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ALU_Op_r[2]~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector59~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector61~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector61~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ALU_Op_r[0]~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector54~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector54~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector54~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Mux5~13_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector54~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector54~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux28~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector40~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector40~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~138_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~120_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~121_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_ALU_r~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_ALU_r~q\ : std_logic;
SIGNAL \z80|i_tv80_core|Auto_Wait_t1~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Auto_Wait_t1~q\ : std_logic;
SIGNAL \z80|i_tv80_core|tstate~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|tstate~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|tstate~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|always5~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|always5~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Equal27~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Equal27~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|always6~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|RegWEL~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|RegWEL~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[2][0]~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[2][5]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[3][0]~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[3][5]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[0][0]~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[0][5]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux10~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux10~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|BusA[1]~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~56_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|IncDec_16~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|TStates~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|IncDec_16~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector33~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector33~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector33~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~55_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|IncDec_16~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector29~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector33~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Decoder0~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector33~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector33~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector33~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector33~9_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector33~10_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector33~13_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~52_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector33~11_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector33~12_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector125~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector128~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector35~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~102_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~104_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~103_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~105_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~106_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector128~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Set_BusB_To~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Mux5~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Mux5~12_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Mux5~14_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Jump~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~109_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~107_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~108_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector128~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector128~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector128~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector128~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~91_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~92_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~90_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~93_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~63_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Mux5~11_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~94_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~95_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector35~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector35~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector35~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector35~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector35~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector35~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector35~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector127~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Decoder2~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector34~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector34~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~137_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector140~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~97_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~98_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~99_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~100_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~101_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~51_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~96_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector34~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector126~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux33~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Decoder3~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Decoder3~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Decoder2~10_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|RegAddrC~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[2][2]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux13~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[1][0]~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[1][2]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[3][2]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux13~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|BusB[1]~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[1][6]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[3][6]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[2][6]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux9~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux9~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux33~10_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[0][4]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[2][4]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux29~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[3][4]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux29~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Decoder3~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Decoder3~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ACC~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|WideOr41~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|I_CPL~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ACC[3]~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|RegWEH~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[1][0]~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[1][4]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[0][0]~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[0][4]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux29~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[3][0]~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[3][4]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux29~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[2][4]~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[2][7]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[1][7]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux0~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[3][7]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux0~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[2][6]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux1~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[1][6]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[3][6]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux1~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ID16[13]~27\ : std_logic;
SIGNAL \z80|i_tv80_core|ID16[14]~29\ : std_logic;
SIGNAL \z80|i_tv80_core|ID16[15]~30_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|RegDIH~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[0][7]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux32~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux32~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16_B[15]~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16_A[15]~15_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Decoder3~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[1][5]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[2][5]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[0][5]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux34~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux34~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux35~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux35~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~60_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~61_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~62_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Mux5~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~64_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~66_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~65_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~67_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~68_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector37~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~70_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~69_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|TStates~9_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~71_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector37~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|WideOr66~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector129~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector129~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector129~2_combout\ : std_logic;
SIGNAL \z80|wr_n~0_combout\ : std_logic;
SIGNAL \z80|wr_n~q\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|decode2|w_anode625w[3]~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[0][3]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux36~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[3][3]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[1][3]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux36~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector38~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~72_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector38~9_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Mux5~9_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Mux5~10_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~75_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~76_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~16_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~12_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~13_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector38~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~14_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~15_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector25~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector57~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector38~15_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~18_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector38~14_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~79_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~80_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~78_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~139_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~140_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector29~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector38~16_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~19_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector38~10_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Arith16~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector38~12_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~77_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~132_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector38~11_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~17_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~20_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~21_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector50~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector50~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector50~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~10_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector47~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Call~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Call~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~11_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~22_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC[13]~57_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~131_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~128_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~129_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~130_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~73_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector46~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector46~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr[8]~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[1][2]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux37~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[2][2]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[3][2]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux37~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Decoder0~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|BusB[1]~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|BusB[1]~2_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0_bypass[32]~feeder_combout\ : std_logic;
SIGNAL \mu|mainram~8_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16_B[1]~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16[0]~1\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16[1]~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr[2]~21_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[3][1]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[0][1]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[2][1]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux46~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux46~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~15_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~16_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP[2]~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP[2]~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP[2]~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP[2]~40_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16_A[1]~13_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16_B[1]~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[2][0]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux15~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[1][0]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[3][0]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux15~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ID16[0]~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|RegDIL~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[0][0]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux47~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux47~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16_B[0]~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16[0]~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~13_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~14_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16_A[0]~14_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16[0]~1\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16[1]~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr~32_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|RstP~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|RstP~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr[2]~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr[2]~23_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~33_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~34_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~12_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC[1]~25_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC[1]~26_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|F~22_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|F[3]~23_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|BusB[1]~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux32~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux32~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux32~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux32~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[2][1]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[3][1]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[1][1]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux6~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux6~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ID16[6]~13\ : std_logic;
SIGNAL \z80|i_tv80_core|ID16[7]~14_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|RegDIL~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[3][7]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[2][7]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[1][7]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[0][7]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux8~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux8~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ID16[7]~15\ : std_logic;
SIGNAL \z80|i_tv80_core|ID16[8]~16_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|RegDIH~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[0][0]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[2][0]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux7~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[1][0]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[3][0]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux7~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ID16[8]~17\ : std_logic;
SIGNAL \z80|i_tv80_core|ID16[9]~18_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|RegDIH~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[0][1]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux32~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux32~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ACC~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux32~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux32~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux32~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC[13]~58_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16_B[15]~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16_A[6]~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Decoder3~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|do~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|do~13_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|do[5]~8_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16_B[3]~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[3][3]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[2][3]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[1][3]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux12~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux12~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ID16[2]~5\ : std_logic;
SIGNAL \z80|i_tv80_core|ID16[3]~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|RegDIL~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[0][3]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux44~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux44~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~19_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~20_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16_A[3]~11_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[0]~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ACC~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux39~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux39~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux39~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux39~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|BusA[1]~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux38~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ACC~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux38~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux38~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux38~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux40~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux40~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux40~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux40~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add6~1\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add6~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Decoder3~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Decoder0~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|I_DJNZ~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Equal15~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|always2~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|F~17_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|I_CCF~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|I_SCF~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|F~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector149~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PreserveC_r~q\ : std_logic;
SIGNAL \z80|i_tv80_core|ACC~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux34~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux34~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux34~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux34~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|AddSub1~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ACC~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux27~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux27~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux27~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux27~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux27~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux27~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16_B[6]~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16_B[5]~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16_B[4]~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16_B[3]~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16_B[2]~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~35_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16[1]~3\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16[2]~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~36_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16[2]~5\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16[3]~7\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16[4]~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux43~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux43~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~21_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~22_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16_A[4]~10_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16_B[4]~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16[3]~7\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16[4]~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr~27_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr~28_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~39_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~40_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16[4]~9\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16[5]~10_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr~25_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr~26_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~41_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~42_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16[5]~11\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16[6]~12_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~43_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~44_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux1~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux1~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|AddSub3~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|AddSub3~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux37~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux37~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux37~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux37~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|AddSub4~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|AddSub4~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|AddSub4~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|AddSub4~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ACC~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux41~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux41~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux41~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux41~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|concat~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add0~1_cout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add0~3\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add0~5\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add0~7\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add0~9\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add0~10_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add2~1_cout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add2~3\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add2~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux2~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux2~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux28~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux28~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux28~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux12~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux12~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux28~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux28~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux28~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|F~9_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|F~33_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|F~27_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|F~28_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|F~29_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|F~30_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux27~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux27~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux27~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr[8]~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~23_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16[9]~19\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16[10]~20_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr~12_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~51_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~52_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16[10]~21\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16[11]~23\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16[12]~24_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr~10_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~55_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~56_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16[12]~25\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16[13]~26_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~29_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr~9_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~30_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16[13]~27\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16[14]~28_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~24_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux27~9_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|AddSub3~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add2~5\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add2~7\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add2~9\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add2~10_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux30~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux30~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|LessThan1~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add8~1\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add8~3\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add8~5\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add8~7\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add8~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|DAA_Q~12_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|LessThan3~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|F~10_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|F~11_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|DAA_Q~26_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add8~9\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add8~11\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add8~12_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|DAA_Q~22_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add8~10_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|DAA_Q~19_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux30~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add6~3\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add6~5\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add6~7\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add6~9\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add6~11\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add6~13\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add6~14_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|DAA_Q~16_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux30~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux30~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux30~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux30~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|F~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|F~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|F~18_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|F~19_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|F~32_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|F~12_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|F~13_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|F~14_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|F~15_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|F~16_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|F~20_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|F~21_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|always1~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add8~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|DAA_Q~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|DAA_Q~27_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add0~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux5~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux5~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[0]~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[2]~14_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux15~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux15~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Q_t~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[2]~12_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[2]~13_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Q_t~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[2]~15_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|do~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|do~10_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr~33_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Add0~1\ : std_logic;
SIGNAL \z80|i_tv80_core|Add0~3\ : std_logic;
SIGNAL \z80|i_tv80_core|Add0~5\ : std_logic;
SIGNAL \z80|i_tv80_core|Add0~7\ : std_logic;
SIGNAL \z80|i_tv80_core|Add0~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|TStates~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector30~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector30~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~44_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~45_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~43_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector30~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Set_Addr_To~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~40_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~41_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~42_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector30~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector30~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~36_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector32~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector32~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector32~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector32~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector32~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector32~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector32~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector21~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector32~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector32~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector32~9_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector32~10_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector124~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector122~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector124~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~37_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~58_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~59_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~60_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~61_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~62_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~10_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~11_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~106_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~78_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector123~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector124~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~13_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr~22_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Add0~9\ : std_logic;
SIGNAL \z80|i_tv80_core|Add0~11\ : std_logic;
SIGNAL \z80|i_tv80_core|Add0~13\ : std_logic;
SIGNAL \z80|i_tv80_core|Add0~15\ : std_logic;
SIGNAL \z80|i_tv80_core|Add0~16_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~79_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux39~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux39~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~80_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~81_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~82_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~90_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr~13_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Add0~17\ : std_logic;
SIGNAL \z80|i_tv80_core|Add0~19\ : std_logic;
SIGNAL \z80|i_tv80_core|Add0~20_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~88_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~89_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~91_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~92_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~93_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Add0~21\ : std_logic;
SIGNAL \z80|i_tv80_core|Add0~22_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~94_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~95_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~96_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~97_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A[11]~feeder_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Add0~23\ : std_logic;
SIGNAL \z80|i_tv80_core|Add0~24_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~98_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~99_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~100_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~101_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~102_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \mu|bootrom_enabled~1_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[2]~20_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode666w[3]~0_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[2]~16_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[2]~17_combout\ : std_logic;
SIGNAL \mu|z80_din[2]~18_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[2]~19_combout\ : std_logic;
SIGNAL \mu|z80_din[2]~21_combout\ : std_logic;
SIGNAL \mu|z80_din[2]~22_combout\ : std_logic;
SIGNAL \z80|di_reg~6_combout\ : std_logic;
SIGNAL \z80|di_reg[6]~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16_B[2]~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16_A[2]~12_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16[1]~3\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16[2]~5\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16[3]~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr~29_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr~30_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~37_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16[3]~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~38_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Add0~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~53_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~54_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~55_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~56_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~57_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[5]~44_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[5]~43_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[5]~40_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[5]~41_combout\ : std_logic;
SIGNAL \mu|z80_din[5]~42_combout\ : std_logic;
SIGNAL \mu|z80_din[5]~45_combout\ : std_logic;
SIGNAL \mu|z80_din[5]~46_combout\ : std_logic;
SIGNAL \z80|di_reg~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16_B[5]~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16[4]~9\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16[5]~10_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~23_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~24_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16_A[5]~9_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16[5]~11\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16[6]~13\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16[7]~14_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~27_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~28_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16_A[7]~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16[7]~15\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16[8]~16_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr~14_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~47_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~45_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16[6]~13\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16[7]~14_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~46_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16[7]~15\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16[8]~16_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~48_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16[8]~17\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16[9]~18_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~49_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux38~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux38~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~50_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux32~9_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|do~9_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[1]~11_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[1]~9_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[1]~8_combout\ : std_logic;
SIGNAL \mu|z80_din[1]~10_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[1]~12_combout\ : std_logic;
SIGNAL \mu|z80_din[1]~13_combout\ : std_logic;
SIGNAL \mu|z80_din[1]~14_combout\ : std_logic;
SIGNAL \z80|di_reg~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~85_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Add0~18_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~83_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~84_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~86_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~87_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0_bypass[20]~feeder_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0_bypass[19]~feeder_combout\ : std_logic;
SIGNAL \mu|mainram~5_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0_bypass[25]~feeder_combout\ : std_logic;
SIGNAL \mu|mainram~7_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0_bypass[21]~feeder_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0_bypass[23]~feeder_combout\ : std_logic;
SIGNAL \mu|mainram~6_combout\ : std_logic;
SIGNAL \mu|mainram~9_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0_bypass[16]~feeder_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0_bypass[13]~feeder_combout\ : std_logic;
SIGNAL \mu|mainram~3_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0_bypass[8]~feeder_combout\ : std_logic;
SIGNAL \mu|mainram~1_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0_bypass[1]~feeder_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0_bypass[4]~feeder_combout\ : std_logic;
SIGNAL \mu|mainram~0_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0_bypass[11]~feeder_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0_bypass[9]~feeder_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \mu|mainram~2_combout\ : std_logic;
SIGNAL \mu|mainram~4_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0_bypass[0]~0_combout\ : std_logic;
SIGNAL \mu|mainram~10_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|do~7_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[0]~1_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[0]~0_combout\ : std_logic;
SIGNAL \mu|z80_din[0]~2_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[0]~3_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[0]~4_combout\ : std_logic;
SIGNAL \mu|z80_din[0]~5_combout\ : std_logic;
SIGNAL \mu|z80_din[0]~6_combout\ : std_logic;
SIGNAL \mu|bootrom~20_combout\ : std_logic;
SIGNAL \mu|bootrom~21_combout\ : std_logic;
SIGNAL \mu|bootrom~22_combout\ : std_logic;
SIGNAL \mu|bootrom~19_combout\ : std_logic;
SIGNAL \mu|bootrom~23_combout\ : std_logic;
SIGNAL \mu|bootrom~24_combout\ : std_logic;
SIGNAL \mu|bootrom~4_combout\ : std_logic;
SIGNAL \mu|bootrom~1_combout\ : std_logic;
SIGNAL \mu|bootrom~2_combout\ : std_logic;
SIGNAL \mu|bootrom~3_combout\ : std_logic;
SIGNAL \mu|bootrom~0_combout\ : std_logic;
SIGNAL \mu|bootrom~5_combout\ : std_logic;
SIGNAL \mu|bootrom~13_combout\ : std_logic;
SIGNAL \mu|bootrom~14_combout\ : std_logic;
SIGNAL \mu|bootrom~15_combout\ : std_logic;
SIGNAL \mu|bootrom~16_combout\ : std_logic;
SIGNAL \mu|bootrom~12_combout\ : std_logic;
SIGNAL \mu|bootrom~17_combout\ : std_logic;
SIGNAL \mu|bootrom~8_combout\ : std_logic;
SIGNAL \mu|bootrom~7_combout\ : std_logic;
SIGNAL \mu|bootrom~9_combout\ : std_logic;
SIGNAL \mu|bootrom~6_combout\ : std_logic;
SIGNAL \mu|bootrom~10_combout\ : std_logic;
SIGNAL \mu|bootrom~11_combout\ : std_logic;
SIGNAL \mu|bootrom~18_combout\ : std_logic;
SIGNAL \mu|bootrom~25_combout\ : std_logic;
SIGNAL \z80|di_reg~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16_B[0]~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16[0]~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~31_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~32_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux33~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux33~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux33~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux33~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux33~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux33~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux33~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux33~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux33~9_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux33~11_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Q_t~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux17~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux17~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux17~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[0]~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[0]~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Q_t~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux7~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add0~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux7~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[0]~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[0]~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|do~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[0]~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~29_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~30_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP[8]~39_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16_A[8]~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16[8]~17\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16[9]~18_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~31_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~32_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16_A[9]~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16[9]~19\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16[10]~20_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~33_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~34_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16_A[10]~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16[10]~21\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16[11]~22_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr~11_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16[11]~22_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~53_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~54_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux30~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux30~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux30~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux30~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux30~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux30~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|F~31_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux30~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux30~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux30~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux30~9_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|do~11_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[3]~27_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[3]~25_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[3]~24_combout\ : std_logic;
SIGNAL \mu|z80_din[3]~26_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[3]~28_combout\ : std_logic;
SIGNAL \mu|z80_din[3]~29_combout\ : std_logic;
SIGNAL \mu|z80_din[3]~30_combout\ : std_logic;
SIGNAL \z80|di_reg~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Decoder0~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Q_t~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux14~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux14~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[3]~17_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[3]~18_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add0~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux4~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux4~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[3]~19_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Q_t~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add6~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add8~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|DAA_Q~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|DAA_Q~9_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[3]~20_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|do~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[3]~21_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~35_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~36_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16_A[11]~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16[11]~23\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16[12]~24_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~37_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~38_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16_A[12]~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16[12]~25\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16[13]~26_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~11_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~12_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16_A[13]~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16[13]~27\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16[14]~28_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16_A[14]~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16[14]~29\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16[15]~30_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~9_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~10_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr~34_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Add0~25\ : std_logic;
SIGNAL \z80|i_tv80_core|Add0~27\ : std_logic;
SIGNAL \z80|i_tv80_core|Add0~29\ : std_logic;
SIGNAL \z80|i_tv80_core|Add0~30_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~24_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~25_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~26_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~27_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~105_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Decoder0~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux13~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux13~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Q_t~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[4]~22_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[4]~23_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux3~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add2~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux3~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add6~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add8~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|DAA_Q~10_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|DAA_Q~28_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[4]~24_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[4]~25_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|do~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|do~12_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[4]~35_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[4]~32_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[4]~33_combout\ : std_logic;
SIGNAL \mu|z80_din[4]~34_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[4]~36_combout\ : std_logic;
SIGNAL \mu|z80_din[4]~37_combout\ : std_logic;
SIGNAL \mu|z80_din[4]~38_combout\ : std_logic;
SIGNAL \mu|bootrom~106_combout\ : std_logic;
SIGNAL \mu|bootrom~104_combout\ : std_logic;
SIGNAL \mu|bootrom~103_combout\ : std_logic;
SIGNAL \mu|bootrom~105_combout\ : std_logic;
SIGNAL \mu|bootrom~102_combout\ : std_logic;
SIGNAL \mu|bootrom~107_combout\ : std_logic;
SIGNAL \mu|bootrom~124_combout\ : std_logic;
SIGNAL \mu|bootrom~122_combout\ : std_logic;
SIGNAL \mu|bootrom~121_combout\ : std_logic;
SIGNAL \mu|bootrom~123_combout\ : std_logic;
SIGNAL \mu|bootrom~125_combout\ : std_logic;
SIGNAL \mu|bootrom~116_combout\ : std_logic;
SIGNAL \mu|bootrom~115_combout\ : std_logic;
SIGNAL \mu|bootrom~117_combout\ : std_logic;
SIGNAL \mu|bootrom~114_combout\ : std_logic;
SIGNAL \mu|bootrom~118_combout\ : std_logic;
SIGNAL \mu|bootrom~119_combout\ : std_logic;
SIGNAL \mu|bootrom~110_combout\ : std_logic;
SIGNAL \mu|bootrom~109_combout\ : std_logic;
SIGNAL \mu|bootrom~111_combout\ : std_logic;
SIGNAL \mu|bootrom~108_combout\ : std_logic;
SIGNAL \mu|bootrom~112_combout\ : std_logic;
SIGNAL \mu|bootrom~113_combout\ : std_logic;
SIGNAL \mu|bootrom~120_combout\ : std_logic;
SIGNAL \mu|bootrom~126_combout\ : std_logic;
SIGNAL \z80|di_reg~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux29~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux29~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux29~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux29~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux29~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux29~9_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[4]~26_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ID16[3]~7\ : std_logic;
SIGNAL \z80|i_tv80_core|ID16[4]~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|RegDIL~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[1][4]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux11~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux11~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ID16[4]~9\ : std_logic;
SIGNAL \z80|i_tv80_core|ID16[5]~11\ : std_logic;
SIGNAL \z80|i_tv80_core|ID16[6]~12_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|RegDIL~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[0][6]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux41~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux41~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~25_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~26_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux35~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux35~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux35~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux35~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add6~10_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|DAA_Q~15_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add6~12_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|DAA_Q~14_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|LessThan0~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|DAA_Q~13_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|DAA_Q~17_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|DAA_Q~18_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux~28_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Q_t~9_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux21~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux21~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux~29_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux~27_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux~30_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[5]~31_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ACC~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux28~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux28~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux28~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux28~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux28~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux28~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux28~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux28~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux28~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux28~9_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Q_t~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Q_t~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux16~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux16~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[1]~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Decoder0~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[1]~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add0~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux6~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux6~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[1]~9_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add8~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add6~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|DAA_Q~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|DAA_Q~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[1]~10_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|do~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[1]~11_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ID16[0]~1\ : std_logic;
SIGNAL \z80|i_tv80_core|ID16[1]~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|RegDIL~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[1][1]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux14~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux14~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ID16[1]~3\ : std_logic;
SIGNAL \z80|i_tv80_core|ID16[2]~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|RegDIL~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[0][2]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux45~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux45~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16[2]~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~17_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP~18_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|F~24_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|F~25_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|F~26_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux31~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux31~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux31~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux31~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux31~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux31~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux31~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux31~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux31~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux31~9_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[2]~16_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ID16[9]~19\ : std_logic;
SIGNAL \z80|i_tv80_core|ID16[10]~20_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|RegDIH~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[0][2]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux5~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux5~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ID16[10]~21\ : std_logic;
SIGNAL \z80|i_tv80_core|ID16[11]~22_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|RegDIH~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[2][3]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux4~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux4~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ID16[11]~23\ : std_logic;
SIGNAL \z80|i_tv80_core|ID16[12]~24_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|RegDIH~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[2][4]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux3~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux3~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ID16[12]~25\ : std_logic;
SIGNAL \z80|i_tv80_core|ID16[13]~26_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|RegDIH~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[3][5]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux2~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux2~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux36~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux36~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux36~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux36~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add6~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|DAA_Q~11_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|DAA_Q~20_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|DAA_Q~21_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Q_t~10_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux11~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux11~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[6]~32_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[6]~33_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux1~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add2~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux1~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[6]~34_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[6]~35_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|do~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[6]~36_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ID16[14]~28_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|RegDIH~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsH[0][6]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux33~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux33~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~14_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Add0~28_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~15_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~22_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~23_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~104_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|do~14_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[6]~52_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[6]~51_combout\ : std_logic;
SIGNAL \mu|z80_din[6]~53_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[6]~48_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[6]~49_combout\ : std_logic;
SIGNAL \mu|z80_din[6]~50_combout\ : std_logic;
SIGNAL \mu|z80_din[6]~54_combout\ : std_logic;
SIGNAL \z80|di_reg~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16_B[6]~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|SP16[6]~12_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr~24_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Add0~12_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~68_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~69_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~70_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~71_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~72_combout\ : std_logic;
SIGNAL \mu|bootrom~165_combout\ : std_logic;
SIGNAL \mu|bootrom~167_combout\ : std_logic;
SIGNAL \mu|bootrom~166_combout\ : std_logic;
SIGNAL \mu|bootrom~168_combout\ : std_logic;
SIGNAL \mu|bootrom~169_combout\ : std_logic;
SIGNAL \mu|bootrom~170_combout\ : std_logic;
SIGNAL \mu|bootrom~160_combout\ : std_logic;
SIGNAL \mu|bootrom~161_combout\ : std_logic;
SIGNAL \mu|bootrom~162_combout\ : std_logic;
SIGNAL \mu|bootrom~163_combout\ : std_logic;
SIGNAL \mu|bootrom~159_combout\ : std_logic;
SIGNAL \mu|bootrom~164_combout\ : std_logic;
SIGNAL \mu|bootrom~171_combout\ : std_logic;
SIGNAL \mu|bootrom~155_combout\ : std_logic;
SIGNAL \mu|bootrom~154_combout\ : std_logic;
SIGNAL \mu|bootrom~156_combout\ : std_logic;
SIGNAL \mu|bootrom~153_combout\ : std_logic;
SIGNAL \mu|bootrom~157_combout\ : std_logic;
SIGNAL \mu|bootrom~158_combout\ : std_logic;
SIGNAL \mu|bootrom~176_combout\ : std_logic;
SIGNAL \mu|bootrom~173_combout\ : std_logic;
SIGNAL \mu|bootrom~174_combout\ : std_logic;
SIGNAL \mu|bootrom~175_combout\ : std_logic;
SIGNAL \mu|bootrom~172_combout\ : std_logic;
SIGNAL \mu|bootrom~177_combout\ : std_logic;
SIGNAL \mu|bootrom~178_combout\ : std_logic;
SIGNAL \mu|z80_din[6]~55_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|IR~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Decoder2~9_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|I_DJNZ~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr~16_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr~35_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr~17_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr~18_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr~19_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Mux5~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|TStates~11_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|LDZ~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Mux5~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr~15_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr~20_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|TmpAddr~31_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Add0~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~48_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~49_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~50_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~51_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~52_combout\ : std_logic;
SIGNAL \mu|bootrom~181_combout\ : std_logic;
SIGNAL \mu|bootrom~180_combout\ : std_logic;
SIGNAL \mu|bootrom~182_combout\ : std_logic;
SIGNAL \mu|bootrom~179_combout\ : std_logic;
SIGNAL \mu|bootrom~183_combout\ : std_logic;
SIGNAL \mu|bootrom~184_combout\ : std_logic;
SIGNAL \mu|bootrom~192_combout\ : std_logic;
SIGNAL \mu|bootrom~193_combout\ : std_logic;
SIGNAL \mu|bootrom~194_combout\ : std_logic;
SIGNAL \mu|bootrom~195_combout\ : std_logic;
SIGNAL \mu|bootrom~191_combout\ : std_logic;
SIGNAL \mu|bootrom~196_combout\ : std_logic;
SIGNAL \mu|bootrom~189_combout\ : std_logic;
SIGNAL \mu|bootrom~187_combout\ : std_logic;
SIGNAL \mu|bootrom~186_combout\ : std_logic;
SIGNAL \mu|bootrom~188_combout\ : std_logic;
SIGNAL \mu|bootrom~185_combout\ : std_logic;
SIGNAL \mu|bootrom~190_combout\ : std_logic;
SIGNAL \mu|bootrom~197_combout\ : std_logic;
SIGNAL \mu|bootrom~200_combout\ : std_logic;
SIGNAL \mu|bootrom~199_combout\ : std_logic;
SIGNAL \mu|bootrom~201_combout\ : std_logic;
SIGNAL \mu|bootrom~198_combout\ : std_logic;
SIGNAL \mu|bootrom~202_combout\ : std_logic;
SIGNAL \mu|bootrom~203_combout\ : std_logic;
SIGNAL \mu|bootrom~204_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Q_t~11_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux10~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux10~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux10~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[7]~37_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[7]~38_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Add2~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux0~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux0~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|DAA_Q~23_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|DAA_Q~24_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|DAA_Q~25_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[7]~39_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[7]~40_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|do~15_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|do~16_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[7]~56_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[7]~57_combout\ : std_logic;
SIGNAL \mu|z80_din[7]~58_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[7]~60_combout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \mu|mainram_rtl_0|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \mu|z80_din[7]~59_combout\ : std_logic;
SIGNAL \mu|z80_din[7]~61_combout\ : std_logic;
SIGNAL \mu|z80_din[7]~62_combout\ : std_logic;
SIGNAL \z80|di_reg~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16[14]~29\ : std_logic;
SIGNAL \z80|i_tv80_core|PC16[15]~30_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~27_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|PC~28_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux26~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux26~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux26~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux26~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux26~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux26~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux26~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux26~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux26~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux26~9_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[7]~41_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Save_Mux[7]~42_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|DAA_Q~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux27~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux27~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux27~26_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux27~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux27~27_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux27~19_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux27~18_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux27~20_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux27~12_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux27~13_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux27~14_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux27~15_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux27~11_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux27~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux27~9_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux27~10_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux27~16_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux27~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux27~17_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux27~21_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux27~23_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Arith16~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Arith16_r~feeder_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Arith16_r~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux27~22_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux27~24_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_alu|Mux27~25_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|F~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|F~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Mux9~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector16~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector26~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector26~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector26~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector26~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector26~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector29~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector29~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector118~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector118~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector118~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector118~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ID16[5]~10_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|RegDIL~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|RegsL[1][5]~q\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux42~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux42~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Add0~10_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~63_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~64_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~65_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~66_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~67_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A[5]~feeder_combout\ : std_logic;
SIGNAL \mu|bootrom~146_combout\ : std_logic;
SIGNAL \mu|bootrom~150_combout\ : std_logic;
SIGNAL \mu|bootrom~147_combout\ : std_logic;
SIGNAL \mu|bootrom~148_combout\ : std_logic;
SIGNAL \mu|bootrom~149_combout\ : std_logic;
SIGNAL \mu|bootrom~151_combout\ : std_logic;
SIGNAL \mu|bootrom~143_combout\ : std_logic;
SIGNAL \mu|bootrom~141_combout\ : std_logic;
SIGNAL \mu|bootrom~140_combout\ : std_logic;
SIGNAL \mu|bootrom~142_combout\ : std_logic;
SIGNAL \mu|bootrom~139_combout\ : std_logic;
SIGNAL \mu|bootrom~144_combout\ : std_logic;
SIGNAL \mu|bootrom~134_combout\ : std_logic;
SIGNAL \mu|bootrom~135_combout\ : std_logic;
SIGNAL \mu|bootrom~136_combout\ : std_logic;
SIGNAL \mu|bootrom~137_combout\ : std_logic;
SIGNAL \mu|bootrom~133_combout\ : std_logic;
SIGNAL \mu|bootrom~138_combout\ : std_logic;
SIGNAL \mu|bootrom~145_combout\ : std_logic;
SIGNAL \mu|bootrom~127_combout\ : std_logic;
SIGNAL \mu|bootrom~129_combout\ : std_logic;
SIGNAL \mu|bootrom~128_combout\ : std_logic;
SIGNAL \mu|bootrom~130_combout\ : std_logic;
SIGNAL \mu|bootrom~131_combout\ : std_logic;
SIGNAL \mu|bootrom~132_combout\ : std_logic;
SIGNAL \mu|bootrom~152_combout\ : std_logic;
SIGNAL \mu|z80_din[5]~47_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|IR~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Decoder2~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|always3~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|RegAddrC~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux40~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_reg|Mux40~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Add0~14_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~73_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~74_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~75_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~76_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~77_combout\ : std_logic;
SIGNAL \mu|bootrom~72_combout\ : std_logic;
SIGNAL \mu|bootrom~73_combout\ : std_logic;
SIGNAL \mu|bootrom~74_combout\ : std_logic;
SIGNAL \mu|bootrom~71_combout\ : std_logic;
SIGNAL \mu|bootrom~75_combout\ : std_logic;
SIGNAL \mu|bootrom~76_combout\ : std_logic;
SIGNAL \mu|bootrom~64_combout\ : std_logic;
SIGNAL \mu|bootrom~68_combout\ : std_logic;
SIGNAL \mu|bootrom~65_combout\ : std_logic;
SIGNAL \mu|bootrom~66_combout\ : std_logic;
SIGNAL \mu|bootrom~67_combout\ : std_logic;
SIGNAL \mu|bootrom~69_combout\ : std_logic;
SIGNAL \mu|bootrom~62_combout\ : std_logic;
SIGNAL \mu|bootrom~59_combout\ : std_logic;
SIGNAL \mu|bootrom~60_combout\ : std_logic;
SIGNAL \mu|bootrom~61_combout\ : std_logic;
SIGNAL \mu|bootrom~58_combout\ : std_logic;
SIGNAL \mu|bootrom~63_combout\ : std_logic;
SIGNAL \mu|bootrom~70_combout\ : std_logic;
SIGNAL \mu|bootrom~52_combout\ : std_logic;
SIGNAL \mu|bootrom~56_combout\ : std_logic;
SIGNAL \mu|bootrom~54_combout\ : std_logic;
SIGNAL \mu|bootrom~53_combout\ : std_logic;
SIGNAL \mu|bootrom~55_combout\ : std_logic;
SIGNAL \mu|bootrom~57_combout\ : std_logic;
SIGNAL \mu|bootrom~77_combout\ : std_logic;
SIGNAL \mu|z80_din[2]~23_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|IR~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|TStates~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|TStates~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|TStates~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|TStates~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|TStates~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector19~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|TStates~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|TStates~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~126_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector31~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector31~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector31~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~47_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~48_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector31~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~49_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector31~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector51~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector51~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector51~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~32_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~109_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~34_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~35_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Add0~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~43_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~44_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~45_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~46_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~47_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A[1]~feeder_combout\ : std_logic;
SIGNAL \mu|bootrom~28_combout\ : std_logic;
SIGNAL \mu|bootrom~27_combout\ : std_logic;
SIGNAL \mu|bootrom~29_combout\ : std_logic;
SIGNAL \mu|bootrom~30_combout\ : std_logic;
SIGNAL \mu|bootrom~26_combout\ : std_logic;
SIGNAL \mu|bootrom~31_combout\ : std_logic;
SIGNAL \mu|bootrom~32_combout\ : std_logic;
SIGNAL \mu|bootrom~33_combout\ : std_logic;
SIGNAL \mu|bootrom~34_combout\ : std_logic;
SIGNAL \mu|bootrom~35_combout\ : std_logic;
SIGNAL \mu|bootrom~36_combout\ : std_logic;
SIGNAL \mu|bootrom~37_combout\ : std_logic;
SIGNAL \mu|bootrom~42_combout\ : std_logic;
SIGNAL \mu|bootrom~40_combout\ : std_logic;
SIGNAL \mu|bootrom~39_combout\ : std_logic;
SIGNAL \mu|bootrom~41_combout\ : std_logic;
SIGNAL \mu|bootrom~38_combout\ : std_logic;
SIGNAL \mu|bootrom~43_combout\ : std_logic;
SIGNAL \mu|bootrom~44_combout\ : std_logic;
SIGNAL \mu|bootrom~47_combout\ : std_logic;
SIGNAL \mu|bootrom~46_combout\ : std_logic;
SIGNAL \mu|bootrom~48_combout\ : std_logic;
SIGNAL \mu|bootrom~49_combout\ : std_logic;
SIGNAL \mu|bootrom~45_combout\ : std_logic;
SIGNAL \mu|bootrom~50_combout\ : std_logic;
SIGNAL \mu|bootrom~51_combout\ : std_logic;
SIGNAL \mu|z80_din[1]~15_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|IR~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Decoder2~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Decoder2~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|JumpXY~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~33_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Add0~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~38_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~39_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~40_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~41_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~42_combout\ : std_logic;
SIGNAL \mu|bootrom~99_combout\ : std_logic;
SIGNAL \mu|bootrom~97_combout\ : std_logic;
SIGNAL \mu|bootrom~96_combout\ : std_logic;
SIGNAL \mu|bootrom~98_combout\ : std_logic;
SIGNAL \mu|bootrom~95_combout\ : std_logic;
SIGNAL \mu|bootrom~100_combout\ : std_logic;
SIGNAL \mu|bootrom~90_combout\ : std_logic;
SIGNAL \mu|bootrom~91_combout\ : std_logic;
SIGNAL \mu|bootrom~92_combout\ : std_logic;
SIGNAL \mu|bootrom~89_combout\ : std_logic;
SIGNAL \mu|bootrom~93_combout\ : std_logic;
SIGNAL \mu|bootrom~85_combout\ : std_logic;
SIGNAL \mu|bootrom~84_combout\ : std_logic;
SIGNAL \mu|bootrom~86_combout\ : std_logic;
SIGNAL \mu|bootrom~87_combout\ : std_logic;
SIGNAL \mu|bootrom~83_combout\ : std_logic;
SIGNAL \mu|bootrom~88_combout\ : std_logic;
SIGNAL \mu|bootrom~94_combout\ : std_logic;
SIGNAL \mu|bootrom_enabled~0_combout\ : std_logic;
SIGNAL \mu|bootrom~79_combout\ : std_logic;
SIGNAL \mu|bootrom~80_combout\ : std_logic;
SIGNAL \mu|bootrom~81_combout\ : std_logic;
SIGNAL \mu|bootrom~78_combout\ : std_logic;
SIGNAL \mu|bootrom~82_combout\ : std_logic;
SIGNAL \mu|bootrom~101_combout\ : std_logic;
SIGNAL \mu|z80_din[3]~31_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|IR~9_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Equal0~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Halt_FF~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Halt_FF~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Halt_FF~q\ : std_logic;
SIGNAL \mu|z80_din[4]~39_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|IR~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Mux5~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector140~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector140~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|tstate[0]~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|tstate~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|tstate~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|TStates[1]~10_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector24~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector24~12_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector24~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector24~9_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector24~10_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector24~11_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector25~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector25~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector25~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector25~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector25~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux1~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux1~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector24~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector24~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector24~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|MCycles~50_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|TStates~12_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector24~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector24~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|TStates[1]~13_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Mux1~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|tstate~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|always2~0_combout\ : std_logic;
SIGNAL \mu|z80_din[7]~63_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|IR~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector63~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector21~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector21~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector22~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector21~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector22~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector114~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector114~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector114~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector112~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector112~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector112~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector112~9_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Mux9~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector112~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector112~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector21~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector21~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|mcycles~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|mcycles~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|mcycles~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|mcycles~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector21~8_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector21~9_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector21~10_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector21~11_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector21~12_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector21~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector21~7_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector21~13_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|mcycles~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|mcycles~6_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|mcycle[4]~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|mcycle[4]~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Equal22~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Equal22~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Equal22~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Equal22~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Equal22~4_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|always3~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|IncDecZ~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|IncDecZ~q\ : std_logic;
SIGNAL \z80|i_tv80_core|always10~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|mcycle[4]~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|mcycle[4]~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|mcycle[4]~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|mcycle[4]~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|mcycle~12_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Prefix[0]~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Prefix[0]~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ISet~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ISet~1_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ISet~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~18_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~16_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~17_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~19_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~107_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~108_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~20_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~21_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~30_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|Add0~26_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~28_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~29_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~31_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|A~103_combout\ : std_logic;
SIGNAL \mu|always0~1_combout\ : std_logic;
SIGNAL \mu|bootrom_enabled~5_combout\ : std_logic;
SIGNAL \mu|bootrom_enabled~6_combout\ : std_logic;
SIGNAL \mu|bootrom_enabled~3_combout\ : std_logic;
SIGNAL \mu|bootrom_enabled~2_combout\ : std_logic;
SIGNAL \mu|bootrom_enabled~4_combout\ : std_logic;
SIGNAL \mu|bootrom_enabled~7_combout\ : std_logic;
SIGNAL \mu|bootrom_enabled~8_combout\ : std_logic;
SIGNAL \mu|bootrom_enabled~q\ : std_logic;
SIGNAL \mu|always0~0_combout\ : std_logic;
SIGNAL \mu|always0~2_combout\ : std_logic;
SIGNAL \mu|z80_din[0]~7_combout\ : std_logic;
SIGNAL \hex_inst_0|WideOr6~0_combout\ : std_logic;
SIGNAL \hex_inst_0|WideOr5~0_combout\ : std_logic;
SIGNAL \hex_inst_0|WideOr4~0_combout\ : std_logic;
SIGNAL \hex_inst_0|WideOr3~0_combout\ : std_logic;
SIGNAL \hex_inst_0|WideOr2~0_combout\ : std_logic;
SIGNAL \hex_inst_0|WideOr1~0_combout\ : std_logic;
SIGNAL \hex_inst_0|WideOr0~0_combout\ : std_logic;
SIGNAL \hex_inst_1|WideOr6~0_combout\ : std_logic;
SIGNAL \hex_inst_1|WideOr5~0_combout\ : std_logic;
SIGNAL \hex_inst_1|WideOr4~0_combout\ : std_logic;
SIGNAL \hex_inst_1|WideOr3~0_combout\ : std_logic;
SIGNAL \hex_inst_1|WideOr2~0_combout\ : std_logic;
SIGNAL \hex_inst_1|WideOr1~0_combout\ : std_logic;
SIGNAL \hex_inst_1|WideOr0~0_combout\ : std_logic;
SIGNAL \hex_inst_4|WideOr6~0_combout\ : std_logic;
SIGNAL \hex_inst_4|WideOr5~0_combout\ : std_logic;
SIGNAL \hex_inst_4|WideOr4~0_combout\ : std_logic;
SIGNAL \hex_inst_4|WideOr3~0_combout\ : std_logic;
SIGNAL \hex_inst_4|WideOr2~0_combout\ : std_logic;
SIGNAL \hex_inst_4|WideOr1~0_combout\ : std_logic;
SIGNAL \hex_inst_4|WideOr0~0_combout\ : std_logic;
SIGNAL \hex_inst_5|WideOr6~0_combout\ : std_logic;
SIGNAL \hex_inst_5|WideOr5~0_combout\ : std_logic;
SIGNAL \hex_inst_5|WideOr4~0_combout\ : std_logic;
SIGNAL \hex_inst_5|WideOr3~0_combout\ : std_logic;
SIGNAL \hex_inst_5|WideOr2~0_combout\ : std_logic;
SIGNAL \hex_inst_5|WideOr1~0_combout\ : std_logic;
SIGNAL \hex_inst_5|WideOr0~0_combout\ : std_logic;
SIGNAL \hex_inst_6|WideOr6~0_combout\ : std_logic;
SIGNAL \hex_inst_6|WideOr5~0_combout\ : std_logic;
SIGNAL \hex_inst_6|WideOr4~0_combout\ : std_logic;
SIGNAL \hex_inst_6|WideOr3~0_combout\ : std_logic;
SIGNAL \hex_inst_6|WideOr2~0_combout\ : std_logic;
SIGNAL \hex_inst_6|WideOr1~0_combout\ : std_logic;
SIGNAL \hex_inst_6|WideOr0~0_combout\ : std_logic;
SIGNAL \hex_inst_7|WideOr6~0_combout\ : std_logic;
SIGNAL \hex_inst_7|WideOr5~0_combout\ : std_logic;
SIGNAL \hex_inst_7|WideOr4~0_combout\ : std_logic;
SIGNAL \hex_inst_7|WideOr3~0_combout\ : std_logic;
SIGNAL \hex_inst_7|WideOr2~0_combout\ : std_logic;
SIGNAL \hex_inst_7|WideOr1~0_combout\ : std_logic;
SIGNAL \hex_inst_7|WideOr0~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector147~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector55~3_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector55~2_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector55~5_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|i_mcode|Selector55~4_combout\ : std_logic;
SIGNAL \z80|always0~0_combout\ : std_logic;
SIGNAL \z80|mreq_n~0_combout\ : std_logic;
SIGNAL \z80|mreq_n~1_combout\ : std_logic;
SIGNAL \z80|mreq_n~q\ : std_logic;
SIGNAL \z80|rd_n~0_combout\ : std_logic;
SIGNAL \z80|rd_n~q\ : std_logic;
SIGNAL \z80|i_tv80_core|ACC\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \z80|i_tv80_core|PC\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \z80|i_tv80_core|do\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \z80|i_tv80_core|mcycles\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \z80|i_tv80_core|SP\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \z80|i_tv80_core|ISet\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \z80|i_tv80_core|TmpAddr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \z80|i_tv80_core|F\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|address_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \z80|i_tv80_core|ALU_Op_r\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0_bypass\ : std_logic_vector(0 TO 40);
SIGNAL \z80|i_tv80_core|A\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \z80|i_tv80_core|IR\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \z80|i_tv80_core|mcycle\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \z80|i_tv80_core|RegAddrC\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \z80|i_tv80_core|tstate\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \z80|di_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode684w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|decode2|w_anode578w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode706w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode695w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode717w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \z80|i_tv80_core|RegAddrA_r\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \z80|i_tv80_core|BusB\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \z80|i_tv80_core|BusA\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \z80|i_tv80_core|Read_To_Reg_r\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \z80|i_tv80_core|RegAddrB_r\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ALT_INV_KEY[2]~input_o\ : std_logic;
SIGNAL \hex_inst_7|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \hex_inst_6|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \hex_inst_5|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \hex_inst_4|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \hex_inst_1|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \hex_inst_0|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \z80|i_tv80_core|ALT_INV_ISet\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \z80|ALT_INV_wr_n~q\ : std_logic;
SIGNAL \z80|ALT_INV_rd_n~q\ : std_logic;
SIGNAL \z80|ALT_INV_mreq_n~q\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_SW <= SW;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
HEX6 <= ww_HEX6;
HEX7 <= ww_HEX7;
LEDG <= ww_LEDG;
LEDR <= ww_LEDR;
VGA_R <= ww_VGA_R;
VGA_G <= ww_VGA_G;
VGA_B <= ww_VGA_B;
VGA_CLK <= ww_VGA_CLK;
VGA_BLANK_N <= ww_VGA_BLANK_N;
VGA_SYNC_N <= ww_VGA_SYNC_N;
VGA_HS <= ww_VGA_HS;
VGA_VS <= ww_VGA_VS;
DRAM_ADDR <= ww_DRAM_ADDR;
DRAM_BA <= ww_DRAM_BA;
DRAM_CAS_N <= ww_DRAM_CAS_N;
DRAM_CKE <= ww_DRAM_CKE;
DRAM_CS_N <= ww_DRAM_CS_N;
DRAM_DQM <= ww_DRAM_DQM;
DRAM_RAS_N <= ww_DRAM_RAS_N;
DRAM_WE_N <= ww_DRAM_WE_N;
DRAM_CLK <= ww_DRAM_CLK;
SRAM_ADDR <= ww_SRAM_ADDR;
SRAM_LB_N <= ww_SRAM_LB_N;
SRAM_UB_N <= ww_SRAM_UB_N;
SRAM_CE_N <= ww_SRAM_CE_N;
SRAM_OE_N <= ww_SRAM_OE_N;
SRAM_WE_N <= ww_SRAM_WE_N;
ww_KEY <= KEY;
ww_TD_CLK27 <= TD_CLK27;
ww_TD_RESET_N <= TD_RESET_N;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\mu|mainram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a8~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a24~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a16~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a40~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a32~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a56~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a48~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(1);

\mu|mainram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a9~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(1);

\mu|mainram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a1~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(1);

\mu|mainram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a25~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(1);

\mu|mainram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a17~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(1);

\mu|mainram_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a41~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(1);

\mu|mainram_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a33~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(1);

\mu|mainram_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a57~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(1);

\mu|mainram_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a49~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(2);

\mu|mainram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a10~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(2);

\mu|mainram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a2~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(2);

\mu|mainram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a26~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(2);

\mu|mainram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a18~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(2);

\mu|mainram_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a42~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(2);

\mu|mainram_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a34~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(2);

\mu|mainram_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a58~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(2);

\mu|mainram_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a50~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(3);

\mu|mainram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a11~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(3);

\mu|mainram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a3~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(3);

\mu|mainram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a27~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(3);

\mu|mainram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a19~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(3);

\mu|mainram_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a43~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(3);

\mu|mainram_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a35~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(3);

\mu|mainram_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a59~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(3);

\mu|mainram_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a51~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(4);

\mu|mainram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a12~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(4);

\mu|mainram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a4~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(4);

\mu|mainram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a28~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(4);

\mu|mainram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a20~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(4);

\mu|mainram_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a44~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(4);

\mu|mainram_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a36~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(4);

\mu|mainram_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a60~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(4);

\mu|mainram_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a52~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(5);

\mu|mainram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a13~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(5);

\mu|mainram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a5~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(5);

\mu|mainram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a29~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(5);

\mu|mainram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a21~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(5);

\mu|mainram_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a45~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(5);

\mu|mainram_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a37~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(5);

\mu|mainram_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a61~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(5);

\mu|mainram_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a53~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(6);

\mu|mainram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a14~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(6);

\mu|mainram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a6~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(6);

\mu|mainram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a30~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(6);

\mu|mainram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a22~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(6);

\mu|mainram_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a62~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(6);

\mu|mainram_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a54~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(6);

\mu|mainram_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a46~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(6);

\mu|mainram_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a38~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(7);

\mu|mainram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a15~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(7);

\mu|mainram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a7~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(7);

\mu|mainram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a31~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(7);

\mu|mainram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a23~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(7);

\mu|mainram_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a47~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(7);

\mu|mainram_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a39~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(7);

\mu|mainram_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a63~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\mu|mainram_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \z80|i_tv80_core|do\(7);

\mu|mainram_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\z80|i_tv80_core|A\(12) & \z80|i_tv80_core|A\(11) & \z80|i_tv80_core|A\(10) & \z80|i_tv80_core|A\(9) & \z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6) & 
\z80|i_tv80_core|A\(5) & \z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(0));

\mu|mainram_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\z80|i_tv80_core|A~102_combout\ & \z80|i_tv80_core|A~97_combout\ & \z80|i_tv80_core|A~92_combout\ & \z80|i_tv80_core|A~87_combout\ & \z80|i_tv80_core|A~82_combout\ & 
\z80|i_tv80_core|A~77_combout\ & \z80|i_tv80_core|A~72_combout\ & \z80|i_tv80_core|A~67_combout\ & \z80|i_tv80_core|A~62_combout\ & \z80|i_tv80_core|A~57_combout\ & \z80|i_tv80_core|A~52_combout\ & \z80|i_tv80_core|A~47_combout\ & 
\z80|i_tv80_core|A~42_combout\);

\mu|mainram_rtl_0|auto_generated|ram_block1a55~portbdataout\ <= \mu|mainram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);
\ALT_INV_KEY[2]~input_o\ <= NOT \KEY[2]~input_o\;
\hex_inst_7|ALT_INV_WideOr0~0_combout\ <= NOT \hex_inst_7|WideOr0~0_combout\;
\hex_inst_6|ALT_INV_WideOr0~0_combout\ <= NOT \hex_inst_6|WideOr0~0_combout\;
\hex_inst_5|ALT_INV_WideOr0~0_combout\ <= NOT \hex_inst_5|WideOr0~0_combout\;
\hex_inst_4|ALT_INV_WideOr0~0_combout\ <= NOT \hex_inst_4|WideOr0~0_combout\;
\hex_inst_1|ALT_INV_WideOr0~0_combout\ <= NOT \hex_inst_1|WideOr0~0_combout\;
\hex_inst_0|ALT_INV_WideOr0~0_combout\ <= NOT \hex_inst_0|WideOr0~0_combout\;
\z80|i_tv80_core|ALT_INV_ISet\(0) <= NOT \z80|i_tv80_core|ISet\(0);
\z80|ALT_INV_wr_n~q\ <= NOT \z80|wr_n~q\;
\z80|ALT_INV_rd_n~q\ <= NOT \z80|rd_n~q\;
\z80|ALT_INV_mreq_n~q\ <= NOT \z80|mreq_n~q\;

-- Location: IOOBUF_X0_Y13_N2
\DRAM_DQ[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[0]~output_o\);

-- Location: IOOBUF_X0_Y26_N16
\DRAM_DQ[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[1]~output_o\);

-- Location: IOOBUF_X0_Y29_N16
\DRAM_DQ[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[2]~output_o\);

-- Location: IOOBUF_X0_Y25_N16
\DRAM_DQ[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[3]~output_o\);

-- Location: IOOBUF_X0_Y29_N23
\DRAM_DQ[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[4]~output_o\);

-- Location: IOOBUF_X0_Y28_N16
\DRAM_DQ[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[5]~output_o\);

-- Location: IOOBUF_X0_Y28_N23
\DRAM_DQ[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[6]~output_o\);

-- Location: IOOBUF_X0_Y34_N9
\DRAM_DQ[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[7]~output_o\);

-- Location: IOOBUF_X0_Y24_N16
\DRAM_DQ[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[8]~output_o\);

-- Location: IOOBUF_X0_Y24_N9
\DRAM_DQ[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[9]~output_o\);

-- Location: IOOBUF_X0_Y27_N23
\DRAM_DQ[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[10]~output_o\);

-- Location: IOOBUF_X0_Y19_N9
\DRAM_DQ[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[11]~output_o\);

-- Location: IOOBUF_X0_Y27_N16
\DRAM_DQ[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[12]~output_o\);

-- Location: IOOBUF_X0_Y23_N16
\DRAM_DQ[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[13]~output_o\);

-- Location: IOOBUF_X0_Y21_N23
\DRAM_DQ[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[14]~output_o\);

-- Location: IOOBUF_X0_Y24_N23
\DRAM_DQ[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[15]~output_o\);

-- Location: IOOBUF_X0_Y45_N16
\DRAM_DQ[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[16]~output_o\);

-- Location: IOOBUF_X0_Y48_N9
\DRAM_DQ[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[17]~output_o\);

-- Location: IOOBUF_X0_Y43_N16
\DRAM_DQ[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[18]~output_o\);

-- Location: IOOBUF_X0_Y46_N23
\DRAM_DQ[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[19]~output_o\);

-- Location: IOOBUF_X0_Y46_N16
\DRAM_DQ[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[20]~output_o\);

-- Location: IOOBUF_X0_Y52_N23
\DRAM_DQ[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[21]~output_o\);

-- Location: IOOBUF_X0_Y45_N23
\DRAM_DQ[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[22]~output_o\);

-- Location: IOOBUF_X0_Y47_N16
\DRAM_DQ[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[23]~output_o\);

-- Location: IOOBUF_X0_Y24_N2
\DRAM_DQ[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[24]~output_o\);

-- Location: IOOBUF_X0_Y35_N16
\DRAM_DQ[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[25]~output_o\);

-- Location: IOOBUF_X0_Y35_N9
\DRAM_DQ[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[26]~output_o\);

-- Location: IOOBUF_X0_Y35_N2
\DRAM_DQ[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[27]~output_o\);

-- Location: IOOBUF_X0_Y34_N23
\DRAM_DQ[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[28]~output_o\);

-- Location: IOOBUF_X0_Y32_N16
\DRAM_DQ[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[29]~output_o\);

-- Location: IOOBUF_X0_Y34_N16
\DRAM_DQ[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[30]~output_o\);

-- Location: IOOBUF_X0_Y30_N9
\DRAM_DQ[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[31]~output_o\);

-- Location: IOOBUF_X5_Y0_N9
\SRAM_DQ[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[0]~output_o\);

-- Location: IOOBUF_X1_Y0_N2
\SRAM_DQ[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[1]~output_o\);

-- Location: IOOBUF_X9_Y0_N23
\SRAM_DQ[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[2]~output_o\);

-- Location: IOOBUF_X9_Y0_N16
\SRAM_DQ[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[3]~output_o\);

-- Location: IOOBUF_X7_Y0_N16
\SRAM_DQ[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[4]~output_o\);

-- Location: IOOBUF_X11_Y0_N23
\SRAM_DQ[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[5]~output_o\);

-- Location: IOOBUF_X11_Y0_N16
\SRAM_DQ[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[6]~output_o\);

-- Location: IOOBUF_X20_Y0_N9
\SRAM_DQ[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[7]~output_o\);

-- Location: IOOBUF_X0_Y21_N16
\SRAM_DQ[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[8]~output_o\);

-- Location: IOOBUF_X0_Y22_N23
\SRAM_DQ[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[9]~output_o\);

-- Location: IOOBUF_X0_Y17_N16
\SRAM_DQ[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[10]~output_o\);

-- Location: IOOBUF_X0_Y16_N16
\SRAM_DQ[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[11]~output_o\);

-- Location: IOOBUF_X0_Y7_N9
\SRAM_DQ[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[12]~output_o\);

-- Location: IOOBUF_X3_Y0_N23
\SRAM_DQ[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[13]~output_o\);

-- Location: IOOBUF_X7_Y0_N23
\SRAM_DQ[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[14]~output_o\);

-- Location: IOOBUF_X3_Y0_N16
\SRAM_DQ[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[15]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\HEX0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_0|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\HEX0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_0|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\HEX0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_0|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\HEX0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_0|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\HEX0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_0|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\HEX0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_0|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\HEX0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_0|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_1|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_1|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_1|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_1|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_1|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_1|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_1|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

-- Location: IOOBUF_X98_Y0_N23
\HEX4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_4|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[0]~output_o\);

-- Location: IOOBUF_X107_Y0_N9
\HEX4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_4|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[1]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\HEX4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_4|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[2]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\HEX4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_4|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[3]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\HEX4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_4|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[4]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\HEX4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_4|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[5]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\HEX4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_4|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[6]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\HEX5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_5|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[0]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\HEX5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_5|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[1]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\HEX5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_5|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[2]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\HEX5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_5|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[3]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\HEX5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_5|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[4]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\HEX5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_5|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[5]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\HEX5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_5|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[6]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\HEX6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_6|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => \HEX6[0]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\HEX6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_6|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => \HEX6[1]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\HEX6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_6|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \HEX6[2]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\HEX6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_6|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => \HEX6[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\HEX6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_6|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \HEX6[4]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\HEX6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_6|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => \HEX6[5]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\HEX6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_6|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => \HEX6[6]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\HEX7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_7|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => \HEX7[0]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\HEX7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_7|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => \HEX7[1]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\HEX7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_7|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \HEX7[2]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\HEX7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_7|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => \HEX7[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\HEX7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_7|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \HEX7[4]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\HEX7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_7|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => \HEX7[5]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\HEX7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \hex_inst_7|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => \HEX7[6]~output_o\);

-- Location: IOOBUF_X107_Y73_N9
\LEDG[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[0]~output_o\);

-- Location: IOOBUF_X111_Y73_N9
\LEDG[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[1]~output_o\);

-- Location: IOOBUF_X83_Y73_N2
\LEDG[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z80|ALT_INV_mreq_n~q\,
	devoe => ww_devoe,
	o => \LEDG[2]~output_o\);

-- Location: IOOBUF_X85_Y73_N23
\LEDG[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[3]~output_o\);

-- Location: IOOBUF_X72_Y73_N16
\LEDG[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[4]~output_o\);

-- Location: IOOBUF_X74_Y73_N16
\LEDG[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N23
\LEDG[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[6]~output_o\);

-- Location: IOOBUF_X74_Y73_N23
\LEDG[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[7]~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\LEDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[0]~output_o\);

-- Location: IOOBUF_X94_Y73_N2
\LEDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[1]~output_o\);

-- Location: IOOBUF_X94_Y73_N9
\LEDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[2]~output_o\);

-- Location: IOOBUF_X107_Y73_N16
\LEDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[3]~output_o\);

-- Location: IOOBUF_X87_Y73_N16
\LEDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z80|ALT_INV_rd_n~q\,
	devoe => ww_devoe,
	o => \LEDR[4]~output_o\);

-- Location: IOOBUF_X87_Y73_N9
\LEDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z80|ALT_INV_wr_n~q\,
	devoe => ww_devoe,
	o => \LEDR[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\LEDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z80|ALT_INV_mreq_n~q\,
	devoe => ww_devoe,
	o => \LEDR[6]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\LEDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[7]~output_o\);

-- Location: IOOBUF_X69_Y73_N2
\LEDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[8]~output_o\);

-- Location: IOOBUF_X83_Y73_N23
\LEDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[9]~output_o\);

-- Location: IOOBUF_X60_Y73_N23
\LEDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[10]~output_o\);

-- Location: IOOBUF_X65_Y73_N23
\LEDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[11]~output_o\);

-- Location: IOOBUF_X65_Y73_N16
\LEDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[12]~output_o\);

-- Location: IOOBUF_X67_Y73_N9
\LEDR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[13]~output_o\);

-- Location: IOOBUF_X58_Y73_N2
\LEDR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[14]~output_o\);

-- Location: IOOBUF_X65_Y73_N9
\LEDR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[15]~output_o\);

-- Location: IOOBUF_X67_Y73_N2
\LEDR[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[16]~output_o\);

-- Location: IOOBUF_X60_Y73_N16
\LEDR[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[17]~output_o\);

-- Location: IOOBUF_X33_Y73_N2
\VGA_R[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[0]~output_o\);

-- Location: IOOBUF_X31_Y73_N2
\VGA_R[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[1]~output_o\);

-- Location: IOOBUF_X35_Y73_N23
\VGA_R[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[2]~output_o\);

-- Location: IOOBUF_X33_Y73_N9
\VGA_R[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[3]~output_o\);

-- Location: IOOBUF_X20_Y73_N9
\VGA_R[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[4]~output_o\);

-- Location: IOOBUF_X40_Y73_N9
\VGA_R[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[5]~output_o\);

-- Location: IOOBUF_X11_Y73_N23
\VGA_R[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[6]~output_o\);

-- Location: IOOBUF_X20_Y73_N16
\VGA_R[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[7]~output_o\);

-- Location: IOOBUF_X11_Y73_N16
\VGA_G[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[0]~output_o\);

-- Location: IOOBUF_X25_Y73_N16
\VGA_G[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[1]~output_o\);

-- Location: IOOBUF_X11_Y73_N9
\VGA_G[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[2]~output_o\);

-- Location: IOOBUF_X25_Y73_N23
\VGA_G[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[3]~output_o\);

-- Location: IOOBUF_X16_Y73_N9
\VGA_G[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[4]~output_o\);

-- Location: IOOBUF_X16_Y73_N2
\VGA_G[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[5]~output_o\);

-- Location: IOOBUF_X20_Y73_N2
\VGA_G[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[6]~output_o\);

-- Location: IOOBUF_X23_Y73_N16
\VGA_G[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[7]~output_o\);

-- Location: IOOBUF_X38_Y73_N9
\VGA_B[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[0]~output_o\);

-- Location: IOOBUF_X38_Y73_N2
\VGA_B[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[1]~output_o\);

-- Location: IOOBUF_X23_Y73_N2
\VGA_B[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[2]~output_o\);

-- Location: IOOBUF_X42_Y73_N9
\VGA_B[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[3]~output_o\);

-- Location: IOOBUF_X42_Y73_N2
\VGA_B[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[4]~output_o\);

-- Location: IOOBUF_X52_Y73_N16
\VGA_B[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[5]~output_o\);

-- Location: IOOBUF_X23_Y73_N9
\VGA_B[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[6]~output_o\);

-- Location: IOOBUF_X52_Y73_N23
\VGA_B[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[7]~output_o\);

-- Location: IOOBUF_X47_Y73_N2
\VGA_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_CLK~output_o\);

-- Location: IOOBUF_X31_Y73_N9
\VGA_BLANK_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_BLANK_N~output_o\);

-- Location: IOOBUF_X35_Y73_N16
\VGA_SYNC_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_SYNC_N~output_o\);

-- Location: IOOBUF_X38_Y73_N16
\VGA_HS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_HS~output_o\);

-- Location: IOOBUF_X54_Y73_N2
\VGA_VS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_VS~output_o\);

-- Location: IOOBUF_X0_Y34_N2
\DRAM_ADDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[0]~output_o\);

-- Location: IOOBUF_X0_Y15_N23
\DRAM_ADDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[1]~output_o\);

-- Location: IOOBUF_X0_Y18_N23
\DRAM_ADDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[2]~output_o\);

-- Location: IOOBUF_X0_Y42_N2
\DRAM_ADDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[3]~output_o\);

-- Location: IOOBUF_X0_Y15_N16
\DRAM_ADDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[4]~output_o\);

-- Location: IOOBUF_X0_Y11_N16
\DRAM_ADDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[5]~output_o\);

-- Location: IOOBUF_X0_Y12_N23
\DRAM_ADDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[6]~output_o\);

-- Location: IOOBUF_X0_Y9_N16
\DRAM_ADDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[7]~output_o\);

-- Location: IOOBUF_X0_Y12_N16
\DRAM_ADDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[8]~output_o\);

-- Location: IOOBUF_X0_Y13_N9
\DRAM_ADDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[9]~output_o\);

-- Location: IOOBUF_X0_Y32_N23
\DRAM_ADDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[10]~output_o\);

-- Location: IOOBUF_X0_Y10_N23
\DRAM_ADDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[11]~output_o\);

-- Location: IOOBUF_X0_Y11_N23
\DRAM_ADDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[12]~output_o\);

-- Location: IOOBUF_X0_Y18_N16
\DRAM_BA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_BA[0]~output_o\);

-- Location: IOOBUF_X0_Y33_N16
\DRAM_BA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_BA[1]~output_o\);

-- Location: IOOBUF_X0_Y14_N2
\DRAM_CAS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_CAS_N~output_o\);

-- Location: IOOBUF_X0_Y10_N16
\DRAM_CKE~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_CKE~output_o\);

-- Location: IOOBUF_X0_Y33_N23
\DRAM_CS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_CS_N~output_o\);

-- Location: IOOBUF_X0_Y30_N2
\DRAM_DQM[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_DQM[0]~output_o\);

-- Location: IOOBUF_X0_Y14_N9
\DRAM_DQM[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_DQM[1]~output_o\);

-- Location: IOOBUF_X0_Y48_N2
\DRAM_DQM[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_DQM[2]~output_o\);

-- Location: IOOBUF_X0_Y42_N9
\DRAM_DQM[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_DQM[3]~output_o\);

-- Location: IOOBUF_X0_Y25_N23
\DRAM_RAS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_RAS_N~output_o\);

-- Location: IOOBUF_X0_Y16_N23
\DRAM_WE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_WE_N~output_o\);

-- Location: IOOBUF_X5_Y0_N23
\DRAM_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_CLK~output_o\);

-- Location: IOOBUF_X16_Y0_N2
\SRAM_ADDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[0]~output_o\);

-- Location: IOOBUF_X3_Y0_N2
\SRAM_ADDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[1]~output_o\);

-- Location: IOOBUF_X20_Y0_N16
\SRAM_ADDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[2]~output_o\);

-- Location: IOOBUF_X9_Y0_N2
\SRAM_ADDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[3]~output_o\);

-- Location: IOOBUF_X0_Y4_N9
\SRAM_ADDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[4]~output_o\);

-- Location: IOOBUF_X1_Y0_N16
\SRAM_ADDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[5]~output_o\);

-- Location: IOOBUF_X0_Y4_N23
\SRAM_ADDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[6]~output_o\);

-- Location: IOOBUF_X0_Y5_N16
\SRAM_ADDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[7]~output_o\);

-- Location: IOOBUF_X5_Y0_N16
\SRAM_ADDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[8]~output_o\);

-- Location: IOOBUF_X0_Y31_N16
\SRAM_ADDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[9]~output_o\);

-- Location: IOOBUF_X0_Y6_N2
\SRAM_ADDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[10]~output_o\);

-- Location: IOOBUF_X0_Y22_N16
\SRAM_ADDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[11]~output_o\);

-- Location: IOOBUF_X0_Y8_N23
\SRAM_ADDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[12]~output_o\);

-- Location: IOOBUF_X0_Y23_N23
\SRAM_ADDR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[13]~output_o\);

-- Location: IOOBUF_X0_Y19_N2
\SRAM_ADDR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[14]~output_o\);

-- Location: IOOBUF_X27_Y0_N9
\SRAM_ADDR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[15]~output_o\);

-- Location: IOOBUF_X49_Y0_N9
\SRAM_ADDR[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[16]~output_o\);

-- Location: IOOBUF_X11_Y0_N9
\SRAM_ADDR[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[17]~output_o\);

-- Location: IOOBUF_X11_Y0_N2
\SRAM_ADDR[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[18]~output_o\);

-- Location: IOOBUF_X0_Y20_N16
\SRAM_ADDR[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[19]~output_o\);

-- Location: IOOBUF_X1_Y0_N9
\SRAM_LB_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_LB_N~output_o\);

-- Location: IOOBUF_X0_Y4_N2
\SRAM_UB_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_UB_N~output_o\);

-- Location: IOOBUF_X23_Y0_N16
\SRAM_CE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_CE_N~output_o\);

-- Location: IOOBUF_X1_Y0_N23
\SRAM_OE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_OE_N~output_o\);

-- Location: IOOBUF_X23_Y0_N23
\SRAM_WE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_WE_N~output_o\);

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: LCCOMB_X63_Y37_N30
\z80|i_tv80_core|tstate~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|tstate~4_combout\ = (\KEY[2]~input_o\ & (\z80|i_tv80_core|Mux1~2_combout\ & \z80|i_tv80_core|tstate\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datab => \z80|i_tv80_core|Mux1~2_combout\,
	datad => \z80|i_tv80_core|tstate\(2),
	combout => \z80|i_tv80_core|tstate~4_combout\);

-- Location: LCCOMB_X70_Y40_N18
\z80|i_tv80_core|mcycle[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|mcycle[0]~7_combout\ = (\z80|i_tv80_core|Mux1~2_combout\ & ((\KEY[2]~input_o\ & (\z80|i_tv80_core|mcycle\(0))) # (!\KEY[2]~input_o\ & ((\z80|i_tv80_core|mcycle[4]~5_combout\))))) # (!\z80|i_tv80_core|Mux1~2_combout\ & 
-- (((\z80|i_tv80_core|mcycle[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Mux1~2_combout\,
	datab => \KEY[2]~input_o\,
	datac => \z80|i_tv80_core|mcycle\(0),
	datad => \z80|i_tv80_core|mcycle[4]~5_combout\,
	combout => \z80|i_tv80_core|mcycle[0]~7_combout\);

-- Location: FF_X70_Y40_N19
\z80|i_tv80_core|mcycle[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|mcycle[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|mcycle\(0));

-- Location: LCCOMB_X70_Y40_N20
\z80|i_tv80_core|mcycle~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|mcycle~8_combout\ = (!\z80|i_tv80_core|mcycle[4]~5_combout\ & \z80|i_tv80_core|mcycle\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle[4]~5_combout\,
	datac => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|mcycle~8_combout\);

-- Location: LCCOMB_X70_Y40_N10
\z80|i_tv80_core|tstate[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|tstate[0]~0_combout\ = (!\KEY[2]~input_o\) # (!\z80|i_tv80_core|Mux1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \z80|i_tv80_core|Mux1~2_combout\,
	datad => \KEY[2]~input_o\,
	combout => \z80|i_tv80_core|tstate[0]~0_combout\);

-- Location: FF_X70_Y40_N21
\z80|i_tv80_core|mcycle[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|mcycle~8_combout\,
	ena => \z80|i_tv80_core|tstate[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|mcycle\(1));

-- Location: LCCOMB_X70_Y37_N28
\z80|i_tv80_core|IR~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|IR~5_combout\ = (\mu|z80_din[0]~7_combout\ & (\KEY[2]~input_o\ & ((!\z80|i_tv80_core|always2~0_combout\) # (!\z80|i_tv80_core|Halt_FF~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[0]~7_combout\,
	datab => \KEY[2]~input_o\,
	datac => \z80|i_tv80_core|Halt_FF~q\,
	datad => \z80|i_tv80_core|always2~0_combout\,
	combout => \z80|i_tv80_core|IR~5_combout\);

-- Location: LCCOMB_X70_Y40_N28
\z80|i_tv80_core|mcycle~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|mcycle~11_combout\ = (\z80|i_tv80_core|mcycle\(5) & !\z80|i_tv80_core|mcycle[4]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|mcycle\(5),
	datad => \z80|i_tv80_core|mcycle[4]~5_combout\,
	combout => \z80|i_tv80_core|mcycle~11_combout\);

-- Location: FF_X70_Y40_N29
\z80|i_tv80_core|mcycle[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|mcycle~11_combout\,
	ena => \z80|i_tv80_core|tstate[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|mcycle\(6));

-- Location: LCCOMB_X67_Y36_N4
\z80|i_tv80_core|IR[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|IR[7]~1_combout\ = ((!\z80|i_tv80_core|mcycle\(0) & ((!\z80|i_tv80_core|mcycle\(6)) # (!\z80|i_tv80_core|ISet\(0))))) # (!\z80|i_tv80_core|tstate\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|tstate\(2),
	datab => \z80|i_tv80_core|mcycle\(0),
	datac => \z80|i_tv80_core|ISet\(0),
	datad => \z80|i_tv80_core|mcycle\(6),
	combout => \z80|i_tv80_core|IR[7]~1_combout\);

-- Location: LCCOMB_X70_Y37_N30
\z80|i_tv80_core|IR[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|IR[7]~2_combout\ = (!\KEY[2]~input_o\) # (!\z80|i_tv80_core|IR[7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \z80|i_tv80_core|IR[7]~1_combout\,
	datad => \KEY[2]~input_o\,
	combout => \z80|i_tv80_core|IR[7]~2_combout\);

-- Location: FF_X70_Y37_N29
\z80|i_tv80_core|IR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|IR~5_combout\,
	ena => \z80|i_tv80_core|IR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|IR\(0));

-- Location: LCCOMB_X62_Y36_N26
\z80|i_tv80_core|BTR_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|BTR_r~0_combout\ = (!\z80|i_tv80_core|always2~0_combout\ & !\z80|i_tv80_core|Mux1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \z80|i_tv80_core|always2~0_combout\,
	datad => \z80|i_tv80_core|Mux1~2_combout\,
	combout => \z80|i_tv80_core|BTR_r~0_combout\);

-- Location: LCCOMB_X68_Y39_N8
\z80|i_tv80_core|i_mcode|Selector26~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector26~3_combout\ = (\z80|i_tv80_core|IR\(5) & (\z80|i_tv80_core|IR\(1) & (\z80|i_tv80_core|IR\(0)))) # (!\z80|i_tv80_core|IR\(5) & (\z80|i_tv80_core|IR\(4) & (\z80|i_tv80_core|IR\(1) $ (!\z80|i_tv80_core|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|IR\(0),
	datac => \z80|i_tv80_core|IR\(5),
	datad => \z80|i_tv80_core|IR\(4),
	combout => \z80|i_tv80_core|i_mcode|Selector26~3_combout\);

-- Location: LCCOMB_X63_Y40_N2
\z80|i_tv80_core|i_mcode|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Equal0~1_combout\ = (\z80|i_tv80_core|IR\(1) & (\z80|i_tv80_core|IR\(2) & !\z80|i_tv80_core|IR\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datac => \z80|i_tv80_core|IR\(2),
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|Equal0~1_combout\);

-- Location: LCCOMB_X63_Y41_N22
\z80|i_tv80_core|i_mcode|Set_BusA_To~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Set_BusA_To~1_combout\ = (!\z80|i_tv80_core|i_mcode|Equal0~0_combout\ & (\z80|i_tv80_core|IR\(5) & ((\z80|i_tv80_core|mcycle\(1)) # (!\z80|i_tv80_core|i_mcode|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Equal0~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|Equal0~1_combout\,
	datac => \z80|i_tv80_core|mcycle\(1),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|Set_BusA_To~1_combout\);

-- Location: LCCOMB_X67_Y41_N22
\z80|i_tv80_core|i_mcode|Set_BusB_To~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Set_BusB_To~0_combout\ = ((\z80|i_tv80_core|mcycle\(1) & !\z80|i_tv80_core|mcycle\(0))) # (!\z80|i_tv80_core|i_mcode|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(1),
	datac => \z80|i_tv80_core|i_mcode|Equal0~1_combout\,
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|Set_BusB_To~0_combout\);

-- Location: LCCOMB_X70_Y40_N24
\z80|i_tv80_core|mcycle~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|mcycle~6_combout\ = (!\z80|i_tv80_core|mcycle[4]~5_combout\ & \z80|i_tv80_core|mcycle\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle[4]~5_combout\,
	datad => \z80|i_tv80_core|mcycle\(1),
	combout => \z80|i_tv80_core|mcycle~6_combout\);

-- Location: FF_X70_Y40_N25
\z80|i_tv80_core|mcycle[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|mcycle~6_combout\,
	ena => \z80|i_tv80_core|tstate[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|mcycle\(2));

-- Location: LCCOMB_X66_Y41_N2
\z80|i_tv80_core|i_mcode|MCycles~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~57_combout\ = (\z80|i_tv80_core|IR\(0) & (!\z80|i_tv80_core|IR\(1) & ((\z80|i_tv80_core|mcycle\(2)) # (\z80|i_tv80_core|mcycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(2),
	datab => \z80|i_tv80_core|IR\(0),
	datac => \z80|i_tv80_core|mcycle\(1),
	datad => \z80|i_tv80_core|IR\(1),
	combout => \z80|i_tv80_core|i_mcode|MCycles~57_combout\);

-- Location: LCCOMB_X66_Y41_N30
\z80|i_tv80_core|i_mcode|MCycles~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~135_combout\ = (\z80|i_tv80_core|i_mcode|MCycles~57_combout\ & ((\z80|i_tv80_core|IR\(3)) # ((!\z80|i_tv80_core|IR\(4) & \z80|i_tv80_core|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(4),
	datab => \z80|i_tv80_core|i_mcode|MCycles~57_combout\,
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|MCycles~135_combout\);

-- Location: LCCOMB_X66_Y41_N10
\z80|i_tv80_core|i_mcode|MCycles~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~86_combout\ = (\z80|i_tv80_core|IR\(6) & (((\z80|i_tv80_core|IR\(7))))) # (!\z80|i_tv80_core|IR\(6) & ((\z80|i_tv80_core|IR\(7) & (\z80|i_tv80_core|i_mcode|Set_BusB_To~0_combout\)) # (!\z80|i_tv80_core|IR\(7) & 
-- ((\z80|i_tv80_core|i_mcode|MCycles~135_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(6),
	datab => \z80|i_tv80_core|i_mcode|Set_BusB_To~0_combout\,
	datac => \z80|i_tv80_core|IR\(7),
	datad => \z80|i_tv80_core|i_mcode|MCycles~135_combout\,
	combout => \z80|i_tv80_core|i_mcode|MCycles~86_combout\);

-- Location: LCCOMB_X70_Y40_N8
\z80|i_tv80_core|mcycle~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|mcycle~10_combout\ = (!\z80|i_tv80_core|mcycle[4]~5_combout\ & \z80|i_tv80_core|mcycle\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle[4]~5_combout\,
	datad => \z80|i_tv80_core|mcycle\(2),
	combout => \z80|i_tv80_core|mcycle~10_combout\);

-- Location: FF_X70_Y40_N9
\z80|i_tv80_core|mcycle[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|mcycle~10_combout\,
	ena => \z80|i_tv80_core|tstate[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|mcycle\(3));

-- Location: LCCOMB_X70_Y40_N22
\z80|i_tv80_core|mcycle~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|mcycle~9_combout\ = (!\z80|i_tv80_core|mcycle[4]~5_combout\ & \z80|i_tv80_core|mcycle\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle[4]~5_combout\,
	datac => \z80|i_tv80_core|mcycle\(3),
	combout => \z80|i_tv80_core|mcycle~9_combout\);

-- Location: FF_X70_Y40_N23
\z80|i_tv80_core|mcycle[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|mcycle~9_combout\,
	ena => \z80|i_tv80_core|tstate[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|mcycle\(4));

-- Location: LCCOMB_X67_Y40_N30
\z80|i_tv80_core|i_mcode|Read_To_Reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Read_To_Reg~4_combout\ = (!\z80|i_tv80_core|mcycle\(2) & (!\z80|i_tv80_core|mcycle\(1) & ((\z80|i_tv80_core|mcycle\(3)) # (\z80|i_tv80_core|mcycle\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(3),
	datab => \z80|i_tv80_core|mcycle\(2),
	datac => \z80|i_tv80_core|mcycle\(1),
	datad => \z80|i_tv80_core|mcycle\(4),
	combout => \z80|i_tv80_core|i_mcode|Read_To_Reg~4_combout\);

-- Location: LCCOMB_X65_Y39_N6
\z80|i_tv80_core|i_mcode|MCycles~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~136_combout\ = (\z80|i_tv80_core|i_mcode|Read_To_Reg~4_combout\ & (!\z80|i_tv80_core|IR\(0) & (\z80|i_tv80_core|IR\(3) & \z80|i_tv80_core|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Read_To_Reg~4_combout\,
	datab => \z80|i_tv80_core|IR\(0),
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|IR\(4),
	combout => \z80|i_tv80_core|i_mcode|MCycles~136_combout\);

-- Location: LCCOMB_X65_Y39_N16
\z80|i_tv80_core|i_mcode|MCycles~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~83_combout\ = (!\z80|i_tv80_core|mcycle\(0) & !\z80|i_tv80_core|IR\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(0),
	datac => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|i_mcode|MCycles~83_combout\);

-- Location: LCCOMB_X65_Y39_N26
\z80|i_tv80_core|i_mcode|MCycles~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~87_combout\ = (\z80|i_tv80_core|IR\(0) & ((\z80|i_tv80_core|mcycle\(1) & (!\z80|i_tv80_core|IR\(4))) # (!\z80|i_tv80_core|mcycle\(1) & ((\z80|i_tv80_core|mcycle\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(4),
	datab => \z80|i_tv80_core|mcycle\(1),
	datac => \z80|i_tv80_core|mcycle\(2),
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|MCycles~87_combout\);

-- Location: LCCOMB_X65_Y39_N2
\z80|i_tv80_core|i_mcode|Mux5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Mux5~8_combout\ = (\z80|i_tv80_core|IR\(5) & !\z80|i_tv80_core|IR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(5),
	datac => \z80|i_tv80_core|IR\(1),
	combout => \z80|i_tv80_core|i_mcode|Mux5~8_combout\);

-- Location: LCCOMB_X65_Y39_N4
\z80|i_tv80_core|i_mcode|MCycles~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~88_combout\ = (\z80|i_tv80_core|i_mcode|Mux5~8_combout\ & ((\z80|i_tv80_core|i_mcode|MCycles~136_combout\) # ((\z80|i_tv80_core|i_mcode|MCycles~83_combout\ & \z80|i_tv80_core|i_mcode|MCycles~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|MCycles~136_combout\,
	datab => \z80|i_tv80_core|i_mcode|MCycles~83_combout\,
	datac => \z80|i_tv80_core|i_mcode|MCycles~87_combout\,
	datad => \z80|i_tv80_core|i_mcode|Mux5~8_combout\,
	combout => \z80|i_tv80_core|i_mcode|MCycles~88_combout\);

-- Location: LCCOMB_X63_Y41_N30
\z80|i_tv80_core|i_mcode|MCycles~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~89_combout\ = (\z80|i_tv80_core|i_mcode|MCycles~86_combout\ & (((\z80|i_tv80_core|i_mcode|MCycles~88_combout\) # (!\z80|i_tv80_core|IR\(6))))) # (!\z80|i_tv80_core|i_mcode|MCycles~86_combout\ & 
-- (\z80|i_tv80_core|i_mcode|Set_BusA_To~1_combout\ & (\z80|i_tv80_core|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Set_BusA_To~1_combout\,
	datab => \z80|i_tv80_core|i_mcode|MCycles~86_combout\,
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|i_mcode|MCycles~88_combout\,
	combout => \z80|i_tv80_core|i_mcode|MCycles~89_combout\);

-- Location: LCCOMB_X63_Y41_N6
\z80|i_tv80_core|i_mcode|Selector38~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector38~13_combout\ = (\z80|i_tv80_core|IR\(1) & (\z80|i_tv80_core|mcycle\(1) & !\z80|i_tv80_core|IR\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|IR\(1),
	datac => \z80|i_tv80_core|mcycle\(1),
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector38~13_combout\);

-- Location: LCCOMB_X63_Y41_N28
\z80|i_tv80_core|i_mcode|always0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|always0~2_combout\ = (\z80|i_tv80_core|mcycle\(1) & !\z80|i_tv80_core|mcycle\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \z80|i_tv80_core|mcycle\(1),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|always0~2_combout\);

-- Location: LCCOMB_X63_Y41_N10
\z80|i_tv80_core|i_mcode|MCycles~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~85_combout\ = (\z80|i_tv80_core|IR\(6) & (\z80|i_tv80_core|i_mcode|Selector38~13_combout\)) # (!\z80|i_tv80_core|IR\(6) & (((\z80|i_tv80_core|i_mcode|always0~2_combout\) # (!\z80|i_tv80_core|i_mcode|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector38~13_combout\,
	datab => \z80|i_tv80_core|i_mcode|Equal0~1_combout\,
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|i_mcode|always0~2_combout\,
	combout => \z80|i_tv80_core|i_mcode|MCycles~85_combout\);

-- Location: LCCOMB_X65_Y41_N6
\z80|i_tv80_core|i_mcode|Selector44~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector44~2_combout\ = (\z80|i_tv80_core|IR\(0) & (((!\z80|i_tv80_core|IR\(4) & !\z80|i_tv80_core|IR\(3))) # (!\z80|i_tv80_core|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(0),
	datab => \z80|i_tv80_core|IR\(4),
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|Selector44~2_combout\);

-- Location: LCCOMB_X65_Y41_N8
\z80|i_tv80_core|i_mcode|Selector135~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector135~1_combout\ = (\z80|i_tv80_core|mcycle\(1) & (!\z80|i_tv80_core|i_mcode|Equal0~0_combout\ & !\z80|i_tv80_core|IR\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(1),
	datab => \z80|i_tv80_core|i_mcode|Equal0~0_combout\,
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector135~1_combout\);

-- Location: LCCOMB_X65_Y41_N10
\z80|i_tv80_core|i_mcode|Selector134~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector134~1_combout\ = (\z80|i_tv80_core|IR\(1) & ((\z80|i_tv80_core|i_mcode|Selector44~2_combout\) # ((\z80|i_tv80_core|i_mcode|Selector135~1_combout\ & \z80|i_tv80_core|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector44~2_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector135~1_combout\,
	datac => \z80|i_tv80_core|IR\(1),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|Selector134~1_combout\);

-- Location: LCCOMB_X63_Y41_N24
\z80|i_tv80_core|i_mcode|Selector134~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector134~0_combout\ = (\z80|i_tv80_core|IR\(5) & (!\z80|i_tv80_core|IR\(1) & ((\z80|i_tv80_core|i_mcode|always0~2_combout\) # (!\z80|i_tv80_core|i_mcode|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(5),
	datab => \z80|i_tv80_core|i_mcode|always0~2_combout\,
	datac => \z80|i_tv80_core|i_mcode|Equal0~0_combout\,
	datad => \z80|i_tv80_core|IR\(1),
	combout => \z80|i_tv80_core|i_mcode|Selector134~0_combout\);

-- Location: LCCOMB_X63_Y41_N2
\z80|i_tv80_core|i_mcode|Selector134~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector134~2_combout\ = (\z80|i_tv80_core|IR\(6) & (\z80|i_tv80_core|i_mcode|Set_BusA_To~1_combout\)) # (!\z80|i_tv80_core|IR\(6) & (((\z80|i_tv80_core|i_mcode|Selector134~1_combout\) # 
-- (\z80|i_tv80_core|i_mcode|Selector134~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Set_BusA_To~1_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector134~1_combout\,
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|i_mcode|Selector134~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector134~2_combout\);

-- Location: LCCOMB_X63_Y41_N12
\z80|i_tv80_core|i_mcode|Selector134~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector134~3_combout\ = (\z80|i_tv80_core|ISet\(0)) # ((\z80|i_tv80_core|IR\(7) & (\z80|i_tv80_core|i_mcode|MCycles~85_combout\)) # (!\z80|i_tv80_core|IR\(7) & ((\z80|i_tv80_core|i_mcode|Selector134~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|MCycles~85_combout\,
	datab => \z80|i_tv80_core|ISet\(0),
	datac => \z80|i_tv80_core|IR\(7),
	datad => \z80|i_tv80_core|i_mcode|Selector134~2_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector134~3_combout\);

-- Location: LCCOMB_X63_Y41_N26
\z80|i_tv80_core|i_mcode|Selector134~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector134~4_combout\ = (\z80|i_tv80_core|IR\(2) & (((\z80|i_tv80_core|i_mcode|Selector134~3_combout\)))) # (!\z80|i_tv80_core|IR\(2) & (\z80|i_tv80_core|i_mcode|MCycles~89_combout\ & (!\z80|i_tv80_core|ISet\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|MCycles~89_combout\,
	datab => \z80|i_tv80_core|ISet\(0),
	datac => \z80|i_tv80_core|IR\(2),
	datad => \z80|i_tv80_core|i_mcode|Selector134~3_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector134~4_combout\);

-- Location: FF_X63_Y41_N27
\z80|i_tv80_core|RegAddrA_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|i_mcode|Selector134~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|RegAddrA_r\(1));

-- Location: LCCOMB_X65_Y37_N12
\z80|i_tv80_core|i_mcode|MCycles~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~46_combout\ = (\z80|i_tv80_core|IR\(7) & \z80|i_tv80_core|IR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \z80|i_tv80_core|IR\(7),
	datad => \z80|i_tv80_core|IR\(6),
	combout => \z80|i_tv80_core|i_mcode|MCycles~46_combout\);

-- Location: LCCOMB_X67_Y39_N16
\z80|i_tv80_core|i_mcode|MCycles~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~59_combout\ = (!\z80|i_tv80_core|IR\(1) & (\z80|i_tv80_core|i_mcode|MCycles~46_combout\ & ((\z80|i_tv80_core|IR\(0)) # (!\z80|i_tv80_core|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|IR\(0),
	datac => \z80|i_tv80_core|i_mcode|MCycles~46_combout\,
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|MCycles~59_combout\);

-- Location: LCCOMB_X68_Y37_N10
\z80|i_tv80_core|Equal27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Equal27~0_combout\ = (!\z80|i_tv80_core|mcycle\(1) & !\z80|i_tv80_core|mcycle\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|mcycle\(1),
	datac => \z80|i_tv80_core|mcycle\(2),
	combout => \z80|i_tv80_core|Equal27~0_combout\);

-- Location: LCCOMB_X67_Y39_N20
\z80|i_tv80_core|i_mcode|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector28~0_combout\ = (!\z80|i_tv80_core|IR\(5) & (\z80|i_tv80_core|i_mcode|MCycles~59_combout\ & (!\z80|i_tv80_core|Equal27~0_combout\ & !\z80|i_tv80_core|mcycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(5),
	datab => \z80|i_tv80_core|i_mcode|MCycles~59_combout\,
	datac => \z80|i_tv80_core|Equal27~0_combout\,
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector28~0_combout\);

-- Location: LCCOMB_X66_Y41_N20
\z80|i_tv80_core|i_mcode|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector27~0_combout\ = (\z80|i_tv80_core|i_mcode|MCycles~46_combout\ & (\z80|i_tv80_core|i_mcode|MCycles~57_combout\ & (!\z80|i_tv80_core|IR\(3) & !\z80|i_tv80_core|mcycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|MCycles~46_combout\,
	datab => \z80|i_tv80_core|i_mcode|MCycles~57_combout\,
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector27~0_combout\);

-- Location: LCCOMB_X66_Y41_N0
\z80|i_tv80_core|i_mcode|Selector27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector27~2_combout\ = (\z80|i_tv80_core|IR\(1) & (!\z80|i_tv80_core|IR\(7) & !\z80|i_tv80_core|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|IR\(1),
	datac => \z80|i_tv80_core|IR\(7),
	datad => \z80|i_tv80_core|IR\(6),
	combout => \z80|i_tv80_core|i_mcode|Selector27~2_combout\);

-- Location: LCCOMB_X68_Y39_N24
\z80|i_tv80_core|i_mcode|Decoder1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Decoder1~0_combout\ = (\z80|i_tv80_core|IR\(3) & \z80|i_tv80_core|IR\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|IR\(4),
	combout => \z80|i_tv80_core|i_mcode|Decoder1~0_combout\);

-- Location: LCCOMB_X66_Y41_N14
\z80|i_tv80_core|i_mcode|Selector27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector27~1_combout\ = (\z80|i_tv80_core|IR\(0)) # ((\z80|i_tv80_core|mcycle\(1) & ((\z80|i_tv80_core|i_mcode|Decoder1~0_combout\) # (!\z80|i_tv80_core|mcycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(0),
	datab => \z80|i_tv80_core|mcycle\(1),
	datac => \z80|i_tv80_core|i_mcode|Decoder1~0_combout\,
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector27~1_combout\);

-- Location: LCCOMB_X66_Y41_N26
\z80|i_tv80_core|i_mcode|Selector27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector27~3_combout\ = (\z80|i_tv80_core|IR\(5) & ((\z80|i_tv80_core|i_mcode|Selector27~0_combout\) # ((\z80|i_tv80_core|i_mcode|Selector27~2_combout\ & \z80|i_tv80_core|i_mcode|Selector27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector27~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector27~2_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector27~1_combout\,
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|Selector27~3_combout\);

-- Location: LCCOMB_X67_Y37_N20
\z80|i_tv80_core|i_mcode|Selector28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector28~1_combout\ = (\z80|i_tv80_core|i_mcode|Selector29~3_combout\) # ((!\z80|i_tv80_core|IR\(2) & ((\z80|i_tv80_core|i_mcode|Selector28~0_combout\) # (\z80|i_tv80_core|i_mcode|Selector27~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector29~3_combout\,
	datab => \z80|i_tv80_core|IR\(2),
	datac => \z80|i_tv80_core|i_mcode|Selector28~0_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector27~3_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector28~1_combout\);

-- Location: LCCOMB_X67_Y39_N18
\z80|i_tv80_core|i_mcode|Selector27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector27~4_combout\ = (!\z80|i_tv80_core|IR\(5) & ((\z80|i_tv80_core|i_mcode|MCycles~59_combout\) # ((\z80|i_tv80_core|IR\(0) & \z80|i_tv80_core|i_mcode|Decoder2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(0),
	datab => \z80|i_tv80_core|i_mcode|MCycles~59_combout\,
	datac => \z80|i_tv80_core|i_mcode|Decoder2~9_combout\,
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|Selector27~4_combout\);

-- Location: LCCOMB_X67_Y37_N24
\z80|i_tv80_core|i_mcode|MCycles~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~58_combout\ = (\z80|i_tv80_core|IR\(7) & (((!\z80|i_tv80_core|Equal27~0_combout\ & !\z80|i_tv80_core|mcycle\(0))))) # (!\z80|i_tv80_core|IR\(7) & (\z80|i_tv80_core|IR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|IR\(7),
	datac => \z80|i_tv80_core|Equal27~0_combout\,
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|MCycles~58_combout\);

-- Location: LCCOMB_X67_Y37_N2
\z80|i_tv80_core|i_mcode|Selector27~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector27~5_combout\ = (!\z80|i_tv80_core|IR\(2) & ((\z80|i_tv80_core|i_mcode|Selector27~3_combout\) # ((\z80|i_tv80_core|i_mcode|Selector27~4_combout\ & \z80|i_tv80_core|i_mcode|MCycles~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|i_mcode|Selector27~3_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector27~4_combout\,
	datad => \z80|i_tv80_core|i_mcode|MCycles~58_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector27~5_combout\);

-- Location: LCCOMB_X67_Y37_N12
\z80|i_tv80_core|always4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|always4~0_combout\ = (!\z80|i_tv80_core|ISet\(0) & ((\z80|i_tv80_core|i_mcode|Selector29~3_combout\) # (\z80|i_tv80_core|i_mcode|Selector27~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector29~3_combout\,
	datac => \z80|i_tv80_core|ISet\(0),
	datad => \z80|i_tv80_core|i_mcode|Selector27~5_combout\,
	combout => \z80|i_tv80_core|always4~0_combout\);

-- Location: LCCOMB_X67_Y37_N4
\z80|i_tv80_core|RegAddrA[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|RegAddrA[0]~5_combout\ = (!\z80|i_tv80_core|tstate\(2) & (((!\z80|i_tv80_core|mcycle\(0)) # (!\z80|i_tv80_core|tstate\(3))) # (!\z80|i_tv80_core|always4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|always4~0_combout\,
	datab => \z80|i_tv80_core|tstate\(2),
	datac => \z80|i_tv80_core|tstate\(3),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|RegAddrA[0]~5_combout\);

-- Location: LCCOMB_X67_Y37_N14
\z80|i_tv80_core|always4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|always4~1_combout\ = (\z80|i_tv80_core|tstate\(3) & \z80|i_tv80_core|mcycle\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \z80|i_tv80_core|tstate\(3),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|always4~1_combout\);

-- Location: LCCOMB_X67_Y37_N6
\z80|i_tv80_core|RegAddrA[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|RegAddrA[1]~3_combout\ = (\z80|i_tv80_core|always4~0_combout\ & ((\z80|i_tv80_core|always4~1_combout\) # ((!\z80|i_tv80_core|ISet\(0) & \z80|i_tv80_core|tstate\(2))))) # (!\z80|i_tv80_core|always4~0_combout\ & (!\z80|i_tv80_core|ISet\(0) 
-- & ((\z80|i_tv80_core|tstate\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|always4~0_combout\,
	datab => \z80|i_tv80_core|ISet\(0),
	datac => \z80|i_tv80_core|always4~1_combout\,
	datad => \z80|i_tv80_core|tstate\(2),
	combout => \z80|i_tv80_core|RegAddrA[1]~3_combout\);

-- Location: LCCOMB_X67_Y37_N16
\z80|i_tv80_core|RegAddrA[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|RegAddrA[1]~4_combout\ = (\z80|i_tv80_core|RegAddrA_r\(1) & ((\z80|i_tv80_core|RegAddrA[0]~5_combout\) # ((\z80|i_tv80_core|i_mcode|Selector28~1_combout\ & \z80|i_tv80_core|RegAddrA[1]~3_combout\)))) # (!\z80|i_tv80_core|RegAddrA_r\(1) & 
-- (\z80|i_tv80_core|i_mcode|Selector28~1_combout\ & ((\z80|i_tv80_core|RegAddrA[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrA_r\(1),
	datab => \z80|i_tv80_core|i_mcode|Selector28~1_combout\,
	datac => \z80|i_tv80_core|RegAddrA[0]~5_combout\,
	datad => \z80|i_tv80_core|RegAddrA[1]~3_combout\,
	combout => \z80|i_tv80_core|RegAddrA[1]~4_combout\);

-- Location: LCCOMB_X61_Y41_N16
\z80|i_tv80_core|i_mcode|MCycles~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~81_combout\ = (!\z80|i_tv80_core|IR\(3) & (\z80|i_tv80_core|IR\(4) & (\z80|i_tv80_core|i_mcode|MCycles~57_combout\ & !\z80|i_tv80_core|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(3),
	datab => \z80|i_tv80_core|IR\(4),
	datac => \z80|i_tv80_core|i_mcode|MCycles~57_combout\,
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|MCycles~81_combout\);

-- Location: LCCOMB_X66_Y41_N22
\z80|i_tv80_core|i_mcode|MCycles~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~82_combout\ = (\z80|i_tv80_core|IR\(7) & (((\z80|i_tv80_core|i_mcode|Set_BusB_To~0_combout\) # (\z80|i_tv80_core|IR\(6))))) # (!\z80|i_tv80_core|IR\(7) & (\z80|i_tv80_core|i_mcode|MCycles~81_combout\ & 
-- ((!\z80|i_tv80_core|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(7),
	datab => \z80|i_tv80_core|i_mcode|MCycles~81_combout\,
	datac => \z80|i_tv80_core|i_mcode|Set_BusB_To~0_combout\,
	datad => \z80|i_tv80_core|IR\(6),
	combout => \z80|i_tv80_core|i_mcode|MCycles~82_combout\);

-- Location: LCCOMB_X65_Y41_N20
\z80|i_tv80_core|i_mcode|Set_BusA_To~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Set_BusA_To~0_combout\ = (\z80|i_tv80_core|IR\(4) & (!\z80|i_tv80_core|i_mcode|Equal0~0_combout\ & ((\z80|i_tv80_core|mcycle\(1)) # (!\z80|i_tv80_core|i_mcode|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(1),
	datab => \z80|i_tv80_core|IR\(4),
	datac => \z80|i_tv80_core|i_mcode|Equal0~1_combout\,
	datad => \z80|i_tv80_core|i_mcode|Equal0~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|Set_BusA_To~0_combout\);

-- Location: LCCOMB_X66_Y41_N12
\z80|i_tv80_core|i_mcode|MCycles~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~134_combout\ = (\z80|i_tv80_core|IR\(4) & (\z80|i_tv80_core|i_mcode|MCycles~57_combout\ & (!\z80|i_tv80_core|IR\(3) & !\z80|i_tv80_core|mcycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(4),
	datab => \z80|i_tv80_core|i_mcode|MCycles~57_combout\,
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|MCycles~134_combout\);

-- Location: LCCOMB_X66_Y41_N24
\z80|i_tv80_core|i_mcode|MCycles~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~84_combout\ = (\z80|i_tv80_core|i_mcode|MCycles~82_combout\ & (((\z80|i_tv80_core|i_mcode|MCycles~134_combout\) # (!\z80|i_tv80_core|IR\(6))))) # (!\z80|i_tv80_core|i_mcode|MCycles~82_combout\ & 
-- (\z80|i_tv80_core|i_mcode|Set_BusA_To~0_combout\ & ((\z80|i_tv80_core|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|MCycles~82_combout\,
	datab => \z80|i_tv80_core|i_mcode|Set_BusA_To~0_combout\,
	datac => \z80|i_tv80_core|i_mcode|MCycles~134_combout\,
	datad => \z80|i_tv80_core|IR\(6),
	combout => \z80|i_tv80_core|i_mcode|MCycles~84_combout\);

-- Location: LCCOMB_X63_Y39_N28
\z80|i_tv80_core|i_mcode|Selector135~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector135~0_combout\ = (\z80|i_tv80_core|ISet\(0) & (((\z80|i_tv80_core|IR\(1))))) # (!\z80|i_tv80_core|ISet\(0) & (\z80|i_tv80_core|i_mcode|MCycles~84_combout\ & (!\z80|i_tv80_core|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|MCycles~84_combout\,
	datab => \z80|i_tv80_core|IR\(2),
	datac => \z80|i_tv80_core|ISet\(0),
	datad => \z80|i_tv80_core|IR\(1),
	combout => \z80|i_tv80_core|i_mcode|Selector135~0_combout\);

-- Location: LCCOMB_X65_Y41_N4
\z80|i_tv80_core|i_mcode|Selector149~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector149~3_combout\ = (!\z80|i_tv80_core|IR\(1) & (((!\z80|i_tv80_core|mcycle\(0) & \z80|i_tv80_core|mcycle\(1))) # (!\z80|i_tv80_core|i_mcode|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|i_mcode|Equal0~0_combout\,
	datac => \z80|i_tv80_core|mcycle\(0),
	datad => \z80|i_tv80_core|mcycle\(1),
	combout => \z80|i_tv80_core|i_mcode|Selector149~3_combout\);

-- Location: LCCOMB_X66_Y38_N26
\z80|i_tv80_core|i_mcode|Selector135~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector135~2_combout\ = (\z80|i_tv80_core|IR\(1) & ((\z80|i_tv80_core|i_mcode|Selector44~2_combout\) # ((\z80|i_tv80_core|i_mcode|Selector135~1_combout\ & \z80|i_tv80_core|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector135~1_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector44~2_combout\,
	datac => \z80|i_tv80_core|IR\(1),
	datad => \z80|i_tv80_core|IR\(4),
	combout => \z80|i_tv80_core|i_mcode|Selector135~2_combout\);

-- Location: LCCOMB_X66_Y38_N12
\z80|i_tv80_core|i_mcode|Selector135~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector135~3_combout\ = (\z80|i_tv80_core|i_mcode|Selector135~2_combout\) # ((\z80|i_tv80_core|i_mcode|Selector149~3_combout\ & (!\z80|i_tv80_core|ISet\(0) & \z80|i_tv80_core|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector149~3_combout\,
	datab => \z80|i_tv80_core|ISet\(0),
	datac => \z80|i_tv80_core|i_mcode|Selector135~2_combout\,
	datad => \z80|i_tv80_core|IR\(4),
	combout => \z80|i_tv80_core|i_mcode|Selector135~3_combout\);

-- Location: LCCOMB_X63_Y41_N8
\z80|i_tv80_core|i_mcode|Selector135~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector135~4_combout\ = (\z80|i_tv80_core|IR\(6) & (((!\z80|i_tv80_core|ISet\(0) & \z80|i_tv80_core|i_mcode|Set_BusA_To~0_combout\)))) # (!\z80|i_tv80_core|IR\(6) & (\z80|i_tv80_core|i_mcode|Selector135~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector135~3_combout\,
	datab => \z80|i_tv80_core|ISet\(0),
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|i_mcode|Set_BusA_To~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector135~4_combout\);

-- Location: LCCOMB_X63_Y41_N20
\z80|i_tv80_core|i_mcode|Selector135~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector135~5_combout\ = (\z80|i_tv80_core|IR\(7) & (!\z80|i_tv80_core|ISet\(0) & ((\z80|i_tv80_core|i_mcode|MCycles~85_combout\)))) # (!\z80|i_tv80_core|IR\(7) & (((\z80|i_tv80_core|i_mcode|Selector135~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(7),
	datab => \z80|i_tv80_core|ISet\(0),
	datac => \z80|i_tv80_core|i_mcode|Selector135~4_combout\,
	datad => \z80|i_tv80_core|i_mcode|MCycles~85_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector135~5_combout\);

-- Location: LCCOMB_X63_Y35_N10
\z80|i_tv80_core|i_mcode|Selector135~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector135~6_combout\ = (\z80|i_tv80_core|i_mcode|Selector135~0_combout\) # ((\z80|i_tv80_core|i_mcode|Selector135~5_combout\ & \z80|i_tv80_core|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector135~0_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector135~5_combout\,
	datad => \z80|i_tv80_core|IR\(2),
	combout => \z80|i_tv80_core|i_mcode|Selector135~6_combout\);

-- Location: LCCOMB_X66_Y34_N0
\z80|i_tv80_core|RegAddrA_r[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|RegAddrA_r[0]~feeder_combout\ = \z80|i_tv80_core|i_mcode|Selector135~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \z80|i_tv80_core|i_mcode|Selector135~6_combout\,
	combout => \z80|i_tv80_core|RegAddrA_r[0]~feeder_combout\);

-- Location: FF_X66_Y34_N1
\z80|i_tv80_core|RegAddrA_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|RegAddrA_r[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|RegAddrA_r\(0));

-- Location: LCCOMB_X67_Y37_N0
\z80|i_tv80_core|i_mcode|Selector29~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector29~4_combout\ = (\z80|i_tv80_core|IR\(4) & (\z80|i_tv80_core|IR\(1) & (\z80|i_tv80_core|IR\(0) & \z80|i_tv80_core|i_mcode|Decoder2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(4),
	datab => \z80|i_tv80_core|IR\(1),
	datac => \z80|i_tv80_core|IR\(0),
	datad => \z80|i_tv80_core|i_mcode|Decoder2~9_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector29~4_combout\);

-- Location: LCCOMB_X67_Y37_N22
\z80|i_tv80_core|i_mcode|MCycles~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~127_combout\ = (\z80|i_tv80_core|IR\(6) & (!\z80|i_tv80_core|IR\(1) & (!\z80|i_tv80_core|Equal27~0_combout\ & \z80|i_tv80_core|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(6),
	datab => \z80|i_tv80_core|IR\(1),
	datac => \z80|i_tv80_core|Equal27~0_combout\,
	datad => \z80|i_tv80_core|IR\(7),
	combout => \z80|i_tv80_core|i_mcode|MCycles~127_combout\);

-- Location: LCCOMB_X68_Y38_N30
\z80|i_tv80_core|i_mcode|MCycles~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~54_combout\ = (\z80|i_tv80_core|IR\(0) & !\z80|i_tv80_core|IR\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \z80|i_tv80_core|IR\(0),
	datad => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|i_mcode|MCycles~54_combout\);

-- Location: LCCOMB_X66_Y37_N12
\z80|i_tv80_core|i_mcode|Selector29~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector29~5_combout\ = (\z80|i_tv80_core|i_mcode|MCycles~127_combout\ & (!\z80|i_tv80_core|mcycle\(0) & ((\z80|i_tv80_core|i_mcode|MCycles~54_combout\) # (!\z80|i_tv80_core|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(5),
	datab => \z80|i_tv80_core|i_mcode|MCycles~127_combout\,
	datac => \z80|i_tv80_core|i_mcode|MCycles~54_combout\,
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector29~5_combout\);

-- Location: LCCOMB_X67_Y37_N18
\z80|i_tv80_core|i_mcode|Selector29~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector29~6_combout\ = (\z80|i_tv80_core|i_mcode|Selector29~3_combout\) # ((!\z80|i_tv80_core|IR\(2) & ((\z80|i_tv80_core|i_mcode|Selector29~4_combout\) # (\z80|i_tv80_core|i_mcode|Selector29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector29~3_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector29~4_combout\,
	datac => \z80|i_tv80_core|IR\(2),
	datad => \z80|i_tv80_core|i_mcode|Selector29~5_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector29~6_combout\);

-- Location: LCCOMB_X66_Y33_N24
\z80|i_tv80_core|RegAddrA[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|RegAddrA[0]~2_combout\ = (\z80|i_tv80_core|RegAddrA[0]~5_combout\ & (\z80|i_tv80_core|RegAddrA_r\(0))) # (!\z80|i_tv80_core|RegAddrA[0]~5_combout\ & (((!\z80|i_tv80_core|ISet\(0) & \z80|i_tv80_core|i_mcode|Selector29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrA[0]~5_combout\,
	datab => \z80|i_tv80_core|RegAddrA_r\(0),
	datac => \z80|i_tv80_core|ISet\(0),
	datad => \z80|i_tv80_core|i_mcode|Selector29~6_combout\,
	combout => \z80|i_tv80_core|RegAddrA[0]~2_combout\);

-- Location: LCCOMB_X63_Y38_N6
\z80|i_tv80_core|i_mcode|Selector49~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector49~3_combout\ = (\z80|i_tv80_core|mcycle\(1) & (((\z80|i_tv80_core|IR\(4)) # (!\z80|i_tv80_core|mcycle\(0))) # (!\z80|i_tv80_core|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(5),
	datab => \z80|i_tv80_core|mcycle\(1),
	datac => \z80|i_tv80_core|IR\(4),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector49~3_combout\);

-- Location: LCCOMB_X67_Y38_N2
\z80|i_tv80_core|i_mcode|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|always0~0_combout\ = (!\z80|i_tv80_core|mcycle\(1) & \z80|i_tv80_core|mcycle\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \z80|i_tv80_core|mcycle\(1),
	datad => \z80|i_tv80_core|mcycle\(2),
	combout => \z80|i_tv80_core|i_mcode|always0~0_combout\);

-- Location: LCCOMB_X70_Y40_N30
\z80|i_tv80_core|i_mcode|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|always0~1_combout\ = (!\z80|i_tv80_core|mcycle\(1) & (\z80|i_tv80_core|mcycle\(3) & !\z80|i_tv80_core|mcycle\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|mcycle\(1),
	datac => \z80|i_tv80_core|mcycle\(3),
	datad => \z80|i_tv80_core|mcycle\(2),
	combout => \z80|i_tv80_core|i_mcode|always0~1_combout\);

-- Location: LCCOMB_X67_Y38_N24
\z80|i_tv80_core|i_mcode|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Mux5~4_combout\ = (\z80|i_tv80_core|IR\(1) & ((\z80|i_tv80_core|IR\(3) & (\z80|i_tv80_core|i_mcode|always0~1_combout\)) # (!\z80|i_tv80_core|IR\(3) & ((\z80|i_tv80_core|i_mcode|always0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|always0~1_combout\,
	datab => \z80|i_tv80_core|IR\(1),
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|i_mcode|always0~2_combout\,
	combout => \z80|i_tv80_core|i_mcode|Mux5~4_combout\);

-- Location: LCCOMB_X66_Y38_N8
\z80|i_tv80_core|i_mcode|Selector49~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector49~2_combout\ = (\z80|i_tv80_core|i_mcode|Mux5~4_combout\) # ((\z80|i_tv80_core|i_mcode|always0~0_combout\ & (!\z80|i_tv80_core|IR\(3) & !\z80|i_tv80_core|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|always0~0_combout\,
	datab => \z80|i_tv80_core|IR\(3),
	datac => \z80|i_tv80_core|IR\(1),
	datad => \z80|i_tv80_core|i_mcode|Mux5~4_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector49~2_combout\);

-- Location: LCCOMB_X63_Y38_N14
\z80|i_tv80_core|i_mcode|Selector38~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector38~6_combout\ = (!\z80|i_tv80_core|IR\(0) & (\z80|i_tv80_core|IR\(7) & \z80|i_tv80_core|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(0),
	datab => \z80|i_tv80_core|IR\(7),
	datac => \z80|i_tv80_core|IR\(6),
	combout => \z80|i_tv80_core|i_mcode|Selector38~6_combout\);

-- Location: LCCOMB_X65_Y38_N14
\z80|i_tv80_core|i_mcode|Selector49~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector49~6_combout\ = (\z80|i_tv80_core|IR\(4) & (\z80|i_tv80_core|i_mcode|Selector49~2_combout\ & (\z80|i_tv80_core|i_mcode|Selector38~6_combout\ & \z80|i_tv80_core|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(4),
	datab => \z80|i_tv80_core|i_mcode|Selector49~2_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector38~6_combout\,
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|Selector49~6_combout\);

-- Location: LCCOMB_X66_Y40_N2
\z80|i_tv80_core|i_mcode|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Equal0~2_combout\ = (\z80|i_tv80_core|IR\(1) & !\z80|i_tv80_core|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \z80|i_tv80_core|IR\(1),
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|Equal0~2_combout\);

-- Location: LCCOMB_X65_Y38_N30
\z80|i_tv80_core|i_mcode|Selector49~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector49~4_combout\ = (!\z80|i_tv80_core|IR\(7) & (\z80|i_tv80_core|i_mcode|Equal0~2_combout\ & (\z80|i_tv80_core|IR\(3) & !\z80|i_tv80_core|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(7),
	datab => \z80|i_tv80_core|i_mcode|Equal0~2_combout\,
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|IR\(6),
	combout => \z80|i_tv80_core|i_mcode|Selector49~4_combout\);

-- Location: LCCOMB_X65_Y38_N0
\z80|i_tv80_core|i_mcode|Selector49~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector49~5_combout\ = (!\z80|i_tv80_core|IR\(2) & ((\z80|i_tv80_core|i_mcode|Selector49~6_combout\) # ((\z80|i_tv80_core|i_mcode|Selector49~3_combout\ & \z80|i_tv80_core|i_mcode|Selector49~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector49~3_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector49~6_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector49~4_combout\,
	datad => \z80|i_tv80_core|IR\(2),
	combout => \z80|i_tv80_core|i_mcode|Selector49~5_combout\);

-- Location: LCCOMB_X65_Y34_N2
\z80|i_tv80_core|Read_To_Reg_r[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Read_To_Reg_r[3]~6_combout\ = (\KEY[2]~input_o\ & (!\z80|i_tv80_core|Mux1~2_combout\ & ((\z80|i_tv80_core|ISet\(0)) # (!\z80|i_tv80_core|i_mcode|Selector49~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ISet\(0),
	datab => \z80|i_tv80_core|i_mcode|Selector49~5_combout\,
	datac => \KEY[2]~input_o\,
	datad => \z80|i_tv80_core|Mux1~2_combout\,
	combout => \z80|i_tv80_core|Read_To_Reg_r[3]~6_combout\);

-- Location: LCCOMB_X66_Y34_N2
\z80|i_tv80_core|Read_To_Reg_r~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Read_To_Reg_r~11_combout\ = (\z80|i_tv80_core|Read_To_Reg_r[3]~6_combout\ & (((\z80|i_tv80_core|i_mcode|Selector135~6_combout\)))) # (!\z80|i_tv80_core|Read_To_Reg_r[3]~6_combout\ & (\KEY[2]~input_o\ & 
-- ((!\z80|i_tv80_core|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datab => \z80|i_tv80_core|i_mcode|Selector135~6_combout\,
	datac => \z80|i_tv80_core|Mux1~2_combout\,
	datad => \z80|i_tv80_core|Read_To_Reg_r[3]~6_combout\,
	combout => \z80|i_tv80_core|Read_To_Reg_r~11_combout\);

-- Location: FF_X66_Y34_N3
\z80|i_tv80_core|Read_To_Reg_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|Read_To_Reg_r~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|Read_To_Reg_r\(1));

-- Location: LCCOMB_X67_Y38_N6
\z80|i_tv80_core|i_mcode|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Equal0~3_combout\ = (\z80|i_tv80_core|IR\(5) & \z80|i_tv80_core|IR\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|IR\(5),
	datac => \z80|i_tv80_core|IR\(4),
	combout => \z80|i_tv80_core|i_mcode|Equal0~3_combout\);

-- Location: LCCOMB_X67_Y38_N28
\z80|i_tv80_core|i_mcode|Selector133~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector133~1_combout\ = (\z80|i_tv80_core|Equal27~0_combout\ & (\z80|i_tv80_core|i_mcode|always0~2_combout\ & (\z80|i_tv80_core|i_mcode|MCycles~46_combout\))) # (!\z80|i_tv80_core|Equal27~0_combout\ & 
-- ((\z80|i_tv80_core|i_mcode|Decoder2~9_combout\) # ((\z80|i_tv80_core|i_mcode|always0~2_combout\ & \z80|i_tv80_core|i_mcode|MCycles~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Equal27~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|always0~2_combout\,
	datac => \z80|i_tv80_core|i_mcode|MCycles~46_combout\,
	datad => \z80|i_tv80_core|i_mcode|Decoder2~9_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector133~1_combout\);

-- Location: LCCOMB_X68_Y38_N12
\z80|i_tv80_core|i_mcode|Selector133~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector133~2_combout\ = (\z80|i_tv80_core|i_mcode|Equal0~3_combout\ & (\z80|i_tv80_core|i_mcode|Selector133~1_combout\ & (\z80|i_tv80_core|i_mcode|MCycles~54_combout\ & !\z80|i_tv80_core|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Equal0~3_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector133~1_combout\,
	datac => \z80|i_tv80_core|i_mcode|MCycles~54_combout\,
	datad => \z80|i_tv80_core|IR\(1),
	combout => \z80|i_tv80_core|i_mcode|Selector133~2_combout\);

-- Location: LCCOMB_X66_Y41_N16
\z80|i_tv80_core|i_mcode|Decoder2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Decoder2~8_combout\ = (\z80|i_tv80_core|IR\(3) & !\z80|i_tv80_core|IR\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|IR\(4),
	combout => \z80|i_tv80_core|i_mcode|Decoder2~8_combout\);

-- Location: LCCOMB_X65_Y39_N8
\z80|i_tv80_core|i_mcode|MCycles~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~53_combout\ = (\z80|i_tv80_core|IR\(5) & !\z80|i_tv80_core|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(5),
	datac => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|MCycles~53_combout\);

-- Location: LCCOMB_X68_Y41_N26
\z80|i_tv80_core|i_mcode|MCycles~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~110_combout\ = (!\z80|i_tv80_core|IR\(1) & (\z80|i_tv80_core|i_mcode|Decoder2~8_combout\ & (\z80|i_tv80_core|i_mcode|MCycles~53_combout\ & \z80|i_tv80_core|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|i_mcode|Decoder2~8_combout\,
	datac => \z80|i_tv80_core|i_mcode|MCycles~53_combout\,
	datad => \z80|i_tv80_core|IR\(6),
	combout => \z80|i_tv80_core|i_mcode|MCycles~110_combout\);

-- Location: LCCOMB_X68_Y38_N2
\z80|i_tv80_core|i_mcode|Selector133~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector133~0_combout\ = (\z80|i_tv80_core|IR\(3) & (\z80|i_tv80_core|IR\(7) & (\z80|i_tv80_core|i_mcode|MCycles~110_combout\ & !\z80|i_tv80_core|Equal27~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(3),
	datab => \z80|i_tv80_core|IR\(7),
	datac => \z80|i_tv80_core|i_mcode|MCycles~110_combout\,
	datad => \z80|i_tv80_core|Equal27~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector133~0_combout\);

-- Location: LCCOMB_X68_Y38_N6
\z80|i_tv80_core|i_mcode|Selector133~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector133~3_combout\ = (!\z80|i_tv80_core|ISet\(0) & (!\z80|i_tv80_core|IR\(2) & ((\z80|i_tv80_core|i_mcode|Selector133~2_combout\) # (\z80|i_tv80_core|i_mcode|Selector133~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector133~2_combout\,
	datab => \z80|i_tv80_core|ISet\(0),
	datac => \z80|i_tv80_core|IR\(2),
	datad => \z80|i_tv80_core|i_mcode|Selector133~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector133~3_combout\);

-- Location: LCCOMB_X66_Y34_N12
\z80|i_tv80_core|Read_To_Reg_r~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Read_To_Reg_r~7_combout\ = (\z80|i_tv80_core|i_mcode|Selector133~3_combout\ & \z80|i_tv80_core|Read_To_Reg_r[3]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector133~3_combout\,
	datad => \z80|i_tv80_core|Read_To_Reg_r[3]~6_combout\,
	combout => \z80|i_tv80_core|Read_To_Reg_r~7_combout\);

-- Location: FF_X66_Y34_N13
\z80|i_tv80_core|Read_To_Reg_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|Read_To_Reg_r~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|Read_To_Reg_r\(3));

-- Location: LCCOMB_X67_Y36_N6
\z80|i_tv80_core|i_mcode|always0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|always0~3_combout\ = (\z80|i_tv80_core|mcycle\(1) & (!\z80|i_tv80_core|mcycle\(0) & !\z80|i_tv80_core|mcycle\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(1),
	datab => \z80|i_tv80_core|mcycle\(0),
	datad => \z80|i_tv80_core|mcycle\(6),
	combout => \z80|i_tv80_core|i_mcode|always0~3_combout\);

-- Location: LCCOMB_X67_Y36_N0
\z80|i_tv80_core|i_mcode|Selector62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector62~0_combout\ = (!\z80|i_tv80_core|i_mcode|Selector63~0_combout\ & ((\z80|i_tv80_core|i_mcode|Equal0~1_combout\ & (\z80|i_tv80_core|i_mcode|always0~3_combout\)) # (!\z80|i_tv80_core|i_mcode|Equal0~1_combout\ & 
-- ((\z80|i_tv80_core|mcycle\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|always0~3_combout\,
	datab => \z80|i_tv80_core|i_mcode|Equal0~1_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector63~0_combout\,
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector62~0_combout\);

-- Location: LCCOMB_X65_Y37_N16
\z80|i_tv80_core|i_mcode|Set_BusA_To~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Set_BusA_To~2_combout\ = (!\z80|i_tv80_core|i_mcode|Equal0~0_combout\ & ((\z80|i_tv80_core|mcycle\(1)) # (!\z80|i_tv80_core|i_mcode|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Equal0~0_combout\,
	datac => \z80|i_tv80_core|mcycle\(1),
	datad => \z80|i_tv80_core|i_mcode|Equal0~1_combout\,
	combout => \z80|i_tv80_core|i_mcode|Set_BusA_To~2_combout\);

-- Location: LCCOMB_X66_Y37_N10
\z80|i_tv80_core|i_mcode|MCycles~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~133_combout\ = (!\z80|i_tv80_core|IR\(1) & (\z80|i_tv80_core|IR\(0) & (!\z80|i_tv80_core|IR\(6) & !\z80|i_tv80_core|Equal27~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|IR\(0),
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|Equal27~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|MCycles~133_combout\);

-- Location: LCCOMB_X66_Y37_N28
\z80|i_tv80_core|i_mcode|MCycles~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~125_combout\ = (\z80|i_tv80_core|IR\(6) & (\z80|i_tv80_core|i_mcode|Set_BusA_To~2_combout\)) # (!\z80|i_tv80_core|IR\(6) & ((\z80|i_tv80_core|i_mcode|MCycles~133_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Set_BusA_To~2_combout\,
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|i_mcode|MCycles~133_combout\,
	combout => \z80|i_tv80_core|i_mcode|MCycles~125_combout\);

-- Location: LCCOMB_X66_Y41_N18
\z80|i_tv80_core|i_mcode|MCycles~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~122_combout\ = (\z80|i_tv80_core|i_mcode|MCycles~57_combout\ & (!\z80|i_tv80_core|IR\(3) & !\z80|i_tv80_core|mcycle\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|i_mcode|MCycles~57_combout\,
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|MCycles~122_combout\);

-- Location: LCCOMB_X66_Y39_N16
\z80|i_tv80_core|i_mcode|MCycles~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~112_combout\ = (!\z80|i_tv80_core|IR\(0) & (!\z80|i_tv80_core|IR\(1) & (\z80|i_tv80_core|IR\(3) & \z80|i_tv80_core|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(0),
	datab => \z80|i_tv80_core|IR\(1),
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|MCycles~112_combout\);

-- Location: LCCOMB_X66_Y39_N20
\z80|i_tv80_core|i_mcode|MCycles~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~123_combout\ = (\z80|i_tv80_core|i_mcode|MCycles~112_combout\ & ((\z80|i_tv80_core|IR\(4) & ((\z80|i_tv80_core|i_mcode|Read_To_Reg~4_combout\))) # (!\z80|i_tv80_core|IR\(4) & (!\z80|i_tv80_core|Equal27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|MCycles~112_combout\,
	datab => \z80|i_tv80_core|Equal27~0_combout\,
	datac => \z80|i_tv80_core|i_mcode|Read_To_Reg~4_combout\,
	datad => \z80|i_tv80_core|IR\(4),
	combout => \z80|i_tv80_core|i_mcode|MCycles~123_combout\);

-- Location: LCCOMB_X66_Y37_N26
\z80|i_tv80_core|i_mcode|MCycles~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~124_combout\ = (\z80|i_tv80_core|IR\(6) & ((\z80|i_tv80_core|i_mcode|MCycles~122_combout\) # ((\z80|i_tv80_core|i_mcode|MCycles~123_combout\)))) # (!\z80|i_tv80_core|IR\(6) & 
-- (((\z80|i_tv80_core|i_mcode|Set_BusB_To~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(6),
	datab => \z80|i_tv80_core|i_mcode|MCycles~122_combout\,
	datac => \z80|i_tv80_core|i_mcode|MCycles~123_combout\,
	datad => \z80|i_tv80_core|i_mcode|Set_BusB_To~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|MCycles~124_combout\);

-- Location: LCCOMB_X66_Y37_N30
\z80|i_tv80_core|i_mcode|Selector39~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector39~2_combout\ = (\z80|i_tv80_core|IR\(2) & (((\z80|i_tv80_core|IR\(7))))) # (!\z80|i_tv80_core|IR\(2) & ((\z80|i_tv80_core|IR\(7) & ((\z80|i_tv80_core|i_mcode|MCycles~124_combout\))) # (!\z80|i_tv80_core|IR\(7) & 
-- (\z80|i_tv80_core|i_mcode|MCycles~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|i_mcode|MCycles~125_combout\,
	datac => \z80|i_tv80_core|i_mcode|MCycles~124_combout\,
	datad => \z80|i_tv80_core|IR\(7),
	combout => \z80|i_tv80_core|i_mcode|Selector39~2_combout\);

-- Location: LCCOMB_X65_Y41_N2
\z80|i_tv80_core|i_mcode|Selector39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector39~0_combout\ = (\z80|i_tv80_core|i_mcode|Selector149~3_combout\) # ((\z80|i_tv80_core|i_mcode|Selector44~2_combout\) # ((\z80|i_tv80_core|i_mcode|Selector38~13_combout\ & !\z80|i_tv80_core|i_mcode|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector38~13_combout\,
	datab => \z80|i_tv80_core|i_mcode|Equal0~0_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector149~3_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector44~2_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector39~0_combout\);

-- Location: LCCOMB_X65_Y37_N2
\z80|i_tv80_core|i_mcode|Selector39~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector39~1_combout\ = (\z80|i_tv80_core|IR\(6) & ((\z80|i_tv80_core|i_mcode|Set_BusA_To~2_combout\))) # (!\z80|i_tv80_core|IR\(6) & (\z80|i_tv80_core|i_mcode|Selector39~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(6),
	datab => \z80|i_tv80_core|i_mcode|Selector39~0_combout\,
	datac => \z80|i_tv80_core|i_mcode|Set_BusA_To~2_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector39~1_combout\);

-- Location: LCCOMB_X66_Y37_N16
\z80|i_tv80_core|i_mcode|Selector39~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector39~3_combout\ = (\z80|i_tv80_core|IR\(2) & ((\z80|i_tv80_core|i_mcode|Selector39~2_combout\ & (\z80|i_tv80_core|i_mcode|MCycles~85_combout\)) # (!\z80|i_tv80_core|i_mcode|Selector39~2_combout\ & 
-- ((\z80|i_tv80_core|i_mcode|Selector39~1_combout\))))) # (!\z80|i_tv80_core|IR\(2) & (((\z80|i_tv80_core|i_mcode|Selector39~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|i_mcode|MCycles~85_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector39~2_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector39~1_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector39~3_combout\);

-- Location: LCCOMB_X65_Y34_N12
\z80|i_tv80_core|Read_To_Reg_r~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Read_To_Reg_r~8_combout\ = (\z80|i_tv80_core|ISet\(0) & (\z80|i_tv80_core|i_mcode|Selector62~0_combout\)) # (!\z80|i_tv80_core|ISet\(0) & (((\z80|i_tv80_core|i_mcode|Selector49~5_combout\) # 
-- (\z80|i_tv80_core|i_mcode|Selector39~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector62~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector49~5_combout\,
	datac => \z80|i_tv80_core|ISet\(0),
	datad => \z80|i_tv80_core|i_mcode|Selector39~3_combout\,
	combout => \z80|i_tv80_core|Read_To_Reg_r~8_combout\);

-- Location: LCCOMB_X66_Y34_N30
\z80|i_tv80_core|Read_To_Reg_r~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Read_To_Reg_r~9_combout\ = (\KEY[2]~input_o\ & (!\z80|i_tv80_core|Mux1~2_combout\ & \z80|i_tv80_core|Read_To_Reg_r~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datac => \z80|i_tv80_core|Mux1~2_combout\,
	datad => \z80|i_tv80_core|Read_To_Reg_r~8_combout\,
	combout => \z80|i_tv80_core|Read_To_Reg_r~9_combout\);

-- Location: FF_X66_Y34_N31
\z80|i_tv80_core|Read_To_Reg_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|Read_To_Reg_r~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|Read_To_Reg_r\(4));

-- Location: LCCOMB_X65_Y34_N8
\z80|i_tv80_core|Read_To_Reg_r~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Read_To_Reg_r~12_combout\ = (\z80|i_tv80_core|Read_To_Reg_r[3]~6_combout\ & (((\z80|i_tv80_core|i_mcode|Selector134~4_combout\)))) # (!\z80|i_tv80_core|Read_To_Reg_r[3]~6_combout\ & (!\z80|i_tv80_core|Mux1~2_combout\ & 
-- ((\KEY[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Mux1~2_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector134~4_combout\,
	datac => \KEY[2]~input_o\,
	datad => \z80|i_tv80_core|Read_To_Reg_r[3]~6_combout\,
	combout => \z80|i_tv80_core|Read_To_Reg_r~12_combout\);

-- Location: FF_X65_Y34_N9
\z80|i_tv80_core|Read_To_Reg_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|Read_To_Reg_r~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|Read_To_Reg_r\(2));

-- Location: LCCOMB_X65_Y34_N26
\z80|i_tv80_core|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|WideOr1~0_combout\ = (!\z80|i_tv80_core|Read_To_Reg_r\(3) & (\z80|i_tv80_core|Read_To_Reg_r\(4) & ((!\z80|i_tv80_core|Read_To_Reg_r\(2)) # (!\z80|i_tv80_core|Read_To_Reg_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Read_To_Reg_r\(1),
	datab => \z80|i_tv80_core|Read_To_Reg_r\(3),
	datac => \z80|i_tv80_core|Read_To_Reg_r\(4),
	datad => \z80|i_tv80_core|Read_To_Reg_r\(2),
	combout => \z80|i_tv80_core|WideOr1~0_combout\);

-- Location: LCCOMB_X66_Y39_N26
\z80|i_tv80_core|i_mcode|MCycles~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~74_combout\ = (!\z80|i_tv80_core|IR\(6) & (!\z80|i_tv80_core|IR\(1) & \z80|i_tv80_core|IR\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(6),
	datab => \z80|i_tv80_core|IR\(1),
	datac => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|MCycles~74_combout\);

-- Location: LCCOMB_X67_Y41_N12
\z80|i_tv80_core|i_mcode|IncDec_16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|IncDec_16~2_combout\ = (!\z80|i_tv80_core|IR\(1) & \z80|i_tv80_core|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \z80|i_tv80_core|IR\(1),
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|IncDec_16~2_combout\);

-- Location: LCCOMB_X67_Y41_N14
\z80|i_tv80_core|i_mcode|MCycles~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~117_combout\ = (\z80|i_tv80_core|IR\(6) & (((\z80|i_tv80_core|mcycle\(1)) # (!\z80|i_tv80_core|i_mcode|Equal0~1_combout\)))) # (!\z80|i_tv80_core|IR\(6) & (\z80|i_tv80_core|i_mcode|IncDec_16~2_combout\ & 
-- ((\z80|i_tv80_core|mcycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|IncDec_16~2_combout\,
	datab => \z80|i_tv80_core|IR\(6),
	datac => \z80|i_tv80_core|i_mcode|Equal0~1_combout\,
	datad => \z80|i_tv80_core|mcycle\(1),
	combout => \z80|i_tv80_core|i_mcode|MCycles~117_combout\);

-- Location: LCCOMB_X67_Y39_N4
\z80|i_tv80_core|i_mcode|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector3~0_combout\ = (\z80|i_tv80_core|IR\(5) & ((\z80|i_tv80_core|mcycle\(1) & ((!\z80|i_tv80_core|IR\(4)))) # (!\z80|i_tv80_core|mcycle\(1) & (\z80|i_tv80_core|mcycle\(2) & \z80|i_tv80_core|IR\(4))))) # 
-- (!\z80|i_tv80_core|IR\(5) & (\z80|i_tv80_core|mcycle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(5),
	datab => \z80|i_tv80_core|mcycle\(1),
	datac => \z80|i_tv80_core|mcycle\(2),
	datad => \z80|i_tv80_core|IR\(4),
	combout => \z80|i_tv80_core|i_mcode|Selector3~0_combout\);

-- Location: LCCOMB_X66_Y39_N10
\z80|i_tv80_core|i_mcode|MCycles~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~118_combout\ = (\z80|i_tv80_core|IR\(3) & (((\z80|i_tv80_core|i_mcode|MCycles~117_combout\)))) # (!\z80|i_tv80_core|IR\(3) & (\z80|i_tv80_core|i_mcode|MCycles~74_combout\ & 
-- ((\z80|i_tv80_core|i_mcode|Selector3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|MCycles~74_combout\,
	datab => \z80|i_tv80_core|i_mcode|MCycles~117_combout\,
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|i_mcode|Selector3~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|MCycles~118_combout\);

-- Location: LCCOMB_X67_Y41_N8
\z80|i_tv80_core|i_mcode|MCycles~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~113_combout\ = (\z80|i_tv80_core|i_mcode|MCycles~112_combout\ & ((\z80|i_tv80_core|IR\(4) & ((\z80|i_tv80_core|i_mcode|always0~1_combout\))) # (!\z80|i_tv80_core|IR\(4) & (\z80|i_tv80_core|i_mcode|always0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(4),
	datab => \z80|i_tv80_core|i_mcode|always0~0_combout\,
	datac => \z80|i_tv80_core|i_mcode|always0~1_combout\,
	datad => \z80|i_tv80_core|i_mcode|MCycles~112_combout\,
	combout => \z80|i_tv80_core|i_mcode|MCycles~113_combout\);

-- Location: LCCOMB_X65_Y41_N24
\z80|i_tv80_core|i_mcode|MCycles~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~114_combout\ = (\z80|i_tv80_core|mcycle\(1)) # ((\z80|i_tv80_core|IR\(5) & (\z80|i_tv80_core|IR\(4) & \z80|i_tv80_core|mcycle\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(5),
	datab => \z80|i_tv80_core|IR\(4),
	datac => \z80|i_tv80_core|mcycle\(2),
	datad => \z80|i_tv80_core|mcycle\(1),
	combout => \z80|i_tv80_core|i_mcode|MCycles~114_combout\);

-- Location: LCCOMB_X67_Y41_N18
\z80|i_tv80_core|i_mcode|MCycles~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~115_combout\ = (\z80|i_tv80_core|i_mcode|IncDec_16~2_combout\ & (!\z80|i_tv80_core|mcycle\(0) & (\z80|i_tv80_core|i_mcode|MCycles~114_combout\ & !\z80|i_tv80_core|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|IncDec_16~2_combout\,
	datab => \z80|i_tv80_core|mcycle\(0),
	datac => \z80|i_tv80_core|i_mcode|MCycles~114_combout\,
	datad => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|i_mcode|MCycles~115_combout\);

-- Location: LCCOMB_X67_Y41_N28
\z80|i_tv80_core|i_mcode|MCycles~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~116_combout\ = (\z80|i_tv80_core|IR\(6) & (((\z80|i_tv80_core|i_mcode|MCycles~113_combout\) # (\z80|i_tv80_core|i_mcode|MCycles~115_combout\)))) # (!\z80|i_tv80_core|IR\(6) & 
-- (\z80|i_tv80_core|i_mcode|Set_BusB_To~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Set_BusB_To~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|MCycles~113_combout\,
	datac => \z80|i_tv80_core|i_mcode|MCycles~115_combout\,
	datad => \z80|i_tv80_core|IR\(6),
	combout => \z80|i_tv80_core|i_mcode|MCycles~116_combout\);

-- Location: LCCOMB_X63_Y41_N0
\z80|i_tv80_core|i_mcode|Selector44~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector44~4_combout\ = (\z80|i_tv80_core|IR\(2) & (((\z80|i_tv80_core|IR\(7))))) # (!\z80|i_tv80_core|IR\(2) & ((\z80|i_tv80_core|IR\(7) & ((\z80|i_tv80_core|i_mcode|MCycles~116_combout\))) # (!\z80|i_tv80_core|IR\(7) & 
-- (\z80|i_tv80_core|i_mcode|MCycles~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|MCycles~118_combout\,
	datab => \z80|i_tv80_core|IR\(2),
	datac => \z80|i_tv80_core|IR\(7),
	datad => \z80|i_tv80_core|i_mcode|MCycles~116_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector44~4_combout\);

-- Location: LCCOMB_X65_Y41_N30
\z80|i_tv80_core|i_mcode|Selector44~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector44~6_combout\ = (\z80|i_tv80_core|i_mcode|Selector44~2_combout\) # ((!\z80|i_tv80_core|IR\(0) & (\z80|i_tv80_core|IR\(3) & \z80|i_tv80_core|mcycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector44~2_combout\,
	datab => \z80|i_tv80_core|IR\(0),
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|mcycle\(1),
	combout => \z80|i_tv80_core|i_mcode|Selector44~6_combout\);

-- Location: LCCOMB_X65_Y41_N12
\z80|i_tv80_core|i_mcode|MCycles~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~111_combout\ = (\z80|i_tv80_core|IR\(6) & (((\z80|i_tv80_core|i_mcode|Equal0~1_combout\ & !\z80|i_tv80_core|mcycle\(1))))) # (!\z80|i_tv80_core|IR\(6) & (\z80|i_tv80_core|IR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|i_mcode|Equal0~1_combout\,
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|mcycle\(1),
	combout => \z80|i_tv80_core|i_mcode|MCycles~111_combout\);

-- Location: LCCOMB_X65_Y41_N22
\z80|i_tv80_core|i_mcode|Selector44~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector44~3_combout\ = (\z80|i_tv80_core|i_mcode|MCycles~111_combout\ & (\z80|i_tv80_core|i_mcode|Selector44~6_combout\ & ((!\z80|i_tv80_core|IR\(6))))) # (!\z80|i_tv80_core|i_mcode|MCycles~111_combout\ & 
-- (((\z80|i_tv80_core|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector44~6_combout\,
	datab => \z80|i_tv80_core|IR\(3),
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|i_mcode|MCycles~111_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector44~3_combout\);

-- Location: LCCOMB_X63_Y41_N18
\z80|i_tv80_core|i_mcode|Selector44~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector44~5_combout\ = (\z80|i_tv80_core|i_mcode|Selector44~4_combout\ & ((\z80|i_tv80_core|i_mcode|MCycles~85_combout\) # ((!\z80|i_tv80_core|IR\(2))))) # (!\z80|i_tv80_core|i_mcode|Selector44~4_combout\ & 
-- (((\z80|i_tv80_core|IR\(2) & \z80|i_tv80_core|i_mcode|Selector44~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|MCycles~85_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector44~4_combout\,
	datac => \z80|i_tv80_core|IR\(2),
	datad => \z80|i_tv80_core|i_mcode|Selector44~3_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector44~5_combout\);

-- Location: LCCOMB_X63_Y41_N4
\z80|i_tv80_core|i_mcode|Selector136~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector136~0_combout\ = (\z80|i_tv80_core|ISet\(0) & ((\z80|i_tv80_core|IR\(0)))) # (!\z80|i_tv80_core|ISet\(0) & (\z80|i_tv80_core|i_mcode|Selector44~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|ISet\(0),
	datac => \z80|i_tv80_core|i_mcode|Selector44~5_combout\,
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector136~0_combout\);

-- Location: LCCOMB_X65_Y34_N6
\z80|i_tv80_core|Read_To_Reg_r~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Read_To_Reg_r~10_combout\ = (\z80|i_tv80_core|Read_To_Reg_r[3]~6_combout\ & (((\z80|i_tv80_core|i_mcode|Selector136~0_combout\)))) # (!\z80|i_tv80_core|Read_To_Reg_r[3]~6_combout\ & (!\z80|i_tv80_core|Mux1~2_combout\ & 
-- ((\KEY[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Mux1~2_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector136~0_combout\,
	datac => \KEY[2]~input_o\,
	datad => \z80|i_tv80_core|Read_To_Reg_r[3]~6_combout\,
	combout => \z80|i_tv80_core|Read_To_Reg_r~10_combout\);

-- Location: FF_X65_Y34_N7
\z80|i_tv80_core|Read_To_Reg_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|Read_To_Reg_r~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|Read_To_Reg_r\(0));

-- Location: LCCOMB_X63_Y39_N26
\z80|i_tv80_core|ALU_Op_r[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ALU_Op_r[3]~1_combout\ = (\z80|i_tv80_core|i_mcode|Equal0~1_combout\ & (\z80|i_tv80_core|i_mcode|always0~3_combout\)) # (!\z80|i_tv80_core|i_mcode|Equal0~1_combout\ & ((\z80|i_tv80_core|mcycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|always0~3_combout\,
	datab => \z80|i_tv80_core|mcycle\(0),
	datad => \z80|i_tv80_core|i_mcode|Equal0~1_combout\,
	combout => \z80|i_tv80_core|ALU_Op_r[3]~1_combout\);

-- Location: LCCOMB_X63_Y40_N30
\z80|i_tv80_core|i_mcode|TStates~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|TStates~14_combout\ = (\z80|i_tv80_core|IR\(1) & \z80|i_tv80_core|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datac => \z80|i_tv80_core|IR\(2),
	combout => \z80|i_tv80_core|i_mcode|TStates~14_combout\);

-- Location: LCCOMB_X65_Y37_N30
\z80|i_tv80_core|i_mcode|MCycles~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~119_combout\ = (\z80|i_tv80_core|IR\(5) & ((\z80|i_tv80_core|IR\(4)) # (\z80|i_tv80_core|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|IR\(4),
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|MCycles~119_combout\);

-- Location: LCCOMB_X65_Y39_N22
\z80|i_tv80_core|i_mcode|WideOr41~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|WideOr41~4_combout\ = (\z80|i_tv80_core|i_mcode|Decoder2~9_combout\ & (\z80|i_tv80_core|i_mcode|TStates~14_combout\ & (\z80|i_tv80_core|IR\(0) & !\z80|i_tv80_core|i_mcode|MCycles~119_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Decoder2~9_combout\,
	datab => \z80|i_tv80_core|i_mcode|TStates~14_combout\,
	datac => \z80|i_tv80_core|IR\(0),
	datad => \z80|i_tv80_core|i_mcode|MCycles~119_combout\,
	combout => \z80|i_tv80_core|i_mcode|WideOr41~4_combout\);

-- Location: LCCOMB_X65_Y36_N18
\z80|i_tv80_core|ALU_Op_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ALU_Op_r~3_combout\ = (\z80|i_tv80_core|Mux1~2_combout\) # ((\z80|i_tv80_core|always2~0_combout\) # (!\KEY[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|Mux1~2_combout\,
	datac => \KEY[2]~input_o\,
	datad => \z80|i_tv80_core|always2~0_combout\,
	combout => \z80|i_tv80_core|ALU_Op_r~3_combout\);

-- Location: FF_X63_Y39_N27
\z80|i_tv80_core|ALU_Op_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|ALU_Op_r[3]~1_combout\,
	asdata => \z80|i_tv80_core|i_mcode|WideOr41~4_combout\,
	sclr => \z80|i_tv80_core|ALU_Op_r~3_combout\,
	sload => \z80|i_tv80_core|ALT_INV_ISet\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|ALU_Op_r\(3));

-- Location: LCCOMB_X66_Y38_N20
\z80|i_tv80_core|i_mcode|Selector60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector60~0_combout\ = (\z80|i_tv80_core|IR\(2) & !\z80|i_tv80_core|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datac => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector60~0_combout\);

-- Location: LCCOMB_X66_Y38_N6
\z80|i_tv80_core|i_mcode|Selector60~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector60~1_combout\ = (\z80|i_tv80_core|IR\(1) & ((\z80|i_tv80_core|i_mcode|Selector60~0_combout\ & ((\z80|i_tv80_core|i_mcode|always0~3_combout\))) # (!\z80|i_tv80_core|i_mcode|Selector60~0_combout\ & 
-- (\z80|i_tv80_core|mcycle\(0))))) # (!\z80|i_tv80_core|IR\(1) & (\z80|i_tv80_core|mcycle\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(0),
	datab => \z80|i_tv80_core|IR\(1),
	datac => \z80|i_tv80_core|i_mcode|always0~3_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector60~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector60~1_combout\);

-- Location: LCCOMB_X66_Y38_N0
\z80|i_tv80_core|i_mcode|Selector60~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector60~2_combout\ = (\z80|i_tv80_core|IR\(7) & (((\z80|i_tv80_core|IR\(1))))) # (!\z80|i_tv80_core|IR\(7) & (!\z80|i_tv80_core|i_mcode|Selector60~1_combout\ & (\z80|i_tv80_core|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector60~1_combout\,
	datab => \z80|i_tv80_core|IR\(4),
	datac => \z80|i_tv80_core|IR\(1),
	datad => \z80|i_tv80_core|IR\(7),
	combout => \z80|i_tv80_core|i_mcode|Selector60~2_combout\);

-- Location: LCCOMB_X66_Y38_N2
\z80|i_tv80_core|i_mcode|Selector60~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector60~3_combout\ = (\z80|i_tv80_core|IR\(2) & !\z80|i_tv80_core|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datac => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector60~3_combout\);

-- Location: LCCOMB_X66_Y38_N28
\z80|i_tv80_core|i_mcode|Selector60~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector60~4_combout\ = (\z80|i_tv80_core|i_mcode|Selector60~2_combout\ & ((\z80|i_tv80_core|i_mcode|Selector60~3_combout\ & ((\z80|i_tv80_core|i_mcode|always0~3_combout\))) # (!\z80|i_tv80_core|i_mcode|Selector60~3_combout\ & 
-- (\z80|i_tv80_core|mcycle\(0))))) # (!\z80|i_tv80_core|i_mcode|Selector60~2_combout\ & (\z80|i_tv80_core|mcycle\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(0),
	datab => \z80|i_tv80_core|i_mcode|Selector60~2_combout\,
	datac => \z80|i_tv80_core|i_mcode|always0~3_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector60~3_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector60~4_combout\);

-- Location: LCCOMB_X66_Y38_N14
\z80|i_tv80_core|i_mcode|Selector60~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector60~5_combout\ = (\z80|i_tv80_core|IR\(7) & (((\z80|i_tv80_core|i_mcode|Selector60~4_combout\) # (\z80|i_tv80_core|IR\(4))))) # (!\z80|i_tv80_core|IR\(7) & (\z80|i_tv80_core|i_mcode|Selector60~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(7),
	datab => \z80|i_tv80_core|i_mcode|Selector60~2_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector60~4_combout\,
	datad => \z80|i_tv80_core|IR\(4),
	combout => \z80|i_tv80_core|i_mcode|Selector60~5_combout\);

-- Location: LCCOMB_X66_Y41_N6
\z80|i_tv80_core|ALU_Op_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ALU_Op_r~4_combout\ = (\z80|i_tv80_core|IR\(7)) # ((\z80|i_tv80_core|IR\(6)) # ((\z80|i_tv80_core|IR\(1) & \z80|i_tv80_core|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(7),
	datab => \z80|i_tv80_core|IR\(1),
	datac => \z80|i_tv80_core|IR\(5),
	datad => \z80|i_tv80_core|IR\(6),
	combout => \z80|i_tv80_core|ALU_Op_r~4_combout\);

-- Location: LCCOMB_X66_Y41_N8
\z80|i_tv80_core|ALU_Op_r~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ALU_Op_r~5_combout\ = (!\z80|i_tv80_core|ALU_Op_r~4_combout\ & ((\z80|i_tv80_core|IR\(2)) # ((\z80|i_tv80_core|i_mcode|MCycles~57_combout\ & \z80|i_tv80_core|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ALU_Op_r~4_combout\,
	datab => \z80|i_tv80_core|i_mcode|MCycles~57_combout\,
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|IR\(2),
	combout => \z80|i_tv80_core|ALU_Op_r~5_combout\);

-- Location: LCCOMB_X67_Y39_N0
\z80|i_tv80_core|ALU_Op_r~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ALU_Op_r~6_combout\ = (\z80|i_tv80_core|IR\(4) & (((!\z80|i_tv80_core|i_mcode|Selector149~3_combout\ & !\z80|i_tv80_core|IR\(0))) # (!\z80|i_tv80_core|ALU_Op_r~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector149~3_combout\,
	datab => \z80|i_tv80_core|IR\(0),
	datac => \z80|i_tv80_core|ALU_Op_r~5_combout\,
	datad => \z80|i_tv80_core|IR\(4),
	combout => \z80|i_tv80_core|ALU_Op_r~6_combout\);

-- Location: LCCOMB_X67_Y39_N10
\z80|i_tv80_core|ALU_Op_r~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ALU_Op_r~7_combout\ = (\z80|i_tv80_core|ALU_Op_r~6_combout\) # ((\z80|i_tv80_core|i_mcode|TStates~1_combout\ & (\z80|i_tv80_core|i_mcode|Decoder2~9_combout\ & \z80|i_tv80_core|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|TStates~1_combout\,
	datab => \z80|i_tv80_core|ALU_Op_r~6_combout\,
	datac => \z80|i_tv80_core|i_mcode|Decoder2~9_combout\,
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|ALU_Op_r~7_combout\);

-- Location: LCCOMB_X62_Y39_N22
\z80|i_tv80_core|ALU_Op_r~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ALU_Op_r~8_combout\ = (!\z80|i_tv80_core|ALU_Op_r~3_combout\ & ((\z80|i_tv80_core|ISet\(0) & (\z80|i_tv80_core|i_mcode|Selector60~5_combout\)) # (!\z80|i_tv80_core|ISet\(0) & ((\z80|i_tv80_core|ALU_Op_r~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector60~5_combout\,
	datab => \z80|i_tv80_core|ALU_Op_r~3_combout\,
	datac => \z80|i_tv80_core|ISet\(0),
	datad => \z80|i_tv80_core|ALU_Op_r~7_combout\,
	combout => \z80|i_tv80_core|ALU_Op_r~8_combout\);

-- Location: FF_X62_Y39_N23
\z80|i_tv80_core|ALU_Op_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|ALU_Op_r~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|ALU_Op_r\(1));

-- Location: LCCOMB_X62_Y39_N30
\z80|i_tv80_core|i_mcode|Selector52~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector52~6_combout\ = (\z80|i_tv80_core|IR\(1)) # (\z80|i_tv80_core|IR\(7) $ (\z80|i_tv80_core|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|IR\(1),
	datac => \z80|i_tv80_core|IR\(7),
	datad => \z80|i_tv80_core|IR\(6),
	combout => \z80|i_tv80_core|i_mcode|Selector52~6_combout\);

-- Location: LCCOMB_X63_Y39_N6
\z80|i_tv80_core|i_mcode|Selector52~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector52~7_combout\ = (\z80|i_tv80_core|IR\(3) & ((\z80|i_tv80_core|IR\(0) & ((!\z80|i_tv80_core|IR\(7)))) # (!\z80|i_tv80_core|IR\(0) & (!\z80|i_tv80_core|IR\(4) & \z80|i_tv80_core|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(3),
	datab => \z80|i_tv80_core|IR\(4),
	datac => \z80|i_tv80_core|IR\(0),
	datad => \z80|i_tv80_core|IR\(7),
	combout => \z80|i_tv80_core|i_mcode|Selector52~7_combout\);

-- Location: LCCOMB_X63_Y39_N22
\z80|i_tv80_core|i_mcode|Selector52~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector52~4_combout\ = (\z80|i_tv80_core|IR\(2) & (\z80|i_tv80_core|i_mcode|Selector52~7_combout\ $ (((!\z80|i_tv80_core|IR\(7)))))) # (!\z80|i_tv80_core|IR\(2) & (\z80|i_tv80_core|i_mcode|Selector52~7_combout\ & 
-- (\z80|i_tv80_core|Equal27~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector52~7_combout\,
	datab => \z80|i_tv80_core|Equal27~0_combout\,
	datac => \z80|i_tv80_core|IR\(2),
	datad => \z80|i_tv80_core|IR\(7),
	combout => \z80|i_tv80_core|i_mcode|Selector52~4_combout\);

-- Location: LCCOMB_X63_Y41_N14
\z80|i_tv80_core|i_mcode|Read_To_Reg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Read_To_Reg~5_combout\ = ((\z80|i_tv80_core|mcycle\(1) & !\z80|i_tv80_core|mcycle\(0))) # (!\z80|i_tv80_core|i_mcode|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|mcycle\(1),
	datac => \z80|i_tv80_core|i_mcode|Equal0~0_combout\,
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|Read_To_Reg~5_combout\);

-- Location: LCCOMB_X62_Y39_N12
\z80|i_tv80_core|i_mcode|Selector52~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector52~5_combout\ = (\z80|i_tv80_core|i_mcode|Selector52~7_combout\ & (\z80|i_tv80_core|i_mcode|Selector52~4_combout\ & ((\z80|i_tv80_core|IR\(5))))) # (!\z80|i_tv80_core|i_mcode|Selector52~7_combout\ & 
-- ((\z80|i_tv80_core|i_mcode|Selector52~4_combout\ & (!\z80|i_tv80_core|i_mcode|Read_To_Reg~5_combout\)) # (!\z80|i_tv80_core|i_mcode|Selector52~4_combout\ & ((\z80|i_tv80_core|IR\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector52~7_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector52~4_combout\,
	datac => \z80|i_tv80_core|i_mcode|Read_To_Reg~5_combout\,
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|Selector52~5_combout\);

-- Location: LCCOMB_X62_Y39_N16
\z80|i_tv80_core|ALU_Op_r[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ALU_Op_r[2]~2_combout\ = (\z80|i_tv80_core|i_mcode|Selector52~6_combout\ & (\z80|i_tv80_core|IR\(5))) # (!\z80|i_tv80_core|i_mcode|Selector52~6_combout\ & ((\z80|i_tv80_core|i_mcode|Selector52~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(5),
	datab => \z80|i_tv80_core|i_mcode|Selector52~6_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector52~5_combout\,
	combout => \z80|i_tv80_core|ALU_Op_r[2]~2_combout\);

-- Location: LCCOMB_X62_Y39_N8
\z80|i_tv80_core|i_mcode|Selector59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector59~0_combout\ = (!\z80|i_tv80_core|ALU_Op_r[3]~1_combout\ & \z80|i_tv80_core|IR\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|ALU_Op_r[3]~1_combout\,
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|Selector59~0_combout\);

-- Location: FF_X62_Y39_N17
\z80|i_tv80_core|ALU_Op_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|ALU_Op_r[2]~2_combout\,
	asdata => \z80|i_tv80_core|i_mcode|Selector59~0_combout\,
	sclr => \z80|i_tv80_core|ALU_Op_r~3_combout\,
	sload => \z80|i_tv80_core|ISet\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|ALU_Op_r\(2));

-- Location: LCCOMB_X63_Y39_N8
\z80|i_tv80_core|i_mcode|Selector61~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector61~1_combout\ = (\z80|i_tv80_core|i_mcode|always0~3_combout\ & ((\z80|i_tv80_core|IR\(7) $ (\z80|i_tv80_core|IR\(6))))) # (!\z80|i_tv80_core|i_mcode|always0~3_combout\ & (\z80|i_tv80_core|IR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(3),
	datab => \z80|i_tv80_core|IR\(7),
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|i_mcode|always0~3_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector61~1_combout\);

-- Location: LCCOMB_X63_Y39_N14
\z80|i_tv80_core|i_mcode|Selector61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector61~0_combout\ = (\z80|i_tv80_core|mcycle\(0) & ((\z80|i_tv80_core|IR\(6) $ (\z80|i_tv80_core|IR\(7))))) # (!\z80|i_tv80_core|mcycle\(0) & (\z80|i_tv80_core|IR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(3),
	datab => \z80|i_tv80_core|mcycle\(0),
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|IR\(7),
	combout => \z80|i_tv80_core|i_mcode|Selector61~0_combout\);

-- Location: LCCOMB_X63_Y39_N0
\z80|i_tv80_core|ALU_Op_r[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ALU_Op_r[0]~0_combout\ = (\z80|i_tv80_core|i_mcode|Equal0~1_combout\ & (\z80|i_tv80_core|i_mcode|Selector61~1_combout\)) # (!\z80|i_tv80_core|i_mcode|Equal0~1_combout\ & ((\z80|i_tv80_core|i_mcode|Selector61~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector61~1_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector61~0_combout\,
	datad => \z80|i_tv80_core|i_mcode|Equal0~1_combout\,
	combout => \z80|i_tv80_core|ALU_Op_r[0]~0_combout\);

-- Location: LCCOMB_X63_Y39_N10
\z80|i_tv80_core|i_mcode|Selector54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector54~0_combout\ = (\z80|i_tv80_core|IR\(1) & ((\z80|i_tv80_core|IR\(5)) # (!\z80|i_tv80_core|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|IR\(1),
	datac => \z80|i_tv80_core|IR\(0),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|Selector54~0_combout\);

-- Location: LCCOMB_X63_Y39_N16
\z80|i_tv80_core|i_mcode|Selector54~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector54~2_combout\ = (\z80|i_tv80_core|IR\(6) & ((\z80|i_tv80_core|IR\(4)) # ((!\z80|i_tv80_core|IR\(7)) # (!\z80|i_tv80_core|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(4),
	datab => \z80|i_tv80_core|IR\(5),
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|IR\(7),
	combout => \z80|i_tv80_core|i_mcode|Selector54~2_combout\);

-- Location: LCCOMB_X63_Y39_N2
\z80|i_tv80_core|i_mcode|Selector54~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector54~3_combout\ = (\z80|i_tv80_core|i_mcode|Selector54~2_combout\) # ((\z80|i_tv80_core|IR\(7) & ((\z80|i_tv80_core|IR\(2)) # (\z80|i_tv80_core|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(7),
	datab => \z80|i_tv80_core|IR\(2),
	datac => \z80|i_tv80_core|IR\(0),
	datad => \z80|i_tv80_core|i_mcode|Selector54~2_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector54~3_combout\);

-- Location: LCCOMB_X63_Y39_N20
\z80|i_tv80_core|i_mcode|Mux5~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Mux5~13_combout\ = (!\z80|i_tv80_core|IR\(1) & \z80|i_tv80_core|mcycle\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|IR\(1),
	datad => \z80|i_tv80_core|mcycle\(1),
	combout => \z80|i_tv80_core|i_mcode|Mux5~13_combout\);

-- Location: LCCOMB_X63_Y39_N30
\z80|i_tv80_core|i_mcode|Selector54~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector54~1_combout\ = (!\z80|i_tv80_core|IR\(2) & (((!\z80|i_tv80_core|IR\(6) & !\z80|i_tv80_core|IR\(0))) # (!\z80|i_tv80_core|i_mcode|Mux5~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(6),
	datab => \z80|i_tv80_core|IR\(2),
	datac => \z80|i_tv80_core|IR\(0),
	datad => \z80|i_tv80_core|i_mcode|Mux5~13_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector54~1_combout\);

-- Location: LCCOMB_X63_Y39_N4
\z80|i_tv80_core|i_mcode|Selector54~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector54~4_combout\ = (\z80|i_tv80_core|IR\(3) & ((\z80|i_tv80_core|i_mcode|Selector54~0_combout\) # ((\z80|i_tv80_core|i_mcode|Selector54~3_combout\) # (\z80|i_tv80_core|i_mcode|Selector54~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector54~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector54~3_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector54~1_combout\,
	datad => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|i_mcode|Selector54~4_combout\);

-- Location: FF_X63_Y39_N1
\z80|i_tv80_core|ALU_Op_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|ALU_Op_r[0]~0_combout\,
	asdata => \z80|i_tv80_core|i_mcode|Selector54~4_combout\,
	sclr => \z80|i_tv80_core|ALU_Op_r~3_combout\,
	sload => \z80|i_tv80_core|ALT_INV_ISet\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|ALU_Op_r\(0));

-- Location: LCCOMB_X62_Y37_N4
\z80|i_tv80_core|i_alu|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux28~0_combout\ = (\z80|i_tv80_core|ALU_Op_r\(1) & (\z80|i_tv80_core|ALU_Op_r\(2) & \z80|i_tv80_core|ALU_Op_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|ALU_Op_r\(1),
	datac => \z80|i_tv80_core|ALU_Op_r\(2),
	datad => \z80|i_tv80_core|ALU_Op_r\(0),
	combout => \z80|i_tv80_core|i_alu|Mux28~0_combout\);

-- Location: LCCOMB_X66_Y37_N8
\z80|i_tv80_core|i_mcode|Selector40~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector40~2_combout\ = (\z80|i_tv80_core|i_mcode|Selector149~3_combout\) # ((!\z80|i_tv80_core|i_mcode|MCycles~119_combout\ & (\z80|i_tv80_core|IR\(0) & \z80|i_tv80_core|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector149~3_combout\,
	datab => \z80|i_tv80_core|i_mcode|MCycles~119_combout\,
	datac => \z80|i_tv80_core|IR\(0),
	datad => \z80|i_tv80_core|IR\(1),
	combout => \z80|i_tv80_core|i_mcode|Selector40~2_combout\);

-- Location: LCCOMB_X66_Y37_N22
\z80|i_tv80_core|i_mcode|Selector40~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector40~3_combout\ = (\z80|i_tv80_core|IR\(7) & (((\z80|i_tv80_core|i_mcode|MCycles~85_combout\)))) # (!\z80|i_tv80_core|IR\(7) & (!\z80|i_tv80_core|IR\(6) & (\z80|i_tv80_core|i_mcode|Selector40~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(6),
	datab => \z80|i_tv80_core|i_mcode|Selector40~2_combout\,
	datac => \z80|i_tv80_core|i_mcode|MCycles~85_combout\,
	datad => \z80|i_tv80_core|IR\(7),
	combout => \z80|i_tv80_core|i_mcode|Selector40~3_combout\);

-- Location: LCCOMB_X66_Y37_N20
\z80|i_tv80_core|i_mcode|MCycles~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~138_combout\ = (!\z80|i_tv80_core|IR\(4) & (\z80|i_tv80_core|i_mcode|MCycles~127_combout\ & (!\z80|i_tv80_core|IR\(0) & \z80|i_tv80_core|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(4),
	datab => \z80|i_tv80_core|i_mcode|MCycles~127_combout\,
	datac => \z80|i_tv80_core|IR\(0),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|MCycles~138_combout\);

-- Location: LCCOMB_X66_Y37_N4
\z80|i_tv80_core|i_mcode|MCycles~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~120_combout\ = (\z80|i_tv80_core|IR\(3) & ((\z80|i_tv80_core|i_mcode|MCycles~138_combout\) # ((\z80|i_tv80_core|i_mcode|MCycles~133_combout\ & !\z80|i_tv80_core|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|MCycles~133_combout\,
	datab => \z80|i_tv80_core|i_mcode|MCycles~138_combout\,
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|IR\(7),
	combout => \z80|i_tv80_core|i_mcode|MCycles~120_combout\);

-- Location: LCCOMB_X66_Y37_N6
\z80|i_tv80_core|i_mcode|MCycles~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~121_combout\ = (\z80|i_tv80_core|i_mcode|MCycles~120_combout\) # ((!\z80|i_tv80_core|IR\(6) & (\z80|i_tv80_core|i_mcode|Set_BusB_To~0_combout\ & \z80|i_tv80_core|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(6),
	datab => \z80|i_tv80_core|i_mcode|Set_BusB_To~0_combout\,
	datac => \z80|i_tv80_core|i_mcode|MCycles~120_combout\,
	datad => \z80|i_tv80_core|IR\(7),
	combout => \z80|i_tv80_core|i_mcode|MCycles~121_combout\);

-- Location: LCCOMB_X66_Y37_N0
\z80|i_tv80_core|Save_ALU_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_ALU_r~0_combout\ = (\z80|i_tv80_core|IR\(2) & (\z80|i_tv80_core|i_mcode|Selector40~3_combout\)) # (!\z80|i_tv80_core|IR\(2) & ((\z80|i_tv80_core|i_mcode|MCycles~121_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|i_mcode|Selector40~3_combout\,
	datad => \z80|i_tv80_core|i_mcode|MCycles~121_combout\,
	combout => \z80|i_tv80_core|Save_ALU_r~0_combout\);

-- Location: FF_X66_Y37_N1
\z80|i_tv80_core|Save_ALU_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|Save_ALU_r~0_combout\,
	asdata => \z80|i_tv80_core|i_mcode|Selector62~0_combout\,
	sclr => \z80|i_tv80_core|ALU_Op_r~3_combout\,
	sload => \z80|i_tv80_core|ISet\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|Save_ALU_r~q\);

-- Location: LCCOMB_X63_Y37_N24
\z80|i_tv80_core|Auto_Wait_t1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Auto_Wait_t1~0_combout\ = (\z80|i_tv80_core|Mux1~2_combout\ & \z80|i_tv80_core|i_mcode|Selector140~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|Mux1~2_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector140~2_combout\,
	combout => \z80|i_tv80_core|Auto_Wait_t1~0_combout\);

-- Location: FF_X63_Y37_N25
\z80|i_tv80_core|Auto_Wait_t1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|Auto_Wait_t1~0_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|Auto_Wait_t1~q\);

-- Location: LCCOMB_X63_Y37_N8
\z80|i_tv80_core|tstate~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|tstate~5_combout\ = (\KEY[2]~input_o\ & (\z80|i_tv80_core|Mux1~2_combout\ & \z80|i_tv80_core|tstate\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datab => \z80|i_tv80_core|Mux1~2_combout\,
	datad => \z80|i_tv80_core|tstate\(5),
	combout => \z80|i_tv80_core|tstate~5_combout\);

-- Location: FF_X63_Y37_N9
\z80|i_tv80_core|tstate[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|tstate~5_combout\,
	ena => \z80|i_tv80_core|tstate[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|tstate\(6));

-- Location: LCCOMB_X63_Y37_N12
\z80|i_tv80_core|tstate~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|tstate~8_combout\ = ((\z80|i_tv80_core|Mux1~2_combout\ & \z80|i_tv80_core|tstate\(6))) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datab => \z80|i_tv80_core|Mux1~2_combout\,
	datac => \z80|i_tv80_core|tstate\(6),
	combout => \z80|i_tv80_core|tstate~8_combout\);

-- Location: FF_X63_Y37_N13
\z80|i_tv80_core|tstate[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|tstate~8_combout\,
	ena => \z80|i_tv80_core|tstate[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|tstate\(0));

-- Location: LCCOMB_X63_Y37_N18
\z80|i_tv80_core|tstate~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|tstate~1_combout\ = (\KEY[2]~input_o\ & ((\z80|i_tv80_core|tstate\(0)) # (!\z80|i_tv80_core|Mux1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datab => \z80|i_tv80_core|Mux1~2_combout\,
	datad => \z80|i_tv80_core|tstate\(0),
	combout => \z80|i_tv80_core|tstate~1_combout\);

-- Location: FF_X63_Y37_N19
\z80|i_tv80_core|tstate[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|tstate~1_combout\,
	ena => \z80|i_tv80_core|tstate[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|tstate\(1));

-- Location: LCCOMB_X62_Y37_N18
\z80|i_tv80_core|always5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|always5~0_combout\ = (!\z80|i_tv80_core|Auto_Wait_t1~q\ & \z80|i_tv80_core|tstate\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|Auto_Wait_t1~q\,
	datad => \z80|i_tv80_core|tstate\(1),
	combout => \z80|i_tv80_core|always5~0_combout\);

-- Location: LCCOMB_X62_Y37_N14
\z80|i_tv80_core|always5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|always5~1_combout\ = (\z80|i_tv80_core|Save_ALU_r~q\ & ((\z80|i_tv80_core|ALU_Op_r\(3)) # ((!\z80|i_tv80_core|i_alu|Mux28~0_combout\)))) # (!\z80|i_tv80_core|Save_ALU_r~q\ & (((\z80|i_tv80_core|always5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ALU_Op_r\(3),
	datab => \z80|i_tv80_core|i_alu|Mux28~0_combout\,
	datac => \z80|i_tv80_core|Save_ALU_r~q\,
	datad => \z80|i_tv80_core|always5~0_combout\,
	combout => \z80|i_tv80_core|always5~1_combout\);

-- Location: LCCOMB_X67_Y40_N22
\z80|i_tv80_core|Equal27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Equal27~1_combout\ = (!\z80|i_tv80_core|mcycle\(3) & (\z80|i_tv80_core|mcycle\(0) & (!\z80|i_tv80_core|mcycle\(1) & !\z80|i_tv80_core|mcycle\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(3),
	datab => \z80|i_tv80_core|mcycle\(0),
	datac => \z80|i_tv80_core|mcycle\(1),
	datad => \z80|i_tv80_core|mcycle\(2),
	combout => \z80|i_tv80_core|Equal27~1_combout\);

-- Location: LCCOMB_X67_Y40_N16
\z80|i_tv80_core|Equal27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Equal27~2_combout\ = (\z80|i_tv80_core|Equal27~1_combout\ & (!\z80|i_tv80_core|mcycle\(6) & (!\z80|i_tv80_core|mcycle\(5) & !\z80|i_tv80_core|mcycle\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Equal27~1_combout\,
	datab => \z80|i_tv80_core|mcycle\(6),
	datac => \z80|i_tv80_core|mcycle\(5),
	datad => \z80|i_tv80_core|mcycle\(4),
	combout => \z80|i_tv80_core|Equal27~2_combout\);

-- Location: LCCOMB_X67_Y37_N26
\z80|i_tv80_core|always6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|always6~0_combout\ = (\z80|i_tv80_core|always4~0_combout\ & ((\z80|i_tv80_core|always4~1_combout\) # ((\z80|i_tv80_core|tstate\(2) & !\z80|i_tv80_core|Equal27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|always4~0_combout\,
	datab => \z80|i_tv80_core|tstate\(2),
	datac => \z80|i_tv80_core|always4~1_combout\,
	datad => \z80|i_tv80_core|Equal27~2_combout\,
	combout => \z80|i_tv80_core|always6~0_combout\);

-- Location: LCCOMB_X67_Y34_N24
\z80|i_tv80_core|RegWEL~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|RegWEL~0_combout\ = (\z80|i_tv80_core|always6~0_combout\ & ((!\z80|i_tv80_core|i_mcode|Selector29~6_combout\) # (!\z80|i_tv80_core|i_mcode|Selector28~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|i_mcode|Selector28~1_combout\,
	datac => \z80|i_tv80_core|always6~0_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector29~6_combout\,
	combout => \z80|i_tv80_core|RegWEL~0_combout\);

-- Location: LCCOMB_X66_Y34_N16
\z80|i_tv80_core|RegWEL~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|RegWEL~1_combout\ = (\z80|i_tv80_core|RegWEL~0_combout\) # ((\z80|i_tv80_core|WideOr1~0_combout\ & (\z80|i_tv80_core|Read_To_Reg_r\(0) & \z80|i_tv80_core|always5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|WideOr1~0_combout\,
	datab => \z80|i_tv80_core|Read_To_Reg_r\(0),
	datac => \z80|i_tv80_core|always5~1_combout\,
	datad => \z80|i_tv80_core|RegWEL~0_combout\,
	combout => \z80|i_tv80_core|RegWEL~1_combout\);

-- Location: LCCOMB_X65_Y32_N30
\z80|i_tv80_core|i_reg|RegsL[2][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|RegsL[2][0]~0_combout\ = (!\z80|i_tv80_core|RegAddrA[0]~2_combout\ & (\z80|i_tv80_core|RegAddrA[1]~4_combout\ & \z80|i_tv80_core|RegWEL~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	datac => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	datad => \z80|i_tv80_core|RegWEL~1_combout\,
	combout => \z80|i_tv80_core|i_reg|RegsL[2][0]~0_combout\);

-- Location: FF_X65_Y32_N11
\z80|i_tv80_core|i_reg|RegsL[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIL~5_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsL[2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[2][5]~q\);

-- Location: LCCOMB_X65_Y32_N28
\z80|i_tv80_core|i_reg|RegsL[3][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|RegsL[3][0]~3_combout\ = (\z80|i_tv80_core|RegAddrA[0]~2_combout\ & (\z80|i_tv80_core|RegAddrA[1]~4_combout\ & \z80|i_tv80_core|RegWEL~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	datac => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	datad => \z80|i_tv80_core|RegWEL~1_combout\,
	combout => \z80|i_tv80_core|i_reg|RegsL[3][0]~3_combout\);

-- Location: FF_X66_Y32_N27
\z80|i_tv80_core|i_reg|RegsL[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|RegDIL~5_combout\,
	ena => \z80|i_tv80_core|i_reg|RegsL[3][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[3][5]~q\);

-- Location: LCCOMB_X65_Y32_N18
\z80|i_tv80_core|i_reg|RegsL[0][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|RegsL[0][0]~2_combout\ = (!\z80|i_tv80_core|RegAddrA[0]~2_combout\ & (!\z80|i_tv80_core|RegAddrA[1]~4_combout\ & \z80|i_tv80_core|RegWEL~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	datac => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	datad => \z80|i_tv80_core|RegWEL~1_combout\,
	combout => \z80|i_tv80_core|i_reg|RegsL[0][0]~2_combout\);

-- Location: FF_X67_Y32_N25
\z80|i_tv80_core|i_reg|RegsL[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIL~5_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsL[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[0][5]~q\);

-- Location: LCCOMB_X67_Y32_N16
\z80|i_tv80_core|i_reg|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux10~0_combout\ = (\z80|i_tv80_core|RegAddrA[1]~4_combout\ & (((\z80|i_tv80_core|RegAddrA[0]~2_combout\)))) # (!\z80|i_tv80_core|RegAddrA[1]~4_combout\ & ((\z80|i_tv80_core|RegAddrA[0]~2_combout\ & 
-- (\z80|i_tv80_core|i_reg|RegsL[1][5]~q\)) # (!\z80|i_tv80_core|RegAddrA[0]~2_combout\ & ((\z80|i_tv80_core|i_reg|RegsL[0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[1][5]~q\,
	datab => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	datac => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	datad => \z80|i_tv80_core|i_reg|RegsL[0][5]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux10~0_combout\);

-- Location: LCCOMB_X66_Y32_N24
\z80|i_tv80_core|i_reg|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux10~1_combout\ = (\z80|i_tv80_core|RegAddrA[1]~4_combout\ & ((\z80|i_tv80_core|i_reg|Mux10~0_combout\ & ((\z80|i_tv80_core|i_reg|RegsL[3][5]~q\))) # (!\z80|i_tv80_core|i_reg|Mux10~0_combout\ & 
-- (\z80|i_tv80_core|i_reg|RegsL[2][5]~q\)))) # (!\z80|i_tv80_core|RegAddrA[1]~4_combout\ & (((\z80|i_tv80_core|i_reg|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	datab => \z80|i_tv80_core|i_reg|RegsL[2][5]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsL[3][5]~q\,
	datad => \z80|i_tv80_core|i_reg|Mux10~0_combout\,
	combout => \z80|i_tv80_core|i_reg|Mux10~1_combout\);

-- Location: LCCOMB_X63_Y35_N12
\z80|i_tv80_core|BusA[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|BusA[1]~0_combout\ = ((!\z80|i_tv80_core|i_mcode|Selector135~0_combout\ & ((!\z80|i_tv80_core|IR\(2)) # (!\z80|i_tv80_core|i_mcode|Selector135~5_combout\)))) # (!\z80|i_tv80_core|i_mcode|Selector134~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector135~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector135~5_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector134~4_combout\,
	datad => \z80|i_tv80_core|IR\(2),
	combout => \z80|i_tv80_core|BusA[1]~0_combout\);

-- Location: LCCOMB_X69_Y38_N0
\z80|i_tv80_core|i_mcode|MCycles~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~56_combout\ = (!\z80|i_tv80_core|IR\(1) & !\z80|i_tv80_core|IR\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|IR\(1),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|MCycles~56_combout\);

-- Location: LCCOMB_X68_Y39_N12
\z80|i_tv80_core|i_mcode|IncDec_16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|IncDec_16~1_combout\ = (\z80|i_tv80_core|i_mcode|MCycles~56_combout\ & (!\z80|i_tv80_core|IR\(0) & ((\z80|i_tv80_core|i_mcode|Selector16~0_combout\) # (\z80|i_tv80_core|i_mcode|always0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|MCycles~56_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector16~0_combout\,
	datac => \z80|i_tv80_core|i_mcode|always0~1_combout\,
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|IncDec_16~1_combout\);

-- Location: LCCOMB_X65_Y41_N16
\z80|i_tv80_core|i_mcode|TStates~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|TStates~0_combout\ = (\z80|i_tv80_core|mcycle\(0)) # (\z80|i_tv80_core|mcycle\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \z80|i_tv80_core|mcycle\(0),
	datad => \z80|i_tv80_core|mcycle\(1),
	combout => \z80|i_tv80_core|i_mcode|TStates~0_combout\);

-- Location: LCCOMB_X70_Y40_N2
\z80|i_tv80_core|i_mcode|IncDec_16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|IncDec_16~0_combout\ = (!\z80|i_tv80_core|mcycle\(1) & ((\z80|i_tv80_core|mcycle\(3)) # (\z80|i_tv80_core|mcycle\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|mcycle\(1),
	datac => \z80|i_tv80_core|mcycle\(3),
	datad => \z80|i_tv80_core|mcycle\(2),
	combout => \z80|i_tv80_core|i_mcode|IncDec_16~0_combout\);

-- Location: LCCOMB_X67_Y38_N0
\z80|i_tv80_core|i_mcode|Selector33~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector33~5_combout\ = (\z80|i_tv80_core|i_mcode|Equal0~0_combout\ & ((\z80|i_tv80_core|i_mcode|always0~2_combout\) # ((\z80|i_tv80_core|IR\(3) & \z80|i_tv80_core|i_mcode|IncDec_16~0_combout\)))) # 
-- (!\z80|i_tv80_core|i_mcode|Equal0~0_combout\ & (((\z80|i_tv80_core|IR\(3) & \z80|i_tv80_core|i_mcode|IncDec_16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Equal0~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|always0~2_combout\,
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|i_mcode|IncDec_16~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector33~5_combout\);

-- Location: LCCOMB_X67_Y38_N26
\z80|i_tv80_core|i_mcode|Selector33~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector33~6_combout\ = (\z80|i_tv80_core|IR\(0) & ((\z80|i_tv80_core|IR\(1) & (\z80|i_tv80_core|i_mcode|TStates~0_combout\)) # (!\z80|i_tv80_core|IR\(1) & ((\z80|i_tv80_core|i_mcode|Selector33~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(0),
	datab => \z80|i_tv80_core|i_mcode|TStates~0_combout\,
	datac => \z80|i_tv80_core|IR\(1),
	datad => \z80|i_tv80_core|i_mcode|Selector33~5_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector33~6_combout\);

-- Location: LCCOMB_X68_Y39_N18
\z80|i_tv80_core|i_mcode|Selector33~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector33~7_combout\ = (\z80|i_tv80_core|IR\(7) & ((\z80|i_tv80_core|i_mcode|IncDec_16~1_combout\) # ((\z80|i_tv80_core|i_mcode|Selector33~6_combout\)))) # (!\z80|i_tv80_core|IR\(7) & 
-- (((\z80|i_tv80_core|i_mcode|Read_To_Reg~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|IncDec_16~1_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector33~6_combout\,
	datac => \z80|i_tv80_core|IR\(7),
	datad => \z80|i_tv80_core|i_mcode|Read_To_Reg~5_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector33~7_combout\);

-- Location: LCCOMB_X68_Y39_N26
\z80|i_tv80_core|i_mcode|MCycles~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~55_combout\ = (\z80|i_tv80_core|IR\(1) & (\z80|i_tv80_core|IR\(0))) # (!\z80|i_tv80_core|IR\(1) & (!\z80|i_tv80_core|IR\(0) & !\z80|i_tv80_core|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|IR\(0),
	datac => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|MCycles~55_combout\);

-- Location: LCCOMB_X68_Y39_N2
\z80|i_tv80_core|i_mcode|IncDec_16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|IncDec_16~3_combout\ = (!\z80|i_tv80_core|IR\(0) & ((\z80|i_tv80_core|i_mcode|Selector16~0_combout\) # ((\z80|i_tv80_core|Equal27~0_combout\ & \z80|i_tv80_core|mcycle\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Equal27~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector16~0_combout\,
	datac => \z80|i_tv80_core|mcycle\(3),
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|IncDec_16~3_combout\);

-- Location: LCCOMB_X68_Y39_N6
\z80|i_tv80_core|i_mcode|Selector29~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector29~7_combout\ = (\z80|i_tv80_core|IR\(0) & ((\z80|i_tv80_core|mcycle\(1)) # (\z80|i_tv80_core|mcycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|IR\(0),
	datac => \z80|i_tv80_core|mcycle\(1),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector29~7_combout\);

-- Location: LCCOMB_X68_Y39_N16
\z80|i_tv80_core|i_mcode|Selector33~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector33~4_combout\ = (\z80|i_tv80_core|i_mcode|MCycles~55_combout\ & (\z80|i_tv80_core|IR\(3) & ((\z80|i_tv80_core|i_mcode|IncDec_16~3_combout\) # (\z80|i_tv80_core|i_mcode|Selector29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|MCycles~55_combout\,
	datab => \z80|i_tv80_core|i_mcode|IncDec_16~3_combout\,
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|i_mcode|Selector29~7_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector33~4_combout\);

-- Location: LCCOMB_X69_Y39_N16
\z80|i_tv80_core|i_alu|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Decoder0~0_combout\ = (!\z80|i_tv80_core|IR\(4) & !\z80|i_tv80_core|IR\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|IR\(4),
	datac => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_alu|Decoder0~0_combout\);

-- Location: LCCOMB_X67_Y39_N12
\z80|i_tv80_core|i_mcode|Selector33~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector33~2_combout\ = (\z80|i_tv80_core|IR\(1) & (\z80|i_tv80_core|i_mcode|TStates~0_combout\)) # (!\z80|i_tv80_core|IR\(1) & (((\z80|i_tv80_core|i_mcode|always0~2_combout\ & \z80|i_tv80_core|i_mcode|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|TStates~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|always0~2_combout\,
	datac => \z80|i_tv80_core|i_mcode|Equal0~3_combout\,
	datad => \z80|i_tv80_core|IR\(1),
	combout => \z80|i_tv80_core|i_mcode|Selector33~2_combout\);

-- Location: LCCOMB_X68_Y39_N20
\z80|i_tv80_core|i_mcode|Selector33~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector33~3_combout\ = (!\z80|i_tv80_core|IR\(3) & ((\z80|i_tv80_core|i_mcode|IncDec_16~1_combout\) # ((\z80|i_tv80_core|IR\(0) & \z80|i_tv80_core|i_mcode|Selector33~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|IncDec_16~1_combout\,
	datab => \z80|i_tv80_core|IR\(0),
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|i_mcode|Selector33~2_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector33~3_combout\);

-- Location: LCCOMB_X68_Y39_N28
\z80|i_tv80_core|i_mcode|Selector33~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector33~8_combout\ = (\z80|i_tv80_core|i_alu|Decoder0~0_combout\ & (\z80|i_tv80_core|i_mcode|Selector33~7_combout\)) # (!\z80|i_tv80_core|i_alu|Decoder0~0_combout\ & (((\z80|i_tv80_core|i_mcode|Selector33~4_combout\) # 
-- (\z80|i_tv80_core|i_mcode|Selector33~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector33~7_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector33~4_combout\,
	datac => \z80|i_tv80_core|i_alu|Decoder0~0_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector33~3_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector33~8_combout\);

-- Location: LCCOMB_X67_Y39_N30
\z80|i_tv80_core|i_mcode|Selector33~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector33~9_combout\ = (\z80|i_tv80_core|i_mcode|Selector149~3_combout\ & ((\z80|i_tv80_core|i_mcode|Decoder2~9_combout\) # ((\z80|i_tv80_core|i_mcode|MCycles~46_combout\ & \z80|i_tv80_core|i_mcode|Selector33~8_combout\)))) # 
-- (!\z80|i_tv80_core|i_mcode|Selector149~3_combout\ & (\z80|i_tv80_core|i_mcode|MCycles~46_combout\ & ((\z80|i_tv80_core|i_mcode|Selector33~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector149~3_combout\,
	datab => \z80|i_tv80_core|i_mcode|MCycles~46_combout\,
	datac => \z80|i_tv80_core|i_mcode|Decoder2~9_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector33~8_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector33~9_combout\);

-- Location: LCCOMB_X68_Y38_N8
\z80|i_tv80_core|i_mcode|Selector33~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector33~10_combout\ = (\z80|i_tv80_core|IR\(5) & (\z80|i_tv80_core|IR\(7) & (\z80|i_tv80_core|i_mcode|MCycles~110_combout\ & \z80|i_tv80_core|i_mcode|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(5),
	datab => \z80|i_tv80_core|IR\(7),
	datac => \z80|i_tv80_core|i_mcode|MCycles~110_combout\,
	datad => \z80|i_tv80_core|i_mcode|always0~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector33~10_combout\);

-- Location: LCCOMB_X65_Y38_N12
\z80|i_tv80_core|i_mcode|Selector33~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector33~13_combout\ = (\z80|i_tv80_core|i_mcode|MCycles~57_combout\ & (!\z80|i_tv80_core|IR\(6) & (\z80|i_tv80_core|IR\(4) & \z80|i_tv80_core|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|MCycles~57_combout\,
	datab => \z80|i_tv80_core|IR\(6),
	datac => \z80|i_tv80_core|IR\(4),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|Selector33~13_combout\);

-- Location: LCCOMB_X68_Y38_N26
\z80|i_tv80_core|i_mcode|MCycles~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~52_combout\ = (\z80|i_tv80_core|IR\(1)) # ((\z80|i_tv80_core|IR\(0)) # (\z80|i_tv80_core|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datac => \z80|i_tv80_core|IR\(0),
	datad => \z80|i_tv80_core|IR\(6),
	combout => \z80|i_tv80_core|i_mcode|MCycles~52_combout\);

-- Location: LCCOMB_X65_Y38_N4
\z80|i_tv80_core|i_mcode|Selector33~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector33~11_combout\ = (\z80|i_tv80_core|i_mcode|Selector33~13_combout\) # ((\z80|i_tv80_core|i_alu|Decoder0~0_combout\ & (!\z80|i_tv80_core|i_mcode|MCycles~52_combout\ & \z80|i_tv80_core|i_mcode|IncDec_16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector33~13_combout\,
	datab => \z80|i_tv80_core|i_alu|Decoder0~0_combout\,
	datac => \z80|i_tv80_core|i_mcode|MCycles~52_combout\,
	datad => \z80|i_tv80_core|i_mcode|IncDec_16~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector33~11_combout\);

-- Location: LCCOMB_X63_Y38_N10
\z80|i_tv80_core|i_mcode|Selector33~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector33~12_combout\ = (\z80|i_tv80_core|i_mcode|Selector33~10_combout\) # ((\z80|i_tv80_core|IR\(3) & (\z80|i_tv80_core|i_mcode|Selector33~11_combout\ & !\z80|i_tv80_core|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector33~10_combout\,
	datab => \z80|i_tv80_core|IR\(3),
	datac => \z80|i_tv80_core|i_mcode|Selector33~11_combout\,
	datad => \z80|i_tv80_core|IR\(7),
	combout => \z80|i_tv80_core|i_mcode|Selector33~12_combout\);

-- Location: LCCOMB_X63_Y38_N4
\z80|i_tv80_core|i_mcode|Selector125~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector125~0_combout\ = (!\z80|i_tv80_core|ISet\(0) & ((\z80|i_tv80_core|IR\(2) & (\z80|i_tv80_core|i_mcode|Selector33~9_combout\)) # (!\z80|i_tv80_core|IR\(2) & ((\z80|i_tv80_core|i_mcode|Selector33~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ISet\(0),
	datab => \z80|i_tv80_core|IR\(2),
	datac => \z80|i_tv80_core|i_mcode|Selector33~9_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector33~12_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector125~0_combout\);

-- Location: LCCOMB_X66_Y38_N10
\z80|i_tv80_core|i_mcode|Selector128~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector128~0_combout\ = (\z80|i_tv80_core|ISet\(0)) # ((\z80|i_tv80_core|IR\(2) & (!\z80|i_tv80_core|IR\(6) & \z80|i_tv80_core|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|ISet\(0),
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|IR\(7),
	combout => \z80|i_tv80_core|i_mcode|Selector128~0_combout\);

-- Location: LCCOMB_X68_Y37_N6
\z80|i_tv80_core|i_mcode|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector35~0_combout\ = (\z80|i_tv80_core|IR\(1) & (!\z80|i_tv80_core|IR\(0) & (!\z80|i_tv80_core|IR\(3) & \z80|i_tv80_core|mcycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|IR\(0),
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector35~0_combout\);

-- Location: LCCOMB_X67_Y41_N30
\z80|i_tv80_core|i_mcode|MCycles~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~102_combout\ = (\z80|i_tv80_core|mcycle\(1) & (\z80|i_tv80_core|IR\(0))) # (!\z80|i_tv80_core|mcycle\(1) & (!\z80|i_tv80_core|IR\(0) & (!\z80|i_tv80_core|mcycle\(2) & \z80|i_tv80_core|mcycle\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(1),
	datab => \z80|i_tv80_core|IR\(0),
	datac => \z80|i_tv80_core|mcycle\(2),
	datad => \z80|i_tv80_core|mcycle\(3),
	combout => \z80|i_tv80_core|i_mcode|MCycles~102_combout\);

-- Location: LCCOMB_X67_Y41_N0
\z80|i_tv80_core|i_mcode|MCycles~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~104_combout\ = (\z80|i_tv80_core|mcycle\(1) & (\z80|i_tv80_core|IR\(5) $ ((\z80|i_tv80_core|IR\(4))))) # (!\z80|i_tv80_core|mcycle\(1) & (\z80|i_tv80_core|IR\(5) & (\z80|i_tv80_core|IR\(4) & \z80|i_tv80_core|mcycle\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(5),
	datab => \z80|i_tv80_core|IR\(4),
	datac => \z80|i_tv80_core|mcycle\(2),
	datad => \z80|i_tv80_core|mcycle\(1),
	combout => \z80|i_tv80_core|i_mcode|MCycles~104_combout\);

-- Location: LCCOMB_X67_Y39_N26
\z80|i_tv80_core|i_mcode|MCycles~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~103_combout\ = (!\z80|i_tv80_core|IR\(4) & (!\z80|i_tv80_core|IR\(1) & !\z80|i_tv80_core|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(4),
	datab => \z80|i_tv80_core|IR\(1),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|MCycles~103_combout\);

-- Location: LCCOMB_X67_Y41_N26
\z80|i_tv80_core|i_mcode|MCycles~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~105_combout\ = (\z80|i_tv80_core|i_mcode|MCycles~102_combout\ & ((\z80|i_tv80_core|i_mcode|MCycles~103_combout\) # ((\z80|i_tv80_core|i_mcode|MCycles~104_combout\ & \z80|i_tv80_core|i_mcode|IncDec_16~2_combout\)))) # 
-- (!\z80|i_tv80_core|i_mcode|MCycles~102_combout\ & (\z80|i_tv80_core|i_mcode|MCycles~104_combout\ & ((\z80|i_tv80_core|i_mcode|IncDec_16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|MCycles~102_combout\,
	datab => \z80|i_tv80_core|i_mcode|MCycles~104_combout\,
	datac => \z80|i_tv80_core|i_mcode|MCycles~103_combout\,
	datad => \z80|i_tv80_core|i_mcode|IncDec_16~2_combout\,
	combout => \z80|i_tv80_core|i_mcode|MCycles~105_combout\);

-- Location: LCCOMB_X67_Y41_N4
\z80|i_tv80_core|i_mcode|MCycles~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~106_combout\ = (\z80|i_tv80_core|IR\(3) & ((\z80|i_tv80_core|i_mcode|MCycles~105_combout\))) # (!\z80|i_tv80_core|IR\(3) & (\z80|i_tv80_core|i_mcode|Selector35~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|i_mcode|Selector35~0_combout\,
	datac => \z80|i_tv80_core|i_mcode|MCycles~105_combout\,
	datad => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|i_mcode|MCycles~106_combout\);

-- Location: LCCOMB_X67_Y41_N6
\z80|i_tv80_core|i_mcode|Selector128~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector128~1_combout\ = (\z80|i_tv80_core|IR\(7) & ((\z80|i_tv80_core|IR\(0)) # ((\z80|i_tv80_core|IR\(6))))) # (!\z80|i_tv80_core|IR\(7) & (((\z80|i_tv80_core|i_mcode|MCycles~106_combout\ & !\z80|i_tv80_core|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(7),
	datab => \z80|i_tv80_core|IR\(0),
	datac => \z80|i_tv80_core|i_mcode|MCycles~106_combout\,
	datad => \z80|i_tv80_core|IR\(6),
	combout => \z80|i_tv80_core|i_mcode|Selector128~1_combout\);

-- Location: LCCOMB_X65_Y38_N24
\z80|i_tv80_core|i_mcode|Set_BusB_To~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Set_BusB_To~1_combout\ = (\z80|i_tv80_core|IR\(0) & ((\z80|i_tv80_core|mcycle\(0)) # (!\z80|i_tv80_core|i_mcode|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|IR\(0),
	datac => \z80|i_tv80_core|i_mcode|Equal0~0_combout\,
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|Set_BusB_To~1_combout\);

-- Location: LCCOMB_X70_Y40_N14
\z80|i_tv80_core|i_mcode|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Mux5~2_combout\ = (\z80|i_tv80_core|IR\(3) & ((\z80|i_tv80_core|mcycle\(1)) # ((!\z80|i_tv80_core|mcycle\(2))))) # (!\z80|i_tv80_core|IR\(3) & (((!\z80|i_tv80_core|mcycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(3),
	datab => \z80|i_tv80_core|mcycle\(1),
	datac => \z80|i_tv80_core|mcycle\(0),
	datad => \z80|i_tv80_core|mcycle\(2),
	combout => \z80|i_tv80_core|i_mcode|Mux5~2_combout\);

-- Location: LCCOMB_X70_Y40_N4
\z80|i_tv80_core|i_mcode|Mux5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Mux5~12_combout\ = (\z80|i_tv80_core|IR\(1) & (((!\z80|i_tv80_core|i_mcode|Mux5~2_combout\)))) # (!\z80|i_tv80_core|IR\(1) & (!\z80|i_tv80_core|IR\(3) & ((\z80|i_tv80_core|mcycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(3),
	datab => \z80|i_tv80_core|i_mcode|Mux5~2_combout\,
	datac => \z80|i_tv80_core|IR\(1),
	datad => \z80|i_tv80_core|mcycle\(1),
	combout => \z80|i_tv80_core|i_mcode|Mux5~12_combout\);

-- Location: LCCOMB_X65_Y38_N2
\z80|i_tv80_core|i_mcode|Mux5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Mux5~14_combout\ = (!\z80|i_tv80_core|IR\(4) & (\z80|i_tv80_core|i_mcode|Mux5~12_combout\ & (!\z80|i_tv80_core|IR\(0) & \z80|i_tv80_core|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(4),
	datab => \z80|i_tv80_core|i_mcode|Mux5~12_combout\,
	datac => \z80|i_tv80_core|IR\(0),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|Mux5~14_combout\);

-- Location: LCCOMB_X65_Y37_N4
\z80|i_tv80_core|i_mcode|Jump~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Jump~0_combout\ = (!\z80|i_tv80_core|mcycle\(1) & (\z80|i_tv80_core|i_mcode|Mux9~0_combout\ & \z80|i_tv80_core|mcycle\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(1),
	datac => \z80|i_tv80_core|i_mcode|Mux9~0_combout\,
	datad => \z80|i_tv80_core|mcycle\(2),
	combout => \z80|i_tv80_core|i_mcode|Jump~0_combout\);

-- Location: LCCOMB_X65_Y38_N6
\z80|i_tv80_core|i_mcode|MCycles~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~109_combout\ = (\z80|i_tv80_core|IR\(1) & (((\z80|i_tv80_core|IR\(0))))) # (!\z80|i_tv80_core|IR\(1) & (\z80|i_tv80_core|i_mcode|Jump~0_combout\ & (!\z80|i_tv80_core|IR\(0) & !\z80|i_tv80_core|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Jump~0_combout\,
	datab => \z80|i_tv80_core|IR\(1),
	datac => \z80|i_tv80_core|IR\(0),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|MCycles~109_combout\);

-- Location: LCCOMB_X65_Y38_N26
\z80|i_tv80_core|i_mcode|MCycles~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~107_combout\ = (\z80|i_tv80_core|mcycle\(0) & (((\z80|i_tv80_core|IR\(5) & \z80|i_tv80_core|IR\(4))))) # (!\z80|i_tv80_core|mcycle\(0) & (\z80|i_tv80_core|mcycle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(1),
	datab => \z80|i_tv80_core|IR\(5),
	datac => \z80|i_tv80_core|IR\(4),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|MCycles~107_combout\);

-- Location: LCCOMB_X65_Y38_N28
\z80|i_tv80_core|i_mcode|MCycles~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~108_combout\ = (\z80|i_tv80_core|IR\(3) & (((\z80|i_tv80_core|i_mcode|always0~0_combout\ & \z80|i_tv80_core|i_alu|Decoder0~0_combout\)))) # (!\z80|i_tv80_core|IR\(3) & (\z80|i_tv80_core|i_mcode|MCycles~107_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|MCycles~107_combout\,
	datab => \z80|i_tv80_core|IR\(3),
	datac => \z80|i_tv80_core|i_mcode|always0~0_combout\,
	datad => \z80|i_tv80_core|i_alu|Decoder0~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|MCycles~108_combout\);

-- Location: LCCOMB_X65_Y38_N8
\z80|i_tv80_core|i_mcode|Selector128~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector128~2_combout\ = (\z80|i_tv80_core|i_mcode|MCycles~109_combout\ & (((\z80|i_tv80_core|mcycle\(0)) # (!\z80|i_tv80_core|IR\(0))))) # (!\z80|i_tv80_core|i_mcode|MCycles~109_combout\ & 
-- (\z80|i_tv80_core|i_mcode|MCycles~108_combout\ & (\z80|i_tv80_core|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|MCycles~109_combout\,
	datab => \z80|i_tv80_core|i_mcode|MCycles~108_combout\,
	datac => \z80|i_tv80_core|IR\(0),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector128~2_combout\);

-- Location: LCCOMB_X65_Y38_N18
\z80|i_tv80_core|i_mcode|Selector128~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector128~3_combout\ = (\z80|i_tv80_core|IR\(2) & (((\z80|i_tv80_core|i_mcode|Selector128~2_combout\) # (!\z80|i_tv80_core|IR\(6))))) # (!\z80|i_tv80_core|IR\(2) & (\z80|i_tv80_core|i_mcode|Mux5~14_combout\ & 
-- ((\z80|i_tv80_core|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Mux5~14_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector128~2_combout\,
	datac => \z80|i_tv80_core|IR\(2),
	datad => \z80|i_tv80_core|IR\(6),
	combout => \z80|i_tv80_core|i_mcode|Selector128~3_combout\);

-- Location: LCCOMB_X66_Y38_N4
\z80|i_tv80_core|i_mcode|Selector128~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector128~4_combout\ = (\z80|i_tv80_core|i_mcode|Selector128~1_combout\ & ((\z80|i_tv80_core|IR\(6) $ (!\z80|i_tv80_core|i_mcode|Selector128~3_combout\)))) # (!\z80|i_tv80_core|i_mcode|Selector128~1_combout\ & 
-- (\z80|i_tv80_core|i_mcode|Set_BusB_To~1_combout\ & (\z80|i_tv80_core|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector128~1_combout\,
	datab => \z80|i_tv80_core|i_mcode|Set_BusB_To~1_combout\,
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|i_mcode|Selector128~3_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector128~4_combout\);

-- Location: LCCOMB_X66_Y38_N22
\z80|i_tv80_core|i_mcode|Selector128~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector128~5_combout\ = (\z80|i_tv80_core|i_mcode|Selector128~0_combout\ & ((\z80|i_tv80_core|IR\(0)) # ((\z80|i_tv80_core|i_mcode|Selector128~4_combout\ & !\z80|i_tv80_core|ISet\(0))))) # 
-- (!\z80|i_tv80_core|i_mcode|Selector128~0_combout\ & (\z80|i_tv80_core|i_mcode|Selector128~4_combout\ & ((!\z80|i_tv80_core|ISet\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector128~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector128~4_combout\,
	datac => \z80|i_tv80_core|IR\(0),
	datad => \z80|i_tv80_core|ISet\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector128~5_combout\);

-- Location: LCCOMB_X66_Y40_N4
\z80|i_tv80_core|i_mcode|MCycles~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~91_combout\ = (\z80|i_tv80_core|IR\(1) & ((!\z80|i_tv80_core|IR\(0)))) # (!\z80|i_tv80_core|IR\(1) & (!\z80|i_tv80_core|mcycle\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(0),
	datab => \z80|i_tv80_core|IR\(0),
	datac => \z80|i_tv80_core|IR\(1),
	combout => \z80|i_tv80_core|i_mcode|MCycles~91_combout\);

-- Location: LCCOMB_X66_Y40_N14
\z80|i_tv80_core|i_mcode|MCycles~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~92_combout\ = (\z80|i_tv80_core|i_mcode|Equal0~0_combout\ & (((\z80|i_tv80_core|i_mcode|MCycles~91_combout\ & \z80|i_tv80_core|mcycle\(1))))) # (!\z80|i_tv80_core|i_mcode|Equal0~0_combout\ & (!\z80|i_tv80_core|IR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|i_mcode|MCycles~91_combout\,
	datac => \z80|i_tv80_core|mcycle\(1),
	datad => \z80|i_tv80_core|i_mcode|Equal0~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|MCycles~92_combout\);

-- Location: LCCOMB_X65_Y40_N14
\z80|i_tv80_core|i_mcode|MCycles~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~90_combout\ = (\z80|i_tv80_core|IR\(6) & (!\z80|i_tv80_core|i_mcode|Equal0~1_combout\ & ((\z80|i_tv80_core|mcycle\(0)) # (!\z80|i_tv80_core|i_mcode|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(6),
	datab => \z80|i_tv80_core|i_mcode|Equal0~0_combout\,
	datac => \z80|i_tv80_core|i_mcode|Equal0~1_combout\,
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|MCycles~90_combout\);

-- Location: LCCOMB_X66_Y40_N0
\z80|i_tv80_core|i_mcode|MCycles~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~93_combout\ = (\z80|i_tv80_core|IR\(6) & (((\z80|i_tv80_core|IR\(1) & \z80|i_tv80_core|i_mcode|MCycles~90_combout\)))) # (!\z80|i_tv80_core|IR\(6) & ((\z80|i_tv80_core|i_mcode|MCycles~92_combout\) # 
-- ((\z80|i_tv80_core|IR\(1) & \z80|i_tv80_core|i_mcode|MCycles~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(6),
	datab => \z80|i_tv80_core|i_mcode|MCycles~92_combout\,
	datac => \z80|i_tv80_core|IR\(1),
	datad => \z80|i_tv80_core|i_mcode|MCycles~90_combout\,
	combout => \z80|i_tv80_core|i_mcode|MCycles~93_combout\);

-- Location: LCCOMB_X65_Y38_N16
\z80|i_tv80_core|i_mcode|MCycles~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~63_combout\ = (!\z80|i_tv80_core|IR\(4) & (\z80|i_tv80_core|IR\(6) & (!\z80|i_tv80_core|IR\(0) & \z80|i_tv80_core|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(4),
	datab => \z80|i_tv80_core|IR\(6),
	datac => \z80|i_tv80_core|IR\(0),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|MCycles~63_combout\);

-- Location: LCCOMB_X65_Y38_N20
\z80|i_tv80_core|i_mcode|Mux5~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Mux5~11_combout\ = (\z80|i_tv80_core|IR\(1) & (((!\z80|i_tv80_core|IR\(3) & \z80|i_tv80_core|mcycle\(0))))) # (!\z80|i_tv80_core|IR\(1) & (\z80|i_tv80_core|mcycle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(1),
	datab => \z80|i_tv80_core|IR\(1),
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|Mux5~11_combout\);

-- Location: LCCOMB_X65_Y38_N22
\z80|i_tv80_core|i_mcode|MCycles~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~94_combout\ = (\z80|i_tv80_core|i_mcode|MCycles~63_combout\ & ((\z80|i_tv80_core|i_mcode|Mux5~11_combout\) # ((\z80|i_tv80_core|i_mcode|always0~0_combout\ & \z80|i_tv80_core|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|always0~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|MCycles~63_combout\,
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|i_mcode|Mux5~11_combout\,
	combout => \z80|i_tv80_core|i_mcode|MCycles~94_combout\);

-- Location: LCCOMB_X66_Y40_N26
\z80|i_tv80_core|i_mcode|MCycles~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~95_combout\ = (\z80|i_tv80_core|i_mcode|MCycles~94_combout\) # ((\z80|i_tv80_core|IR\(1) & (\z80|i_tv80_core|i_mcode|Set_BusB_To~0_combout\ & !\z80|i_tv80_core|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|i_mcode|Set_BusB_To~0_combout\,
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|i_mcode|MCycles~94_combout\,
	combout => \z80|i_tv80_core|i_mcode|MCycles~95_combout\);

-- Location: LCCOMB_X66_Y41_N28
\z80|i_tv80_core|i_mcode|Selector35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector35~1_combout\ = (\z80|i_tv80_core|i_mcode|Selector35~0_combout\) # ((\z80|i_tv80_core|i_mcode|MCycles~57_combout\ & (\z80|i_tv80_core|i_mcode|Decoder1~0_combout\ & !\z80|i_tv80_core|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector35~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|MCycles~57_combout\,
	datac => \z80|i_tv80_core|i_mcode|Decoder1~0_combout\,
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|Selector35~1_combout\);

-- Location: LCCOMB_X66_Y40_N12
\z80|i_tv80_core|i_mcode|Selector35~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector35~2_combout\ = (\z80|i_tv80_core|IR\(6) & (((\z80|i_tv80_core|IR\(1) & \z80|i_tv80_core|i_mcode|MCycles~90_combout\)))) # (!\z80|i_tv80_core|IR\(6) & (\z80|i_tv80_core|i_mcode|Selector35~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(6),
	datab => \z80|i_tv80_core|i_mcode|Selector35~1_combout\,
	datac => \z80|i_tv80_core|IR\(1),
	datad => \z80|i_tv80_core|i_mcode|MCycles~90_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector35~2_combout\);

-- Location: LCCOMB_X66_Y40_N30
\z80|i_tv80_core|i_mcode|Selector35~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector35~3_combout\ = (\z80|i_tv80_core|IR\(2) & (\z80|i_tv80_core|IR\(7))) # (!\z80|i_tv80_core|IR\(2) & ((\z80|i_tv80_core|IR\(7) & (\z80|i_tv80_core|i_mcode|MCycles~95_combout\)) # (!\z80|i_tv80_core|IR\(7) & 
-- ((\z80|i_tv80_core|i_mcode|Selector35~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|IR\(7),
	datac => \z80|i_tv80_core|i_mcode|MCycles~95_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector35~2_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector35~3_combout\);

-- Location: LCCOMB_X67_Y41_N24
\z80|i_tv80_core|i_mcode|Selector35~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector35~4_combout\ = (\z80|i_tv80_core|IR\(0) & (!\z80|i_tv80_core|IR\(3) & ((\z80|i_tv80_core|mcycle\(1)) # (\z80|i_tv80_core|mcycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(1),
	datab => \z80|i_tv80_core|IR\(0),
	datac => \z80|i_tv80_core|mcycle\(0),
	datad => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|i_mcode|Selector35~4_combout\);

-- Location: LCCOMB_X67_Y41_N10
\z80|i_tv80_core|i_mcode|Selector35~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector35~5_combout\ = (\z80|i_tv80_core|i_mcode|Selector38~13_combout\) # ((!\z80|i_tv80_core|IR\(1) & (\z80|i_tv80_core|i_mcode|Selector35~4_combout\ & \z80|i_tv80_core|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|i_mcode|Selector35~4_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector38~13_combout\,
	datad => \z80|i_tv80_core|IR\(4),
	combout => \z80|i_tv80_core|i_mcode|Selector35~5_combout\);

-- Location: LCCOMB_X67_Y41_N20
\z80|i_tv80_core|i_mcode|Selector35~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector35~6_combout\ = (\z80|i_tv80_core|IR\(6) & (\z80|i_tv80_core|i_mcode|Selector35~5_combout\)) # (!\z80|i_tv80_core|IR\(6) & (((\z80|i_tv80_core|i_mcode|Set_BusB_To~0_combout\ & \z80|i_tv80_core|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector35~5_combout\,
	datab => \z80|i_tv80_core|IR\(6),
	datac => \z80|i_tv80_core|i_mcode|Set_BusB_To~0_combout\,
	datad => \z80|i_tv80_core|IR\(1),
	combout => \z80|i_tv80_core|i_mcode|Selector35~6_combout\);

-- Location: LCCOMB_X66_Y40_N24
\z80|i_tv80_core|i_mcode|Selector35~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector35~7_combout\ = (\z80|i_tv80_core|IR\(2) & ((\z80|i_tv80_core|i_mcode|Selector35~3_combout\ & ((\z80|i_tv80_core|i_mcode|Selector35~6_combout\))) # (!\z80|i_tv80_core|i_mcode|Selector35~3_combout\ & 
-- (\z80|i_tv80_core|i_mcode|MCycles~93_combout\)))) # (!\z80|i_tv80_core|IR\(2) & (((\z80|i_tv80_core|i_mcode|Selector35~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|i_mcode|MCycles~93_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector35~3_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector35~6_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector35~7_combout\);

-- Location: LCCOMB_X68_Y37_N0
\z80|i_tv80_core|i_mcode|Selector127~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector127~0_combout\ = (\z80|i_tv80_core|ISet\(0) & (\z80|i_tv80_core|IR\(1))) # (!\z80|i_tv80_core|ISet\(0) & ((\z80|i_tv80_core|i_mcode|Selector35~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datac => \z80|i_tv80_core|i_mcode|Selector35~7_combout\,
	datad => \z80|i_tv80_core|ISet\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector127~0_combout\);

-- Location: LCCOMB_X61_Y38_N0
\z80|i_tv80_core|i_mcode|Decoder2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Decoder2~5_combout\ = (!\z80|i_tv80_core|IR\(4) & (\z80|i_tv80_core|IR\(3) & \z80|i_tv80_core|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(4),
	datab => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|Decoder2~5_combout\);

-- Location: LCCOMB_X68_Y37_N18
\z80|i_tv80_core|i_mcode|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector34~0_combout\ = (!\z80|i_tv80_core|IR\(6) & ((\z80|i_tv80_core|i_mcode|Selector35~0_combout\) # ((\z80|i_tv80_core|i_mcode|MCycles~57_combout\ & \z80|i_tv80_core|i_mcode|Decoder2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|MCycles~57_combout\,
	datab => \z80|i_tv80_core|i_mcode|Decoder2~5_combout\,
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|i_mcode|Selector35~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector34~0_combout\);

-- Location: LCCOMB_X66_Y40_N16
\z80|i_tv80_core|i_mcode|Selector34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector34~1_combout\ = (\z80|i_tv80_core|IR\(2) & (((\z80|i_tv80_core|IR\(7))))) # (!\z80|i_tv80_core|IR\(2) & ((\z80|i_tv80_core|IR\(7) & ((\z80|i_tv80_core|i_mcode|MCycles~94_combout\))) # (!\z80|i_tv80_core|IR\(7) & 
-- (\z80|i_tv80_core|i_mcode|Selector34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|i_mcode|Selector34~0_combout\,
	datac => \z80|i_tv80_core|i_mcode|MCycles~94_combout\,
	datad => \z80|i_tv80_core|IR\(7),
	combout => \z80|i_tv80_core|i_mcode|Selector34~1_combout\);

-- Location: LCCOMB_X66_Y40_N28
\z80|i_tv80_core|i_mcode|MCycles~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~137_combout\ = (\z80|i_tv80_core|IR\(0) & ((\z80|i_tv80_core|mcycle\(0)) # ((\z80|i_tv80_core|mcycle\(1))))) # (!\z80|i_tv80_core|IR\(0) & (((\z80|i_tv80_core|mcycle\(1) & \z80|i_tv80_core|i_mcode|TStates~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(0),
	datab => \z80|i_tv80_core|IR\(0),
	datac => \z80|i_tv80_core|mcycle\(1),
	datad => \z80|i_tv80_core|i_mcode|TStates~14_combout\,
	combout => \z80|i_tv80_core|i_mcode|MCycles~137_combout\);

-- Location: LCCOMB_X68_Y38_N0
\z80|i_tv80_core|i_mcode|Selector140~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector140~0_combout\ = (!\z80|i_tv80_core|IR\(3) & \z80|i_tv80_core|IR\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|Selector140~0_combout\);

-- Location: LCCOMB_X68_Y38_N20
\z80|i_tv80_core|i_mcode|MCycles~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~97_combout\ = (\z80|i_tv80_core|i_mcode|Selector140~0_combout\ & ((\z80|i_tv80_core|mcycle\(0)) # ((\z80|i_tv80_core|mcycle\(1) & !\z80|i_tv80_core|i_mcode|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(1),
	datab => \z80|i_tv80_core|i_mcode|Selector140~0_combout\,
	datac => \z80|i_tv80_core|mcycle\(0),
	datad => \z80|i_tv80_core|i_mcode|Equal0~3_combout\,
	combout => \z80|i_tv80_core|i_mcode|MCycles~97_combout\);

-- Location: LCCOMB_X68_Y38_N22
\z80|i_tv80_core|i_mcode|MCycles~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~98_combout\ = (\z80|i_tv80_core|i_mcode|MCycles~97_combout\) # ((\z80|i_tv80_core|i_alu|Decoder0~0_combout\ & (\z80|i_tv80_core|i_mcode|IncDec_16~0_combout\ & \z80|i_tv80_core|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Decoder0~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|MCycles~97_combout\,
	datac => \z80|i_tv80_core|i_mcode|IncDec_16~0_combout\,
	datad => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|i_mcode|MCycles~98_combout\);

-- Location: LCCOMB_X69_Y40_N10
\z80|i_tv80_core|i_mcode|MCycles~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~99_combout\ = (\z80|i_tv80_core|IR\(0) & ((\z80|i_tv80_core|i_mcode|MCycles~98_combout\) # ((\z80|i_tv80_core|i_mcode|IncDec_16~3_combout\ & !\z80|i_tv80_core|IR\(5))))) # (!\z80|i_tv80_core|IR\(0) & 
-- (\z80|i_tv80_core|i_mcode|IncDec_16~3_combout\ & (!\z80|i_tv80_core|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(0),
	datab => \z80|i_tv80_core|i_mcode|IncDec_16~3_combout\,
	datac => \z80|i_tv80_core|IR\(5),
	datad => \z80|i_tv80_core|i_mcode|MCycles~98_combout\,
	combout => \z80|i_tv80_core|i_mcode|MCycles~99_combout\);

-- Location: LCCOMB_X66_Y40_N20
\z80|i_tv80_core|i_mcode|MCycles~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~100_combout\ = (\z80|i_tv80_core|IR\(6) & ((\z80|i_tv80_core|IR\(1) & (\z80|i_tv80_core|i_mcode|MCycles~137_combout\)) # (!\z80|i_tv80_core|IR\(1) & ((\z80|i_tv80_core|i_mcode|MCycles~99_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|i_mcode|MCycles~137_combout\,
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|i_mcode|MCycles~99_combout\,
	combout => \z80|i_tv80_core|i_mcode|MCycles~100_combout\);

-- Location: LCCOMB_X66_Y40_N22
\z80|i_tv80_core|i_mcode|MCycles~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~101_combout\ = (\z80|i_tv80_core|i_mcode|MCycles~100_combout\) # ((\z80|i_tv80_core|IR\(2) & (!\z80|i_tv80_core|IR\(6) & \z80|i_tv80_core|i_mcode|Set_BusB_To~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|i_mcode|MCycles~100_combout\,
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|i_mcode|Set_BusB_To~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|MCycles~101_combout\);

-- Location: LCCOMB_X67_Y38_N20
\z80|i_tv80_core|i_mcode|MCycles~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~51_combout\ = (\z80|i_tv80_core|IR\(4) & (\z80|i_tv80_core|IR\(5) & (\z80|i_tv80_core|mcycle\(1) & !\z80|i_tv80_core|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(4),
	datab => \z80|i_tv80_core|IR\(5),
	datac => \z80|i_tv80_core|mcycle\(1),
	datad => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|i_mcode|MCycles~51_combout\);

-- Location: LCCOMB_X66_Y40_N18
\z80|i_tv80_core|i_mcode|MCycles~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~96_combout\ = (\z80|i_tv80_core|i_mcode|MCycles~90_combout\) # ((\z80|i_tv80_core|i_mcode|Equal0~2_combout\ & (!\z80|i_tv80_core|IR\(6) & \z80|i_tv80_core|i_mcode|MCycles~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|MCycles~90_combout\,
	datab => \z80|i_tv80_core|i_mcode|Equal0~2_combout\,
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|i_mcode|MCycles~51_combout\,
	combout => \z80|i_tv80_core|i_mcode|MCycles~96_combout\);

-- Location: LCCOMB_X66_Y40_N10
\z80|i_tv80_core|i_mcode|Selector34~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector34~2_combout\ = (\z80|i_tv80_core|IR\(2) & ((\z80|i_tv80_core|i_mcode|Selector34~1_combout\ & (\z80|i_tv80_core|i_mcode|MCycles~101_combout\)) # (!\z80|i_tv80_core|i_mcode|Selector34~1_combout\ & 
-- ((\z80|i_tv80_core|i_mcode|MCycles~96_combout\))))) # (!\z80|i_tv80_core|IR\(2) & (\z80|i_tv80_core|i_mcode|Selector34~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|i_mcode|Selector34~1_combout\,
	datac => \z80|i_tv80_core|i_mcode|MCycles~101_combout\,
	datad => \z80|i_tv80_core|i_mcode|MCycles~96_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector34~2_combout\);

-- Location: LCCOMB_X66_Y38_N24
\z80|i_tv80_core|i_mcode|Selector126~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector126~0_combout\ = (\z80|i_tv80_core|ISet\(0) & (\z80|i_tv80_core|IR\(2))) # (!\z80|i_tv80_core|ISet\(0) & ((\z80|i_tv80_core|i_mcode|Selector34~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|ISet\(0),
	datad => \z80|i_tv80_core|i_mcode|Selector34~2_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector126~0_combout\);

-- Location: LCCOMB_X62_Y35_N0
\z80|i_tv80_core|Mux33~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux33~2_combout\ = (\z80|i_tv80_core|i_mcode|Selector125~0_combout\ & (((!\z80|i_tv80_core|i_mcode|Selector128~5_combout\ & !\z80|i_tv80_core|i_mcode|Selector127~0_combout\)) # (!\z80|i_tv80_core|i_mcode|Selector126~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector128~5_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector127~0_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector126~0_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector125~0_combout\,
	combout => \z80|i_tv80_core|Mux33~2_combout\);

-- Location: LCCOMB_X66_Y34_N24
\z80|i_tv80_core|Decoder3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Decoder3~2_combout\ = (!\z80|i_tv80_core|Read_To_Reg_r\(2) & (\z80|i_tv80_core|Read_To_Reg_r\(4) & (\z80|i_tv80_core|always5~1_combout\ & \z80|i_tv80_core|Read_To_Reg_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Read_To_Reg_r\(2),
	datab => \z80|i_tv80_core|Read_To_Reg_r\(4),
	datac => \z80|i_tv80_core|always5~1_combout\,
	datad => \z80|i_tv80_core|Read_To_Reg_r\(3),
	combout => \z80|i_tv80_core|Decoder3~2_combout\);

-- Location: LCCOMB_X65_Y34_N16
\z80|i_tv80_core|Decoder3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Decoder3~5_combout\ = (!\z80|i_tv80_core|Read_To_Reg_r\(0) & (\z80|i_tv80_core|Decoder3~2_combout\ & !\z80|i_tv80_core|Read_To_Reg_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Read_To_Reg_r\(0),
	datab => \z80|i_tv80_core|Decoder3~2_combout\,
	datad => \z80|i_tv80_core|Read_To_Reg_r\(1),
	combout => \z80|i_tv80_core|Decoder3~5_combout\);

-- Location: LCCOMB_X68_Y37_N14
\z80|i_tv80_core|i_mcode|Decoder2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Decoder2~10_combout\ = (\z80|i_tv80_core|IR\(0) & (\z80|i_tv80_core|i_mcode|Decoder2~4_combout\ & (\z80|i_tv80_core|IR\(6) & \z80|i_tv80_core|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(0),
	datab => \z80|i_tv80_core|i_mcode|Decoder2~4_combout\,
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|IR\(7),
	combout => \z80|i_tv80_core|i_mcode|Decoder2~10_combout\);

-- Location: LCCOMB_X68_Y37_N8
\z80|i_tv80_core|i_mcode|LDSPHL~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ = (\z80|i_tv80_core|i_mcode|Decoder2~7_combout\ & (\z80|i_tv80_core|i_mcode|Decoder2~10_combout\ & !\z80|i_tv80_core|ISet\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Decoder2~7_combout\,
	datab => \z80|i_tv80_core|i_mcode|Decoder2~10_combout\,
	datad => \z80|i_tv80_core|ISet\(0),
	combout => \z80|i_tv80_core|i_mcode|LDSPHL~0_combout\);

-- Location: LCCOMB_X67_Y36_N16
\z80|i_tv80_core|RegAddrC~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|RegAddrC~0_combout\ = (\z80|i_tv80_core|i_mcode|Selector31~4_combout\) # ((\z80|i_tv80_core|mcycle\(5)) # ((\z80|i_tv80_core|ISet\(0)) # (\z80|i_tv80_core|always3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector31~4_combout\,
	datab => \z80|i_tv80_core|mcycle\(5),
	datac => \z80|i_tv80_core|ISet\(0),
	datad => \z80|i_tv80_core|always3~0_combout\,
	combout => \z80|i_tv80_core|RegAddrC~0_combout\);

-- Location: FF_X67_Y36_N17
\z80|i_tv80_core|RegAddrC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|RegAddrC~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|RegAddrC\(1));

-- Location: FF_X65_Y31_N29
\z80|i_tv80_core|i_reg|RegsL[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIL~2_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsL[2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[2][2]~q\);

-- Location: LCCOMB_X65_Y31_N28
\z80|i_tv80_core|i_reg|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux13~0_combout\ = (\z80|i_tv80_core|RegAddrA[1]~4_combout\ & (((\z80|i_tv80_core|i_reg|RegsL[2][2]~q\) # (\z80|i_tv80_core|RegAddrA[0]~2_combout\)))) # (!\z80|i_tv80_core|RegAddrA[1]~4_combout\ & 
-- (\z80|i_tv80_core|i_reg|RegsL[0][2]~q\ & ((!\z80|i_tv80_core|RegAddrA[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[0][2]~q\,
	datab => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	datac => \z80|i_tv80_core|i_reg|RegsL[2][2]~q\,
	datad => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	combout => \z80|i_tv80_core|i_reg|Mux13~0_combout\);

-- Location: LCCOMB_X66_Y31_N12
\z80|i_tv80_core|i_reg|RegsL[1][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|RegsL[1][0]~1_combout\ = (\z80|i_tv80_core|RegWEL~1_combout\ & (!\z80|i_tv80_core|RegAddrA[1]~4_combout\ & \z80|i_tv80_core|RegAddrA[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegWEL~1_combout\,
	datab => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	datad => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	combout => \z80|i_tv80_core|i_reg|RegsL[1][0]~1_combout\);

-- Location: FF_X66_Y31_N19
\z80|i_tv80_core|i_reg|RegsL[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIL~2_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsL[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[1][2]~q\);

-- Location: FF_X66_Y31_N21
\z80|i_tv80_core|i_reg|RegsL[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|RegDIL~2_combout\,
	ena => \z80|i_tv80_core|i_reg|RegsL[3][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[3][2]~q\);

-- Location: LCCOMB_X66_Y31_N8
\z80|i_tv80_core|i_reg|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux13~1_combout\ = (\z80|i_tv80_core|i_reg|Mux13~0_combout\ & (((\z80|i_tv80_core|i_reg|RegsL[3][2]~q\) # (!\z80|i_tv80_core|RegAddrA[0]~2_combout\)))) # (!\z80|i_tv80_core|i_reg|Mux13~0_combout\ & 
-- (\z80|i_tv80_core|i_reg|RegsL[1][2]~q\ & (\z80|i_tv80_core|RegAddrA[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux13~0_combout\,
	datab => \z80|i_tv80_core|i_reg|RegsL[1][2]~q\,
	datac => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	datad => \z80|i_tv80_core|i_reg|RegsL[3][2]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux13~1_combout\);

-- Location: LCCOMB_X67_Y36_N26
\z80|i_tv80_core|i_mcode|ExchangeRp~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\ = ((\z80|i_tv80_core|ISet\(0)) # ((\z80|i_tv80_core|i_mcode|Equal0~1_combout\) # (\z80|i_tv80_core|i_mcode|Equal0~0_combout\))) # (!\z80|i_tv80_core|i_mcode|Selector63~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector63~0_combout\,
	datab => \z80|i_tv80_core|ISet\(0),
	datac => \z80|i_tv80_core|i_mcode|Equal0~1_combout\,
	datad => \z80|i_tv80_core|i_mcode|Equal0~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\);

-- Location: LCCOMB_X66_Y38_N18
\z80|i_tv80_core|BusB[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|BusB[1]~3_combout\ = ((\z80|i_tv80_core|ISet\(0) & (!\z80|i_tv80_core|IR\(2))) # (!\z80|i_tv80_core|ISet\(0) & ((!\z80|i_tv80_core|i_mcode|Selector34~2_combout\)))) # (!\z80|i_tv80_core|i_mcode|Selector127~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|ISet\(0),
	datac => \z80|i_tv80_core|i_mcode|Selector127~0_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector34~2_combout\,
	combout => \z80|i_tv80_core|BusB[1]~3_combout\);

-- Location: FF_X66_Y32_N7
\z80|i_tv80_core|i_reg|RegsL[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIL~6_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsL[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[1][6]~q\);

-- Location: FF_X66_Y32_N1
\z80|i_tv80_core|i_reg|RegsL[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|RegDIL~6_combout\,
	ena => \z80|i_tv80_core|i_reg|RegsL[3][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[3][6]~q\);

-- Location: FF_X65_Y32_N13
\z80|i_tv80_core|i_reg|RegsL[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIL~6_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsL[2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[2][6]~q\);

-- Location: LCCOMB_X65_Y32_N12
\z80|i_tv80_core|i_reg|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux9~0_combout\ = (\z80|i_tv80_core|RegAddrA[0]~2_combout\ & (\z80|i_tv80_core|RegAddrA[1]~4_combout\)) # (!\z80|i_tv80_core|RegAddrA[0]~2_combout\ & ((\z80|i_tv80_core|RegAddrA[1]~4_combout\ & 
-- (\z80|i_tv80_core|i_reg|RegsL[2][6]~q\)) # (!\z80|i_tv80_core|RegAddrA[1]~4_combout\ & ((\z80|i_tv80_core|i_reg|RegsL[0][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	datab => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	datac => \z80|i_tv80_core|i_reg|RegsL[2][6]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsL[0][6]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux9~0_combout\);

-- Location: LCCOMB_X66_Y32_N10
\z80|i_tv80_core|i_reg|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux9~1_combout\ = (\z80|i_tv80_core|i_reg|Mux9~0_combout\ & (((\z80|i_tv80_core|i_reg|RegsL[3][6]~q\) # (!\z80|i_tv80_core|RegAddrA[0]~2_combout\)))) # (!\z80|i_tv80_core|i_reg|Mux9~0_combout\ & 
-- (\z80|i_tv80_core|i_reg|RegsL[1][6]~q\ & ((\z80|i_tv80_core|RegAddrA[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[1][6]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsL[3][6]~q\,
	datac => \z80|i_tv80_core|i_reg|Mux9~0_combout\,
	datad => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	combout => \z80|i_tv80_core|i_reg|Mux9~1_combout\);

-- Location: LCCOMB_X62_Y35_N28
\z80|i_tv80_core|Mux33~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux33~10_combout\ = (\z80|i_tv80_core|i_mcode|Selector125~0_combout\ & (!\z80|i_tv80_core|i_mcode|Selector127~0_combout\ & (\z80|i_tv80_core|i_mcode|Selector128~5_combout\ & \z80|i_tv80_core|i_mcode|Selector126~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector125~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector127~0_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector128~5_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector126~0_combout\,
	combout => \z80|i_tv80_core|Mux33~10_combout\);

-- Location: FF_X67_Y34_N19
\z80|i_tv80_core|RegAddrB_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|i_mcode|Selector127~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|RegAddrB_r\(0));

-- Location: FF_X62_Y35_N1
\z80|i_tv80_core|RegAddrB_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|i_mcode|Selector126~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|RegAddrB_r\(1));

-- Location: FF_X65_Y32_N27
\z80|i_tv80_core|i_reg|RegsL[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIL~4_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsL[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[0][4]~q\);

-- Location: FF_X65_Y32_N17
\z80|i_tv80_core|i_reg|RegsL[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIL~4_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsL[2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[2][4]~q\);

-- Location: LCCOMB_X65_Y32_N26
\z80|i_tv80_core|Mux29~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux29~5_combout\ = (\z80|i_tv80_core|RegAddrB_r\(0) & (\z80|i_tv80_core|RegAddrB_r\(1))) # (!\z80|i_tv80_core|RegAddrB_r\(0) & ((\z80|i_tv80_core|RegAddrB_r\(1) & ((\z80|i_tv80_core|i_reg|RegsL[2][4]~q\))) # 
-- (!\z80|i_tv80_core|RegAddrB_r\(1) & (\z80|i_tv80_core|i_reg|RegsL[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrB_r\(0),
	datab => \z80|i_tv80_core|RegAddrB_r\(1),
	datac => \z80|i_tv80_core|i_reg|RegsL[0][4]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsL[2][4]~q\,
	combout => \z80|i_tv80_core|Mux29~5_combout\);

-- Location: FF_X66_Y31_N23
\z80|i_tv80_core|i_reg|RegsL[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|RegDIL~4_combout\,
	ena => \z80|i_tv80_core|i_reg|RegsL[3][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[3][4]~q\);

-- Location: LCCOMB_X65_Y32_N14
\z80|i_tv80_core|Mux29~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux29~6_combout\ = (\z80|i_tv80_core|Mux29~5_combout\ & (((\z80|i_tv80_core|i_reg|RegsL[3][4]~q\)) # (!\z80|i_tv80_core|RegAddrB_r\(0)))) # (!\z80|i_tv80_core|Mux29~5_combout\ & (\z80|i_tv80_core|RegAddrB_r\(0) & 
-- (\z80|i_tv80_core|i_reg|RegsL[1][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Mux29~5_combout\,
	datab => \z80|i_tv80_core|RegAddrB_r\(0),
	datac => \z80|i_tv80_core|i_reg|RegsL[1][4]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsL[3][4]~q\,
	combout => \z80|i_tv80_core|Mux29~6_combout\);

-- Location: LCCOMB_X66_Y34_N20
\z80|i_tv80_core|Decoder3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Decoder3~0_combout\ = (\z80|i_tv80_core|Read_To_Reg_r\(2) & (\z80|i_tv80_core|Read_To_Reg_r\(1) & !\z80|i_tv80_core|Read_To_Reg_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Read_To_Reg_r\(2),
	datab => \z80|i_tv80_core|Read_To_Reg_r\(1),
	datad => \z80|i_tv80_core|Read_To_Reg_r\(3),
	combout => \z80|i_tv80_core|Decoder3~0_combout\);

-- Location: LCCOMB_X66_Y34_N10
\z80|i_tv80_core|Decoder3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Decoder3~6_combout\ = (\z80|i_tv80_core|always5~1_combout\ & (\z80|i_tv80_core|Decoder3~0_combout\ & (\z80|i_tv80_core|Read_To_Reg_r\(0) & \z80|i_tv80_core|Read_To_Reg_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|always5~1_combout\,
	datab => \z80|i_tv80_core|Decoder3~0_combout\,
	datac => \z80|i_tv80_core|Read_To_Reg_r\(0),
	datad => \z80|i_tv80_core|Read_To_Reg_r\(4),
	combout => \z80|i_tv80_core|Decoder3~6_combout\);

-- Location: LCCOMB_X62_Y36_N20
\z80|i_tv80_core|ACC~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ACC~3_combout\ = (\z80|i_tv80_core|Decoder3~6_combout\ & (\z80|i_tv80_core|Save_Mux[4]~26_combout\)) # (!\z80|i_tv80_core|Decoder3~6_combout\ & ((!\z80|i_tv80_core|ACC\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|Save_Mux[4]~26_combout\,
	datac => \z80|i_tv80_core|ACC\(4),
	datad => \z80|i_tv80_core|Decoder3~6_combout\,
	combout => \z80|i_tv80_core|ACC~3_combout\);

-- Location: LCCOMB_X67_Y39_N22
\z80|i_tv80_core|i_mcode|WideOr41~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|WideOr41~5_combout\ = (\z80|i_tv80_core|IR\(2) & (\z80|i_tv80_core|IR\(0) & (\z80|i_tv80_core|i_mcode|Decoder2~9_combout\ & \z80|i_tv80_core|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|IR\(0),
	datac => \z80|i_tv80_core|i_mcode|Decoder2~9_combout\,
	datad => \z80|i_tv80_core|IR\(1),
	combout => \z80|i_tv80_core|i_mcode|WideOr41~5_combout\);

-- Location: LCCOMB_X62_Y36_N24
\z80|i_tv80_core|i_mcode|I_CPL~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|I_CPL~0_combout\ = (!\z80|i_tv80_core|ISet\(0) & (\z80|i_tv80_core|i_mcode|Decoder2~5_combout\ & \z80|i_tv80_core|i_mcode|WideOr41~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ISet\(0),
	datab => \z80|i_tv80_core|i_mcode|Decoder2~5_combout\,
	datac => \z80|i_tv80_core|i_mcode|WideOr41~5_combout\,
	combout => \z80|i_tv80_core|i_mcode|I_CPL~0_combout\);

-- Location: LCCOMB_X62_Y36_N0
\z80|i_tv80_core|ACC[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ACC[3]~1_combout\ = (\z80|i_tv80_core|Decoder3~6_combout\) # (((\z80|i_tv80_core|BTR_r~0_combout\ & \z80|i_tv80_core|i_mcode|I_CPL~0_combout\)) # (!\KEY[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Decoder3~6_combout\,
	datab => \KEY[2]~input_o\,
	datac => \z80|i_tv80_core|BTR_r~0_combout\,
	datad => \z80|i_tv80_core|i_mcode|I_CPL~0_combout\,
	combout => \z80|i_tv80_core|ACC[3]~1_combout\);

-- Location: FF_X62_Y36_N21
\z80|i_tv80_core|ACC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|ACC~3_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|ACC[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|ACC\(4));

-- Location: LCCOMB_X66_Y34_N26
\z80|i_tv80_core|RegWEH~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|RegWEH~0_combout\ = (\z80|i_tv80_core|RegWEL~0_combout\) # ((\z80|i_tv80_core|WideOr1~0_combout\ & (!\z80|i_tv80_core|Read_To_Reg_r\(0) & \z80|i_tv80_core|always5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|WideOr1~0_combout\,
	datab => \z80|i_tv80_core|Read_To_Reg_r\(0),
	datac => \z80|i_tv80_core|always5~1_combout\,
	datad => \z80|i_tv80_core|RegWEL~0_combout\,
	combout => \z80|i_tv80_core|RegWEH~0_combout\);

-- Location: LCCOMB_X66_Y33_N16
\z80|i_tv80_core|i_reg|RegsH[1][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|RegsH[1][0]~1_combout\ = (!\z80|i_tv80_core|RegAddrA[1]~4_combout\ & (\z80|i_tv80_core|RegAddrA[0]~2_combout\ & \z80|i_tv80_core|RegWEH~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	datac => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	datad => \z80|i_tv80_core|RegWEH~0_combout\,
	combout => \z80|i_tv80_core|i_reg|RegsH[1][0]~1_combout\);

-- Location: FF_X67_Y33_N7
\z80|i_tv80_core|i_reg|RegsH[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIH~0_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsH[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[1][4]~q\);

-- Location: LCCOMB_X66_Y33_N10
\z80|i_tv80_core|i_reg|RegsH[0][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|RegsH[0][0]~2_combout\ = (!\z80|i_tv80_core|RegAddrA[1]~4_combout\ & (!\z80|i_tv80_core|RegAddrA[0]~2_combout\ & \z80|i_tv80_core|RegWEH~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	datac => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	datad => \z80|i_tv80_core|RegWEH~0_combout\,
	combout => \z80|i_tv80_core|i_reg|RegsH[0][0]~2_combout\);

-- Location: FF_X67_Y32_N3
\z80|i_tv80_core|i_reg|RegsH[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIH~0_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsH[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[0][4]~q\);

-- Location: LCCOMB_X67_Y32_N2
\z80|i_tv80_core|Mux29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux29~2_combout\ = (\z80|i_tv80_core|RegAddrB_r\(1) & (((\z80|i_tv80_core|RegAddrB_r\(0))))) # (!\z80|i_tv80_core|RegAddrB_r\(1) & ((\z80|i_tv80_core|RegAddrB_r\(0) & (\z80|i_tv80_core|i_reg|RegsH[1][4]~q\)) # 
-- (!\z80|i_tv80_core|RegAddrB_r\(0) & ((\z80|i_tv80_core|i_reg|RegsH[0][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsH[1][4]~q\,
	datab => \z80|i_tv80_core|RegAddrB_r\(1),
	datac => \z80|i_tv80_core|i_reg|RegsH[0][4]~q\,
	datad => \z80|i_tv80_core|RegAddrB_r\(0),
	combout => \z80|i_tv80_core|Mux29~2_combout\);

-- Location: LCCOMB_X66_Y33_N4
\z80|i_tv80_core|i_reg|RegsH[3][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|RegsH[3][0]~3_combout\ = (\z80|i_tv80_core|RegAddrA[1]~4_combout\ & (\z80|i_tv80_core|RegAddrA[0]~2_combout\ & \z80|i_tv80_core|RegWEH~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	datac => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	datad => \z80|i_tv80_core|RegWEH~0_combout\,
	combout => \z80|i_tv80_core|i_reg|RegsH[3][0]~3_combout\);

-- Location: FF_X67_Y33_N17
\z80|i_tv80_core|i_reg|RegsH[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|RegDIH~0_combout\,
	ena => \z80|i_tv80_core|i_reg|RegsH[3][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[3][4]~q\);

-- Location: LCCOMB_X63_Y32_N16
\z80|i_tv80_core|Mux29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux29~3_combout\ = (\z80|i_tv80_core|RegAddrB_r\(1) & ((\z80|i_tv80_core|Mux29~2_combout\ & ((\z80|i_tv80_core|i_reg|RegsH[3][4]~q\))) # (!\z80|i_tv80_core|Mux29~2_combout\ & (\z80|i_tv80_core|i_reg|RegsH[2][4]~q\)))) # 
-- (!\z80|i_tv80_core|RegAddrB_r\(1) & (\z80|i_tv80_core|Mux29~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrB_r\(1),
	datab => \z80|i_tv80_core|Mux29~2_combout\,
	datac => \z80|i_tv80_core|i_reg|RegsH[2][4]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[3][4]~q\,
	combout => \z80|i_tv80_core|Mux29~3_combout\);

-- Location: LCCOMB_X66_Y33_N26
\z80|i_tv80_core|i_reg|RegsH[2][4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|RegsH[2][4]~0_combout\ = (\z80|i_tv80_core|RegAddrA[1]~4_combout\ & (!\z80|i_tv80_core|RegAddrA[0]~2_combout\ & \z80|i_tv80_core|RegWEH~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	datac => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	datad => \z80|i_tv80_core|RegWEH~0_combout\,
	combout => \z80|i_tv80_core|i_reg|RegsH[2][4]~0_combout\);

-- Location: FF_X66_Y33_N19
\z80|i_tv80_core|i_reg|RegsH[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIH~3_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsH[2][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[2][7]~q\);

-- Location: FF_X67_Y33_N5
\z80|i_tv80_core|i_reg|RegsH[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIH~3_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsH[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[1][7]~q\);

-- Location: LCCOMB_X67_Y33_N4
\z80|i_tv80_core|i_reg|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux0~0_combout\ = (\z80|i_tv80_core|RegAddrA[0]~2_combout\ & ((\z80|i_tv80_core|RegAddrA[1]~4_combout\) # ((\z80|i_tv80_core|i_reg|RegsH[1][7]~q\)))) # (!\z80|i_tv80_core|RegAddrA[0]~2_combout\ & 
-- (!\z80|i_tv80_core|RegAddrA[1]~4_combout\ & ((\z80|i_tv80_core|i_reg|RegsH[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	datab => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	datac => \z80|i_tv80_core|i_reg|RegsH[1][7]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[0][7]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux0~0_combout\);

-- Location: FF_X67_Y33_N23
\z80|i_tv80_core|i_reg|RegsH[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|RegDIH~3_combout\,
	ena => \z80|i_tv80_core|i_reg|RegsH[3][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[3][7]~q\);

-- Location: LCCOMB_X66_Y33_N14
\z80|i_tv80_core|i_reg|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux0~1_combout\ = (\z80|i_tv80_core|RegAddrA[1]~4_combout\ & ((\z80|i_tv80_core|i_reg|Mux0~0_combout\ & ((\z80|i_tv80_core|i_reg|RegsH[3][7]~q\))) # (!\z80|i_tv80_core|i_reg|Mux0~0_combout\ & 
-- (\z80|i_tv80_core|i_reg|RegsH[2][7]~q\)))) # (!\z80|i_tv80_core|RegAddrA[1]~4_combout\ & (((\z80|i_tv80_core|i_reg|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	datab => \z80|i_tv80_core|i_reg|RegsH[2][7]~q\,
	datac => \z80|i_tv80_core|i_reg|Mux0~0_combout\,
	datad => \z80|i_tv80_core|i_reg|RegsH[3][7]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux0~1_combout\);

-- Location: FF_X66_Y33_N9
\z80|i_tv80_core|i_reg|RegsH[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIH~2_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsH[2][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[2][6]~q\);

-- Location: LCCOMB_X66_Y33_N20
\z80|i_tv80_core|i_reg|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux1~0_combout\ = (\z80|i_tv80_core|RegAddrA[1]~4_combout\ & (((\z80|i_tv80_core|i_reg|RegsH[2][6]~q\) # (\z80|i_tv80_core|RegAddrA[0]~2_combout\)))) # (!\z80|i_tv80_core|RegAddrA[1]~4_combout\ & 
-- (\z80|i_tv80_core|i_reg|RegsH[0][6]~q\ & ((!\z80|i_tv80_core|RegAddrA[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsH[0][6]~q\,
	datab => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	datac => \z80|i_tv80_core|i_reg|RegsH[2][6]~q\,
	datad => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	combout => \z80|i_tv80_core|i_reg|Mux1~0_combout\);

-- Location: FF_X67_Y33_N25
\z80|i_tv80_core|i_reg|RegsH[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIH~2_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsH[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[1][6]~q\);

-- Location: FF_X67_Y33_N19
\z80|i_tv80_core|i_reg|RegsH[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|RegDIH~2_combout\,
	ena => \z80|i_tv80_core|i_reg|RegsH[3][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[3][6]~q\);

-- Location: LCCOMB_X67_Y33_N24
\z80|i_tv80_core|i_reg|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux1~1_combout\ = (\z80|i_tv80_core|RegAddrA[0]~2_combout\ & ((\z80|i_tv80_core|i_reg|Mux1~0_combout\ & ((\z80|i_tv80_core|i_reg|RegsH[3][6]~q\))) # (!\z80|i_tv80_core|i_reg|Mux1~0_combout\ & 
-- (\z80|i_tv80_core|i_reg|RegsH[1][6]~q\)))) # (!\z80|i_tv80_core|RegAddrA[0]~2_combout\ & (\z80|i_tv80_core|i_reg|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	datab => \z80|i_tv80_core|i_reg|Mux1~0_combout\,
	datac => \z80|i_tv80_core|i_reg|RegsH[1][6]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[3][6]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux1~1_combout\);

-- Location: LCCOMB_X67_Y31_N26
\z80|i_tv80_core|ID16[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ID16[13]~26_combout\ = (\z80|i_tv80_core|i_reg|Mux2~1_combout\ & ((\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & (\z80|i_tv80_core|ID16[12]~25\ & VCC)) # (!\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & 
-- (!\z80|i_tv80_core|ID16[12]~25\)))) # (!\z80|i_tv80_core|i_reg|Mux2~1_combout\ & ((\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & (!\z80|i_tv80_core|ID16[12]~25\)) # (!\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & ((\z80|i_tv80_core|ID16[12]~25\) # 
-- (GND)))))
-- \z80|i_tv80_core|ID16[13]~27\ = CARRY((\z80|i_tv80_core|i_reg|Mux2~1_combout\ & (!\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & !\z80|i_tv80_core|ID16[12]~25\)) # (!\z80|i_tv80_core|i_reg|Mux2~1_combout\ & ((!\z80|i_tv80_core|ID16[12]~25\) # 
-- (!\z80|i_tv80_core|i_mcode|Selector118~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux2~1_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector118~3_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|ID16[12]~25\,
	combout => \z80|i_tv80_core|ID16[13]~26_combout\,
	cout => \z80|i_tv80_core|ID16[13]~27\);

-- Location: LCCOMB_X67_Y31_N28
\z80|i_tv80_core|ID16[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ID16[14]~28_combout\ = ((\z80|i_tv80_core|i_reg|Mux1~1_combout\ $ (\z80|i_tv80_core|i_mcode|Selector118~3_combout\ $ (!\z80|i_tv80_core|ID16[13]~27\)))) # (GND)
-- \z80|i_tv80_core|ID16[14]~29\ = CARRY((\z80|i_tv80_core|i_reg|Mux1~1_combout\ & ((\z80|i_tv80_core|i_mcode|Selector118~3_combout\) # (!\z80|i_tv80_core|ID16[13]~27\))) # (!\z80|i_tv80_core|i_reg|Mux1~1_combout\ & 
-- (\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & !\z80|i_tv80_core|ID16[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux1~1_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector118~3_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|ID16[13]~27\,
	combout => \z80|i_tv80_core|ID16[14]~28_combout\,
	cout => \z80|i_tv80_core|ID16[14]~29\);

-- Location: LCCOMB_X67_Y31_N30
\z80|i_tv80_core|ID16[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ID16[15]~30_combout\ = \z80|i_tv80_core|i_reg|Mux0~1_combout\ $ (\z80|i_tv80_core|ID16[14]~29\ $ (\z80|i_tv80_core|i_mcode|Selector118~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|i_reg|Mux0~1_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector118~3_combout\,
	cin => \z80|i_tv80_core|ID16[14]~29\,
	combout => \z80|i_tv80_core|ID16[15]~30_combout\);

-- Location: LCCOMB_X67_Y33_N22
\z80|i_tv80_core|RegDIH~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|RegDIH~3_combout\ = (\z80|i_tv80_core|always6~0_combout\ & ((\z80|i_tv80_core|ID16[15]~30_combout\))) # (!\z80|i_tv80_core|always6~0_combout\ & (\z80|i_tv80_core|Save_Mux[7]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|always6~0_combout\,
	datac => \z80|i_tv80_core|Save_Mux[7]~42_combout\,
	datad => \z80|i_tv80_core|ID16[15]~30_combout\,
	combout => \z80|i_tv80_core|RegDIH~3_combout\);

-- Location: FF_X66_Y33_N3
\z80|i_tv80_core|i_reg|RegsH[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIH~3_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsH[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[0][7]~q\);

-- Location: LCCOMB_X66_Y33_N12
\z80|i_tv80_core|i_reg|Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux32~0_combout\ = (\z80|i_tv80_core|RegAddrC\(0) & (\z80|i_tv80_core|RegAddrC\(1))) # (!\z80|i_tv80_core|RegAddrC\(0) & ((\z80|i_tv80_core|RegAddrC\(1) & ((\z80|i_tv80_core|i_reg|RegsH[2][7]~q\))) # (!\z80|i_tv80_core|RegAddrC\(1) 
-- & (\z80|i_tv80_core|i_reg|RegsH[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrC\(0),
	datab => \z80|i_tv80_core|RegAddrC\(1),
	datac => \z80|i_tv80_core|i_reg|RegsH[0][7]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[2][7]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux32~0_combout\);

-- Location: LCCOMB_X66_Y33_N22
\z80|i_tv80_core|i_reg|Mux32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux32~1_combout\ = (\z80|i_tv80_core|i_reg|Mux32~0_combout\ & ((\z80|i_tv80_core|i_reg|RegsH[3][7]~q\) # ((!\z80|i_tv80_core|RegAddrC\(0))))) # (!\z80|i_tv80_core|i_reg|Mux32~0_combout\ & (((\z80|i_tv80_core|RegAddrC\(0) & 
-- \z80|i_tv80_core|i_reg|RegsH[1][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux32~0_combout\,
	datab => \z80|i_tv80_core|i_reg|RegsH[3][7]~q\,
	datac => \z80|i_tv80_core|RegAddrC\(0),
	datad => \z80|i_tv80_core|i_reg|RegsH[1][7]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux32~1_combout\);

-- Location: LCCOMB_X61_Y34_N26
\z80|i_tv80_core|SP16_B[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16_B[15]~0_combout\ = (\z80|i_tv80_core|tstate\(3) & (\z80|di_reg\(7))) # (!\z80|i_tv80_core|tstate\(3) & ((\z80|i_tv80_core|i_mcode|Selector118~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|di_reg\(7),
	datac => \z80|i_tv80_core|i_mcode|Selector118~3_combout\,
	datad => \z80|i_tv80_core|tstate\(3),
	combout => \z80|i_tv80_core|SP16_B[15]~0_combout\);

-- Location: LCCOMB_X60_Y35_N30
\z80|i_tv80_core|SP16_A[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16_A[15]~15_combout\ = (\z80|i_tv80_core|tstate\(3) & (\z80|i_tv80_core|i_reg|Mux32~1_combout\)) # (!\z80|i_tv80_core|tstate\(3) & ((\z80|i_tv80_core|SP\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|tstate\(3),
	datab => \z80|i_tv80_core|i_reg|Mux32~1_combout\,
	datac => \z80|i_tv80_core|SP\(15),
	combout => \z80|i_tv80_core|SP16_A[15]~15_combout\);

-- Location: LCCOMB_X65_Y34_N4
\z80|i_tv80_core|Decoder3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Decoder3~3_combout\ = (\z80|i_tv80_core|Read_To_Reg_r\(0) & (\z80|i_tv80_core|Decoder3~2_combout\ & !\z80|i_tv80_core|Read_To_Reg_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Read_To_Reg_r\(0),
	datab => \z80|i_tv80_core|Decoder3~2_combout\,
	datad => \z80|i_tv80_core|Read_To_Reg_r\(1),
	combout => \z80|i_tv80_core|Decoder3~3_combout\);

-- Location: FF_X68_Y33_N9
\z80|i_tv80_core|i_reg|RegsH[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIH~1_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsH[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[1][5]~q\);

-- Location: FF_X63_Y32_N27
\z80|i_tv80_core|i_reg|RegsH[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIH~1_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsH[2][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[2][5]~q\);

-- Location: FF_X68_Y33_N27
\z80|i_tv80_core|i_reg|RegsH[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIH~1_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsH[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[0][5]~q\);

-- Location: LCCOMB_X68_Y33_N4
\z80|i_tv80_core|i_reg|Mux34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux34~0_combout\ = (\z80|i_tv80_core|RegAddrC\(0) & (((\z80|i_tv80_core|RegAddrC\(1))))) # (!\z80|i_tv80_core|RegAddrC\(0) & ((\z80|i_tv80_core|RegAddrC\(1) & (\z80|i_tv80_core|i_reg|RegsH[2][5]~q\)) # 
-- (!\z80|i_tv80_core|RegAddrC\(1) & ((\z80|i_tv80_core|i_reg|RegsH[0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrC\(0),
	datab => \z80|i_tv80_core|i_reg|RegsH[2][5]~q\,
	datac => \z80|i_tv80_core|RegAddrC\(1),
	datad => \z80|i_tv80_core|i_reg|RegsH[0][5]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux34~0_combout\);

-- Location: LCCOMB_X68_Y33_N6
\z80|i_tv80_core|i_reg|Mux34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux34~1_combout\ = (\z80|i_tv80_core|RegAddrC\(0) & ((\z80|i_tv80_core|i_reg|Mux34~0_combout\ & ((\z80|i_tv80_core|i_reg|RegsH[3][5]~q\))) # (!\z80|i_tv80_core|i_reg|Mux34~0_combout\ & (\z80|i_tv80_core|i_reg|RegsH[1][5]~q\)))) # 
-- (!\z80|i_tv80_core|RegAddrC\(0) & (((\z80|i_tv80_core|i_reg|Mux34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrC\(0),
	datab => \z80|i_tv80_core|i_reg|RegsH[1][5]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsH[3][5]~q\,
	datad => \z80|i_tv80_core|i_reg|Mux34~0_combout\,
	combout => \z80|i_tv80_core|i_reg|Mux34~1_combout\);

-- Location: LCCOMB_X67_Y32_N12
\z80|i_tv80_core|i_reg|Mux35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux35~0_combout\ = (\z80|i_tv80_core|RegAddrC\(1) & (((\z80|i_tv80_core|RegAddrC\(0))))) # (!\z80|i_tv80_core|RegAddrC\(1) & ((\z80|i_tv80_core|RegAddrC\(0) & (\z80|i_tv80_core|i_reg|RegsH[1][4]~q\)) # 
-- (!\z80|i_tv80_core|RegAddrC\(0) & ((\z80|i_tv80_core|i_reg|RegsH[0][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsH[1][4]~q\,
	datab => \z80|i_tv80_core|RegAddrC\(1),
	datac => \z80|i_tv80_core|RegAddrC\(0),
	datad => \z80|i_tv80_core|i_reg|RegsH[0][4]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux35~0_combout\);

-- Location: LCCOMB_X67_Y32_N6
\z80|i_tv80_core|i_reg|Mux35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux35~1_combout\ = (\z80|i_tv80_core|RegAddrC\(1) & ((\z80|i_tv80_core|i_reg|Mux35~0_combout\ & ((\z80|i_tv80_core|i_reg|RegsH[3][4]~q\))) # (!\z80|i_tv80_core|i_reg|Mux35~0_combout\ & (\z80|i_tv80_core|i_reg|RegsH[2][4]~q\)))) # 
-- (!\z80|i_tv80_core|RegAddrC\(1) & (((\z80|i_tv80_core|i_reg|Mux35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsH[2][4]~q\,
	datab => \z80|i_tv80_core|RegAddrC\(1),
	datac => \z80|i_tv80_core|i_reg|RegsH[3][4]~q\,
	datad => \z80|i_tv80_core|i_reg|Mux35~0_combout\,
	combout => \z80|i_tv80_core|i_reg|Mux35~1_combout\);

-- Location: FF_X56_Y30_N9
\mu|mainram_rtl_0|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|A~103_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0));

-- Location: FF_X57_Y29_N31
\z80|i_tv80_core|A[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|A~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|A\(15));

-- Location: FF_X57_Y29_N9
\z80|i_tv80_core|A[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|A~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|A\(14));

-- Location: LCCOMB_X68_Y40_N18
\z80|i_tv80_core|i_mcode|MCycles~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~60_combout\ = (\z80|i_tv80_core|IR\(1) & (\z80|i_tv80_core|mcycle\(1) $ ((\z80|i_tv80_core|IR\(0))))) # (!\z80|i_tv80_core|IR\(1) & (!\z80|i_tv80_core|mcycle\(1) & ((\z80|i_tv80_core|mcycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(1),
	datab => \z80|i_tv80_core|IR\(0),
	datac => \z80|i_tv80_core|IR\(1),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|MCycles~60_combout\);

-- Location: LCCOMB_X68_Y40_N28
\z80|i_tv80_core|i_mcode|MCycles~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~61_combout\ = (\z80|i_tv80_core|i_mcode|MCycles~60_combout\ & ((\z80|i_tv80_core|IR\(6) & (!\z80|i_tv80_core|IR\(2) & \z80|i_tv80_core|mcycle\(1))) # (!\z80|i_tv80_core|IR\(6) & ((!\z80|i_tv80_core|mcycle\(1)))))) # 
-- (!\z80|i_tv80_core|i_mcode|MCycles~60_combout\ & (((\z80|i_tv80_core|mcycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|i_mcode|MCycles~60_combout\,
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|mcycle\(1),
	combout => \z80|i_tv80_core|i_mcode|MCycles~61_combout\);

-- Location: LCCOMB_X68_Y40_N14
\z80|i_tv80_core|i_mcode|MCycles~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~62_combout\ = (\z80|i_tv80_core|i_mcode|Equal0~0_combout\ & ((\z80|i_tv80_core|i_mcode|MCycles~61_combout\ & ((\z80|i_tv80_core|IR\(6)))) # (!\z80|i_tv80_core|i_mcode|MCycles~61_combout\ & (\z80|i_tv80_core|mcycle\(2) & 
-- !\z80|i_tv80_core|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(2),
	datab => \z80|i_tv80_core|i_mcode|MCycles~61_combout\,
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|i_mcode|Equal0~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|MCycles~62_combout\);

-- Location: LCCOMB_X65_Y38_N10
\z80|i_tv80_core|i_mcode|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Mux5~5_combout\ = (\z80|i_tv80_core|i_mcode|MCycles~63_combout\ & \z80|i_tv80_core|i_mcode|Selector49~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|i_mcode|MCycles~63_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector49~2_combout\,
	combout => \z80|i_tv80_core|i_mcode|Mux5~5_combout\);

-- Location: LCCOMB_X68_Y38_N24
\z80|i_tv80_core|i_mcode|MCycles~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~64_combout\ = (\z80|i_tv80_core|i_mcode|Read_To_Reg~4_combout\ & (!\z80|i_tv80_core|i_mcode|MCycles~52_combout\ & (\z80|i_tv80_core|i_alu|Decoder0~0_combout\ & \z80|i_tv80_core|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Read_To_Reg~4_combout\,
	datab => \z80|i_tv80_core|i_mcode|MCycles~52_combout\,
	datac => \z80|i_tv80_core|i_alu|Decoder0~0_combout\,
	datad => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|i_mcode|MCycles~64_combout\);

-- Location: LCCOMB_X68_Y38_N28
\z80|i_tv80_core|i_mcode|MCycles~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~66_combout\ = (\z80|i_tv80_core|IR\(6) & (((\z80|i_tv80_core|IR\(0)) # (!\z80|i_tv80_core|IR\(2))) # (!\z80|i_tv80_core|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|IR\(2),
	datac => \z80|i_tv80_core|IR\(0),
	datad => \z80|i_tv80_core|IR\(6),
	combout => \z80|i_tv80_core|i_mcode|MCycles~66_combout\);

-- Location: LCCOMB_X68_Y38_N10
\z80|i_tv80_core|i_mcode|MCycles~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~65_combout\ = (\z80|i_tv80_core|i_mcode|Equal0~2_combout\ & (!\z80|i_tv80_core|IR\(6) & ((\z80|i_tv80_core|i_alu|Decoder0~0_combout\) # (!\z80|i_tv80_core|mcycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Decoder0~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|Equal0~2_combout\,
	datac => \z80|i_tv80_core|mcycle\(0),
	datad => \z80|i_tv80_core|IR\(6),
	combout => \z80|i_tv80_core|i_mcode|MCycles~65_combout\);

-- Location: LCCOMB_X68_Y38_N14
\z80|i_tv80_core|i_mcode|MCycles~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~67_combout\ = (\z80|i_tv80_core|i_mcode|MCycles~65_combout\) # ((!\z80|i_tv80_core|i_alu|Decoder0~0_combout\ & (\z80|i_tv80_core|i_mcode|MCycles~66_combout\ & \z80|i_tv80_core|i_mcode|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Decoder0~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|MCycles~66_combout\,
	datac => \z80|i_tv80_core|i_mcode|Equal0~0_combout\,
	datad => \z80|i_tv80_core|i_mcode|MCycles~65_combout\,
	combout => \z80|i_tv80_core|i_mcode|MCycles~67_combout\);

-- Location: LCCOMB_X68_Y38_N16
\z80|i_tv80_core|i_mcode|MCycles~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~68_combout\ = (\z80|i_tv80_core|i_mcode|MCycles~64_combout\) # ((\z80|i_tv80_core|mcycle\(1) & (\z80|i_tv80_core|i_mcode|MCycles~67_combout\ & !\z80|i_tv80_core|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(1),
	datab => \z80|i_tv80_core|i_mcode|MCycles~64_combout\,
	datac => \z80|i_tv80_core|i_mcode|MCycles~67_combout\,
	datad => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|i_mcode|MCycles~68_combout\);

-- Location: LCCOMB_X68_Y38_N18
\z80|i_tv80_core|i_mcode|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector37~0_combout\ = (\z80|i_tv80_core|IR\(2) & (((\z80|i_tv80_core|IR\(7))))) # (!\z80|i_tv80_core|IR\(2) & ((\z80|i_tv80_core|IR\(7) & (\z80|i_tv80_core|i_mcode|Mux5~5_combout\)) # (!\z80|i_tv80_core|IR\(7) & 
-- ((\z80|i_tv80_core|i_mcode|MCycles~68_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Mux5~5_combout\,
	datab => \z80|i_tv80_core|IR\(2),
	datac => \z80|i_tv80_core|IR\(7),
	datad => \z80|i_tv80_core|i_mcode|MCycles~68_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector37~0_combout\);

-- Location: LCCOMB_X69_Y40_N22
\z80|i_tv80_core|i_mcode|MCycles~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~70_combout\ = (!\z80|i_tv80_core|mcycle\(0) & (\z80|i_tv80_core|IR\(0) & ((\z80|i_tv80_core|mcycle\(1)) # (\z80|i_tv80_core|mcycle\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(1),
	datab => \z80|i_tv80_core|mcycle\(0),
	datac => \z80|i_tv80_core|IR\(0),
	datad => \z80|i_tv80_core|mcycle\(2),
	combout => \z80|i_tv80_core|i_mcode|MCycles~70_combout\);

-- Location: LCCOMB_X68_Y40_N24
\z80|i_tv80_core|i_mcode|MCycles~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~69_combout\ = (\z80|i_tv80_core|i_mcode|MCycles~56_combout\ & (\z80|i_tv80_core|i_mcode|Read_To_Reg~4_combout\ & ((\z80|i_tv80_core|i_mcode|Decoder2~8_combout\) # (!\z80|i_tv80_core|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Decoder2~8_combout\,
	datab => \z80|i_tv80_core|i_mcode|MCycles~56_combout\,
	datac => \z80|i_tv80_core|i_mcode|Read_To_Reg~4_combout\,
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|MCycles~69_combout\);

-- Location: LCCOMB_X69_Y39_N2
\z80|i_tv80_core|i_mcode|TStates~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|TStates~9_combout\ = (\z80|i_tv80_core|IR\(3) & !\z80|i_tv80_core|IR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|IR\(3),
	datac => \z80|i_tv80_core|IR\(1),
	combout => \z80|i_tv80_core|i_mcode|TStates~9_combout\);

-- Location: LCCOMB_X69_Y40_N24
\z80|i_tv80_core|i_mcode|MCycles~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~71_combout\ = (\z80|i_tv80_core|IR\(6) & ((\z80|i_tv80_core|i_mcode|MCycles~69_combout\) # ((\z80|i_tv80_core|i_mcode|MCycles~70_combout\ & !\z80|i_tv80_core|i_mcode|TStates~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|MCycles~70_combout\,
	datab => \z80|i_tv80_core|i_mcode|MCycles~69_combout\,
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|i_mcode|TStates~9_combout\,
	combout => \z80|i_tv80_core|i_mcode|MCycles~71_combout\);

-- Location: LCCOMB_X68_Y40_N26
\z80|i_tv80_core|i_mcode|Selector37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector37~1_combout\ = (\z80|i_tv80_core|IR\(2) & ((\z80|i_tv80_core|i_mcode|Selector37~0_combout\ & ((\z80|i_tv80_core|i_mcode|MCycles~71_combout\))) # (!\z80|i_tv80_core|i_mcode|Selector37~0_combout\ & 
-- (\z80|i_tv80_core|i_mcode|MCycles~62_combout\)))) # (!\z80|i_tv80_core|IR\(2) & (((\z80|i_tv80_core|i_mcode|Selector37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|i_mcode|MCycles~62_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector37~0_combout\,
	datad => \z80|i_tv80_core|i_mcode|MCycles~71_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector37~1_combout\);

-- Location: LCCOMB_X68_Y40_N6
\z80|i_tv80_core|i_mcode|WideOr66~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|WideOr66~0_combout\ = (!\z80|i_tv80_core|IR\(0) & (\z80|i_tv80_core|IR\(1) & ((\z80|i_tv80_core|IR\(7)) # (!\z80|i_tv80_core|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(6),
	datab => \z80|i_tv80_core|IR\(0),
	datac => \z80|i_tv80_core|IR\(1),
	datad => \z80|i_tv80_core|IR\(7),
	combout => \z80|i_tv80_core|i_mcode|WideOr66~0_combout\);

-- Location: LCCOMB_X68_Y40_N16
\z80|i_tv80_core|i_mcode|Selector129~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector129~1_combout\ = (\z80|i_tv80_core|i_mcode|WideOr66~0_combout\ & (!\z80|i_tv80_core|mcycle\(0) & !\z80|i_tv80_core|mcycle\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|WideOr66~0_combout\,
	datab => \z80|i_tv80_core|mcycle\(0),
	datad => \z80|i_tv80_core|mcycle\(6),
	combout => \z80|i_tv80_core|i_mcode|Selector129~1_combout\);

-- Location: LCCOMB_X68_Y40_N4
\z80|i_tv80_core|i_mcode|Selector129~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector129~0_combout\ = (\z80|i_tv80_core|IR\(2) & (\z80|i_tv80_core|ISet\(0) & (\z80|i_tv80_core|mcycle\(2) & !\z80|i_tv80_core|mcycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|ISet\(0),
	datac => \z80|i_tv80_core|mcycle\(2),
	datad => \z80|i_tv80_core|mcycle\(1),
	combout => \z80|i_tv80_core|i_mcode|Selector129~0_combout\);

-- Location: LCCOMB_X68_Y40_N12
\z80|i_tv80_core|i_mcode|Selector129~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector129~2_combout\ = (\z80|i_tv80_core|i_mcode|Selector37~1_combout\ & (((\z80|i_tv80_core|i_mcode|Selector129~1_combout\ & \z80|i_tv80_core|i_mcode|Selector129~0_combout\)) # (!\z80|i_tv80_core|ISet\(0)))) # 
-- (!\z80|i_tv80_core|i_mcode|Selector37~1_combout\ & (\z80|i_tv80_core|i_mcode|Selector129~1_combout\ & (\z80|i_tv80_core|i_mcode|Selector129~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector37~1_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector129~1_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector129~0_combout\,
	datad => \z80|i_tv80_core|ISet\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector129~2_combout\);

-- Location: LCCOMB_X62_Y37_N12
\z80|wr_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|wr_n~0_combout\ = (\z80|i_tv80_core|mcycle\(0)) # ((!\z80|i_tv80_core|i_mcode|Selector129~2_combout\) # (!\z80|i_tv80_core|tstate\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(0),
	datab => \z80|i_tv80_core|tstate\(1),
	datad => \z80|i_tv80_core|i_mcode|Selector129~2_combout\,
	combout => \z80|wr_n~0_combout\);

-- Location: FF_X62_Y37_N13
\z80|wr_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|wr_n~0_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|wr_n~q\);

-- Location: LCCOMB_X57_Y29_N4
\mu|mainram_rtl_0|auto_generated|decode2|w_anode625w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram_rtl_0|auto_generated|decode2|w_anode625w[3]~0_combout\ = (!\z80|i_tv80_core|A\(13) & (\z80|i_tv80_core|A\(15) & (!\z80|i_tv80_core|A\(14) & !\z80|wr_n~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(13),
	datab => \z80|i_tv80_core|A\(15),
	datac => \z80|i_tv80_core|A\(14),
	datad => \z80|wr_n~q\,
	combout => \mu|mainram_rtl_0|auto_generated|decode2|w_anode625w[3]~0_combout\);

-- Location: LCCOMB_X57_Y29_N16
\mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode717w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode717w\(3) = (!\z80|i_tv80_core|A~23_combout\ & (!\z80|i_tv80_core|A~31_combout\ & (\KEY[2]~input_o\ & \z80|i_tv80_core|A~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~23_combout\,
	datab => \z80|i_tv80_core|A~31_combout\,
	datac => \KEY[2]~input_o\,
	datad => \z80|i_tv80_core|A~27_combout\,
	combout => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode717w\(3));

-- Location: FF_X68_Y33_N3
\z80|i_tv80_core|i_reg|RegsH[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIH~7_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsH[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[0][3]~q\);

-- Location: LCCOMB_X68_Y33_N28
\z80|i_tv80_core|i_reg|Mux36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux36~0_combout\ = (\z80|i_tv80_core|RegAddrC\(0) & (((\z80|i_tv80_core|RegAddrC\(1))))) # (!\z80|i_tv80_core|RegAddrC\(0) & ((\z80|i_tv80_core|RegAddrC\(1) & ((\z80|i_tv80_core|i_reg|RegsH[2][3]~q\))) # 
-- (!\z80|i_tv80_core|RegAddrC\(1) & (\z80|i_tv80_core|i_reg|RegsH[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrC\(0),
	datab => \z80|i_tv80_core|i_reg|RegsH[0][3]~q\,
	datac => \z80|i_tv80_core|RegAddrC\(1),
	datad => \z80|i_tv80_core|i_reg|RegsH[2][3]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux36~0_combout\);

-- Location: FF_X67_Y33_N29
\z80|i_tv80_core|i_reg|RegsH[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|RegDIH~7_combout\,
	ena => \z80|i_tv80_core|i_reg|RegsH[3][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[3][3]~q\);

-- Location: FF_X68_Y33_N25
\z80|i_tv80_core|i_reg|RegsH[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIH~7_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsH[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[1][3]~q\);

-- Location: LCCOMB_X68_Y33_N14
\z80|i_tv80_core|i_reg|Mux36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux36~1_combout\ = (\z80|i_tv80_core|RegAddrC\(0) & ((\z80|i_tv80_core|i_reg|Mux36~0_combout\ & (\z80|i_tv80_core|i_reg|RegsH[3][3]~q\)) # (!\z80|i_tv80_core|i_reg|Mux36~0_combout\ & ((\z80|i_tv80_core|i_reg|RegsH[1][3]~q\))))) # 
-- (!\z80|i_tv80_core|RegAddrC\(0) & (\z80|i_tv80_core|i_reg|Mux36~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrC\(0),
	datab => \z80|i_tv80_core|i_reg|Mux36~0_combout\,
	datac => \z80|i_tv80_core|i_reg|RegsH[3][3]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[1][3]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux36~1_combout\);

-- Location: LCCOMB_X65_Y39_N14
\z80|i_tv80_core|i_mcode|Selector38~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector38~8_combout\ = (\z80|i_tv80_core|IR\(5) & (!\z80|i_tv80_core|IR\(0) & (\z80|i_tv80_core|IR\(6) & \z80|i_tv80_core|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(5),
	datab => \z80|i_tv80_core|IR\(0),
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|IR\(7),
	combout => \z80|i_tv80_core|i_mcode|Selector38~8_combout\);

-- Location: LCCOMB_X67_Y39_N14
\z80|i_tv80_core|i_mcode|MCycles~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~72_combout\ = (\z80|i_tv80_core|IR\(0) & \z80|i_tv80_core|IR\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|IR\(0),
	datad => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|i_mcode|MCycles~72_combout\);

-- Location: LCCOMB_X67_Y39_N8
\z80|i_tv80_core|i_mcode|Selector38~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector38~9_combout\ = (\z80|i_tv80_core|i_mcode|Decoder2~4_combout\ & (!\z80|i_tv80_core|i_mcode|MCycles~72_combout\ & (\z80|i_tv80_core|i_mcode|Decoder2~9_combout\ & \z80|i_tv80_core|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Decoder2~4_combout\,
	datab => \z80|i_tv80_core|i_mcode|MCycles~72_combout\,
	datac => \z80|i_tv80_core|i_mcode|Decoder2~9_combout\,
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|Selector38~9_combout\);

-- Location: LCCOMB_X66_Y39_N28
\z80|i_tv80_core|i_mcode|Mux5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Mux5~9_combout\ = (\z80|i_tv80_core|i_mcode|Mux5~8_combout\ & ((\z80|i_tv80_core|mcycle\(1)) # ((\z80|i_tv80_core|mcycle\(2) & \z80|i_tv80_core|i_mcode|Decoder1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Mux5~8_combout\,
	datab => \z80|i_tv80_core|mcycle\(1),
	datac => \z80|i_tv80_core|mcycle\(2),
	datad => \z80|i_tv80_core|i_mcode|Decoder1~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|Mux5~9_combout\);

-- Location: LCCOMB_X66_Y39_N30
\z80|i_tv80_core|i_mcode|Mux5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Mux5~10_combout\ = (\z80|i_tv80_core|i_mcode|Mux5~9_combout\) # ((!\z80|i_tv80_core|i_mcode|Selector140~0_combout\ & (!\z80|i_tv80_core|Equal27~0_combout\ & \z80|i_tv80_core|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector140~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|Mux5~9_combout\,
	datac => \z80|i_tv80_core|Equal27~0_combout\,
	datad => \z80|i_tv80_core|IR\(1),
	combout => \z80|i_tv80_core|i_mcode|Mux5~10_combout\);

-- Location: LCCOMB_X67_Y41_N2
\z80|i_tv80_core|i_mcode|MCycles~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~75_combout\ = (\z80|i_tv80_core|mcycle\(1)) # ((!\z80|i_tv80_core|IR\(3) & (\z80|i_tv80_core|IR\(0) & \z80|i_tv80_core|mcycle\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(3),
	datab => \z80|i_tv80_core|IR\(0),
	datac => \z80|i_tv80_core|mcycle\(2),
	datad => \z80|i_tv80_core|mcycle\(1),
	combout => \z80|i_tv80_core|i_mcode|MCycles~75_combout\);

-- Location: LCCOMB_X66_Y39_N2
\z80|i_tv80_core|i_mcode|MCycles~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~76_combout\ = (\z80|i_tv80_core|IR\(7) & (\z80|i_tv80_core|i_mcode|Mux5~10_combout\)) # (!\z80|i_tv80_core|IR\(7) & ((\z80|i_tv80_core|i_mcode|MCycles~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Mux5~10_combout\,
	datab => \z80|i_tv80_core|i_mcode|MCycles~75_combout\,
	datac => \z80|i_tv80_core|IR\(7),
	combout => \z80|i_tv80_core|i_mcode|MCycles~76_combout\);

-- Location: LCCOMB_X66_Y39_N12
\z80|i_tv80_core|PC~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~16_combout\ = ((!\z80|i_tv80_core|i_mcode|Selector38~9_combout\ & ((\z80|i_tv80_core|IR\(2)) # (!\z80|i_tv80_core|i_mcode|Selector38~8_combout\)))) # (!\z80|i_tv80_core|i_mcode|MCycles~76_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector38~8_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector38~9_combout\,
	datac => \z80|i_tv80_core|IR\(2),
	datad => \z80|i_tv80_core|i_mcode|MCycles~76_combout\,
	combout => \z80|i_tv80_core|PC~16_combout\);

-- Location: LCCOMB_X66_Y39_N8
\z80|i_tv80_core|PC~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~12_combout\ = (\z80|i_tv80_core|mcycle\(1)) # ((\z80|i_tv80_core|mcycle\(2) & !\z80|i_tv80_core|IR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(2),
	datab => \z80|i_tv80_core|mcycle\(1),
	datac => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|PC~12_combout\);

-- Location: LCCOMB_X66_Y39_N4
\z80|i_tv80_core|PC~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~13_combout\ = (\z80|i_tv80_core|IR\(3) & ((!\z80|i_tv80_core|i_mcode|MCycles~52_combout\))) # (!\z80|i_tv80_core|IR\(3) & (\z80|i_tv80_core|i_mcode|MCycles~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|MCycles~74_combout\,
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|i_mcode|MCycles~52_combout\,
	combout => \z80|i_tv80_core|PC~13_combout\);

-- Location: LCCOMB_X65_Y39_N20
\z80|i_tv80_core|i_mcode|Selector38~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector38~7_combout\ = (!\z80|i_tv80_core|IR\(2) & (!\z80|i_tv80_core|IR\(5) & \z80|i_tv80_core|IR\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datac => \z80|i_tv80_core|IR\(5),
	datad => \z80|i_tv80_core|IR\(4),
	combout => \z80|i_tv80_core|i_mcode|Selector38~7_combout\);

-- Location: LCCOMB_X66_Y39_N6
\z80|i_tv80_core|PC~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~14_combout\ = (\z80|i_tv80_core|i_mcode|Selector38~7_combout\ & ((\z80|i_tv80_core|i_mcode|Selector38~6_combout\) # ((\z80|i_tv80_core|PC~13_combout\ & !\z80|i_tv80_core|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector38~6_combout\,
	datab => \z80|i_tv80_core|PC~13_combout\,
	datac => \z80|i_tv80_core|IR\(7),
	datad => \z80|i_tv80_core|i_mcode|Selector38~7_combout\,
	combout => \z80|i_tv80_core|PC~14_combout\);

-- Location: LCCOMB_X66_Y39_N0
\z80|i_tv80_core|PC~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~15_combout\ = ((\z80|i_tv80_core|IR\(7) & (!\z80|i_tv80_core|i_mcode|Mux5~10_combout\)) # (!\z80|i_tv80_core|IR\(7) & ((!\z80|i_tv80_core|PC~12_combout\)))) # (!\z80|i_tv80_core|PC~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Mux5~10_combout\,
	datab => \z80|i_tv80_core|PC~12_combout\,
	datac => \z80|i_tv80_core|IR\(7),
	datad => \z80|i_tv80_core|PC~14_combout\,
	combout => \z80|i_tv80_core|PC~15_combout\);

-- Location: LCCOMB_X60_Y39_N0
\z80|i_tv80_core|i_mcode|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector25~0_combout\ = (\z80|i_tv80_core|IR\(5)) # ((\z80|i_tv80_core|IR\(3) & \z80|i_tv80_core|IR\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|IR\(3),
	datac => \z80|i_tv80_core|IR\(4),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|Selector25~0_combout\);

-- Location: LCCOMB_X68_Y37_N16
\z80|i_tv80_core|i_mcode|Selector57~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector57~2_combout\ = (\z80|i_tv80_core|i_mcode|Selector25~0_combout\ & (!\z80|i_tv80_core|mcycle\(1) & (\z80|i_tv80_core|mcycle\(2) & \z80|i_tv80_core|i_mcode|I_DJNZ~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector25~0_combout\,
	datab => \z80|i_tv80_core|mcycle\(1),
	datac => \z80|i_tv80_core|mcycle\(2),
	datad => \z80|i_tv80_core|i_mcode|I_DJNZ~5_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector57~2_combout\);

-- Location: LCCOMB_X69_Y38_N24
\z80|i_tv80_core|i_mcode|Selector38~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector38~15_combout\ = (\z80|i_tv80_core|IR\(2) & (!\z80|i_tv80_core|Equal27~0_combout\ & (!\z80|i_tv80_core|IR\(4) & !\z80|i_tv80_core|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|Equal27~0_combout\,
	datac => \z80|i_tv80_core|IR\(4),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|Selector38~15_combout\);

-- Location: LCCOMB_X69_Y38_N12
\z80|i_tv80_core|PC~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~18_combout\ = (!\z80|i_tv80_core|i_mcode|Selector57~2_combout\ & (((!\z80|i_tv80_core|i_mcode|Selector38~15_combout\) # (!\z80|i_tv80_core|i_mcode|MCycles~56_combout\)) # (!\z80|i_tv80_core|i_mcode|Selector38~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector38~6_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector57~2_combout\,
	datac => \z80|i_tv80_core|i_mcode|MCycles~56_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector38~15_combout\,
	combout => \z80|i_tv80_core|PC~18_combout\);

-- Location: LCCOMB_X69_Y38_N18
\z80|i_tv80_core|i_mcode|Selector38~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector38~14_combout\ = (\z80|i_tv80_core|IR\(2) & (\z80|i_tv80_core|i_mcode|Selector38~13_combout\ & (\z80|i_tv80_core|i_alu|Decoder0~0_combout\ & \z80|i_tv80_core|i_mcode|Decoder2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|i_mcode|Selector38~13_combout\,
	datac => \z80|i_tv80_core|i_alu|Decoder0~0_combout\,
	datad => \z80|i_tv80_core|i_mcode|Decoder2~9_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector38~14_combout\);

-- Location: LCCOMB_X66_Y37_N24
\z80|i_tv80_core|i_mcode|MCycles~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~79_combout\ = (!\z80|i_tv80_core|IR\(1) & (!\z80|i_tv80_core|IR\(0) & (!\z80|i_tv80_core|IR\(6) & !\z80|i_tv80_core|Equal27~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|IR\(0),
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|Equal27~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|MCycles~79_combout\);

-- Location: LCCOMB_X66_Y37_N18
\z80|i_tv80_core|i_mcode|MCycles~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~80_combout\ = (\z80|i_tv80_core|IR\(3) & (((\z80|i_tv80_core|i_mcode|MCycles~79_combout\) # (\z80|i_tv80_core|IR\(7))))) # (!\z80|i_tv80_core|IR\(3) & (\z80|i_tv80_core|i_mcode|MCycles~133_combout\ & 
-- ((!\z80|i_tv80_core|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|MCycles~133_combout\,
	datab => \z80|i_tv80_core|i_mcode|MCycles~79_combout\,
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|IR\(7),
	combout => \z80|i_tv80_core|i_mcode|MCycles~80_combout\);

-- Location: LCCOMB_X69_Y38_N30
\z80|i_tv80_core|i_mcode|MCycles~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~78_combout\ = (\z80|i_tv80_core|IR\(0) & (\z80|i_tv80_core|IR\(1) & ((\z80|i_tv80_core|mcycle\(1)) # (\z80|i_tv80_core|mcycle\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(0),
	datab => \z80|i_tv80_core|mcycle\(1),
	datac => \z80|i_tv80_core|IR\(1),
	datad => \z80|i_tv80_core|mcycle\(2),
	combout => \z80|i_tv80_core|i_mcode|MCycles~78_combout\);

-- Location: LCCOMB_X69_Y38_N28
\z80|i_tv80_core|i_mcode|MCycles~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~139_combout\ = (\z80|i_tv80_core|i_mcode|MCycles~78_combout\ & (((\z80|i_tv80_core|i_mcode|Mux5~10_combout\ & !\z80|i_tv80_core|IR\(0))) # (!\z80|i_tv80_core|i_mcode|MCycles~80_combout\))) # 
-- (!\z80|i_tv80_core|i_mcode|MCycles~78_combout\ & (((\z80|i_tv80_core|i_mcode|Mux5~10_combout\ & !\z80|i_tv80_core|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|MCycles~78_combout\,
	datab => \z80|i_tv80_core|i_mcode|MCycles~80_combout\,
	datac => \z80|i_tv80_core|i_mcode|Mux5~10_combout\,
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|MCycles~139_combout\);

-- Location: LCCOMB_X69_Y38_N22
\z80|i_tv80_core|i_mcode|MCycles~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~140_combout\ = (\z80|i_tv80_core|IR\(7) & (\z80|i_tv80_core|IR\(6) & ((\z80|i_tv80_core|i_mcode|MCycles~139_combout\)))) # (!\z80|i_tv80_core|IR\(7) & (((\z80|i_tv80_core|i_mcode|MCycles~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(6),
	datab => \z80|i_tv80_core|i_mcode|MCycles~80_combout\,
	datac => \z80|i_tv80_core|IR\(7),
	datad => \z80|i_tv80_core|i_mcode|MCycles~139_combout\,
	combout => \z80|i_tv80_core|i_mcode|MCycles~140_combout\);

-- Location: LCCOMB_X68_Y40_N0
\z80|i_tv80_core|i_mcode|Selector29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector29~2_combout\ = (\z80|i_tv80_core|IR\(2) & (\z80|i_tv80_core|IR\(6) & \z80|i_tv80_core|IR\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|IR\(7),
	combout => \z80|i_tv80_core|i_mcode|Selector29~2_combout\);

-- Location: LCCOMB_X69_Y38_N2
\z80|i_tv80_core|i_mcode|Selector38~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector38~16_combout\ = (!\z80|i_tv80_core|IR\(4) & (\z80|i_tv80_core|i_mcode|Selector38~13_combout\ & (!\z80|i_tv80_core|IR\(5) & \z80|i_tv80_core|i_mcode|Selector29~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(4),
	datab => \z80|i_tv80_core|i_mcode|Selector38~13_combout\,
	datac => \z80|i_tv80_core|IR\(5),
	datad => \z80|i_tv80_core|i_mcode|Selector29~2_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector38~16_combout\);

-- Location: LCCOMB_X69_Y38_N8
\z80|i_tv80_core|PC~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~19_combout\ = (!\z80|i_tv80_core|i_mcode|Selector38~16_combout\ & ((\z80|i_tv80_core|IR\(2)) # ((!\z80|i_tv80_core|i_mcode|MCycles~140_combout\) # (!\z80|i_tv80_core|i_alu|Decoder0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|i_alu|Decoder0~0_combout\,
	datac => \z80|i_tv80_core|i_mcode|MCycles~140_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector38~16_combout\,
	combout => \z80|i_tv80_core|PC~19_combout\);

-- Location: LCCOMB_X69_Y38_N26
\z80|i_tv80_core|i_mcode|Selector38~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector38~10_combout\ = (!\z80|i_tv80_core|IR\(7) & (\z80|i_tv80_core|IR\(1) & (!\z80|i_tv80_core|IR\(6) & !\z80|i_tv80_core|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(7),
	datab => \z80|i_tv80_core|IR\(1),
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector38~10_combout\);

-- Location: LCCOMB_X68_Y37_N2
\z80|i_tv80_core|i_mcode|Arith16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Arith16~0_combout\ = (\z80|i_tv80_core|IR\(0) & ((\z80|i_tv80_core|mcycle\(1)) # (\z80|i_tv80_core|mcycle\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|mcycle\(1),
	datac => \z80|i_tv80_core|mcycle\(2),
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|Arith16~0_combout\);

-- Location: LCCOMB_X69_Y38_N16
\z80|i_tv80_core|i_mcode|Selector38~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector38~12_combout\ = (\z80|i_tv80_core|i_mcode|Arith16~0_combout\ & (\z80|i_tv80_core|i_mcode|TStates~9_combout\ & (\z80|i_tv80_core|i_alu|Decoder0~0_combout\ & \z80|i_tv80_core|i_mcode|Selector29~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Arith16~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|TStates~9_combout\,
	datac => \z80|i_tv80_core|i_alu|Decoder0~0_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector29~2_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector38~12_combout\);

-- Location: LCCOMB_X69_Y38_N20
\z80|i_tv80_core|i_mcode|MCycles~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~77_combout\ = (\z80|i_tv80_core|mcycle\(1) & ((\z80|i_tv80_core|IR\(1)) # (!\z80|i_tv80_core|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(7),
	datac => \z80|i_tv80_core|IR\(1),
	datad => \z80|i_tv80_core|mcycle\(1),
	combout => \z80|i_tv80_core|i_mcode|MCycles~77_combout\);

-- Location: LCCOMB_X69_Y38_N6
\z80|i_tv80_core|i_mcode|MCycles~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~132_combout\ = (\z80|i_tv80_core|IR\(7) & (!\z80|i_tv80_core|IR\(1) & (!\z80|i_tv80_core|Equal27~0_combout\ & !\z80|i_tv80_core|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(7),
	datab => \z80|i_tv80_core|IR\(1),
	datac => \z80|i_tv80_core|Equal27~0_combout\,
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|MCycles~132_combout\);

-- Location: LCCOMB_X69_Y38_N14
\z80|i_tv80_core|i_mcode|Selector38~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector38~11_combout\ = (\z80|i_tv80_core|IR\(2) & (!\z80|i_tv80_core|i_alu|Decoder0~0_combout\ & ((\z80|i_tv80_core|i_mcode|MCycles~77_combout\) # (\z80|i_tv80_core|i_mcode|MCycles~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|i_mcode|MCycles~77_combout\,
	datac => \z80|i_tv80_core|i_alu|Decoder0~0_combout\,
	datad => \z80|i_tv80_core|i_mcode|MCycles~132_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector38~11_combout\);

-- Location: LCCOMB_X69_Y38_N10
\z80|i_tv80_core|PC~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~17_combout\ = (!\z80|i_tv80_core|i_mcode|Selector38~12_combout\ & (((!\z80|i_tv80_core|i_mcode|Selector38~10_combout\ & !\z80|i_tv80_core|i_mcode|Selector38~6_combout\)) # (!\z80|i_tv80_core|i_mcode|Selector38~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector38~10_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector38~12_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector38~11_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector38~6_combout\,
	combout => \z80|i_tv80_core|PC~17_combout\);

-- Location: LCCOMB_X69_Y38_N4
\z80|i_tv80_core|PC~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~20_combout\ = (\z80|i_tv80_core|PC~18_combout\ & (!\z80|i_tv80_core|i_mcode|Selector38~14_combout\ & (\z80|i_tv80_core|PC~19_combout\ & \z80|i_tv80_core|PC~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|PC~18_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector38~14_combout\,
	datac => \z80|i_tv80_core|PC~19_combout\,
	datad => \z80|i_tv80_core|PC~17_combout\,
	combout => \z80|i_tv80_core|PC~20_combout\);

-- Location: LCCOMB_X66_Y39_N22
\z80|i_tv80_core|PC~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~21_combout\ = (\z80|i_tv80_core|ISet\(0)) # ((\z80|i_tv80_core|PC~16_combout\ & (\z80|i_tv80_core|PC~15_combout\ & \z80|i_tv80_core|PC~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|PC~16_combout\,
	datab => \z80|i_tv80_core|ISet\(0),
	datac => \z80|i_tv80_core|PC~15_combout\,
	datad => \z80|i_tv80_core|PC~20_combout\,
	combout => \z80|i_tv80_core|PC~21_combout\);

-- Location: LCCOMB_X66_Y37_N2
\z80|i_tv80_core|i_mcode|Selector50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector50~0_combout\ = (\z80|i_tv80_core|IR\(1) & (((\z80|i_tv80_core|i_mcode|MCycles~54_combout\ & !\z80|i_tv80_core|IR\(4))))) # (!\z80|i_tv80_core|IR\(1) & (!\z80|i_tv80_core|i_mcode|TStates~0_combout\ & 
-- (!\z80|i_tv80_core|i_mcode|MCycles~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|i_mcode|TStates~0_combout\,
	datac => \z80|i_tv80_core|i_mcode|MCycles~54_combout\,
	datad => \z80|i_tv80_core|IR\(4),
	combout => \z80|i_tv80_core|i_mcode|Selector50~0_combout\);

-- Location: LCCOMB_X65_Y37_N6
\z80|i_tv80_core|i_mcode|Selector50~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector50~1_combout\ = (\z80|i_tv80_core|i_mcode|Selector50~0_combout\ & ((\z80|i_tv80_core|mcycle\(2)) # ((\z80|i_tv80_core|i_mcode|Equal0~2_combout\ & \z80|i_tv80_core|i_mcode|Jump~0_combout\)))) # 
-- (!\z80|i_tv80_core|i_mcode|Selector50~0_combout\ & (\z80|i_tv80_core|i_mcode|Equal0~2_combout\ & (\z80|i_tv80_core|i_mcode|Jump~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector50~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|Equal0~2_combout\,
	datac => \z80|i_tv80_core|i_mcode|Jump~0_combout\,
	datad => \z80|i_tv80_core|mcycle\(2),
	combout => \z80|i_tv80_core|i_mcode|Selector50~1_combout\);

-- Location: LCCOMB_X65_Y37_N24
\z80|i_tv80_core|i_mcode|Selector50~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector50~2_combout\ = (\z80|i_tv80_core|i_mcode|Selector50~1_combout\ & (!\z80|i_tv80_core|IR\(2) & (\z80|i_tv80_core|i_mcode|MCycles~46_combout\ & !\z80|i_tv80_core|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector50~1_combout\,
	datab => \z80|i_tv80_core|IR\(2),
	datac => \z80|i_tv80_core|i_mcode|MCycles~46_combout\,
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|Selector50~2_combout\);

-- Location: LCCOMB_X65_Y36_N26
\z80|i_tv80_core|PC~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~10_combout\ = (!\z80|i_tv80_core|ISet\(0) & ((\z80|i_tv80_core|i_mcode|Selector50~2_combout\) # (\z80|i_tv80_core|Halt_FF~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector50~2_combout\,
	datab => \z80|i_tv80_core|ISet\(0),
	datac => \z80|i_tv80_core|Halt_FF~3_combout\,
	combout => \z80|i_tv80_core|PC~10_combout\);

-- Location: LCCOMB_X68_Y40_N30
\z80|i_tv80_core|i_mcode|Selector47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector47~0_combout\ = (\z80|i_tv80_core|IR\(1)) # ((\z80|i_tv80_core|IR\(0) & ((\z80|i_tv80_core|IR\(4)) # (!\z80|i_tv80_core|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|IR\(0),
	datac => \z80|i_tv80_core|IR\(4),
	datad => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|i_mcode|Selector47~0_combout\);

-- Location: LCCOMB_X68_Y40_N8
\z80|i_tv80_core|i_mcode|Call~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Call~0_combout\ = (!\z80|i_tv80_core|i_mcode|Selector47~0_combout\ & (\z80|i_tv80_core|i_mcode|Selector29~2_combout\ & (!\z80|i_tv80_core|ISet\(0) & !\z80|i_tv80_core|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector47~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector29~2_combout\,
	datac => \z80|i_tv80_core|ISet\(0),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|Call~0_combout\);

-- Location: LCCOMB_X67_Y40_N20
\z80|i_tv80_core|i_mcode|Call~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Call~1_combout\ = (!\z80|i_tv80_core|mcycle\(3) & (\z80|i_tv80_core|i_mcode|Call~0_combout\ & (\z80|i_tv80_core|Equal27~0_combout\ & \z80|i_tv80_core|mcycle\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(3),
	datab => \z80|i_tv80_core|i_mcode|Call~0_combout\,
	datac => \z80|i_tv80_core|Equal27~0_combout\,
	datad => \z80|i_tv80_core|mcycle\(4),
	combout => \z80|i_tv80_core|i_mcode|Call~1_combout\);

-- Location: LCCOMB_X65_Y36_N28
\z80|i_tv80_core|PC~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~11_combout\ = (\z80|i_tv80_core|always2~0_combout\ & ((\z80|i_tv80_core|Halt_FF~q\) # ((\z80|i_tv80_core|PC~10_combout\) # (\z80|i_tv80_core|i_mcode|Call~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Halt_FF~q\,
	datab => \z80|i_tv80_core|always2~0_combout\,
	datac => \z80|i_tv80_core|PC~10_combout\,
	datad => \z80|i_tv80_core|i_mcode|Call~1_combout\,
	combout => \z80|i_tv80_core|PC~11_combout\);

-- Location: LCCOMB_X65_Y36_N14
\z80|i_tv80_core|PC~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~22_combout\ = ((\z80|i_tv80_core|PC~11_combout\) # ((!\z80|i_tv80_core|always2~0_combout\ & \z80|i_tv80_core|PC~21_combout\))) # (!\z80|i_tv80_core|tstate\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|tstate\(2),
	datab => \z80|i_tv80_core|always2~0_combout\,
	datac => \z80|i_tv80_core|PC~21_combout\,
	datad => \z80|i_tv80_core|PC~11_combout\,
	combout => \z80|i_tv80_core|PC~22_combout\);

-- Location: LCCOMB_X60_Y33_N20
\z80|i_tv80_core|PC[13]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC[13]~57_combout\ = (\z80|i_tv80_core|PC~22_combout\ & ((\z80|i_tv80_core|ISet\(0)) # (!\z80|i_tv80_core|i_mcode|Selector50~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ISet\(0),
	datab => \z80|i_tv80_core|PC~22_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector50~2_combout\,
	combout => \z80|i_tv80_core|PC[13]~57_combout\);

-- Location: LCCOMB_X67_Y39_N28
\z80|i_tv80_core|i_mcode|MCycles~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~131_combout\ = (!\z80|i_tv80_core|mcycle\(1) & (\z80|i_tv80_core|i_mcode|MCycles~56_combout\ & (\z80|i_tv80_core|mcycle\(2) & \z80|i_tv80_core|i_mcode|Selector38~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(1),
	datab => \z80|i_tv80_core|i_mcode|MCycles~56_combout\,
	datac => \z80|i_tv80_core|mcycle\(2),
	datad => \z80|i_tv80_core|i_mcode|Selector38~6_combout\,
	combout => \z80|i_tv80_core|i_mcode|MCycles~131_combout\);

-- Location: LCCOMB_X65_Y39_N10
\z80|i_tv80_core|i_mcode|MCycles~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~128_combout\ = (!\z80|i_tv80_core|IR\(1) & (\z80|i_tv80_core|i_mcode|always0~0_combout\ & (\z80|i_tv80_core|IR\(6) & \z80|i_tv80_core|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|i_mcode|always0~0_combout\,
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|IR\(7),
	combout => \z80|i_tv80_core|i_mcode|MCycles~128_combout\);

-- Location: LCCOMB_X66_Y39_N14
\z80|i_tv80_core|i_mcode|MCycles~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~129_combout\ = (\z80|i_tv80_core|i_mcode|MCycles~128_combout\ & (\z80|i_tv80_core|i_mcode|Decoder1~0_combout\ & (!\z80|i_tv80_core|IR\(0) & \z80|i_tv80_core|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|MCycles~128_combout\,
	datab => \z80|i_tv80_core|i_mcode|Decoder1~0_combout\,
	datac => \z80|i_tv80_core|IR\(0),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|MCycles~129_combout\);

-- Location: LCCOMB_X65_Y39_N28
\z80|i_tv80_core|i_mcode|MCycles~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~130_combout\ = (\z80|i_tv80_core|i_mcode|MCycles~128_combout\ & ((\z80|i_tv80_core|IR\(0) & ((\z80|i_tv80_core|IR\(3)))) # (!\z80|i_tv80_core|IR\(0) & (!\z80|i_tv80_core|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(5),
	datab => \z80|i_tv80_core|IR\(3),
	datac => \z80|i_tv80_core|IR\(0),
	datad => \z80|i_tv80_core|i_mcode|MCycles~128_combout\,
	combout => \z80|i_tv80_core|i_mcode|MCycles~130_combout\);

-- Location: LCCOMB_X66_Y39_N24
\z80|i_tv80_core|i_mcode|MCycles~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~73_combout\ = (!\z80|i_tv80_core|i_mcode|MCycles~52_combout\ & (\z80|i_tv80_core|IR\(3) & (!\z80|i_tv80_core|IR\(7) & \z80|i_tv80_core|i_mcode|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|MCycles~52_combout\,
	datab => \z80|i_tv80_core|IR\(3),
	datac => \z80|i_tv80_core|IR\(7),
	datad => \z80|i_tv80_core|i_mcode|always0~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|MCycles~73_combout\);

-- Location: LCCOMB_X65_Y39_N0
\z80|i_tv80_core|i_mcode|Selector46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector46~0_combout\ = (\z80|i_tv80_core|IR\(2) & ((\z80|i_tv80_core|i_mcode|MCycles~130_combout\) # ((!\z80|i_tv80_core|i_alu|Decoder0~0_combout\)))) # (!\z80|i_tv80_core|IR\(2) & (((\z80|i_tv80_core|i_alu|Decoder0~0_combout\ & 
-- \z80|i_tv80_core|i_mcode|MCycles~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|i_mcode|MCycles~130_combout\,
	datac => \z80|i_tv80_core|i_alu|Decoder0~0_combout\,
	datad => \z80|i_tv80_core|i_mcode|MCycles~73_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector46~0_combout\);

-- Location: LCCOMB_X66_Y39_N18
\z80|i_tv80_core|i_mcode|Selector46~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector46~1_combout\ = (\z80|i_tv80_core|i_alu|Decoder0~0_combout\ & (((\z80|i_tv80_core|i_mcode|Selector46~0_combout\)))) # (!\z80|i_tv80_core|i_alu|Decoder0~0_combout\ & ((\z80|i_tv80_core|i_mcode|Selector46~0_combout\ & 
-- (\z80|i_tv80_core|i_mcode|MCycles~131_combout\)) # (!\z80|i_tv80_core|i_mcode|Selector46~0_combout\ & ((\z80|i_tv80_core|i_mcode|MCycles~129_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Decoder0~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|MCycles~131_combout\,
	datac => \z80|i_tv80_core|i_mcode|MCycles~129_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector46~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector46~1_combout\);

-- Location: LCCOMB_X65_Y36_N30
\z80|i_tv80_core|TmpAddr~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr~4_combout\ = (!\z80|i_tv80_core|ISet\(0) & (\z80|i_tv80_core|tstate\(3) & \z80|i_tv80_core|i_mcode|Selector46~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|ISet\(0),
	datac => \z80|i_tv80_core|tstate\(3),
	datad => \z80|i_tv80_core|i_mcode|Selector46~1_combout\,
	combout => \z80|i_tv80_core|TmpAddr~4_combout\);

-- Location: LCCOMB_X59_Y34_N30
\z80|i_tv80_core|TmpAddr[8]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr[8]~5_combout\ = ((!\z80|i_tv80_core|TmpAddr~4_combout\ & ((!\z80|i_tv80_core|mcycle\(5)) # (!\z80|i_tv80_core|tstate\(3))))) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr~4_combout\,
	datab => \z80|i_tv80_core|tstate\(3),
	datac => \z80|i_tv80_core|mcycle\(5),
	datad => \KEY[2]~input_o\,
	combout => \z80|i_tv80_core|TmpAddr[8]~5_combout\);

-- Location: FF_X67_Y33_N9
\z80|i_tv80_core|i_reg|RegsH[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIH~6_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsH[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[1][2]~q\);

-- Location: LCCOMB_X67_Y32_N0
\z80|i_tv80_core|i_reg|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux37~0_combout\ = (\z80|i_tv80_core|RegAddrC\(0) & ((\z80|i_tv80_core|i_reg|RegsH[1][2]~q\) # ((\z80|i_tv80_core|RegAddrC\(1))))) # (!\z80|i_tv80_core|RegAddrC\(0) & (((\z80|i_tv80_core|i_reg|RegsH[0][2]~q\ & 
-- !\z80|i_tv80_core|RegAddrC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsH[1][2]~q\,
	datab => \z80|i_tv80_core|RegAddrC\(0),
	datac => \z80|i_tv80_core|i_reg|RegsH[0][2]~q\,
	datad => \z80|i_tv80_core|RegAddrC\(1),
	combout => \z80|i_tv80_core|i_reg|Mux37~0_combout\);

-- Location: FF_X68_Y32_N5
\z80|i_tv80_core|i_reg|RegsH[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIH~6_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsH[2][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[2][2]~q\);

-- Location: FF_X67_Y33_N27
\z80|i_tv80_core|i_reg|RegsH[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|RegDIH~6_combout\,
	ena => \z80|i_tv80_core|i_reg|RegsH[3][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[3][2]~q\);

-- Location: LCCOMB_X68_Y32_N28
\z80|i_tv80_core|i_reg|Mux37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux37~1_combout\ = (\z80|i_tv80_core|i_reg|Mux37~0_combout\ & (((\z80|i_tv80_core|i_reg|RegsH[3][2]~q\)) # (!\z80|i_tv80_core|RegAddrC\(1)))) # (!\z80|i_tv80_core|i_reg|Mux37~0_combout\ & (\z80|i_tv80_core|RegAddrC\(1) & 
-- (\z80|i_tv80_core|i_reg|RegsH[2][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux37~0_combout\,
	datab => \z80|i_tv80_core|RegAddrC\(1),
	datac => \z80|i_tv80_core|i_reg|RegsH[2][2]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[3][2]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux37~1_combout\);

-- Location: LCCOMB_X60_Y40_N24
\z80|i_tv80_core|i_alu|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Decoder0~1_combout\ = (!\z80|i_tv80_core|IR\(4) & (!\z80|i_tv80_core|IR\(3) & !\z80|i_tv80_core|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|IR\(4),
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_alu|Decoder0~1_combout\);

-- Location: LCCOMB_X66_Y38_N30
\z80|i_tv80_core|BusB[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|BusB[1]~0_combout\ = (\z80|i_tv80_core|i_mcode|Selector127~0_combout\) # ((\z80|i_tv80_core|ISet\(0) & (\z80|i_tv80_core|IR\(2))) # (!\z80|i_tv80_core|ISet\(0) & ((\z80|i_tv80_core|i_mcode|Selector34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|ISet\(0),
	datac => \z80|i_tv80_core|i_mcode|Selector127~0_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector34~2_combout\,
	combout => \z80|i_tv80_core|BusB[1]~0_combout\);

-- Location: LCCOMB_X62_Y35_N6
\z80|i_tv80_core|BusB[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|BusB[1]~2_combout\ = (\z80|i_tv80_core|i_mcode|Selector126~0_combout\) # ((\z80|i_tv80_core|i_mcode|Selector128~5_combout\ & !\z80|i_tv80_core|i_mcode|Selector127~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector128~5_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector126~0_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector127~0_combout\,
	combout => \z80|i_tv80_core|BusB[1]~2_combout\);

-- Location: LCCOMB_X56_Y30_N22
\mu|mainram_rtl_0_bypass[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram_rtl_0_bypass[32]~feeder_combout\ = \z80|i_tv80_core|A~105_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \z80|i_tv80_core|A~105_combout\,
	combout => \mu|mainram_rtl_0_bypass[32]~feeder_combout\);

-- Location: FF_X56_Y30_N23
\mu|mainram_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \mu|mainram_rtl_0_bypass[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(32));

-- Location: FF_X56_Y30_N21
\mu|mainram_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|A\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(29));

-- Location: FF_X56_Y30_N1
\mu|mainram_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|A~104_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(30));

-- Location: FF_X57_Y29_N1
\mu|mainram_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|A\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(31));

-- Location: LCCOMB_X56_Y30_N0
\mu|mainram~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram~8_combout\ = (\mu|mainram_rtl_0_bypass\(32) & (\mu|mainram_rtl_0_bypass\(31) & (\mu|mainram_rtl_0_bypass\(29) $ (!\mu|mainram_rtl_0_bypass\(30))))) # (!\mu|mainram_rtl_0_bypass\(32) & (!\mu|mainram_rtl_0_bypass\(31) & 
-- (\mu|mainram_rtl_0_bypass\(29) $ (!\mu|mainram_rtl_0_bypass\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0_bypass\(32),
	datab => \mu|mainram_rtl_0_bypass\(29),
	datac => \mu|mainram_rtl_0_bypass\(30),
	datad => \mu|mainram_rtl_0_bypass\(31),
	combout => \mu|mainram~8_combout\);

-- Location: LCCOMB_X63_Y31_N0
\mu|mainram_rtl_0|auto_generated|decode2|w_anode635w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\ = (!\z80|i_tv80_core|A\(14) & (\z80|i_tv80_core|A\(15) & (!\z80|wr_n~q\ & \z80|i_tv80_core|A\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(14),
	datab => \z80|i_tv80_core|A\(15),
	datac => \z80|wr_n~q\,
	datad => \z80|i_tv80_core|A\(13),
	combout => \mu|mainram_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\);

-- Location: LCCOMB_X57_Y29_N2
\mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout\ = (!\z80|i_tv80_core|A~23_combout\ & (\z80|i_tv80_core|A~31_combout\ & (\KEY[2]~input_o\ & \z80|i_tv80_core|A~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~23_combout\,
	datab => \z80|i_tv80_core|A~31_combout\,
	datac => \KEY[2]~input_o\,
	datad => \z80|i_tv80_core|A~27_combout\,
	combout => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout\);

-- Location: LCCOMB_X63_Y33_N8
\z80|i_tv80_core|PC16_B[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC16_B[1]~6_combout\ = (!\z80|i_tv80_core|ISet\(0) & (\z80|di_reg\(1) & \z80|i_tv80_core|i_mcode|Selector57~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ISet\(0),
	datac => \z80|di_reg\(1),
	datad => \z80|i_tv80_core|i_mcode|Selector57~2_combout\,
	combout => \z80|i_tv80_core|PC16_B[1]~6_combout\);

-- Location: LCCOMB_X61_Y33_N0
\z80|i_tv80_core|PC16[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC16[0]~0_combout\ = (\z80|i_tv80_core|PC\(0) & (\z80|i_tv80_core|PC16_B[0]~7_combout\ $ (VCC))) # (!\z80|i_tv80_core|PC\(0) & (\z80|i_tv80_core|PC16_B[0]~7_combout\ & VCC))
-- \z80|i_tv80_core|PC16[0]~1\ = CARRY((\z80|i_tv80_core|PC\(0) & \z80|i_tv80_core|PC16_B[0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|PC\(0),
	datab => \z80|i_tv80_core|PC16_B[0]~7_combout\,
	datad => VCC,
	combout => \z80|i_tv80_core|PC16[0]~0_combout\,
	cout => \z80|i_tv80_core|PC16[0]~1\);

-- Location: LCCOMB_X61_Y33_N2
\z80|i_tv80_core|PC16[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC16[1]~2_combout\ = (\z80|i_tv80_core|PC16_B[1]~6_combout\ & ((\z80|i_tv80_core|PC\(1) & (\z80|i_tv80_core|PC16[0]~1\ & VCC)) # (!\z80|i_tv80_core|PC\(1) & (!\z80|i_tv80_core|PC16[0]~1\)))) # (!\z80|i_tv80_core|PC16_B[1]~6_combout\ & 
-- ((\z80|i_tv80_core|PC\(1) & (!\z80|i_tv80_core|PC16[0]~1\)) # (!\z80|i_tv80_core|PC\(1) & ((\z80|i_tv80_core|PC16[0]~1\) # (GND)))))
-- \z80|i_tv80_core|PC16[1]~3\ = CARRY((\z80|i_tv80_core|PC16_B[1]~6_combout\ & (!\z80|i_tv80_core|PC\(1) & !\z80|i_tv80_core|PC16[0]~1\)) # (!\z80|i_tv80_core|PC16_B[1]~6_combout\ & ((!\z80|i_tv80_core|PC16[0]~1\) # (!\z80|i_tv80_core|PC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|PC16_B[1]~6_combout\,
	datab => \z80|i_tv80_core|PC\(1),
	datad => VCC,
	cin => \z80|i_tv80_core|PC16[0]~1\,
	combout => \z80|i_tv80_core|PC16[1]~2_combout\,
	cout => \z80|i_tv80_core|PC16[1]~3\);

-- Location: LCCOMB_X62_Y33_N24
\z80|i_tv80_core|TmpAddr[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr[2]~21_combout\ = ((!\z80|i_tv80_core|TmpAddr~20_combout\ & ((!\z80|i_tv80_core|mcycle\(5)) # (!\z80|i_tv80_core|tstate\(3))))) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr~20_combout\,
	datab => \KEY[2]~input_o\,
	datac => \z80|i_tv80_core|tstate\(3),
	datad => \z80|i_tv80_core|mcycle\(5),
	combout => \z80|i_tv80_core|TmpAddr[2]~21_combout\);

-- Location: FF_X66_Y31_N31
\z80|i_tv80_core|i_reg|RegsL[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|RegDIL~1_combout\,
	ena => \z80|i_tv80_core|i_reg|RegsL[3][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[3][1]~q\);

-- Location: FF_X65_Y31_N31
\z80|i_tv80_core|i_reg|RegsL[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIL~1_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsL[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[0][1]~q\);

-- Location: FF_X65_Y31_N19
\z80|i_tv80_core|i_reg|RegsL[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIL~1_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsL[2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[2][1]~q\);

-- Location: LCCOMB_X65_Y31_N16
\z80|i_tv80_core|i_reg|Mux46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux46~0_combout\ = (\z80|i_tv80_core|RegAddrC\(1) & (((\z80|i_tv80_core|RegAddrC\(0)) # (\z80|i_tv80_core|i_reg|RegsL[2][1]~q\)))) # (!\z80|i_tv80_core|RegAddrC\(1) & (\z80|i_tv80_core|i_reg|RegsL[0][1]~q\ & 
-- (!\z80|i_tv80_core|RegAddrC\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrC\(1),
	datab => \z80|i_tv80_core|i_reg|RegsL[0][1]~q\,
	datac => \z80|i_tv80_core|RegAddrC\(0),
	datad => \z80|i_tv80_core|i_reg|RegsL[2][1]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux46~0_combout\);

-- Location: LCCOMB_X66_Y31_N16
\z80|i_tv80_core|i_reg|Mux46~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux46~1_combout\ = (\z80|i_tv80_core|RegAddrC\(0) & ((\z80|i_tv80_core|i_reg|Mux46~0_combout\ & (\z80|i_tv80_core|i_reg|RegsL[3][1]~q\)) # (!\z80|i_tv80_core|i_reg|Mux46~0_combout\ & ((\z80|i_tv80_core|i_reg|RegsL[1][1]~q\))))) # 
-- (!\z80|i_tv80_core|RegAddrC\(0) & (((\z80|i_tv80_core|i_reg|Mux46~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[3][1]~q\,
	datab => \z80|i_tv80_core|RegAddrC\(0),
	datac => \z80|i_tv80_core|i_reg|RegsL[1][1]~q\,
	datad => \z80|i_tv80_core|i_reg|Mux46~0_combout\,
	combout => \z80|i_tv80_core|i_reg|Mux46~1_combout\);

-- Location: LCCOMB_X62_Y34_N0
\z80|i_tv80_core|SP~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~15_combout\ = (!\z80|i_tv80_core|Decoder3~5_combout\ & ((\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & ((\z80|i_tv80_core|i_reg|Mux46~1_combout\))) # (!\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & 
-- (\z80|i_tv80_core|SP16[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Decoder3~5_combout\,
	datab => \z80|i_tv80_core|SP16[1]~2_combout\,
	datac => \z80|i_tv80_core|i_reg|Mux46~1_combout\,
	datad => \z80|i_tv80_core|i_mcode|LDSPHL~0_combout\,
	combout => \z80|i_tv80_core|SP~15_combout\);

-- Location: LCCOMB_X62_Y34_N2
\z80|i_tv80_core|SP~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~16_combout\ = (\z80|i_tv80_core|SP~15_combout\) # ((\z80|i_tv80_core|Save_Mux[1]~11_combout\ & \z80|i_tv80_core|Decoder3~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_Mux[1]~11_combout\,
	datab => \z80|i_tv80_core|SP~15_combout\,
	datad => \z80|i_tv80_core|Decoder3~5_combout\,
	combout => \z80|i_tv80_core|SP~16_combout\);

-- Location: LCCOMB_X66_Y37_N14
\z80|i_tv80_core|SP[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP[2]~6_combout\ = (!\z80|i_tv80_core|tstate\(2) & ((!\z80|i_tv80_core|mcycle\(0)) # (!\z80|i_tv80_core|tstate\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|tstate\(2),
	datac => \z80|i_tv80_core|tstate\(4),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|SP[2]~6_combout\);

-- Location: LCCOMB_X67_Y37_N30
\z80|i_tv80_core|SP[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP[2]~7_combout\ = (((\z80|i_tv80_core|SP[2]~6_combout\) # (!\z80|i_tv80_core|i_mcode|Selector28~1_combout\)) # (!\z80|i_tv80_core|i_mcode|Selector29~6_combout\)) # (!\z80|i_tv80_core|always4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|always4~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector29~6_combout\,
	datac => \z80|i_tv80_core|SP[2]~6_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector28~1_combout\,
	combout => \z80|i_tv80_core|SP[2]~7_combout\);

-- Location: LCCOMB_X66_Y36_N22
\z80|i_tv80_core|SP[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP[2]~8_combout\ = (\KEY[2]~input_o\ & ((\z80|i_tv80_core|always2~0_combout\) # ((!\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & \z80|i_tv80_core|SP[2]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|LDSPHL~0_combout\,
	datab => \z80|i_tv80_core|SP[2]~7_combout\,
	datac => \z80|i_tv80_core|always2~0_combout\,
	datad => \KEY[2]~input_o\,
	combout => \z80|i_tv80_core|SP[2]~8_combout\);

-- Location: LCCOMB_X66_Y34_N22
\z80|i_tv80_core|SP[2]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP[2]~40_combout\ = ((\z80|i_tv80_core|Decoder3~2_combout\ & (!\z80|i_tv80_core|Read_To_Reg_r\(0) & !\z80|i_tv80_core|Read_To_Reg_r\(1)))) # (!\z80|i_tv80_core|SP[2]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP[2]~8_combout\,
	datab => \z80|i_tv80_core|Decoder3~2_combout\,
	datac => \z80|i_tv80_core|Read_To_Reg_r\(0),
	datad => \z80|i_tv80_core|Read_To_Reg_r\(1),
	combout => \z80|i_tv80_core|SP[2]~40_combout\);

-- Location: FF_X62_Y34_N3
\z80|i_tv80_core|SP[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|SP~16_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|SP[2]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|SP\(1));

-- Location: LCCOMB_X61_Y34_N2
\z80|i_tv80_core|SP16_A[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16_A[1]~13_combout\ = (\z80|i_tv80_core|tstate\(3) & ((\z80|i_tv80_core|i_reg|Mux46~1_combout\))) # (!\z80|i_tv80_core|tstate\(3) & (\z80|i_tv80_core|SP\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP\(1),
	datab => \z80|i_tv80_core|tstate\(3),
	datad => \z80|i_tv80_core|i_reg|Mux46~1_combout\,
	combout => \z80|i_tv80_core|SP16_A[1]~13_combout\);

-- Location: LCCOMB_X61_Y34_N12
\z80|i_tv80_core|SP16_B[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16_B[1]~6_combout\ = (\z80|i_tv80_core|tstate\(3) & (\z80|di_reg\(1))) # (!\z80|i_tv80_core|tstate\(3) & ((\z80|i_tv80_core|i_mcode|Selector118~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|di_reg\(1),
	datac => \z80|i_tv80_core|i_mcode|Selector118~3_combout\,
	datad => \z80|i_tv80_core|tstate\(3),
	combout => \z80|i_tv80_core|SP16_B[1]~6_combout\);

-- Location: FF_X65_Y31_N9
\z80|i_tv80_core|i_reg|RegsL[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIL~0_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsL[2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[2][0]~q\);

-- Location: LCCOMB_X65_Y31_N10
\z80|i_tv80_core|i_reg|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux15~0_combout\ = (\z80|i_tv80_core|RegAddrA[1]~4_combout\ & ((\z80|i_tv80_core|i_reg|RegsL[2][0]~q\) # ((\z80|i_tv80_core|RegAddrA[0]~2_combout\)))) # (!\z80|i_tv80_core|RegAddrA[1]~4_combout\ & 
-- (((\z80|i_tv80_core|i_reg|RegsL[0][0]~q\ & !\z80|i_tv80_core|RegAddrA[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[2][0]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsL[0][0]~q\,
	datac => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	datad => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	combout => \z80|i_tv80_core|i_reg|Mux15~0_combout\);

-- Location: FF_X66_Y31_N25
\z80|i_tv80_core|i_reg|RegsL[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIL~0_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsL[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[1][0]~q\);

-- Location: FF_X66_Y31_N27
\z80|i_tv80_core|i_reg|RegsL[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|RegDIL~0_combout\,
	ena => \z80|i_tv80_core|i_reg|RegsL[3][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[3][0]~q\);

-- Location: LCCOMB_X65_Y31_N12
\z80|i_tv80_core|i_reg|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux15~1_combout\ = (\z80|i_tv80_core|i_reg|Mux15~0_combout\ & (((\z80|i_tv80_core|i_reg|RegsL[3][0]~q\) # (!\z80|i_tv80_core|RegAddrA[0]~2_combout\)))) # (!\z80|i_tv80_core|i_reg|Mux15~0_combout\ & 
-- (\z80|i_tv80_core|i_reg|RegsL[1][0]~q\ & ((\z80|i_tv80_core|RegAddrA[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux15~0_combout\,
	datab => \z80|i_tv80_core|i_reg|RegsL[1][0]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsL[3][0]~q\,
	datad => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	combout => \z80|i_tv80_core|i_reg|Mux15~1_combout\);

-- Location: LCCOMB_X67_Y31_N0
\z80|i_tv80_core|ID16[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ID16[0]~0_combout\ = \z80|i_tv80_core|i_reg|Mux15~1_combout\ $ (VCC)
-- \z80|i_tv80_core|ID16[0]~1\ = CARRY(\z80|i_tv80_core|i_reg|Mux15~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|i_reg|Mux15~1_combout\,
	datad => VCC,
	combout => \z80|i_tv80_core|ID16[0]~0_combout\,
	cout => \z80|i_tv80_core|ID16[0]~1\);

-- Location: LCCOMB_X66_Y31_N26
\z80|i_tv80_core|RegDIL~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|RegDIL~0_combout\ = (\z80|i_tv80_core|always6~0_combout\ & ((\z80|i_tv80_core|ID16[0]~0_combout\))) # (!\z80|i_tv80_core|always6~0_combout\ & (\z80|i_tv80_core|Save_Mux[0]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|Save_Mux[0]~6_combout\,
	datac => \z80|i_tv80_core|ID16[0]~0_combout\,
	datad => \z80|i_tv80_core|always6~0_combout\,
	combout => \z80|i_tv80_core|RegDIL~0_combout\);

-- Location: FF_X65_Y31_N25
\z80|i_tv80_core|i_reg|RegsL[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIL~0_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsL[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[0][0]~q\);

-- Location: LCCOMB_X65_Y31_N26
\z80|i_tv80_core|i_reg|Mux47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux47~0_combout\ = (\z80|i_tv80_core|RegAddrC\(1) & (((\z80|i_tv80_core|RegAddrC\(0))))) # (!\z80|i_tv80_core|RegAddrC\(1) & ((\z80|i_tv80_core|RegAddrC\(0) & ((\z80|i_tv80_core|i_reg|RegsL[1][0]~q\))) # 
-- (!\z80|i_tv80_core|RegAddrC\(0) & (\z80|i_tv80_core|i_reg|RegsL[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrC\(1),
	datab => \z80|i_tv80_core|i_reg|RegsL[0][0]~q\,
	datac => \z80|i_tv80_core|RegAddrC\(0),
	datad => \z80|i_tv80_core|i_reg|RegsL[1][0]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux47~0_combout\);

-- Location: LCCOMB_X65_Y31_N4
\z80|i_tv80_core|i_reg|Mux47~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux47~1_combout\ = (\z80|i_tv80_core|i_reg|Mux47~0_combout\ & (((\z80|i_tv80_core|i_reg|RegsL[3][0]~q\) # (!\z80|i_tv80_core|RegAddrC\(1))))) # (!\z80|i_tv80_core|i_reg|Mux47~0_combout\ & (\z80|i_tv80_core|i_reg|RegsL[2][0]~q\ & 
-- ((\z80|i_tv80_core|RegAddrC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux47~0_combout\,
	datab => \z80|i_tv80_core|i_reg|RegsL[2][0]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsL[3][0]~q\,
	datad => \z80|i_tv80_core|RegAddrC\(1),
	combout => \z80|i_tv80_core|i_reg|Mux47~1_combout\);

-- Location: LCCOMB_X59_Y34_N12
\z80|i_tv80_core|SP16_B[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16_B[0]~7_combout\ = (\z80|di_reg\(0)) # (!\z80|i_tv80_core|tstate\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|di_reg\(0),
	datad => \z80|i_tv80_core|tstate\(3),
	combout => \z80|i_tv80_core|SP16_B[0]~7_combout\);

-- Location: LCCOMB_X60_Y34_N0
\z80|i_tv80_core|SP16[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16[0]~0_combout\ = (\z80|i_tv80_core|SP16_A[0]~14_combout\ & (\z80|i_tv80_core|SP16_B[0]~7_combout\ $ (VCC))) # (!\z80|i_tv80_core|SP16_A[0]~14_combout\ & (\z80|i_tv80_core|SP16_B[0]~7_combout\ & VCC))
-- \z80|i_tv80_core|SP16[0]~1\ = CARRY((\z80|i_tv80_core|SP16_A[0]~14_combout\ & \z80|i_tv80_core|SP16_B[0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP16_A[0]~14_combout\,
	datab => \z80|i_tv80_core|SP16_B[0]~7_combout\,
	datad => VCC,
	combout => \z80|i_tv80_core|SP16[0]~0_combout\,
	cout => \z80|i_tv80_core|SP16[0]~1\);

-- Location: LCCOMB_X62_Y34_N14
\z80|i_tv80_core|SP~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~13_combout\ = (!\z80|i_tv80_core|Decoder3~5_combout\ & ((\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & ((\z80|i_tv80_core|i_reg|Mux47~1_combout\))) # (!\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & 
-- (\z80|i_tv80_core|SP16[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Decoder3~5_combout\,
	datab => \z80|i_tv80_core|i_mcode|LDSPHL~0_combout\,
	datac => \z80|i_tv80_core|SP16[0]~0_combout\,
	datad => \z80|i_tv80_core|i_reg|Mux47~1_combout\,
	combout => \z80|i_tv80_core|SP~13_combout\);

-- Location: LCCOMB_X62_Y34_N24
\z80|i_tv80_core|SP~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~14_combout\ = (\z80|i_tv80_core|SP~13_combout\) # ((\z80|i_tv80_core|Decoder3~5_combout\ & \z80|i_tv80_core|Save_Mux[0]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Decoder3~5_combout\,
	datab => \z80|i_tv80_core|SP~13_combout\,
	datad => \z80|i_tv80_core|Save_Mux[0]~6_combout\,
	combout => \z80|i_tv80_core|SP~14_combout\);

-- Location: FF_X62_Y34_N25
\z80|i_tv80_core|SP[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|SP~14_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|SP[2]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|SP\(0));

-- Location: LCCOMB_X61_Y34_N6
\z80|i_tv80_core|SP16_A[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16_A[0]~14_combout\ = (\z80|i_tv80_core|tstate\(3) & (\z80|i_tv80_core|i_reg|Mux47~1_combout\)) # (!\z80|i_tv80_core|tstate\(3) & ((\z80|i_tv80_core|SP\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux47~1_combout\,
	datab => \z80|i_tv80_core|SP\(0),
	datad => \z80|i_tv80_core|tstate\(3),
	combout => \z80|i_tv80_core|SP16_A[0]~14_combout\);

-- Location: LCCOMB_X60_Y34_N2
\z80|i_tv80_core|SP16[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16[1]~2_combout\ = (\z80|i_tv80_core|SP16_A[1]~13_combout\ & ((\z80|i_tv80_core|SP16_B[1]~6_combout\ & (\z80|i_tv80_core|SP16[0]~1\ & VCC)) # (!\z80|i_tv80_core|SP16_B[1]~6_combout\ & (!\z80|i_tv80_core|SP16[0]~1\)))) # 
-- (!\z80|i_tv80_core|SP16_A[1]~13_combout\ & ((\z80|i_tv80_core|SP16_B[1]~6_combout\ & (!\z80|i_tv80_core|SP16[0]~1\)) # (!\z80|i_tv80_core|SP16_B[1]~6_combout\ & ((\z80|i_tv80_core|SP16[0]~1\) # (GND)))))
-- \z80|i_tv80_core|SP16[1]~3\ = CARRY((\z80|i_tv80_core|SP16_A[1]~13_combout\ & (!\z80|i_tv80_core|SP16_B[1]~6_combout\ & !\z80|i_tv80_core|SP16[0]~1\)) # (!\z80|i_tv80_core|SP16_A[1]~13_combout\ & ((!\z80|i_tv80_core|SP16[0]~1\) # 
-- (!\z80|i_tv80_core|SP16_B[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP16_A[1]~13_combout\,
	datab => \z80|i_tv80_core|SP16_B[1]~6_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|SP16[0]~1\,
	combout => \z80|i_tv80_core|SP16[1]~2_combout\,
	cout => \z80|i_tv80_core|SP16[1]~3\);

-- Location: LCCOMB_X62_Y33_N28
\z80|i_tv80_core|TmpAddr~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr~32_combout\ = (!\z80|i_tv80_core|TmpAddr[2]~21_combout\ & ((\z80|i_tv80_core|TmpAddr~20_combout\ & ((\z80|di_reg\(1)))) # (!\z80|i_tv80_core|TmpAddr~20_combout\ & (\z80|i_tv80_core|SP16[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr~20_combout\,
	datab => \z80|i_tv80_core|TmpAddr[2]~21_combout\,
	datac => \z80|i_tv80_core|SP16[1]~2_combout\,
	datad => \z80|di_reg\(1),
	combout => \z80|i_tv80_core|TmpAddr~32_combout\);

-- Location: LCCOMB_X68_Y40_N10
\z80|i_tv80_core|i_mcode|RstP~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|RstP~0_combout\ = (!\z80|i_tv80_core|mcycle\(1) & (\z80|i_tv80_core|IR\(0) & (\z80|i_tv80_core|IR\(1) & !\z80|i_tv80_core|mcycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(1),
	datab => \z80|i_tv80_core|IR\(0),
	datac => \z80|i_tv80_core|IR\(1),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|RstP~0_combout\);

-- Location: LCCOMB_X68_Y40_N20
\z80|i_tv80_core|i_mcode|RstP~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|RstP~1_combout\ = (\z80|i_tv80_core|i_mcode|RstP~0_combout\ & (\z80|i_tv80_core|i_mcode|Selector29~2_combout\ & (!\z80|i_tv80_core|ISet\(0) & \z80|i_tv80_core|mcycle\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|RstP~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector29~2_combout\,
	datac => \z80|i_tv80_core|ISet\(0),
	datad => \z80|i_tv80_core|mcycle\(2),
	combout => \z80|i_tv80_core|i_mcode|RstP~1_combout\);

-- Location: LCCOMB_X65_Y36_N24
\z80|i_tv80_core|TmpAddr[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr[2]~7_combout\ = (\z80|i_tv80_core|tstate\(2) & (!\z80|i_tv80_core|i_mcode|RstP~1_combout\ & ((!\z80|i_tv80_core|mcycle\(5)) # (!\z80|i_tv80_core|tstate\(3))))) # (!\z80|i_tv80_core|tstate\(2) & (((!\z80|i_tv80_core|mcycle\(5)) # 
-- (!\z80|i_tv80_core|tstate\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|tstate\(2),
	datab => \z80|i_tv80_core|i_mcode|RstP~1_combout\,
	datac => \z80|i_tv80_core|tstate\(3),
	datad => \z80|i_tv80_core|mcycle\(5),
	combout => \z80|i_tv80_core|TmpAddr[2]~7_combout\);

-- Location: LCCOMB_X65_Y36_N20
\z80|i_tv80_core|TmpAddr[2]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr[2]~23_combout\ = ((\z80|i_tv80_core|TmpAddr~20_combout\) # ((!\z80|i_tv80_core|always2~0_combout\ & !\z80|i_tv80_core|TmpAddr[2]~7_combout\))) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datab => \z80|i_tv80_core|always2~0_combout\,
	datac => \z80|i_tv80_core|TmpAddr~20_combout\,
	datad => \z80|i_tv80_core|TmpAddr[2]~7_combout\,
	combout => \z80|i_tv80_core|TmpAddr[2]~23_combout\);

-- Location: FF_X62_Y33_N29
\z80|i_tv80_core|TmpAddr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|TmpAddr~32_combout\,
	ena => \z80|i_tv80_core|TmpAddr[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|TmpAddr\(1));

-- Location: LCCOMB_X62_Y32_N0
\z80|i_tv80_core|PC~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~33_combout\ = (\z80|i_tv80_core|i_mcode|JumpXY~0_combout\ & ((\z80|i_tv80_core|i_mcode|Selector50~2_combout\ & (\z80|i_tv80_core|TmpAddr\(1))) # (!\z80|i_tv80_core|i_mcode|Selector50~2_combout\ & 
-- ((\z80|i_tv80_core|i_reg|Mux46~1_combout\))))) # (!\z80|i_tv80_core|i_mcode|JumpXY~0_combout\ & (((\z80|i_tv80_core|TmpAddr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|JumpXY~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector50~2_combout\,
	datac => \z80|i_tv80_core|TmpAddr\(1),
	datad => \z80|i_tv80_core|i_reg|Mux46~1_combout\,
	combout => \z80|i_tv80_core|PC~33_combout\);

-- Location: LCCOMB_X60_Y33_N18
\z80|i_tv80_core|PC~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~34_combout\ = (\z80|i_tv80_core|PC~22_combout\ & ((\z80|i_tv80_core|PC~33_combout\))) # (!\z80|i_tv80_core|PC~22_combout\ & (\z80|i_tv80_core|PC16[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|PC~22_combout\,
	datac => \z80|i_tv80_core|PC16[1]~2_combout\,
	datad => \z80|i_tv80_core|PC~33_combout\,
	combout => \z80|i_tv80_core|PC~34_combout\);

-- Location: LCCOMB_X66_Y36_N10
\z80|i_tv80_core|A~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~12_combout\ = (!\z80|i_tv80_core|i_mcode|Call~1_combout\ & !\z80|i_tv80_core|i_mcode|RstP~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|i_mcode|Call~1_combout\,
	datac => \z80|i_tv80_core|i_mcode|RstP~1_combout\,
	combout => \z80|i_tv80_core|A~12_combout\);

-- Location: LCCOMB_X60_Y33_N30
\z80|i_tv80_core|PC[1]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC[1]~25_combout\ = (\z80|i_tv80_core|A~12_combout\ & ((\z80|i_tv80_core|ISet\(0)) # ((!\z80|i_tv80_core|i_mcode|Selector50~2_combout\ & !\z80|i_tv80_core|i_mcode|Decoder2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ISet\(0),
	datab => \z80|i_tv80_core|i_mcode|Selector50~2_combout\,
	datac => \z80|i_tv80_core|A~12_combout\,
	datad => \z80|i_tv80_core|i_mcode|Decoder2~6_combout\,
	combout => \z80|i_tv80_core|PC[1]~25_combout\);

-- Location: LCCOMB_X60_Y33_N24
\z80|i_tv80_core|PC[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC[1]~26_combout\ = (((\z80|i_tv80_core|BTR_r~0_combout\ & !\z80|i_tv80_core|PC[1]~25_combout\)) # (!\z80|i_tv80_core|PC~22_combout\)) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datab => \z80|i_tv80_core|BTR_r~0_combout\,
	datac => \z80|i_tv80_core|PC[1]~25_combout\,
	datad => \z80|i_tv80_core|PC~22_combout\,
	combout => \z80|i_tv80_core|PC[1]~26_combout\);

-- Location: FF_X60_Y33_N19
\z80|i_tv80_core|PC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|PC~34_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|PC[1]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|PC\(1));

-- Location: LCCOMB_X59_Y36_N16
\z80|i_tv80_core|F~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|F~22_combout\ = ((\z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\ & (\z80|i_tv80_core|do~1_combout\)) # (!\z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\ & ((\z80|i_tv80_core|BusB\(1))))) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\,
	datab => \z80|i_tv80_core|do~1_combout\,
	datac => \KEY[2]~input_o\,
	datad => \z80|i_tv80_core|BusB\(1),
	combout => \z80|i_tv80_core|F~22_combout\);

-- Location: LCCOMB_X65_Y34_N14
\z80|i_tv80_core|F[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|F[3]~23_combout\ = ((\z80|i_tv80_core|Read_To_Reg_r\(0) & (\z80|i_tv80_core|Decoder3~2_combout\ & \z80|i_tv80_core|Read_To_Reg_r\(1)))) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Read_To_Reg_r\(0),
	datab => \z80|i_tv80_core|Decoder3~2_combout\,
	datac => \KEY[2]~input_o\,
	datad => \z80|i_tv80_core|Read_To_Reg_r\(1),
	combout => \z80|i_tv80_core|F[3]~23_combout\);

-- Location: FF_X59_Y36_N17
\z80|i_tv80_core|F[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|F~22_combout\,
	ena => \z80|i_tv80_core|F[3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|F\(1));

-- Location: LCCOMB_X66_Y38_N16
\z80|i_tv80_core|BusB[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|BusB[1]~1_combout\ = (\z80|i_tv80_core|i_mcode|Selector126~0_combout\) # ((\z80|i_tv80_core|i_mcode|Selector128~5_combout\ & \z80|i_tv80_core|i_mcode|Selector127~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector128~5_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector126~0_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector127~0_combout\,
	combout => \z80|i_tv80_core|BusB[1]~1_combout\);

-- Location: LCCOMB_X61_Y35_N10
\z80|i_tv80_core|Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux32~0_combout\ = (\z80|i_tv80_core|BusB[1]~1_combout\ & ((\z80|i_tv80_core|BusB[1]~2_combout\ & (\z80|i_tv80_core|PC\(1))) # (!\z80|i_tv80_core|BusB[1]~2_combout\ & ((\z80|i_tv80_core|F\(1)))))) # (!\z80|i_tv80_core|BusB[1]~1_combout\ & 
-- (((\z80|i_tv80_core|BusB[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|PC\(1),
	datab => \z80|i_tv80_core|F\(1),
	datac => \z80|i_tv80_core|BusB[1]~1_combout\,
	datad => \z80|i_tv80_core|BusB[1]~2_combout\,
	combout => \z80|i_tv80_core|Mux32~0_combout\);

-- Location: LCCOMB_X61_Y35_N4
\z80|i_tv80_core|Mux32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux32~1_combout\ = (\z80|i_tv80_core|Mux32~0_combout\ & ((\z80|i_tv80_core|SP\(9)) # ((\z80|i_tv80_core|BusB[1]~0_combout\)))) # (!\z80|i_tv80_core|Mux32~0_combout\ & (((\z80|i_tv80_core|SP\(1) & !\z80|i_tv80_core|BusB[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Mux32~0_combout\,
	datab => \z80|i_tv80_core|SP\(9),
	datac => \z80|i_tv80_core|SP\(1),
	datad => \z80|i_tv80_core|BusB[1]~0_combout\,
	combout => \z80|i_tv80_core|Mux32~1_combout\);

-- Location: LCCOMB_X65_Y31_N30
\z80|i_tv80_core|Mux32~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux32~5_combout\ = (\z80|i_tv80_core|RegAddrB_r\(0) & (((\z80|i_tv80_core|RegAddrB_r\(1))))) # (!\z80|i_tv80_core|RegAddrB_r\(0) & ((\z80|i_tv80_core|RegAddrB_r\(1) & (\z80|i_tv80_core|i_reg|RegsL[2][1]~q\)) # 
-- (!\z80|i_tv80_core|RegAddrB_r\(1) & ((\z80|i_tv80_core|i_reg|RegsL[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[2][1]~q\,
	datab => \z80|i_tv80_core|RegAddrB_r\(0),
	datac => \z80|i_tv80_core|i_reg|RegsL[0][1]~q\,
	datad => \z80|i_tv80_core|RegAddrB_r\(1),
	combout => \z80|i_tv80_core|Mux32~5_combout\);

-- Location: LCCOMB_X66_Y31_N4
\z80|i_tv80_core|Mux32~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux32~6_combout\ = (\z80|i_tv80_core|Mux32~5_combout\ & ((\z80|i_tv80_core|i_reg|RegsL[3][1]~q\) # ((!\z80|i_tv80_core|RegAddrB_r\(0))))) # (!\z80|i_tv80_core|Mux32~5_combout\ & (((\z80|i_tv80_core|i_reg|RegsL[1][1]~q\ & 
-- \z80|i_tv80_core|RegAddrB_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[3][1]~q\,
	datab => \z80|i_tv80_core|Mux32~5_combout\,
	datac => \z80|i_tv80_core|i_reg|RegsL[1][1]~q\,
	datad => \z80|i_tv80_core|RegAddrB_r\(0),
	combout => \z80|i_tv80_core|Mux32~6_combout\);

-- Location: FF_X68_Y32_N11
\z80|i_tv80_core|i_reg|RegsH[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIH~5_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsH[2][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[2][1]~q\);

-- Location: FF_X67_Y33_N31
\z80|i_tv80_core|i_reg|RegsH[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|RegDIH~5_combout\,
	ena => \z80|i_tv80_core|i_reg|RegsH[3][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[3][1]~q\);

-- Location: FF_X68_Y33_N17
\z80|i_tv80_core|i_reg|RegsH[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIH~5_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsH[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[1][1]~q\);

-- Location: LCCOMB_X68_Y33_N16
\z80|i_tv80_core|i_reg|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux6~0_combout\ = (\z80|i_tv80_core|RegAddrA[1]~4_combout\ & (\z80|i_tv80_core|RegAddrA[0]~2_combout\)) # (!\z80|i_tv80_core|RegAddrA[1]~4_combout\ & ((\z80|i_tv80_core|RegAddrA[0]~2_combout\ & 
-- (\z80|i_tv80_core|i_reg|RegsH[1][1]~q\)) # (!\z80|i_tv80_core|RegAddrA[0]~2_combout\ & ((\z80|i_tv80_core|i_reg|RegsH[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	datab => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	datac => \z80|i_tv80_core|i_reg|RegsH[1][1]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[0][1]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux6~0_combout\);

-- Location: LCCOMB_X68_Y33_N10
\z80|i_tv80_core|i_reg|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux6~1_combout\ = (\z80|i_tv80_core|RegAddrA[1]~4_combout\ & ((\z80|i_tv80_core|i_reg|Mux6~0_combout\ & ((\z80|i_tv80_core|i_reg|RegsH[3][1]~q\))) # (!\z80|i_tv80_core|i_reg|Mux6~0_combout\ & 
-- (\z80|i_tv80_core|i_reg|RegsH[2][1]~q\)))) # (!\z80|i_tv80_core|RegAddrA[1]~4_combout\ & (((\z80|i_tv80_core|i_reg|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	datab => \z80|i_tv80_core|i_reg|RegsH[2][1]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsH[3][1]~q\,
	datad => \z80|i_tv80_core|i_reg|Mux6~0_combout\,
	combout => \z80|i_tv80_core|i_reg|Mux6~1_combout\);

-- Location: LCCOMB_X67_Y31_N12
\z80|i_tv80_core|ID16[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ID16[6]~12_combout\ = ((\z80|i_tv80_core|i_reg|Mux9~1_combout\ $ (\z80|i_tv80_core|i_mcode|Selector118~3_combout\ $ (!\z80|i_tv80_core|ID16[5]~11\)))) # (GND)
-- \z80|i_tv80_core|ID16[6]~13\ = CARRY((\z80|i_tv80_core|i_reg|Mux9~1_combout\ & ((\z80|i_tv80_core|i_mcode|Selector118~3_combout\) # (!\z80|i_tv80_core|ID16[5]~11\))) # (!\z80|i_tv80_core|i_reg|Mux9~1_combout\ & 
-- (\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & !\z80|i_tv80_core|ID16[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux9~1_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector118~3_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|ID16[5]~11\,
	combout => \z80|i_tv80_core|ID16[6]~12_combout\,
	cout => \z80|i_tv80_core|ID16[6]~13\);

-- Location: LCCOMB_X67_Y31_N14
\z80|i_tv80_core|ID16[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ID16[7]~14_combout\ = (\z80|i_tv80_core|i_reg|Mux8~1_combout\ & ((\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & (\z80|i_tv80_core|ID16[6]~13\ & VCC)) # (!\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & 
-- (!\z80|i_tv80_core|ID16[6]~13\)))) # (!\z80|i_tv80_core|i_reg|Mux8~1_combout\ & ((\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & (!\z80|i_tv80_core|ID16[6]~13\)) # (!\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & ((\z80|i_tv80_core|ID16[6]~13\) # 
-- (GND)))))
-- \z80|i_tv80_core|ID16[7]~15\ = CARRY((\z80|i_tv80_core|i_reg|Mux8~1_combout\ & (!\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & !\z80|i_tv80_core|ID16[6]~13\)) # (!\z80|i_tv80_core|i_reg|Mux8~1_combout\ & ((!\z80|i_tv80_core|ID16[6]~13\) # 
-- (!\z80|i_tv80_core|i_mcode|Selector118~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux8~1_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector118~3_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|ID16[6]~13\,
	combout => \z80|i_tv80_core|ID16[7]~14_combout\,
	cout => \z80|i_tv80_core|ID16[7]~15\);

-- Location: LCCOMB_X66_Y32_N4
\z80|i_tv80_core|RegDIL~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|RegDIL~7_combout\ = (\z80|i_tv80_core|always6~0_combout\ & (\z80|i_tv80_core|ID16[7]~14_combout\)) # (!\z80|i_tv80_core|always6~0_combout\ & ((\z80|i_tv80_core|Save_Mux[7]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ID16[7]~14_combout\,
	datab => \z80|i_tv80_core|Save_Mux[7]~42_combout\,
	datac => \z80|i_tv80_core|always6~0_combout\,
	combout => \z80|i_tv80_core|RegDIL~7_combout\);

-- Location: FF_X66_Y32_N5
\z80|i_tv80_core|i_reg|RegsL[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|RegDIL~7_combout\,
	ena => \z80|i_tv80_core|i_reg|RegsL[3][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[3][7]~q\);

-- Location: FF_X65_Y32_N7
\z80|i_tv80_core|i_reg|RegsL[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIL~7_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsL[2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[2][7]~q\);

-- Location: FF_X66_Y32_N3
\z80|i_tv80_core|i_reg|RegsL[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIL~7_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsL[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[1][7]~q\);

-- Location: FF_X67_Y32_N5
\z80|i_tv80_core|i_reg|RegsL[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIL~7_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsL[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[0][7]~q\);

-- Location: LCCOMB_X67_Y32_N26
\z80|i_tv80_core|i_reg|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux8~0_combout\ = (\z80|i_tv80_core|RegAddrA[0]~2_combout\ & ((\z80|i_tv80_core|i_reg|RegsL[1][7]~q\) # ((\z80|i_tv80_core|RegAddrA[1]~4_combout\)))) # (!\z80|i_tv80_core|RegAddrA[0]~2_combout\ & 
-- (((\z80|i_tv80_core|i_reg|RegsL[0][7]~q\ & !\z80|i_tv80_core|RegAddrA[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[1][7]~q\,
	datab => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	datac => \z80|i_tv80_core|i_reg|RegsL[0][7]~q\,
	datad => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	combout => \z80|i_tv80_core|i_reg|Mux8~0_combout\);

-- Location: LCCOMB_X66_Y32_N20
\z80|i_tv80_core|i_reg|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux8~1_combout\ = (\z80|i_tv80_core|RegAddrA[1]~4_combout\ & ((\z80|i_tv80_core|i_reg|Mux8~0_combout\ & (\z80|i_tv80_core|i_reg|RegsL[3][7]~q\)) # (!\z80|i_tv80_core|i_reg|Mux8~0_combout\ & 
-- ((\z80|i_tv80_core|i_reg|RegsL[2][7]~q\))))) # (!\z80|i_tv80_core|RegAddrA[1]~4_combout\ & (((\z80|i_tv80_core|i_reg|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	datab => \z80|i_tv80_core|i_reg|RegsL[3][7]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsL[2][7]~q\,
	datad => \z80|i_tv80_core|i_reg|Mux8~0_combout\,
	combout => \z80|i_tv80_core|i_reg|Mux8~1_combout\);

-- Location: LCCOMB_X67_Y31_N16
\z80|i_tv80_core|ID16[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ID16[8]~16_combout\ = ((\z80|i_tv80_core|i_mcode|Selector118~3_combout\ $ (\z80|i_tv80_core|i_reg|Mux7~1_combout\ $ (!\z80|i_tv80_core|ID16[7]~15\)))) # (GND)
-- \z80|i_tv80_core|ID16[8]~17\ = CARRY((\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & ((\z80|i_tv80_core|i_reg|Mux7~1_combout\) # (!\z80|i_tv80_core|ID16[7]~15\))) # (!\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & 
-- (\z80|i_tv80_core|i_reg|Mux7~1_combout\ & !\z80|i_tv80_core|ID16[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector118~3_combout\,
	datab => \z80|i_tv80_core|i_reg|Mux7~1_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|ID16[7]~15\,
	combout => \z80|i_tv80_core|ID16[8]~16_combout\,
	cout => \z80|i_tv80_core|ID16[8]~17\);

-- Location: LCCOMB_X67_Y33_N12
\z80|i_tv80_core|RegDIH~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|RegDIH~4_combout\ = (\z80|i_tv80_core|always6~0_combout\ & (\z80|i_tv80_core|ID16[8]~16_combout\)) # (!\z80|i_tv80_core|always6~0_combout\ & ((\z80|i_tv80_core|Save_Mux[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|always6~0_combout\,
	datab => \z80|i_tv80_core|ID16[8]~16_combout\,
	datac => \z80|i_tv80_core|Save_Mux[0]~6_combout\,
	combout => \z80|i_tv80_core|RegDIH~4_combout\);

-- Location: FF_X67_Y32_N9
\z80|i_tv80_core|i_reg|RegsH[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIH~4_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsH[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[0][0]~q\);

-- Location: FF_X68_Y32_N9
\z80|i_tv80_core|i_reg|RegsH[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIH~4_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsH[2][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[2][0]~q\);

-- Location: LCCOMB_X67_Y32_N22
\z80|i_tv80_core|i_reg|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux7~0_combout\ = (\z80|i_tv80_core|RegAddrA[0]~2_combout\ & (\z80|i_tv80_core|RegAddrA[1]~4_combout\)) # (!\z80|i_tv80_core|RegAddrA[0]~2_combout\ & ((\z80|i_tv80_core|RegAddrA[1]~4_combout\ & 
-- ((\z80|i_tv80_core|i_reg|RegsH[2][0]~q\))) # (!\z80|i_tv80_core|RegAddrA[1]~4_combout\ & (\z80|i_tv80_core|i_reg|RegsH[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	datab => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	datac => \z80|i_tv80_core|i_reg|RegsH[0][0]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[2][0]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux7~0_combout\);

-- Location: FF_X67_Y33_N3
\z80|i_tv80_core|i_reg|RegsH[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIH~4_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsH[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[1][0]~q\);

-- Location: FF_X67_Y33_N13
\z80|i_tv80_core|i_reg|RegsH[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|RegDIH~4_combout\,
	ena => \z80|i_tv80_core|i_reg|RegsH[3][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[3][0]~q\);

-- Location: LCCOMB_X67_Y33_N2
\z80|i_tv80_core|i_reg|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux7~1_combout\ = (\z80|i_tv80_core|RegAddrA[0]~2_combout\ & ((\z80|i_tv80_core|i_reg|Mux7~0_combout\ & ((\z80|i_tv80_core|i_reg|RegsH[3][0]~q\))) # (!\z80|i_tv80_core|i_reg|Mux7~0_combout\ & 
-- (\z80|i_tv80_core|i_reg|RegsH[1][0]~q\)))) # (!\z80|i_tv80_core|RegAddrA[0]~2_combout\ & (\z80|i_tv80_core|i_reg|Mux7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	datab => \z80|i_tv80_core|i_reg|Mux7~0_combout\,
	datac => \z80|i_tv80_core|i_reg|RegsH[1][0]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[3][0]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux7~1_combout\);

-- Location: LCCOMB_X67_Y31_N18
\z80|i_tv80_core|ID16[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ID16[9]~18_combout\ = (\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & ((\z80|i_tv80_core|i_reg|Mux6~1_combout\ & (\z80|i_tv80_core|ID16[8]~17\ & VCC)) # (!\z80|i_tv80_core|i_reg|Mux6~1_combout\ & (!\z80|i_tv80_core|ID16[8]~17\)))) # 
-- (!\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & ((\z80|i_tv80_core|i_reg|Mux6~1_combout\ & (!\z80|i_tv80_core|ID16[8]~17\)) # (!\z80|i_tv80_core|i_reg|Mux6~1_combout\ & ((\z80|i_tv80_core|ID16[8]~17\) # (GND)))))
-- \z80|i_tv80_core|ID16[9]~19\ = CARRY((\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & (!\z80|i_tv80_core|i_reg|Mux6~1_combout\ & !\z80|i_tv80_core|ID16[8]~17\)) # (!\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & ((!\z80|i_tv80_core|ID16[8]~17\) # 
-- (!\z80|i_tv80_core|i_reg|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector118~3_combout\,
	datab => \z80|i_tv80_core|i_reg|Mux6~1_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|ID16[8]~17\,
	combout => \z80|i_tv80_core|ID16[9]~18_combout\,
	cout => \z80|i_tv80_core|ID16[9]~19\);

-- Location: LCCOMB_X67_Y33_N30
\z80|i_tv80_core|RegDIH~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|RegDIH~5_combout\ = (\z80|i_tv80_core|always6~0_combout\ & (\z80|i_tv80_core|ID16[9]~18_combout\)) # (!\z80|i_tv80_core|always6~0_combout\ & ((\z80|i_tv80_core|Save_Mux[1]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ID16[9]~18_combout\,
	datab => \z80|i_tv80_core|Save_Mux[1]~11_combout\,
	datac => \z80|i_tv80_core|always6~0_combout\,
	combout => \z80|i_tv80_core|RegDIH~5_combout\);

-- Location: FF_X68_Y33_N19
\z80|i_tv80_core|i_reg|RegsH[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIH~5_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsH[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[0][1]~q\);

-- Location: LCCOMB_X68_Y33_N18
\z80|i_tv80_core|Mux32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux32~2_combout\ = (\z80|i_tv80_core|RegAddrB_r\(0) & ((\z80|i_tv80_core|RegAddrB_r\(1)) # ((\z80|i_tv80_core|i_reg|RegsH[1][1]~q\)))) # (!\z80|i_tv80_core|RegAddrB_r\(0) & (!\z80|i_tv80_core|RegAddrB_r\(1) & 
-- (\z80|i_tv80_core|i_reg|RegsH[0][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrB_r\(0),
	datab => \z80|i_tv80_core|RegAddrB_r\(1),
	datac => \z80|i_tv80_core|i_reg|RegsH[0][1]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[1][1]~q\,
	combout => \z80|i_tv80_core|Mux32~2_combout\);

-- Location: LCCOMB_X68_Y32_N10
\z80|i_tv80_core|Mux32~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux32~3_combout\ = (\z80|i_tv80_core|RegAddrB_r\(1) & ((\z80|i_tv80_core|Mux32~2_combout\ & ((\z80|i_tv80_core|i_reg|RegsH[3][1]~q\))) # (!\z80|i_tv80_core|Mux32~2_combout\ & (\z80|i_tv80_core|i_reg|RegsH[2][1]~q\)))) # 
-- (!\z80|i_tv80_core|RegAddrB_r\(1) & (\z80|i_tv80_core|Mux32~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrB_r\(1),
	datab => \z80|i_tv80_core|Mux32~2_combout\,
	datac => \z80|i_tv80_core|i_reg|RegsH[2][1]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[3][1]~q\,
	combout => \z80|i_tv80_core|Mux32~3_combout\);

-- Location: LCCOMB_X62_Y36_N2
\z80|i_tv80_core|ACC~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ACC~2_combout\ = (\z80|i_tv80_core|Decoder3~6_combout\ & (\z80|i_tv80_core|Save_Mux[1]~11_combout\)) # (!\z80|i_tv80_core|Decoder3~6_combout\ & ((!\z80|i_tv80_core|ACC\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|Save_Mux[1]~11_combout\,
	datac => \z80|i_tv80_core|ACC\(1),
	datad => \z80|i_tv80_core|Decoder3~6_combout\,
	combout => \z80|i_tv80_core|ACC~2_combout\);

-- Location: FF_X62_Y36_N3
\z80|i_tv80_core|ACC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|ACC~2_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|ACC[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|ACC\(1));

-- Location: LCCOMB_X68_Y32_N16
\z80|i_tv80_core|Mux32~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux32~4_combout\ = (\z80|i_tv80_core|BusB[1]~3_combout\ & (((\z80|i_tv80_core|i_mcode|Selector128~5_combout\)))) # (!\z80|i_tv80_core|BusB[1]~3_combout\ & ((\z80|i_tv80_core|i_mcode|Selector128~5_combout\ & ((\z80|i_tv80_core|ACC\(1)))) # 
-- (!\z80|i_tv80_core|i_mcode|Selector128~5_combout\ & (\z80|di_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|di_reg\(1),
	datab => \z80|i_tv80_core|ACC\(1),
	datac => \z80|i_tv80_core|BusB[1]~3_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector128~5_combout\,
	combout => \z80|i_tv80_core|Mux32~4_combout\);

-- Location: LCCOMB_X68_Y32_N18
\z80|i_tv80_core|Mux32~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux32~7_combout\ = (\z80|i_tv80_core|BusB[1]~3_combout\ & ((\z80|i_tv80_core|Mux32~4_combout\ & (\z80|i_tv80_core|Mux32~6_combout\)) # (!\z80|i_tv80_core|Mux32~4_combout\ & ((\z80|i_tv80_core|Mux32~3_combout\))))) # 
-- (!\z80|i_tv80_core|BusB[1]~3_combout\ & (((\z80|i_tv80_core|Mux32~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusB[1]~3_combout\,
	datab => \z80|i_tv80_core|Mux32~6_combout\,
	datac => \z80|i_tv80_core|Mux32~3_combout\,
	datad => \z80|i_tv80_core|Mux32~4_combout\,
	combout => \z80|i_tv80_core|Mux32~7_combout\);

-- Location: LCCOMB_X62_Y35_N20
\z80|i_tv80_core|Mux32~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux32~8_combout\ = (\z80|i_tv80_core|i_mcode|Selector125~0_combout\ & (\z80|i_tv80_core|Mux33~2_combout\ & (\z80|i_tv80_core|Mux32~1_combout\))) # (!\z80|i_tv80_core|i_mcode|Selector125~0_combout\ & ((\z80|i_tv80_core|Mux32~7_combout\) # 
-- ((\z80|i_tv80_core|Mux33~2_combout\ & \z80|i_tv80_core|Mux32~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector125~0_combout\,
	datab => \z80|i_tv80_core|Mux33~2_combout\,
	datac => \z80|i_tv80_core|Mux32~1_combout\,
	datad => \z80|i_tv80_core|Mux32~7_combout\,
	combout => \z80|i_tv80_core|Mux32~8_combout\);

-- Location: LCCOMB_X60_Y33_N14
\z80|i_tv80_core|PC[13]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC[13]~58_combout\ = ((!\z80|i_tv80_core|ISet\(0) & (!\z80|i_tv80_core|i_mcode|Selector50~2_combout\ & \z80|i_tv80_core|i_mcode|Decoder2~6_combout\))) # (!\z80|i_tv80_core|PC~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ISet\(0),
	datab => \z80|i_tv80_core|i_mcode|Selector50~2_combout\,
	datac => \z80|i_tv80_core|PC~22_combout\,
	datad => \z80|i_tv80_core|i_mcode|Decoder2~6_combout\,
	combout => \z80|i_tv80_core|PC[13]~58_combout\);

-- Location: LCCOMB_X62_Y33_N2
\z80|i_tv80_core|PC16_B[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC16_B[15]~0_combout\ = (!\z80|i_tv80_core|ISet\(0) & (\z80|di_reg\(7) & \z80|i_tv80_core|i_mcode|Selector57~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|ISet\(0),
	datac => \z80|di_reg\(7),
	datad => \z80|i_tv80_core|i_mcode|Selector57~2_combout\,
	combout => \z80|i_tv80_core|PC16_B[15]~0_combout\);

-- Location: LCCOMB_X63_Y36_N16
\z80|i_tv80_core|SP16_A[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16_A[6]~8_combout\ = (\z80|i_tv80_core|tstate\(3) & (\z80|i_tv80_core|i_reg|Mux41~1_combout\)) # (!\z80|i_tv80_core|tstate\(3) & ((\z80|i_tv80_core|SP\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux41~1_combout\,
	datab => \z80|i_tv80_core|tstate\(3),
	datac => \z80|i_tv80_core|SP\(6),
	combout => \z80|i_tv80_core|SP16_A[6]~8_combout\);

-- Location: LCCOMB_X66_Y34_N6
\z80|i_tv80_core|Decoder3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Decoder3~1_combout\ = (\z80|i_tv80_core|Decoder3~0_combout\ & (\z80|i_tv80_core|always5~1_combout\ & \z80|i_tv80_core|Read_To_Reg_r\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|Decoder3~0_combout\,
	datac => \z80|i_tv80_core|always5~1_combout\,
	datad => \z80|i_tv80_core|Read_To_Reg_r\(4),
	combout => \z80|i_tv80_core|Decoder3~1_combout\);

-- Location: LCCOMB_X58_Y35_N10
\z80|i_tv80_core|do~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|do~6_combout\ = (\z80|i_tv80_core|Decoder3~1_combout\ & (!\z80|i_tv80_core|Read_To_Reg_r\(0) & \z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Decoder3~1_combout\,
	datab => \z80|i_tv80_core|Read_To_Reg_r\(0),
	datac => \z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\,
	combout => \z80|i_tv80_core|do~6_combout\);

-- Location: LCCOMB_X58_Y35_N26
\z80|i_tv80_core|do~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|do~13_combout\ = (\z80|i_tv80_core|do~6_combout\ & (\z80|i_tv80_core|Save_Mux~30_combout\)) # (!\z80|i_tv80_core|do~6_combout\ & ((\z80|i_tv80_core|BusB\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|Save_Mux~30_combout\,
	datac => \z80|i_tv80_core|BusB\(5),
	datad => \z80|i_tv80_core|do~6_combout\,
	combout => \z80|i_tv80_core|do~13_combout\);

-- Location: LCCOMB_X58_Y35_N28
\z80|i_tv80_core|do[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|do[5]~8_combout\ = (\z80|i_tv80_core|always5~0_combout\) # (((\z80|i_tv80_core|Decoder3~1_combout\ & !\z80|i_tv80_core|Read_To_Reg_r\(0))) # (!\KEY[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Decoder3~1_combout\,
	datab => \z80|i_tv80_core|always5~0_combout\,
	datac => \KEY[2]~input_o\,
	datad => \z80|i_tv80_core|Read_To_Reg_r\(0),
	combout => \z80|i_tv80_core|do[5]~8_combout\);

-- Location: FF_X58_Y35_N27
\z80|i_tv80_core|do[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|do~13_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|do[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|do\(5));

-- Location: FF_X65_Y33_N1
\mu|mainram_rtl_0_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|do\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(38));

-- Location: LCCOMB_X57_Y29_N0
\mu|mainram_rtl_0|auto_generated|decode2|w_anode645w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\ = (\z80|i_tv80_core|A\(14) & (!\z80|i_tv80_core|A\(13) & (\z80|i_tv80_core|A\(15) & !\z80|wr_n~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(14),
	datab => \z80|i_tv80_core|A\(13),
	datac => \z80|i_tv80_core|A\(15),
	datad => \z80|wr_n~q\,
	combout => \mu|mainram_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\);

-- Location: LCCOMB_X57_Y29_N18
\mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout\ = (\z80|i_tv80_core|A~23_combout\ & (!\z80|i_tv80_core|A~31_combout\ & (\KEY[2]~input_o\ & \z80|i_tv80_core|A~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~23_combout\,
	datab => \z80|i_tv80_core|A~31_combout\,
	datac => \KEY[2]~input_o\,
	datad => \z80|i_tv80_core|A~27_combout\,
	combout => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout\);

-- Location: LCCOMB_X59_Y34_N16
\z80|i_tv80_core|SP16_B[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16_B[3]~4_combout\ = (\z80|i_tv80_core|tstate\(3) & ((\z80|di_reg\(3)))) # (!\z80|i_tv80_core|tstate\(3) & (\z80|i_tv80_core|i_mcode|Selector118~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector118~3_combout\,
	datab => \z80|i_tv80_core|tstate\(3),
	datac => \z80|di_reg\(3),
	combout => \z80|i_tv80_core|SP16_B[3]~4_combout\);

-- Location: FF_X66_Y31_N1
\z80|i_tv80_core|i_reg|RegsL[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|RegDIL~3_combout\,
	ena => \z80|i_tv80_core|i_reg|RegsL[3][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[3][3]~q\);

-- Location: FF_X65_Y31_N15
\z80|i_tv80_core|i_reg|RegsL[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIL~3_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsL[2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[2][3]~q\);

-- Location: FF_X66_Y31_N15
\z80|i_tv80_core|i_reg|RegsL[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIL~3_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsL[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[1][3]~q\);

-- Location: LCCOMB_X66_Y31_N2
\z80|i_tv80_core|i_reg|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux12~0_combout\ = (\z80|i_tv80_core|RegAddrA[0]~2_combout\ & ((\z80|i_tv80_core|i_reg|RegsL[1][3]~q\) # ((\z80|i_tv80_core|RegAddrA[1]~4_combout\)))) # (!\z80|i_tv80_core|RegAddrA[0]~2_combout\ & 
-- (((!\z80|i_tv80_core|RegAddrA[1]~4_combout\ & \z80|i_tv80_core|i_reg|RegsL[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	datab => \z80|i_tv80_core|i_reg|RegsL[1][3]~q\,
	datac => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	datad => \z80|i_tv80_core|i_reg|RegsL[0][3]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux12~0_combout\);

-- Location: LCCOMB_X66_Y31_N28
\z80|i_tv80_core|i_reg|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux12~1_combout\ = (\z80|i_tv80_core|RegAddrA[1]~4_combout\ & ((\z80|i_tv80_core|i_reg|Mux12~0_combout\ & (\z80|i_tv80_core|i_reg|RegsL[3][3]~q\)) # (!\z80|i_tv80_core|i_reg|Mux12~0_combout\ & 
-- ((\z80|i_tv80_core|i_reg|RegsL[2][3]~q\))))) # (!\z80|i_tv80_core|RegAddrA[1]~4_combout\ & (((\z80|i_tv80_core|i_reg|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	datab => \z80|i_tv80_core|i_reg|RegsL[3][3]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsL[2][3]~q\,
	datad => \z80|i_tv80_core|i_reg|Mux12~0_combout\,
	combout => \z80|i_tv80_core|i_reg|Mux12~1_combout\);

-- Location: LCCOMB_X67_Y31_N4
\z80|i_tv80_core|ID16[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ID16[2]~4_combout\ = ((\z80|i_tv80_core|i_mcode|Selector118~3_combout\ $ (\z80|i_tv80_core|i_reg|Mux13~1_combout\ $ (!\z80|i_tv80_core|ID16[1]~3\)))) # (GND)
-- \z80|i_tv80_core|ID16[2]~5\ = CARRY((\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & ((\z80|i_tv80_core|i_reg|Mux13~1_combout\) # (!\z80|i_tv80_core|ID16[1]~3\))) # (!\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & 
-- (\z80|i_tv80_core|i_reg|Mux13~1_combout\ & !\z80|i_tv80_core|ID16[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector118~3_combout\,
	datab => \z80|i_tv80_core|i_reg|Mux13~1_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|ID16[1]~3\,
	combout => \z80|i_tv80_core|ID16[2]~4_combout\,
	cout => \z80|i_tv80_core|ID16[2]~5\);

-- Location: LCCOMB_X67_Y31_N6
\z80|i_tv80_core|ID16[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ID16[3]~6_combout\ = (\z80|i_tv80_core|i_reg|Mux12~1_combout\ & ((\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & (\z80|i_tv80_core|ID16[2]~5\ & VCC)) # (!\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & 
-- (!\z80|i_tv80_core|ID16[2]~5\)))) # (!\z80|i_tv80_core|i_reg|Mux12~1_combout\ & ((\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & (!\z80|i_tv80_core|ID16[2]~5\)) # (!\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & ((\z80|i_tv80_core|ID16[2]~5\) # 
-- (GND)))))
-- \z80|i_tv80_core|ID16[3]~7\ = CARRY((\z80|i_tv80_core|i_reg|Mux12~1_combout\ & (!\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & !\z80|i_tv80_core|ID16[2]~5\)) # (!\z80|i_tv80_core|i_reg|Mux12~1_combout\ & ((!\z80|i_tv80_core|ID16[2]~5\) # 
-- (!\z80|i_tv80_core|i_mcode|Selector118~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux12~1_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector118~3_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|ID16[2]~5\,
	combout => \z80|i_tv80_core|ID16[3]~6_combout\,
	cout => \z80|i_tv80_core|ID16[3]~7\);

-- Location: LCCOMB_X66_Y31_N0
\z80|i_tv80_core|RegDIL~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|RegDIL~3_combout\ = (\z80|i_tv80_core|always6~0_combout\ & ((\z80|i_tv80_core|ID16[3]~6_combout\))) # (!\z80|i_tv80_core|always6~0_combout\ & (\z80|i_tv80_core|Save_Mux[3]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|always6~0_combout\,
	datac => \z80|i_tv80_core|Save_Mux[3]~21_combout\,
	datad => \z80|i_tv80_core|ID16[3]~6_combout\,
	combout => \z80|i_tv80_core|RegDIL~3_combout\);

-- Location: FF_X65_Y31_N1
\z80|i_tv80_core|i_reg|RegsL[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIL~3_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsL[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[0][3]~q\);

-- Location: LCCOMB_X65_Y31_N14
\z80|i_tv80_core|i_reg|Mux44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux44~0_combout\ = (\z80|i_tv80_core|RegAddrC\(0) & (((\z80|i_tv80_core|RegAddrC\(1))))) # (!\z80|i_tv80_core|RegAddrC\(0) & ((\z80|i_tv80_core|RegAddrC\(1) & ((\z80|i_tv80_core|i_reg|RegsL[2][3]~q\))) # 
-- (!\z80|i_tv80_core|RegAddrC\(1) & (\z80|i_tv80_core|i_reg|RegsL[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrC\(0),
	datab => \z80|i_tv80_core|i_reg|RegsL[0][3]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsL[2][3]~q\,
	datad => \z80|i_tv80_core|RegAddrC\(1),
	combout => \z80|i_tv80_core|i_reg|Mux44~0_combout\);

-- Location: LCCOMB_X66_Y31_N10
\z80|i_tv80_core|i_reg|Mux44~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux44~1_combout\ = (\z80|i_tv80_core|i_reg|Mux44~0_combout\ & (((\z80|i_tv80_core|i_reg|RegsL[3][3]~q\)) # (!\z80|i_tv80_core|RegAddrC\(0)))) # (!\z80|i_tv80_core|i_reg|Mux44~0_combout\ & (\z80|i_tv80_core|RegAddrC\(0) & 
-- (\z80|i_tv80_core|i_reg|RegsL[1][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux44~0_combout\,
	datab => \z80|i_tv80_core|RegAddrC\(0),
	datac => \z80|i_tv80_core|i_reg|RegsL[1][3]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsL[3][3]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux44~1_combout\);

-- Location: LCCOMB_X63_Y38_N12
\z80|i_tv80_core|SP~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~19_combout\ = (!\z80|i_tv80_core|Decoder3~5_combout\ & ((\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & (\z80|i_tv80_core|i_reg|Mux44~1_combout\)) # (!\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & 
-- ((\z80|i_tv80_core|SP16[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux44~1_combout\,
	datab => \z80|i_tv80_core|Decoder3~5_combout\,
	datac => \z80|i_tv80_core|SP16[3]~6_combout\,
	datad => \z80|i_tv80_core|i_mcode|LDSPHL~0_combout\,
	combout => \z80|i_tv80_core|SP~19_combout\);

-- Location: LCCOMB_X63_Y38_N0
\z80|i_tv80_core|SP~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~20_combout\ = (\z80|i_tv80_core|SP~19_combout\) # ((\z80|i_tv80_core|Save_Mux[3]~21_combout\ & \z80|i_tv80_core|Decoder3~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_Mux[3]~21_combout\,
	datab => \z80|i_tv80_core|Decoder3~5_combout\,
	datad => \z80|i_tv80_core|SP~19_combout\,
	combout => \z80|i_tv80_core|SP~20_combout\);

-- Location: FF_X63_Y38_N1
\z80|i_tv80_core|SP[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|SP~20_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|SP[2]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|SP\(3));

-- Location: LCCOMB_X62_Y34_N26
\z80|i_tv80_core|SP16_A[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16_A[3]~11_combout\ = (\z80|i_tv80_core|tstate\(3) & ((\z80|i_tv80_core|i_reg|Mux44~1_combout\))) # (!\z80|i_tv80_core|tstate\(3) & (\z80|i_tv80_core|SP\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP\(3),
	datab => \z80|i_tv80_core|i_reg|Mux44~1_combout\,
	datac => \z80|i_tv80_core|tstate\(3),
	combout => \z80|i_tv80_core|SP16_A[3]~11_combout\);

-- Location: LCCOMB_X61_Y38_N6
\z80|i_tv80_core|Save_Mux[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[0]~3_combout\ = (\z80|i_tv80_core|ALU_Op_r\(2) & \z80|i_tv80_core|ALU_Op_r\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|ALU_Op_r\(2),
	datac => \z80|i_tv80_core|ALU_Op_r\(3),
	combout => \z80|i_tv80_core|Save_Mux[0]~3_combout\);

-- Location: LCCOMB_X66_Y35_N18
\z80|i_tv80_core|ACC~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ACC~6_combout\ = (\z80|i_tv80_core|Decoder3~6_combout\ & (\z80|i_tv80_core|Save_Mux[2]~16_combout\)) # (!\z80|i_tv80_core|Decoder3~6_combout\ & ((!\z80|i_tv80_core|ACC\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_Mux[2]~16_combout\,
	datac => \z80|i_tv80_core|ACC\(2),
	datad => \z80|i_tv80_core|Decoder3~6_combout\,
	combout => \z80|i_tv80_core|ACC~6_combout\);

-- Location: FF_X66_Y35_N19
\z80|i_tv80_core|ACC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|ACC~6_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|ACC[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|ACC\(2));

-- Location: LCCOMB_X66_Y35_N4
\z80|i_tv80_core|Mux39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux39~0_combout\ = (\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & (((\z80|i_tv80_core|BusA[1]~0_combout\) # (\z80|i_tv80_core|ACC\(2))))) # (!\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & (\z80|di_reg\(2) & 
-- (!\z80|i_tv80_core|BusA[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector136~0_combout\,
	datab => \z80|di_reg\(2),
	datac => \z80|i_tv80_core|BusA[1]~0_combout\,
	datad => \z80|i_tv80_core|ACC\(2),
	combout => \z80|i_tv80_core|Mux39~0_combout\);

-- Location: LCCOMB_X66_Y35_N22
\z80|i_tv80_core|Mux39~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux39~1_combout\ = (\z80|i_tv80_core|BusA[1]~0_combout\ & ((\z80|i_tv80_core|Mux39~0_combout\ & (\z80|i_tv80_core|i_reg|Mux13~1_combout\)) # (!\z80|i_tv80_core|Mux39~0_combout\ & ((\z80|i_tv80_core|i_reg|Mux5~1_combout\))))) # 
-- (!\z80|i_tv80_core|BusA[1]~0_combout\ & (((\z80|i_tv80_core|Mux39~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux13~1_combout\,
	datab => \z80|i_tv80_core|BusA[1]~0_combout\,
	datac => \z80|i_tv80_core|Mux39~0_combout\,
	datad => \z80|i_tv80_core|i_reg|Mux5~1_combout\,
	combout => \z80|i_tv80_core|Mux39~1_combout\);

-- Location: LCCOMB_X62_Y35_N18
\z80|i_tv80_core|Mux39~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux39~2_combout\ = (\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & ((\z80|i_tv80_core|SP\(10)))) # (!\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & (\z80|i_tv80_core|SP\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP\(2),
	datac => \z80|i_tv80_core|SP\(10),
	datad => \z80|i_tv80_core|i_mcode|Selector136~0_combout\,
	combout => \z80|i_tv80_core|Mux39~2_combout\);

-- Location: LCCOMB_X63_Y35_N30
\z80|i_tv80_core|Mux39~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux39~3_combout\ = (\z80|i_tv80_core|i_mcode|Selector133~3_combout\ & (!\z80|i_tv80_core|i_mcode|Selector135~6_combout\ & ((\z80|i_tv80_core|Mux39~2_combout\)))) # (!\z80|i_tv80_core|i_mcode|Selector133~3_combout\ & 
-- (((\z80|i_tv80_core|Mux39~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector135~6_combout\,
	datab => \z80|i_tv80_core|Mux39~1_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector133~3_combout\,
	datad => \z80|i_tv80_core|Mux39~2_combout\,
	combout => \z80|i_tv80_core|Mux39~3_combout\);

-- Location: LCCOMB_X63_Y35_N6
\z80|i_tv80_core|BusA[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|BusA[1]~1_combout\ = ((!\z80|i_tv80_core|i_mcode|Selector134~4_combout\ & ((!\z80|i_tv80_core|i_mcode|Selector135~6_combout\) # (!\z80|i_tv80_core|i_mcode|Selector136~0_combout\)))) # (!\z80|i_tv80_core|i_mcode|Selector133~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector134~4_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector133~3_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector136~0_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector135~6_combout\,
	combout => \z80|i_tv80_core|BusA[1]~1_combout\);

-- Location: FF_X63_Y35_N31
\z80|i_tv80_core|BusA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|Mux39~3_combout\,
	ena => \z80|i_tv80_core|BusA[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|BusA\(2));

-- Location: LCCOMB_X63_Y35_N24
\z80|i_tv80_core|Mux38~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux38~2_combout\ = (\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & (\z80|i_tv80_core|SP\(11))) # (!\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & ((\z80|i_tv80_core|SP\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP\(11),
	datab => \z80|i_tv80_core|SP\(3),
	datac => \z80|i_tv80_core|i_mcode|Selector136~0_combout\,
	combout => \z80|i_tv80_core|Mux38~2_combout\);

-- Location: LCCOMB_X62_Y36_N30
\z80|i_tv80_core|ACC~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ACC~5_combout\ = (\z80|i_tv80_core|Decoder3~6_combout\ & (\z80|i_tv80_core|Save_Mux[3]~21_combout\)) # (!\z80|i_tv80_core|Decoder3~6_combout\ & ((!\z80|i_tv80_core|ACC\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_Mux[3]~21_combout\,
	datac => \z80|i_tv80_core|ACC\(3),
	datad => \z80|i_tv80_core|Decoder3~6_combout\,
	combout => \z80|i_tv80_core|ACC~5_combout\);

-- Location: FF_X62_Y36_N31
\z80|i_tv80_core|ACC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|ACC~5_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|ACC[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|ACC\(3));

-- Location: LCCOMB_X63_Y35_N14
\z80|i_tv80_core|Mux38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux38~0_combout\ = (\z80|i_tv80_core|BusA[1]~0_combout\ & (((\z80|i_tv80_core|i_mcode|Selector136~0_combout\)))) # (!\z80|i_tv80_core|BusA[1]~0_combout\ & ((\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & (\z80|i_tv80_core|ACC\(3))) # 
-- (!\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & ((\z80|di_reg\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA[1]~0_combout\,
	datab => \z80|i_tv80_core|ACC\(3),
	datac => \z80|i_tv80_core|i_mcode|Selector136~0_combout\,
	datad => \z80|di_reg\(3),
	combout => \z80|i_tv80_core|Mux38~0_combout\);

-- Location: LCCOMB_X66_Y35_N10
\z80|i_tv80_core|Mux38~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux38~1_combout\ = (\z80|i_tv80_core|Mux38~0_combout\ & ((\z80|i_tv80_core|i_reg|Mux12~1_combout\) # ((!\z80|i_tv80_core|BusA[1]~0_combout\)))) # (!\z80|i_tv80_core|Mux38~0_combout\ & (((\z80|i_tv80_core|BusA[1]~0_combout\ & 
-- \z80|i_tv80_core|i_reg|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux12~1_combout\,
	datab => \z80|i_tv80_core|Mux38~0_combout\,
	datac => \z80|i_tv80_core|BusA[1]~0_combout\,
	datad => \z80|i_tv80_core|i_reg|Mux4~1_combout\,
	combout => \z80|i_tv80_core|Mux38~1_combout\);

-- Location: LCCOMB_X63_Y35_N4
\z80|i_tv80_core|Mux38~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux38~3_combout\ = (\z80|i_tv80_core|i_mcode|Selector133~3_combout\ & (!\z80|i_tv80_core|i_mcode|Selector135~6_combout\ & (\z80|i_tv80_core|Mux38~2_combout\))) # (!\z80|i_tv80_core|i_mcode|Selector133~3_combout\ & 
-- (((\z80|i_tv80_core|Mux38~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector135~6_combout\,
	datab => \z80|i_tv80_core|Mux38~2_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector133~3_combout\,
	datad => \z80|i_tv80_core|Mux38~1_combout\,
	combout => \z80|i_tv80_core|Mux38~3_combout\);

-- Location: FF_X63_Y35_N5
\z80|i_tv80_core|BusA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|Mux38~3_combout\,
	ena => \z80|i_tv80_core|BusA[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|BusA\(3));

-- Location: LCCOMB_X63_Y36_N4
\z80|i_tv80_core|Mux40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux40~0_combout\ = (\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & (((\z80|i_tv80_core|BusA[1]~0_combout\) # (\z80|i_tv80_core|ACC\(1))))) # (!\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & (\z80|di_reg\(1) & 
-- (!\z80|i_tv80_core|BusA[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|di_reg\(1),
	datab => \z80|i_tv80_core|i_mcode|Selector136~0_combout\,
	datac => \z80|i_tv80_core|BusA[1]~0_combout\,
	datad => \z80|i_tv80_core|ACC\(1),
	combout => \z80|i_tv80_core|Mux40~0_combout\);

-- Location: LCCOMB_X63_Y36_N6
\z80|i_tv80_core|Mux40~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux40~1_combout\ = (\z80|i_tv80_core|BusA[1]~0_combout\ & ((\z80|i_tv80_core|Mux40~0_combout\ & ((\z80|i_tv80_core|i_reg|Mux14~1_combout\))) # (!\z80|i_tv80_core|Mux40~0_combout\ & (\z80|i_tv80_core|i_reg|Mux6~1_combout\)))) # 
-- (!\z80|i_tv80_core|BusA[1]~0_combout\ & (((\z80|i_tv80_core|Mux40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux6~1_combout\,
	datab => \z80|i_tv80_core|BusA[1]~0_combout\,
	datac => \z80|i_tv80_core|Mux40~0_combout\,
	datad => \z80|i_tv80_core|i_reg|Mux14~1_combout\,
	combout => \z80|i_tv80_core|Mux40~1_combout\);

-- Location: LCCOMB_X63_Y36_N24
\z80|i_tv80_core|Mux40~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux40~2_combout\ = (\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & ((\z80|i_tv80_core|SP\(9)))) # (!\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & (\z80|i_tv80_core|SP\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP\(1),
	datab => \z80|i_tv80_core|SP\(9),
	datac => \z80|i_tv80_core|i_mcode|Selector136~0_combout\,
	combout => \z80|i_tv80_core|Mux40~2_combout\);

-- Location: LCCOMB_X63_Y36_N8
\z80|i_tv80_core|Mux40~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux40~3_combout\ = (\z80|i_tv80_core|i_mcode|Selector133~3_combout\ & (((!\z80|i_tv80_core|i_mcode|Selector135~6_combout\ & \z80|i_tv80_core|Mux40~2_combout\)))) # (!\z80|i_tv80_core|i_mcode|Selector133~3_combout\ & 
-- (\z80|i_tv80_core|Mux40~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Mux40~1_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector133~3_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector135~6_combout\,
	datad => \z80|i_tv80_core|Mux40~2_combout\,
	combout => \z80|i_tv80_core|Mux40~3_combout\);

-- Location: FF_X63_Y36_N9
\z80|i_tv80_core|BusA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|Mux40~3_combout\,
	ena => \z80|i_tv80_core|BusA[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|BusA\(1));

-- Location: LCCOMB_X58_Y38_N12
\z80|i_tv80_core|i_alu|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Add6~0_combout\ = \z80|i_tv80_core|BusA\(1) $ (VCC)
-- \z80|i_tv80_core|i_alu|Add6~1\ = CARRY(\z80|i_tv80_core|BusA\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|BusA\(1),
	datad => VCC,
	combout => \z80|i_tv80_core|i_alu|Add6~0_combout\,
	cout => \z80|i_tv80_core|i_alu|Add6~1\);

-- Location: LCCOMB_X58_Y38_N14
\z80|i_tv80_core|i_alu|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Add6~2_combout\ = (\z80|i_tv80_core|BusA\(2) & (\z80|i_tv80_core|i_alu|Add6~1\ & VCC)) # (!\z80|i_tv80_core|BusA\(2) & (!\z80|i_tv80_core|i_alu|Add6~1\))
-- \z80|i_tv80_core|i_alu|Add6~3\ = CARRY((!\z80|i_tv80_core|BusA\(2) & !\z80|i_tv80_core|i_alu|Add6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|BusA\(2),
	datad => VCC,
	cin => \z80|i_tv80_core|i_alu|Add6~1\,
	combout => \z80|i_tv80_core|i_alu|Add6~2_combout\,
	cout => \z80|i_tv80_core|i_alu|Add6~3\);

-- Location: LCCOMB_X65_Y34_N22
\z80|i_tv80_core|Decoder3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Decoder3~4_combout\ = (\z80|i_tv80_core|Read_To_Reg_r\(0) & (\z80|i_tv80_core|Decoder3~2_combout\ & \z80|i_tv80_core|Read_To_Reg_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Read_To_Reg_r\(0),
	datab => \z80|i_tv80_core|Decoder3~2_combout\,
	datad => \z80|i_tv80_core|Read_To_Reg_r\(1),
	combout => \z80|i_tv80_core|Decoder3~4_combout\);

-- Location: LCCOMB_X60_Y38_N0
\z80|i_tv80_core|i_alu|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Decoder0~3_combout\ = (!\z80|i_tv80_core|IR\(3) & (\z80|i_tv80_core|IR\(4) & !\z80|i_tv80_core|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|IR\(3),
	datac => \z80|i_tv80_core|IR\(4),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_alu|Decoder0~3_combout\);

-- Location: LCCOMB_X60_Y38_N18
\z80|i_tv80_core|i_mcode|I_DJNZ~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|I_DJNZ~4_combout\ = (\z80|i_tv80_core|i_alu|Decoder0~3_combout\ & (!\z80|i_tv80_core|ISet\(0) & \z80|i_tv80_core|i_mcode|I_DJNZ~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|i_alu|Decoder0~3_combout\,
	datac => \z80|i_tv80_core|ISet\(0),
	datad => \z80|i_tv80_core|i_mcode|I_DJNZ~5_combout\,
	combout => \z80|i_tv80_core|i_mcode|I_DJNZ~4_combout\);

-- Location: LCCOMB_X61_Y38_N16
\z80|i_tv80_core|Equal15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Equal15~0_combout\ = (\z80|i_tv80_core|ALU_Op_r\(0) & (!\z80|i_tv80_core|ALU_Op_r\(2) & (\z80|i_tv80_core|ALU_Op_r\(3) & !\z80|i_tv80_core|ALU_Op_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ALU_Op_r\(0),
	datab => \z80|i_tv80_core|ALU_Op_r\(2),
	datac => \z80|i_tv80_core|ALU_Op_r\(3),
	datad => \z80|i_tv80_core|ALU_Op_r\(1),
	combout => \z80|i_tv80_core|Equal15~0_combout\);

-- Location: LCCOMB_X61_Y38_N26
\z80|i_tv80_core|always2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|always2~1_combout\ = (\z80|i_tv80_core|Equal15~0_combout\) # ((\z80|i_tv80_core|Save_ALU_r~q\ & !\z80|i_tv80_core|i_mcode|I_DJNZ~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_ALU_r~q\,
	datab => \z80|i_tv80_core|i_mcode|I_DJNZ~4_combout\,
	datad => \z80|i_tv80_core|Equal15~0_combout\,
	combout => \z80|i_tv80_core|always2~1_combout\);

-- Location: LCCOMB_X62_Y36_N14
\z80|i_tv80_core|F~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|F~17_combout\ = (\z80|i_tv80_core|F\(5)) # ((!\z80|i_tv80_core|always2~0_combout\ & (!\z80|i_tv80_core|Mux1~2_combout\ & \z80|i_tv80_core|i_mcode|I_CPL~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|always2~0_combout\,
	datab => \z80|i_tv80_core|Mux1~2_combout\,
	datac => \z80|i_tv80_core|F\(5),
	datad => \z80|i_tv80_core|i_mcode|I_CPL~0_combout\,
	combout => \z80|i_tv80_core|F~17_combout\);

-- Location: LCCOMB_X62_Y36_N6
\z80|i_tv80_core|i_mcode|I_CCF~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|I_CCF~0_combout\ = (!\z80|i_tv80_core|ISet\(0) & (\z80|i_tv80_core|i_mcode|WideOr41~5_combout\ & \z80|i_tv80_core|i_mcode|Decoder2~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ISet\(0),
	datab => \z80|i_tv80_core|i_mcode|WideOr41~5_combout\,
	datac => \z80|i_tv80_core|i_mcode|Decoder2~7_combout\,
	combout => \z80|i_tv80_core|i_mcode|I_CCF~0_combout\);

-- Location: LCCOMB_X62_Y36_N12
\z80|i_tv80_core|i_mcode|I_SCF~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|I_SCF~0_combout\ = (!\z80|i_tv80_core|ISet\(0) & (\z80|i_tv80_core|i_mcode|WideOr41~5_combout\ & \z80|i_tv80_core|i_mcode|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ISet\(0),
	datac => \z80|i_tv80_core|i_mcode|WideOr41~5_combout\,
	datad => \z80|i_tv80_core|i_mcode|Equal0~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|I_SCF~0_combout\);

-- Location: LCCOMB_X61_Y37_N6
\z80|i_tv80_core|F~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|F~4_combout\ = (\z80|i_tv80_core|BTR_r~0_combout\ & ((\z80|i_tv80_core|i_mcode|I_SCF~0_combout\) # (\z80|i_tv80_core|i_mcode|I_CCF~0_combout\ $ (\z80|i_tv80_core|F\(4))))) # (!\z80|i_tv80_core|BTR_r~0_combout\ & 
-- (((\z80|i_tv80_core|F\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|I_SCF~0_combout\,
	datab => \z80|i_tv80_core|BTR_r~0_combout\,
	datac => \z80|i_tv80_core|i_mcode|I_CCF~0_combout\,
	datad => \z80|i_tv80_core|F\(4),
	combout => \z80|i_tv80_core|F~4_combout\);

-- Location: LCCOMB_X65_Y37_N8
\z80|i_tv80_core|i_mcode|Selector149~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector149~2_combout\ = (\z80|i_tv80_core|IR\(2) & (\z80|i_tv80_core|i_mcode|Decoder2~9_combout\ & (\z80|i_tv80_core|i_mcode|Selector149~3_combout\ & !\z80|i_tv80_core|ISet\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|i_mcode|Decoder2~9_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector149~3_combout\,
	datad => \z80|i_tv80_core|ISet\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector149~2_combout\);

-- Location: FF_X65_Y37_N9
\z80|i_tv80_core|PreserveC_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|i_mcode|Selector149~2_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|PreserveC_r~q\);

-- Location: LCCOMB_X66_Y35_N24
\z80|i_tv80_core|ACC~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ACC~4_combout\ = (\z80|i_tv80_core|Decoder3~6_combout\ & (\z80|i_tv80_core|Save_Mux[7]~42_combout\)) # (!\z80|i_tv80_core|Decoder3~6_combout\ & ((!\z80|i_tv80_core|ACC\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_Mux[7]~42_combout\,
	datac => \z80|i_tv80_core|ACC\(7),
	datad => \z80|i_tv80_core|Decoder3~6_combout\,
	combout => \z80|i_tv80_core|ACC~4_combout\);

-- Location: FF_X66_Y35_N25
\z80|i_tv80_core|ACC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|ACC~4_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|ACC[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|ACC\(7));

-- Location: LCCOMB_X66_Y35_N6
\z80|i_tv80_core|Mux34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux34~0_combout\ = (\z80|i_tv80_core|BusA[1]~0_combout\ & (((\z80|i_tv80_core|i_mcode|Selector136~0_combout\)))) # (!\z80|i_tv80_core|BusA[1]~0_combout\ & ((\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & ((\z80|i_tv80_core|ACC\(7)))) # 
-- (!\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & (\z80|di_reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|di_reg\(7),
	datab => \z80|i_tv80_core|BusA[1]~0_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector136~0_combout\,
	datad => \z80|i_tv80_core|ACC\(7),
	combout => \z80|i_tv80_core|Mux34~0_combout\);

-- Location: LCCOMB_X66_Y35_N8
\z80|i_tv80_core|Mux34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux34~1_combout\ = (\z80|i_tv80_core|BusA[1]~0_combout\ & ((\z80|i_tv80_core|Mux34~0_combout\ & (\z80|i_tv80_core|i_reg|Mux8~1_combout\)) # (!\z80|i_tv80_core|Mux34~0_combout\ & ((\z80|i_tv80_core|i_reg|Mux0~1_combout\))))) # 
-- (!\z80|i_tv80_core|BusA[1]~0_combout\ & (((\z80|i_tv80_core|Mux34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux8~1_combout\,
	datab => \z80|i_tv80_core|i_reg|Mux0~1_combout\,
	datac => \z80|i_tv80_core|BusA[1]~0_combout\,
	datad => \z80|i_tv80_core|Mux34~0_combout\,
	combout => \z80|i_tv80_core|Mux34~1_combout\);

-- Location: LCCOMB_X62_Y35_N14
\z80|i_tv80_core|Mux34~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux34~2_combout\ = (\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & (\z80|i_tv80_core|SP\(15))) # (!\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & ((\z80|i_tv80_core|SP\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|SP\(15),
	datac => \z80|i_tv80_core|SP\(7),
	datad => \z80|i_tv80_core|i_mcode|Selector136~0_combout\,
	combout => \z80|i_tv80_core|Mux34~2_combout\);

-- Location: LCCOMB_X63_Y35_N0
\z80|i_tv80_core|Mux34~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux34~3_combout\ = (\z80|i_tv80_core|i_mcode|Selector133~3_combout\ & (!\z80|i_tv80_core|i_mcode|Selector135~6_combout\ & ((\z80|i_tv80_core|Mux34~2_combout\)))) # (!\z80|i_tv80_core|i_mcode|Selector133~3_combout\ & 
-- (((\z80|i_tv80_core|Mux34~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector135~6_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector133~3_combout\,
	datac => \z80|i_tv80_core|Mux34~1_combout\,
	datad => \z80|i_tv80_core|Mux34~2_combout\,
	combout => \z80|i_tv80_core|Mux34~3_combout\);

-- Location: FF_X63_Y35_N1
\z80|i_tv80_core|BusA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|Mux34~3_combout\,
	ena => \z80|i_tv80_core|BusA[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|BusA\(7));

-- Location: LCCOMB_X59_Y37_N8
\z80|i_tv80_core|i_alu|AddSub1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|AddSub1~0_combout\ = \z80|i_tv80_core|BusB\(7) $ (\z80|i_tv80_core|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusB\(7),
	datad => \z80|i_tv80_core|ALU_Op_r\(1),
	combout => \z80|i_tv80_core|i_alu|AddSub1~0_combout\);

-- Location: LCCOMB_X66_Y35_N12
\z80|i_tv80_core|ACC~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ACC~8_combout\ = (\z80|i_tv80_core|Decoder3~6_combout\ & (\z80|i_tv80_core|Save_Mux[6]~36_combout\)) # (!\z80|i_tv80_core|Decoder3~6_combout\ & ((!\z80|i_tv80_core|ACC\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_Mux[6]~36_combout\,
	datac => \z80|i_tv80_core|ACC\(6),
	datad => \z80|i_tv80_core|Decoder3~6_combout\,
	combout => \z80|i_tv80_core|ACC~8_combout\);

-- Location: FF_X66_Y35_N13
\z80|i_tv80_core|ACC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|ACC~8_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|ACC[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|ACC\(6));

-- Location: LCCOMB_X66_Y33_N28
\z80|i_tv80_core|Mux27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux27~2_combout\ = (\z80|i_tv80_core|RegAddrB_r\(1) & (\z80|i_tv80_core|RegAddrB_r\(0))) # (!\z80|i_tv80_core|RegAddrB_r\(1) & ((\z80|i_tv80_core|RegAddrB_r\(0) & ((\z80|i_tv80_core|i_reg|RegsH[1][6]~q\))) # 
-- (!\z80|i_tv80_core|RegAddrB_r\(0) & (\z80|i_tv80_core|i_reg|RegsH[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrB_r\(1),
	datab => \z80|i_tv80_core|RegAddrB_r\(0),
	datac => \z80|i_tv80_core|i_reg|RegsH[0][6]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[1][6]~q\,
	combout => \z80|i_tv80_core|Mux27~2_combout\);

-- Location: LCCOMB_X66_Y33_N30
\z80|i_tv80_core|Mux27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux27~3_combout\ = (\z80|i_tv80_core|RegAddrB_r\(1) & ((\z80|i_tv80_core|Mux27~2_combout\ & ((\z80|i_tv80_core|i_reg|RegsH[3][6]~q\))) # (!\z80|i_tv80_core|Mux27~2_combout\ & (\z80|i_tv80_core|i_reg|RegsH[2][6]~q\)))) # 
-- (!\z80|i_tv80_core|RegAddrB_r\(1) & (\z80|i_tv80_core|Mux27~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrB_r\(1),
	datab => \z80|i_tv80_core|Mux27~2_combout\,
	datac => \z80|i_tv80_core|i_reg|RegsH[2][6]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[3][6]~q\,
	combout => \z80|i_tv80_core|Mux27~3_combout\);

-- Location: LCCOMB_X66_Y35_N0
\z80|i_tv80_core|Mux27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux27~4_combout\ = (\z80|i_tv80_core|BusB[1]~3_combout\ & ((\z80|i_tv80_core|Mux27~3_combout\) # ((\z80|i_tv80_core|i_mcode|Selector128~5_combout\)))) # (!\z80|i_tv80_core|BusB[1]~3_combout\ & (((\z80|di_reg\(6) & 
-- !\z80|i_tv80_core|i_mcode|Selector128~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Mux27~3_combout\,
	datab => \z80|di_reg\(6),
	datac => \z80|i_tv80_core|BusB[1]~3_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector128~5_combout\,
	combout => \z80|i_tv80_core|Mux27~4_combout\);

-- Location: LCCOMB_X65_Y32_N24
\z80|i_tv80_core|Mux27~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux27~5_combout\ = (\z80|i_tv80_core|RegAddrB_r\(1) & ((\z80|i_tv80_core|i_reg|RegsL[2][6]~q\) # ((\z80|i_tv80_core|RegAddrB_r\(0))))) # (!\z80|i_tv80_core|RegAddrB_r\(1) & (((\z80|i_tv80_core|i_reg|RegsL[0][6]~q\ & 
-- !\z80|i_tv80_core|RegAddrB_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[2][6]~q\,
	datab => \z80|i_tv80_core|RegAddrB_r\(1),
	datac => \z80|i_tv80_core|i_reg|RegsL[0][6]~q\,
	datad => \z80|i_tv80_core|RegAddrB_r\(0),
	combout => \z80|i_tv80_core|Mux27~5_combout\);

-- Location: LCCOMB_X66_Y32_N6
\z80|i_tv80_core|Mux27~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux27~6_combout\ = (\z80|i_tv80_core|RegAddrB_r\(0) & ((\z80|i_tv80_core|Mux27~5_combout\ & ((\z80|i_tv80_core|i_reg|RegsL[3][6]~q\))) # (!\z80|i_tv80_core|Mux27~5_combout\ & (\z80|i_tv80_core|i_reg|RegsL[1][6]~q\)))) # 
-- (!\z80|i_tv80_core|RegAddrB_r\(0) & (\z80|i_tv80_core|Mux27~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrB_r\(0),
	datab => \z80|i_tv80_core|Mux27~5_combout\,
	datac => \z80|i_tv80_core|i_reg|RegsL[1][6]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsL[3][6]~q\,
	combout => \z80|i_tv80_core|Mux27~6_combout\);

-- Location: LCCOMB_X66_Y35_N26
\z80|i_tv80_core|Mux27~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux27~7_combout\ = (\z80|i_tv80_core|Mux27~4_combout\ & (((\z80|i_tv80_core|Mux27~6_combout\) # (!\z80|i_tv80_core|i_mcode|Selector128~5_combout\)))) # (!\z80|i_tv80_core|Mux27~4_combout\ & (\z80|i_tv80_core|ACC\(6) & 
-- ((\z80|i_tv80_core|i_mcode|Selector128~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ACC\(6),
	datab => \z80|i_tv80_core|Mux27~4_combout\,
	datac => \z80|i_tv80_core|Mux27~6_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector128~5_combout\,
	combout => \z80|i_tv80_core|Mux27~7_combout\);

-- Location: LCCOMB_X62_Y33_N4
\z80|i_tv80_core|PC16_B[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC16_B[6]~1_combout\ = (\z80|di_reg\(6) & (!\z80|i_tv80_core|ISet\(0) & \z80|i_tv80_core|i_mcode|Selector57~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|di_reg\(6),
	datac => \z80|i_tv80_core|ISet\(0),
	datad => \z80|i_tv80_core|i_mcode|Selector57~2_combout\,
	combout => \z80|i_tv80_core|PC16_B[6]~1_combout\);

-- Location: LCCOMB_X62_Y33_N6
\z80|i_tv80_core|PC16_B[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC16_B[5]~2_combout\ = (\z80|di_reg\(5) & (!\z80|i_tv80_core|ISet\(0) & \z80|i_tv80_core|i_mcode|Selector57~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|di_reg\(5),
	datac => \z80|i_tv80_core|ISet\(0),
	datad => \z80|i_tv80_core|i_mcode|Selector57~2_combout\,
	combout => \z80|i_tv80_core|PC16_B[5]~2_combout\);

-- Location: LCCOMB_X62_Y33_N0
\z80|i_tv80_core|PC16_B[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC16_B[4]~3_combout\ = (\z80|di_reg\(4) & (!\z80|i_tv80_core|ISet\(0) & \z80|i_tv80_core|i_mcode|Selector57~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|di_reg\(4),
	datac => \z80|i_tv80_core|ISet\(0),
	datad => \z80|i_tv80_core|i_mcode|Selector57~2_combout\,
	combout => \z80|i_tv80_core|PC16_B[4]~3_combout\);

-- Location: LCCOMB_X62_Y33_N10
\z80|i_tv80_core|PC16_B[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC16_B[3]~4_combout\ = (!\z80|i_tv80_core|ISet\(0) & (\z80|di_reg\(3) & \z80|i_tv80_core|i_mcode|Selector57~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|ISet\(0),
	datac => \z80|di_reg\(3),
	datad => \z80|i_tv80_core|i_mcode|Selector57~2_combout\,
	combout => \z80|i_tv80_core|PC16_B[3]~4_combout\);

-- Location: LCCOMB_X62_Y33_N20
\z80|i_tv80_core|PC16_B[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC16_B[2]~5_combout\ = (\z80|di_reg\(2) & (!\z80|i_tv80_core|ISet\(0) & \z80|i_tv80_core|i_mcode|Selector57~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|di_reg\(2),
	datac => \z80|i_tv80_core|ISet\(0),
	datad => \z80|i_tv80_core|i_mcode|Selector57~2_combout\,
	combout => \z80|i_tv80_core|PC16_B[2]~5_combout\);

-- Location: LCCOMB_X62_Y32_N26
\z80|i_tv80_core|PC~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~35_combout\ = (\z80|i_tv80_core|i_mcode|JumpXY~0_combout\ & ((\z80|i_tv80_core|i_mcode|Selector50~2_combout\ & ((\z80|i_tv80_core|TmpAddr\(2)))) # (!\z80|i_tv80_core|i_mcode|Selector50~2_combout\ & 
-- (\z80|i_tv80_core|i_reg|Mux45~1_combout\)))) # (!\z80|i_tv80_core|i_mcode|JumpXY~0_combout\ & (((\z80|i_tv80_core|TmpAddr\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|JumpXY~0_combout\,
	datab => \z80|i_tv80_core|i_reg|Mux45~1_combout\,
	datac => \z80|i_tv80_core|TmpAddr\(2),
	datad => \z80|i_tv80_core|i_mcode|Selector50~2_combout\,
	combout => \z80|i_tv80_core|PC~35_combout\);

-- Location: LCCOMB_X61_Y33_N4
\z80|i_tv80_core|PC16[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC16[2]~4_combout\ = ((\z80|i_tv80_core|PC16_B[2]~5_combout\ $ (\z80|i_tv80_core|PC\(2) $ (!\z80|i_tv80_core|PC16[1]~3\)))) # (GND)
-- \z80|i_tv80_core|PC16[2]~5\ = CARRY((\z80|i_tv80_core|PC16_B[2]~5_combout\ & ((\z80|i_tv80_core|PC\(2)) # (!\z80|i_tv80_core|PC16[1]~3\))) # (!\z80|i_tv80_core|PC16_B[2]~5_combout\ & (\z80|i_tv80_core|PC\(2) & !\z80|i_tv80_core|PC16[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|PC16_B[2]~5_combout\,
	datab => \z80|i_tv80_core|PC\(2),
	datad => VCC,
	cin => \z80|i_tv80_core|PC16[1]~3\,
	combout => \z80|i_tv80_core|PC16[2]~4_combout\,
	cout => \z80|i_tv80_core|PC16[2]~5\);

-- Location: LCCOMB_X62_Y32_N16
\z80|i_tv80_core|PC~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~36_combout\ = (\z80|i_tv80_core|PC~22_combout\ & (\z80|i_tv80_core|PC~35_combout\)) # (!\z80|i_tv80_core|PC~22_combout\ & ((\z80|i_tv80_core|PC16[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|PC~35_combout\,
	datab => \z80|i_tv80_core|PC~22_combout\,
	datac => \z80|i_tv80_core|PC16[2]~4_combout\,
	combout => \z80|i_tv80_core|PC~36_combout\);

-- Location: FF_X62_Y32_N17
\z80|i_tv80_core|PC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|PC~36_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|PC[1]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|PC\(2));

-- Location: LCCOMB_X61_Y33_N6
\z80|i_tv80_core|PC16[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC16[3]~6_combout\ = (\z80|i_tv80_core|PC\(3) & ((\z80|i_tv80_core|PC16_B[3]~4_combout\ & (\z80|i_tv80_core|PC16[2]~5\ & VCC)) # (!\z80|i_tv80_core|PC16_B[3]~4_combout\ & (!\z80|i_tv80_core|PC16[2]~5\)))) # (!\z80|i_tv80_core|PC\(3) & 
-- ((\z80|i_tv80_core|PC16_B[3]~4_combout\ & (!\z80|i_tv80_core|PC16[2]~5\)) # (!\z80|i_tv80_core|PC16_B[3]~4_combout\ & ((\z80|i_tv80_core|PC16[2]~5\) # (GND)))))
-- \z80|i_tv80_core|PC16[3]~7\ = CARRY((\z80|i_tv80_core|PC\(3) & (!\z80|i_tv80_core|PC16_B[3]~4_combout\ & !\z80|i_tv80_core|PC16[2]~5\)) # (!\z80|i_tv80_core|PC\(3) & ((!\z80|i_tv80_core|PC16[2]~5\) # (!\z80|i_tv80_core|PC16_B[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|PC\(3),
	datab => \z80|i_tv80_core|PC16_B[3]~4_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|PC16[2]~5\,
	combout => \z80|i_tv80_core|PC16[3]~6_combout\,
	cout => \z80|i_tv80_core|PC16[3]~7\);

-- Location: LCCOMB_X61_Y33_N8
\z80|i_tv80_core|PC16[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC16[4]~8_combout\ = ((\z80|i_tv80_core|PC\(4) $ (\z80|i_tv80_core|PC16_B[4]~3_combout\ $ (!\z80|i_tv80_core|PC16[3]~7\)))) # (GND)
-- \z80|i_tv80_core|PC16[4]~9\ = CARRY((\z80|i_tv80_core|PC\(4) & ((\z80|i_tv80_core|PC16_B[4]~3_combout\) # (!\z80|i_tv80_core|PC16[3]~7\))) # (!\z80|i_tv80_core|PC\(4) & (\z80|i_tv80_core|PC16_B[4]~3_combout\ & !\z80|i_tv80_core|PC16[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|PC\(4),
	datab => \z80|i_tv80_core|PC16_B[4]~3_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|PC16[3]~7\,
	combout => \z80|i_tv80_core|PC16[4]~8_combout\,
	cout => \z80|i_tv80_core|PC16[4]~9\);

-- Location: LCCOMB_X65_Y32_N4
\z80|i_tv80_core|i_reg|Mux43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux43~0_combout\ = (\z80|i_tv80_core|RegAddrC\(1) & (((\z80|i_tv80_core|RegAddrC\(0))))) # (!\z80|i_tv80_core|RegAddrC\(1) & ((\z80|i_tv80_core|RegAddrC\(0) & (\z80|i_tv80_core|i_reg|RegsL[1][4]~q\)) # 
-- (!\z80|i_tv80_core|RegAddrC\(0) & ((\z80|i_tv80_core|i_reg|RegsL[0][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrC\(1),
	datab => \z80|i_tv80_core|i_reg|RegsL[1][4]~q\,
	datac => \z80|i_tv80_core|RegAddrC\(0),
	datad => \z80|i_tv80_core|i_reg|RegsL[0][4]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux43~0_combout\);

-- Location: LCCOMB_X65_Y32_N22
\z80|i_tv80_core|i_reg|Mux43~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux43~1_combout\ = (\z80|i_tv80_core|RegAddrC\(1) & ((\z80|i_tv80_core|i_reg|Mux43~0_combout\ & ((\z80|i_tv80_core|i_reg|RegsL[3][4]~q\))) # (!\z80|i_tv80_core|i_reg|Mux43~0_combout\ & (\z80|i_tv80_core|i_reg|RegsL[2][4]~q\)))) # 
-- (!\z80|i_tv80_core|RegAddrC\(1) & (((\z80|i_tv80_core|i_reg|Mux43~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrC\(1),
	datab => \z80|i_tv80_core|i_reg|RegsL[2][4]~q\,
	datac => \z80|i_tv80_core|i_reg|Mux43~0_combout\,
	datad => \z80|i_tv80_core|i_reg|RegsL[3][4]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux43~1_combout\);

-- Location: LCCOMB_X63_Y38_N22
\z80|i_tv80_core|SP~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~21_combout\ = (!\z80|i_tv80_core|Decoder3~5_combout\ & ((\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & ((\z80|i_tv80_core|i_reg|Mux43~1_combout\))) # (!\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & 
-- (\z80|i_tv80_core|SP16[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP16[4]~8_combout\,
	datab => \z80|i_tv80_core|Decoder3~5_combout\,
	datac => \z80|i_tv80_core|i_reg|Mux43~1_combout\,
	datad => \z80|i_tv80_core|i_mcode|LDSPHL~0_combout\,
	combout => \z80|i_tv80_core|SP~21_combout\);

-- Location: LCCOMB_X63_Y38_N18
\z80|i_tv80_core|SP~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~22_combout\ = (\z80|i_tv80_core|SP~21_combout\) # ((\z80|i_tv80_core|Decoder3~5_combout\ & \z80|i_tv80_core|Save_Mux[4]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP~21_combout\,
	datab => \z80|i_tv80_core|Decoder3~5_combout\,
	datad => \z80|i_tv80_core|Save_Mux[4]~26_combout\,
	combout => \z80|i_tv80_core|SP~22_combout\);

-- Location: FF_X63_Y38_N19
\z80|i_tv80_core|SP[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|SP~22_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|SP[2]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|SP\(4));

-- Location: LCCOMB_X60_Y31_N28
\z80|i_tv80_core|SP16_A[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16_A[4]~10_combout\ = (\z80|i_tv80_core|tstate\(3) & ((\z80|i_tv80_core|i_reg|Mux43~1_combout\))) # (!\z80|i_tv80_core|tstate\(3) & (\z80|i_tv80_core|SP\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|tstate\(3),
	datac => \z80|i_tv80_core|SP\(4),
	datad => \z80|i_tv80_core|i_reg|Mux43~1_combout\,
	combout => \z80|i_tv80_core|SP16_A[4]~10_combout\);

-- Location: LCCOMB_X59_Y34_N6
\z80|i_tv80_core|SP16_B[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16_B[4]~3_combout\ = (\z80|i_tv80_core|tstate\(3) & ((\z80|di_reg\(4)))) # (!\z80|i_tv80_core|tstate\(3) & (\z80|i_tv80_core|i_mcode|Selector118~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector118~3_combout\,
	datab => \z80|i_tv80_core|tstate\(3),
	datac => \z80|di_reg\(4),
	combout => \z80|i_tv80_core|SP16_B[4]~3_combout\);

-- Location: LCCOMB_X60_Y34_N6
\z80|i_tv80_core|SP16[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16[3]~6_combout\ = (\z80|i_tv80_core|SP16_B[3]~4_combout\ & ((\z80|i_tv80_core|SP16_A[3]~11_combout\ & (\z80|i_tv80_core|SP16[2]~5\ & VCC)) # (!\z80|i_tv80_core|SP16_A[3]~11_combout\ & (!\z80|i_tv80_core|SP16[2]~5\)))) # 
-- (!\z80|i_tv80_core|SP16_B[3]~4_combout\ & ((\z80|i_tv80_core|SP16_A[3]~11_combout\ & (!\z80|i_tv80_core|SP16[2]~5\)) # (!\z80|i_tv80_core|SP16_A[3]~11_combout\ & ((\z80|i_tv80_core|SP16[2]~5\) # (GND)))))
-- \z80|i_tv80_core|SP16[3]~7\ = CARRY((\z80|i_tv80_core|SP16_B[3]~4_combout\ & (!\z80|i_tv80_core|SP16_A[3]~11_combout\ & !\z80|i_tv80_core|SP16[2]~5\)) # (!\z80|i_tv80_core|SP16_B[3]~4_combout\ & ((!\z80|i_tv80_core|SP16[2]~5\) # 
-- (!\z80|i_tv80_core|SP16_A[3]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP16_B[3]~4_combout\,
	datab => \z80|i_tv80_core|SP16_A[3]~11_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|SP16[2]~5\,
	combout => \z80|i_tv80_core|SP16[3]~6_combout\,
	cout => \z80|i_tv80_core|SP16[3]~7\);

-- Location: LCCOMB_X60_Y34_N8
\z80|i_tv80_core|SP16[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16[4]~8_combout\ = ((\z80|i_tv80_core|SP16_A[4]~10_combout\ $ (\z80|i_tv80_core|SP16_B[4]~3_combout\ $ (!\z80|i_tv80_core|SP16[3]~7\)))) # (GND)
-- \z80|i_tv80_core|SP16[4]~9\ = CARRY((\z80|i_tv80_core|SP16_A[4]~10_combout\ & ((\z80|i_tv80_core|SP16_B[4]~3_combout\) # (!\z80|i_tv80_core|SP16[3]~7\))) # (!\z80|i_tv80_core|SP16_A[4]~10_combout\ & (\z80|i_tv80_core|SP16_B[4]~3_combout\ & 
-- !\z80|i_tv80_core|SP16[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP16_A[4]~10_combout\,
	datab => \z80|i_tv80_core|SP16_B[4]~3_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|SP16[3]~7\,
	combout => \z80|i_tv80_core|SP16[4]~8_combout\,
	cout => \z80|i_tv80_core|SP16[4]~9\);

-- Location: LCCOMB_X63_Y38_N8
\z80|i_tv80_core|TmpAddr~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr~27_combout\ = (\z80|i_tv80_core|tstate\(3) & ((\z80|i_tv80_core|mcycle\(5) & (\z80|i_tv80_core|SP16[4]~8_combout\)) # (!\z80|i_tv80_core|mcycle\(5) & ((\z80|i_tv80_core|IR\(4)))))) # (!\z80|i_tv80_core|tstate\(3) & 
-- (((\z80|i_tv80_core|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP16[4]~8_combout\,
	datab => \z80|i_tv80_core|tstate\(3),
	datac => \z80|i_tv80_core|IR\(4),
	datad => \z80|i_tv80_core|mcycle\(5),
	combout => \z80|i_tv80_core|TmpAddr~27_combout\);

-- Location: LCCOMB_X62_Y33_N26
\z80|i_tv80_core|TmpAddr~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr~28_combout\ = (\z80|i_tv80_core|TmpAddr~20_combout\ & ((\z80|di_reg\(4)))) # (!\z80|i_tv80_core|TmpAddr~20_combout\ & (\z80|i_tv80_core|TmpAddr~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr~20_combout\,
	datab => \z80|i_tv80_core|TmpAddr~27_combout\,
	datad => \z80|di_reg\(4),
	combout => \z80|i_tv80_core|TmpAddr~28_combout\);

-- Location: FF_X62_Y33_N27
\z80|i_tv80_core|TmpAddr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|TmpAddr~28_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|TmpAddr[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|TmpAddr\(4));

-- Location: LCCOMB_X61_Y32_N14
\z80|i_tv80_core|PC~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~39_combout\ = (\z80|i_tv80_core|i_mcode|JumpXY~0_combout\ & ((\z80|i_tv80_core|i_mcode|Selector50~2_combout\ & ((\z80|i_tv80_core|TmpAddr\(4)))) # (!\z80|i_tv80_core|i_mcode|Selector50~2_combout\ & 
-- (\z80|i_tv80_core|i_reg|Mux43~1_combout\)))) # (!\z80|i_tv80_core|i_mcode|JumpXY~0_combout\ & (((\z80|i_tv80_core|TmpAddr\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|JumpXY~0_combout\,
	datab => \z80|i_tv80_core|i_reg|Mux43~1_combout\,
	datac => \z80|i_tv80_core|TmpAddr\(4),
	datad => \z80|i_tv80_core|i_mcode|Selector50~2_combout\,
	combout => \z80|i_tv80_core|PC~39_combout\);

-- Location: LCCOMB_X62_Y32_N4
\z80|i_tv80_core|PC~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~40_combout\ = (\z80|i_tv80_core|PC~22_combout\ & ((\z80|i_tv80_core|PC~39_combout\))) # (!\z80|i_tv80_core|PC~22_combout\ & (\z80|i_tv80_core|PC16[4]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|PC~22_combout\,
	datac => \z80|i_tv80_core|PC16[4]~8_combout\,
	datad => \z80|i_tv80_core|PC~39_combout\,
	combout => \z80|i_tv80_core|PC~40_combout\);

-- Location: FF_X62_Y32_N5
\z80|i_tv80_core|PC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|PC~40_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|PC[1]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|PC\(4));

-- Location: LCCOMB_X61_Y33_N10
\z80|i_tv80_core|PC16[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC16[5]~10_combout\ = (\z80|i_tv80_core|PC16_B[5]~2_combout\ & ((\z80|i_tv80_core|PC\(5) & (\z80|i_tv80_core|PC16[4]~9\ & VCC)) # (!\z80|i_tv80_core|PC\(5) & (!\z80|i_tv80_core|PC16[4]~9\)))) # (!\z80|i_tv80_core|PC16_B[5]~2_combout\ & 
-- ((\z80|i_tv80_core|PC\(5) & (!\z80|i_tv80_core|PC16[4]~9\)) # (!\z80|i_tv80_core|PC\(5) & ((\z80|i_tv80_core|PC16[4]~9\) # (GND)))))
-- \z80|i_tv80_core|PC16[5]~11\ = CARRY((\z80|i_tv80_core|PC16_B[5]~2_combout\ & (!\z80|i_tv80_core|PC\(5) & !\z80|i_tv80_core|PC16[4]~9\)) # (!\z80|i_tv80_core|PC16_B[5]~2_combout\ & ((!\z80|i_tv80_core|PC16[4]~9\) # (!\z80|i_tv80_core|PC\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|PC16_B[5]~2_combout\,
	datab => \z80|i_tv80_core|PC\(5),
	datad => VCC,
	cin => \z80|i_tv80_core|PC16[4]~9\,
	combout => \z80|i_tv80_core|PC16[5]~10_combout\,
	cout => \z80|i_tv80_core|PC16[5]~11\);

-- Location: LCCOMB_X63_Y38_N30
\z80|i_tv80_core|TmpAddr~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr~25_combout\ = (\z80|i_tv80_core|tstate\(3) & ((\z80|i_tv80_core|mcycle\(5) & ((\z80|i_tv80_core|SP16[5]~10_combout\))) # (!\z80|i_tv80_core|mcycle\(5) & (\z80|i_tv80_core|IR\(5))))) # (!\z80|i_tv80_core|tstate\(3) & 
-- (\z80|i_tv80_core|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(5),
	datab => \z80|i_tv80_core|tstate\(3),
	datac => \z80|i_tv80_core|mcycle\(5),
	datad => \z80|i_tv80_core|SP16[5]~10_combout\,
	combout => \z80|i_tv80_core|TmpAddr~25_combout\);

-- Location: LCCOMB_X62_Y33_N8
\z80|i_tv80_core|TmpAddr~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr~26_combout\ = (\z80|i_tv80_core|TmpAddr~20_combout\ & ((\z80|di_reg\(5)))) # (!\z80|i_tv80_core|TmpAddr~20_combout\ & (\z80|i_tv80_core|TmpAddr~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr~25_combout\,
	datab => \z80|di_reg\(5),
	datad => \z80|i_tv80_core|TmpAddr~20_combout\,
	combout => \z80|i_tv80_core|TmpAddr~26_combout\);

-- Location: FF_X62_Y33_N9
\z80|i_tv80_core|TmpAddr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|TmpAddr~26_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|TmpAddr[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|TmpAddr\(5));

-- Location: LCCOMB_X60_Y33_N12
\z80|i_tv80_core|PC~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~41_combout\ = (\z80|i_tv80_core|i_mcode|Selector50~2_combout\ & (((\z80|i_tv80_core|TmpAddr\(5))))) # (!\z80|i_tv80_core|i_mcode|Selector50~2_combout\ & ((\z80|i_tv80_core|i_mcode|JumpXY~0_combout\ & 
-- (\z80|i_tv80_core|i_reg|Mux42~1_combout\)) # (!\z80|i_tv80_core|i_mcode|JumpXY~0_combout\ & ((\z80|i_tv80_core|TmpAddr\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux42~1_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector50~2_combout\,
	datac => \z80|i_tv80_core|TmpAddr\(5),
	datad => \z80|i_tv80_core|i_mcode|JumpXY~0_combout\,
	combout => \z80|i_tv80_core|PC~41_combout\);

-- Location: LCCOMB_X60_Y33_N4
\z80|i_tv80_core|PC~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~42_combout\ = (\z80|i_tv80_core|PC~22_combout\ & ((\z80|i_tv80_core|PC~41_combout\))) # (!\z80|i_tv80_core|PC~22_combout\ & (\z80|i_tv80_core|PC16[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|PC~22_combout\,
	datac => \z80|i_tv80_core|PC16[5]~10_combout\,
	datad => \z80|i_tv80_core|PC~41_combout\,
	combout => \z80|i_tv80_core|PC~42_combout\);

-- Location: FF_X60_Y33_N5
\z80|i_tv80_core|PC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|PC~42_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|PC[1]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|PC\(5));

-- Location: LCCOMB_X61_Y33_N12
\z80|i_tv80_core|PC16[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC16[6]~12_combout\ = ((\z80|i_tv80_core|PC16_B[6]~1_combout\ $ (\z80|i_tv80_core|PC\(6) $ (!\z80|i_tv80_core|PC16[5]~11\)))) # (GND)
-- \z80|i_tv80_core|PC16[6]~13\ = CARRY((\z80|i_tv80_core|PC16_B[6]~1_combout\ & ((\z80|i_tv80_core|PC\(6)) # (!\z80|i_tv80_core|PC16[5]~11\))) # (!\z80|i_tv80_core|PC16_B[6]~1_combout\ & (\z80|i_tv80_core|PC\(6) & !\z80|i_tv80_core|PC16[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|PC16_B[6]~1_combout\,
	datab => \z80|i_tv80_core|PC\(6),
	datad => VCC,
	cin => \z80|i_tv80_core|PC16[5]~11\,
	combout => \z80|i_tv80_core|PC16[6]~12_combout\,
	cout => \z80|i_tv80_core|PC16[6]~13\);

-- Location: LCCOMB_X60_Y33_N6
\z80|i_tv80_core|PC~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~43_combout\ = (\z80|i_tv80_core|i_mcode|JumpXY~0_combout\ & ((\z80|i_tv80_core|i_mcode|Selector50~2_combout\ & (\z80|i_tv80_core|TmpAddr\(6))) # (!\z80|i_tv80_core|i_mcode|Selector50~2_combout\ & 
-- ((\z80|i_tv80_core|i_reg|Mux41~1_combout\))))) # (!\z80|i_tv80_core|i_mcode|JumpXY~0_combout\ & (\z80|i_tv80_core|TmpAddr\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr\(6),
	datab => \z80|i_tv80_core|i_mcode|JumpXY~0_combout\,
	datac => \z80|i_tv80_core|i_reg|Mux41~1_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector50~2_combout\,
	combout => \z80|i_tv80_core|PC~43_combout\);

-- Location: LCCOMB_X60_Y33_N22
\z80|i_tv80_core|PC~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~44_combout\ = (\z80|i_tv80_core|PC~22_combout\ & ((\z80|i_tv80_core|PC~43_combout\))) # (!\z80|i_tv80_core|PC~22_combout\ & (\z80|i_tv80_core|PC16[6]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|PC~22_combout\,
	datac => \z80|i_tv80_core|PC16[6]~12_combout\,
	datad => \z80|i_tv80_core|PC~43_combout\,
	combout => \z80|i_tv80_core|PC~44_combout\);

-- Location: FF_X60_Y33_N23
\z80|i_tv80_core|PC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|PC~44_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|PC[1]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|PC\(6));

-- Location: LCCOMB_X61_Y37_N2
\z80|i_tv80_core|i_alu|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux1~0_combout\ = (\z80|i_tv80_core|ALU_Op_r\(2) & !\z80|i_tv80_core|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \z80|i_tv80_core|ALU_Op_r\(2),
	datad => \z80|i_tv80_core|ALU_Op_r\(1),
	combout => \z80|i_tv80_core|i_alu|Mux1~0_combout\);

-- Location: LCCOMB_X61_Y37_N28
\z80|i_tv80_core|i_alu|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux1~1_combout\ = (\z80|i_tv80_core|ALU_Op_r\(0)) # (!\z80|i_tv80_core|ALU_Op_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ALU_Op_r\(2),
	datac => \z80|i_tv80_core|ALU_Op_r\(0),
	combout => \z80|i_tv80_core|i_alu|Mux1~1_combout\);

-- Location: LCCOMB_X59_Y37_N12
\z80|i_tv80_core|i_alu|AddSub3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|AddSub3~1_combout\ = \z80|i_tv80_core|BusB\(5) $ (\z80|i_tv80_core|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \z80|i_tv80_core|BusB\(5),
	datad => \z80|i_tv80_core|ALU_Op_r\(1),
	combout => \z80|i_tv80_core|i_alu|AddSub3~1_combout\);

-- Location: LCCOMB_X59_Y37_N2
\z80|i_tv80_core|i_alu|AddSub3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|AddSub3~0_combout\ = \z80|i_tv80_core|BusB\(4) $ (\z80|i_tv80_core|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \z80|i_tv80_core|BusB\(4),
	datad => \z80|i_tv80_core|ALU_Op_r\(1),
	combout => \z80|i_tv80_core|i_alu|AddSub3~0_combout\);

-- Location: LCCOMB_X63_Y36_N22
\z80|i_tv80_core|Mux37~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux37~2_combout\ = (\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & (\z80|i_tv80_core|SP\(12))) # (!\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & ((\z80|i_tv80_core|SP\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP\(12),
	datab => \z80|i_tv80_core|SP\(4),
	datac => \z80|i_tv80_core|i_mcode|Selector136~0_combout\,
	combout => \z80|i_tv80_core|Mux37~2_combout\);

-- Location: LCCOMB_X63_Y36_N10
\z80|i_tv80_core|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux37~0_combout\ = (\z80|i_tv80_core|BusA[1]~0_combout\ & (((\z80|i_tv80_core|i_mcode|Selector136~0_combout\)))) # (!\z80|i_tv80_core|BusA[1]~0_combout\ & ((\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & ((\z80|i_tv80_core|ACC\(4)))) # 
-- (!\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & (\z80|di_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|di_reg\(4),
	datab => \z80|i_tv80_core|BusA[1]~0_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector136~0_combout\,
	datad => \z80|i_tv80_core|ACC\(4),
	combout => \z80|i_tv80_core|Mux37~0_combout\);

-- Location: LCCOMB_X63_Y36_N12
\z80|i_tv80_core|Mux37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux37~1_combout\ = (\z80|i_tv80_core|BusA[1]~0_combout\ & ((\z80|i_tv80_core|Mux37~0_combout\ & ((\z80|i_tv80_core|i_reg|Mux11~1_combout\))) # (!\z80|i_tv80_core|Mux37~0_combout\ & (\z80|i_tv80_core|i_reg|Mux3~1_combout\)))) # 
-- (!\z80|i_tv80_core|BusA[1]~0_combout\ & (((\z80|i_tv80_core|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux3~1_combout\,
	datab => \z80|i_tv80_core|i_reg|Mux11~1_combout\,
	datac => \z80|i_tv80_core|BusA[1]~0_combout\,
	datad => \z80|i_tv80_core|Mux37~0_combout\,
	combout => \z80|i_tv80_core|Mux37~1_combout\);

-- Location: LCCOMB_X63_Y36_N2
\z80|i_tv80_core|Mux37~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux37~3_combout\ = (\z80|i_tv80_core|i_mcode|Selector133~3_combout\ & (\z80|i_tv80_core|Mux37~2_combout\ & (!\z80|i_tv80_core|i_mcode|Selector135~6_combout\))) # (!\z80|i_tv80_core|i_mcode|Selector133~3_combout\ & 
-- (((\z80|i_tv80_core|Mux37~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Mux37~2_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector133~3_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector135~6_combout\,
	datad => \z80|i_tv80_core|Mux37~1_combout\,
	combout => \z80|i_tv80_core|Mux37~3_combout\);

-- Location: FF_X63_Y36_N3
\z80|i_tv80_core|BusA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|Mux37~3_combout\,
	ena => \z80|i_tv80_core|BusA[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|BusA\(4));

-- Location: LCCOMB_X59_Y37_N24
\z80|i_tv80_core|i_alu|AddSub4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|AddSub4~3_combout\ = \z80|i_tv80_core|BusB\(3) $ (\z80|i_tv80_core|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \z80|i_tv80_core|BusB\(3),
	datad => \z80|i_tv80_core|ALU_Op_r\(1),
	combout => \z80|i_tv80_core|i_alu|AddSub4~3_combout\);

-- Location: LCCOMB_X60_Y36_N4
\z80|i_tv80_core|i_alu|AddSub4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|AddSub4~2_combout\ = \z80|i_tv80_core|BusB\(2) $ (\z80|i_tv80_core|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|BusB\(2),
	datad => \z80|i_tv80_core|ALU_Op_r\(1),
	combout => \z80|i_tv80_core|i_alu|AddSub4~2_combout\);

-- Location: LCCOMB_X60_Y36_N26
\z80|i_tv80_core|i_alu|AddSub4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|AddSub4~1_combout\ = \z80|i_tv80_core|BusB\(1) $ (\z80|i_tv80_core|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \z80|i_tv80_core|BusB\(1),
	datad => \z80|i_tv80_core|ALU_Op_r\(1),
	combout => \z80|i_tv80_core|i_alu|AddSub4~1_combout\);

-- Location: LCCOMB_X60_Y36_N8
\z80|i_tv80_core|i_alu|AddSub4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|AddSub4~0_combout\ = \z80|i_tv80_core|BusB\(0) $ (\z80|i_tv80_core|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \z80|i_tv80_core|BusB\(0),
	datad => \z80|i_tv80_core|ALU_Op_r\(1),
	combout => \z80|i_tv80_core|i_alu|AddSub4~0_combout\);

-- Location: LCCOMB_X62_Y36_N16
\z80|i_tv80_core|ACC~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ACC~0_combout\ = (\z80|i_tv80_core|Decoder3~6_combout\ & (\z80|i_tv80_core|Save_Mux[0]~6_combout\)) # (!\z80|i_tv80_core|Decoder3~6_combout\ & ((!\z80|i_tv80_core|ACC\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_Mux[0]~6_combout\,
	datac => \z80|i_tv80_core|ACC\(0),
	datad => \z80|i_tv80_core|Decoder3~6_combout\,
	combout => \z80|i_tv80_core|ACC~0_combout\);

-- Location: FF_X62_Y36_N17
\z80|i_tv80_core|ACC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|ACC~0_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|ACC[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|ACC\(0));

-- Location: LCCOMB_X63_Y35_N8
\z80|i_tv80_core|Mux41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux41~0_combout\ = (\z80|i_tv80_core|BusA[1]~0_combout\ & (((\z80|i_tv80_core|i_mcode|Selector136~0_combout\)))) # (!\z80|i_tv80_core|BusA[1]~0_combout\ & ((\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & (\z80|i_tv80_core|ACC\(0))) # 
-- (!\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & ((\z80|di_reg\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA[1]~0_combout\,
	datab => \z80|i_tv80_core|ACC\(0),
	datac => \z80|i_tv80_core|i_mcode|Selector136~0_combout\,
	datad => \z80|di_reg\(0),
	combout => \z80|i_tv80_core|Mux41~0_combout\);

-- Location: LCCOMB_X63_Y35_N18
\z80|i_tv80_core|Mux41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux41~1_combout\ = (\z80|i_tv80_core|BusA[1]~0_combout\ & ((\z80|i_tv80_core|Mux41~0_combout\ & (\z80|i_tv80_core|i_reg|Mux15~1_combout\)) # (!\z80|i_tv80_core|Mux41~0_combout\ & ((\z80|i_tv80_core|i_reg|Mux7~1_combout\))))) # 
-- (!\z80|i_tv80_core|BusA[1]~0_combout\ & (((\z80|i_tv80_core|Mux41~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA[1]~0_combout\,
	datab => \z80|i_tv80_core|i_reg|Mux15~1_combout\,
	datac => \z80|i_tv80_core|Mux41~0_combout\,
	datad => \z80|i_tv80_core|i_reg|Mux7~1_combout\,
	combout => \z80|i_tv80_core|Mux41~1_combout\);

-- Location: LCCOMB_X63_Y35_N28
\z80|i_tv80_core|Mux41~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux41~2_combout\ = (\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & ((\z80|i_tv80_core|SP\(8)))) # (!\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & (\z80|i_tv80_core|SP\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|SP\(0),
	datac => \z80|i_tv80_core|i_mcode|Selector136~0_combout\,
	datad => \z80|i_tv80_core|SP\(8),
	combout => \z80|i_tv80_core|Mux41~2_combout\);

-- Location: LCCOMB_X63_Y35_N26
\z80|i_tv80_core|Mux41~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux41~3_combout\ = (\z80|i_tv80_core|i_mcode|Selector133~3_combout\ & (!\z80|i_tv80_core|i_mcode|Selector135~6_combout\ & ((\z80|i_tv80_core|Mux41~2_combout\)))) # (!\z80|i_tv80_core|i_mcode|Selector133~3_combout\ & 
-- (((\z80|i_tv80_core|Mux41~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector135~6_combout\,
	datab => \z80|i_tv80_core|Mux41~1_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector133~3_combout\,
	datad => \z80|i_tv80_core|Mux41~2_combout\,
	combout => \z80|i_tv80_core|Mux41~3_combout\);

-- Location: FF_X63_Y35_N27
\z80|i_tv80_core|BusA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|Mux41~3_combout\,
	ena => \z80|i_tv80_core|BusA[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|BusA\(0));

-- Location: LCCOMB_X61_Y36_N14
\z80|i_tv80_core|i_alu|concat~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|concat~0_combout\ = (!\z80|i_tv80_core|ALU_Op_r\(2) & (\z80|i_tv80_core|F\(4) & \z80|i_tv80_core|ALU_Op_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ALU_Op_r\(2),
	datac => \z80|i_tv80_core|F\(4),
	datad => \z80|i_tv80_core|ALU_Op_r\(0),
	combout => \z80|i_tv80_core|i_alu|concat~0_combout\);

-- Location: LCCOMB_X60_Y36_N10
\z80|i_tv80_core|i_alu|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Add0~1_cout\ = CARRY(\z80|i_tv80_core|i_alu|concat~0_combout\ $ (\z80|i_tv80_core|ALU_Op_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|concat~0_combout\,
	datab => \z80|i_tv80_core|ALU_Op_r\(1),
	datad => VCC,
	cout => \z80|i_tv80_core|i_alu|Add0~1_cout\);

-- Location: LCCOMB_X60_Y36_N12
\z80|i_tv80_core|i_alu|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Add0~2_combout\ = (\z80|i_tv80_core|i_alu|AddSub4~0_combout\ & ((\z80|i_tv80_core|BusA\(0) & (\z80|i_tv80_core|i_alu|Add0~1_cout\ & VCC)) # (!\z80|i_tv80_core|BusA\(0) & (!\z80|i_tv80_core|i_alu|Add0~1_cout\)))) # 
-- (!\z80|i_tv80_core|i_alu|AddSub4~0_combout\ & ((\z80|i_tv80_core|BusA\(0) & (!\z80|i_tv80_core|i_alu|Add0~1_cout\)) # (!\z80|i_tv80_core|BusA\(0) & ((\z80|i_tv80_core|i_alu|Add0~1_cout\) # (GND)))))
-- \z80|i_tv80_core|i_alu|Add0~3\ = CARRY((\z80|i_tv80_core|i_alu|AddSub4~0_combout\ & (!\z80|i_tv80_core|BusA\(0) & !\z80|i_tv80_core|i_alu|Add0~1_cout\)) # (!\z80|i_tv80_core|i_alu|AddSub4~0_combout\ & ((!\z80|i_tv80_core|i_alu|Add0~1_cout\) # 
-- (!\z80|i_tv80_core|BusA\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|AddSub4~0_combout\,
	datab => \z80|i_tv80_core|BusA\(0),
	datad => VCC,
	cin => \z80|i_tv80_core|i_alu|Add0~1_cout\,
	combout => \z80|i_tv80_core|i_alu|Add0~2_combout\,
	cout => \z80|i_tv80_core|i_alu|Add0~3\);

-- Location: LCCOMB_X60_Y36_N14
\z80|i_tv80_core|i_alu|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Add0~4_combout\ = ((\z80|i_tv80_core|i_alu|AddSub4~1_combout\ $ (\z80|i_tv80_core|BusA\(1) $ (!\z80|i_tv80_core|i_alu|Add0~3\)))) # (GND)
-- \z80|i_tv80_core|i_alu|Add0~5\ = CARRY((\z80|i_tv80_core|i_alu|AddSub4~1_combout\ & ((\z80|i_tv80_core|BusA\(1)) # (!\z80|i_tv80_core|i_alu|Add0~3\))) # (!\z80|i_tv80_core|i_alu|AddSub4~1_combout\ & (\z80|i_tv80_core|BusA\(1) & 
-- !\z80|i_tv80_core|i_alu|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|AddSub4~1_combout\,
	datab => \z80|i_tv80_core|BusA\(1),
	datad => VCC,
	cin => \z80|i_tv80_core|i_alu|Add0~3\,
	combout => \z80|i_tv80_core|i_alu|Add0~4_combout\,
	cout => \z80|i_tv80_core|i_alu|Add0~5\);

-- Location: LCCOMB_X60_Y36_N16
\z80|i_tv80_core|i_alu|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Add0~6_combout\ = (\z80|i_tv80_core|BusA\(2) & ((\z80|i_tv80_core|i_alu|AddSub4~2_combout\ & (\z80|i_tv80_core|i_alu|Add0~5\ & VCC)) # (!\z80|i_tv80_core|i_alu|AddSub4~2_combout\ & (!\z80|i_tv80_core|i_alu|Add0~5\)))) # 
-- (!\z80|i_tv80_core|BusA\(2) & ((\z80|i_tv80_core|i_alu|AddSub4~2_combout\ & (!\z80|i_tv80_core|i_alu|Add0~5\)) # (!\z80|i_tv80_core|i_alu|AddSub4~2_combout\ & ((\z80|i_tv80_core|i_alu|Add0~5\) # (GND)))))
-- \z80|i_tv80_core|i_alu|Add0~7\ = CARRY((\z80|i_tv80_core|BusA\(2) & (!\z80|i_tv80_core|i_alu|AddSub4~2_combout\ & !\z80|i_tv80_core|i_alu|Add0~5\)) # (!\z80|i_tv80_core|BusA\(2) & ((!\z80|i_tv80_core|i_alu|Add0~5\) # 
-- (!\z80|i_tv80_core|i_alu|AddSub4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(2),
	datab => \z80|i_tv80_core|i_alu|AddSub4~2_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|i_alu|Add0~5\,
	combout => \z80|i_tv80_core|i_alu|Add0~6_combout\,
	cout => \z80|i_tv80_core|i_alu|Add0~7\);

-- Location: LCCOMB_X60_Y36_N18
\z80|i_tv80_core|i_alu|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Add0~8_combout\ = ((\z80|i_tv80_core|i_alu|AddSub4~3_combout\ $ (\z80|i_tv80_core|BusA\(3) $ (!\z80|i_tv80_core|i_alu|Add0~7\)))) # (GND)
-- \z80|i_tv80_core|i_alu|Add0~9\ = CARRY((\z80|i_tv80_core|i_alu|AddSub4~3_combout\ & ((\z80|i_tv80_core|BusA\(3)) # (!\z80|i_tv80_core|i_alu|Add0~7\))) # (!\z80|i_tv80_core|i_alu|AddSub4~3_combout\ & (\z80|i_tv80_core|BusA\(3) & 
-- !\z80|i_tv80_core|i_alu|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|AddSub4~3_combout\,
	datab => \z80|i_tv80_core|BusA\(3),
	datad => VCC,
	cin => \z80|i_tv80_core|i_alu|Add0~7\,
	combout => \z80|i_tv80_core|i_alu|Add0~8_combout\,
	cout => \z80|i_tv80_core|i_alu|Add0~9\);

-- Location: LCCOMB_X60_Y36_N20
\z80|i_tv80_core|i_alu|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Add0~10_combout\ = \z80|i_tv80_core|i_alu|Add0~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \z80|i_tv80_core|i_alu|Add0~9\,
	combout => \z80|i_tv80_core|i_alu|Add0~10_combout\);

-- Location: LCCOMB_X60_Y37_N18
\z80|i_tv80_core|i_alu|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Add2~1_cout\ = CARRY(\z80|i_tv80_core|i_alu|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|i_alu|Add0~10_combout\,
	datad => VCC,
	cout => \z80|i_tv80_core|i_alu|Add2~1_cout\);

-- Location: LCCOMB_X60_Y37_N20
\z80|i_tv80_core|i_alu|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Add2~2_combout\ = (\z80|i_tv80_core|i_alu|AddSub3~0_combout\ & ((\z80|i_tv80_core|BusA\(4) & (\z80|i_tv80_core|i_alu|Add2~1_cout\ & VCC)) # (!\z80|i_tv80_core|BusA\(4) & (!\z80|i_tv80_core|i_alu|Add2~1_cout\)))) # 
-- (!\z80|i_tv80_core|i_alu|AddSub3~0_combout\ & ((\z80|i_tv80_core|BusA\(4) & (!\z80|i_tv80_core|i_alu|Add2~1_cout\)) # (!\z80|i_tv80_core|BusA\(4) & ((\z80|i_tv80_core|i_alu|Add2~1_cout\) # (GND)))))
-- \z80|i_tv80_core|i_alu|Add2~3\ = CARRY((\z80|i_tv80_core|i_alu|AddSub3~0_combout\ & (!\z80|i_tv80_core|BusA\(4) & !\z80|i_tv80_core|i_alu|Add2~1_cout\)) # (!\z80|i_tv80_core|i_alu|AddSub3~0_combout\ & ((!\z80|i_tv80_core|i_alu|Add2~1_cout\) # 
-- (!\z80|i_tv80_core|BusA\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|AddSub3~0_combout\,
	datab => \z80|i_tv80_core|BusA\(4),
	datad => VCC,
	cin => \z80|i_tv80_core|i_alu|Add2~1_cout\,
	combout => \z80|i_tv80_core|i_alu|Add2~2_combout\,
	cout => \z80|i_tv80_core|i_alu|Add2~3\);

-- Location: LCCOMB_X60_Y37_N22
\z80|i_tv80_core|i_alu|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Add2~4_combout\ = ((\z80|i_tv80_core|BusA\(5) $ (\z80|i_tv80_core|i_alu|AddSub3~1_combout\ $ (!\z80|i_tv80_core|i_alu|Add2~3\)))) # (GND)
-- \z80|i_tv80_core|i_alu|Add2~5\ = CARRY((\z80|i_tv80_core|BusA\(5) & ((\z80|i_tv80_core|i_alu|AddSub3~1_combout\) # (!\z80|i_tv80_core|i_alu|Add2~3\))) # (!\z80|i_tv80_core|BusA\(5) & (\z80|i_tv80_core|i_alu|AddSub3~1_combout\ & 
-- !\z80|i_tv80_core|i_alu|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(5),
	datab => \z80|i_tv80_core|i_alu|AddSub3~1_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|i_alu|Add2~3\,
	combout => \z80|i_tv80_core|i_alu|Add2~4_combout\,
	cout => \z80|i_tv80_core|i_alu|Add2~5\);

-- Location: LCCOMB_X60_Y37_N10
\z80|i_tv80_core|i_alu|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux2~0_combout\ = (\z80|i_tv80_core|i_alu|Mux1~0_combout\ & (((\z80|i_tv80_core|BusB\(5))))) # (!\z80|i_tv80_core|i_alu|Mux1~0_combout\ & ((\z80|i_tv80_core|i_alu|Mux1~1_combout\ & (\z80|i_tv80_core|i_alu|Add2~4_combout\)) # 
-- (!\z80|i_tv80_core|i_alu|Mux1~1_combout\ & ((\z80|i_tv80_core|BusB\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux1~0_combout\,
	datab => \z80|i_tv80_core|i_alu|Mux1~1_combout\,
	datac => \z80|i_tv80_core|i_alu|Add2~4_combout\,
	datad => \z80|i_tv80_core|BusB\(5),
	combout => \z80|i_tv80_core|i_alu|Mux2~0_combout\);

-- Location: LCCOMB_X60_Y37_N12
\z80|i_tv80_core|i_alu|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux2~1_combout\ = (\z80|i_tv80_core|i_alu|Mux2~0_combout\ & ((\z80|i_tv80_core|i_alu|Mux1~1_combout\ $ (\z80|i_tv80_core|BusA\(5))) # (!\z80|i_tv80_core|i_alu|Mux1~0_combout\))) # (!\z80|i_tv80_core|i_alu|Mux2~0_combout\ & 
-- (\z80|i_tv80_core|BusA\(5) & (\z80|i_tv80_core|i_alu|Mux1~0_combout\ $ (!\z80|i_tv80_core|i_alu|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux1~0_combout\,
	datab => \z80|i_tv80_core|i_alu|Mux1~1_combout\,
	datac => \z80|i_tv80_core|BusA\(5),
	datad => \z80|i_tv80_core|i_alu|Mux2~0_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux2~1_combout\);

-- Location: LCCOMB_X61_Y37_N18
\z80|i_tv80_core|i_alu|Mux28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux28~4_combout\ = (!\z80|i_tv80_core|ALU_Op_r\(3) & ((\z80|i_tv80_core|i_alu|Mux28~0_combout\ & (\z80|i_tv80_core|BusB\(5))) # (!\z80|i_tv80_core|i_alu|Mux28~0_combout\ & ((\z80|i_tv80_core|i_alu|Mux2~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusB\(5),
	datab => \z80|i_tv80_core|i_alu|Mux2~1_combout\,
	datac => \z80|i_tv80_core|ALU_Op_r\(3),
	datad => \z80|i_tv80_core|i_alu|Mux28~0_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux28~4_combout\);

-- Location: LCCOMB_X61_Y36_N2
\z80|i_tv80_core|i_alu|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux28~1_combout\ = (\z80|i_tv80_core|ALU_Op_r\(2) & (\z80|i_tv80_core|ALU_Op_r\(1) $ (\z80|i_tv80_core|ALU_Op_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ALU_Op_r\(1),
	datac => \z80|i_tv80_core|ALU_Op_r\(2),
	datad => \z80|i_tv80_core|ALU_Op_r\(0),
	combout => \z80|i_tv80_core|i_alu|Mux28~1_combout\);

-- Location: LCCOMB_X61_Y36_N8
\z80|i_tv80_core|i_alu|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux28~2_combout\ = (\z80|i_tv80_core|i_alu|Mux28~1_combout\ & (((\z80|i_tv80_core|BusA\(5))))) # (!\z80|i_tv80_core|i_alu|Mux28~1_combout\ & (\z80|i_tv80_core|ALU_Op_r\(1) & (\z80|i_tv80_core|F\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ALU_Op_r\(1),
	datab => \z80|i_tv80_core|i_alu|Mux28~1_combout\,
	datac => \z80|i_tv80_core|F\(6),
	datad => \z80|i_tv80_core|BusA\(5),
	combout => \z80|i_tv80_core|i_alu|Mux28~2_combout\);

-- Location: LCCOMB_X62_Y38_N24
\z80|i_tv80_core|i_alu|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux12~0_combout\ = (\z80|i_tv80_core|IR\(4) & ((\z80|i_tv80_core|IR\(5) & ((\z80|i_tv80_core|BusA\(1)))) # (!\z80|i_tv80_core|IR\(5) & (\z80|i_tv80_core|BusA\(4))))) # (!\z80|i_tv80_core|IR\(4) & (\z80|i_tv80_core|BusA\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(4),
	datab => \z80|i_tv80_core|BusA\(4),
	datac => \z80|i_tv80_core|BusA\(1),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_alu|Mux12~0_combout\);

-- Location: LCCOMB_X62_Y38_N18
\z80|i_tv80_core|i_alu|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux12~1_combout\ = (\z80|i_tv80_core|IR\(3) & (\z80|i_tv80_core|BusA\(6))) # (!\z80|i_tv80_core|IR\(3) & ((\z80|i_tv80_core|i_alu|Mux12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|BusA\(6),
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|i_alu|Mux12~0_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux12~1_combout\);

-- Location: LCCOMB_X62_Y38_N14
\z80|i_tv80_core|i_alu|Mux28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux28~3_combout\ = (\z80|i_tv80_core|ALU_Op_r\(0) & (!\z80|i_tv80_core|i_mcode|Equal0~1_combout\ & (\z80|i_tv80_core|BusB\(5)))) # (!\z80|i_tv80_core|ALU_Op_r\(0) & (((\z80|i_tv80_core|i_alu|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Equal0~1_combout\,
	datab => \z80|i_tv80_core|BusB\(5),
	datac => \z80|i_tv80_core|i_alu|Mux12~1_combout\,
	datad => \z80|i_tv80_core|ALU_Op_r\(0),
	combout => \z80|i_tv80_core|i_alu|Mux28~3_combout\);

-- Location: LCCOMB_X61_Y36_N12
\z80|i_tv80_core|i_alu|Mux28~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux28~5_combout\ = (\z80|i_tv80_core|ALU_Op_r\(2) & (\z80|i_tv80_core|i_alu|DAA_Q~18_combout\ & ((!\z80|i_tv80_core|ALU_Op_r\(0))))) # (!\z80|i_tv80_core|ALU_Op_r\(2) & (((\z80|i_tv80_core|i_alu|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ALU_Op_r\(2),
	datab => \z80|i_tv80_core|i_alu|DAA_Q~18_combout\,
	datac => \z80|i_tv80_core|i_alu|Mux28~3_combout\,
	datad => \z80|i_tv80_core|ALU_Op_r\(0),
	combout => \z80|i_tv80_core|i_alu|Mux28~5_combout\);

-- Location: LCCOMB_X61_Y36_N22
\z80|i_tv80_core|i_alu|Mux28~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux28~6_combout\ = (\z80|i_tv80_core|ALU_Op_r\(3) & ((\z80|i_tv80_core|i_alu|Mux28~2_combout\) # ((!\z80|i_tv80_core|ALU_Op_r\(1) & \z80|i_tv80_core|i_alu|Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ALU_Op_r\(1),
	datab => \z80|i_tv80_core|i_alu|Mux28~2_combout\,
	datac => \z80|i_tv80_core|ALU_Op_r\(3),
	datad => \z80|i_tv80_core|i_alu|Mux28~5_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux28~6_combout\);

-- Location: LCCOMB_X62_Y36_N10
\z80|i_tv80_core|F~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|F~9_combout\ = (!\z80|i_tv80_core|ISet\(0) & (\z80|i_tv80_core|i_mcode|WideOr41~5_combout\ & ((\z80|i_tv80_core|i_mcode|Decoder2~7_combout\) # (\z80|i_tv80_core|i_mcode|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ISet\(0),
	datab => \z80|i_tv80_core|i_mcode|WideOr41~5_combout\,
	datac => \z80|i_tv80_core|i_mcode|Decoder2~7_combout\,
	datad => \z80|i_tv80_core|i_mcode|Equal0~0_combout\,
	combout => \z80|i_tv80_core|F~9_combout\);

-- Location: LCCOMB_X62_Y36_N22
\z80|i_tv80_core|F~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|F~33_combout\ = (!\z80|i_tv80_core|F~9_combout\ & ((\z80|i_tv80_core|ISet\(0)) # ((!\z80|i_tv80_core|i_mcode|WideOr41~5_combout\) # (!\z80|i_tv80_core|i_mcode|Decoder2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ISet\(0),
	datab => \z80|i_tv80_core|i_mcode|Decoder2~5_combout\,
	datac => \z80|i_tv80_core|i_mcode|WideOr41~5_combout\,
	datad => \z80|i_tv80_core|F~9_combout\,
	combout => \z80|i_tv80_core|F~33_combout\);

-- Location: LCCOMB_X62_Y36_N4
\z80|i_tv80_core|F~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|F~27_combout\ = (\z80|i_tv80_core|ACC\(5) & ((\z80|i_tv80_core|F~9_combout\))) # (!\z80|i_tv80_core|ACC\(5) & (\z80|i_tv80_core|i_mcode|I_CPL~0_combout\ & !\z80|i_tv80_core|F~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|i_mcode|I_CPL~0_combout\,
	datac => \z80|i_tv80_core|ACC\(5),
	datad => \z80|i_tv80_core|F~9_combout\,
	combout => \z80|i_tv80_core|F~27_combout\);

-- Location: LCCOMB_X61_Y36_N6
\z80|i_tv80_core|F~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|F~28_combout\ = (\z80|i_tv80_core|BTR_r~0_combout\ & ((\z80|i_tv80_core|F~27_combout\) # ((\z80|i_tv80_core|F\(6) & \z80|i_tv80_core|F~33_combout\)))) # (!\z80|i_tv80_core|BTR_r~0_combout\ & (\z80|i_tv80_core|F\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|F\(6),
	datab => \z80|i_tv80_core|F~33_combout\,
	datac => \z80|i_tv80_core|BTR_r~0_combout\,
	datad => \z80|i_tv80_core|F~27_combout\,
	combout => \z80|i_tv80_core|F~28_combout\);

-- Location: LCCOMB_X61_Y36_N10
\z80|i_tv80_core|F~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|F~29_combout\ = (\z80|i_tv80_core|always2~1_combout\ & ((\z80|i_tv80_core|i_alu|Mux28~4_combout\) # ((\z80|i_tv80_core|i_alu|Mux28~6_combout\)))) # (!\z80|i_tv80_core|always2~1_combout\ & (((\z80|i_tv80_core|F~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|always2~1_combout\,
	datab => \z80|i_tv80_core|i_alu|Mux28~4_combout\,
	datac => \z80|i_tv80_core|i_alu|Mux28~6_combout\,
	datad => \z80|i_tv80_core|F~28_combout\,
	combout => \z80|i_tv80_core|F~29_combout\);

-- Location: LCCOMB_X61_Y36_N26
\z80|i_tv80_core|F~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|F~30_combout\ = (\z80|i_tv80_core|Decoder3~4_combout\ & (\z80|i_tv80_core|Save_Mux[6]~36_combout\)) # (!\z80|i_tv80_core|Decoder3~4_combout\ & ((\z80|i_tv80_core|F~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Decoder3~4_combout\,
	datab => \z80|i_tv80_core|Save_Mux[6]~36_combout\,
	datad => \z80|i_tv80_core|F~29_combout\,
	combout => \z80|i_tv80_core|F~30_combout\);

-- Location: FF_X61_Y36_N27
\z80|i_tv80_core|F[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|F~30_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|F\(6));

-- Location: LCCOMB_X61_Y35_N28
\z80|i_tv80_core|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux27~0_combout\ = (\z80|i_tv80_core|BusB[1]~1_combout\ & ((\z80|i_tv80_core|BusB[1]~2_combout\ & (\z80|i_tv80_core|PC\(6))) # (!\z80|i_tv80_core|BusB[1]~2_combout\ & ((\z80|i_tv80_core|F\(6)))))) # (!\z80|i_tv80_core|BusB[1]~1_combout\ & 
-- (((\z80|i_tv80_core|BusB[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|PC\(6),
	datab => \z80|i_tv80_core|F\(6),
	datac => \z80|i_tv80_core|BusB[1]~1_combout\,
	datad => \z80|i_tv80_core|BusB[1]~2_combout\,
	combout => \z80|i_tv80_core|Mux27~0_combout\);

-- Location: LCCOMB_X61_Y35_N30
\z80|i_tv80_core|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux27~1_combout\ = (\z80|i_tv80_core|Mux27~0_combout\ & ((\z80|i_tv80_core|SP\(14)) # ((\z80|i_tv80_core|BusB[1]~0_combout\)))) # (!\z80|i_tv80_core|Mux27~0_combout\ & (((\z80|i_tv80_core|SP\(6) & !\z80|i_tv80_core|BusB[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP\(14),
	datab => \z80|i_tv80_core|Mux27~0_combout\,
	datac => \z80|i_tv80_core|SP\(6),
	datad => \z80|i_tv80_core|BusB[1]~0_combout\,
	combout => \z80|i_tv80_core|Mux27~1_combout\);

-- Location: LCCOMB_X62_Y35_N12
\z80|i_tv80_core|Mux27~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux27~8_combout\ = (\z80|i_tv80_core|i_mcode|Selector125~0_combout\ & (\z80|i_tv80_core|Mux33~2_combout\ & ((\z80|i_tv80_core|Mux27~1_combout\)))) # (!\z80|i_tv80_core|i_mcode|Selector125~0_combout\ & ((\z80|i_tv80_core|Mux27~7_combout\) 
-- # ((\z80|i_tv80_core|Mux33~2_combout\ & \z80|i_tv80_core|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector125~0_combout\,
	datab => \z80|i_tv80_core|Mux33~2_combout\,
	datac => \z80|i_tv80_core|Mux27~7_combout\,
	datad => \z80|i_tv80_core|Mux27~1_combout\,
	combout => \z80|i_tv80_core|Mux27~8_combout\);

-- Location: LCCOMB_X59_Y34_N8
\z80|i_tv80_core|TmpAddr~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr~6_combout\ = (!\z80|i_tv80_core|TmpAddr[8]~5_combout\ & ((\z80|i_tv80_core|TmpAddr~4_combout\ & (\z80|di_reg\(6))) # (!\z80|i_tv80_core|TmpAddr~4_combout\ & ((\z80|i_tv80_core|SP16[14]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|di_reg\(6),
	datab => \z80|i_tv80_core|SP16[14]~28_combout\,
	datac => \z80|i_tv80_core|TmpAddr[8]~5_combout\,
	datad => \z80|i_tv80_core|TmpAddr~4_combout\,
	combout => \z80|i_tv80_core|TmpAddr~6_combout\);

-- Location: LCCOMB_X65_Y36_N2
\z80|i_tv80_core|TmpAddr[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr[8]~8_combout\ = (\z80|i_tv80_core|TmpAddr~4_combout\) # (((!\z80|i_tv80_core|always2~0_combout\ & !\z80|i_tv80_core|TmpAddr[2]~7_combout\)) # (!\KEY[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr~4_combout\,
	datab => \z80|i_tv80_core|always2~0_combout\,
	datac => \KEY[2]~input_o\,
	datad => \z80|i_tv80_core|TmpAddr[2]~7_combout\,
	combout => \z80|i_tv80_core|TmpAddr[8]~8_combout\);

-- Location: FF_X59_Y34_N9
\z80|i_tv80_core|TmpAddr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|TmpAddr~6_combout\,
	ena => \z80|i_tv80_core|TmpAddr[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|TmpAddr\(14));

-- Location: LCCOMB_X59_Y35_N18
\z80|i_tv80_core|PC~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~23_combout\ = (\z80|i_tv80_core|PC[13]~57_combout\ & ((\z80|i_tv80_core|TmpAddr\(14)) # ((\z80|i_tv80_core|PC[13]~58_combout\)))) # (!\z80|i_tv80_core|PC[13]~57_combout\ & (((!\z80|i_tv80_core|PC[13]~58_combout\ & \z80|di_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr\(14),
	datab => \z80|i_tv80_core|PC[13]~57_combout\,
	datac => \z80|i_tv80_core|PC[13]~58_combout\,
	datad => \z80|di_reg\(6),
	combout => \z80|i_tv80_core|PC~23_combout\);

-- Location: LCCOMB_X61_Y33_N18
\z80|i_tv80_core|PC16[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC16[9]~18_combout\ = (\z80|i_tv80_core|PC16_B[15]~0_combout\ & ((\z80|i_tv80_core|PC\(9) & (\z80|i_tv80_core|PC16[8]~17\ & VCC)) # (!\z80|i_tv80_core|PC\(9) & (!\z80|i_tv80_core|PC16[8]~17\)))) # (!\z80|i_tv80_core|PC16_B[15]~0_combout\ 
-- & ((\z80|i_tv80_core|PC\(9) & (!\z80|i_tv80_core|PC16[8]~17\)) # (!\z80|i_tv80_core|PC\(9) & ((\z80|i_tv80_core|PC16[8]~17\) # (GND)))))
-- \z80|i_tv80_core|PC16[9]~19\ = CARRY((\z80|i_tv80_core|PC16_B[15]~0_combout\ & (!\z80|i_tv80_core|PC\(9) & !\z80|i_tv80_core|PC16[8]~17\)) # (!\z80|i_tv80_core|PC16_B[15]~0_combout\ & ((!\z80|i_tv80_core|PC16[8]~17\) # (!\z80|i_tv80_core|PC\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|PC16_B[15]~0_combout\,
	datab => \z80|i_tv80_core|PC\(9),
	datad => VCC,
	cin => \z80|i_tv80_core|PC16[8]~17\,
	combout => \z80|i_tv80_core|PC16[9]~18_combout\,
	cout => \z80|i_tv80_core|PC16[9]~19\);

-- Location: LCCOMB_X61_Y33_N20
\z80|i_tv80_core|PC16[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC16[10]~20_combout\ = ((\z80|i_tv80_core|PC16_B[15]~0_combout\ $ (\z80|i_tv80_core|PC\(10) $ (!\z80|i_tv80_core|PC16[9]~19\)))) # (GND)
-- \z80|i_tv80_core|PC16[10]~21\ = CARRY((\z80|i_tv80_core|PC16_B[15]~0_combout\ & ((\z80|i_tv80_core|PC\(10)) # (!\z80|i_tv80_core|PC16[9]~19\))) # (!\z80|i_tv80_core|PC16_B[15]~0_combout\ & (\z80|i_tv80_core|PC\(10) & !\z80|i_tv80_core|PC16[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|PC16_B[15]~0_combout\,
	datab => \z80|i_tv80_core|PC\(10),
	datad => VCC,
	cin => \z80|i_tv80_core|PC16[9]~19\,
	combout => \z80|i_tv80_core|PC16[10]~20_combout\,
	cout => \z80|i_tv80_core|PC16[10]~21\);

-- Location: LCCOMB_X59_Y34_N24
\z80|i_tv80_core|TmpAddr~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr~12_combout\ = (!\z80|i_tv80_core|TmpAddr[8]~5_combout\ & ((\z80|i_tv80_core|TmpAddr~4_combout\ & (\z80|di_reg\(2))) # (!\z80|i_tv80_core|TmpAddr~4_combout\ & ((\z80|i_tv80_core|SP16[10]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|di_reg\(2),
	datab => \z80|i_tv80_core|SP16[10]~20_combout\,
	datac => \z80|i_tv80_core|TmpAddr[8]~5_combout\,
	datad => \z80|i_tv80_core|TmpAddr~4_combout\,
	combout => \z80|i_tv80_core|TmpAddr~12_combout\);

-- Location: FF_X59_Y34_N25
\z80|i_tv80_core|TmpAddr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|TmpAddr~12_combout\,
	ena => \z80|i_tv80_core|TmpAddr[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|TmpAddr\(10));

-- Location: LCCOMB_X60_Y33_N0
\z80|i_tv80_core|PC~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~51_combout\ = (\z80|i_tv80_core|PC[13]~57_combout\ & ((\z80|i_tv80_core|TmpAddr\(10)) # ((\z80|i_tv80_core|PC[13]~58_combout\)))) # (!\z80|i_tv80_core|PC[13]~57_combout\ & (((!\z80|i_tv80_core|PC[13]~58_combout\ & \z80|di_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr\(10),
	datab => \z80|i_tv80_core|PC[13]~57_combout\,
	datac => \z80|i_tv80_core|PC[13]~58_combout\,
	datad => \z80|di_reg\(2),
	combout => \z80|i_tv80_core|PC~51_combout\);

-- Location: LCCOMB_X60_Y33_N16
\z80|i_tv80_core|PC~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~52_combout\ = (\z80|i_tv80_core|PC[13]~58_combout\ & ((\z80|i_tv80_core|PC~51_combout\ & (\z80|i_tv80_core|i_reg|Mux37~1_combout\)) # (!\z80|i_tv80_core|PC~51_combout\ & ((\z80|i_tv80_core|PC16[10]~20_combout\))))) # 
-- (!\z80|i_tv80_core|PC[13]~58_combout\ & (((\z80|i_tv80_core|PC~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|PC[13]~58_combout\,
	datab => \z80|i_tv80_core|i_reg|Mux37~1_combout\,
	datac => \z80|i_tv80_core|PC16[10]~20_combout\,
	datad => \z80|i_tv80_core|PC~51_combout\,
	combout => \z80|i_tv80_core|PC~52_combout\);

-- Location: FF_X60_Y33_N17
\z80|i_tv80_core|PC[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|PC~52_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|PC[1]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|PC\(10));

-- Location: LCCOMB_X61_Y33_N22
\z80|i_tv80_core|PC16[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC16[11]~22_combout\ = (\z80|i_tv80_core|PC16_B[15]~0_combout\ & ((\z80|i_tv80_core|PC\(11) & (\z80|i_tv80_core|PC16[10]~21\ & VCC)) # (!\z80|i_tv80_core|PC\(11) & (!\z80|i_tv80_core|PC16[10]~21\)))) # 
-- (!\z80|i_tv80_core|PC16_B[15]~0_combout\ & ((\z80|i_tv80_core|PC\(11) & (!\z80|i_tv80_core|PC16[10]~21\)) # (!\z80|i_tv80_core|PC\(11) & ((\z80|i_tv80_core|PC16[10]~21\) # (GND)))))
-- \z80|i_tv80_core|PC16[11]~23\ = CARRY((\z80|i_tv80_core|PC16_B[15]~0_combout\ & (!\z80|i_tv80_core|PC\(11) & !\z80|i_tv80_core|PC16[10]~21\)) # (!\z80|i_tv80_core|PC16_B[15]~0_combout\ & ((!\z80|i_tv80_core|PC16[10]~21\) # (!\z80|i_tv80_core|PC\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|PC16_B[15]~0_combout\,
	datab => \z80|i_tv80_core|PC\(11),
	datad => VCC,
	cin => \z80|i_tv80_core|PC16[10]~21\,
	combout => \z80|i_tv80_core|PC16[11]~22_combout\,
	cout => \z80|i_tv80_core|PC16[11]~23\);

-- Location: LCCOMB_X61_Y33_N24
\z80|i_tv80_core|PC16[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC16[12]~24_combout\ = ((\z80|i_tv80_core|PC16_B[15]~0_combout\ $ (\z80|i_tv80_core|PC\(12) $ (!\z80|i_tv80_core|PC16[11]~23\)))) # (GND)
-- \z80|i_tv80_core|PC16[12]~25\ = CARRY((\z80|i_tv80_core|PC16_B[15]~0_combout\ & ((\z80|i_tv80_core|PC\(12)) # (!\z80|i_tv80_core|PC16[11]~23\))) # (!\z80|i_tv80_core|PC16_B[15]~0_combout\ & (\z80|i_tv80_core|PC\(12) & !\z80|i_tv80_core|PC16[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|PC16_B[15]~0_combout\,
	datab => \z80|i_tv80_core|PC\(12),
	datad => VCC,
	cin => \z80|i_tv80_core|PC16[11]~23\,
	combout => \z80|i_tv80_core|PC16[12]~24_combout\,
	cout => \z80|i_tv80_core|PC16[12]~25\);

-- Location: LCCOMB_X59_Y34_N28
\z80|i_tv80_core|TmpAddr~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr~10_combout\ = (!\z80|i_tv80_core|TmpAddr[8]~5_combout\ & ((\z80|i_tv80_core|TmpAddr~4_combout\ & (\z80|di_reg\(4))) # (!\z80|i_tv80_core|TmpAddr~4_combout\ & ((\z80|i_tv80_core|SP16[12]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr~4_combout\,
	datab => \z80|di_reg\(4),
	datac => \z80|i_tv80_core|SP16[12]~24_combout\,
	datad => \z80|i_tv80_core|TmpAddr[8]~5_combout\,
	combout => \z80|i_tv80_core|TmpAddr~10_combout\);

-- Location: FF_X59_Y34_N29
\z80|i_tv80_core|TmpAddr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|TmpAddr~10_combout\,
	ena => \z80|i_tv80_core|TmpAddr[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|TmpAddr\(12));

-- Location: LCCOMB_X59_Y35_N4
\z80|i_tv80_core|PC~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~55_combout\ = (\z80|i_tv80_core|PC[13]~58_combout\ & (((\z80|i_tv80_core|PC[13]~57_combout\)))) # (!\z80|i_tv80_core|PC[13]~58_combout\ & ((\z80|i_tv80_core|PC[13]~57_combout\ & (\z80|i_tv80_core|TmpAddr\(12))) # 
-- (!\z80|i_tv80_core|PC[13]~57_combout\ & ((\z80|di_reg\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr\(12),
	datab => \z80|i_tv80_core|PC[13]~58_combout\,
	datac => \z80|i_tv80_core|PC[13]~57_combout\,
	datad => \z80|di_reg\(4),
	combout => \z80|i_tv80_core|PC~55_combout\);

-- Location: LCCOMB_X59_Y35_N28
\z80|i_tv80_core|PC~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~56_combout\ = (\z80|i_tv80_core|PC[13]~58_combout\ & ((\z80|i_tv80_core|PC~55_combout\ & (\z80|i_tv80_core|i_reg|Mux35~1_combout\)) # (!\z80|i_tv80_core|PC~55_combout\ & ((\z80|i_tv80_core|PC16[12]~24_combout\))))) # 
-- (!\z80|i_tv80_core|PC[13]~58_combout\ & (((\z80|i_tv80_core|PC~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux35~1_combout\,
	datab => \z80|i_tv80_core|PC[13]~58_combout\,
	datac => \z80|i_tv80_core|PC16[12]~24_combout\,
	datad => \z80|i_tv80_core|PC~55_combout\,
	combout => \z80|i_tv80_core|PC~56_combout\);

-- Location: FF_X59_Y35_N29
\z80|i_tv80_core|PC[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|PC~56_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|PC[1]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|PC\(12));

-- Location: LCCOMB_X61_Y33_N26
\z80|i_tv80_core|PC16[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC16[13]~26_combout\ = (\z80|i_tv80_core|PC16_B[15]~0_combout\ & ((\z80|i_tv80_core|PC\(13) & (\z80|i_tv80_core|PC16[12]~25\ & VCC)) # (!\z80|i_tv80_core|PC\(13) & (!\z80|i_tv80_core|PC16[12]~25\)))) # 
-- (!\z80|i_tv80_core|PC16_B[15]~0_combout\ & ((\z80|i_tv80_core|PC\(13) & (!\z80|i_tv80_core|PC16[12]~25\)) # (!\z80|i_tv80_core|PC\(13) & ((\z80|i_tv80_core|PC16[12]~25\) # (GND)))))
-- \z80|i_tv80_core|PC16[13]~27\ = CARRY((\z80|i_tv80_core|PC16_B[15]~0_combout\ & (!\z80|i_tv80_core|PC\(13) & !\z80|i_tv80_core|PC16[12]~25\)) # (!\z80|i_tv80_core|PC16_B[15]~0_combout\ & ((!\z80|i_tv80_core|PC16[12]~25\) # (!\z80|i_tv80_core|PC\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|PC16_B[15]~0_combout\,
	datab => \z80|i_tv80_core|PC\(13),
	datad => VCC,
	cin => \z80|i_tv80_core|PC16[12]~25\,
	combout => \z80|i_tv80_core|PC16[13]~26_combout\,
	cout => \z80|i_tv80_core|PC16[13]~27\);

-- Location: LCCOMB_X60_Y33_N2
\z80|i_tv80_core|PC~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~29_combout\ = (\z80|i_tv80_core|PC[13]~57_combout\ & (((\z80|i_tv80_core|PC[13]~58_combout\)))) # (!\z80|i_tv80_core|PC[13]~57_combout\ & ((\z80|i_tv80_core|PC[13]~58_combout\ & ((\z80|i_tv80_core|PC16[13]~26_combout\))) # 
-- (!\z80|i_tv80_core|PC[13]~58_combout\ & (\z80|di_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|di_reg\(5),
	datab => \z80|i_tv80_core|PC[13]~57_combout\,
	datac => \z80|i_tv80_core|PC[13]~58_combout\,
	datad => \z80|i_tv80_core|PC16[13]~26_combout\,
	combout => \z80|i_tv80_core|PC~29_combout\);

-- Location: LCCOMB_X59_Y34_N10
\z80|i_tv80_core|TmpAddr~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr~9_combout\ = (!\z80|i_tv80_core|TmpAddr[8]~5_combout\ & ((\z80|i_tv80_core|TmpAddr~4_combout\ & (\z80|di_reg\(5))) # (!\z80|i_tv80_core|TmpAddr~4_combout\ & ((\z80|i_tv80_core|SP16[13]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr~4_combout\,
	datab => \z80|di_reg\(5),
	datac => \z80|i_tv80_core|TmpAddr[8]~5_combout\,
	datad => \z80|i_tv80_core|SP16[13]~26_combout\,
	combout => \z80|i_tv80_core|TmpAddr~9_combout\);

-- Location: FF_X59_Y34_N11
\z80|i_tv80_core|TmpAddr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|TmpAddr~9_combout\,
	ena => \z80|i_tv80_core|TmpAddr[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|TmpAddr\(13));

-- Location: LCCOMB_X59_Y33_N8
\z80|i_tv80_core|PC~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~30_combout\ = (\z80|i_tv80_core|PC~29_combout\ & (((\z80|i_tv80_core|i_reg|Mux34~1_combout\)) # (!\z80|i_tv80_core|PC[13]~57_combout\))) # (!\z80|i_tv80_core|PC~29_combout\ & (\z80|i_tv80_core|PC[13]~57_combout\ & 
-- ((\z80|i_tv80_core|TmpAddr\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|PC~29_combout\,
	datab => \z80|i_tv80_core|PC[13]~57_combout\,
	datac => \z80|i_tv80_core|i_reg|Mux34~1_combout\,
	datad => \z80|i_tv80_core|TmpAddr\(13),
	combout => \z80|i_tv80_core|PC~30_combout\);

-- Location: FF_X59_Y33_N9
\z80|i_tv80_core|PC[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|PC~30_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|PC[1]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|PC\(13));

-- Location: LCCOMB_X61_Y33_N28
\z80|i_tv80_core|PC16[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC16[14]~28_combout\ = ((\z80|i_tv80_core|PC16_B[15]~0_combout\ $ (\z80|i_tv80_core|PC\(14) $ (!\z80|i_tv80_core|PC16[13]~27\)))) # (GND)
-- \z80|i_tv80_core|PC16[14]~29\ = CARRY((\z80|i_tv80_core|PC16_B[15]~0_combout\ & ((\z80|i_tv80_core|PC\(14)) # (!\z80|i_tv80_core|PC16[13]~27\))) # (!\z80|i_tv80_core|PC16_B[15]~0_combout\ & (\z80|i_tv80_core|PC\(14) & !\z80|i_tv80_core|PC16[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|PC16_B[15]~0_combout\,
	datab => \z80|i_tv80_core|PC\(14),
	datad => VCC,
	cin => \z80|i_tv80_core|PC16[13]~27\,
	combout => \z80|i_tv80_core|PC16[14]~28_combout\,
	cout => \z80|i_tv80_core|PC16[14]~29\);

-- Location: LCCOMB_X59_Y35_N16
\z80|i_tv80_core|PC~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~24_combout\ = (\z80|i_tv80_core|PC~23_combout\ & ((\z80|i_tv80_core|i_reg|Mux33~1_combout\) # ((!\z80|i_tv80_core|PC[13]~58_combout\)))) # (!\z80|i_tv80_core|PC~23_combout\ & (((\z80|i_tv80_core|PC[13]~58_combout\ & 
-- \z80|i_tv80_core|PC16[14]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux33~1_combout\,
	datab => \z80|i_tv80_core|PC~23_combout\,
	datac => \z80|i_tv80_core|PC[13]~58_combout\,
	datad => \z80|i_tv80_core|PC16[14]~28_combout\,
	combout => \z80|i_tv80_core|PC~24_combout\);

-- Location: FF_X59_Y35_N17
\z80|i_tv80_core|PC[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|PC~24_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|PC[1]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|PC\(14));

-- Location: LCCOMB_X59_Y35_N26
\z80|i_tv80_core|Mux27~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux27~9_combout\ = (\z80|i_tv80_core|Mux27~8_combout\) # ((\z80|i_tv80_core|Mux33~10_combout\ & \z80|i_tv80_core|PC\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Mux27~8_combout\,
	datac => \z80|i_tv80_core|Mux33~10_combout\,
	datad => \z80|i_tv80_core|PC\(14),
	combout => \z80|i_tv80_core|Mux27~9_combout\);

-- Location: FF_X59_Y35_N27
\z80|i_tv80_core|BusB[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|Mux27~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|BusB\(6));

-- Location: LCCOMB_X59_Y37_N14
\z80|i_tv80_core|i_alu|AddSub3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|AddSub3~2_combout\ = \z80|i_tv80_core|BusB\(6) $ (\z80|i_tv80_core|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusB\(6),
	datad => \z80|i_tv80_core|ALU_Op_r\(1),
	combout => \z80|i_tv80_core|i_alu|AddSub3~2_combout\);

-- Location: LCCOMB_X60_Y37_N24
\z80|i_tv80_core|i_alu|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Add2~6_combout\ = (\z80|i_tv80_core|i_alu|AddSub3~2_combout\ & ((\z80|i_tv80_core|BusA\(6) & (\z80|i_tv80_core|i_alu|Add2~5\ & VCC)) # (!\z80|i_tv80_core|BusA\(6) & (!\z80|i_tv80_core|i_alu|Add2~5\)))) # 
-- (!\z80|i_tv80_core|i_alu|AddSub3~2_combout\ & ((\z80|i_tv80_core|BusA\(6) & (!\z80|i_tv80_core|i_alu|Add2~5\)) # (!\z80|i_tv80_core|BusA\(6) & ((\z80|i_tv80_core|i_alu|Add2~5\) # (GND)))))
-- \z80|i_tv80_core|i_alu|Add2~7\ = CARRY((\z80|i_tv80_core|i_alu|AddSub3~2_combout\ & (!\z80|i_tv80_core|BusA\(6) & !\z80|i_tv80_core|i_alu|Add2~5\)) # (!\z80|i_tv80_core|i_alu|AddSub3~2_combout\ & ((!\z80|i_tv80_core|i_alu|Add2~5\) # 
-- (!\z80|i_tv80_core|BusA\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|AddSub3~2_combout\,
	datab => \z80|i_tv80_core|BusA\(6),
	datad => VCC,
	cin => \z80|i_tv80_core|i_alu|Add2~5\,
	combout => \z80|i_tv80_core|i_alu|Add2~6_combout\,
	cout => \z80|i_tv80_core|i_alu|Add2~7\);

-- Location: LCCOMB_X60_Y37_N26
\z80|i_tv80_core|i_alu|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Add2~8_combout\ = (\z80|i_tv80_core|i_alu|Add2~7\ & ((\z80|i_tv80_core|i_alu|AddSub1~0_combout\ $ (\z80|i_tv80_core|BusA\(7))))) # (!\z80|i_tv80_core|i_alu|Add2~7\ & (\z80|i_tv80_core|i_alu|AddSub1~0_combout\ $ 
-- (\z80|i_tv80_core|BusA\(7) $ (VCC))))
-- \z80|i_tv80_core|i_alu|Add2~9\ = CARRY((!\z80|i_tv80_core|i_alu|Add2~7\ & (\z80|i_tv80_core|i_alu|AddSub1~0_combout\ $ (\z80|i_tv80_core|BusA\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|AddSub1~0_combout\,
	datab => \z80|i_tv80_core|BusA\(7),
	datad => VCC,
	cin => \z80|i_tv80_core|i_alu|Add2~7\,
	combout => \z80|i_tv80_core|i_alu|Add2~8_combout\,
	cout => \z80|i_tv80_core|i_alu|Add2~9\);

-- Location: LCCOMB_X60_Y37_N28
\z80|i_tv80_core|i_alu|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Add2~10_combout\ = \z80|i_tv80_core|i_alu|Add2~9\ $ (((\z80|i_tv80_core|BusA\(7) & \z80|i_tv80_core|i_alu|AddSub1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|BusA\(7),
	datad => \z80|i_tv80_core|i_alu|AddSub1~0_combout\,
	cin => \z80|i_tv80_core|i_alu|Add2~9\,
	combout => \z80|i_tv80_core|i_alu|Add2~10_combout\);

-- Location: LCCOMB_X61_Y37_N20
\z80|i_tv80_core|i_alu|Mux30~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux30~8_combout\ = (\z80|i_tv80_core|ALU_Op_r\(2) & (\z80|i_tv80_core|ALU_Op_r\(1) & (\z80|i_tv80_core|ALU_Op_r\(0) & !\z80|i_tv80_core|i_alu|Add2~10_combout\))) # (!\z80|i_tv80_core|ALU_Op_r\(2) & (\z80|i_tv80_core|ALU_Op_r\(1) $ 
-- (((\z80|i_tv80_core|i_alu|Add2~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ALU_Op_r\(2),
	datab => \z80|i_tv80_core|ALU_Op_r\(1),
	datac => \z80|i_tv80_core|ALU_Op_r\(0),
	datad => \z80|i_tv80_core|i_alu|Add2~10_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux30~8_combout\);

-- Location: LCCOMB_X59_Y38_N12
\z80|i_tv80_core|i_alu|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux30~2_combout\ = (\z80|i_tv80_core|IR\(3) & (((\z80|i_tv80_core|BusA\(0))))) # (!\z80|i_tv80_core|IR\(3) & (\z80|i_tv80_core|BusA\(7) & (!\z80|i_tv80_core|i_mcode|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(7),
	datab => \z80|i_tv80_core|i_mcode|Equal0~3_combout\,
	datac => \z80|i_tv80_core|BusA\(0),
	datad => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|i_alu|Mux30~2_combout\);

-- Location: LCCOMB_X58_Y38_N8
\z80|i_tv80_core|i_alu|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|LessThan1~0_combout\ = (\z80|i_tv80_core|BusA\(3) & ((\z80|i_tv80_core|BusA\(2)) # (\z80|i_tv80_core|BusA\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(3),
	datab => \z80|i_tv80_core|BusA\(2),
	datac => \z80|i_tv80_core|BusA\(1),
	combout => \z80|i_tv80_core|i_alu|LessThan1~0_combout\);

-- Location: LCCOMB_X59_Y39_N10
\z80|i_tv80_core|i_alu|Add8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Add8~0_combout\ = \z80|i_tv80_core|BusA\(1) $ (VCC)
-- \z80|i_tv80_core|i_alu|Add8~1\ = CARRY(\z80|i_tv80_core|BusA\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(1),
	datad => VCC,
	combout => \z80|i_tv80_core|i_alu|Add8~0_combout\,
	cout => \z80|i_tv80_core|i_alu|Add8~1\);

-- Location: LCCOMB_X59_Y39_N12
\z80|i_tv80_core|i_alu|Add8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Add8~2_combout\ = (\z80|i_tv80_core|BusA\(2) & (!\z80|i_tv80_core|i_alu|Add8~1\)) # (!\z80|i_tv80_core|BusA\(2) & ((\z80|i_tv80_core|i_alu|Add8~1\) # (GND)))
-- \z80|i_tv80_core|i_alu|Add8~3\ = CARRY((!\z80|i_tv80_core|i_alu|Add8~1\) # (!\z80|i_tv80_core|BusA\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(2),
	datad => VCC,
	cin => \z80|i_tv80_core|i_alu|Add8~1\,
	combout => \z80|i_tv80_core|i_alu|Add8~2_combout\,
	cout => \z80|i_tv80_core|i_alu|Add8~3\);

-- Location: LCCOMB_X59_Y39_N14
\z80|i_tv80_core|i_alu|Add8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Add8~4_combout\ = (\z80|i_tv80_core|BusA\(3) & ((GND) # (!\z80|i_tv80_core|i_alu|Add8~3\))) # (!\z80|i_tv80_core|BusA\(3) & (\z80|i_tv80_core|i_alu|Add8~3\ $ (GND)))
-- \z80|i_tv80_core|i_alu|Add8~5\ = CARRY((\z80|i_tv80_core|BusA\(3)) # (!\z80|i_tv80_core|i_alu|Add8~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|BusA\(3),
	datad => VCC,
	cin => \z80|i_tv80_core|i_alu|Add8~3\,
	combout => \z80|i_tv80_core|i_alu|Add8~4_combout\,
	cout => \z80|i_tv80_core|i_alu|Add8~5\);

-- Location: LCCOMB_X59_Y39_N16
\z80|i_tv80_core|i_alu|Add8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Add8~6_combout\ = (\z80|i_tv80_core|BusA\(4) & (\z80|i_tv80_core|i_alu|Add8~5\ & VCC)) # (!\z80|i_tv80_core|BusA\(4) & (!\z80|i_tv80_core|i_alu|Add8~5\))
-- \z80|i_tv80_core|i_alu|Add8~7\ = CARRY((!\z80|i_tv80_core|BusA\(4) & !\z80|i_tv80_core|i_alu|Add8~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(4),
	datad => VCC,
	cin => \z80|i_tv80_core|i_alu|Add8~5\,
	combout => \z80|i_tv80_core|i_alu|Add8~6_combout\,
	cout => \z80|i_tv80_core|i_alu|Add8~7\);

-- Location: LCCOMB_X59_Y39_N18
\z80|i_tv80_core|i_alu|Add8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Add8~8_combout\ = (\z80|i_tv80_core|BusA\(5) & ((GND) # (!\z80|i_tv80_core|i_alu|Add8~7\))) # (!\z80|i_tv80_core|BusA\(5) & (\z80|i_tv80_core|i_alu|Add8~7\ $ (GND)))
-- \z80|i_tv80_core|i_alu|Add8~9\ = CARRY((\z80|i_tv80_core|BusA\(5)) # (!\z80|i_tv80_core|i_alu|Add8~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|BusA\(5),
	datad => VCC,
	cin => \z80|i_tv80_core|i_alu|Add8~7\,
	combout => \z80|i_tv80_core|i_alu|Add8~8_combout\,
	cout => \z80|i_tv80_core|i_alu|Add8~9\);

-- Location: LCCOMB_X58_Y38_N6
\z80|i_tv80_core|i_alu|DAA_Q~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|DAA_Q~12_combout\ = (\z80|i_tv80_core|i_alu|LessThan1~0_combout\ & (((\z80|i_tv80_core|i_alu|Add8~8_combout\)))) # (!\z80|i_tv80_core|i_alu|LessThan1~0_combout\ & ((\z80|i_tv80_core|F\(5) & 
-- ((\z80|i_tv80_core|i_alu|Add8~8_combout\))) # (!\z80|i_tv80_core|F\(5) & (\z80|i_tv80_core|BusA\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(5),
	datab => \z80|i_tv80_core|i_alu|LessThan1~0_combout\,
	datac => \z80|i_tv80_core|F\(5),
	datad => \z80|i_tv80_core|i_alu|Add8~8_combout\,
	combout => \z80|i_tv80_core|i_alu|DAA_Q~12_combout\);

-- Location: LCCOMB_X58_Y38_N0
\z80|i_tv80_core|i_alu|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|LessThan3~0_combout\ = (\z80|i_tv80_core|BusA\(6)) # ((\z80|i_tv80_core|BusA\(5)) # ((\z80|i_tv80_core|i_alu|LessThan1~0_combout\ & \z80|i_tv80_core|BusA\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(6),
	datab => \z80|i_tv80_core|i_alu|LessThan1~0_combout\,
	datac => \z80|i_tv80_core|BusA\(5),
	datad => \z80|i_tv80_core|BusA\(4),
	combout => \z80|i_tv80_core|i_alu|LessThan3~0_combout\);

-- Location: LCCOMB_X62_Y36_N28
\z80|i_tv80_core|F~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|F~10_combout\ = (\z80|i_tv80_core|BTR_r~0_combout\ & (!\z80|i_tv80_core|F~9_combout\ & ((\z80|i_tv80_core|F\(0)) # (\z80|i_tv80_core|i_mcode|I_CPL~0_combout\)))) # (!\z80|i_tv80_core|BTR_r~0_combout\ & (((\z80|i_tv80_core|F\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|F~9_combout\,
	datab => \z80|i_tv80_core|F\(0),
	datac => \z80|i_tv80_core|BTR_r~0_combout\,
	datad => \z80|i_tv80_core|i_mcode|I_CPL~0_combout\,
	combout => \z80|i_tv80_core|F~10_combout\);

-- Location: LCCOMB_X61_Y39_N26
\z80|i_tv80_core|F~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|F~11_combout\ = (\z80|i_tv80_core|Decoder3~4_combout\ & (\z80|i_tv80_core|Save_Mux[0]~6_combout\)) # (!\z80|i_tv80_core|Decoder3~4_combout\ & ((\z80|i_tv80_core|F~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_Mux[0]~6_combout\,
	datab => \z80|i_tv80_core|Decoder3~4_combout\,
	datad => \z80|i_tv80_core|F~10_combout\,
	combout => \z80|i_tv80_core|F~11_combout\);

-- Location: FF_X61_Y39_N27
\z80|i_tv80_core|F[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|F~11_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|F\(0));

-- Location: LCCOMB_X57_Y38_N18
\z80|i_tv80_core|i_alu|DAA_Q~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|DAA_Q~26_combout\ = (\z80|i_tv80_core|i_alu|LessThan3~0_combout\ & (\z80|i_tv80_core|F\(0) & \z80|i_tv80_core|BusA\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|i_alu|LessThan3~0_combout\,
	datac => \z80|i_tv80_core|F\(0),
	datad => \z80|i_tv80_core|BusA\(7),
	combout => \z80|i_tv80_core|i_alu|DAA_Q~26_combout\);

-- Location: LCCOMB_X59_Y39_N20
\z80|i_tv80_core|i_alu|Add8~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Add8~10_combout\ = (\z80|i_tv80_core|BusA\(6) & (\z80|i_tv80_core|i_alu|Add8~9\ & VCC)) # (!\z80|i_tv80_core|BusA\(6) & (!\z80|i_tv80_core|i_alu|Add8~9\))
-- \z80|i_tv80_core|i_alu|Add8~11\ = CARRY((!\z80|i_tv80_core|BusA\(6) & !\z80|i_tv80_core|i_alu|Add8~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(6),
	datad => VCC,
	cin => \z80|i_tv80_core|i_alu|Add8~9\,
	combout => \z80|i_tv80_core|i_alu|Add8~10_combout\,
	cout => \z80|i_tv80_core|i_alu|Add8~11\);

-- Location: LCCOMB_X59_Y39_N22
\z80|i_tv80_core|i_alu|Add8~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Add8~12_combout\ = \z80|i_tv80_core|BusA\(7) $ (\z80|i_tv80_core|i_alu|Add8~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(7),
	cin => \z80|i_tv80_core|i_alu|Add8~11\,
	combout => \z80|i_tv80_core|i_alu|Add8~12_combout\);

-- Location: LCCOMB_X59_Y39_N24
\z80|i_tv80_core|i_alu|DAA_Q~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|DAA_Q~22_combout\ = (\z80|i_tv80_core|F\(5) & (((\z80|i_tv80_core|i_alu|Add8~12_combout\)))) # (!\z80|i_tv80_core|F\(5) & ((\z80|i_tv80_core|i_alu|LessThan1~0_combout\ & ((\z80|i_tv80_core|i_alu|Add8~12_combout\))) # 
-- (!\z80|i_tv80_core|i_alu|LessThan1~0_combout\ & (\z80|i_tv80_core|BusA\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(7),
	datab => \z80|i_tv80_core|F\(5),
	datac => \z80|i_tv80_core|i_alu|Add8~12_combout\,
	datad => \z80|i_tv80_core|i_alu|LessThan1~0_combout\,
	combout => \z80|i_tv80_core|i_alu|DAA_Q~22_combout\);

-- Location: LCCOMB_X58_Y38_N28
\z80|i_tv80_core|i_alu|DAA_Q~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|DAA_Q~19_combout\ = (\z80|i_tv80_core|i_alu|LessThan1~0_combout\ & (\z80|i_tv80_core|i_alu|Add8~10_combout\)) # (!\z80|i_tv80_core|i_alu|LessThan1~0_combout\ & ((\z80|i_tv80_core|F\(5) & (\z80|i_tv80_core|i_alu|Add8~10_combout\)) # 
-- (!\z80|i_tv80_core|F\(5) & ((\z80|i_tv80_core|BusA\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Add8~10_combout\,
	datab => \z80|i_tv80_core|i_alu|LessThan1~0_combout\,
	datac => \z80|i_tv80_core|F\(5),
	datad => \z80|i_tv80_core|BusA\(6),
	combout => \z80|i_tv80_core|i_alu|DAA_Q~19_combout\);

-- Location: LCCOMB_X57_Y38_N28
\z80|i_tv80_core|i_alu|Mux30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux30~3_combout\ = (\z80|i_tv80_core|i_alu|DAA_Q~26_combout\ & ((\z80|i_tv80_core|i_alu|DAA_Q~22_combout\) # ((\z80|i_tv80_core|i_alu|DAA_Q~12_combout\ & \z80|i_tv80_core|i_alu|DAA_Q~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|DAA_Q~12_combout\,
	datab => \z80|i_tv80_core|i_alu|DAA_Q~26_combout\,
	datac => \z80|i_tv80_core|i_alu|DAA_Q~22_combout\,
	datad => \z80|i_tv80_core|i_alu|DAA_Q~19_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux30~3_combout\);

-- Location: LCCOMB_X58_Y38_N16
\z80|i_tv80_core|i_alu|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Add6~4_combout\ = (\z80|i_tv80_core|BusA\(3) & (\z80|i_tv80_core|i_alu|Add6~3\ $ (GND))) # (!\z80|i_tv80_core|BusA\(3) & (!\z80|i_tv80_core|i_alu|Add6~3\ & VCC))
-- \z80|i_tv80_core|i_alu|Add6~5\ = CARRY((\z80|i_tv80_core|BusA\(3) & !\z80|i_tv80_core|i_alu|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(3),
	datad => VCC,
	cin => \z80|i_tv80_core|i_alu|Add6~3\,
	combout => \z80|i_tv80_core|i_alu|Add6~4_combout\,
	cout => \z80|i_tv80_core|i_alu|Add6~5\);

-- Location: LCCOMB_X58_Y38_N18
\z80|i_tv80_core|i_alu|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Add6~6_combout\ = (\z80|i_tv80_core|BusA\(4) & (!\z80|i_tv80_core|i_alu|Add6~5\)) # (!\z80|i_tv80_core|BusA\(4) & ((\z80|i_tv80_core|i_alu|Add6~5\) # (GND)))
-- \z80|i_tv80_core|i_alu|Add6~7\ = CARRY((!\z80|i_tv80_core|i_alu|Add6~5\) # (!\z80|i_tv80_core|BusA\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(4),
	datad => VCC,
	cin => \z80|i_tv80_core|i_alu|Add6~5\,
	combout => \z80|i_tv80_core|i_alu|Add6~6_combout\,
	cout => \z80|i_tv80_core|i_alu|Add6~7\);

-- Location: LCCOMB_X58_Y38_N20
\z80|i_tv80_core|i_alu|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Add6~8_combout\ = (\z80|i_tv80_core|BusA\(5) & (\z80|i_tv80_core|i_alu|Add6~7\ $ (GND))) # (!\z80|i_tv80_core|BusA\(5) & (!\z80|i_tv80_core|i_alu|Add6~7\ & VCC))
-- \z80|i_tv80_core|i_alu|Add6~9\ = CARRY((\z80|i_tv80_core|BusA\(5) & !\z80|i_tv80_core|i_alu|Add6~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(5),
	datad => VCC,
	cin => \z80|i_tv80_core|i_alu|Add6~7\,
	combout => \z80|i_tv80_core|i_alu|Add6~8_combout\,
	cout => \z80|i_tv80_core|i_alu|Add6~9\);

-- Location: LCCOMB_X58_Y38_N22
\z80|i_tv80_core|i_alu|Add6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Add6~10_combout\ = (\z80|i_tv80_core|BusA\(6) & (!\z80|i_tv80_core|i_alu|Add6~9\)) # (!\z80|i_tv80_core|BusA\(6) & ((\z80|i_tv80_core|i_alu|Add6~9\) # (GND)))
-- \z80|i_tv80_core|i_alu|Add6~11\ = CARRY((!\z80|i_tv80_core|i_alu|Add6~9\) # (!\z80|i_tv80_core|BusA\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(6),
	datad => VCC,
	cin => \z80|i_tv80_core|i_alu|Add6~9\,
	combout => \z80|i_tv80_core|i_alu|Add6~10_combout\,
	cout => \z80|i_tv80_core|i_alu|Add6~11\);

-- Location: LCCOMB_X58_Y38_N24
\z80|i_tv80_core|i_alu|Add6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Add6~12_combout\ = (\z80|i_tv80_core|BusA\(7) & (\z80|i_tv80_core|i_alu|Add6~11\ $ (GND))) # (!\z80|i_tv80_core|BusA\(7) & (!\z80|i_tv80_core|i_alu|Add6~11\ & VCC))
-- \z80|i_tv80_core|i_alu|Add6~13\ = CARRY((\z80|i_tv80_core|BusA\(7) & !\z80|i_tv80_core|i_alu|Add6~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|BusA\(7),
	datad => VCC,
	cin => \z80|i_tv80_core|i_alu|Add6~11\,
	combout => \z80|i_tv80_core|i_alu|Add6~12_combout\,
	cout => \z80|i_tv80_core|i_alu|Add6~13\);

-- Location: LCCOMB_X58_Y38_N26
\z80|i_tv80_core|i_alu|Add6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Add6~14_combout\ = \z80|i_tv80_core|i_alu|Add6~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \z80|i_tv80_core|i_alu|Add6~13\,
	combout => \z80|i_tv80_core|i_alu|Add6~14_combout\);

-- Location: LCCOMB_X59_Y38_N24
\z80|i_tv80_core|i_alu|DAA_Q~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|DAA_Q~16_combout\ = (\z80|i_tv80_core|i_alu|Add6~14_combout\ & ((\z80|i_tv80_core|F\(5)) # (\z80|i_tv80_core|i_alu|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|F\(5),
	datac => \z80|i_tv80_core|i_alu|Add6~14_combout\,
	datad => \z80|i_tv80_core|i_alu|LessThan1~0_combout\,
	combout => \z80|i_tv80_core|i_alu|DAA_Q~16_combout\);

-- Location: LCCOMB_X57_Y38_N22
\z80|i_tv80_core|i_alu|Mux30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux30~4_combout\ = (\z80|i_tv80_core|i_alu|Mux30~3_combout\) # ((!\z80|i_tv80_core|F\(0) & (\z80|i_tv80_core|i_alu|LessThan0~0_combout\ $ (\z80|i_tv80_core|i_alu|DAA_Q~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|LessThan0~0_combout\,
	datab => \z80|i_tv80_core|i_alu|Mux30~3_combout\,
	datac => \z80|i_tv80_core|F\(0),
	datad => \z80|i_tv80_core|i_alu|DAA_Q~16_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux30~4_combout\);

-- Location: LCCOMB_X58_Y38_N30
\z80|i_tv80_core|i_alu|Mux30~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux30~5_combout\ = (\z80|i_tv80_core|ALU_Op_r\(2) & ((\z80|i_tv80_core|F\(4)) # ((\z80|i_tv80_core|i_alu|Mux30~4_combout\)))) # (!\z80|i_tv80_core|ALU_Op_r\(2) & (((\z80|i_tv80_core|i_alu|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ALU_Op_r\(2),
	datab => \z80|i_tv80_core|F\(4),
	datac => \z80|i_tv80_core|i_alu|Mux30~2_combout\,
	datad => \z80|i_tv80_core|i_alu|Mux30~4_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux30~5_combout\);

-- Location: LCCOMB_X61_Y37_N24
\z80|i_tv80_core|i_alu|Mux30~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux30~6_combout\ = (\z80|i_tv80_core|ALU_Op_r\(0) & (\z80|i_tv80_core|F\(4))) # (!\z80|i_tv80_core|ALU_Op_r\(0) & ((\z80|i_tv80_core|ALU_Op_r\(1) & (\z80|i_tv80_core|F\(4))) # (!\z80|i_tv80_core|ALU_Op_r\(1) & 
-- ((\z80|i_tv80_core|i_alu|Mux30~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ALU_Op_r\(0),
	datab => \z80|i_tv80_core|F\(4),
	datac => \z80|i_tv80_core|i_alu|Mux30~5_combout\,
	datad => \z80|i_tv80_core|ALU_Op_r\(1),
	combout => \z80|i_tv80_core|i_alu|Mux30~6_combout\);

-- Location: LCCOMB_X61_Y37_N10
\z80|i_tv80_core|i_alu|Mux30~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux30~7_combout\ = (\z80|i_tv80_core|ALU_Op_r\(3) & ((\z80|i_tv80_core|i_alu|Mux30~6_combout\))) # (!\z80|i_tv80_core|ALU_Op_r\(3) & (\z80|i_tv80_core|i_alu|Mux30~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|i_alu|Mux30~8_combout\,
	datac => \z80|i_tv80_core|ALU_Op_r\(3),
	datad => \z80|i_tv80_core|i_alu|Mux30~6_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux30~7_combout\);

-- Location: LCCOMB_X61_Y37_N4
\z80|i_tv80_core|F~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|F~5_combout\ = (\z80|i_tv80_core|PreserveC_r~q\ & (\z80|i_tv80_core|F~4_combout\)) # (!\z80|i_tv80_core|PreserveC_r~q\ & ((\z80|i_tv80_core|always2~1_combout\ & ((\z80|i_tv80_core|i_alu|Mux30~7_combout\))) # 
-- (!\z80|i_tv80_core|always2~1_combout\ & (\z80|i_tv80_core|F~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|F~4_combout\,
	datab => \z80|i_tv80_core|PreserveC_r~q\,
	datac => \z80|i_tv80_core|always2~1_combout\,
	datad => \z80|i_tv80_core|i_alu|Mux30~7_combout\,
	combout => \z80|i_tv80_core|F~5_combout\);

-- Location: LCCOMB_X61_Y37_N0
\z80|i_tv80_core|F~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|F~6_combout\ = (\z80|i_tv80_core|Decoder3~4_combout\ & (\z80|i_tv80_core|Save_Mux[4]~26_combout\)) # (!\z80|i_tv80_core|Decoder3~4_combout\ & ((\z80|i_tv80_core|F~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_Mux[4]~26_combout\,
	datab => \z80|i_tv80_core|F~5_combout\,
	datad => \z80|i_tv80_core|Decoder3~4_combout\,
	combout => \z80|i_tv80_core|F~6_combout\);

-- Location: FF_X61_Y37_N1
\z80|i_tv80_core|F[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|F~6_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|F\(4));

-- Location: LCCOMB_X61_Y37_N12
\z80|i_tv80_core|F~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|F~18_combout\ = (\z80|i_tv80_core|i_mcode|I_CCF~0_combout\ & (((\z80|i_tv80_core|BTR_r~0_combout\ & \z80|i_tv80_core|F\(4))))) # (!\z80|i_tv80_core|i_mcode|I_CCF~0_combout\ & (\z80|i_tv80_core|F~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|F~17_combout\,
	datab => \z80|i_tv80_core|BTR_r~0_combout\,
	datac => \z80|i_tv80_core|i_mcode|I_CCF~0_combout\,
	datad => \z80|i_tv80_core|F\(4),
	combout => \z80|i_tv80_core|F~18_combout\);

-- Location: LCCOMB_X61_Y37_N30
\z80|i_tv80_core|F~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|F~19_combout\ = (\z80|i_tv80_core|F~18_combout\ & (((!\z80|i_tv80_core|BTR_r~0_combout\ & \z80|i_tv80_core|F\(5))) # (!\z80|i_tv80_core|i_mcode|I_SCF~0_combout\))) # (!\z80|i_tv80_core|F~18_combout\ & (!\z80|i_tv80_core|BTR_r~0_combout\ & 
-- (\z80|i_tv80_core|F\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|F~18_combout\,
	datab => \z80|i_tv80_core|BTR_r~0_combout\,
	datac => \z80|i_tv80_core|F\(5),
	datad => \z80|i_tv80_core|i_mcode|I_SCF~0_combout\,
	combout => \z80|i_tv80_core|F~19_combout\);

-- Location: LCCOMB_X61_Y37_N14
\z80|i_tv80_core|F~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|F~32_combout\ = (\z80|i_tv80_core|ALU_Op_r\(2) & ((\z80|i_tv80_core|ALU_Op_r\(1) & (\z80|i_tv80_core|ALU_Op_r\(0) & !\z80|i_tv80_core|i_alu|Add0~10_combout\)) # (!\z80|i_tv80_core|ALU_Op_r\(1) & (!\z80|i_tv80_core|ALU_Op_r\(0))))) # 
-- (!\z80|i_tv80_core|ALU_Op_r\(2) & (\z80|i_tv80_core|ALU_Op_r\(1) $ (((\z80|i_tv80_core|i_alu|Add0~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ALU_Op_r\(2),
	datab => \z80|i_tv80_core|ALU_Op_r\(1),
	datac => \z80|i_tv80_core|ALU_Op_r\(0),
	datad => \z80|i_tv80_core|i_alu|Add0~10_combout\,
	combout => \z80|i_tv80_core|F~32_combout\);

-- Location: LCCOMB_X59_Y38_N10
\z80|i_tv80_core|F~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|F~12_combout\ = (\z80|i_tv80_core|BusA\(3)) # ((\z80|i_tv80_core|BusA\(2) & \z80|i_tv80_core|BusA\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(2),
	datac => \z80|i_tv80_core|BusA\(3),
	datad => \z80|i_tv80_core|BusA\(1),
	combout => \z80|i_tv80_core|F~12_combout\);

-- Location: LCCOMB_X59_Y38_N28
\z80|i_tv80_core|F~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|F~13_combout\ = (\z80|i_tv80_core|F\(0) & (((\z80|i_tv80_core|F\(5) & !\z80|i_tv80_core|F~12_combout\)))) # (!\z80|i_tv80_core|F\(0) & (\z80|i_tv80_core|i_alu|LessThan1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|LessThan1~0_combout\,
	datab => \z80|i_tv80_core|F\(0),
	datac => \z80|i_tv80_core|F\(5),
	datad => \z80|i_tv80_core|F~12_combout\,
	combout => \z80|i_tv80_core|F~13_combout\);

-- Location: LCCOMB_X61_Y37_N22
\z80|i_tv80_core|F~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|F~14_combout\ = (!\z80|i_tv80_core|ALU_Op_r\(1) & ((\z80|i_tv80_core|ALU_Op_r\(2) & (\z80|i_tv80_core|F~13_combout\ & !\z80|i_tv80_core|ALU_Op_r\(0))) # (!\z80|i_tv80_core|ALU_Op_r\(2) & ((\z80|i_tv80_core|ALU_Op_r\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ALU_Op_r\(2),
	datab => \z80|i_tv80_core|F~13_combout\,
	datac => \z80|i_tv80_core|ALU_Op_r\(0),
	datad => \z80|i_tv80_core|ALU_Op_r\(1),
	combout => \z80|i_tv80_core|F~14_combout\);

-- Location: LCCOMB_X61_Y37_N16
\z80|i_tv80_core|F~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|F~15_combout\ = (\z80|i_tv80_core|F~14_combout\) # ((\z80|i_tv80_core|i_alu|Mux1~1_combout\ & (\z80|i_tv80_core|F\(5) & \z80|i_tv80_core|ALU_Op_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|F~14_combout\,
	datab => \z80|i_tv80_core|i_alu|Mux1~1_combout\,
	datac => \z80|i_tv80_core|F\(5),
	datad => \z80|i_tv80_core|ALU_Op_r\(1),
	combout => \z80|i_tv80_core|F~15_combout\);

-- Location: LCCOMB_X61_Y37_N26
\z80|i_tv80_core|F~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|F~16_combout\ = (\z80|i_tv80_core|always2~1_combout\ & ((\z80|i_tv80_core|ALU_Op_r\(3) & ((\z80|i_tv80_core|F~15_combout\))) # (!\z80|i_tv80_core|ALU_Op_r\(3) & (\z80|i_tv80_core|F~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ALU_Op_r\(3),
	datab => \z80|i_tv80_core|F~32_combout\,
	datac => \z80|i_tv80_core|always2~1_combout\,
	datad => \z80|i_tv80_core|F~15_combout\,
	combout => \z80|i_tv80_core|F~16_combout\);

-- Location: LCCOMB_X61_Y37_N8
\z80|i_tv80_core|F~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|F~20_combout\ = (!\z80|i_tv80_core|Decoder3~4_combout\ & ((\z80|i_tv80_core|F~16_combout\) # ((!\z80|i_tv80_core|always2~1_combout\ & \z80|i_tv80_core|F~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|always2~1_combout\,
	datab => \z80|i_tv80_core|F~19_combout\,
	datac => \z80|i_tv80_core|F~16_combout\,
	datad => \z80|i_tv80_core|Decoder3~4_combout\,
	combout => \z80|i_tv80_core|F~20_combout\);

-- Location: LCCOMB_X62_Y37_N22
\z80|i_tv80_core|F~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|F~21_combout\ = (\z80|i_tv80_core|F~20_combout\) # ((\z80|i_tv80_core|Save_Mux[5]~31_combout\ & \z80|i_tv80_core|Decoder3~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_Mux[5]~31_combout\,
	datab => \z80|i_tv80_core|Decoder3~4_combout\,
	datad => \z80|i_tv80_core|F~20_combout\,
	combout => \z80|i_tv80_core|F~21_combout\);

-- Location: FF_X62_Y37_N23
\z80|i_tv80_core|F[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|F~21_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|F\(5));

-- Location: LCCOMB_X59_Y39_N0
\z80|i_tv80_core|i_alu|always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|always1~0_combout\ = (\z80|i_tv80_core|F\(5)) # ((\z80|i_tv80_core|BusA\(3) & ((\z80|i_tv80_core|BusA\(1)) # (\z80|i_tv80_core|BusA\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(1),
	datab => \z80|i_tv80_core|BusA\(3),
	datac => \z80|i_tv80_core|BusA\(2),
	datad => \z80|i_tv80_core|F\(5),
	combout => \z80|i_tv80_core|i_alu|always1~0_combout\);

-- Location: LCCOMB_X59_Y38_N8
\z80|i_tv80_core|i_alu|DAA_Q~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|DAA_Q~7_combout\ = (\z80|i_tv80_core|i_alu|always1~0_combout\ & ((\z80|i_tv80_core|F\(0) & ((\z80|i_tv80_core|i_alu|Add8~2_combout\))) # (!\z80|i_tv80_core|F\(0) & (\z80|i_tv80_core|i_alu|Add6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Add6~2_combout\,
	datab => \z80|i_tv80_core|i_alu|always1~0_combout\,
	datac => \z80|i_tv80_core|F\(0),
	datad => \z80|i_tv80_core|i_alu|Add8~2_combout\,
	combout => \z80|i_tv80_core|i_alu|DAA_Q~7_combout\);

-- Location: LCCOMB_X59_Y38_N22
\z80|i_tv80_core|i_alu|DAA_Q~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|DAA_Q~27_combout\ = (\z80|i_tv80_core|i_alu|DAA_Q~7_combout\) # ((\z80|i_tv80_core|BusA\(2) & (!\z80|i_tv80_core|BusA\(3) & !\z80|i_tv80_core|F\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(2),
	datab => \z80|i_tv80_core|BusA\(3),
	datac => \z80|i_tv80_core|i_alu|DAA_Q~7_combout\,
	datad => \z80|i_tv80_core|F\(5),
	combout => \z80|i_tv80_core|i_alu|DAA_Q~27_combout\);

-- Location: LCCOMB_X60_Y36_N24
\z80|i_tv80_core|i_alu|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux5~0_combout\ = (\z80|i_tv80_core|i_alu|Mux1~1_combout\ & ((\z80|i_tv80_core|BusB\(2) $ (\z80|i_tv80_core|BusA\(2))) # (!\z80|i_tv80_core|i_alu|Mux1~0_combout\))) # (!\z80|i_tv80_core|i_alu|Mux1~1_combout\ & 
-- ((\z80|i_tv80_core|BusB\(2) & ((\z80|i_tv80_core|BusA\(2)) # (!\z80|i_tv80_core|i_alu|Mux1~0_combout\))) # (!\z80|i_tv80_core|BusB\(2) & (!\z80|i_tv80_core|i_alu|Mux1~0_combout\ & \z80|i_tv80_core|BusA\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux1~1_combout\,
	datab => \z80|i_tv80_core|BusB\(2),
	datac => \z80|i_tv80_core|i_alu|Mux1~0_combout\,
	datad => \z80|i_tv80_core|BusA\(2),
	combout => \z80|i_tv80_core|i_alu|Mux5~0_combout\);

-- Location: LCCOMB_X60_Y36_N30
\z80|i_tv80_core|i_alu|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux5~1_combout\ = (\z80|i_tv80_core|i_alu|Mux5~0_combout\ & (((\z80|i_tv80_core|i_alu|Add0~6_combout\) # (\z80|i_tv80_core|i_alu|Mux1~0_combout\)) # (!\z80|i_tv80_core|i_alu|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux1~1_combout\,
	datab => \z80|i_tv80_core|i_alu|Add0~6_combout\,
	datac => \z80|i_tv80_core|i_alu|Mux1~0_combout\,
	datad => \z80|i_tv80_core|i_alu|Mux5~0_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux5~1_combout\);

-- Location: LCCOMB_X61_Y38_N4
\z80|i_tv80_core|Save_Mux[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[0]~2_combout\ = (\z80|i_tv80_core|ALU_Op_r\(3) & ((\z80|i_tv80_core|ALU_Op_r\(0)) # ((\z80|i_tv80_core|ALU_Op_r\(1)) # (!\z80|i_tv80_core|ALU_Op_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ALU_Op_r\(0),
	datab => \z80|i_tv80_core|ALU_Op_r\(2),
	datac => \z80|i_tv80_core|ALU_Op_r\(3),
	datad => \z80|i_tv80_core|ALU_Op_r\(1),
	combout => \z80|i_tv80_core|Save_Mux[0]~2_combout\);

-- Location: LCCOMB_X60_Y38_N12
\z80|i_tv80_core|Save_Mux[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[2]~14_combout\ = (\z80|i_tv80_core|Save_Mux[0]~3_combout\ & ((\z80|i_tv80_core|i_alu|DAA_Q~27_combout\) # ((\z80|i_tv80_core|Save_Mux[0]~2_combout\)))) # (!\z80|i_tv80_core|Save_Mux[0]~3_combout\ & 
-- (((\z80|i_tv80_core|i_alu|Mux5~1_combout\ & !\z80|i_tv80_core|Save_Mux[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_Mux[0]~3_combout\,
	datab => \z80|i_tv80_core|i_alu|DAA_Q~27_combout\,
	datac => \z80|i_tv80_core|i_alu|Mux5~1_combout\,
	datad => \z80|i_tv80_core|Save_Mux[0]~2_combout\,
	combout => \z80|i_tv80_core|Save_Mux[2]~14_combout\);

-- Location: LCCOMB_X60_Y39_N26
\z80|i_tv80_core|i_alu|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux15~0_combout\ = (\z80|i_tv80_core|IR\(4) & ((\z80|i_tv80_core|IR\(5) & (\z80|i_tv80_core|BusA\(6))) # (!\z80|i_tv80_core|IR\(5) & ((\z80|i_tv80_core|BusA\(1)))))) # (!\z80|i_tv80_core|IR\(4) & (((\z80|i_tv80_core|BusA\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(6),
	datab => \z80|i_tv80_core|BusA\(1),
	datac => \z80|i_tv80_core|IR\(4),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_alu|Mux15~0_combout\);

-- Location: LCCOMB_X60_Y39_N4
\z80|i_tv80_core|i_alu|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux15~1_combout\ = (\z80|i_tv80_core|IR\(3) & ((\z80|i_tv80_core|BusA\(3)))) # (!\z80|i_tv80_core|IR\(3) & (\z80|i_tv80_core|i_alu|Mux15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux15~0_combout\,
	datac => \z80|i_tv80_core|BusA\(3),
	datad => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|i_alu|Mux15~1_combout\);

-- Location: LCCOMB_X60_Y39_N24
\z80|i_tv80_core|i_alu|Q_t~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Q_t~4_combout\ = (\z80|i_tv80_core|BusB\(2)) # ((!\z80|i_tv80_core|IR\(3) & (\z80|i_tv80_core|IR\(4) & !\z80|i_tv80_core|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusB\(2),
	datab => \z80|i_tv80_core|IR\(3),
	datac => \z80|i_tv80_core|IR\(4),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_alu|Q_t~4_combout\);

-- Location: LCCOMB_X60_Y39_N22
\z80|i_tv80_core|Save_Mux[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[2]~12_combout\ = (\z80|i_tv80_core|ALU_Op_r\(0) & (\z80|i_tv80_core|ALU_Op_r\(1))) # (!\z80|i_tv80_core|ALU_Op_r\(0) & ((\z80|i_tv80_core|ALU_Op_r\(1) & ((\z80|i_tv80_core|i_alu|Q_t~4_combout\))) # (!\z80|i_tv80_core|ALU_Op_r\(1) 
-- & (\z80|i_tv80_core|i_alu|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ALU_Op_r\(0),
	datab => \z80|i_tv80_core|ALU_Op_r\(1),
	datac => \z80|i_tv80_core|i_alu|Mux15~1_combout\,
	datad => \z80|i_tv80_core|i_alu|Q_t~4_combout\,
	combout => \z80|i_tv80_core|Save_Mux[2]~12_combout\);

-- Location: LCCOMB_X60_Y38_N26
\z80|i_tv80_core|Save_Mux[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[2]~13_combout\ = (\z80|i_tv80_core|ALU_Op_r\(0) & (\z80|i_tv80_core|BusB\(2) & (\z80|i_tv80_core|Save_Mux[2]~12_combout\ $ (\z80|i_tv80_core|i_alu|Decoder0~3_combout\)))) # (!\z80|i_tv80_core|ALU_Op_r\(0) & 
-- (((\z80|i_tv80_core|Save_Mux[2]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusB\(2),
	datab => \z80|i_tv80_core|ALU_Op_r\(0),
	datac => \z80|i_tv80_core|Save_Mux[2]~12_combout\,
	datad => \z80|i_tv80_core|i_alu|Decoder0~3_combout\,
	combout => \z80|i_tv80_core|Save_Mux[2]~13_combout\);

-- Location: LCCOMB_X60_Y38_N14
\z80|i_tv80_core|i_alu|Q_t~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Q_t~5_combout\ = (\z80|i_tv80_core|ALU_Op_r\(0) & ((\z80|i_tv80_core|BusB\(6)))) # (!\z80|i_tv80_core|ALU_Op_r\(0) & (\z80|i_tv80_core|BusB\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusB\(2),
	datac => \z80|i_tv80_core|BusB\(6),
	datad => \z80|i_tv80_core|ALU_Op_r\(0),
	combout => \z80|i_tv80_core|i_alu|Q_t~5_combout\);

-- Location: LCCOMB_X60_Y38_N16
\z80|i_tv80_core|Save_Mux[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[2]~15_combout\ = (\z80|i_tv80_core|Save_Mux[2]~14_combout\ & (((\z80|i_tv80_core|i_alu|Q_t~5_combout\) # (!\z80|i_tv80_core|Save_Mux[0]~2_combout\)))) # (!\z80|i_tv80_core|Save_Mux[2]~14_combout\ & 
-- (\z80|i_tv80_core|Save_Mux[2]~13_combout\ & ((\z80|i_tv80_core|Save_Mux[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_Mux[2]~14_combout\,
	datab => \z80|i_tv80_core|Save_Mux[2]~13_combout\,
	datac => \z80|i_tv80_core|i_alu|Q_t~5_combout\,
	datad => \z80|i_tv80_core|Save_Mux[0]~2_combout\,
	combout => \z80|i_tv80_core|Save_Mux[2]~15_combout\);

-- Location: LCCOMB_X58_Y35_N18
\z80|i_tv80_core|do~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|do~2_combout\ = (\z80|i_tv80_core|Save_ALU_r~q\ & (\z80|i_tv80_core|Save_Mux[2]~15_combout\)) # (!\z80|i_tv80_core|Save_ALU_r~q\ & ((\z80|di_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_Mux[2]~15_combout\,
	datab => \z80|di_reg\(2),
	datad => \z80|i_tv80_core|Save_ALU_r~q\,
	combout => \z80|i_tv80_core|do~2_combout\);

-- Location: LCCOMB_X58_Y35_N4
\z80|i_tv80_core|do~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|do~10_combout\ = (\z80|i_tv80_core|do~6_combout\ & (\z80|i_tv80_core|do~2_combout\)) # (!\z80|i_tv80_core|do~6_combout\ & ((\z80|i_tv80_core|BusB\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|do~2_combout\,
	datac => \z80|i_tv80_core|BusB\(2),
	datad => \z80|i_tv80_core|do~6_combout\,
	combout => \z80|i_tv80_core|do~10_combout\);

-- Location: FF_X58_Y35_N5
\z80|i_tv80_core|do[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|do~10_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|do[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|do\(2));

-- Location: LCCOMB_X62_Y33_N30
\z80|i_tv80_core|TmpAddr~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr~33_combout\ = (!\z80|i_tv80_core|TmpAddr[2]~21_combout\ & ((\z80|i_tv80_core|TmpAddr~20_combout\ & ((\z80|di_reg\(0)))) # (!\z80|i_tv80_core|TmpAddr~20_combout\ & (\z80|i_tv80_core|SP16[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr~20_combout\,
	datab => \z80|i_tv80_core|TmpAddr[2]~21_combout\,
	datac => \z80|i_tv80_core|SP16[0]~0_combout\,
	datad => \z80|di_reg\(0),
	combout => \z80|i_tv80_core|TmpAddr~33_combout\);

-- Location: FF_X62_Y33_N31
\z80|i_tv80_core|TmpAddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|TmpAddr~33_combout\,
	ena => \z80|i_tv80_core|TmpAddr[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|TmpAddr\(0));

-- Location: LCCOMB_X60_Y32_N0
\z80|i_tv80_core|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Add0~0_combout\ = \z80|i_tv80_core|TmpAddr\(0) $ (VCC)
-- \z80|i_tv80_core|Add0~1\ = CARRY(\z80|i_tv80_core|TmpAddr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|TmpAddr\(0),
	datad => VCC,
	combout => \z80|i_tv80_core|Add0~0_combout\,
	cout => \z80|i_tv80_core|Add0~1\);

-- Location: LCCOMB_X60_Y32_N2
\z80|i_tv80_core|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Add0~2_combout\ = (\z80|i_tv80_core|TmpAddr\(1) & (!\z80|i_tv80_core|Add0~1\)) # (!\z80|i_tv80_core|TmpAddr\(1) & ((\z80|i_tv80_core|Add0~1\) # (GND)))
-- \z80|i_tv80_core|Add0~3\ = CARRY((!\z80|i_tv80_core|Add0~1\) # (!\z80|i_tv80_core|TmpAddr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|TmpAddr\(1),
	datad => VCC,
	cin => \z80|i_tv80_core|Add0~1\,
	combout => \z80|i_tv80_core|Add0~2_combout\,
	cout => \z80|i_tv80_core|Add0~3\);

-- Location: LCCOMB_X60_Y32_N4
\z80|i_tv80_core|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Add0~4_combout\ = (\z80|i_tv80_core|TmpAddr\(2) & (\z80|i_tv80_core|Add0~3\ $ (GND))) # (!\z80|i_tv80_core|TmpAddr\(2) & (!\z80|i_tv80_core|Add0~3\ & VCC))
-- \z80|i_tv80_core|Add0~5\ = CARRY((\z80|i_tv80_core|TmpAddr\(2) & !\z80|i_tv80_core|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr\(2),
	datad => VCC,
	cin => \z80|i_tv80_core|Add0~3\,
	combout => \z80|i_tv80_core|Add0~4_combout\,
	cout => \z80|i_tv80_core|Add0~5\);

-- Location: LCCOMB_X60_Y32_N6
\z80|i_tv80_core|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Add0~6_combout\ = (\z80|i_tv80_core|TmpAddr\(3) & (!\z80|i_tv80_core|Add0~5\)) # (!\z80|i_tv80_core|TmpAddr\(3) & ((\z80|i_tv80_core|Add0~5\) # (GND)))
-- \z80|i_tv80_core|Add0~7\ = CARRY((!\z80|i_tv80_core|Add0~5\) # (!\z80|i_tv80_core|TmpAddr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr\(3),
	datad => VCC,
	cin => \z80|i_tv80_core|Add0~5\,
	combout => \z80|i_tv80_core|Add0~6_combout\,
	cout => \z80|i_tv80_core|Add0~7\);

-- Location: LCCOMB_X60_Y32_N8
\z80|i_tv80_core|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Add0~8_combout\ = (\z80|i_tv80_core|TmpAddr\(4) & (\z80|i_tv80_core|Add0~7\ $ (GND))) # (!\z80|i_tv80_core|TmpAddr\(4) & (!\z80|i_tv80_core|Add0~7\ & VCC))
-- \z80|i_tv80_core|Add0~9\ = CARRY((\z80|i_tv80_core|TmpAddr\(4) & !\z80|i_tv80_core|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr\(4),
	datad => VCC,
	cin => \z80|i_tv80_core|Add0~7\,
	combout => \z80|i_tv80_core|Add0~8_combout\,
	cout => \z80|i_tv80_core|Add0~9\);

-- Location: LCCOMB_X69_Y39_N0
\z80|i_tv80_core|i_mcode|TStates~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|TStates~2_combout\ = (!\z80|i_tv80_core|IR\(2) & \z80|i_tv80_core|IR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datac => \z80|i_tv80_core|IR\(1),
	combout => \z80|i_tv80_core|i_mcode|TStates~2_combout\);

-- Location: LCCOMB_X65_Y40_N20
\z80|i_tv80_core|i_mcode|Selector30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector30~2_combout\ = (\z80|i_tv80_core|IR\(6) & (((!\z80|i_tv80_core|i_mcode|TStates~2_combout\) # (!\z80|i_tv80_core|i_mcode|Selector140~0_combout\)))) # (!\z80|i_tv80_core|IR\(6) & 
-- (!\z80|i_tv80_core|i_mcode|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Equal0~1_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector140~0_combout\,
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|i_mcode|TStates~2_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector30~2_combout\);

-- Location: LCCOMB_X65_Y40_N30
\z80|i_tv80_core|i_mcode|Selector30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector30~3_combout\ = (\z80|i_tv80_core|IR\(7) & ((\z80|i_tv80_core|i_mcode|Selector30~2_combout\) # (!\z80|i_tv80_core|mcycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|i_mcode|Selector30~2_combout\,
	datac => \z80|i_tv80_core|IR\(7),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector30~3_combout\);

-- Location: LCCOMB_X65_Y41_N18
\z80|i_tv80_core|i_mcode|MCycles~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~44_combout\ = ((!\z80|i_tv80_core|mcycle\(1) & ((\z80|i_tv80_core|IR\(1)) # (!\z80|i_tv80_core|mcycle\(0))))) # (!\z80|i_tv80_core|i_mcode|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|i_mcode|Equal0~0_combout\,
	datac => \z80|i_tv80_core|mcycle\(0),
	datad => \z80|i_tv80_core|mcycle\(1),
	combout => \z80|i_tv80_core|i_mcode|MCycles~44_combout\);

-- Location: LCCOMB_X65_Y41_N28
\z80|i_tv80_core|i_mcode|MCycles~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~45_combout\ = (\z80|i_tv80_core|IR\(2) & (((\z80|i_tv80_core|i_mcode|MCycles~44_combout\)))) # (!\z80|i_tv80_core|IR\(2) & (((!\z80|i_tv80_core|mcycle\(0))) # (!\z80|i_tv80_core|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|i_mcode|MCycles~44_combout\,
	datac => \z80|i_tv80_core|mcycle\(0),
	datad => \z80|i_tv80_core|IR\(2),
	combout => \z80|i_tv80_core|i_mcode|MCycles~45_combout\);

-- Location: LCCOMB_X65_Y40_N16
\z80|i_tv80_core|i_mcode|MCycles~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~43_combout\ = (\z80|i_tv80_core|i_mcode|Equal0~0_combout\ $ (!\z80|i_tv80_core|i_mcode|Equal0~1_combout\)) # (!\z80|i_tv80_core|mcycle\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|i_mcode|Equal0~0_combout\,
	datac => \z80|i_tv80_core|i_mcode|Equal0~1_combout\,
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|MCycles~43_combout\);

-- Location: LCCOMB_X65_Y40_N2
\z80|i_tv80_core|i_mcode|Selector30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector30~1_combout\ = (!\z80|i_tv80_core|IR\(7) & ((\z80|i_tv80_core|IR\(6) & ((\z80|i_tv80_core|i_mcode|MCycles~43_combout\))) # (!\z80|i_tv80_core|IR\(6) & (\z80|i_tv80_core|i_mcode|MCycles~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(7),
	datab => \z80|i_tv80_core|i_mcode|MCycles~45_combout\,
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|i_mcode|MCycles~43_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector30~1_combout\);

-- Location: LCCOMB_X63_Y40_N16
\z80|i_tv80_core|i_mcode|Set_Addr_To~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Set_Addr_To~0_combout\ = \z80|i_tv80_core|i_mcode|Equal0~0_combout\ $ (((\z80|i_tv80_core|IR\(1) & (\z80|i_tv80_core|IR\(2) & !\z80|i_tv80_core|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|IR\(2),
	datac => \z80|i_tv80_core|i_mcode|Equal0~0_combout\,
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|Set_Addr_To~0_combout\);

-- Location: LCCOMB_X65_Y40_N0
\z80|i_tv80_core|i_mcode|MCycles~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~40_combout\ = (\z80|i_tv80_core|IR\(6) & (((\z80|i_tv80_core|IR\(7)) # (!\z80|i_tv80_core|mcycle\(0))) # (!\z80|i_tv80_core|i_mcode|Set_Addr_To~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(6),
	datab => \z80|i_tv80_core|i_mcode|Set_Addr_To~0_combout\,
	datac => \z80|i_tv80_core|IR\(7),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|MCycles~40_combout\);

-- Location: LCCOMB_X65_Y40_N26
\z80|i_tv80_core|i_mcode|MCycles~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~41_combout\ = (!\z80|i_tv80_core|IR\(7) & (((!\z80|i_tv80_core|i_mcode|TStates~0_combout\) # (!\z80|i_tv80_core|i_mcode|TStates~1_combout\)) # (!\z80|i_tv80_core|i_mcode|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(7),
	datab => \z80|i_tv80_core|i_mcode|Equal0~0_combout\,
	datac => \z80|i_tv80_core|i_mcode|TStates~1_combout\,
	datad => \z80|i_tv80_core|i_mcode|TStates~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|MCycles~41_combout\);

-- Location: LCCOMB_X65_Y40_N28
\z80|i_tv80_core|i_mcode|MCycles~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~42_combout\ = (\z80|i_tv80_core|i_mcode|MCycles~41_combout\) # ((\z80|i_tv80_core|IR\(7) & ((!\z80|i_tv80_core|mcycle\(0)) # (!\z80|i_tv80_core|i_mcode|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|MCycles~41_combout\,
	datab => \z80|i_tv80_core|i_mcode|Equal0~1_combout\,
	datac => \z80|i_tv80_core|IR\(7),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|MCycles~42_combout\);

-- Location: LCCOMB_X65_Y40_N6
\z80|i_tv80_core|i_mcode|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector30~0_combout\ = (\z80|i_tv80_core|IR\(0) & ((\z80|i_tv80_core|i_mcode|MCycles~40_combout\) # ((!\z80|i_tv80_core|IR\(6) & \z80|i_tv80_core|i_mcode|MCycles~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(6),
	datab => \z80|i_tv80_core|i_mcode|MCycles~40_combout\,
	datac => \z80|i_tv80_core|IR\(0),
	datad => \z80|i_tv80_core|i_mcode|MCycles~42_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector30~0_combout\);

-- Location: LCCOMB_X65_Y40_N24
\z80|i_tv80_core|i_mcode|Selector30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector30~4_combout\ = (\z80|i_tv80_core|i_mcode|Selector30~0_combout\) # ((!\z80|i_tv80_core|IR\(0) & ((\z80|i_tv80_core|i_mcode|Selector30~3_combout\) # (\z80|i_tv80_core|i_mcode|Selector30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector30~3_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector30~1_combout\,
	datac => \z80|i_tv80_core|IR\(0),
	datad => \z80|i_tv80_core|i_mcode|Selector30~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector30~4_combout\);

-- Location: LCCOMB_X67_Y36_N24
\z80|i_tv80_core|A~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~36_combout\ = (!\z80|i_tv80_core|i_mcode|Selector31~4_combout\ & (!\z80|i_tv80_core|ISet\(0) & \z80|i_tv80_core|i_mcode|Selector30~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector31~4_combout\,
	datab => \z80|i_tv80_core|ISet\(0),
	datac => \z80|i_tv80_core|i_mcode|Selector30~4_combout\,
	combout => \z80|i_tv80_core|A~36_combout\);

-- Location: LCCOMB_X70_Y40_N12
\z80|i_tv80_core|i_mcode|Selector32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector32~2_combout\ = (\z80|i_tv80_core|IR\(3) & ((\z80|i_tv80_core|IR\(2)) # ((!\z80|i_tv80_core|IR\(1) & !\z80|i_tv80_core|i_mcode|IncDec_16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|i_mcode|IncDec_16~0_combout\,
	datac => \z80|i_tv80_core|IR\(2),
	datad => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|i_mcode|Selector32~2_combout\);

-- Location: LCCOMB_X65_Y40_N10
\z80|i_tv80_core|i_mcode|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector32~0_combout\ = (\z80|i_tv80_core|IR\(3) & ((\z80|i_tv80_core|IR\(6)) # ((\z80|i_tv80_core|IR\(1) & !\z80|i_tv80_core|mcycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|IR\(3),
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector32~0_combout\);

-- Location: LCCOMB_X65_Y40_N12
\z80|i_tv80_core|i_mcode|Selector32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector32~1_combout\ = (\z80|i_tv80_core|i_mcode|Selector32~0_combout\ & (((!\z80|i_tv80_core|mcycle\(0))) # (!\z80|i_tv80_core|i_mcode|Set_Addr_To~0_combout\))) # (!\z80|i_tv80_core|i_mcode|Selector32~0_combout\ & 
-- (\z80|i_tv80_core|IR\(4) & ((!\z80|i_tv80_core|mcycle\(0)) # (!\z80|i_tv80_core|i_mcode|Set_Addr_To~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector32~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|Set_Addr_To~0_combout\,
	datac => \z80|i_tv80_core|IR\(4),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector32~1_combout\);

-- Location: LCCOMB_X65_Y40_N22
\z80|i_tv80_core|i_mcode|Selector32~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector32~3_combout\ = (\z80|i_tv80_core|i_mcode|Selector32~1_combout\) # ((!\z80|i_tv80_core|IR\(6) & ((\z80|i_tv80_core|i_mcode|Selector32~2_combout\) # (\z80|i_tv80_core|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector32~2_combout\,
	datab => \z80|i_tv80_core|IR\(4),
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|i_mcode|Selector32~1_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector32~3_combout\);

-- Location: LCCOMB_X65_Y40_N8
\z80|i_tv80_core|i_mcode|Selector32~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector32~4_combout\ = (!\z80|i_tv80_core|IR\(5) & (!\z80|i_tv80_core|IR\(7) & \z80|i_tv80_core|i_mcode|Selector32~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(5),
	datac => \z80|i_tv80_core|IR\(7),
	datad => \z80|i_tv80_core|i_mcode|Selector32~3_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector32~4_combout\);

-- Location: LCCOMB_X62_Y39_N10
\z80|i_tv80_core|i_mcode|Selector32~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector32~5_combout\ = (\z80|i_tv80_core|IR\(5)) # ((!\z80|i_tv80_core|IR\(3) & !\z80|i_tv80_core|IR\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(3),
	datac => \z80|i_tv80_core|IR\(4),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|Selector32~5_combout\);

-- Location: LCCOMB_X69_Y39_N18
\z80|i_tv80_core|i_mcode|Selector32~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector32~6_combout\ = (\z80|i_tv80_core|IR\(3) & (((!\z80|i_tv80_core|i_mcode|IncDec_16~0_combout\) # (!\z80|i_tv80_core|IR\(4))))) # (!\z80|i_tv80_core|IR\(3) & (!\z80|i_tv80_core|mcycle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(1),
	datab => \z80|i_tv80_core|IR\(4),
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|i_mcode|IncDec_16~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector32~6_combout\);

-- Location: LCCOMB_X70_Y40_N16
\z80|i_tv80_core|i_mcode|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector21~0_combout\ = (\z80|i_tv80_core|IR\(5) & !\z80|i_tv80_core|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|IR\(5),
	datac => \z80|i_tv80_core|IR\(2),
	combout => \z80|i_tv80_core|i_mcode|Selector21~0_combout\);

-- Location: LCCOMB_X70_Y40_N26
\z80|i_tv80_core|i_mcode|Selector32~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector32~7_combout\ = ((\z80|i_tv80_core|IR\(1) & ((\z80|i_tv80_core|i_mcode|Mux5~2_combout\))) # (!\z80|i_tv80_core|IR\(1) & (\z80|i_tv80_core|i_mcode|Selector32~6_combout\))) # (!\z80|i_tv80_core|i_mcode|Selector21~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector32~6_combout\,
	datab => \z80|i_tv80_core|i_mcode|Mux5~2_combout\,
	datac => \z80|i_tv80_core|IR\(1),
	datad => \z80|i_tv80_core|i_mcode|Selector21~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector32~7_combout\);

-- Location: LCCOMB_X66_Y40_N8
\z80|i_tv80_core|i_mcode|Selector32~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector32~8_combout\ = (\z80|i_tv80_core|IR\(6) & (((\z80|i_tv80_core|i_mcode|Selector32~7_combout\)))) # (!\z80|i_tv80_core|IR\(6) & (((!\z80|i_tv80_core|mcycle\(0))) # (!\z80|i_tv80_core|i_mcode|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(6),
	datab => \z80|i_tv80_core|i_mcode|Equal0~1_combout\,
	datac => \z80|i_tv80_core|mcycle\(0),
	datad => \z80|i_tv80_core|i_mcode|Selector32~7_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector32~8_combout\);

-- Location: LCCOMB_X65_Y40_N18
\z80|i_tv80_core|i_mcode|Selector32~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector32~9_combout\ = (\z80|i_tv80_core|i_mcode|Selector32~5_combout\ & ((\z80|i_tv80_core|i_mcode|Selector30~1_combout\) # ((\z80|i_tv80_core|i_mcode|Selector32~8_combout\ & \z80|i_tv80_core|IR\(7))))) # 
-- (!\z80|i_tv80_core|i_mcode|Selector32~5_combout\ & (\z80|i_tv80_core|i_mcode|Selector32~8_combout\ & (\z80|i_tv80_core|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector32~5_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector32~8_combout\,
	datac => \z80|i_tv80_core|IR\(7),
	datad => \z80|i_tv80_core|i_mcode|Selector30~1_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector32~9_combout\);

-- Location: LCCOMB_X65_Y40_N4
\z80|i_tv80_core|i_mcode|Selector32~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector32~10_combout\ = (\z80|i_tv80_core|i_mcode|Selector30~0_combout\) # ((!\z80|i_tv80_core|IR\(0) & ((\z80|i_tv80_core|i_mcode|Selector32~4_combout\) # (\z80|i_tv80_core|i_mcode|Selector32~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector30~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector32~4_combout\,
	datac => \z80|i_tv80_core|IR\(0),
	datad => \z80|i_tv80_core|i_mcode|Selector32~9_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector32~10_combout\);

-- Location: LCCOMB_X67_Y36_N20
\z80|i_tv80_core|i_mcode|Selector124~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector124~2_combout\ = (!\z80|i_tv80_core|mcycle\(0) & (!\z80|i_tv80_core|mcycle\(6) & ((\z80|i_tv80_core|i_mcode|Selector63~0_combout\) # (!\z80|i_tv80_core|mcycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(1),
	datab => \z80|i_tv80_core|mcycle\(0),
	datac => \z80|i_tv80_core|i_mcode|Selector63~0_combout\,
	datad => \z80|i_tv80_core|mcycle\(6),
	combout => \z80|i_tv80_core|i_mcode|Selector124~2_combout\);

-- Location: LCCOMB_X67_Y36_N28
\z80|i_tv80_core|i_mcode|Selector122~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector122~2_combout\ = (\z80|i_tv80_core|ISet\(0) & (((\z80|i_tv80_core|i_mcode|Selector124~2_combout\) # (!\z80|i_tv80_core|i_mcode|Equal0~1_combout\)))) # (!\z80|i_tv80_core|ISet\(0) & 
-- (\z80|i_tv80_core|i_mcode|Selector30~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector30~4_combout\,
	datab => \z80|i_tv80_core|i_mcode|Equal0~1_combout\,
	datac => \z80|i_tv80_core|ISet\(0),
	datad => \z80|i_tv80_core|i_mcode|Selector124~2_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector122~2_combout\);

-- Location: LCCOMB_X67_Y36_N22
\z80|i_tv80_core|i_mcode|Selector124~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector124~3_combout\ = (\z80|i_tv80_core|ISet\(0) & ((\z80|i_tv80_core|i_mcode|Selector124~2_combout\) # (!\z80|i_tv80_core|i_mcode|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|i_mcode|Equal0~1_combout\,
	datac => \z80|i_tv80_core|ISet\(0),
	datad => \z80|i_tv80_core|i_mcode|Selector124~2_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector124~3_combout\);

-- Location: LCCOMB_X66_Y36_N28
\z80|i_tv80_core|A~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~37_combout\ = ((\z80|i_tv80_core|i_mcode|Selector124~3_combout\) # ((\z80|i_tv80_core|i_mcode|Selector32~10_combout\ & !\z80|i_tv80_core|ISet\(0)))) # (!\z80|i_tv80_core|i_mcode|Selector122~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector32~10_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector122~2_combout\,
	datac => \z80|i_tv80_core|ISet\(0),
	datad => \z80|i_tv80_core|i_mcode|Selector124~3_combout\,
	combout => \z80|i_tv80_core|A~37_combout\);

-- Location: LCCOMB_X61_Y32_N4
\z80|i_tv80_core|A~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~58_combout\ = (\z80|i_tv80_core|A~36_combout\ & (((\z80|i_tv80_core|A~37_combout\)))) # (!\z80|i_tv80_core|A~36_combout\ & ((\z80|i_tv80_core|A~37_combout\ & ((\z80|i_tv80_core|PC\(4)))) # (!\z80|i_tv80_core|A~37_combout\ & 
-- (\z80|i_tv80_core|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Add0~8_combout\,
	datab => \z80|i_tv80_core|A~36_combout\,
	datac => \z80|i_tv80_core|A~37_combout\,
	datad => \z80|i_tv80_core|PC\(4),
	combout => \z80|i_tv80_core|A~58_combout\);

-- Location: LCCOMB_X61_Y32_N22
\z80|i_tv80_core|A~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~59_combout\ = (\z80|i_tv80_core|A~58_combout\ & ((\z80|i_tv80_core|SP\(4)) # ((!\z80|i_tv80_core|A~36_combout\)))) # (!\z80|i_tv80_core|A~58_combout\ & (((\z80|di_reg\(4) & \z80|i_tv80_core|A~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP\(4),
	datab => \z80|di_reg\(4),
	datac => \z80|i_tv80_core|A~58_combout\,
	datad => \z80|i_tv80_core|A~36_combout\,
	combout => \z80|i_tv80_core|A~59_combout\);

-- Location: LCCOMB_X61_Y32_N8
\z80|i_tv80_core|A~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~60_combout\ = (\z80|i_tv80_core|A~33_combout\ & (((\z80|i_tv80_core|A~35_combout\)))) # (!\z80|i_tv80_core|A~33_combout\ & ((\z80|i_tv80_core|A~35_combout\ & (\z80|i_tv80_core|i_reg|Mux43~1_combout\)) # (!\z80|i_tv80_core|A~35_combout\ 
-- & ((\z80|i_tv80_core|A~59_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux43~1_combout\,
	datab => \z80|i_tv80_core|A~33_combout\,
	datac => \z80|i_tv80_core|A~59_combout\,
	datad => \z80|i_tv80_core|A~35_combout\,
	combout => \z80|i_tv80_core|A~60_combout\);

-- Location: LCCOMB_X62_Y32_N30
\z80|i_tv80_core|A~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~61_combout\ = (\z80|i_tv80_core|A~60_combout\ & ((\z80|i_tv80_core|A\(4)) # ((!\z80|i_tv80_core|A~33_combout\)))) # (!\z80|i_tv80_core|A~60_combout\ & (((\z80|i_tv80_core|A~33_combout\ & \z80|i_tv80_core|TmpAddr\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~60_combout\,
	datab => \z80|i_tv80_core|A\(4),
	datac => \z80|i_tv80_core|A~33_combout\,
	datad => \z80|i_tv80_core|TmpAddr\(4),
	combout => \z80|i_tv80_core|A~61_combout\);

-- Location: LCCOMB_X62_Y32_N10
\z80|i_tv80_core|A~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~62_combout\ = (\KEY[2]~input_o\ & \z80|i_tv80_core|A~61_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datac => \z80|i_tv80_core|A~61_combout\,
	combout => \z80|i_tv80_core|A~62_combout\);

-- Location: FF_X62_Y32_N11
\z80|i_tv80_core|A[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|A~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|A\(4));

-- Location: LCCOMB_X67_Y36_N8
\z80|i_tv80_core|A~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~10_combout\ = (!\z80|i_tv80_core|i_mcode|Call~1_combout\ & (!\z80|i_tv80_core|ISet\(0) & !\z80|i_tv80_core|i_mcode|RstP~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Call~1_combout\,
	datac => \z80|i_tv80_core|ISet\(0),
	datad => \z80|i_tv80_core|i_mcode|RstP~1_combout\,
	combout => \z80|i_tv80_core|A~10_combout\);

-- Location: LCCOMB_X67_Y36_N10
\z80|i_tv80_core|A~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~11_combout\ = (\z80|i_tv80_core|A~10_combout\ & (((!\z80|i_tv80_core|i_mcode|Selector32~10_combout\ & \z80|i_tv80_core|i_mcode|Selector30~4_combout\)) # (!\z80|i_tv80_core|i_mcode|Selector31~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector32~10_combout\,
	datab => \z80|i_tv80_core|A~10_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector30~4_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector31~4_combout\,
	combout => \z80|i_tv80_core|A~11_combout\);

-- Location: LCCOMB_X66_Y36_N24
\z80|i_tv80_core|A~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~106_combout\ = ((\z80|i_tv80_core|A~11_combout\ & ((\z80|i_tv80_core|i_mcode|Selector31~4_combout\) # (\z80|i_tv80_core|ISet\(0))))) # (!\z80|i_tv80_core|A~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~12_combout\,
	datab => \z80|i_tv80_core|A~11_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector31~4_combout\,
	datad => \z80|i_tv80_core|ISet\(0),
	combout => \z80|i_tv80_core|A~106_combout\);

-- Location: LCCOMB_X59_Y33_N16
\z80|i_tv80_core|A~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~78_combout\ = (\z80|i_tv80_core|A~11_combout\ & (((!\z80|i_tv80_core|A~106_combout\)))) # (!\z80|i_tv80_core|A~11_combout\ & ((\z80|i_tv80_core|A~106_combout\ & (\z80|i_tv80_core|TmpAddr\(8))) # (!\z80|i_tv80_core|A~106_combout\ & 
-- ((\z80|i_tv80_core|PC\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~11_combout\,
	datab => \z80|i_tv80_core|TmpAddr\(8),
	datac => \z80|i_tv80_core|A~106_combout\,
	datad => \z80|i_tv80_core|PC\(8),
	combout => \z80|i_tv80_core|A~78_combout\);

-- Location: LCCOMB_X66_Y36_N8
\z80|i_tv80_core|i_mcode|Selector123~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector123~0_combout\ = (\z80|i_tv80_core|i_mcode|Selector31~4_combout\) # (\z80|i_tv80_core|ISet\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|i_mcode|Selector31~4_combout\,
	datad => \z80|i_tv80_core|ISet\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector123~0_combout\);

-- Location: LCCOMB_X67_Y36_N18
\z80|i_tv80_core|i_mcode|Selector124~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector124~4_combout\ = (\z80|i_tv80_core|ISet\(0) & (((\z80|i_tv80_core|i_mcode|Selector124~2_combout\) # (!\z80|i_tv80_core|i_mcode|Equal0~1_combout\)))) # (!\z80|i_tv80_core|ISet\(0) & 
-- (\z80|i_tv80_core|i_mcode|Selector32~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector32~10_combout\,
	datab => \z80|i_tv80_core|i_mcode|Equal0~1_combout\,
	datac => \z80|i_tv80_core|ISet\(0),
	datad => \z80|i_tv80_core|i_mcode|Selector124~2_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector124~4_combout\);

-- Location: LCCOMB_X66_Y36_N4
\z80|i_tv80_core|A~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~13_combout\ = (\z80|i_tv80_core|A~11_combout\ & (((\z80|i_tv80_core|i_mcode|Selector123~0_combout\) # (\z80|i_tv80_core|i_mcode|Selector124~4_combout\)) # (!\z80|i_tv80_core|A~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~12_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector123~0_combout\,
	datac => \z80|i_tv80_core|A~11_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector124~4_combout\,
	combout => \z80|i_tv80_core|A~13_combout\);

-- Location: LCCOMB_X62_Y33_N22
\z80|i_tv80_core|TmpAddr~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr~22_combout\ = (!\z80|i_tv80_core|TmpAddr[2]~21_combout\ & ((\z80|i_tv80_core|TmpAddr~20_combout\ & (\z80|di_reg\(7))) # (!\z80|i_tv80_core|TmpAddr~20_combout\ & ((\z80|i_tv80_core|SP16[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|di_reg\(7),
	datab => \z80|i_tv80_core|TmpAddr[2]~21_combout\,
	datac => \z80|i_tv80_core|SP16[7]~14_combout\,
	datad => \z80|i_tv80_core|TmpAddr~20_combout\,
	combout => \z80|i_tv80_core|TmpAddr~22_combout\);

-- Location: FF_X62_Y33_N23
\z80|i_tv80_core|TmpAddr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|TmpAddr~22_combout\,
	ena => \z80|i_tv80_core|TmpAddr[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|TmpAddr\(7));

-- Location: LCCOMB_X60_Y32_N10
\z80|i_tv80_core|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Add0~10_combout\ = (\z80|i_tv80_core|TmpAddr\(5) & (!\z80|i_tv80_core|Add0~9\)) # (!\z80|i_tv80_core|TmpAddr\(5) & ((\z80|i_tv80_core|Add0~9\) # (GND)))
-- \z80|i_tv80_core|Add0~11\ = CARRY((!\z80|i_tv80_core|Add0~9\) # (!\z80|i_tv80_core|TmpAddr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|TmpAddr\(5),
	datad => VCC,
	cin => \z80|i_tv80_core|Add0~9\,
	combout => \z80|i_tv80_core|Add0~10_combout\,
	cout => \z80|i_tv80_core|Add0~11\);

-- Location: LCCOMB_X60_Y32_N12
\z80|i_tv80_core|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Add0~12_combout\ = (\z80|i_tv80_core|TmpAddr\(6) & (\z80|i_tv80_core|Add0~11\ $ (GND))) # (!\z80|i_tv80_core|TmpAddr\(6) & (!\z80|i_tv80_core|Add0~11\ & VCC))
-- \z80|i_tv80_core|Add0~13\ = CARRY((\z80|i_tv80_core|TmpAddr\(6) & !\z80|i_tv80_core|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|TmpAddr\(6),
	datad => VCC,
	cin => \z80|i_tv80_core|Add0~11\,
	combout => \z80|i_tv80_core|Add0~12_combout\,
	cout => \z80|i_tv80_core|Add0~13\);

-- Location: LCCOMB_X60_Y32_N14
\z80|i_tv80_core|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Add0~14_combout\ = (\z80|i_tv80_core|TmpAddr\(7) & (!\z80|i_tv80_core|Add0~13\)) # (!\z80|i_tv80_core|TmpAddr\(7) & ((\z80|i_tv80_core|Add0~13\) # (GND)))
-- \z80|i_tv80_core|Add0~15\ = CARRY((!\z80|i_tv80_core|Add0~13\) # (!\z80|i_tv80_core|TmpAddr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|TmpAddr\(7),
	datad => VCC,
	cin => \z80|i_tv80_core|Add0~13\,
	combout => \z80|i_tv80_core|Add0~14_combout\,
	cout => \z80|i_tv80_core|Add0~15\);

-- Location: LCCOMB_X60_Y32_N16
\z80|i_tv80_core|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Add0~16_combout\ = (\z80|i_tv80_core|TmpAddr\(8) & (\z80|i_tv80_core|Add0~15\ $ (GND))) # (!\z80|i_tv80_core|TmpAddr\(8) & (!\z80|i_tv80_core|Add0~15\ & VCC))
-- \z80|i_tv80_core|Add0~17\ = CARRY((\z80|i_tv80_core|TmpAddr\(8) & !\z80|i_tv80_core|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|TmpAddr\(8),
	datad => VCC,
	cin => \z80|i_tv80_core|Add0~15\,
	combout => \z80|i_tv80_core|Add0~16_combout\,
	cout => \z80|i_tv80_core|Add0~17\);

-- Location: LCCOMB_X59_Y32_N26
\z80|i_tv80_core|A~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~79_combout\ = (\z80|i_tv80_core|A~78_combout\ & (((\z80|i_tv80_core|SP\(8))) # (!\z80|i_tv80_core|A~13_combout\))) # (!\z80|i_tv80_core|A~78_combout\ & (\z80|i_tv80_core|A~13_combout\ & ((\z80|i_tv80_core|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~78_combout\,
	datab => \z80|i_tv80_core|A~13_combout\,
	datac => \z80|i_tv80_core|SP\(8),
	datad => \z80|i_tv80_core|Add0~16_combout\,
	combout => \z80|i_tv80_core|A~79_combout\);

-- Location: LCCOMB_X67_Y32_N10
\z80|i_tv80_core|i_reg|Mux39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux39~0_combout\ = (\z80|i_tv80_core|RegAddrC\(0) & ((\z80|i_tv80_core|i_reg|RegsH[1][0]~q\) # ((\z80|i_tv80_core|RegAddrC\(1))))) # (!\z80|i_tv80_core|RegAddrC\(0) & (((\z80|i_tv80_core|i_reg|RegsH[0][0]~q\ & 
-- !\z80|i_tv80_core|RegAddrC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsH[1][0]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsH[0][0]~q\,
	datac => \z80|i_tv80_core|RegAddrC\(0),
	datad => \z80|i_tv80_core|RegAddrC\(1),
	combout => \z80|i_tv80_core|i_reg|Mux39~0_combout\);

-- Location: LCCOMB_X67_Y32_N28
\z80|i_tv80_core|i_reg|Mux39~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux39~1_combout\ = (\z80|i_tv80_core|i_reg|Mux39~0_combout\ & (((\z80|i_tv80_core|i_reg|RegsH[3][0]~q\)) # (!\z80|i_tv80_core|RegAddrC\(1)))) # (!\z80|i_tv80_core|i_reg|Mux39~0_combout\ & (\z80|i_tv80_core|RegAddrC\(1) & 
-- ((\z80|i_tv80_core|i_reg|RegsH[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux39~0_combout\,
	datab => \z80|i_tv80_core|RegAddrC\(1),
	datac => \z80|i_tv80_core|i_reg|RegsH[3][0]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[2][0]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux39~1_combout\);

-- Location: LCCOMB_X59_Y32_N12
\z80|i_tv80_core|A~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~80_combout\ = (\z80|i_tv80_core|A~20_combout\ & (((\z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A~19_combout\)))) # (!\z80|i_tv80_core|A~20_combout\ & ((\z80|di_reg\(0)) # ((!\z80|i_tv80_core|A~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~20_combout\,
	datab => \z80|di_reg\(0),
	datac => \z80|i_tv80_core|A\(8),
	datad => \z80|i_tv80_core|A~19_combout\,
	combout => \z80|i_tv80_core|A~80_combout\);

-- Location: LCCOMB_X59_Y32_N30
\z80|i_tv80_core|A~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~81_combout\ = (\z80|i_tv80_core|A~21_combout\ & ((\z80|i_tv80_core|A~80_combout\ & (\z80|i_tv80_core|A~79_combout\)) # (!\z80|i_tv80_core|A~80_combout\ & ((\z80|i_tv80_core|i_reg|Mux39~1_combout\))))) # (!\z80|i_tv80_core|A~21_combout\ 
-- & (((\z80|i_tv80_core|A~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~79_combout\,
	datab => \z80|i_tv80_core|A~21_combout\,
	datac => \z80|i_tv80_core|i_reg|Mux39~1_combout\,
	datad => \z80|i_tv80_core|A~80_combout\,
	combout => \z80|i_tv80_core|A~81_combout\);

-- Location: LCCOMB_X59_Y32_N16
\z80|i_tv80_core|A~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~82_combout\ = (\z80|i_tv80_core|A~81_combout\ & \KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~81_combout\,
	datac => \KEY[2]~input_o\,
	combout => \z80|i_tv80_core|A~82_combout\);

-- Location: FF_X59_Y32_N9
\z80|i_tv80_core|A[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|A~82_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|A\(8));

-- Location: FF_X59_Y33_N31
\z80|i_tv80_core|A[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|A~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|A\(9));

-- Location: LCCOMB_X60_Y35_N16
\z80|i_tv80_core|A~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~90_combout\ = (\z80|i_tv80_core|A~20_combout\ & (\z80|i_tv80_core|A\(10) & (\z80|i_tv80_core|A~19_combout\))) # (!\z80|i_tv80_core|A~20_combout\ & (((\z80|di_reg\(2)) # (!\z80|i_tv80_core|A~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~20_combout\,
	datab => \z80|i_tv80_core|A\(10),
	datac => \z80|i_tv80_core|A~19_combout\,
	datad => \z80|di_reg\(2),
	combout => \z80|i_tv80_core|A~90_combout\);

-- Location: LCCOMB_X59_Y34_N18
\z80|i_tv80_core|TmpAddr~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr~13_combout\ = (!\z80|i_tv80_core|TmpAddr[8]~5_combout\ & ((\z80|i_tv80_core|TmpAddr~4_combout\ & (\z80|di_reg\(1))) # (!\z80|i_tv80_core|TmpAddr~4_combout\ & ((\z80|i_tv80_core|SP16[9]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr~4_combout\,
	datab => \z80|di_reg\(1),
	datac => \z80|i_tv80_core|TmpAddr[8]~5_combout\,
	datad => \z80|i_tv80_core|SP16[9]~18_combout\,
	combout => \z80|i_tv80_core|TmpAddr~13_combout\);

-- Location: FF_X59_Y34_N19
\z80|i_tv80_core|TmpAddr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|TmpAddr~13_combout\,
	ena => \z80|i_tv80_core|TmpAddr[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|TmpAddr\(9));

-- Location: LCCOMB_X60_Y32_N18
\z80|i_tv80_core|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Add0~18_combout\ = (\z80|i_tv80_core|TmpAddr\(9) & (!\z80|i_tv80_core|Add0~17\)) # (!\z80|i_tv80_core|TmpAddr\(9) & ((\z80|i_tv80_core|Add0~17\) # (GND)))
-- \z80|i_tv80_core|Add0~19\ = CARRY((!\z80|i_tv80_core|Add0~17\) # (!\z80|i_tv80_core|TmpAddr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|TmpAddr\(9),
	datad => VCC,
	cin => \z80|i_tv80_core|Add0~17\,
	combout => \z80|i_tv80_core|Add0~18_combout\,
	cout => \z80|i_tv80_core|Add0~19\);

-- Location: LCCOMB_X60_Y32_N20
\z80|i_tv80_core|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Add0~20_combout\ = (\z80|i_tv80_core|TmpAddr\(10) & (\z80|i_tv80_core|Add0~19\ $ (GND))) # (!\z80|i_tv80_core|TmpAddr\(10) & (!\z80|i_tv80_core|Add0~19\ & VCC))
-- \z80|i_tv80_core|Add0~21\ = CARRY((\z80|i_tv80_core|TmpAddr\(10) & !\z80|i_tv80_core|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr\(10),
	datad => VCC,
	cin => \z80|i_tv80_core|Add0~19\,
	combout => \z80|i_tv80_core|Add0~20_combout\,
	cout => \z80|i_tv80_core|Add0~21\);

-- Location: LCCOMB_X60_Y35_N28
\z80|i_tv80_core|A~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~88_combout\ = (\z80|i_tv80_core|A~106_combout\ & (\z80|i_tv80_core|TmpAddr\(10) & ((!\z80|i_tv80_core|A~11_combout\)))) # (!\z80|i_tv80_core|A~106_combout\ & (((\z80|i_tv80_core|PC\(10)) # (\z80|i_tv80_core|A~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr\(10),
	datab => \z80|i_tv80_core|A~106_combout\,
	datac => \z80|i_tv80_core|PC\(10),
	datad => \z80|i_tv80_core|A~11_combout\,
	combout => \z80|i_tv80_core|A~88_combout\);

-- Location: LCCOMB_X60_Y35_N22
\z80|i_tv80_core|A~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~89_combout\ = (\z80|i_tv80_core|A~13_combout\ & ((\z80|i_tv80_core|A~88_combout\ & ((\z80|i_tv80_core|SP\(10)))) # (!\z80|i_tv80_core|A~88_combout\ & (\z80|i_tv80_core|Add0~20_combout\)))) # (!\z80|i_tv80_core|A~13_combout\ & 
-- (((\z80|i_tv80_core|A~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~13_combout\,
	datab => \z80|i_tv80_core|Add0~20_combout\,
	datac => \z80|i_tv80_core|SP\(10),
	datad => \z80|i_tv80_core|A~88_combout\,
	combout => \z80|i_tv80_core|A~89_combout\);

-- Location: LCCOMB_X60_Y35_N10
\z80|i_tv80_core|A~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~91_combout\ = (\z80|i_tv80_core|A~21_combout\ & ((\z80|i_tv80_core|A~90_combout\ & (\z80|i_tv80_core|A~89_combout\)) # (!\z80|i_tv80_core|A~90_combout\ & ((\z80|i_tv80_core|i_reg|Mux37~1_combout\))))) # (!\z80|i_tv80_core|A~21_combout\ 
-- & (\z80|i_tv80_core|A~90_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~21_combout\,
	datab => \z80|i_tv80_core|A~90_combout\,
	datac => \z80|i_tv80_core|A~89_combout\,
	datad => \z80|i_tv80_core|i_reg|Mux37~1_combout\,
	combout => \z80|i_tv80_core|A~91_combout\);

-- Location: LCCOMB_X60_Y35_N4
\z80|i_tv80_core|A~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~92_combout\ = (\z80|i_tv80_core|A~91_combout\ & \KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~91_combout\,
	datac => \KEY[2]~input_o\,
	combout => \z80|i_tv80_core|A~92_combout\);

-- Location: FF_X60_Y35_N1
\z80|i_tv80_core|A[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|A~92_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|A\(10));

-- Location: LCCOMB_X59_Y35_N2
\z80|i_tv80_core|A~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~93_combout\ = (\z80|i_tv80_core|A~106_combout\ & (((\z80|i_tv80_core|TmpAddr\(11) & !\z80|i_tv80_core|A~11_combout\)))) # (!\z80|i_tv80_core|A~106_combout\ & ((\z80|i_tv80_core|PC\(11)) # ((\z80|i_tv80_core|A~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|PC\(11),
	datab => \z80|i_tv80_core|A~106_combout\,
	datac => \z80|i_tv80_core|TmpAddr\(11),
	datad => \z80|i_tv80_core|A~11_combout\,
	combout => \z80|i_tv80_core|A~93_combout\);

-- Location: LCCOMB_X60_Y32_N22
\z80|i_tv80_core|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Add0~22_combout\ = (\z80|i_tv80_core|TmpAddr\(11) & (!\z80|i_tv80_core|Add0~21\)) # (!\z80|i_tv80_core|TmpAddr\(11) & ((\z80|i_tv80_core|Add0~21\) # (GND)))
-- \z80|i_tv80_core|Add0~23\ = CARRY((!\z80|i_tv80_core|Add0~21\) # (!\z80|i_tv80_core|TmpAddr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr\(11),
	datad => VCC,
	cin => \z80|i_tv80_core|Add0~21\,
	combout => \z80|i_tv80_core|Add0~22_combout\,
	cout => \z80|i_tv80_core|Add0~23\);

-- Location: LCCOMB_X59_Y32_N10
\z80|i_tv80_core|A~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~94_combout\ = (\z80|i_tv80_core|A~13_combout\ & ((\z80|i_tv80_core|A~93_combout\ & (\z80|i_tv80_core|SP\(11))) # (!\z80|i_tv80_core|A~93_combout\ & ((\z80|i_tv80_core|Add0~22_combout\))))) # (!\z80|i_tv80_core|A~13_combout\ & 
-- (((\z80|i_tv80_core|A~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP\(11),
	datab => \z80|i_tv80_core|A~13_combout\,
	datac => \z80|i_tv80_core|A~93_combout\,
	datad => \z80|i_tv80_core|Add0~22_combout\,
	combout => \z80|i_tv80_core|A~94_combout\);

-- Location: LCCOMB_X59_Y32_N20
\z80|i_tv80_core|A~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~95_combout\ = (\z80|i_tv80_core|A~20_combout\ & (\z80|i_tv80_core|A\(11) & ((\z80|i_tv80_core|A~19_combout\)))) # (!\z80|i_tv80_core|A~20_combout\ & (((\z80|di_reg\(3)) # (!\z80|i_tv80_core|A~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~20_combout\,
	datab => \z80|i_tv80_core|A\(11),
	datac => \z80|di_reg\(3),
	datad => \z80|i_tv80_core|A~19_combout\,
	combout => \z80|i_tv80_core|A~95_combout\);

-- Location: LCCOMB_X59_Y32_N6
\z80|i_tv80_core|A~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~96_combout\ = (\z80|i_tv80_core|A~95_combout\ & ((\z80|i_tv80_core|A~94_combout\) # ((!\z80|i_tv80_core|A~21_combout\)))) # (!\z80|i_tv80_core|A~95_combout\ & (((\z80|i_tv80_core|i_reg|Mux36~1_combout\ & 
-- \z80|i_tv80_core|A~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~94_combout\,
	datab => \z80|i_tv80_core|i_reg|Mux36~1_combout\,
	datac => \z80|i_tv80_core|A~95_combout\,
	datad => \z80|i_tv80_core|A~21_combout\,
	combout => \z80|i_tv80_core|A~96_combout\);

-- Location: LCCOMB_X59_Y32_N24
\z80|i_tv80_core|A~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~97_combout\ = (\KEY[2]~input_o\ & \z80|i_tv80_core|A~96_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \z80|i_tv80_core|A~96_combout\,
	combout => \z80|i_tv80_core|A~97_combout\);

-- Location: LCCOMB_X59_Y32_N2
\z80|i_tv80_core|A[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A[11]~feeder_combout\ = \z80|i_tv80_core|A~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \z80|i_tv80_core|A~97_combout\,
	combout => \z80|i_tv80_core|A[11]~feeder_combout\);

-- Location: FF_X59_Y32_N3
\z80|i_tv80_core|A[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|A[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|A\(11));

-- Location: LCCOMB_X60_Y32_N24
\z80|i_tv80_core|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Add0~24_combout\ = (\z80|i_tv80_core|TmpAddr\(12) & (\z80|i_tv80_core|Add0~23\ $ (GND))) # (!\z80|i_tv80_core|TmpAddr\(12) & (!\z80|i_tv80_core|Add0~23\ & VCC))
-- \z80|i_tv80_core|Add0~25\ = CARRY((\z80|i_tv80_core|TmpAddr\(12) & !\z80|i_tv80_core|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr\(12),
	datad => VCC,
	cin => \z80|i_tv80_core|Add0~23\,
	combout => \z80|i_tv80_core|Add0~24_combout\,
	cout => \z80|i_tv80_core|Add0~25\);

-- Location: LCCOMB_X59_Y35_N12
\z80|i_tv80_core|A~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~98_combout\ = (\z80|i_tv80_core|A~11_combout\ & (!\z80|i_tv80_core|A~106_combout\)) # (!\z80|i_tv80_core|A~11_combout\ & ((\z80|i_tv80_core|A~106_combout\ & (\z80|i_tv80_core|TmpAddr\(12))) # (!\z80|i_tv80_core|A~106_combout\ & 
-- ((\z80|i_tv80_core|PC\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~11_combout\,
	datab => \z80|i_tv80_core|A~106_combout\,
	datac => \z80|i_tv80_core|TmpAddr\(12),
	datad => \z80|i_tv80_core|PC\(12),
	combout => \z80|i_tv80_core|A~98_combout\);

-- Location: LCCOMB_X60_Y35_N6
\z80|i_tv80_core|A~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~99_combout\ = (\z80|i_tv80_core|A~13_combout\ & ((\z80|i_tv80_core|A~98_combout\ & ((\z80|i_tv80_core|SP\(12)))) # (!\z80|i_tv80_core|A~98_combout\ & (\z80|i_tv80_core|Add0~24_combout\)))) # (!\z80|i_tv80_core|A~13_combout\ & 
-- (((\z80|i_tv80_core|A~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~13_combout\,
	datab => \z80|i_tv80_core|Add0~24_combout\,
	datac => \z80|i_tv80_core|SP\(12),
	datad => \z80|i_tv80_core|A~98_combout\,
	combout => \z80|i_tv80_core|A~99_combout\);

-- Location: LCCOMB_X60_Y35_N24
\z80|i_tv80_core|A~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~100_combout\ = (\z80|i_tv80_core|A~19_combout\ & ((\z80|i_tv80_core|A~20_combout\ & (\z80|i_tv80_core|A\(12))) # (!\z80|i_tv80_core|A~20_combout\ & ((\z80|di_reg\(4)))))) # (!\z80|i_tv80_core|A~19_combout\ & 
-- (((!\z80|i_tv80_core|A~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(12),
	datab => \z80|di_reg\(4),
	datac => \z80|i_tv80_core|A~19_combout\,
	datad => \z80|i_tv80_core|A~20_combout\,
	combout => \z80|i_tv80_core|A~100_combout\);

-- Location: LCCOMB_X60_Y35_N2
\z80|i_tv80_core|A~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~101_combout\ = (\z80|i_tv80_core|A~100_combout\ & ((\z80|i_tv80_core|A~99_combout\) # ((!\z80|i_tv80_core|A~21_combout\)))) # (!\z80|i_tv80_core|A~100_combout\ & (((\z80|i_tv80_core|A~21_combout\ & 
-- \z80|i_tv80_core|i_reg|Mux35~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~99_combout\,
	datab => \z80|i_tv80_core|A~100_combout\,
	datac => \z80|i_tv80_core|A~21_combout\,
	datad => \z80|i_tv80_core|i_reg|Mux35~1_combout\,
	combout => \z80|i_tv80_core|A~101_combout\);

-- Location: LCCOMB_X60_Y35_N26
\z80|i_tv80_core|A~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~102_combout\ = (\z80|i_tv80_core|A~101_combout\ & \KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|A~101_combout\,
	datac => \KEY[2]~input_o\,
	combout => \z80|i_tv80_core|A~102_combout\);

-- Location: FF_X60_Y35_N27
\z80|i_tv80_core|A[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|A~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|A\(12));

-- Location: M9K_X37_Y35_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y31_N2
\mu|bootrom_enabled~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom_enabled~1_combout\ = (\z80|i_tv80_core|A\(14) & (\z80|i_tv80_core|A\(15) & (!\z80|wr_n~q\ & \z80|i_tv80_core|A\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(14),
	datab => \z80|i_tv80_core|A\(15),
	datac => \z80|wr_n~q\,
	datad => \z80|i_tv80_core|A\(13),
	combout => \mu|bootrom_enabled~1_combout\);

-- Location: LCCOMB_X57_Y29_N24
\mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout\ = (\z80|i_tv80_core|A~23_combout\ & (\z80|i_tv80_core|A~31_combout\ & (\KEY[2]~input_o\ & \z80|i_tv80_core|A~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~23_combout\,
	datab => \z80|i_tv80_core|A~31_combout\,
	datac => \KEY[2]~input_o\,
	datad => \z80|i_tv80_core|A~27_combout\,
	combout => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout\);

-- Location: M9K_X64_Y33_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|bootrom_enabled~1_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|bootrom_enabled~1_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y32_N12
\mu|z80_din[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[2]~20_combout\ = (\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & ((\mu|mainram_rtl_0|auto_generated|ram_block1a58~portbdataout\))) # 
-- (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & (\mu|mainram_rtl_0|auto_generated|ram_block1a50~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|ram_block1a50~portbdataout\,
	datab => \mu|mainram_rtl_0|auto_generated|ram_block1a58~portbdataout\,
	datac => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	combout => \mu|z80_din[2]~20_combout\);

-- Location: LCCOMB_X57_Y29_N22
\mu|mainram_rtl_0|auto_generated|decode2|w_anode595w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\ = (\z80|i_tv80_core|A\(13) & (!\z80|i_tv80_core|A\(15) & (!\z80|i_tv80_core|A\(14) & !\z80|wr_n~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(13),
	datab => \z80|i_tv80_core|A\(15),
	datac => \z80|i_tv80_core|A\(14),
	datad => \z80|wr_n~q\,
	combout => \mu|mainram_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\);

-- Location: LCCOMB_X57_Y29_N28
\mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode684w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode684w\(3) = (!\z80|i_tv80_core|A~23_combout\ & (\z80|i_tv80_core|A~31_combout\ & (\KEY[2]~input_o\ & !\z80|i_tv80_core|A~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~23_combout\,
	datab => \z80|i_tv80_core|A~31_combout\,
	datac => \KEY[2]~input_o\,
	datad => \z80|i_tv80_core|A~27_combout\,
	combout => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode684w\(3));

-- Location: M9K_X51_Y27_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode684w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y29_N14
\mu|mainram_rtl_0|auto_generated|decode2|w_anode578w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram_rtl_0|auto_generated|decode2|w_anode578w\(3) = (!\z80|i_tv80_core|A\(13) & (!\z80|i_tv80_core|A\(15) & (!\z80|i_tv80_core|A\(14) & !\z80|wr_n~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(13),
	datab => \z80|i_tv80_core|A\(15),
	datac => \z80|i_tv80_core|A\(14),
	datad => \z80|wr_n~q\,
	combout => \mu|mainram_rtl_0|auto_generated|decode2|w_anode578w\(3));

-- Location: LCCOMB_X57_Y29_N20
\mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode666w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode666w[3]~0_combout\ = ((!\z80|i_tv80_core|A~23_combout\ & (!\z80|i_tv80_core|A~31_combout\ & !\z80|i_tv80_core|A~27_combout\))) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~23_combout\,
	datab => \z80|i_tv80_core|A~31_combout\,
	datac => \KEY[2]~input_o\,
	datad => \z80|i_tv80_core|A~27_combout\,
	combout => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode666w[3]~0_combout\);

-- Location: M9K_X37_Y36_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode578w\(3),
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode578w\(3),
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode666w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y32_N28
\mu|z80_din[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[2]~16_combout\ = (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & (\mu|mainram_rtl_0|auto_generated|ram_block1a10~portbdataout\)) # 
-- (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & ((\mu|mainram_rtl_0|auto_generated|ram_block1a2~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|ram_block1a10~portbdataout\,
	datab => \mu|mainram_rtl_0|auto_generated|ram_block1a2~portbdataout\,
	datac => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	combout => \mu|z80_din[2]~16_combout\);

-- Location: LCCOMB_X57_Y29_N6
\mu|mainram_rtl_0|auto_generated|decode2|w_anode615w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\ = (\z80|i_tv80_core|A\(14) & (!\z80|i_tv80_core|A\(15) & (\z80|i_tv80_core|A\(13) & !\z80|wr_n~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(14),
	datab => \z80|i_tv80_core|A\(15),
	datac => \z80|i_tv80_core|A\(13),
	datad => \z80|wr_n~q\,
	combout => \mu|mainram_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\);

-- Location: LCCOMB_X57_Y29_N10
\mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode706w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode706w\(3) = (\z80|i_tv80_core|A~23_combout\ & (\z80|i_tv80_core|A~31_combout\ & (\KEY[2]~input_o\ & !\z80|i_tv80_core|A~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~23_combout\,
	datab => \z80|i_tv80_core|A~31_combout\,
	datac => \KEY[2]~input_o\,
	datad => \z80|i_tv80_core|A~27_combout\,
	combout => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode706w\(3));

-- Location: M9K_X51_Y22_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode706w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y31_N22
\mu|mainram_rtl_0|auto_generated|decode2|w_anode605w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\ = (\z80|i_tv80_core|A\(14) & (!\z80|i_tv80_core|A\(15) & (!\z80|wr_n~q\ & !\z80|i_tv80_core|A\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(14),
	datab => \z80|i_tv80_core|A\(15),
	datac => \z80|wr_n~q\,
	datad => \z80|i_tv80_core|A\(13),
	combout => \mu|mainram_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\);

-- Location: LCCOMB_X57_Y29_N12
\mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode695w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode695w\(3) = (\z80|i_tv80_core|A~23_combout\ & (!\z80|i_tv80_core|A~31_combout\ & (\KEY[2]~input_o\ & !\z80|i_tv80_core|A~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~23_combout\,
	datab => \z80|i_tv80_core|A~31_combout\,
	datac => \KEY[2]~input_o\,
	datad => \z80|i_tv80_core|A~27_combout\,
	combout => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode695w\(3));

-- Location: M9K_X51_Y20_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode695w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y32_N30
\mu|z80_din[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[2]~17_combout\ = (\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & (\mu|mainram_rtl_0|auto_generated|ram_block1a26~portbdataout\)) # 
-- (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & ((\mu|mainram_rtl_0|auto_generated|ram_block1a18~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|ram_block1a26~portbdataout\,
	datab => \mu|mainram_rtl_0|auto_generated|ram_block1a18~portbdataout\,
	datac => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	combout => \mu|z80_din[2]~17_combout\);

-- Location: LCCOMB_X50_Y32_N24
\mu|z80_din[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[2]~18_combout\ = (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(2) & ((\mu|z80_din[2]~16_combout\) # (\mu|z80_din[2]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mu|z80_din[2]~16_combout\,
	datac => \mu|z80_din[2]~17_combout\,
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(2),
	combout => \mu|z80_din[2]~18_combout\);

-- Location: M9K_X51_Y40_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y26_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode625w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode625w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode717w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y32_N26
\mu|z80_din[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[2]~19_combout\ = (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & (\mu|mainram_rtl_0|auto_generated|ram_block1a42~portbdataout\)) # 
-- (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & ((\mu|mainram_rtl_0|auto_generated|ram_block1a34~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|ram_block1a42~portbdataout\,
	datab => \mu|mainram_rtl_0|auto_generated|ram_block1a34~portbdataout\,
	datac => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	combout => \mu|z80_din[2]~19_combout\);

-- Location: LCCOMB_X50_Y32_N22
\mu|z80_din[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[2]~21_combout\ = (\mu|z80_din[2]~18_combout\) # ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(2) & ((\mu|z80_din[2]~20_combout\) # (\mu|z80_din[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[2]~20_combout\,
	datab => \mu|z80_din[2]~18_combout\,
	datac => \mu|z80_din[2]~19_combout\,
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(2),
	combout => \mu|z80_din[2]~21_combout\);

-- Location: FF_X63_Y33_N25
\mu|mainram_rtl_0_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|do\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(35));

-- Location: LCCOMB_X63_Y33_N24
\mu|z80_din[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[2]~22_combout\ = (!\mu|always0~2_combout\ & ((\mu|mainram~10_combout\ & ((\mu|mainram_rtl_0_bypass\(35)))) # (!\mu|mainram~10_combout\ & (\mu|z80_din[2]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[2]~21_combout\,
	datab => \mu|mainram~10_combout\,
	datac => \mu|mainram_rtl_0_bypass\(35),
	datad => \mu|always0~2_combout\,
	combout => \mu|z80_din[2]~22_combout\);

-- Location: LCCOMB_X63_Y33_N22
\z80|di_reg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|di_reg~6_combout\ = (\KEY[2]~input_o\ & ((\mu|z80_din[2]~22_combout\) # ((\mu|always0~2_combout\ & \mu|bootrom~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|always0~2_combout\,
	datab => \mu|bootrom~77_combout\,
	datac => \KEY[2]~input_o\,
	datad => \mu|z80_din[2]~22_combout\,
	combout => \z80|di_reg~6_combout\);

-- Location: LCCOMB_X65_Y36_N0
\z80|di_reg[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|di_reg[6]~1_combout\ = (\z80|i_tv80_core|tstate\(2)) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \z80|i_tv80_core|tstate\(2),
	combout => \z80|di_reg[6]~1_combout\);

-- Location: FF_X63_Y33_N23
\z80|di_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|di_reg~6_combout\,
	ena => \z80|di_reg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|di_reg\(2));

-- Location: LCCOMB_X59_Y34_N26
\z80|i_tv80_core|SP16_B[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16_B[2]~5_combout\ = (\z80|i_tv80_core|tstate\(3) & ((\z80|di_reg\(2)))) # (!\z80|i_tv80_core|tstate\(3) & (\z80|i_tv80_core|i_mcode|Selector118~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector118~3_combout\,
	datab => \z80|i_tv80_core|tstate\(3),
	datac => \z80|di_reg\(2),
	combout => \z80|i_tv80_core|SP16_B[2]~5_combout\);

-- Location: LCCOMB_X62_Y34_N4
\z80|i_tv80_core|SP16_A[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16_A[2]~12_combout\ = (\z80|i_tv80_core|tstate\(3) & ((\z80|i_tv80_core|i_reg|Mux45~1_combout\))) # (!\z80|i_tv80_core|tstate\(3) & (\z80|i_tv80_core|SP\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|SP\(2),
	datac => \z80|i_tv80_core|tstate\(3),
	datad => \z80|i_tv80_core|i_reg|Mux45~1_combout\,
	combout => \z80|i_tv80_core|SP16_A[2]~12_combout\);

-- Location: LCCOMB_X60_Y34_N4
\z80|i_tv80_core|SP16[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16[2]~4_combout\ = ((\z80|i_tv80_core|SP16_B[2]~5_combout\ $ (\z80|i_tv80_core|SP16_A[2]~12_combout\ $ (!\z80|i_tv80_core|SP16[1]~3\)))) # (GND)
-- \z80|i_tv80_core|SP16[2]~5\ = CARRY((\z80|i_tv80_core|SP16_B[2]~5_combout\ & ((\z80|i_tv80_core|SP16_A[2]~12_combout\) # (!\z80|i_tv80_core|SP16[1]~3\))) # (!\z80|i_tv80_core|SP16_B[2]~5_combout\ & (\z80|i_tv80_core|SP16_A[2]~12_combout\ & 
-- !\z80|i_tv80_core|SP16[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP16_B[2]~5_combout\,
	datab => \z80|i_tv80_core|SP16_A[2]~12_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|SP16[1]~3\,
	combout => \z80|i_tv80_core|SP16[2]~4_combout\,
	cout => \z80|i_tv80_core|SP16[2]~5\);

-- Location: LCCOMB_X63_Y38_N26
\z80|i_tv80_core|TmpAddr~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr~29_combout\ = (\z80|i_tv80_core|mcycle\(5) & ((\z80|i_tv80_core|tstate\(3) & (\z80|i_tv80_core|SP16[3]~6_combout\)) # (!\z80|i_tv80_core|tstate\(3) & ((\z80|i_tv80_core|IR\(3)))))) # (!\z80|i_tv80_core|mcycle\(5) & 
-- (((\z80|i_tv80_core|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(5),
	datab => \z80|i_tv80_core|tstate\(3),
	datac => \z80|i_tv80_core|SP16[3]~6_combout\,
	datad => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|TmpAddr~29_combout\);

-- Location: LCCOMB_X62_Y33_N12
\z80|i_tv80_core|TmpAddr~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr~30_combout\ = (\z80|i_tv80_core|TmpAddr~20_combout\ & (\z80|di_reg\(3))) # (!\z80|i_tv80_core|TmpAddr~20_combout\ & ((\z80|i_tv80_core|TmpAddr~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr~20_combout\,
	datab => \z80|di_reg\(3),
	datac => \z80|i_tv80_core|TmpAddr~29_combout\,
	combout => \z80|i_tv80_core|TmpAddr~30_combout\);

-- Location: FF_X62_Y33_N13
\z80|i_tv80_core|TmpAddr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|TmpAddr~30_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|TmpAddr[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|TmpAddr\(3));

-- Location: LCCOMB_X62_Y32_N12
\z80|i_tv80_core|PC~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~37_combout\ = (\z80|i_tv80_core|i_mcode|JumpXY~0_combout\ & ((\z80|i_tv80_core|i_mcode|Selector50~2_combout\ & (\z80|i_tv80_core|TmpAddr\(3))) # (!\z80|i_tv80_core|i_mcode|Selector50~2_combout\ & 
-- ((\z80|i_tv80_core|i_reg|Mux44~1_combout\))))) # (!\z80|i_tv80_core|i_mcode|JumpXY~0_combout\ & (((\z80|i_tv80_core|TmpAddr\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|JumpXY~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector50~2_combout\,
	datac => \z80|i_tv80_core|TmpAddr\(3),
	datad => \z80|i_tv80_core|i_reg|Mux44~1_combout\,
	combout => \z80|i_tv80_core|PC~37_combout\);

-- Location: LCCOMB_X62_Y32_N2
\z80|i_tv80_core|PC~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~38_combout\ = (\z80|i_tv80_core|PC~22_combout\ & (\z80|i_tv80_core|PC~37_combout\)) # (!\z80|i_tv80_core|PC~22_combout\ & ((\z80|i_tv80_core|PC16[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|PC~37_combout\,
	datab => \z80|i_tv80_core|PC~22_combout\,
	datad => \z80|i_tv80_core|PC16[3]~6_combout\,
	combout => \z80|i_tv80_core|PC~38_combout\);

-- Location: FF_X62_Y32_N3
\z80|i_tv80_core|PC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|PC~38_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|PC[1]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|PC\(3));

-- Location: LCCOMB_X61_Y32_N18
\z80|i_tv80_core|A~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~53_combout\ = (\z80|i_tv80_core|A~37_combout\ & (((\z80|i_tv80_core|A~36_combout\)))) # (!\z80|i_tv80_core|A~37_combout\ & ((\z80|i_tv80_core|A~36_combout\ & (\z80|di_reg\(3))) # (!\z80|i_tv80_core|A~36_combout\ & 
-- ((\z80|i_tv80_core|Add0~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~37_combout\,
	datab => \z80|di_reg\(3),
	datac => \z80|i_tv80_core|Add0~6_combout\,
	datad => \z80|i_tv80_core|A~36_combout\,
	combout => \z80|i_tv80_core|A~53_combout\);

-- Location: LCCOMB_X61_Y35_N16
\z80|i_tv80_core|A~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~54_combout\ = (\z80|i_tv80_core|A~37_combout\ & ((\z80|i_tv80_core|A~53_combout\ & ((\z80|i_tv80_core|SP\(3)))) # (!\z80|i_tv80_core|A~53_combout\ & (\z80|i_tv80_core|PC\(3))))) # (!\z80|i_tv80_core|A~37_combout\ & 
-- (((\z80|i_tv80_core|A~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|PC\(3),
	datab => \z80|i_tv80_core|SP\(3),
	datac => \z80|i_tv80_core|A~37_combout\,
	datad => \z80|i_tv80_core|A~53_combout\,
	combout => \z80|i_tv80_core|A~54_combout\);

-- Location: LCCOMB_X61_Y34_N30
\z80|i_tv80_core|A~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~55_combout\ = (\z80|i_tv80_core|A~35_combout\ & (((\z80|i_tv80_core|A~33_combout\)))) # (!\z80|i_tv80_core|A~35_combout\ & ((\z80|i_tv80_core|A~33_combout\ & ((\z80|i_tv80_core|TmpAddr\(3)))) # (!\z80|i_tv80_core|A~33_combout\ & 
-- (\z80|i_tv80_core|A~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~54_combout\,
	datab => \z80|i_tv80_core|TmpAddr\(3),
	datac => \z80|i_tv80_core|A~35_combout\,
	datad => \z80|i_tv80_core|A~33_combout\,
	combout => \z80|i_tv80_core|A~55_combout\);

-- Location: LCCOMB_X61_Y34_N0
\z80|i_tv80_core|A~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~56_combout\ = (\z80|i_tv80_core|A~55_combout\ & ((\z80|i_tv80_core|A\(3)) # ((!\z80|i_tv80_core|A~35_combout\)))) # (!\z80|i_tv80_core|A~55_combout\ & (((\z80|i_tv80_core|A~35_combout\ & \z80|i_tv80_core|i_reg|Mux44~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~55_combout\,
	datab => \z80|i_tv80_core|A\(3),
	datac => \z80|i_tv80_core|A~35_combout\,
	datad => \z80|i_tv80_core|i_reg|Mux44~1_combout\,
	combout => \z80|i_tv80_core|A~56_combout\);

-- Location: LCCOMB_X61_Y34_N16
\z80|i_tv80_core|A~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~57_combout\ = (\KEY[2]~input_o\ & \z80|i_tv80_core|A~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \z80|i_tv80_core|A~56_combout\,
	combout => \z80|i_tv80_core|A~57_combout\);

-- Location: FF_X61_Y34_N17
\z80|i_tv80_core|A[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|A~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|A\(3));

-- Location: M9K_X64_Y34_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y29_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|bootrom_enabled~1_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|bootrom_enabled~1_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y29_N12
\mu|z80_din[5]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[5]~44_combout\ = (\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & ((\mu|mainram_rtl_0|auto_generated|ram_block1a61~portbdataout\))) # 
-- (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & (\mu|mainram_rtl_0|auto_generated|ram_block1a53~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|ram_block1a53~portbdataout\,
	datab => \mu|mainram_rtl_0|auto_generated|ram_block1a61~portbdataout\,
	datac => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	combout => \mu|z80_din[5]~44_combout\);

-- Location: M9K_X37_Y25_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode625w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode625w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode717w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y38_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y29_N26
\mu|z80_din[5]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[5]~43_combout\ = (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & ((\mu|mainram_rtl_0|auto_generated|ram_block1a45~portbdataout\))) # 
-- (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & (\mu|mainram_rtl_0|auto_generated|ram_block1a37~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|ram_block1a37~portbdataout\,
	datab => \mu|mainram_rtl_0|auto_generated|ram_block1a45~portbdataout\,
	datac => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	combout => \mu|z80_din[5]~43_combout\);

-- Location: M9K_X37_Y38_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode578w\(3),
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode578w\(3),
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode666w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y31_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode684w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y29_N4
\mu|z80_din[5]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[5]~40_combout\ = (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & ((\mu|mainram_rtl_0|auto_generated|ram_block1a13~portbdataout\))) # 
-- (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & (\mu|mainram_rtl_0|auto_generated|ram_block1a5~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|ram_block1a5~portbdataout\,
	datab => \mu|mainram_rtl_0|auto_generated|ram_block1a13~portbdataout\,
	datac => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	combout => \mu|z80_din[5]~40_combout\);

-- Location: M9K_X64_Y24_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode695w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y25_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode706w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y29_N14
\mu|z80_din[5]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[5]~41_combout\ = (\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & ((\mu|mainram_rtl_0|auto_generated|ram_block1a29~portbdataout\))) # 
-- (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & (\mu|mainram_rtl_0|auto_generated|ram_block1a21~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|ram_block1a21~portbdataout\,
	datab => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \mu|mainram_rtl_0|auto_generated|ram_block1a29~portbdataout\,
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	combout => \mu|z80_din[5]~41_combout\);

-- Location: LCCOMB_X63_Y29_N0
\mu|z80_din[5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[5]~42_combout\ = (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(2) & ((\mu|z80_din[5]~40_combout\) # (\mu|z80_din[5]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mu|z80_din[5]~40_combout\,
	datac => \mu|z80_din[5]~41_combout\,
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(2),
	combout => \mu|z80_din[5]~42_combout\);

-- Location: LCCOMB_X63_Y29_N30
\mu|z80_din[5]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[5]~45_combout\ = (\mu|z80_din[5]~42_combout\) # ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(2) & ((\mu|z80_din[5]~44_combout\) # (\mu|z80_din[5]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[5]~44_combout\,
	datab => \mu|mainram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \mu|z80_din[5]~43_combout\,
	datad => \mu|z80_din[5]~42_combout\,
	combout => \mu|z80_din[5]~45_combout\);

-- Location: LCCOMB_X65_Y33_N0
\mu|z80_din[5]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[5]~46_combout\ = (!\mu|always0~2_combout\ & ((\mu|mainram~10_combout\ & (\mu|mainram_rtl_0_bypass\(38))) # (!\mu|mainram~10_combout\ & ((\mu|z80_din[5]~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram~10_combout\,
	datab => \mu|always0~2_combout\,
	datac => \mu|mainram_rtl_0_bypass\(38),
	datad => \mu|z80_din[5]~45_combout\,
	combout => \mu|z80_din[5]~46_combout\);

-- Location: LCCOMB_X65_Y33_N26
\z80|di_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|di_reg~3_combout\ = (\KEY[2]~input_o\ & ((\mu|z80_din[5]~46_combout\) # ((\mu|bootrom~152_combout\ & \mu|always0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~152_combout\,
	datab => \KEY[2]~input_o\,
	datac => \mu|always0~2_combout\,
	datad => \mu|z80_din[5]~46_combout\,
	combout => \z80|di_reg~3_combout\);

-- Location: FF_X65_Y33_N27
\z80|di_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|di_reg~3_combout\,
	ena => \z80|di_reg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|di_reg\(5));

-- Location: LCCOMB_X59_Y34_N20
\z80|i_tv80_core|SP16_B[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16_B[5]~2_combout\ = (\z80|i_tv80_core|tstate\(3) & ((\z80|di_reg\(5)))) # (!\z80|i_tv80_core|tstate\(3) & (\z80|i_tv80_core|i_mcode|Selector118~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector118~3_combout\,
	datab => \z80|i_tv80_core|tstate\(3),
	datac => \z80|di_reg\(5),
	combout => \z80|i_tv80_core|SP16_B[5]~2_combout\);

-- Location: LCCOMB_X60_Y34_N10
\z80|i_tv80_core|SP16[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16[5]~10_combout\ = (\z80|i_tv80_core|SP16_A[5]~9_combout\ & ((\z80|i_tv80_core|SP16_B[5]~2_combout\ & (\z80|i_tv80_core|SP16[4]~9\ & VCC)) # (!\z80|i_tv80_core|SP16_B[5]~2_combout\ & (!\z80|i_tv80_core|SP16[4]~9\)))) # 
-- (!\z80|i_tv80_core|SP16_A[5]~9_combout\ & ((\z80|i_tv80_core|SP16_B[5]~2_combout\ & (!\z80|i_tv80_core|SP16[4]~9\)) # (!\z80|i_tv80_core|SP16_B[5]~2_combout\ & ((\z80|i_tv80_core|SP16[4]~9\) # (GND)))))
-- \z80|i_tv80_core|SP16[5]~11\ = CARRY((\z80|i_tv80_core|SP16_A[5]~9_combout\ & (!\z80|i_tv80_core|SP16_B[5]~2_combout\ & !\z80|i_tv80_core|SP16[4]~9\)) # (!\z80|i_tv80_core|SP16_A[5]~9_combout\ & ((!\z80|i_tv80_core|SP16[4]~9\) # 
-- (!\z80|i_tv80_core|SP16_B[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP16_A[5]~9_combout\,
	datab => \z80|i_tv80_core|SP16_B[5]~2_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|SP16[4]~9\,
	combout => \z80|i_tv80_core|SP16[5]~10_combout\,
	cout => \z80|i_tv80_core|SP16[5]~11\);

-- Location: LCCOMB_X63_Y38_N16
\z80|i_tv80_core|SP~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~23_combout\ = (!\z80|i_tv80_core|Decoder3~5_combout\ & ((\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & ((\z80|i_tv80_core|i_reg|Mux42~1_combout\))) # (!\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & 
-- (\z80|i_tv80_core|SP16[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP16[5]~10_combout\,
	datab => \z80|i_tv80_core|Decoder3~5_combout\,
	datac => \z80|i_tv80_core|i_reg|Mux42~1_combout\,
	datad => \z80|i_tv80_core|i_mcode|LDSPHL~0_combout\,
	combout => \z80|i_tv80_core|SP~23_combout\);

-- Location: LCCOMB_X63_Y38_N28
\z80|i_tv80_core|SP~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~24_combout\ = (\z80|i_tv80_core|SP~23_combout\) # ((\z80|i_tv80_core|Save_Mux[5]~31_combout\ & \z80|i_tv80_core|Decoder3~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_Mux[5]~31_combout\,
	datab => \z80|i_tv80_core|Decoder3~5_combout\,
	datad => \z80|i_tv80_core|SP~23_combout\,
	combout => \z80|i_tv80_core|SP~24_combout\);

-- Location: FF_X63_Y38_N29
\z80|i_tv80_core|SP[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|SP~24_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|SP[2]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|SP\(5));

-- Location: LCCOMB_X63_Y36_N18
\z80|i_tv80_core|SP16_A[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16_A[5]~9_combout\ = (\z80|i_tv80_core|tstate\(3) & ((\z80|i_tv80_core|i_reg|Mux42~1_combout\))) # (!\z80|i_tv80_core|tstate\(3) & (\z80|i_tv80_core|SP\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP\(5),
	datac => \z80|i_tv80_core|tstate\(3),
	datad => \z80|i_tv80_core|i_reg|Mux42~1_combout\,
	combout => \z80|i_tv80_core|SP16_A[5]~9_combout\);

-- Location: LCCOMB_X60_Y34_N12
\z80|i_tv80_core|SP16[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16[6]~12_combout\ = ((\z80|i_tv80_core|SP16_B[6]~1_combout\ $ (\z80|i_tv80_core|SP16_A[6]~8_combout\ $ (!\z80|i_tv80_core|SP16[5]~11\)))) # (GND)
-- \z80|i_tv80_core|SP16[6]~13\ = CARRY((\z80|i_tv80_core|SP16_B[6]~1_combout\ & ((\z80|i_tv80_core|SP16_A[6]~8_combout\) # (!\z80|i_tv80_core|SP16[5]~11\))) # (!\z80|i_tv80_core|SP16_B[6]~1_combout\ & (\z80|i_tv80_core|SP16_A[6]~8_combout\ & 
-- !\z80|i_tv80_core|SP16[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP16_B[6]~1_combout\,
	datab => \z80|i_tv80_core|SP16_A[6]~8_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|SP16[5]~11\,
	combout => \z80|i_tv80_core|SP16[6]~12_combout\,
	cout => \z80|i_tv80_core|SP16[6]~13\);

-- Location: LCCOMB_X60_Y34_N14
\z80|i_tv80_core|SP16[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16[7]~14_combout\ = (\z80|i_tv80_core|SP16_B[15]~0_combout\ & ((\z80|i_tv80_core|SP16_A[7]~7_combout\ & (\z80|i_tv80_core|SP16[6]~13\ & VCC)) # (!\z80|i_tv80_core|SP16_A[7]~7_combout\ & (!\z80|i_tv80_core|SP16[6]~13\)))) # 
-- (!\z80|i_tv80_core|SP16_B[15]~0_combout\ & ((\z80|i_tv80_core|SP16_A[7]~7_combout\ & (!\z80|i_tv80_core|SP16[6]~13\)) # (!\z80|i_tv80_core|SP16_A[7]~7_combout\ & ((\z80|i_tv80_core|SP16[6]~13\) # (GND)))))
-- \z80|i_tv80_core|SP16[7]~15\ = CARRY((\z80|i_tv80_core|SP16_B[15]~0_combout\ & (!\z80|i_tv80_core|SP16_A[7]~7_combout\ & !\z80|i_tv80_core|SP16[6]~13\)) # (!\z80|i_tv80_core|SP16_B[15]~0_combout\ & ((!\z80|i_tv80_core|SP16[6]~13\) # 
-- (!\z80|i_tv80_core|SP16_A[7]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP16_B[15]~0_combout\,
	datab => \z80|i_tv80_core|SP16_A[7]~7_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|SP16[6]~13\,
	combout => \z80|i_tv80_core|SP16[7]~14_combout\,
	cout => \z80|i_tv80_core|SP16[7]~15\);

-- Location: LCCOMB_X62_Y34_N30
\z80|i_tv80_core|SP~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~27_combout\ = (!\z80|i_tv80_core|Decoder3~5_combout\ & ((\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & (\z80|i_tv80_core|i_reg|Mux40~1_combout\)) # (!\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & 
-- ((\z80|i_tv80_core|SP16[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Decoder3~5_combout\,
	datab => \z80|i_tv80_core|i_reg|Mux40~1_combout\,
	datac => \z80|i_tv80_core|SP16[7]~14_combout\,
	datad => \z80|i_tv80_core|i_mcode|LDSPHL~0_combout\,
	combout => \z80|i_tv80_core|SP~27_combout\);

-- Location: LCCOMB_X62_Y34_N8
\z80|i_tv80_core|SP~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~28_combout\ = (\z80|i_tv80_core|SP~27_combout\) # ((\z80|i_tv80_core|Save_Mux[7]~42_combout\ & \z80|i_tv80_core|Decoder3~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP~27_combout\,
	datab => \z80|i_tv80_core|Save_Mux[7]~42_combout\,
	datad => \z80|i_tv80_core|Decoder3~5_combout\,
	combout => \z80|i_tv80_core|SP~28_combout\);

-- Location: FF_X62_Y34_N9
\z80|i_tv80_core|SP[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|SP~28_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|SP[2]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|SP\(7));

-- Location: LCCOMB_X61_Y34_N8
\z80|i_tv80_core|SP16_A[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16_A[7]~7_combout\ = (\z80|i_tv80_core|tstate\(3) & ((\z80|i_tv80_core|i_reg|Mux40~1_combout\))) # (!\z80|i_tv80_core|tstate\(3) & (\z80|i_tv80_core|SP\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|SP\(7),
	datac => \z80|i_tv80_core|i_reg|Mux40~1_combout\,
	datad => \z80|i_tv80_core|tstate\(3),
	combout => \z80|i_tv80_core|SP16_A[7]~7_combout\);

-- Location: LCCOMB_X60_Y34_N16
\z80|i_tv80_core|SP16[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16[8]~16_combout\ = ((\z80|i_tv80_core|SP16_B[15]~0_combout\ $ (\z80|i_tv80_core|SP16_A[8]~6_combout\ $ (!\z80|i_tv80_core|SP16[7]~15\)))) # (GND)
-- \z80|i_tv80_core|SP16[8]~17\ = CARRY((\z80|i_tv80_core|SP16_B[15]~0_combout\ & ((\z80|i_tv80_core|SP16_A[8]~6_combout\) # (!\z80|i_tv80_core|SP16[7]~15\))) # (!\z80|i_tv80_core|SP16_B[15]~0_combout\ & (\z80|i_tv80_core|SP16_A[8]~6_combout\ & 
-- !\z80|i_tv80_core|SP16[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP16_B[15]~0_combout\,
	datab => \z80|i_tv80_core|SP16_A[8]~6_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|SP16[7]~15\,
	combout => \z80|i_tv80_core|SP16[8]~16_combout\,
	cout => \z80|i_tv80_core|SP16[8]~17\);

-- Location: LCCOMB_X59_Y34_N4
\z80|i_tv80_core|TmpAddr~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr~14_combout\ = (!\z80|i_tv80_core|TmpAddr[8]~5_combout\ & ((\z80|i_tv80_core|TmpAddr~4_combout\ & ((\z80|di_reg\(0)))) # (!\z80|i_tv80_core|TmpAddr~4_combout\ & (\z80|i_tv80_core|SP16[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr~4_combout\,
	datab => \z80|i_tv80_core|SP16[8]~16_combout\,
	datac => \z80|i_tv80_core|TmpAddr[8]~5_combout\,
	datad => \z80|di_reg\(0),
	combout => \z80|i_tv80_core|TmpAddr~14_combout\);

-- Location: FF_X59_Y34_N5
\z80|i_tv80_core|TmpAddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|TmpAddr~14_combout\,
	ena => \z80|i_tv80_core|TmpAddr[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|TmpAddr\(8));

-- Location: LCCOMB_X59_Y33_N12
\z80|i_tv80_core|PC~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~47_combout\ = (\z80|i_tv80_core|PC[13]~58_combout\ & (((\z80|i_tv80_core|PC[13]~57_combout\)))) # (!\z80|i_tv80_core|PC[13]~58_combout\ & ((\z80|i_tv80_core|PC[13]~57_combout\ & ((\z80|i_tv80_core|TmpAddr\(8)))) # 
-- (!\z80|i_tv80_core|PC[13]~57_combout\ & (\z80|di_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|di_reg\(0),
	datab => \z80|i_tv80_core|PC[13]~58_combout\,
	datac => \z80|i_tv80_core|TmpAddr\(8),
	datad => \z80|i_tv80_core|PC[13]~57_combout\,
	combout => \z80|i_tv80_core|PC~47_combout\);

-- Location: LCCOMB_X62_Y32_N22
\z80|i_tv80_core|PC~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~45_combout\ = (\z80|i_tv80_core|i_mcode|JumpXY~0_combout\ & ((\z80|i_tv80_core|i_mcode|Selector50~2_combout\ & (\z80|i_tv80_core|TmpAddr\(7))) # (!\z80|i_tv80_core|i_mcode|Selector50~2_combout\ & 
-- ((\z80|i_tv80_core|i_reg|Mux40~1_combout\))))) # (!\z80|i_tv80_core|i_mcode|JumpXY~0_combout\ & (\z80|i_tv80_core|TmpAddr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|JumpXY~0_combout\,
	datab => \z80|i_tv80_core|TmpAddr\(7),
	datac => \z80|i_tv80_core|i_reg|Mux40~1_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector50~2_combout\,
	combout => \z80|i_tv80_core|PC~45_combout\);

-- Location: LCCOMB_X61_Y33_N14
\z80|i_tv80_core|PC16[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC16[7]~14_combout\ = (\z80|i_tv80_core|PC16_B[15]~0_combout\ & ((\z80|i_tv80_core|PC\(7) & (\z80|i_tv80_core|PC16[6]~13\ & VCC)) # (!\z80|i_tv80_core|PC\(7) & (!\z80|i_tv80_core|PC16[6]~13\)))) # (!\z80|i_tv80_core|PC16_B[15]~0_combout\ 
-- & ((\z80|i_tv80_core|PC\(7) & (!\z80|i_tv80_core|PC16[6]~13\)) # (!\z80|i_tv80_core|PC\(7) & ((\z80|i_tv80_core|PC16[6]~13\) # (GND)))))
-- \z80|i_tv80_core|PC16[7]~15\ = CARRY((\z80|i_tv80_core|PC16_B[15]~0_combout\ & (!\z80|i_tv80_core|PC\(7) & !\z80|i_tv80_core|PC16[6]~13\)) # (!\z80|i_tv80_core|PC16_B[15]~0_combout\ & ((!\z80|i_tv80_core|PC16[6]~13\) # (!\z80|i_tv80_core|PC\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|PC16_B[15]~0_combout\,
	datab => \z80|i_tv80_core|PC\(7),
	datad => VCC,
	cin => \z80|i_tv80_core|PC16[6]~13\,
	combout => \z80|i_tv80_core|PC16[7]~14_combout\,
	cout => \z80|i_tv80_core|PC16[7]~15\);

-- Location: LCCOMB_X62_Y32_N6
\z80|i_tv80_core|PC~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~46_combout\ = (\z80|i_tv80_core|PC~22_combout\ & (\z80|i_tv80_core|PC~45_combout\)) # (!\z80|i_tv80_core|PC~22_combout\ & ((\z80|i_tv80_core|PC16[7]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|PC~45_combout\,
	datab => \z80|i_tv80_core|PC~22_combout\,
	datac => \z80|i_tv80_core|PC16[7]~14_combout\,
	combout => \z80|i_tv80_core|PC~46_combout\);

-- Location: FF_X62_Y32_N7
\z80|i_tv80_core|PC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|PC~46_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|PC[1]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|PC\(7));

-- Location: LCCOMB_X61_Y33_N16
\z80|i_tv80_core|PC16[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC16[8]~16_combout\ = ((\z80|i_tv80_core|PC16_B[15]~0_combout\ $ (\z80|i_tv80_core|PC\(8) $ (!\z80|i_tv80_core|PC16[7]~15\)))) # (GND)
-- \z80|i_tv80_core|PC16[8]~17\ = CARRY((\z80|i_tv80_core|PC16_B[15]~0_combout\ & ((\z80|i_tv80_core|PC\(8)) # (!\z80|i_tv80_core|PC16[7]~15\))) # (!\z80|i_tv80_core|PC16_B[15]~0_combout\ & (\z80|i_tv80_core|PC\(8) & !\z80|i_tv80_core|PC16[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|PC16_B[15]~0_combout\,
	datab => \z80|i_tv80_core|PC\(8),
	datad => VCC,
	cin => \z80|i_tv80_core|PC16[7]~15\,
	combout => \z80|i_tv80_core|PC16[8]~16_combout\,
	cout => \z80|i_tv80_core|PC16[8]~17\);

-- Location: LCCOMB_X59_Y33_N18
\z80|i_tv80_core|PC~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~48_combout\ = (\z80|i_tv80_core|PC~47_combout\ & ((\z80|i_tv80_core|i_reg|Mux39~1_combout\) # ((!\z80|i_tv80_core|PC[13]~58_combout\)))) # (!\z80|i_tv80_core|PC~47_combout\ & (((\z80|i_tv80_core|PC[13]~58_combout\ & 
-- \z80|i_tv80_core|PC16[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|PC~47_combout\,
	datab => \z80|i_tv80_core|i_reg|Mux39~1_combout\,
	datac => \z80|i_tv80_core|PC[13]~58_combout\,
	datad => \z80|i_tv80_core|PC16[8]~16_combout\,
	combout => \z80|i_tv80_core|PC~48_combout\);

-- Location: FF_X59_Y33_N19
\z80|i_tv80_core|PC[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|PC~48_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|PC[1]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|PC\(8));

-- Location: LCCOMB_X59_Y33_N22
\z80|i_tv80_core|PC~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~49_combout\ = (\z80|i_tv80_core|PC[13]~58_combout\ & (((\z80|i_tv80_core|PC16[9]~18_combout\) # (\z80|i_tv80_core|PC[13]~57_combout\)))) # (!\z80|i_tv80_core|PC[13]~58_combout\ & (\z80|di_reg\(1) & 
-- ((!\z80|i_tv80_core|PC[13]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|di_reg\(1),
	datab => \z80|i_tv80_core|PC[13]~58_combout\,
	datac => \z80|i_tv80_core|PC16[9]~18_combout\,
	datad => \z80|i_tv80_core|PC[13]~57_combout\,
	combout => \z80|i_tv80_core|PC~49_combout\);

-- Location: LCCOMB_X68_Y33_N20
\z80|i_tv80_core|i_reg|Mux38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux38~0_combout\ = (\z80|i_tv80_core|RegAddrC\(0) & (((\z80|i_tv80_core|RegAddrC\(1))))) # (!\z80|i_tv80_core|RegAddrC\(0) & ((\z80|i_tv80_core|RegAddrC\(1) & (\z80|i_tv80_core|i_reg|RegsH[2][1]~q\)) # 
-- (!\z80|i_tv80_core|RegAddrC\(1) & ((\z80|i_tv80_core|i_reg|RegsH[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrC\(0),
	datab => \z80|i_tv80_core|i_reg|RegsH[2][1]~q\,
	datac => \z80|i_tv80_core|RegAddrC\(1),
	datad => \z80|i_tv80_core|i_reg|RegsH[0][1]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux38~0_combout\);

-- Location: LCCOMB_X68_Y33_N30
\z80|i_tv80_core|i_reg|Mux38~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux38~1_combout\ = (\z80|i_tv80_core|RegAddrC\(0) & ((\z80|i_tv80_core|i_reg|Mux38~0_combout\ & (\z80|i_tv80_core|i_reg|RegsH[3][1]~q\)) # (!\z80|i_tv80_core|i_reg|Mux38~0_combout\ & ((\z80|i_tv80_core|i_reg|RegsH[1][1]~q\))))) # 
-- (!\z80|i_tv80_core|RegAddrC\(0) & (\z80|i_tv80_core|i_reg|Mux38~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrC\(0),
	datab => \z80|i_tv80_core|i_reg|Mux38~0_combout\,
	datac => \z80|i_tv80_core|i_reg|RegsH[3][1]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[1][1]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux38~1_combout\);

-- Location: LCCOMB_X59_Y33_N4
\z80|i_tv80_core|PC~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~50_combout\ = (\z80|i_tv80_core|PC~49_combout\ & (((\z80|i_tv80_core|i_reg|Mux38~1_combout\)) # (!\z80|i_tv80_core|PC[13]~57_combout\))) # (!\z80|i_tv80_core|PC~49_combout\ & (\z80|i_tv80_core|PC[13]~57_combout\ & 
-- ((\z80|i_tv80_core|TmpAddr\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|PC~49_combout\,
	datab => \z80|i_tv80_core|PC[13]~57_combout\,
	datac => \z80|i_tv80_core|i_reg|Mux38~1_combout\,
	datad => \z80|i_tv80_core|TmpAddr\(9),
	combout => \z80|i_tv80_core|PC~50_combout\);

-- Location: FF_X59_Y33_N5
\z80|i_tv80_core|PC[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|PC~50_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|PC[1]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|PC\(9));

-- Location: LCCOMB_X62_Y35_N24
\z80|i_tv80_core|Mux32~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux32~9_combout\ = (\z80|i_tv80_core|Mux32~8_combout\) # ((\z80|i_tv80_core|PC\(9) & \z80|i_tv80_core|Mux33~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|Mux32~8_combout\,
	datac => \z80|i_tv80_core|PC\(9),
	datad => \z80|i_tv80_core|Mux33~10_combout\,
	combout => \z80|i_tv80_core|Mux32~9_combout\);

-- Location: FF_X62_Y35_N25
\z80|i_tv80_core|BusB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|Mux32~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|BusB\(1));

-- Location: LCCOMB_X58_Y35_N2
\z80|i_tv80_core|do~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|do~9_combout\ = (\z80|i_tv80_core|do~6_combout\ & (\z80|i_tv80_core|do~1_combout\)) # (!\z80|i_tv80_core|do~6_combout\ & ((\z80|i_tv80_core|BusB\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|do~1_combout\,
	datac => \z80|i_tv80_core|BusB\(1),
	datad => \z80|i_tv80_core|do~6_combout\,
	combout => \z80|i_tv80_core|do~9_combout\);

-- Location: FF_X58_Y35_N3
\z80|i_tv80_core|do[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|do~9_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|do[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|do\(1));

-- Location: M9K_X64_Y36_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y31_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode625w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode625w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode717w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y32_N6
\mu|z80_din[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[1]~11_combout\ = (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & (\mu|mainram_rtl_0|auto_generated|ram_block1a41~portbdataout\)) # 
-- (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & ((\mu|mainram_rtl_0|auto_generated|ram_block1a33~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|ram_block1a41~portbdataout\,
	datab => \mu|mainram_rtl_0|auto_generated|ram_block1a33~portbdataout\,
	datac => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	combout => \mu|z80_din[1]~11_combout\);

-- Location: M9K_X51_Y26_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode706w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y24_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode695w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y32_N10
\mu|z80_din[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[1]~9_combout\ = (\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & (\mu|mainram_rtl_0|auto_generated|ram_block1a25~portbdataout\)) # (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) 
-- & ((\mu|mainram_rtl_0|auto_generated|ram_block1a17~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|ram_block1a25~portbdataout\,
	datab => \mu|mainram_rtl_0|auto_generated|ram_block1a17~portbdataout\,
	datac => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	combout => \mu|z80_din[1]~9_combout\);

-- Location: M9K_X37_Y32_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode578w\(3),
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode578w\(3),
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode666w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y32_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode684w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y32_N8
\mu|z80_din[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[1]~8_combout\ = (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & ((\mu|mainram_rtl_0|auto_generated|ram_block1a9~portbdataout\))) # 
-- (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & (\mu|mainram_rtl_0|auto_generated|ram_block1a1~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|ram_block1a1~portbdataout\,
	datab => \mu|mainram_rtl_0|auto_generated|ram_block1a9~portbdataout\,
	datac => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	combout => \mu|z80_din[1]~8_combout\);

-- Location: LCCOMB_X50_Y32_N20
\mu|z80_din[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[1]~10_combout\ = (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(2) & ((\mu|z80_din[1]~9_combout\) # (\mu|z80_din[1]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[1]~9_combout\,
	datac => \mu|z80_din[1]~8_combout\,
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(2),
	combout => \mu|z80_din[1]~10_combout\);

-- Location: M9K_X37_Y33_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y32_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|bootrom_enabled~1_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|bootrom_enabled~1_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y32_N16
\mu|z80_din[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[1]~12_combout\ = (\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & ((\mu|mainram_rtl_0|auto_generated|ram_block1a57~portbdataout\))) # 
-- (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & (\mu|mainram_rtl_0|auto_generated|ram_block1a49~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|ram_block1a49~portbdataout\,
	datab => \mu|mainram_rtl_0|auto_generated|ram_block1a57~portbdataout\,
	datac => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	combout => \mu|z80_din[1]~12_combout\);

-- Location: LCCOMB_X50_Y32_N18
\mu|z80_din[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[1]~13_combout\ = (\mu|z80_din[1]~10_combout\) # ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(2) & ((\mu|z80_din[1]~11_combout\) # (\mu|z80_din[1]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[1]~11_combout\,
	datab => \mu|z80_din[1]~10_combout\,
	datac => \mu|z80_din[1]~12_combout\,
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(2),
	combout => \mu|z80_din[1]~13_combout\);

-- Location: FF_X63_Y33_N29
\mu|mainram_rtl_0_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|do\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(34));

-- Location: LCCOMB_X63_Y33_N28
\mu|z80_din[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[1]~14_combout\ = (!\mu|always0~2_combout\ & ((\mu|mainram~10_combout\ & ((\mu|mainram_rtl_0_bypass\(34)))) # (!\mu|mainram~10_combout\ & (\mu|z80_din[1]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[1]~13_combout\,
	datab => \mu|mainram~10_combout\,
	datac => \mu|mainram_rtl_0_bypass\(34),
	datad => \mu|always0~2_combout\,
	combout => \mu|z80_din[1]~14_combout\);

-- Location: LCCOMB_X63_Y33_N4
\z80|di_reg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|di_reg~5_combout\ = (\KEY[2]~input_o\ & ((\mu|z80_din[1]~14_combout\) # ((\mu|always0~2_combout\ & \mu|bootrom~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|always0~2_combout\,
	datab => \mu|bootrom~51_combout\,
	datac => \KEY[2]~input_o\,
	datad => \mu|z80_din[1]~14_combout\,
	combout => \z80|di_reg~5_combout\);

-- Location: FF_X63_Y33_N5
\z80|di_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|di_reg~5_combout\,
	ena => \z80|di_reg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|di_reg\(1));

-- Location: LCCOMB_X59_Y33_N14
\z80|i_tv80_core|A~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~85_combout\ = (\z80|i_tv80_core|A~19_combout\ & ((\z80|i_tv80_core|A~20_combout\ & ((\z80|i_tv80_core|A\(9)))) # (!\z80|i_tv80_core|A~20_combout\ & (\z80|di_reg\(1))))) # (!\z80|i_tv80_core|A~19_combout\ & 
-- (((!\z80|i_tv80_core|A~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|di_reg\(1),
	datab => \z80|i_tv80_core|A\(9),
	datac => \z80|i_tv80_core|A~19_combout\,
	datad => \z80|i_tv80_core|A~20_combout\,
	combout => \z80|i_tv80_core|A~85_combout\);

-- Location: LCCOMB_X59_Y33_N26
\z80|i_tv80_core|A~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~83_combout\ = (\z80|i_tv80_core|A~11_combout\ & (((!\z80|i_tv80_core|A~106_combout\)))) # (!\z80|i_tv80_core|A~11_combout\ & ((\z80|i_tv80_core|A~106_combout\ & ((\z80|i_tv80_core|TmpAddr\(9)))) # (!\z80|i_tv80_core|A~106_combout\ & 
-- (\z80|i_tv80_core|PC\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~11_combout\,
	datab => \z80|i_tv80_core|PC\(9),
	datac => \z80|i_tv80_core|A~106_combout\,
	datad => \z80|i_tv80_core|TmpAddr\(9),
	combout => \z80|i_tv80_core|A~83_combout\);

-- Location: LCCOMB_X59_Y33_N28
\z80|i_tv80_core|A~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~84_combout\ = (\z80|i_tv80_core|A~83_combout\ & ((\z80|i_tv80_core|SP\(9)) # ((!\z80|i_tv80_core|A~13_combout\)))) # (!\z80|i_tv80_core|A~83_combout\ & (((\z80|i_tv80_core|Add0~18_combout\ & \z80|i_tv80_core|A~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP\(9),
	datab => \z80|i_tv80_core|Add0~18_combout\,
	datac => \z80|i_tv80_core|A~83_combout\,
	datad => \z80|i_tv80_core|A~13_combout\,
	combout => \z80|i_tv80_core|A~84_combout\);

-- Location: LCCOMB_X59_Y33_N0
\z80|i_tv80_core|A~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~86_combout\ = (\z80|i_tv80_core|A~21_combout\ & ((\z80|i_tv80_core|A~85_combout\ & ((\z80|i_tv80_core|A~84_combout\))) # (!\z80|i_tv80_core|A~85_combout\ & (\z80|i_tv80_core|i_reg|Mux38~1_combout\)))) # (!\z80|i_tv80_core|A~21_combout\ 
-- & (\z80|i_tv80_core|A~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~21_combout\,
	datab => \z80|i_tv80_core|A~85_combout\,
	datac => \z80|i_tv80_core|i_reg|Mux38~1_combout\,
	datad => \z80|i_tv80_core|A~84_combout\,
	combout => \z80|i_tv80_core|A~86_combout\);

-- Location: LCCOMB_X59_Y33_N30
\z80|i_tv80_core|A~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~87_combout\ = (\KEY[2]~input_o\ & \z80|i_tv80_core|A~86_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \z80|i_tv80_core|A~86_combout\,
	combout => \z80|i_tv80_core|A~87_combout\);

-- Location: LCCOMB_X56_Y33_N22
\mu|mainram_rtl_0_bypass[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram_rtl_0_bypass[20]~feeder_combout\ = \z80|i_tv80_core|A~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \z80|i_tv80_core|A~87_combout\,
	combout => \mu|mainram_rtl_0_bypass[20]~feeder_combout\);

-- Location: FF_X56_Y33_N23
\mu|mainram_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \mu|mainram_rtl_0_bypass[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(20));

-- Location: LCCOMB_X56_Y33_N4
\mu|mainram_rtl_0_bypass[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram_rtl_0_bypass[19]~feeder_combout\ = \z80|i_tv80_core|A\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \z80|i_tv80_core|A\(9),
	combout => \mu|mainram_rtl_0_bypass[19]~feeder_combout\);

-- Location: FF_X56_Y33_N5
\mu|mainram_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \mu|mainram_rtl_0_bypass[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(19));

-- Location: FF_X56_Y33_N17
\mu|mainram_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|A~82_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(18));

-- Location: FF_X56_Y33_N27
\mu|mainram_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|A\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(17));

-- Location: LCCOMB_X56_Y33_N16
\mu|mainram~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram~5_combout\ = (\mu|mainram_rtl_0_bypass\(20) & (\mu|mainram_rtl_0_bypass\(19) & (\mu|mainram_rtl_0_bypass\(18) $ (!\mu|mainram_rtl_0_bypass\(17))))) # (!\mu|mainram_rtl_0_bypass\(20) & (!\mu|mainram_rtl_0_bypass\(19) & 
-- (\mu|mainram_rtl_0_bypass\(18) $ (!\mu|mainram_rtl_0_bypass\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0_bypass\(20),
	datab => \mu|mainram_rtl_0_bypass\(19),
	datac => \mu|mainram_rtl_0_bypass\(18),
	datad => \mu|mainram_rtl_0_bypass\(17),
	combout => \mu|mainram~5_combout\);

-- Location: LCCOMB_X56_Y30_N30
\mu|mainram_rtl_0_bypass[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram_rtl_0_bypass[25]~feeder_combout\ = \z80|i_tv80_core|A\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \z80|i_tv80_core|A\(12),
	combout => \mu|mainram_rtl_0_bypass[25]~feeder_combout\);

-- Location: FF_X56_Y30_N31
\mu|mainram_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \mu|mainram_rtl_0_bypass[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(25));

-- Location: FF_X56_Y30_N17
\mu|mainram_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|A~103_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(28));

-- Location: FF_X56_Y30_N19
\mu|mainram_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|A~102_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(26));

-- Location: FF_X57_Y29_N7
\mu|mainram_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|A\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(27));

-- Location: LCCOMB_X56_Y30_N18
\mu|mainram~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram~7_combout\ = (\mu|mainram_rtl_0_bypass\(25) & (\mu|mainram_rtl_0_bypass\(26) & (\mu|mainram_rtl_0_bypass\(28) $ (!\mu|mainram_rtl_0_bypass\(27))))) # (!\mu|mainram_rtl_0_bypass\(25) & (!\mu|mainram_rtl_0_bypass\(26) & 
-- (\mu|mainram_rtl_0_bypass\(28) $ (!\mu|mainram_rtl_0_bypass\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0_bypass\(25),
	datab => \mu|mainram_rtl_0_bypass\(28),
	datac => \mu|mainram_rtl_0_bypass\(26),
	datad => \mu|mainram_rtl_0_bypass\(27),
	combout => \mu|mainram~7_combout\);

-- Location: LCCOMB_X56_Y33_N10
\mu|mainram_rtl_0_bypass[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram_rtl_0_bypass[21]~feeder_combout\ = \z80|i_tv80_core|A\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \z80|i_tv80_core|A\(10),
	combout => \mu|mainram_rtl_0_bypass[21]~feeder_combout\);

-- Location: FF_X56_Y33_N11
\mu|mainram_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \mu|mainram_rtl_0_bypass[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(21));

-- Location: LCCOMB_X56_Y33_N20
\mu|mainram_rtl_0_bypass[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram_rtl_0_bypass[23]~feeder_combout\ = \z80|i_tv80_core|A\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \z80|i_tv80_core|A\(11),
	combout => \mu|mainram_rtl_0_bypass[23]~feeder_combout\);

-- Location: FF_X56_Y33_N21
\mu|mainram_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \mu|mainram_rtl_0_bypass[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(23));

-- Location: FF_X56_Y33_N25
\mu|mainram_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|A~92_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(22));

-- Location: FF_X56_Y33_N7
\mu|mainram_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|A~97_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(24));

-- Location: LCCOMB_X56_Y33_N24
\mu|mainram~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram~6_combout\ = (\mu|mainram_rtl_0_bypass\(21) & (\mu|mainram_rtl_0_bypass\(22) & (\mu|mainram_rtl_0_bypass\(23) $ (!\mu|mainram_rtl_0_bypass\(24))))) # (!\mu|mainram_rtl_0_bypass\(21) & (!\mu|mainram_rtl_0_bypass\(22) & 
-- (\mu|mainram_rtl_0_bypass\(23) $ (!\mu|mainram_rtl_0_bypass\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0_bypass\(21),
	datab => \mu|mainram_rtl_0_bypass\(23),
	datac => \mu|mainram_rtl_0_bypass\(22),
	datad => \mu|mainram_rtl_0_bypass\(24),
	combout => \mu|mainram~6_combout\);

-- Location: LCCOMB_X56_Y33_N2
\mu|mainram~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram~9_combout\ = (\mu|mainram~8_combout\ & (\mu|mainram~5_combout\ & (\mu|mainram~7_combout\ & \mu|mainram~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram~8_combout\,
	datab => \mu|mainram~5_combout\,
	datac => \mu|mainram~7_combout\,
	datad => \mu|mainram~6_combout\,
	combout => \mu|mainram~9_combout\);

-- Location: LCCOMB_X56_Y29_N12
\mu|mainram_rtl_0_bypass[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram_rtl_0_bypass[16]~feeder_combout\ = \z80|i_tv80_core|A~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \z80|i_tv80_core|A~77_combout\,
	combout => \mu|mainram_rtl_0_bypass[16]~feeder_combout\);

-- Location: FF_X56_Y29_N13
\mu|mainram_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \mu|mainram_rtl_0_bypass[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(16));

-- Location: FF_X56_Y29_N19
\mu|mainram_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|A\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(15));

-- Location: FF_X56_Y29_N15
\mu|mainram_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|A~72_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(14));

-- Location: LCCOMB_X56_Y29_N0
\mu|mainram_rtl_0_bypass[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram_rtl_0_bypass[13]~feeder_combout\ = \z80|i_tv80_core|A\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \z80|i_tv80_core|A\(6),
	combout => \mu|mainram_rtl_0_bypass[13]~feeder_combout\);

-- Location: FF_X56_Y29_N1
\mu|mainram_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \mu|mainram_rtl_0_bypass[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(13));

-- Location: LCCOMB_X56_Y29_N14
\mu|mainram~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram~3_combout\ = (\mu|mainram_rtl_0_bypass\(16) & (\mu|mainram_rtl_0_bypass\(15) & (\mu|mainram_rtl_0_bypass\(14) $ (!\mu|mainram_rtl_0_bypass\(13))))) # (!\mu|mainram_rtl_0_bypass\(16) & (!\mu|mainram_rtl_0_bypass\(15) & 
-- (\mu|mainram_rtl_0_bypass\(14) $ (!\mu|mainram_rtl_0_bypass\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0_bypass\(16),
	datab => \mu|mainram_rtl_0_bypass\(15),
	datac => \mu|mainram_rtl_0_bypass\(14),
	datad => \mu|mainram_rtl_0_bypass\(13),
	combout => \mu|mainram~3_combout\);

-- Location: FF_X58_Y33_N27
\mu|mainram_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|A\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(7));

-- Location: LCCOMB_X58_Y33_N28
\mu|mainram_rtl_0_bypass[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram_rtl_0_bypass[8]~feeder_combout\ = \z80|i_tv80_core|A~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \z80|i_tv80_core|A~57_combout\,
	combout => \mu|mainram_rtl_0_bypass[8]~feeder_combout\);

-- Location: FF_X58_Y33_N29
\mu|mainram_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \mu|mainram_rtl_0_bypass[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(8));

-- Location: FF_X58_Y33_N23
\mu|mainram_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|A~52_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(6));

-- Location: FF_X58_Y33_N17
\mu|mainram_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|A\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(5));

-- Location: LCCOMB_X58_Y33_N22
\mu|mainram~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram~1_combout\ = (\mu|mainram_rtl_0_bypass\(7) & (\mu|mainram_rtl_0_bypass\(8) & (\mu|mainram_rtl_0_bypass\(6) $ (!\mu|mainram_rtl_0_bypass\(5))))) # (!\mu|mainram_rtl_0_bypass\(7) & (!\mu|mainram_rtl_0_bypass\(8) & (\mu|mainram_rtl_0_bypass\(6) $ 
-- (!\mu|mainram_rtl_0_bypass\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0_bypass\(7),
	datab => \mu|mainram_rtl_0_bypass\(8),
	datac => \mu|mainram_rtl_0_bypass\(6),
	datad => \mu|mainram_rtl_0_bypass\(5),
	combout => \mu|mainram~1_combout\);

-- Location: FF_X65_Y34_N11
\mu|mainram_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|A\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(3));

-- Location: LCCOMB_X65_Y34_N24
\mu|mainram_rtl_0_bypass[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram_rtl_0_bypass[1]~feeder_combout\ = \z80|i_tv80_core|A\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \z80|i_tv80_core|A\(0),
	combout => \mu|mainram_rtl_0_bypass[1]~feeder_combout\);

-- Location: FF_X65_Y34_N25
\mu|mainram_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \mu|mainram_rtl_0_bypass[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(1));

-- Location: FF_X65_Y34_N31
\mu|mainram_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|A~42_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(2));

-- Location: LCCOMB_X65_Y34_N20
\mu|mainram_rtl_0_bypass[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram_rtl_0_bypass[4]~feeder_combout\ = \z80|i_tv80_core|A~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \z80|i_tv80_core|A~47_combout\,
	combout => \mu|mainram_rtl_0_bypass[4]~feeder_combout\);

-- Location: FF_X65_Y34_N21
\mu|mainram_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \mu|mainram_rtl_0_bypass[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(4));

-- Location: LCCOMB_X65_Y34_N30
\mu|mainram~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram~0_combout\ = (\mu|mainram_rtl_0_bypass\(3) & (\mu|mainram_rtl_0_bypass\(4) & (\mu|mainram_rtl_0_bypass\(1) $ (!\mu|mainram_rtl_0_bypass\(2))))) # (!\mu|mainram_rtl_0_bypass\(3) & (!\mu|mainram_rtl_0_bypass\(4) & (\mu|mainram_rtl_0_bypass\(1) $ 
-- (!\mu|mainram_rtl_0_bypass\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0_bypass\(3),
	datab => \mu|mainram_rtl_0_bypass\(1),
	datac => \mu|mainram_rtl_0_bypass\(2),
	datad => \mu|mainram_rtl_0_bypass\(4),
	combout => \mu|mainram~0_combout\);

-- Location: LCCOMB_X58_Y33_N10
\mu|mainram_rtl_0_bypass[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram_rtl_0_bypass[11]~feeder_combout\ = \z80|i_tv80_core|A\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \z80|i_tv80_core|A\(5),
	combout => \mu|mainram_rtl_0_bypass[11]~feeder_combout\);

-- Location: FF_X58_Y33_N11
\mu|mainram_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \mu|mainram_rtl_0_bypass[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(11));

-- Location: LCCOMB_X58_Y33_N8
\mu|mainram_rtl_0_bypass[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram_rtl_0_bypass[9]~feeder_combout\ = \z80|i_tv80_core|A\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \z80|i_tv80_core|A\(4),
	combout => \mu|mainram_rtl_0_bypass[9]~feeder_combout\);

-- Location: FF_X58_Y33_N9
\mu|mainram_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \mu|mainram_rtl_0_bypass[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(9));

-- Location: FF_X58_Y33_N7
\mu|mainram_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|A~62_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(10));

-- Location: LCCOMB_X58_Y33_N20
\mu|mainram_rtl_0_bypass[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram_rtl_0_bypass[12]~feeder_combout\ = \z80|i_tv80_core|A~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \z80|i_tv80_core|A~67_combout\,
	combout => \mu|mainram_rtl_0_bypass[12]~feeder_combout\);

-- Location: FF_X58_Y33_N21
\mu|mainram_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \mu|mainram_rtl_0_bypass[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(12));

-- Location: LCCOMB_X58_Y33_N6
\mu|mainram~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram~2_combout\ = (\mu|mainram_rtl_0_bypass\(11) & (\mu|mainram_rtl_0_bypass\(12) & (\mu|mainram_rtl_0_bypass\(9) $ (!\mu|mainram_rtl_0_bypass\(10))))) # (!\mu|mainram_rtl_0_bypass\(11) & (!\mu|mainram_rtl_0_bypass\(12) & 
-- (\mu|mainram_rtl_0_bypass\(9) $ (!\mu|mainram_rtl_0_bypass\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0_bypass\(11),
	datab => \mu|mainram_rtl_0_bypass\(9),
	datac => \mu|mainram_rtl_0_bypass\(10),
	datad => \mu|mainram_rtl_0_bypass\(12),
	combout => \mu|mainram~2_combout\);

-- Location: LCCOMB_X57_Y33_N24
\mu|mainram~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram~4_combout\ = (\mu|mainram~3_combout\ & (\mu|mainram~1_combout\ & (\mu|mainram~0_combout\ & \mu|mainram~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram~3_combout\,
	datab => \mu|mainram~1_combout\,
	datac => \mu|mainram~0_combout\,
	datad => \mu|mainram~2_combout\,
	combout => \mu|mainram~4_combout\);

-- Location: LCCOMB_X56_Y33_N8
\mu|mainram_rtl_0_bypass[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram_rtl_0_bypass[0]~0_combout\ = !\z80|wr_n~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \z80|wr_n~q\,
	combout => \mu|mainram_rtl_0_bypass[0]~0_combout\);

-- Location: FF_X56_Y33_N9
\mu|mainram_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \mu|mainram_rtl_0_bypass[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(0));

-- Location: LCCOMB_X57_Y33_N18
\mu|mainram~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|mainram~10_combout\ = (\mu|mainram~9_combout\ & (\mu|mainram~4_combout\ & \mu|mainram_rtl_0_bypass\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram~9_combout\,
	datab => \mu|mainram~4_combout\,
	datad => \mu|mainram_rtl_0_bypass\(0),
	combout => \mu|mainram~10_combout\);

-- Location: LCCOMB_X58_Y35_N24
\z80|i_tv80_core|do~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|do~7_combout\ = (\z80|i_tv80_core|do~6_combout\ & (\z80|i_tv80_core|do~0_combout\)) # (!\z80|i_tv80_core|do~6_combout\ & ((\z80|i_tv80_core|BusB\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|do~6_combout\,
	datac => \z80|i_tv80_core|do~0_combout\,
	datad => \z80|i_tv80_core|BusB\(0),
	combout => \z80|i_tv80_core|do~7_combout\);

-- Location: FF_X58_Y35_N25
\z80|i_tv80_core|do[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|do~7_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|do[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|do\(0));

-- Location: FF_X63_Y33_N17
\mu|mainram_rtl_0_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|do\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(33));

-- Location: M9K_X64_Y25_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode706w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y26_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode695w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y29_N10
\mu|z80_din[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[0]~1_combout\ = (\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & (\mu|mainram_rtl_0|auto_generated|ram_block1a24~portbdataout\)) # (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) 
-- & ((\mu|mainram_rtl_0|auto_generated|ram_block1a16~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|ram_block1a24~portbdataout\,
	datab => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \mu|mainram_rtl_0|auto_generated|ram_block1a16~portbdataout\,
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	combout => \mu|z80_din[0]~1_combout\);

-- Location: M9K_X64_Y30_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode684w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y37_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode578w\(3),
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode578w\(3),
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode666w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y29_N24
\mu|z80_din[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[0]~0_combout\ = (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & (\mu|mainram_rtl_0|auto_generated|ram_block1a8~portbdataout\)) # (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) 
-- & ((\mu|mainram_rtl_0|auto_generated|ram_block1a0~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|ram_block1a8~portbdataout\,
	datab => \mu|mainram_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datac => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	combout => \mu|z80_din[0]~0_combout\);

-- Location: LCCOMB_X63_Y29_N28
\mu|z80_din[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[0]~2_combout\ = (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(2) & ((\mu|z80_din[0]~1_combout\) # (\mu|z80_din[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[0]~1_combout\,
	datab => \mu|mainram_rtl_0|auto_generated|address_reg_b\(2),
	datad => \mu|z80_din[0]~0_combout\,
	combout => \mu|z80_din[0]~2_combout\);

-- Location: M9K_X64_Y37_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y25_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode625w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode625w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode717w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y29_N22
\mu|z80_din[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[0]~3_combout\ = (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & (\mu|mainram_rtl_0|auto_generated|ram_block1a40~portbdataout\)) # 
-- (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & ((\mu|mainram_rtl_0|auto_generated|ram_block1a32~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|ram_block1a40~portbdataout\,
	datab => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \mu|mainram_rtl_0|auto_generated|ram_block1a32~portbdataout\,
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	combout => \mu|z80_din[0]~3_combout\);

-- Location: M9K_X64_Y35_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y29_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|bootrom_enabled~1_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|bootrom_enabled~1_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y29_N16
\mu|z80_din[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[0]~4_combout\ = (\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & ((\mu|mainram_rtl_0|auto_generated|ram_block1a56~portbdataout\))) # 
-- (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & (\mu|mainram_rtl_0|auto_generated|ram_block1a48~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|ram_block1a48~portbdataout\,
	datab => \mu|mainram_rtl_0|auto_generated|ram_block1a56~portbdataout\,
	datac => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	combout => \mu|z80_din[0]~4_combout\);

-- Location: LCCOMB_X63_Y29_N2
\mu|z80_din[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[0]~5_combout\ = (\mu|z80_din[0]~2_combout\) # ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(2) & ((\mu|z80_din[0]~3_combout\) # (\mu|z80_din[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[0]~2_combout\,
	datab => \mu|mainram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \mu|z80_din[0]~3_combout\,
	datad => \mu|z80_din[0]~4_combout\,
	combout => \mu|z80_din[0]~5_combout\);

-- Location: LCCOMB_X63_Y33_N16
\mu|z80_din[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[0]~6_combout\ = (!\mu|always0~2_combout\ & ((\mu|mainram~10_combout\ & (\mu|mainram_rtl_0_bypass\(33))) # (!\mu|mainram~10_combout\ & ((\mu|z80_din[0]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|always0~2_combout\,
	datab => \mu|mainram~10_combout\,
	datac => \mu|mainram_rtl_0_bypass\(33),
	datad => \mu|z80_din[0]~5_combout\,
	combout => \mu|z80_din[0]~6_combout\);

-- Location: LCCOMB_X56_Y29_N26
\mu|bootrom~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~20_combout\ = (\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(0) & ((!\z80|i_tv80_core|A\(4)) # (!\z80|i_tv80_core|A\(1))))) # (!\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(1) & ((\z80|i_tv80_core|A\(4)))) # (!\z80|i_tv80_core|A\(1) & 
-- (\z80|i_tv80_core|A\(0) & !\z80|i_tv80_core|A\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(1),
	datad => \z80|i_tv80_core|A\(4),
	combout => \mu|bootrom~20_combout\);

-- Location: LCCOMB_X56_Y29_N4
\mu|bootrom~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~21_combout\ = (\z80|i_tv80_core|A\(0) & ((\z80|i_tv80_core|A\(2) & (!\z80|i_tv80_core|A\(1))) # (!\z80|i_tv80_core|A\(2) & ((!\z80|i_tv80_core|A\(4)))))) # (!\z80|i_tv80_core|A\(0) & (\z80|i_tv80_core|A\(4) & ((\z80|i_tv80_core|A\(2)) # 
-- (\z80|i_tv80_core|A\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(1),
	datad => \z80|i_tv80_core|A\(4),
	combout => \mu|bootrom~21_combout\);

-- Location: LCCOMB_X56_Y29_N6
\mu|bootrom~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~22_combout\ = (\z80|i_tv80_core|A\(6) & (((\z80|i_tv80_core|A\(3))))) # (!\z80|i_tv80_core|A\(6) & ((\z80|i_tv80_core|A\(3) & (\mu|bootrom~20_combout\)) # (!\z80|i_tv80_core|A\(3) & ((!\mu|bootrom~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~20_combout\,
	datab => \z80|i_tv80_core|A\(6),
	datac => \mu|bootrom~21_combout\,
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~22_combout\);

-- Location: LCCOMB_X56_Y29_N8
\mu|bootrom~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~19_combout\ = (\z80|i_tv80_core|A\(4) & (\z80|i_tv80_core|A\(0) $ (((\z80|i_tv80_core|A\(2) & !\z80|i_tv80_core|A\(1)))))) # (!\z80|i_tv80_core|A\(4) & ((\z80|i_tv80_core|A\(0) & ((!\z80|i_tv80_core|A\(1)))) # (!\z80|i_tv80_core|A\(0) & 
-- (\z80|i_tv80_core|A\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(1),
	datad => \z80|i_tv80_core|A\(4),
	combout => \mu|bootrom~19_combout\);

-- Location: LCCOMB_X56_Y29_N24
\mu|bootrom~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~23_combout\ = (\z80|i_tv80_core|A\(2) & (!\z80|i_tv80_core|A\(1) & (\z80|i_tv80_core|A\(0) $ (!\z80|i_tv80_core|A\(4))))) # (!\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(0) & (\z80|i_tv80_core|A\(1) & !\z80|i_tv80_core|A\(4))) # 
-- (!\z80|i_tv80_core|A\(0) & (!\z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(1),
	datad => \z80|i_tv80_core|A\(4),
	combout => \mu|bootrom~23_combout\);

-- Location: LCCOMB_X56_Y29_N2
\mu|bootrom~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~24_combout\ = (\mu|bootrom~22_combout\ & (((\mu|bootrom~23_combout\) # (!\z80|i_tv80_core|A\(6))))) # (!\mu|bootrom~22_combout\ & (!\mu|bootrom~19_combout\ & ((\z80|i_tv80_core|A\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~22_combout\,
	datab => \mu|bootrom~19_combout\,
	datac => \mu|bootrom~23_combout\,
	datad => \z80|i_tv80_core|A\(6),
	combout => \mu|bootrom~24_combout\);

-- Location: LCCOMB_X69_Y32_N8
\mu|bootrom~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~4_combout\ = (\z80|i_tv80_core|A\(2) & (((!\z80|i_tv80_core|A\(4) & !\z80|i_tv80_core|A\(1))))) # (!\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(1) & (\z80|i_tv80_core|A\(0) $ (!\z80|i_tv80_core|A\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(4),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~4_combout\);

-- Location: LCCOMB_X69_Y32_N26
\mu|bootrom~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~1_combout\ = (\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(4) & (!\z80|i_tv80_core|A\(0) & \z80|i_tv80_core|A\(1))) # (!\z80|i_tv80_core|A\(4) & ((!\z80|i_tv80_core|A\(1)))))) # (!\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(4) $ 
-- (((!\z80|i_tv80_core|A\(0) & \z80|i_tv80_core|A\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(4),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~1_combout\);

-- Location: LCCOMB_X69_Y32_N28
\mu|bootrom~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~2_combout\ = (\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(0)) # ((\z80|i_tv80_core|A\(1))))) # (!\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(1) & (!\z80|i_tv80_core|A\(0))) # (!\z80|i_tv80_core|A\(1) & ((\z80|i_tv80_core|A\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(4),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~2_combout\);

-- Location: LCCOMB_X69_Y32_N14
\mu|bootrom~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~3_combout\ = (\z80|i_tv80_core|A\(6) & (((\z80|i_tv80_core|A\(3))))) # (!\z80|i_tv80_core|A\(6) & ((\z80|i_tv80_core|A\(3) & (!\mu|bootrom~1_combout\)) # (!\z80|i_tv80_core|A\(3) & ((!\mu|bootrom~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~1_combout\,
	datab => \z80|i_tv80_core|A\(6),
	datac => \z80|i_tv80_core|A\(3),
	datad => \mu|bootrom~2_combout\,
	combout => \mu|bootrom~3_combout\);

-- Location: LCCOMB_X69_Y32_N16
\mu|bootrom~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~0_combout\ = (\z80|i_tv80_core|A\(4) & (\z80|i_tv80_core|A\(0) & !\z80|i_tv80_core|A\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(4),
	datac => \z80|i_tv80_core|A\(0),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~0_combout\);

-- Location: LCCOMB_X69_Y32_N2
\mu|bootrom~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~5_combout\ = (\z80|i_tv80_core|A\(6) & ((\mu|bootrom~3_combout\ & (\mu|bootrom~4_combout\)) # (!\mu|bootrom~3_combout\ & ((\mu|bootrom~0_combout\))))) # (!\z80|i_tv80_core|A\(6) & (((\mu|bootrom~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(6),
	datab => \mu|bootrom~4_combout\,
	datac => \mu|bootrom~3_combout\,
	datad => \mu|bootrom~0_combout\,
	combout => \mu|bootrom~5_combout\);

-- Location: LCCOMB_X63_Y30_N6
\mu|bootrom~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~13_combout\ = (\z80|i_tv80_core|A\(6) & (!\z80|i_tv80_core|A\(3) & ((\z80|i_tv80_core|A\(2)) # (!\z80|i_tv80_core|A\(1))))) # (!\z80|i_tv80_core|A\(6) & ((\z80|i_tv80_core|A\(2) & (!\z80|i_tv80_core|A\(3) & !\z80|i_tv80_core|A\(1))) # 
-- (!\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(6),
	datab => \z80|i_tv80_core|A\(2),
	datac => \z80|i_tv80_core|A\(3),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~13_combout\);

-- Location: LCCOMB_X63_Y30_N16
\mu|bootrom~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~14_combout\ = (\z80|i_tv80_core|A\(6) & ((\z80|i_tv80_core|A\(3) & ((!\z80|i_tv80_core|A\(1)))) # (!\z80|i_tv80_core|A\(3) & (!\z80|i_tv80_core|A\(2))))) # (!\z80|i_tv80_core|A\(6) & (!\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(3) & 
-- \z80|i_tv80_core|A\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(6),
	datab => \z80|i_tv80_core|A\(2),
	datac => \z80|i_tv80_core|A\(3),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~14_combout\);

-- Location: LCCOMB_X63_Y30_N26
\mu|bootrom~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~15_combout\ = (\z80|i_tv80_core|A\(0) & ((\mu|bootrom~13_combout\) # ((\z80|i_tv80_core|A\(4))))) # (!\z80|i_tv80_core|A\(0) & (((!\z80|i_tv80_core|A\(4) & !\mu|bootrom~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~13_combout\,
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(4),
	datad => \mu|bootrom~14_combout\,
	combout => \mu|bootrom~15_combout\);

-- Location: LCCOMB_X63_Y30_N28
\mu|bootrom~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~16_combout\ = (\z80|i_tv80_core|A\(6) & (\z80|i_tv80_core|A\(2) & (!\z80|i_tv80_core|A\(3) & !\z80|i_tv80_core|A\(1)))) # (!\z80|i_tv80_core|A\(6) & (\z80|i_tv80_core|A\(1) & (\z80|i_tv80_core|A\(2) $ (\z80|i_tv80_core|A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(6),
	datab => \z80|i_tv80_core|A\(2),
	datac => \z80|i_tv80_core|A\(3),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~16_combout\);

-- Location: LCCOMB_X63_Y30_N12
\mu|bootrom~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~12_combout\ = (\z80|i_tv80_core|A\(6) & (\z80|i_tv80_core|A\(1) & ((\z80|i_tv80_core|A\(2)) # (\z80|i_tv80_core|A\(3))))) # (!\z80|i_tv80_core|A\(6) & ((\z80|i_tv80_core|A\(1)) # (\z80|i_tv80_core|A\(2) $ (\z80|i_tv80_core|A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(6),
	datab => \z80|i_tv80_core|A\(2),
	datac => \z80|i_tv80_core|A\(3),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~12_combout\);

-- Location: LCCOMB_X63_Y30_N14
\mu|bootrom~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~17_combout\ = (\mu|bootrom~15_combout\ & ((\mu|bootrom~16_combout\) # ((!\z80|i_tv80_core|A\(4))))) # (!\mu|bootrom~15_combout\ & (((\z80|i_tv80_core|A\(4) & !\mu|bootrom~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~15_combout\,
	datab => \mu|bootrom~16_combout\,
	datac => \z80|i_tv80_core|A\(4),
	datad => \mu|bootrom~12_combout\,
	combout => \mu|bootrom~17_combout\);

-- Location: LCCOMB_X63_Y30_N20
\mu|bootrom~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~8_combout\ = (\z80|i_tv80_core|A\(6) & (\z80|i_tv80_core|A\(2) $ ((!\z80|i_tv80_core|A\(3))))) # (!\z80|i_tv80_core|A\(6) & ((\z80|i_tv80_core|A\(3) & ((!\z80|i_tv80_core|A\(1)) # (!\z80|i_tv80_core|A\(2)))) # (!\z80|i_tv80_core|A\(3) & 
-- ((\z80|i_tv80_core|A\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(6),
	datab => \z80|i_tv80_core|A\(2),
	datac => \z80|i_tv80_core|A\(3),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~8_combout\);

-- Location: LCCOMB_X63_Y30_N2
\mu|bootrom~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~7_combout\ = (\z80|i_tv80_core|A\(6) & (\z80|i_tv80_core|A\(2) $ ((\z80|i_tv80_core|A\(3))))) # (!\z80|i_tv80_core|A\(6) & (!\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(6),
	datab => \z80|i_tv80_core|A\(2),
	datac => \z80|i_tv80_core|A\(3),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~7_combout\);

-- Location: LCCOMB_X63_Y30_N30
\mu|bootrom~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~9_combout\ = (\z80|i_tv80_core|A\(0) & (((\z80|i_tv80_core|A\(4)) # (\mu|bootrom~7_combout\)))) # (!\z80|i_tv80_core|A\(0) & (!\mu|bootrom~8_combout\ & (!\z80|i_tv80_core|A\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(0),
	datab => \mu|bootrom~8_combout\,
	datac => \z80|i_tv80_core|A\(4),
	datad => \mu|bootrom~7_combout\,
	combout => \mu|bootrom~9_combout\);

-- Location: LCCOMB_X63_Y30_N8
\mu|bootrom~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~6_combout\ = (\z80|i_tv80_core|A\(6) & (\z80|i_tv80_core|A\(3) & (\z80|i_tv80_core|A\(2) $ (!\z80|i_tv80_core|A\(1))))) # (!\z80|i_tv80_core|A\(6) & (((!\z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(6),
	datab => \z80|i_tv80_core|A\(2),
	datac => \z80|i_tv80_core|A\(3),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~6_combout\);

-- Location: LCCOMB_X63_Y30_N24
\mu|bootrom~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~10_combout\ = (\z80|i_tv80_core|A\(6) & (\z80|i_tv80_core|A\(2) $ (((\z80|i_tv80_core|A\(1)))))) # (!\z80|i_tv80_core|A\(6) & ((\z80|i_tv80_core|A\(3)) # ((\z80|i_tv80_core|A\(2) & !\z80|i_tv80_core|A\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(6),
	datab => \z80|i_tv80_core|A\(2),
	datac => \z80|i_tv80_core|A\(3),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~10_combout\);

-- Location: LCCOMB_X63_Y30_N18
\mu|bootrom~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~11_combout\ = (\mu|bootrom~9_combout\ & (((\mu|bootrom~10_combout\) # (!\z80|i_tv80_core|A\(4))))) # (!\mu|bootrom~9_combout\ & (!\mu|bootrom~6_combout\ & (\z80|i_tv80_core|A\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~9_combout\,
	datab => \mu|bootrom~6_combout\,
	datac => \z80|i_tv80_core|A\(4),
	datad => \mu|bootrom~10_combout\,
	combout => \mu|bootrom~11_combout\);

-- Location: LCCOMB_X63_Y30_N0
\mu|bootrom~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~18_combout\ = (\z80|i_tv80_core|A\(7) & (((\z80|i_tv80_core|A\(5)) # (\mu|bootrom~11_combout\)))) # (!\z80|i_tv80_core|A\(7) & (\mu|bootrom~17_combout\ & (!\z80|i_tv80_core|A\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \mu|bootrom~17_combout\,
	datac => \z80|i_tv80_core|A\(5),
	datad => \mu|bootrom~11_combout\,
	combout => \mu|bootrom~18_combout\);

-- Location: LCCOMB_X63_Y30_N10
\mu|bootrom~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~25_combout\ = (\z80|i_tv80_core|A\(5) & ((\mu|bootrom~18_combout\ & (\mu|bootrom~24_combout\)) # (!\mu|bootrom~18_combout\ & ((\mu|bootrom~5_combout\))))) # (!\z80|i_tv80_core|A\(5) & (((\mu|bootrom~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~24_combout\,
	datab => \mu|bootrom~5_combout\,
	datac => \z80|i_tv80_core|A\(5),
	datad => \mu|bootrom~18_combout\,
	combout => \mu|bootrom~25_combout\);

-- Location: LCCOMB_X63_Y33_N2
\z80|di_reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|di_reg~4_combout\ = (\KEY[2]~input_o\ & ((\mu|z80_din[0]~6_combout\) # ((\mu|always0~2_combout\ & \mu|bootrom~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|always0~2_combout\,
	datab => \mu|z80_din[0]~6_combout\,
	datac => \KEY[2]~input_o\,
	datad => \mu|bootrom~25_combout\,
	combout => \z80|di_reg~4_combout\);

-- Location: FF_X63_Y33_N3
\z80|di_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|di_reg~4_combout\,
	ena => \z80|di_reg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|di_reg\(0));

-- Location: LCCOMB_X62_Y33_N14
\z80|i_tv80_core|PC16_B[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC16_B[0]~7_combout\ = (\z80|di_reg\(0)) # ((\z80|i_tv80_core|ISet\(0)) # (!\z80|i_tv80_core|i_mcode|Selector57~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|di_reg\(0),
	datac => \z80|i_tv80_core|ISet\(0),
	datad => \z80|i_tv80_core|i_mcode|Selector57~2_combout\,
	combout => \z80|i_tv80_core|PC16_B[0]~7_combout\);

-- Location: LCCOMB_X61_Y32_N20
\z80|i_tv80_core|PC~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~31_combout\ = (\z80|i_tv80_core|i_mcode|JumpXY~0_combout\ & ((\z80|i_tv80_core|i_mcode|Selector50~2_combout\ & ((\z80|i_tv80_core|TmpAddr\(0)))) # (!\z80|i_tv80_core|i_mcode|Selector50~2_combout\ & 
-- (\z80|i_tv80_core|i_reg|Mux47~1_combout\)))) # (!\z80|i_tv80_core|i_mcode|JumpXY~0_combout\ & (((\z80|i_tv80_core|TmpAddr\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|JumpXY~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector50~2_combout\,
	datac => \z80|i_tv80_core|i_reg|Mux47~1_combout\,
	datad => \z80|i_tv80_core|TmpAddr\(0),
	combout => \z80|i_tv80_core|PC~31_combout\);

-- Location: LCCOMB_X60_Y33_N8
\z80|i_tv80_core|PC~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~32_combout\ = (\z80|i_tv80_core|PC~22_combout\ & ((\z80|i_tv80_core|PC~31_combout\))) # (!\z80|i_tv80_core|PC~22_combout\ & (\z80|i_tv80_core|PC16[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|PC~22_combout\,
	datac => \z80|i_tv80_core|PC16[0]~0_combout\,
	datad => \z80|i_tv80_core|PC~31_combout\,
	combout => \z80|i_tv80_core|PC~32_combout\);

-- Location: FF_X60_Y33_N9
\z80|i_tv80_core|PC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|PC~32_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|PC[1]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|PC\(0));

-- Location: LCCOMB_X61_Y35_N26
\z80|i_tv80_core|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux33~0_combout\ = (\z80|i_tv80_core|BusB[1]~2_combout\ & (\z80|i_tv80_core|PC\(0) & (\z80|i_tv80_core|BusB[1]~1_combout\))) # (!\z80|i_tv80_core|BusB[1]~2_combout\ & (((\z80|i_tv80_core|F\(0)) # (!\z80|i_tv80_core|BusB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusB[1]~2_combout\,
	datab => \z80|i_tv80_core|PC\(0),
	datac => \z80|i_tv80_core|BusB[1]~1_combout\,
	datad => \z80|i_tv80_core|F\(0),
	combout => \z80|i_tv80_core|Mux33~0_combout\);

-- Location: LCCOMB_X61_Y35_N12
\z80|i_tv80_core|Mux33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux33~1_combout\ = (\z80|i_tv80_core|BusB[1]~0_combout\ & (((\z80|i_tv80_core|Mux33~0_combout\)))) # (!\z80|i_tv80_core|BusB[1]~0_combout\ & ((\z80|i_tv80_core|Mux33~0_combout\ & ((\z80|i_tv80_core|SP\(0)))) # 
-- (!\z80|i_tv80_core|Mux33~0_combout\ & (\z80|i_tv80_core|SP\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP\(8),
	datab => \z80|i_tv80_core|BusB[1]~0_combout\,
	datac => \z80|i_tv80_core|Mux33~0_combout\,
	datad => \z80|i_tv80_core|SP\(0),
	combout => \z80|i_tv80_core|Mux33~1_combout\);

-- Location: LCCOMB_X65_Y31_N24
\z80|i_tv80_core|Mux33~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux33~6_combout\ = (\z80|i_tv80_core|RegAddrB_r\(0) & (((\z80|i_tv80_core|RegAddrB_r\(1))))) # (!\z80|i_tv80_core|RegAddrB_r\(0) & ((\z80|i_tv80_core|RegAddrB_r\(1) & (\z80|i_tv80_core|i_reg|RegsL[2][0]~q\)) # 
-- (!\z80|i_tv80_core|RegAddrB_r\(1) & ((\z80|i_tv80_core|i_reg|RegsL[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[2][0]~q\,
	datab => \z80|i_tv80_core|RegAddrB_r\(0),
	datac => \z80|i_tv80_core|i_reg|RegsL[0][0]~q\,
	datad => \z80|i_tv80_core|RegAddrB_r\(1),
	combout => \z80|i_tv80_core|Mux33~6_combout\);

-- Location: LCCOMB_X66_Y31_N24
\z80|i_tv80_core|Mux33~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux33~7_combout\ = (\z80|i_tv80_core|RegAddrB_r\(0) & ((\z80|i_tv80_core|Mux33~6_combout\ & (\z80|i_tv80_core|i_reg|RegsL[3][0]~q\)) # (!\z80|i_tv80_core|Mux33~6_combout\ & ((\z80|i_tv80_core|i_reg|RegsL[1][0]~q\))))) # 
-- (!\z80|i_tv80_core|RegAddrB_r\(0) & (((\z80|i_tv80_core|Mux33~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[3][0]~q\,
	datab => \z80|i_tv80_core|RegAddrB_r\(0),
	datac => \z80|i_tv80_core|i_reg|RegsL[1][0]~q\,
	datad => \z80|i_tv80_core|Mux33~6_combout\,
	combout => \z80|i_tv80_core|Mux33~7_combout\);

-- Location: LCCOMB_X67_Y32_N8
\z80|i_tv80_core|Mux33~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux33~3_combout\ = (\z80|i_tv80_core|RegAddrB_r\(1) & (((\z80|i_tv80_core|RegAddrB_r\(0))))) # (!\z80|i_tv80_core|RegAddrB_r\(1) & ((\z80|i_tv80_core|RegAddrB_r\(0) & (\z80|i_tv80_core|i_reg|RegsH[1][0]~q\)) # 
-- (!\z80|i_tv80_core|RegAddrB_r\(0) & ((\z80|i_tv80_core|i_reg|RegsH[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsH[1][0]~q\,
	datab => \z80|i_tv80_core|RegAddrB_r\(1),
	datac => \z80|i_tv80_core|i_reg|RegsH[0][0]~q\,
	datad => \z80|i_tv80_core|RegAddrB_r\(0),
	combout => \z80|i_tv80_core|Mux33~3_combout\);

-- Location: LCCOMB_X68_Y32_N8
\z80|i_tv80_core|Mux33~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux33~4_combout\ = (\z80|i_tv80_core|RegAddrB_r\(1) & ((\z80|i_tv80_core|Mux33~3_combout\ & (\z80|i_tv80_core|i_reg|RegsH[3][0]~q\)) # (!\z80|i_tv80_core|Mux33~3_combout\ & ((\z80|i_tv80_core|i_reg|RegsH[2][0]~q\))))) # 
-- (!\z80|i_tv80_core|RegAddrB_r\(1) & (((\z80|i_tv80_core|Mux33~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrB_r\(1),
	datab => \z80|i_tv80_core|i_reg|RegsH[3][0]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsH[2][0]~q\,
	datad => \z80|i_tv80_core|Mux33~3_combout\,
	combout => \z80|i_tv80_core|Mux33~4_combout\);

-- Location: LCCOMB_X63_Y32_N12
\z80|i_tv80_core|Mux33~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux33~5_combout\ = (\z80|i_tv80_core|BusB[1]~3_combout\ & (((\z80|i_tv80_core|i_mcode|Selector128~5_combout\)))) # (!\z80|i_tv80_core|BusB[1]~3_combout\ & ((\z80|i_tv80_core|i_mcode|Selector128~5_combout\ & ((\z80|i_tv80_core|ACC\(0)))) # 
-- (!\z80|i_tv80_core|i_mcode|Selector128~5_combout\ & (\z80|di_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusB[1]~3_combout\,
	datab => \z80|di_reg\(0),
	datac => \z80|i_tv80_core|i_mcode|Selector128~5_combout\,
	datad => \z80|i_tv80_core|ACC\(0),
	combout => \z80|i_tv80_core|Mux33~5_combout\);

-- Location: LCCOMB_X63_Y32_N6
\z80|i_tv80_core|Mux33~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux33~8_combout\ = (\z80|i_tv80_core|BusB[1]~3_combout\ & ((\z80|i_tv80_core|Mux33~5_combout\ & (\z80|i_tv80_core|Mux33~7_combout\)) # (!\z80|i_tv80_core|Mux33~5_combout\ & ((\z80|i_tv80_core|Mux33~4_combout\))))) # 
-- (!\z80|i_tv80_core|BusB[1]~3_combout\ & (((\z80|i_tv80_core|Mux33~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusB[1]~3_combout\,
	datab => \z80|i_tv80_core|Mux33~7_combout\,
	datac => \z80|i_tv80_core|Mux33~4_combout\,
	datad => \z80|i_tv80_core|Mux33~5_combout\,
	combout => \z80|i_tv80_core|Mux33~8_combout\);

-- Location: LCCOMB_X62_Y35_N26
\z80|i_tv80_core|Mux33~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux33~9_combout\ = (\z80|i_tv80_core|Mux33~1_combout\ & ((\z80|i_tv80_core|Mux33~2_combout\) # ((\z80|i_tv80_core|Mux33~8_combout\ & !\z80|i_tv80_core|i_mcode|Selector125~0_combout\)))) # (!\z80|i_tv80_core|Mux33~1_combout\ & 
-- (((\z80|i_tv80_core|Mux33~8_combout\ & !\z80|i_tv80_core|i_mcode|Selector125~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Mux33~1_combout\,
	datab => \z80|i_tv80_core|Mux33~2_combout\,
	datac => \z80|i_tv80_core|Mux33~8_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector125~0_combout\,
	combout => \z80|i_tv80_core|Mux33~9_combout\);

-- Location: LCCOMB_X59_Y35_N30
\z80|i_tv80_core|Mux33~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux33~11_combout\ = (\z80|i_tv80_core|Mux33~9_combout\) # ((\z80|i_tv80_core|Mux33~10_combout\ & \z80|i_tv80_core|PC\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Mux33~10_combout\,
	datab => \z80|i_tv80_core|Mux33~9_combout\,
	datac => \z80|i_tv80_core|PC\(8),
	combout => \z80|i_tv80_core|Mux33~11_combout\);

-- Location: FF_X59_Y35_N31
\z80|i_tv80_core|BusB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|Mux33~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|BusB\(0));

-- Location: LCCOMB_X60_Y40_N2
\z80|i_tv80_core|i_alu|Q_t~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Q_t~0_combout\ = (\z80|i_tv80_core|BusB\(0)) # ((!\z80|i_tv80_core|IR\(5) & (!\z80|i_tv80_core|IR\(3) & !\z80|i_tv80_core|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(5),
	datab => \z80|i_tv80_core|IR\(3),
	datac => \z80|i_tv80_core|BusB\(0),
	datad => \z80|i_tv80_core|IR\(4),
	combout => \z80|i_tv80_core|i_alu|Q_t~0_combout\);

-- Location: LCCOMB_X60_Y39_N10
\z80|i_tv80_core|i_alu|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux17~0_combout\ = (\z80|i_tv80_core|BusA\(4) & (\z80|i_tv80_core|IR\(4) & \z80|i_tv80_core|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(4),
	datac => \z80|i_tv80_core|IR\(4),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_alu|Mux17~0_combout\);

-- Location: LCCOMB_X60_Y39_N20
\z80|i_tv80_core|i_alu|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux17~1_combout\ = (!\z80|i_tv80_core|IR\(5) & ((\z80|i_tv80_core|IR\(4) & ((\z80|i_tv80_core|F\(4)))) # (!\z80|i_tv80_core|IR\(4) & (\z80|i_tv80_core|BusA\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(7),
	datab => \z80|i_tv80_core|F\(4),
	datac => \z80|i_tv80_core|IR\(4),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_alu|Mux17~1_combout\);

-- Location: LCCOMB_X60_Y39_N6
\z80|i_tv80_core|i_alu|Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux17~2_combout\ = (\z80|i_tv80_core|IR\(3) & (((\z80|i_tv80_core|BusA\(1))))) # (!\z80|i_tv80_core|IR\(3) & ((\z80|i_tv80_core|i_alu|Mux17~0_combout\) # ((\z80|i_tv80_core|i_alu|Mux17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux17~0_combout\,
	datab => \z80|i_tv80_core|i_alu|Mux17~1_combout\,
	datac => \z80|i_tv80_core|BusA\(1),
	datad => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|i_alu|Mux17~2_combout\);

-- Location: LCCOMB_X60_Y40_N12
\z80|i_tv80_core|Save_Mux[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[0]~0_combout\ = (\z80|i_tv80_core|ALU_Op_r\(0) & (((\z80|i_tv80_core|ALU_Op_r\(1))))) # (!\z80|i_tv80_core|ALU_Op_r\(0) & ((\z80|i_tv80_core|ALU_Op_r\(1) & (\z80|i_tv80_core|i_alu|Q_t~0_combout\)) # 
-- (!\z80|i_tv80_core|ALU_Op_r\(1) & ((\z80|i_tv80_core|i_alu|Mux17~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ALU_Op_r\(0),
	datab => \z80|i_tv80_core|i_alu|Q_t~0_combout\,
	datac => \z80|i_tv80_core|ALU_Op_r\(1),
	datad => \z80|i_tv80_core|i_alu|Mux17~2_combout\,
	combout => \z80|i_tv80_core|Save_Mux[0]~0_combout\);

-- Location: LCCOMB_X60_Y40_N6
\z80|i_tv80_core|Save_Mux[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[0]~1_combout\ = (\z80|i_tv80_core|ALU_Op_r\(0) & (\z80|i_tv80_core|BusB\(0) & (\z80|i_tv80_core|i_alu|Decoder0~1_combout\ $ (\z80|i_tv80_core|Save_Mux[0]~0_combout\)))) # (!\z80|i_tv80_core|ALU_Op_r\(0) & 
-- (((\z80|i_tv80_core|Save_Mux[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ALU_Op_r\(0),
	datab => \z80|i_tv80_core|i_alu|Decoder0~1_combout\,
	datac => \z80|i_tv80_core|BusB\(0),
	datad => \z80|i_tv80_core|Save_Mux[0]~0_combout\,
	combout => \z80|i_tv80_core|Save_Mux[0]~1_combout\);

-- Location: LCCOMB_X60_Y40_N8
\z80|i_tv80_core|i_alu|Q_t~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Q_t~1_combout\ = (\z80|i_tv80_core|ALU_Op_r\(0) & (\z80|i_tv80_core|BusB\(4))) # (!\z80|i_tv80_core|ALU_Op_r\(0) & ((\z80|i_tv80_core|BusB\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusB\(4),
	datac => \z80|i_tv80_core|BusB\(0),
	datad => \z80|i_tv80_core|ALU_Op_r\(0),
	combout => \z80|i_tv80_core|i_alu|Q_t~1_combout\);

-- Location: LCCOMB_X60_Y36_N28
\z80|i_tv80_core|i_alu|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux7~0_combout\ = (\z80|i_tv80_core|i_alu|Mux1~0_combout\ & ((\z80|i_tv80_core|BusA\(0) & (\z80|i_tv80_core|BusB\(0) $ (\z80|i_tv80_core|i_alu|Mux1~1_combout\))) # (!\z80|i_tv80_core|BusA\(0) & (\z80|i_tv80_core|BusB\(0) & 
-- \z80|i_tv80_core|i_alu|Mux1~1_combout\)))) # (!\z80|i_tv80_core|i_alu|Mux1~0_combout\ & ((\z80|i_tv80_core|BusA\(0)) # ((\z80|i_tv80_core|BusB\(0)) # (\z80|i_tv80_core|i_alu|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux1~0_combout\,
	datab => \z80|i_tv80_core|BusA\(0),
	datac => \z80|i_tv80_core|BusB\(0),
	datad => \z80|i_tv80_core|i_alu|Mux1~1_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux7~0_combout\);

-- Location: LCCOMB_X60_Y36_N6
\z80|i_tv80_core|i_alu|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux7~1_combout\ = (\z80|i_tv80_core|i_alu|Mux7~0_combout\ & (((\z80|i_tv80_core|i_alu|Mux1~0_combout\) # (\z80|i_tv80_core|i_alu|Add0~2_combout\)) # (!\z80|i_tv80_core|i_alu|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux1~1_combout\,
	datab => \z80|i_tv80_core|i_alu|Mux7~0_combout\,
	datac => \z80|i_tv80_core|i_alu|Mux1~0_combout\,
	datad => \z80|i_tv80_core|i_alu|Add0~2_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux7~1_combout\);

-- Location: LCCOMB_X61_Y39_N4
\z80|i_tv80_core|Save_Mux[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[0]~4_combout\ = (\z80|i_tv80_core|Save_Mux[0]~3_combout\ & ((\z80|i_tv80_core|BusA\(0)) # ((\z80|i_tv80_core|Save_Mux[0]~2_combout\)))) # (!\z80|i_tv80_core|Save_Mux[0]~3_combout\ & (((\z80|i_tv80_core|i_alu|Mux7~1_combout\ & 
-- !\z80|i_tv80_core|Save_Mux[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_Mux[0]~3_combout\,
	datab => \z80|i_tv80_core|BusA\(0),
	datac => \z80|i_tv80_core|i_alu|Mux7~1_combout\,
	datad => \z80|i_tv80_core|Save_Mux[0]~2_combout\,
	combout => \z80|i_tv80_core|Save_Mux[0]~4_combout\);

-- Location: LCCOMB_X60_Y40_N18
\z80|i_tv80_core|Save_Mux[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[0]~5_combout\ = (\z80|i_tv80_core|Save_Mux[0]~2_combout\ & ((\z80|i_tv80_core|Save_Mux[0]~4_combout\ & ((\z80|i_tv80_core|i_alu|Q_t~1_combout\))) # (!\z80|i_tv80_core|Save_Mux[0]~4_combout\ & 
-- (\z80|i_tv80_core|Save_Mux[0]~1_combout\)))) # (!\z80|i_tv80_core|Save_Mux[0]~2_combout\ & (((\z80|i_tv80_core|Save_Mux[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_Mux[0]~1_combout\,
	datab => \z80|i_tv80_core|Save_Mux[0]~2_combout\,
	datac => \z80|i_tv80_core|i_alu|Q_t~1_combout\,
	datad => \z80|i_tv80_core|Save_Mux[0]~4_combout\,
	combout => \z80|i_tv80_core|Save_Mux[0]~5_combout\);

-- Location: LCCOMB_X60_Y35_N0
\z80|i_tv80_core|do~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|do~0_combout\ = (\z80|i_tv80_core|Save_ALU_r~q\ & (\z80|i_tv80_core|Save_Mux[0]~5_combout\)) # (!\z80|i_tv80_core|Save_ALU_r~q\ & ((\z80|di_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_ALU_r~q\,
	datab => \z80|i_tv80_core|Save_Mux[0]~5_combout\,
	datad => \z80|di_reg\(0),
	combout => \z80|i_tv80_core|do~0_combout\);

-- Location: LCCOMB_X58_Y35_N16
\z80|i_tv80_core|Save_Mux[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[0]~6_combout\ = (\z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\ & (\z80|i_tv80_core|do~0_combout\)) # (!\z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\ & ((\z80|i_tv80_core|BusB\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\,
	datac => \z80|i_tv80_core|do~0_combout\,
	datad => \z80|i_tv80_core|BusB\(0),
	combout => \z80|i_tv80_core|Save_Mux[0]~6_combout\);

-- Location: LCCOMB_X63_Y34_N6
\z80|i_tv80_core|SP~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~29_combout\ = (!\z80|i_tv80_core|Decoder3~3_combout\ & ((\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & (\z80|i_tv80_core|i_reg|Mux39~1_combout\)) # (!\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & 
-- ((\z80|i_tv80_core|SP16[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Decoder3~3_combout\,
	datab => \z80|i_tv80_core|i_reg|Mux39~1_combout\,
	datac => \z80|i_tv80_core|i_mcode|LDSPHL~0_combout\,
	datad => \z80|i_tv80_core|SP16[8]~16_combout\,
	combout => \z80|i_tv80_core|SP~29_combout\);

-- Location: LCCOMB_X63_Y34_N14
\z80|i_tv80_core|SP~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~30_combout\ = (\z80|i_tv80_core|SP~29_combout\) # ((\z80|i_tv80_core|Decoder3~3_combout\ & \z80|i_tv80_core|Save_Mux[0]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Decoder3~3_combout\,
	datab => \z80|i_tv80_core|Save_Mux[0]~6_combout\,
	datad => \z80|i_tv80_core|SP~29_combout\,
	combout => \z80|i_tv80_core|SP~30_combout\);

-- Location: LCCOMB_X66_Y34_N28
\z80|i_tv80_core|SP[8]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP[8]~39_combout\ = ((\z80|i_tv80_core|Decoder3~2_combout\ & (\z80|i_tv80_core|Read_To_Reg_r\(0) & !\z80|i_tv80_core|Read_To_Reg_r\(1)))) # (!\z80|i_tv80_core|SP[2]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP[2]~8_combout\,
	datab => \z80|i_tv80_core|Decoder3~2_combout\,
	datac => \z80|i_tv80_core|Read_To_Reg_r\(0),
	datad => \z80|i_tv80_core|Read_To_Reg_r\(1),
	combout => \z80|i_tv80_core|SP[8]~39_combout\);

-- Location: FF_X63_Y34_N15
\z80|i_tv80_core|SP[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|SP~30_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|SP[8]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|SP\(8));

-- Location: LCCOMB_X59_Y32_N28
\z80|i_tv80_core|SP16_A[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16_A[8]~6_combout\ = (\z80|i_tv80_core|tstate\(3) & ((\z80|i_tv80_core|i_reg|Mux39~1_combout\))) # (!\z80|i_tv80_core|tstate\(3) & (\z80|i_tv80_core|SP\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP\(8),
	datab => \z80|i_tv80_core|i_reg|Mux39~1_combout\,
	datac => \z80|i_tv80_core|tstate\(3),
	combout => \z80|i_tv80_core|SP16_A[8]~6_combout\);

-- Location: LCCOMB_X60_Y34_N18
\z80|i_tv80_core|SP16[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16[9]~18_combout\ = (\z80|i_tv80_core|SP16_B[15]~0_combout\ & ((\z80|i_tv80_core|SP16_A[9]~5_combout\ & (\z80|i_tv80_core|SP16[8]~17\ & VCC)) # (!\z80|i_tv80_core|SP16_A[9]~5_combout\ & (!\z80|i_tv80_core|SP16[8]~17\)))) # 
-- (!\z80|i_tv80_core|SP16_B[15]~0_combout\ & ((\z80|i_tv80_core|SP16_A[9]~5_combout\ & (!\z80|i_tv80_core|SP16[8]~17\)) # (!\z80|i_tv80_core|SP16_A[9]~5_combout\ & ((\z80|i_tv80_core|SP16[8]~17\) # (GND)))))
-- \z80|i_tv80_core|SP16[9]~19\ = CARRY((\z80|i_tv80_core|SP16_B[15]~0_combout\ & (!\z80|i_tv80_core|SP16_A[9]~5_combout\ & !\z80|i_tv80_core|SP16[8]~17\)) # (!\z80|i_tv80_core|SP16_B[15]~0_combout\ & ((!\z80|i_tv80_core|SP16[8]~17\) # 
-- (!\z80|i_tv80_core|SP16_A[9]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP16_B[15]~0_combout\,
	datab => \z80|i_tv80_core|SP16_A[9]~5_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|SP16[8]~17\,
	combout => \z80|i_tv80_core|SP16[9]~18_combout\,
	cout => \z80|i_tv80_core|SP16[9]~19\);

-- Location: LCCOMB_X63_Y34_N8
\z80|i_tv80_core|SP~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~31_combout\ = (!\z80|i_tv80_core|Decoder3~3_combout\ & ((\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & ((\z80|i_tv80_core|i_reg|Mux38~1_combout\))) # (!\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & 
-- (\z80|i_tv80_core|SP16[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Decoder3~3_combout\,
	datab => \z80|i_tv80_core|i_mcode|LDSPHL~0_combout\,
	datac => \z80|i_tv80_core|SP16[9]~18_combout\,
	datad => \z80|i_tv80_core|i_reg|Mux38~1_combout\,
	combout => \z80|i_tv80_core|SP~31_combout\);

-- Location: LCCOMB_X63_Y34_N16
\z80|i_tv80_core|SP~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~32_combout\ = (\z80|i_tv80_core|SP~31_combout\) # ((\z80|i_tv80_core|Decoder3~3_combout\ & \z80|i_tv80_core|Save_Mux[1]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Decoder3~3_combout\,
	datab => \z80|i_tv80_core|SP~31_combout\,
	datad => \z80|i_tv80_core|Save_Mux[1]~11_combout\,
	combout => \z80|i_tv80_core|SP~32_combout\);

-- Location: FF_X63_Y34_N17
\z80|i_tv80_core|SP[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|SP~32_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|SP[8]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|SP\(9));

-- Location: LCCOMB_X61_Y34_N14
\z80|i_tv80_core|SP16_A[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16_A[9]~5_combout\ = (\z80|i_tv80_core|tstate\(3) & ((\z80|i_tv80_core|i_reg|Mux38~1_combout\))) # (!\z80|i_tv80_core|tstate\(3) & (\z80|i_tv80_core|SP\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|tstate\(3),
	datac => \z80|i_tv80_core|SP\(9),
	datad => \z80|i_tv80_core|i_reg|Mux38~1_combout\,
	combout => \z80|i_tv80_core|SP16_A[9]~5_combout\);

-- Location: LCCOMB_X60_Y34_N20
\z80|i_tv80_core|SP16[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16[10]~20_combout\ = ((\z80|i_tv80_core|SP16_B[15]~0_combout\ $ (\z80|i_tv80_core|SP16_A[10]~4_combout\ $ (!\z80|i_tv80_core|SP16[9]~19\)))) # (GND)
-- \z80|i_tv80_core|SP16[10]~21\ = CARRY((\z80|i_tv80_core|SP16_B[15]~0_combout\ & ((\z80|i_tv80_core|SP16_A[10]~4_combout\) # (!\z80|i_tv80_core|SP16[9]~19\))) # (!\z80|i_tv80_core|SP16_B[15]~0_combout\ & (\z80|i_tv80_core|SP16_A[10]~4_combout\ & 
-- !\z80|i_tv80_core|SP16[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP16_B[15]~0_combout\,
	datab => \z80|i_tv80_core|SP16_A[10]~4_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|SP16[9]~19\,
	combout => \z80|i_tv80_core|SP16[10]~20_combout\,
	cout => \z80|i_tv80_core|SP16[10]~21\);

-- Location: LCCOMB_X63_Y34_N18
\z80|i_tv80_core|SP~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~33_combout\ = (!\z80|i_tv80_core|Decoder3~3_combout\ & ((\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & (\z80|i_tv80_core|i_reg|Mux37~1_combout\)) # (!\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & 
-- ((\z80|i_tv80_core|SP16[10]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Decoder3~3_combout\,
	datab => \z80|i_tv80_core|i_reg|Mux37~1_combout\,
	datac => \z80|i_tv80_core|i_mcode|LDSPHL~0_combout\,
	datad => \z80|i_tv80_core|SP16[10]~20_combout\,
	combout => \z80|i_tv80_core|SP~33_combout\);

-- Location: LCCOMB_X63_Y34_N26
\z80|i_tv80_core|SP~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~34_combout\ = (\z80|i_tv80_core|SP~33_combout\) # ((\z80|i_tv80_core|Decoder3~3_combout\ & \z80|i_tv80_core|Save_Mux[2]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Decoder3~3_combout\,
	datab => \z80|i_tv80_core|SP~33_combout\,
	datad => \z80|i_tv80_core|Save_Mux[2]~16_combout\,
	combout => \z80|i_tv80_core|SP~34_combout\);

-- Location: FF_X63_Y34_N27
\z80|i_tv80_core|SP[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|SP~34_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|SP[8]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|SP\(10));

-- Location: LCCOMB_X60_Y35_N12
\z80|i_tv80_core|SP16_A[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16_A[10]~4_combout\ = (\z80|i_tv80_core|tstate\(3) & ((\z80|i_tv80_core|i_reg|Mux37~1_combout\))) # (!\z80|i_tv80_core|tstate\(3) & (\z80|i_tv80_core|SP\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|tstate\(3),
	datab => \z80|i_tv80_core|SP\(10),
	datad => \z80|i_tv80_core|i_reg|Mux37~1_combout\,
	combout => \z80|i_tv80_core|SP16_A[10]~4_combout\);

-- Location: LCCOMB_X60_Y34_N22
\z80|i_tv80_core|SP16[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16[11]~22_combout\ = (\z80|i_tv80_core|SP16_B[15]~0_combout\ & ((\z80|i_tv80_core|SP16_A[11]~3_combout\ & (\z80|i_tv80_core|SP16[10]~21\ & VCC)) # (!\z80|i_tv80_core|SP16_A[11]~3_combout\ & (!\z80|i_tv80_core|SP16[10]~21\)))) # 
-- (!\z80|i_tv80_core|SP16_B[15]~0_combout\ & ((\z80|i_tv80_core|SP16_A[11]~3_combout\ & (!\z80|i_tv80_core|SP16[10]~21\)) # (!\z80|i_tv80_core|SP16_A[11]~3_combout\ & ((\z80|i_tv80_core|SP16[10]~21\) # (GND)))))
-- \z80|i_tv80_core|SP16[11]~23\ = CARRY((\z80|i_tv80_core|SP16_B[15]~0_combout\ & (!\z80|i_tv80_core|SP16_A[11]~3_combout\ & !\z80|i_tv80_core|SP16[10]~21\)) # (!\z80|i_tv80_core|SP16_B[15]~0_combout\ & ((!\z80|i_tv80_core|SP16[10]~21\) # 
-- (!\z80|i_tv80_core|SP16_A[11]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP16_B[15]~0_combout\,
	datab => \z80|i_tv80_core|SP16_A[11]~3_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|SP16[10]~21\,
	combout => \z80|i_tv80_core|SP16[11]~22_combout\,
	cout => \z80|i_tv80_core|SP16[11]~23\);

-- Location: LCCOMB_X59_Y34_N14
\z80|i_tv80_core|TmpAddr~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr~11_combout\ = (!\z80|i_tv80_core|TmpAddr[8]~5_combout\ & ((\z80|i_tv80_core|TmpAddr~4_combout\ & (\z80|di_reg\(3))) # (!\z80|i_tv80_core|TmpAddr~4_combout\ & ((\z80|i_tv80_core|SP16[11]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr~4_combout\,
	datab => \z80|di_reg\(3),
	datac => \z80|i_tv80_core|TmpAddr[8]~5_combout\,
	datad => \z80|i_tv80_core|SP16[11]~22_combout\,
	combout => \z80|i_tv80_core|TmpAddr~11_combout\);

-- Location: FF_X59_Y34_N15
\z80|i_tv80_core|TmpAddr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|TmpAddr~11_combout\,
	ena => \z80|i_tv80_core|TmpAddr[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|TmpAddr\(11));

-- Location: LCCOMB_X60_Y33_N10
\z80|i_tv80_core|PC~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~53_combout\ = (\z80|i_tv80_core|PC[13]~58_combout\ & ((\z80|i_tv80_core|PC[13]~57_combout\) # ((\z80|i_tv80_core|PC16[11]~22_combout\)))) # (!\z80|i_tv80_core|PC[13]~58_combout\ & (!\z80|i_tv80_core|PC[13]~57_combout\ & 
-- (\z80|di_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|PC[13]~58_combout\,
	datab => \z80|i_tv80_core|PC[13]~57_combout\,
	datac => \z80|di_reg\(3),
	datad => \z80|i_tv80_core|PC16[11]~22_combout\,
	combout => \z80|i_tv80_core|PC~53_combout\);

-- Location: LCCOMB_X60_Y33_N26
\z80|i_tv80_core|PC~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~54_combout\ = (\z80|i_tv80_core|PC[13]~57_combout\ & ((\z80|i_tv80_core|PC~53_combout\ & (\z80|i_tv80_core|i_reg|Mux36~1_combout\)) # (!\z80|i_tv80_core|PC~53_combout\ & ((\z80|i_tv80_core|TmpAddr\(11)))))) # 
-- (!\z80|i_tv80_core|PC[13]~57_combout\ & (((\z80|i_tv80_core|PC~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux36~1_combout\,
	datab => \z80|i_tv80_core|PC[13]~57_combout\,
	datac => \z80|i_tv80_core|TmpAddr\(11),
	datad => \z80|i_tv80_core|PC~53_combout\,
	combout => \z80|i_tv80_core|PC~54_combout\);

-- Location: FF_X60_Y33_N27
\z80|i_tv80_core|PC[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|PC~54_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|PC[1]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|PC\(11));

-- Location: LCCOMB_X65_Y31_N0
\z80|i_tv80_core|Mux30~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux30~5_combout\ = (\z80|i_tv80_core|RegAddrB_r\(0) & (((\z80|i_tv80_core|RegAddrB_r\(1))))) # (!\z80|i_tv80_core|RegAddrB_r\(0) & ((\z80|i_tv80_core|RegAddrB_r\(1) & (\z80|i_tv80_core|i_reg|RegsL[2][3]~q\)) # 
-- (!\z80|i_tv80_core|RegAddrB_r\(1) & ((\z80|i_tv80_core|i_reg|RegsL[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[2][3]~q\,
	datab => \z80|i_tv80_core|RegAddrB_r\(0),
	datac => \z80|i_tv80_core|i_reg|RegsL[0][3]~q\,
	datad => \z80|i_tv80_core|RegAddrB_r\(1),
	combout => \z80|i_tv80_core|Mux30~5_combout\);

-- Location: LCCOMB_X66_Y31_N14
\z80|i_tv80_core|Mux30~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux30~6_combout\ = (\z80|i_tv80_core|Mux30~5_combout\ & ((\z80|i_tv80_core|i_reg|RegsL[3][3]~q\) # ((!\z80|i_tv80_core|RegAddrB_r\(0))))) # (!\z80|i_tv80_core|Mux30~5_combout\ & (((\z80|i_tv80_core|i_reg|RegsL[1][3]~q\ & 
-- \z80|i_tv80_core|RegAddrB_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Mux30~5_combout\,
	datab => \z80|i_tv80_core|i_reg|RegsL[3][3]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsL[1][3]~q\,
	datad => \z80|i_tv80_core|RegAddrB_r\(0),
	combout => \z80|i_tv80_core|Mux30~6_combout\);

-- Location: LCCOMB_X68_Y32_N20
\z80|i_tv80_core|Mux30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux30~4_combout\ = (\z80|i_tv80_core|BusB[1]~3_combout\ & (((\z80|i_tv80_core|i_mcode|Selector128~5_combout\)))) # (!\z80|i_tv80_core|BusB[1]~3_combout\ & ((\z80|i_tv80_core|i_mcode|Selector128~5_combout\ & (\z80|i_tv80_core|ACC\(3))) # 
-- (!\z80|i_tv80_core|i_mcode|Selector128~5_combout\ & ((\z80|di_reg\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusB[1]~3_combout\,
	datab => \z80|i_tv80_core|ACC\(3),
	datac => \z80|di_reg\(3),
	datad => \z80|i_tv80_core|i_mcode|Selector128~5_combout\,
	combout => \z80|i_tv80_core|Mux30~4_combout\);

-- Location: LCCOMB_X68_Y33_N2
\z80|i_tv80_core|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux30~2_combout\ = (\z80|i_tv80_core|RegAddrB_r\(0) & ((\z80|i_tv80_core|RegAddrB_r\(1)) # ((\z80|i_tv80_core|i_reg|RegsH[1][3]~q\)))) # (!\z80|i_tv80_core|RegAddrB_r\(0) & (!\z80|i_tv80_core|RegAddrB_r\(1) & 
-- (\z80|i_tv80_core|i_reg|RegsH[0][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrB_r\(0),
	datab => \z80|i_tv80_core|RegAddrB_r\(1),
	datac => \z80|i_tv80_core|i_reg|RegsH[0][3]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[1][3]~q\,
	combout => \z80|i_tv80_core|Mux30~2_combout\);

-- Location: LCCOMB_X68_Y33_N12
\z80|i_tv80_core|Mux30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux30~3_combout\ = (\z80|i_tv80_core|Mux30~2_combout\ & (((\z80|i_tv80_core|i_reg|RegsH[3][3]~q\) # (!\z80|i_tv80_core|RegAddrB_r\(1))))) # (!\z80|i_tv80_core|Mux30~2_combout\ & (\z80|i_tv80_core|i_reg|RegsH[2][3]~q\ & 
-- ((\z80|i_tv80_core|RegAddrB_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsH[2][3]~q\,
	datab => \z80|i_tv80_core|Mux30~2_combout\,
	datac => \z80|i_tv80_core|i_reg|RegsH[3][3]~q\,
	datad => \z80|i_tv80_core|RegAddrB_r\(1),
	combout => \z80|i_tv80_core|Mux30~3_combout\);

-- Location: LCCOMB_X68_Y33_N22
\z80|i_tv80_core|Mux30~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux30~7_combout\ = (\z80|i_tv80_core|BusB[1]~3_combout\ & ((\z80|i_tv80_core|Mux30~4_combout\ & (\z80|i_tv80_core|Mux30~6_combout\)) # (!\z80|i_tv80_core|Mux30~4_combout\ & ((\z80|i_tv80_core|Mux30~3_combout\))))) # 
-- (!\z80|i_tv80_core|BusB[1]~3_combout\ & (((\z80|i_tv80_core|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Mux30~6_combout\,
	datab => \z80|i_tv80_core|BusB[1]~3_combout\,
	datac => \z80|i_tv80_core|Mux30~4_combout\,
	datad => \z80|i_tv80_core|Mux30~3_combout\,
	combout => \z80|i_tv80_core|Mux30~7_combout\);

-- Location: LCCOMB_X59_Y36_N10
\z80|i_tv80_core|F~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|F~31_combout\ = ((\z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\ & (\z80|i_tv80_core|do~3_combout\)) # (!\z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\ & ((\z80|i_tv80_core|BusB\(3))))) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\,
	datab => \z80|i_tv80_core|do~3_combout\,
	datac => \KEY[2]~input_o\,
	datad => \z80|i_tv80_core|BusB\(3),
	combout => \z80|i_tv80_core|F~31_combout\);

-- Location: FF_X60_Y35_N13
\z80|i_tv80_core|F[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|F~31_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|F[3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|F\(3));

-- Location: LCCOMB_X61_Y35_N0
\z80|i_tv80_core|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux30~0_combout\ = (\z80|i_tv80_core|BusB[1]~1_combout\ & ((\z80|i_tv80_core|BusB[1]~2_combout\ & ((\z80|i_tv80_core|PC\(3)))) # (!\z80|i_tv80_core|BusB[1]~2_combout\ & (\z80|i_tv80_core|F\(3))))) # (!\z80|i_tv80_core|BusB[1]~1_combout\ & 
-- (((\z80|i_tv80_core|BusB[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|F\(3),
	datab => \z80|i_tv80_core|BusB[1]~1_combout\,
	datac => \z80|i_tv80_core|PC\(3),
	datad => \z80|i_tv80_core|BusB[1]~2_combout\,
	combout => \z80|i_tv80_core|Mux30~0_combout\);

-- Location: LCCOMB_X61_Y35_N18
\z80|i_tv80_core|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux30~1_combout\ = (\z80|i_tv80_core|Mux30~0_combout\ & ((\z80|i_tv80_core|SP\(11)) # ((\z80|i_tv80_core|BusB[1]~0_combout\)))) # (!\z80|i_tv80_core|Mux30~0_combout\ & (((\z80|i_tv80_core|SP\(3) & !\z80|i_tv80_core|BusB[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP\(11),
	datab => \z80|i_tv80_core|Mux30~0_combout\,
	datac => \z80|i_tv80_core|SP\(3),
	datad => \z80|i_tv80_core|BusB[1]~0_combout\,
	combout => \z80|i_tv80_core|Mux30~1_combout\);

-- Location: LCCOMB_X63_Y35_N20
\z80|i_tv80_core|Mux30~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux30~8_combout\ = (\z80|i_tv80_core|Mux33~2_combout\ & ((\z80|i_tv80_core|Mux30~1_combout\) # ((!\z80|i_tv80_core|i_mcode|Selector125~0_combout\ & \z80|i_tv80_core|Mux30~7_combout\)))) # (!\z80|i_tv80_core|Mux33~2_combout\ & 
-- (!\z80|i_tv80_core|i_mcode|Selector125~0_combout\ & (\z80|i_tv80_core|Mux30~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Mux33~2_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector125~0_combout\,
	datac => \z80|i_tv80_core|Mux30~7_combout\,
	datad => \z80|i_tv80_core|Mux30~1_combout\,
	combout => \z80|i_tv80_core|Mux30~8_combout\);

-- Location: LCCOMB_X59_Y35_N20
\z80|i_tv80_core|Mux30~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux30~9_combout\ = (\z80|i_tv80_core|Mux30~8_combout\) # ((\z80|i_tv80_core|Mux33~10_combout\ & \z80|i_tv80_core|PC\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Mux33~10_combout\,
	datac => \z80|i_tv80_core|PC\(11),
	datad => \z80|i_tv80_core|Mux30~8_combout\,
	combout => \z80|i_tv80_core|Mux30~9_combout\);

-- Location: FF_X59_Y35_N21
\z80|i_tv80_core|BusB[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|Mux30~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|BusB\(3));

-- Location: LCCOMB_X58_Y35_N6
\z80|i_tv80_core|do~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|do~11_combout\ = (\z80|i_tv80_core|do~6_combout\ & ((\z80|i_tv80_core|do~3_combout\))) # (!\z80|i_tv80_core|do~6_combout\ & (\z80|i_tv80_core|BusB\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|BusB\(3),
	datac => \z80|i_tv80_core|do~3_combout\,
	datad => \z80|i_tv80_core|do~6_combout\,
	combout => \z80|i_tv80_core|do~11_combout\);

-- Location: FF_X58_Y35_N7
\z80|i_tv80_core|do[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|do~11_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|do[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|do\(3));

-- Location: M9K_X51_Y31_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode625w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode625w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode717w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y38_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y31_N8
\mu|z80_din[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[3]~27_combout\ = (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & ((\mu|mainram_rtl_0|auto_generated|ram_block1a43~portbdataout\))) # 
-- (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & (\mu|mainram_rtl_0|auto_generated|ram_block1a35~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \mu|mainram_rtl_0|auto_generated|ram_block1a35~portbdataout\,
	datac => \mu|mainram_rtl_0|auto_generated|ram_block1a43~portbdataout\,
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	combout => \mu|z80_din[3]~27_combout\);

-- Location: M9K_X78_Y23_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode695w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y28_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode706w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y28_N18
\mu|z80_din[3]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[3]~25_combout\ = (\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & ((\mu|mainram_rtl_0|auto_generated|ram_block1a27~portbdataout\))) # 
-- (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & (\mu|mainram_rtl_0|auto_generated|ram_block1a19~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \mu|mainram_rtl_0|auto_generated|ram_block1a19~portbdataout\,
	datac => \mu|mainram_rtl_0|auto_generated|ram_block1a27~portbdataout\,
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	combout => \mu|z80_din[3]~25_combout\);

-- Location: M9K_X51_Y28_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode684w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y36_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode578w\(3),
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode578w\(3),
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode666w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y28_N16
\mu|z80_din[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[3]~24_combout\ = (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & (\mu|mainram_rtl_0|auto_generated|ram_block1a11~portbdataout\)) # 
-- (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & ((\mu|mainram_rtl_0|auto_generated|ram_block1a3~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|ram_block1a11~portbdataout\,
	datab => \mu|mainram_rtl_0|auto_generated|ram_block1a3~portbdataout\,
	datac => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	combout => \mu|z80_din[3]~24_combout\);

-- Location: LCCOMB_X57_Y28_N20
\mu|z80_din[3]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[3]~26_combout\ = (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(2) & ((\mu|z80_din[3]~25_combout\) # (\mu|z80_din[3]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mu|z80_din[3]~25_combout\,
	datac => \mu|mainram_rtl_0|auto_generated|address_reg_b\(2),
	datad => \mu|z80_din[3]~24_combout\,
	combout => \mu|z80_din[3]~26_combout\);

-- Location: M9K_X78_Y27_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|bootrom_enabled~1_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|bootrom_enabled~1_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y24_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y28_N6
\mu|z80_din[3]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[3]~28_combout\ = (\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & (\mu|mainram_rtl_0|auto_generated|ram_block1a59~portbdataout\)) # 
-- (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & ((\mu|mainram_rtl_0|auto_generated|ram_block1a51~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|ram_block1a59~portbdataout\,
	datab => \mu|mainram_rtl_0|auto_generated|ram_block1a51~portbdataout\,
	datac => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	combout => \mu|z80_din[3]~28_combout\);

-- Location: LCCOMB_X57_Y28_N0
\mu|z80_din[3]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[3]~29_combout\ = (\mu|z80_din[3]~26_combout\) # ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(2) & ((\mu|z80_din[3]~27_combout\) # (\mu|z80_din[3]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[3]~27_combout\,
	datab => \mu|z80_din[3]~26_combout\,
	datac => \mu|mainram_rtl_0|auto_generated|address_reg_b\(2),
	datad => \mu|z80_din[3]~28_combout\,
	combout => \mu|z80_din[3]~29_combout\);

-- Location: FF_X65_Y33_N25
\mu|mainram_rtl_0_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|do\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(36));

-- Location: LCCOMB_X65_Y33_N24
\mu|z80_din[3]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[3]~30_combout\ = (!\mu|always0~2_combout\ & ((\mu|mainram~10_combout\ & ((\mu|mainram_rtl_0_bypass\(36)))) # (!\mu|mainram~10_combout\ & (\mu|z80_din[3]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[3]~29_combout\,
	datab => \mu|always0~2_combout\,
	datac => \mu|mainram_rtl_0_bypass\(36),
	datad => \mu|mainram~10_combout\,
	combout => \mu|z80_din[3]~30_combout\);

-- Location: LCCOMB_X65_Y33_N4
\z80|di_reg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|di_reg~7_combout\ = (\KEY[2]~input_o\ & ((\mu|z80_din[3]~30_combout\) # ((\mu|bootrom~101_combout\ & \mu|always0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~101_combout\,
	datab => \KEY[2]~input_o\,
	datac => \mu|always0~2_combout\,
	datad => \mu|z80_din[3]~30_combout\,
	combout => \z80|di_reg~7_combout\);

-- Location: FF_X65_Y33_N5
\z80|di_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|di_reg~7_combout\,
	ena => \z80|di_reg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|di_reg\(3));

-- Location: LCCOMB_X60_Y38_N10
\z80|i_tv80_core|i_alu|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Decoder0~4_combout\ = (\z80|i_tv80_core|IR\(3) & (\z80|i_tv80_core|IR\(4) & !\z80|i_tv80_core|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|IR\(3),
	datac => \z80|i_tv80_core|IR\(4),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_alu|Decoder0~4_combout\);

-- Location: LCCOMB_X60_Y39_N8
\z80|i_tv80_core|i_alu|Q_t~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Q_t~6_combout\ = (\z80|i_tv80_core|BusB\(3)) # ((!\z80|i_tv80_core|IR\(5) & (\z80|i_tv80_core|IR\(4) & \z80|i_tv80_core|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(5),
	datab => \z80|i_tv80_core|BusB\(3),
	datac => \z80|i_tv80_core|IR\(4),
	datad => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|i_alu|Q_t~6_combout\);

-- Location: LCCOMB_X60_Y39_N2
\z80|i_tv80_core|i_alu|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux14~0_combout\ = (\z80|i_tv80_core|IR\(4) & ((\z80|i_tv80_core|IR\(5) & (\z80|i_tv80_core|BusA\(7))) # (!\z80|i_tv80_core|IR\(5) & ((\z80|i_tv80_core|BusA\(2)))))) # (!\z80|i_tv80_core|IR\(4) & (((\z80|i_tv80_core|BusA\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(7),
	datab => \z80|i_tv80_core|BusA\(2),
	datac => \z80|i_tv80_core|IR\(4),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_alu|Mux14~0_combout\);

-- Location: LCCOMB_X60_Y39_N12
\z80|i_tv80_core|i_alu|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux14~1_combout\ = (\z80|i_tv80_core|IR\(3) & (\z80|i_tv80_core|BusA\(4))) # (!\z80|i_tv80_core|IR\(3) & ((\z80|i_tv80_core|i_alu|Mux14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(4),
	datab => \z80|i_tv80_core|i_alu|Mux14~0_combout\,
	datad => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|i_alu|Mux14~1_combout\);

-- Location: LCCOMB_X60_Y39_N30
\z80|i_tv80_core|Save_Mux[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[3]~17_combout\ = (\z80|i_tv80_core|ALU_Op_r\(0) & (\z80|i_tv80_core|ALU_Op_r\(1))) # (!\z80|i_tv80_core|ALU_Op_r\(0) & ((\z80|i_tv80_core|ALU_Op_r\(1) & (\z80|i_tv80_core|i_alu|Q_t~6_combout\)) # (!\z80|i_tv80_core|ALU_Op_r\(1) & 
-- ((\z80|i_tv80_core|i_alu|Mux14~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ALU_Op_r\(0),
	datab => \z80|i_tv80_core|ALU_Op_r\(1),
	datac => \z80|i_tv80_core|i_alu|Q_t~6_combout\,
	datad => \z80|i_tv80_core|i_alu|Mux14~1_combout\,
	combout => \z80|i_tv80_core|Save_Mux[3]~17_combout\);

-- Location: LCCOMB_X60_Y38_N28
\z80|i_tv80_core|Save_Mux[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[3]~18_combout\ = (\z80|i_tv80_core|ALU_Op_r\(0) & (\z80|i_tv80_core|BusB\(3) & (\z80|i_tv80_core|i_alu|Decoder0~4_combout\ $ (\z80|i_tv80_core|Save_Mux[3]~17_combout\)))) # (!\z80|i_tv80_core|ALU_Op_r\(0) & 
-- (((\z80|i_tv80_core|Save_Mux[3]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Decoder0~4_combout\,
	datab => \z80|i_tv80_core|ALU_Op_r\(0),
	datac => \z80|i_tv80_core|Save_Mux[3]~17_combout\,
	datad => \z80|i_tv80_core|BusB\(3),
	combout => \z80|i_tv80_core|Save_Mux[3]~18_combout\);

-- Location: LCCOMB_X60_Y36_N22
\z80|i_tv80_core|i_alu|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux4~0_combout\ = (\z80|i_tv80_core|i_alu|Mux1~1_combout\ & ((\z80|i_tv80_core|i_alu|Mux1~0_combout\ & ((\z80|i_tv80_core|BusB\(3)))) # (!\z80|i_tv80_core|i_alu|Mux1~0_combout\ & (\z80|i_tv80_core|i_alu|Add0~8_combout\)))) # 
-- (!\z80|i_tv80_core|i_alu|Mux1~1_combout\ & (((\z80|i_tv80_core|BusB\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux1~1_combout\,
	datab => \z80|i_tv80_core|i_alu|Add0~8_combout\,
	datac => \z80|i_tv80_core|i_alu|Mux1~0_combout\,
	datad => \z80|i_tv80_core|BusB\(3),
	combout => \z80|i_tv80_core|i_alu|Mux4~0_combout\);

-- Location: LCCOMB_X60_Y37_N6
\z80|i_tv80_core|i_alu|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux4~1_combout\ = (\z80|i_tv80_core|i_alu|Mux4~0_combout\ & ((\z80|i_tv80_core|i_alu|Mux1~1_combout\ $ (\z80|i_tv80_core|BusA\(3))) # (!\z80|i_tv80_core|i_alu|Mux1~0_combout\))) # (!\z80|i_tv80_core|i_alu|Mux4~0_combout\ & 
-- (\z80|i_tv80_core|BusA\(3) & (\z80|i_tv80_core|i_alu|Mux1~0_combout\ $ (!\z80|i_tv80_core|i_alu|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux1~0_combout\,
	datab => \z80|i_tv80_core|i_alu|Mux1~1_combout\,
	datac => \z80|i_tv80_core|i_alu|Mux4~0_combout\,
	datad => \z80|i_tv80_core|BusA\(3),
	combout => \z80|i_tv80_core|i_alu|Mux4~1_combout\);

-- Location: LCCOMB_X60_Y38_N6
\z80|i_tv80_core|Save_Mux[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[3]~19_combout\ = (\z80|i_tv80_core|Save_Mux[0]~3_combout\ & (((\z80|i_tv80_core|Save_Mux[0]~2_combout\)))) # (!\z80|i_tv80_core|Save_Mux[0]~3_combout\ & ((\z80|i_tv80_core|Save_Mux[0]~2_combout\ & 
-- (\z80|i_tv80_core|Save_Mux[3]~18_combout\)) # (!\z80|i_tv80_core|Save_Mux[0]~2_combout\ & ((\z80|i_tv80_core|i_alu|Mux4~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_Mux[0]~3_combout\,
	datab => \z80|i_tv80_core|Save_Mux[3]~18_combout\,
	datac => \z80|i_tv80_core|i_alu|Mux4~1_combout\,
	datad => \z80|i_tv80_core|Save_Mux[0]~2_combout\,
	combout => \z80|i_tv80_core|Save_Mux[3]~19_combout\);

-- Location: LCCOMB_X60_Y38_N24
\z80|i_tv80_core|i_alu|Q_t~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Q_t~7_combout\ = (\z80|i_tv80_core|ALU_Op_r\(0) & (\z80|i_tv80_core|BusB\(7))) # (!\z80|i_tv80_core|ALU_Op_r\(0) & ((\z80|i_tv80_core|BusB\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|ALU_Op_r\(0),
	datac => \z80|i_tv80_core|BusB\(7),
	datad => \z80|i_tv80_core|BusB\(3),
	combout => \z80|i_tv80_core|i_alu|Q_t~7_combout\);

-- Location: LCCOMB_X59_Y39_N2
\z80|i_tv80_core|i_alu|DAA_Q~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|DAA_Q~8_combout\ = (\z80|i_tv80_core|F\(0) & ((\z80|i_tv80_core|i_alu|Add8~4_combout\))) # (!\z80|i_tv80_core|F\(0) & (\z80|i_tv80_core|i_alu|Add6~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Add6~4_combout\,
	datab => \z80|i_tv80_core|F\(0),
	datac => \z80|i_tv80_core|i_alu|Add8~4_combout\,
	combout => \z80|i_tv80_core|i_alu|DAA_Q~8_combout\);

-- Location: LCCOMB_X59_Y39_N28
\z80|i_tv80_core|i_alu|DAA_Q~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|DAA_Q~9_combout\ = (\z80|i_tv80_core|i_alu|LessThan1~0_combout\ & (((\z80|i_tv80_core|i_alu|DAA_Q~8_combout\)))) # (!\z80|i_tv80_core|i_alu|LessThan1~0_combout\ & ((\z80|i_tv80_core|F\(5) & 
-- ((\z80|i_tv80_core|i_alu|DAA_Q~8_combout\))) # (!\z80|i_tv80_core|F\(5) & (\z80|i_tv80_core|BusA\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|LessThan1~0_combout\,
	datab => \z80|i_tv80_core|F\(5),
	datac => \z80|i_tv80_core|BusA\(3),
	datad => \z80|i_tv80_core|i_alu|DAA_Q~8_combout\,
	combout => \z80|i_tv80_core|i_alu|DAA_Q~9_combout\);

-- Location: LCCOMB_X60_Y38_N2
\z80|i_tv80_core|Save_Mux[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[3]~20_combout\ = (\z80|i_tv80_core|Save_Mux[3]~19_combout\ & ((\z80|i_tv80_core|i_alu|Q_t~7_combout\) # ((!\z80|i_tv80_core|Save_Mux[0]~3_combout\)))) # (!\z80|i_tv80_core|Save_Mux[3]~19_combout\ & 
-- (((\z80|i_tv80_core|i_alu|DAA_Q~9_combout\ & \z80|i_tv80_core|Save_Mux[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_Mux[3]~19_combout\,
	datab => \z80|i_tv80_core|i_alu|Q_t~7_combout\,
	datac => \z80|i_tv80_core|i_alu|DAA_Q~9_combout\,
	datad => \z80|i_tv80_core|Save_Mux[0]~3_combout\,
	combout => \z80|i_tv80_core|Save_Mux[3]~20_combout\);

-- Location: LCCOMB_X59_Y36_N20
\z80|i_tv80_core|do~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|do~3_combout\ = (\z80|i_tv80_core|Save_ALU_r~q\ & ((\z80|i_tv80_core|Save_Mux[3]~20_combout\))) # (!\z80|i_tv80_core|Save_ALU_r~q\ & (\z80|di_reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|di_reg\(3),
	datac => \z80|i_tv80_core|Save_ALU_r~q\,
	datad => \z80|i_tv80_core|Save_Mux[3]~20_combout\,
	combout => \z80|i_tv80_core|do~3_combout\);

-- Location: LCCOMB_X59_Y36_N30
\z80|i_tv80_core|Save_Mux[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[3]~21_combout\ = (\z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\ & (\z80|i_tv80_core|do~3_combout\)) # (!\z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\ & ((\z80|i_tv80_core|BusB\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\,
	datab => \z80|i_tv80_core|do~3_combout\,
	datad => \z80|i_tv80_core|BusB\(3),
	combout => \z80|i_tv80_core|Save_Mux[3]~21_combout\);

-- Location: LCCOMB_X63_Y34_N28
\z80|i_tv80_core|SP~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~35_combout\ = (!\z80|i_tv80_core|Decoder3~3_combout\ & ((\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & (\z80|i_tv80_core|i_reg|Mux36~1_combout\)) # (!\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & 
-- ((\z80|i_tv80_core|SP16[11]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux36~1_combout\,
	datab => \z80|i_tv80_core|SP16[11]~22_combout\,
	datac => \z80|i_tv80_core|i_mcode|LDSPHL~0_combout\,
	datad => \z80|i_tv80_core|Decoder3~3_combout\,
	combout => \z80|i_tv80_core|SP~35_combout\);

-- Location: LCCOMB_X63_Y34_N4
\z80|i_tv80_core|SP~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~36_combout\ = (\z80|i_tv80_core|SP~35_combout\) # ((\z80|i_tv80_core|Decoder3~3_combout\ & \z80|i_tv80_core|Save_Mux[3]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Decoder3~3_combout\,
	datab => \z80|i_tv80_core|Save_Mux[3]~21_combout\,
	datad => \z80|i_tv80_core|SP~35_combout\,
	combout => \z80|i_tv80_core|SP~36_combout\);

-- Location: FF_X63_Y34_N5
\z80|i_tv80_core|SP[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|SP~36_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|SP[8]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|SP\(11));

-- Location: LCCOMB_X59_Y32_N18
\z80|i_tv80_core|SP16_A[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16_A[11]~3_combout\ = (\z80|i_tv80_core|tstate\(3) & ((\z80|i_tv80_core|i_reg|Mux36~1_combout\))) # (!\z80|i_tv80_core|tstate\(3) & (\z80|i_tv80_core|SP\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP\(11),
	datac => \z80|i_tv80_core|tstate\(3),
	datad => \z80|i_tv80_core|i_reg|Mux36~1_combout\,
	combout => \z80|i_tv80_core|SP16_A[11]~3_combout\);

-- Location: LCCOMB_X60_Y34_N24
\z80|i_tv80_core|SP16[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16[12]~24_combout\ = ((\z80|i_tv80_core|SP16_B[15]~0_combout\ $ (\z80|i_tv80_core|SP16_A[12]~2_combout\ $ (!\z80|i_tv80_core|SP16[11]~23\)))) # (GND)
-- \z80|i_tv80_core|SP16[12]~25\ = CARRY((\z80|i_tv80_core|SP16_B[15]~0_combout\ & ((\z80|i_tv80_core|SP16_A[12]~2_combout\) # (!\z80|i_tv80_core|SP16[11]~23\))) # (!\z80|i_tv80_core|SP16_B[15]~0_combout\ & (\z80|i_tv80_core|SP16_A[12]~2_combout\ & 
-- !\z80|i_tv80_core|SP16[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP16_B[15]~0_combout\,
	datab => \z80|i_tv80_core|SP16_A[12]~2_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|SP16[11]~23\,
	combout => \z80|i_tv80_core|SP16[12]~24_combout\,
	cout => \z80|i_tv80_core|SP16[12]~25\);

-- Location: LCCOMB_X63_Y34_N30
\z80|i_tv80_core|SP~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~37_combout\ = (!\z80|i_tv80_core|Decoder3~3_combout\ & ((\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & (\z80|i_tv80_core|i_reg|Mux35~1_combout\)) # (!\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & 
-- ((\z80|i_tv80_core|SP16[12]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Decoder3~3_combout\,
	datab => \z80|i_tv80_core|i_mcode|LDSPHL~0_combout\,
	datac => \z80|i_tv80_core|i_reg|Mux35~1_combout\,
	datad => \z80|i_tv80_core|SP16[12]~24_combout\,
	combout => \z80|i_tv80_core|SP~37_combout\);

-- Location: LCCOMB_X63_Y34_N22
\z80|i_tv80_core|SP~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~38_combout\ = (\z80|i_tv80_core|SP~37_combout\) # ((\z80|i_tv80_core|Save_Mux[4]~26_combout\ & \z80|i_tv80_core|Decoder3~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP~37_combout\,
	datab => \z80|i_tv80_core|Save_Mux[4]~26_combout\,
	datad => \z80|i_tv80_core|Decoder3~3_combout\,
	combout => \z80|i_tv80_core|SP~38_combout\);

-- Location: FF_X63_Y34_N23
\z80|i_tv80_core|SP[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|SP~38_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|SP[8]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|SP\(12));

-- Location: LCCOMB_X61_Y34_N20
\z80|i_tv80_core|SP16_A[12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16_A[12]~2_combout\ = (\z80|i_tv80_core|tstate\(3) & ((\z80|i_tv80_core|i_reg|Mux35~1_combout\))) # (!\z80|i_tv80_core|tstate\(3) & (\z80|i_tv80_core|SP\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|tstate\(3),
	datac => \z80|i_tv80_core|SP\(12),
	datad => \z80|i_tv80_core|i_reg|Mux35~1_combout\,
	combout => \z80|i_tv80_core|SP16_A[12]~2_combout\);

-- Location: LCCOMB_X60_Y34_N26
\z80|i_tv80_core|SP16[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16[13]~26_combout\ = (\z80|i_tv80_core|SP16_B[15]~0_combout\ & ((\z80|i_tv80_core|SP16_A[13]~1_combout\ & (\z80|i_tv80_core|SP16[12]~25\ & VCC)) # (!\z80|i_tv80_core|SP16_A[13]~1_combout\ & (!\z80|i_tv80_core|SP16[12]~25\)))) # 
-- (!\z80|i_tv80_core|SP16_B[15]~0_combout\ & ((\z80|i_tv80_core|SP16_A[13]~1_combout\ & (!\z80|i_tv80_core|SP16[12]~25\)) # (!\z80|i_tv80_core|SP16_A[13]~1_combout\ & ((\z80|i_tv80_core|SP16[12]~25\) # (GND)))))
-- \z80|i_tv80_core|SP16[13]~27\ = CARRY((\z80|i_tv80_core|SP16_B[15]~0_combout\ & (!\z80|i_tv80_core|SP16_A[13]~1_combout\ & !\z80|i_tv80_core|SP16[12]~25\)) # (!\z80|i_tv80_core|SP16_B[15]~0_combout\ & ((!\z80|i_tv80_core|SP16[12]~25\) # 
-- (!\z80|i_tv80_core|SP16_A[13]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP16_B[15]~0_combout\,
	datab => \z80|i_tv80_core|SP16_A[13]~1_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|SP16[12]~25\,
	combout => \z80|i_tv80_core|SP16[13]~26_combout\,
	cout => \z80|i_tv80_core|SP16[13]~27\);

-- Location: LCCOMB_X63_Y34_N12
\z80|i_tv80_core|SP~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~11_combout\ = (!\z80|i_tv80_core|Decoder3~3_combout\ & ((\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & (\z80|i_tv80_core|i_reg|Mux34~1_combout\)) # (!\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & 
-- ((\z80|i_tv80_core|SP16[13]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Decoder3~3_combout\,
	datab => \z80|i_tv80_core|i_reg|Mux34~1_combout\,
	datac => \z80|i_tv80_core|i_mcode|LDSPHL~0_combout\,
	datad => \z80|i_tv80_core|SP16[13]~26_combout\,
	combout => \z80|i_tv80_core|SP~11_combout\);

-- Location: LCCOMB_X63_Y34_N20
\z80|i_tv80_core|SP~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~12_combout\ = (\z80|i_tv80_core|SP~11_combout\) # ((\z80|i_tv80_core|Decoder3~3_combout\ & \z80|i_tv80_core|Save_Mux[5]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Decoder3~3_combout\,
	datab => \z80|i_tv80_core|Save_Mux[5]~31_combout\,
	datad => \z80|i_tv80_core|SP~11_combout\,
	combout => \z80|i_tv80_core|SP~12_combout\);

-- Location: FF_X63_Y34_N21
\z80|i_tv80_core|SP[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|SP~12_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|SP[8]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|SP\(13));

-- Location: LCCOMB_X63_Y36_N30
\z80|i_tv80_core|SP16_A[13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16_A[13]~1_combout\ = (\z80|i_tv80_core|tstate\(3) & ((\z80|i_tv80_core|i_reg|Mux34~1_combout\))) # (!\z80|i_tv80_core|tstate\(3) & (\z80|i_tv80_core|SP\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|tstate\(3),
	datac => \z80|i_tv80_core|SP\(13),
	datad => \z80|i_tv80_core|i_reg|Mux34~1_combout\,
	combout => \z80|i_tv80_core|SP16_A[13]~1_combout\);

-- Location: LCCOMB_X60_Y34_N28
\z80|i_tv80_core|SP16[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16[14]~28_combout\ = ((\z80|i_tv80_core|SP16_B[15]~0_combout\ $ (\z80|i_tv80_core|SP16_A[14]~0_combout\ $ (!\z80|i_tv80_core|SP16[13]~27\)))) # (GND)
-- \z80|i_tv80_core|SP16[14]~29\ = CARRY((\z80|i_tv80_core|SP16_B[15]~0_combout\ & ((\z80|i_tv80_core|SP16_A[14]~0_combout\) # (!\z80|i_tv80_core|SP16[13]~27\))) # (!\z80|i_tv80_core|SP16_B[15]~0_combout\ & (\z80|i_tv80_core|SP16_A[14]~0_combout\ & 
-- !\z80|i_tv80_core|SP16[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP16_B[15]~0_combout\,
	datab => \z80|i_tv80_core|SP16_A[14]~0_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|SP16[13]~27\,
	combout => \z80|i_tv80_core|SP16[14]~28_combout\,
	cout => \z80|i_tv80_core|SP16[14]~29\);

-- Location: LCCOMB_X63_Y34_N24
\z80|i_tv80_core|SP~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~4_combout\ = (!\z80|i_tv80_core|Decoder3~3_combout\ & ((\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & (\z80|i_tv80_core|i_reg|Mux33~1_combout\)) # (!\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & 
-- ((\z80|i_tv80_core|SP16[14]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Decoder3~3_combout\,
	datab => \z80|i_tv80_core|i_reg|Mux33~1_combout\,
	datac => \z80|i_tv80_core|i_mcode|LDSPHL~0_combout\,
	datad => \z80|i_tv80_core|SP16[14]~28_combout\,
	combout => \z80|i_tv80_core|SP~4_combout\);

-- Location: LCCOMB_X63_Y34_N0
\z80|i_tv80_core|SP~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~5_combout\ = (\z80|i_tv80_core|SP~4_combout\) # ((\z80|i_tv80_core|Save_Mux[6]~36_combout\ & \z80|i_tv80_core|Decoder3~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_Mux[6]~36_combout\,
	datab => \z80|i_tv80_core|SP~4_combout\,
	datad => \z80|i_tv80_core|Decoder3~3_combout\,
	combout => \z80|i_tv80_core|SP~5_combout\);

-- Location: FF_X63_Y34_N1
\z80|i_tv80_core|SP[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|SP~5_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|SP[8]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|SP\(14));

-- Location: LCCOMB_X59_Y34_N0
\z80|i_tv80_core|SP16_A[14]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16_A[14]~0_combout\ = (\z80|i_tv80_core|tstate\(3) & ((\z80|i_tv80_core|i_reg|Mux33~1_combout\))) # (!\z80|i_tv80_core|tstate\(3) & (\z80|i_tv80_core|SP\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|tstate\(3),
	datac => \z80|i_tv80_core|SP\(14),
	datad => \z80|i_tv80_core|i_reg|Mux33~1_combout\,
	combout => \z80|i_tv80_core|SP16_A[14]~0_combout\);

-- Location: LCCOMB_X60_Y34_N30
\z80|i_tv80_core|SP16[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16[15]~30_combout\ = \z80|i_tv80_core|SP16_B[15]~0_combout\ $ (\z80|i_tv80_core|SP16_A[15]~15_combout\ $ (\z80|i_tv80_core|SP16[14]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP16_B[15]~0_combout\,
	datab => \z80|i_tv80_core|SP16_A[15]~15_combout\,
	cin => \z80|i_tv80_core|SP16[14]~29\,
	combout => \z80|i_tv80_core|SP16[15]~30_combout\);

-- Location: LCCOMB_X63_Y34_N10
\z80|i_tv80_core|SP~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~9_combout\ = (!\z80|i_tv80_core|Decoder3~3_combout\ & ((\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & (\z80|i_tv80_core|i_reg|Mux32~1_combout\)) # (!\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & 
-- ((\z80|i_tv80_core|SP16[15]~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux32~1_combout\,
	datab => \z80|i_tv80_core|SP16[15]~30_combout\,
	datac => \z80|i_tv80_core|i_mcode|LDSPHL~0_combout\,
	datad => \z80|i_tv80_core|Decoder3~3_combout\,
	combout => \z80|i_tv80_core|SP~9_combout\);

-- Location: LCCOMB_X63_Y34_N2
\z80|i_tv80_core|SP~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~10_combout\ = (\z80|i_tv80_core|SP~9_combout\) # ((\z80|i_tv80_core|Save_Mux[7]~42_combout\ & \z80|i_tv80_core|Decoder3~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP~9_combout\,
	datab => \z80|i_tv80_core|Save_Mux[7]~42_combout\,
	datad => \z80|i_tv80_core|Decoder3~3_combout\,
	combout => \z80|i_tv80_core|SP~10_combout\);

-- Location: FF_X63_Y34_N3
\z80|i_tv80_core|SP[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|SP~10_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|SP[8]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|SP\(15));

-- Location: LCCOMB_X59_Y34_N22
\z80|i_tv80_core|TmpAddr~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr~34_combout\ = (!\z80|i_tv80_core|TmpAddr[8]~5_combout\ & ((\z80|i_tv80_core|TmpAddr~4_combout\ & ((\z80|di_reg\(7)))) # (!\z80|i_tv80_core|TmpAddr~4_combout\ & (\z80|i_tv80_core|SP16[15]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr~4_combout\,
	datab => \z80|i_tv80_core|TmpAddr[8]~5_combout\,
	datac => \z80|i_tv80_core|SP16[15]~30_combout\,
	datad => \z80|di_reg\(7),
	combout => \z80|i_tv80_core|TmpAddr~34_combout\);

-- Location: FF_X59_Y34_N23
\z80|i_tv80_core|TmpAddr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|TmpAddr~34_combout\,
	ena => \z80|i_tv80_core|TmpAddr[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|TmpAddr\(15));

-- Location: LCCOMB_X60_Y32_N26
\z80|i_tv80_core|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Add0~26_combout\ = (\z80|i_tv80_core|TmpAddr\(13) & (!\z80|i_tv80_core|Add0~25\)) # (!\z80|i_tv80_core|TmpAddr\(13) & ((\z80|i_tv80_core|Add0~25\) # (GND)))
-- \z80|i_tv80_core|Add0~27\ = CARRY((!\z80|i_tv80_core|Add0~25\) # (!\z80|i_tv80_core|TmpAddr\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|TmpAddr\(13),
	datad => VCC,
	cin => \z80|i_tv80_core|Add0~25\,
	combout => \z80|i_tv80_core|Add0~26_combout\,
	cout => \z80|i_tv80_core|Add0~27\);

-- Location: LCCOMB_X60_Y32_N28
\z80|i_tv80_core|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Add0~28_combout\ = (\z80|i_tv80_core|TmpAddr\(14) & (\z80|i_tv80_core|Add0~27\ $ (GND))) # (!\z80|i_tv80_core|TmpAddr\(14) & (!\z80|i_tv80_core|Add0~27\ & VCC))
-- \z80|i_tv80_core|Add0~29\ = CARRY((\z80|i_tv80_core|TmpAddr\(14) & !\z80|i_tv80_core|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr\(14),
	datad => VCC,
	cin => \z80|i_tv80_core|Add0~27\,
	combout => \z80|i_tv80_core|Add0~28_combout\,
	cout => \z80|i_tv80_core|Add0~29\);

-- Location: LCCOMB_X60_Y32_N30
\z80|i_tv80_core|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Add0~30_combout\ = \z80|i_tv80_core|TmpAddr\(15) $ (\z80|i_tv80_core|Add0~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr\(15),
	cin => \z80|i_tv80_core|Add0~29\,
	combout => \z80|i_tv80_core|Add0~30_combout\);

-- Location: LCCOMB_X59_Y35_N8
\z80|i_tv80_core|A~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~24_combout\ = (\z80|i_tv80_core|A~11_combout\ & (!\z80|i_tv80_core|A~106_combout\)) # (!\z80|i_tv80_core|A~11_combout\ & ((\z80|i_tv80_core|A~106_combout\ & ((\z80|i_tv80_core|TmpAddr\(15)))) # (!\z80|i_tv80_core|A~106_combout\ & 
-- (\z80|i_tv80_core|PC\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~11_combout\,
	datab => \z80|i_tv80_core|A~106_combout\,
	datac => \z80|i_tv80_core|PC\(15),
	datad => \z80|i_tv80_core|TmpAddr\(15),
	combout => \z80|i_tv80_core|A~24_combout\);

-- Location: LCCOMB_X60_Y35_N14
\z80|i_tv80_core|A~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~25_combout\ = (\z80|i_tv80_core|A~13_combout\ & ((\z80|i_tv80_core|A~24_combout\ & (\z80|i_tv80_core|SP\(15))) # (!\z80|i_tv80_core|A~24_combout\ & ((\z80|i_tv80_core|Add0~30_combout\))))) # (!\z80|i_tv80_core|A~13_combout\ & 
-- (((\z80|i_tv80_core|A~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP\(15),
	datab => \z80|i_tv80_core|Add0~30_combout\,
	datac => \z80|i_tv80_core|A~13_combout\,
	datad => \z80|i_tv80_core|A~24_combout\,
	combout => \z80|i_tv80_core|A~25_combout\);

-- Location: LCCOMB_X60_Y35_N8
\z80|i_tv80_core|A~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~26_combout\ = (\z80|i_tv80_core|A~20_combout\ & (((\z80|i_tv80_core|A~19_combout\ & \z80|i_tv80_core|A\(15))))) # (!\z80|i_tv80_core|A~20_combout\ & ((\z80|di_reg\(7)) # ((!\z80|i_tv80_core|A~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~20_combout\,
	datab => \z80|di_reg\(7),
	datac => \z80|i_tv80_core|A~19_combout\,
	datad => \z80|i_tv80_core|A\(15),
	combout => \z80|i_tv80_core|A~26_combout\);

-- Location: LCCOMB_X60_Y35_N18
\z80|i_tv80_core|A~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~27_combout\ = (\z80|i_tv80_core|A~21_combout\ & ((\z80|i_tv80_core|A~26_combout\ & (\z80|i_tv80_core|A~25_combout\)) # (!\z80|i_tv80_core|A~26_combout\ & ((\z80|i_tv80_core|i_reg|Mux32~1_combout\))))) # (!\z80|i_tv80_core|A~21_combout\ 
-- & (((\z80|i_tv80_core|A~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~21_combout\,
	datab => \z80|i_tv80_core|A~25_combout\,
	datac => \z80|i_tv80_core|i_reg|Mux32~1_combout\,
	datad => \z80|i_tv80_core|A~26_combout\,
	combout => \z80|i_tv80_core|A~27_combout\);

-- Location: LCCOMB_X57_Y29_N30
\z80|i_tv80_core|A~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~105_combout\ = (\KEY[2]~input_o\ & \z80|i_tv80_core|A~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \z80|i_tv80_core|A~27_combout\,
	combout => \z80|i_tv80_core|A~105_combout\);

-- Location: FF_X56_Y30_N29
\mu|mainram_rtl_0|auto_generated|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|A~105_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0|auto_generated|address_reg_b\(2));

-- Location: LCCOMB_X61_Y38_N8
\z80|i_tv80_core|i_alu|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Decoder0~5_combout\ = (!\z80|i_tv80_core|IR\(4) & (!\z80|i_tv80_core|IR\(3) & \z80|i_tv80_core|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(4),
	datab => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_alu|Decoder0~5_combout\);

-- Location: LCCOMB_X59_Y38_N18
\z80|i_tv80_core|i_alu|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux13~0_combout\ = (\z80|i_tv80_core|IR\(4) & ((\z80|i_tv80_core|IR\(5) & (\z80|i_tv80_core|BusA\(0))) # (!\z80|i_tv80_core|IR\(5) & ((\z80|i_tv80_core|BusA\(3)))))) # (!\z80|i_tv80_core|IR\(4) & (((\z80|i_tv80_core|BusA\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(0),
	datab => \z80|i_tv80_core|BusA\(3),
	datac => \z80|i_tv80_core|IR\(4),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_alu|Mux13~0_combout\);

-- Location: LCCOMB_X59_Y38_N4
\z80|i_tv80_core|i_alu|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux13~1_combout\ = (\z80|i_tv80_core|IR\(3) & (\z80|i_tv80_core|BusA\(5))) # (!\z80|i_tv80_core|IR\(3) & ((\z80|i_tv80_core|i_alu|Mux13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|BusA\(5),
	datac => \z80|i_tv80_core|i_alu|Mux13~0_combout\,
	datad => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|i_alu|Mux13~1_combout\);

-- Location: LCCOMB_X62_Y38_N8
\z80|i_tv80_core|i_alu|Q_t~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Q_t~8_combout\ = (\z80|i_tv80_core|BusB\(4)) # ((!\z80|i_tv80_core|IR\(4) & (!\z80|i_tv80_core|IR\(3) & \z80|i_tv80_core|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(4),
	datab => \z80|i_tv80_core|BusB\(4),
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_alu|Q_t~8_combout\);

-- Location: LCCOMB_X62_Y38_N10
\z80|i_tv80_core|Save_Mux[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[4]~22_combout\ = (\z80|i_tv80_core|ALU_Op_r\(1) & (((\z80|i_tv80_core|i_alu|Q_t~8_combout\) # (\z80|i_tv80_core|ALU_Op_r\(0))))) # (!\z80|i_tv80_core|ALU_Op_r\(1) & (\z80|i_tv80_core|i_alu|Mux13~1_combout\ & 
-- ((!\z80|i_tv80_core|ALU_Op_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux13~1_combout\,
	datab => \z80|i_tv80_core|i_alu|Q_t~8_combout\,
	datac => \z80|i_tv80_core|ALU_Op_r\(1),
	datad => \z80|i_tv80_core|ALU_Op_r\(0),
	combout => \z80|i_tv80_core|Save_Mux[4]~22_combout\);

-- Location: LCCOMB_X62_Y38_N4
\z80|i_tv80_core|Save_Mux[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[4]~23_combout\ = (\z80|i_tv80_core|ALU_Op_r\(0) & (\z80|i_tv80_core|BusB\(4) & (\z80|i_tv80_core|i_alu|Decoder0~5_combout\ $ (\z80|i_tv80_core|Save_Mux[4]~22_combout\)))) # (!\z80|i_tv80_core|ALU_Op_r\(0) & 
-- (((\z80|i_tv80_core|Save_Mux[4]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Decoder0~5_combout\,
	datab => \z80|i_tv80_core|ALU_Op_r\(0),
	datac => \z80|i_tv80_core|BusB\(4),
	datad => \z80|i_tv80_core|Save_Mux[4]~22_combout\,
	combout => \z80|i_tv80_core|Save_Mux[4]~23_combout\);

-- Location: LCCOMB_X60_Y37_N30
\z80|i_tv80_core|i_alu|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux3~0_combout\ = (\z80|i_tv80_core|i_alu|Mux1~0_combout\ & ((\z80|i_tv80_core|i_alu|Mux1~1_combout\ & (\z80|i_tv80_core|BusA\(4) $ (\z80|i_tv80_core|BusB\(4)))) # (!\z80|i_tv80_core|i_alu|Mux1~1_combout\ & 
-- (\z80|i_tv80_core|BusA\(4) & \z80|i_tv80_core|BusB\(4))))) # (!\z80|i_tv80_core|i_alu|Mux1~0_combout\ & ((\z80|i_tv80_core|i_alu|Mux1~1_combout\) # ((\z80|i_tv80_core|BusA\(4)) # (\z80|i_tv80_core|BusB\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux1~0_combout\,
	datab => \z80|i_tv80_core|i_alu|Mux1~1_combout\,
	datac => \z80|i_tv80_core|BusA\(4),
	datad => \z80|i_tv80_core|BusB\(4),
	combout => \z80|i_tv80_core|i_alu|Mux3~0_combout\);

-- Location: LCCOMB_X60_Y37_N0
\z80|i_tv80_core|i_alu|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux3~1_combout\ = (\z80|i_tv80_core|i_alu|Mux3~0_combout\ & ((\z80|i_tv80_core|i_alu|Mux1~0_combout\) # ((\z80|i_tv80_core|i_alu|Add2~2_combout\) # (!\z80|i_tv80_core|i_alu|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux1~0_combout\,
	datab => \z80|i_tv80_core|i_alu|Mux1~1_combout\,
	datac => \z80|i_tv80_core|i_alu|Mux3~0_combout\,
	datad => \z80|i_tv80_core|i_alu|Add2~2_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux3~1_combout\);

-- Location: LCCOMB_X59_Y39_N30
\z80|i_tv80_core|i_alu|DAA_Q~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|DAA_Q~10_combout\ = (\z80|i_tv80_core|i_alu|always1~0_combout\ & ((\z80|i_tv80_core|F\(0) & ((\z80|i_tv80_core|i_alu|Add8~6_combout\))) # (!\z80|i_tv80_core|F\(0) & (\z80|i_tv80_core|i_alu|Add6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Add6~6_combout\,
	datab => \z80|i_tv80_core|F\(0),
	datac => \z80|i_tv80_core|i_alu|Add8~6_combout\,
	datad => \z80|i_tv80_core|i_alu|always1~0_combout\,
	combout => \z80|i_tv80_core|i_alu|DAA_Q~10_combout\);

-- Location: LCCOMB_X59_Y39_N4
\z80|i_tv80_core|i_alu|DAA_Q~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|DAA_Q~28_combout\ = (\z80|i_tv80_core|i_alu|DAA_Q~10_combout\) # ((!\z80|i_tv80_core|i_alu|always1~0_combout\ & \z80|i_tv80_core|BusA\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|i_alu|always1~0_combout\,
	datac => \z80|i_tv80_core|i_alu|DAA_Q~10_combout\,
	datad => \z80|i_tv80_core|BusA\(4),
	combout => \z80|i_tv80_core|i_alu|DAA_Q~28_combout\);

-- Location: LCCOMB_X60_Y38_N4
\z80|i_tv80_core|Save_Mux[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[4]~24_combout\ = (\z80|i_tv80_core|Save_Mux[0]~3_combout\ & (((\z80|i_tv80_core|i_alu|DAA_Q~28_combout\) # (\z80|i_tv80_core|Save_Mux[0]~2_combout\)))) # (!\z80|i_tv80_core|Save_Mux[0]~3_combout\ & 
-- (\z80|i_tv80_core|i_alu|Mux3~1_combout\ & ((!\z80|i_tv80_core|Save_Mux[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_Mux[0]~3_combout\,
	datab => \z80|i_tv80_core|i_alu|Mux3~1_combout\,
	datac => \z80|i_tv80_core|i_alu|DAA_Q~28_combout\,
	datad => \z80|i_tv80_core|Save_Mux[0]~2_combout\,
	combout => \z80|i_tv80_core|Save_Mux[4]~24_combout\);

-- Location: LCCOMB_X60_Y38_N30
\z80|i_tv80_core|Save_Mux[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[4]~25_combout\ = (\z80|i_tv80_core|Save_Mux[0]~2_combout\ & ((\z80|i_tv80_core|Save_Mux[4]~24_combout\ & ((\z80|i_tv80_core|BusA\(4)))) # (!\z80|i_tv80_core|Save_Mux[4]~24_combout\ & (\z80|i_tv80_core|Save_Mux[4]~23_combout\)))) 
-- # (!\z80|i_tv80_core|Save_Mux[0]~2_combout\ & (((\z80|i_tv80_core|Save_Mux[4]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_Mux[0]~2_combout\,
	datab => \z80|i_tv80_core|Save_Mux[4]~23_combout\,
	datac => \z80|i_tv80_core|Save_Mux[4]~24_combout\,
	datad => \z80|i_tv80_core|BusA\(4),
	combout => \z80|i_tv80_core|Save_Mux[4]~25_combout\);

-- Location: LCCOMB_X59_Y35_N22
\z80|i_tv80_core|do~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|do~4_combout\ = (\z80|i_tv80_core|Save_ALU_r~q\ & (\z80|i_tv80_core|Save_Mux[4]~25_combout\)) # (!\z80|i_tv80_core|Save_ALU_r~q\ & ((\z80|di_reg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|Save_Mux[4]~25_combout\,
	datac => \z80|i_tv80_core|Save_ALU_r~q\,
	datad => \z80|di_reg\(4),
	combout => \z80|i_tv80_core|do~4_combout\);

-- Location: LCCOMB_X58_Y35_N0
\z80|i_tv80_core|do~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|do~12_combout\ = (\z80|i_tv80_core|do~6_combout\ & (\z80|i_tv80_core|do~4_combout\)) # (!\z80|i_tv80_core|do~6_combout\ & ((\z80|i_tv80_core|BusB\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|do~6_combout\,
	datab => \z80|i_tv80_core|do~4_combout\,
	datac => \z80|i_tv80_core|BusB\(4),
	combout => \z80|i_tv80_core|do~12_combout\);

-- Location: FF_X58_Y35_N1
\z80|i_tv80_core|do[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|do~12_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|do[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|do\(4));

-- Location: M9K_X37_Y22_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode625w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode625w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode717w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y35_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y32_N0
\mu|z80_din[4]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[4]~35_combout\ = (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & ((\mu|mainram_rtl_0|auto_generated|ram_block1a44~portbdataout\))) # 
-- (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & (\mu|mainram_rtl_0|auto_generated|ram_block1a36~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|ram_block1a36~portbdataout\,
	datab => \mu|mainram_rtl_0|auto_generated|ram_block1a44~portbdataout\,
	datac => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	combout => \mu|z80_din[4]~35_combout\);

-- Location: M9K_X64_Y27_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode684w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y28_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode578w\(3),
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode578w\(3),
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode666w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y28_N10
\mu|z80_din[4]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[4]~32_combout\ = (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & (\mu|mainram_rtl_0|auto_generated|ram_block1a12~portbdataout\)) # 
-- (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & ((\mu|mainram_rtl_0|auto_generated|ram_block1a4~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|ram_block1a12~portbdataout\,
	datab => \mu|mainram_rtl_0|auto_generated|ram_block1a4~portbdataout\,
	datac => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	combout => \mu|z80_din[4]~32_combout\);

-- Location: M9K_X64_Y21_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode695w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y28_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode706w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y28_N12
\mu|z80_din[4]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[4]~33_combout\ = (\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & ((\mu|mainram_rtl_0|auto_generated|ram_block1a28~portbdataout\))) # 
-- (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & (\mu|mainram_rtl_0|auto_generated|ram_block1a20~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \mu|mainram_rtl_0|auto_generated|ram_block1a20~portbdataout\,
	datac => \mu|mainram_rtl_0|auto_generated|ram_block1a28~portbdataout\,
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	combout => \mu|z80_din[4]~33_combout\);

-- Location: LCCOMB_X57_Y28_N22
\mu|z80_din[4]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[4]~34_combout\ = (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(2) & ((\mu|z80_din[4]~32_combout\) # (\mu|z80_din[4]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[4]~32_combout\,
	datac => \mu|mainram_rtl_0|auto_generated|address_reg_b\(2),
	datad => \mu|z80_din[4]~33_combout\,
	combout => \mu|z80_din[4]~34_combout\);

-- Location: M9K_X64_Y20_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y30_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|bootrom_enabled~1_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|bootrom_enabled~1_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y28_N24
\mu|z80_din[4]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[4]~36_combout\ = (\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & ((\mu|mainram_rtl_0|auto_generated|ram_block1a60~portbdataout\))) # 
-- (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & (\mu|mainram_rtl_0|auto_generated|ram_block1a52~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|ram_block1a52~portbdataout\,
	datab => \mu|mainram_rtl_0|auto_generated|ram_block1a60~portbdataout\,
	datac => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	combout => \mu|z80_din[4]~36_combout\);

-- Location: LCCOMB_X57_Y28_N26
\mu|z80_din[4]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[4]~37_combout\ = (\mu|z80_din[4]~34_combout\) # ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(2) & ((\mu|z80_din[4]~35_combout\) # (\mu|z80_din[4]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \mu|z80_din[4]~35_combout\,
	datac => \mu|z80_din[4]~34_combout\,
	datad => \mu|z80_din[4]~36_combout\,
	combout => \mu|z80_din[4]~37_combout\);

-- Location: FF_X65_Y33_N13
\mu|mainram_rtl_0_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|do\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(37));

-- Location: LCCOMB_X65_Y33_N12
\mu|z80_din[4]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[4]~38_combout\ = (!\mu|always0~2_combout\ & ((\mu|mainram~10_combout\ & ((\mu|mainram_rtl_0_bypass\(37)))) # (!\mu|mainram~10_combout\ & (\mu|z80_din[4]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[4]~37_combout\,
	datab => \mu|always0~2_combout\,
	datac => \mu|mainram_rtl_0_bypass\(37),
	datad => \mu|mainram~10_combout\,
	combout => \mu|z80_din[4]~38_combout\);

-- Location: LCCOMB_X66_Y30_N16
\mu|bootrom~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~106_combout\ = (\z80|i_tv80_core|A\(0) & (((\z80|i_tv80_core|A\(3) & !\z80|i_tv80_core|A\(6))) # (!\z80|i_tv80_core|A\(4)))) # (!\z80|i_tv80_core|A\(0) & ((\z80|i_tv80_core|A\(3) & (!\z80|i_tv80_core|A\(4) & !\z80|i_tv80_core|A\(6))) # 
-- (!\z80|i_tv80_core|A\(3) & ((\z80|i_tv80_core|A\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(0),
	datab => \z80|i_tv80_core|A\(4),
	datac => \z80|i_tv80_core|A\(3),
	datad => \z80|i_tv80_core|A\(6),
	combout => \mu|bootrom~106_combout\);

-- Location: LCCOMB_X66_Y30_N4
\mu|bootrom~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~104_combout\ = (\z80|i_tv80_core|A\(0) & ((\z80|i_tv80_core|A\(4) $ (\z80|i_tv80_core|A\(3))) # (!\z80|i_tv80_core|A\(6)))) # (!\z80|i_tv80_core|A\(0) & (!\z80|i_tv80_core|A\(3) & (\z80|i_tv80_core|A\(4) $ (\z80|i_tv80_core|A\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(0),
	datab => \z80|i_tv80_core|A\(4),
	datac => \z80|i_tv80_core|A\(3),
	datad => \z80|i_tv80_core|A\(6),
	combout => \mu|bootrom~104_combout\);

-- Location: LCCOMB_X66_Y30_N18
\mu|bootrom~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~103_combout\ = (\z80|i_tv80_core|A\(6) & (((!\z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(3))) # (!\z80|i_tv80_core|A\(0)))) # (!\z80|i_tv80_core|A\(6) & (\z80|i_tv80_core|A\(3) $ (((\z80|i_tv80_core|A\(0)) # (\z80|i_tv80_core|A\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(0),
	datab => \z80|i_tv80_core|A\(4),
	datac => \z80|i_tv80_core|A\(3),
	datad => \z80|i_tv80_core|A\(6),
	combout => \mu|bootrom~103_combout\);

-- Location: LCCOMB_X66_Y30_N22
\mu|bootrom~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~105_combout\ = (\z80|i_tv80_core|A\(1) & (((\z80|i_tv80_core|A\(2))))) # (!\z80|i_tv80_core|A\(1) & ((\z80|i_tv80_core|A\(2) & ((\mu|bootrom~103_combout\))) # (!\z80|i_tv80_core|A\(2) & (\mu|bootrom~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(1),
	datab => \mu|bootrom~104_combout\,
	datac => \z80|i_tv80_core|A\(2),
	datad => \mu|bootrom~103_combout\,
	combout => \mu|bootrom~105_combout\);

-- Location: LCCOMB_X66_Y30_N24
\mu|bootrom~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~102_combout\ = (\z80|i_tv80_core|A\(4) & (\z80|i_tv80_core|A\(0) $ (\z80|i_tv80_core|A\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(3),
	datad => \z80|i_tv80_core|A\(4),
	combout => \mu|bootrom~102_combout\);

-- Location: LCCOMB_X66_Y30_N10
\mu|bootrom~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~107_combout\ = (\z80|i_tv80_core|A\(1) & ((\mu|bootrom~105_combout\ & (\mu|bootrom~106_combout\)) # (!\mu|bootrom~105_combout\ & ((\mu|bootrom~102_combout\))))) # (!\z80|i_tv80_core|A\(1) & (((\mu|bootrom~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(1),
	datab => \mu|bootrom~106_combout\,
	datac => \mu|bootrom~105_combout\,
	datad => \mu|bootrom~102_combout\,
	combout => \mu|bootrom~107_combout\);

-- Location: LCCOMB_X66_Y30_N26
\mu|bootrom~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~124_combout\ = (\z80|i_tv80_core|A\(1) & (\z80|i_tv80_core|A\(4) $ (((!\z80|i_tv80_core|A\(3)) # (!\z80|i_tv80_core|A\(0)))))) # (!\z80|i_tv80_core|A\(1) & (\z80|i_tv80_core|A\(3) & ((!\z80|i_tv80_core|A\(4)) # (!\z80|i_tv80_core|A\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(0),
	datab => \z80|i_tv80_core|A\(4),
	datac => \z80|i_tv80_core|A\(3),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~124_combout\);

-- Location: LCCOMB_X66_Y30_N14
\mu|bootrom~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~122_combout\ = (\z80|i_tv80_core|A\(0) & (\z80|i_tv80_core|A\(4) & (\z80|i_tv80_core|A\(3) $ (!\z80|i_tv80_core|A\(1))))) # (!\z80|i_tv80_core|A\(0) & (\z80|i_tv80_core|A\(1) & (\z80|i_tv80_core|A\(4) $ (!\z80|i_tv80_core|A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(0),
	datab => \z80|i_tv80_core|A\(4),
	datac => \z80|i_tv80_core|A\(3),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~122_combout\);

-- Location: LCCOMB_X66_Y30_N12
\mu|bootrom~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~121_combout\ = (\z80|i_tv80_core|A\(3) & (\z80|i_tv80_core|A\(0) $ (((!\z80|i_tv80_core|A\(1)) # (!\z80|i_tv80_core|A\(4)))))) # (!\z80|i_tv80_core|A\(3) & ((\z80|i_tv80_core|A\(0) & ((\z80|i_tv80_core|A\(1)))) # (!\z80|i_tv80_core|A\(0) & 
-- (\z80|i_tv80_core|A\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(0),
	datab => \z80|i_tv80_core|A\(4),
	datac => \z80|i_tv80_core|A\(3),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~121_combout\);

-- Location: LCCOMB_X66_Y30_N8
\mu|bootrom~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~123_combout\ = (!\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(6) & ((\mu|bootrom~121_combout\))) # (!\z80|i_tv80_core|A\(6) & (\mu|bootrom~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(6),
	datab => \z80|i_tv80_core|A\(2),
	datac => \mu|bootrom~122_combout\,
	datad => \mu|bootrom~121_combout\,
	combout => \mu|bootrom~123_combout\);

-- Location: LCCOMB_X66_Y30_N28
\mu|bootrom~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~125_combout\ = (\mu|bootrom~123_combout\) # ((\mu|bootrom~124_combout\ & (\z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~124_combout\,
	datab => \z80|i_tv80_core|A\(2),
	datac => \mu|bootrom~123_combout\,
	datad => \z80|i_tv80_core|A\(6),
	combout => \mu|bootrom~125_combout\);

-- Location: LCCOMB_X69_Y32_N18
\mu|bootrom~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~116_combout\ = (\z80|i_tv80_core|A\(2) & (!\z80|i_tv80_core|A\(1) & ((\z80|i_tv80_core|A\(4)) # (!\z80|i_tv80_core|A\(0))))) # (!\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(1) & (\z80|i_tv80_core|A\(0) $ (\z80|i_tv80_core|A\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(4),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~116_combout\);

-- Location: LCCOMB_X69_Y32_N24
\mu|bootrom~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~115_combout\ = (\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(1) & (!\z80|i_tv80_core|A\(0))) # (!\z80|i_tv80_core|A\(1) & ((\z80|i_tv80_core|A\(4)))))) # (!\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(0)) # ((\z80|i_tv80_core|A\(4) & 
-- \z80|i_tv80_core|A\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(4),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~115_combout\);

-- Location: LCCOMB_X69_Y32_N12
\mu|bootrom~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~117_combout\ = (\z80|i_tv80_core|A\(6) & (((\z80|i_tv80_core|A\(3))))) # (!\z80|i_tv80_core|A\(6) & ((\z80|i_tv80_core|A\(3) & ((\mu|bootrom~115_combout\))) # (!\z80|i_tv80_core|A\(3) & (!\mu|bootrom~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(6),
	datab => \mu|bootrom~116_combout\,
	datac => \z80|i_tv80_core|A\(3),
	datad => \mu|bootrom~115_combout\,
	combout => \mu|bootrom~117_combout\);

-- Location: LCCOMB_X69_Y32_N22
\mu|bootrom~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~114_combout\ = (\z80|i_tv80_core|A\(1) & (\z80|i_tv80_core|A\(0) $ (((!\z80|i_tv80_core|A\(4)) # (!\z80|i_tv80_core|A\(2)))))) # (!\z80|i_tv80_core|A\(1) & (\z80|i_tv80_core|A\(0) & ((\z80|i_tv80_core|A\(2)) # (\z80|i_tv80_core|A\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(4),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~114_combout\);

-- Location: LCCOMB_X70_Y33_N28
\mu|bootrom~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~118_combout\ = (\z80|i_tv80_core|A\(1) & (!\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(0) $ (!\z80|i_tv80_core|A\(4))))) # (!\z80|i_tv80_core|A\(1) & ((\z80|i_tv80_core|A\(0) & (!\z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(2))) # 
-- (!\z80|i_tv80_core|A\(0) & (\z80|i_tv80_core|A\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(1),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(4),
	datad => \z80|i_tv80_core|A\(2),
	combout => \mu|bootrom~118_combout\);

-- Location: LCCOMB_X69_Y32_N30
\mu|bootrom~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~119_combout\ = (\mu|bootrom~117_combout\ & (((\mu|bootrom~118_combout\)) # (!\z80|i_tv80_core|A\(6)))) # (!\mu|bootrom~117_combout\ & (\z80|i_tv80_core|A\(6) & (!\mu|bootrom~114_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~117_combout\,
	datab => \z80|i_tv80_core|A\(6),
	datac => \mu|bootrom~114_combout\,
	datad => \mu|bootrom~118_combout\,
	combout => \mu|bootrom~119_combout\);

-- Location: LCCOMB_X67_Y30_N2
\mu|bootrom~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~110_combout\ = (\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(0) & ((\z80|i_tv80_core|A\(1)) # (!\z80|i_tv80_core|A\(3)))) # (!\z80|i_tv80_core|A\(0) & ((\z80|i_tv80_core|A\(3)) # (!\z80|i_tv80_core|A\(1)))))) # (!\z80|i_tv80_core|A\(2) & 
-- (\z80|i_tv80_core|A\(0) $ ((\z80|i_tv80_core|A\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011010011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(1),
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~110_combout\);

-- Location: LCCOMB_X67_Y30_N0
\mu|bootrom~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~109_combout\ = (\z80|i_tv80_core|A\(3) & (((\z80|i_tv80_core|A\(1))))) # (!\z80|i_tv80_core|A\(3) & (!\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(1),
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~109_combout\);

-- Location: LCCOMB_X67_Y30_N4
\mu|bootrom~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~111_combout\ = (\z80|i_tv80_core|A\(4) & (((\z80|i_tv80_core|A\(6)) # (\mu|bootrom~109_combout\)))) # (!\z80|i_tv80_core|A\(4) & (!\mu|bootrom~110_combout\ & (!\z80|i_tv80_core|A\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~110_combout\,
	datab => \z80|i_tv80_core|A\(4),
	datac => \z80|i_tv80_core|A\(6),
	datad => \mu|bootrom~109_combout\,
	combout => \mu|bootrom~111_combout\);

-- Location: LCCOMB_X66_Y30_N20
\mu|bootrom~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~108_combout\ = (\z80|i_tv80_core|A\(2) & (((\z80|i_tv80_core|A\(3))))) # (!\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(1)) # ((\z80|i_tv80_core|A\(0) & !\z80|i_tv80_core|A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(0),
	datab => \z80|i_tv80_core|A\(3),
	datac => \z80|i_tv80_core|A\(2),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~108_combout\);

-- Location: LCCOMB_X66_Y30_N30
\mu|bootrom~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~112_combout\ = (\z80|i_tv80_core|A\(3) & (\z80|i_tv80_core|A\(0) $ (((\z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(0),
	datab => \z80|i_tv80_core|A\(3),
	datac => \z80|i_tv80_core|A\(2),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~112_combout\);

-- Location: LCCOMB_X66_Y30_N0
\mu|bootrom~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~113_combout\ = (\mu|bootrom~111_combout\ & (((!\z80|i_tv80_core|A\(6)) # (!\mu|bootrom~112_combout\)))) # (!\mu|bootrom~111_combout\ & (!\mu|bootrom~108_combout\ & ((\z80|i_tv80_core|A\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~111_combout\,
	datab => \mu|bootrom~108_combout\,
	datac => \mu|bootrom~112_combout\,
	datad => \z80|i_tv80_core|A\(6),
	combout => \mu|bootrom~113_combout\);

-- Location: LCCOMB_X66_Y30_N2
\mu|bootrom~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~120_combout\ = (\z80|i_tv80_core|A\(7) & (((\z80|i_tv80_core|A\(5)) # (\mu|bootrom~113_combout\)))) # (!\z80|i_tv80_core|A\(7) & (\mu|bootrom~119_combout\ & (!\z80|i_tv80_core|A\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~119_combout\,
	datab => \z80|i_tv80_core|A\(7),
	datac => \z80|i_tv80_core|A\(5),
	datad => \mu|bootrom~113_combout\,
	combout => \mu|bootrom~120_combout\);

-- Location: LCCOMB_X66_Y30_N6
\mu|bootrom~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~126_combout\ = (\z80|i_tv80_core|A\(5) & ((\mu|bootrom~120_combout\ & ((\mu|bootrom~125_combout\))) # (!\mu|bootrom~120_combout\ & (\mu|bootrom~107_combout\)))) # (!\z80|i_tv80_core|A\(5) & (((\mu|bootrom~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~107_combout\,
	datab => \mu|bootrom~125_combout\,
	datac => \z80|i_tv80_core|A\(5),
	datad => \mu|bootrom~120_combout\,
	combout => \mu|bootrom~126_combout\);

-- Location: LCCOMB_X65_Y33_N6
\z80|di_reg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|di_reg~8_combout\ = (\KEY[2]~input_o\ & ((\mu|z80_din[4]~38_combout\) # ((\mu|always0~2_combout\ & \mu|bootrom~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[4]~38_combout\,
	datab => \KEY[2]~input_o\,
	datac => \mu|always0~2_combout\,
	datad => \mu|bootrom~126_combout\,
	combout => \z80|di_reg~8_combout\);

-- Location: FF_X65_Y33_N7
\z80|di_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|di_reg~8_combout\,
	ena => \z80|di_reg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|di_reg\(4));

-- Location: LCCOMB_X63_Y32_N0
\z80|i_tv80_core|Mux29~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux29~4_combout\ = (\z80|i_tv80_core|i_mcode|Selector128~5_combout\ & (((\z80|i_tv80_core|BusB[1]~3_combout\)))) # (!\z80|i_tv80_core|i_mcode|Selector128~5_combout\ & ((\z80|i_tv80_core|BusB[1]~3_combout\ & 
-- (\z80|i_tv80_core|Mux29~3_combout\)) # (!\z80|i_tv80_core|BusB[1]~3_combout\ & ((\z80|di_reg\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Mux29~3_combout\,
	datab => \z80|di_reg\(4),
	datac => \z80|i_tv80_core|i_mcode|Selector128~5_combout\,
	datad => \z80|i_tv80_core|BusB[1]~3_combout\,
	combout => \z80|i_tv80_core|Mux29~4_combout\);

-- Location: LCCOMB_X63_Y32_N2
\z80|i_tv80_core|Mux29~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux29~7_combout\ = (\z80|i_tv80_core|i_mcode|Selector128~5_combout\ & ((\z80|i_tv80_core|Mux29~4_combout\ & (\z80|i_tv80_core|Mux29~6_combout\)) # (!\z80|i_tv80_core|Mux29~4_combout\ & ((\z80|i_tv80_core|ACC\(4)))))) # 
-- (!\z80|i_tv80_core|i_mcode|Selector128~5_combout\ & (((\z80|i_tv80_core|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Mux29~6_combout\,
	datab => \z80|i_tv80_core|ACC\(4),
	datac => \z80|i_tv80_core|i_mcode|Selector128~5_combout\,
	datad => \z80|i_tv80_core|Mux29~4_combout\,
	combout => \z80|i_tv80_core|Mux29~7_combout\);

-- Location: LCCOMB_X61_Y35_N14
\z80|i_tv80_core|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux29~0_combout\ = (\z80|i_tv80_core|BusB[1]~1_combout\ & ((\z80|i_tv80_core|BusB[1]~2_combout\ & ((\z80|i_tv80_core|PC\(4)))) # (!\z80|i_tv80_core|BusB[1]~2_combout\ & (\z80|i_tv80_core|F\(4))))) # (!\z80|i_tv80_core|BusB[1]~1_combout\ & 
-- (((\z80|i_tv80_core|BusB[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|F\(4),
	datab => \z80|i_tv80_core|PC\(4),
	datac => \z80|i_tv80_core|BusB[1]~1_combout\,
	datad => \z80|i_tv80_core|BusB[1]~2_combout\,
	combout => \z80|i_tv80_core|Mux29~0_combout\);

-- Location: LCCOMB_X61_Y35_N8
\z80|i_tv80_core|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux29~1_combout\ = (\z80|i_tv80_core|Mux29~0_combout\ & (((\z80|i_tv80_core|SP\(12)) # (\z80|i_tv80_core|BusB[1]~0_combout\)))) # (!\z80|i_tv80_core|Mux29~0_combout\ & (\z80|i_tv80_core|SP\(4) & ((!\z80|i_tv80_core|BusB[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP\(4),
	datab => \z80|i_tv80_core|SP\(12),
	datac => \z80|i_tv80_core|Mux29~0_combout\,
	datad => \z80|i_tv80_core|BusB[1]~0_combout\,
	combout => \z80|i_tv80_core|Mux29~1_combout\);

-- Location: LCCOMB_X62_Y35_N16
\z80|i_tv80_core|Mux29~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux29~8_combout\ = (\z80|i_tv80_core|Mux29~7_combout\ & (((\z80|i_tv80_core|Mux33~2_combout\ & \z80|i_tv80_core|Mux29~1_combout\)) # (!\z80|i_tv80_core|i_mcode|Selector125~0_combout\))) # (!\z80|i_tv80_core|Mux29~7_combout\ & 
-- (\z80|i_tv80_core|Mux33~2_combout\ & (\z80|i_tv80_core|Mux29~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Mux29~7_combout\,
	datab => \z80|i_tv80_core|Mux33~2_combout\,
	datac => \z80|i_tv80_core|Mux29~1_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector125~0_combout\,
	combout => \z80|i_tv80_core|Mux29~8_combout\);

-- Location: LCCOMB_X59_Y35_N0
\z80|i_tv80_core|Mux29~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux29~9_combout\ = (\z80|i_tv80_core|Mux29~8_combout\) # ((\z80|i_tv80_core|Mux33~10_combout\ & \z80|i_tv80_core|PC\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Mux33~10_combout\,
	datac => \z80|i_tv80_core|Mux29~8_combout\,
	datad => \z80|i_tv80_core|PC\(12),
	combout => \z80|i_tv80_core|Mux29~9_combout\);

-- Location: FF_X59_Y35_N1
\z80|i_tv80_core|BusB[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|Mux29~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|BusB\(4));

-- Location: LCCOMB_X58_Y35_N12
\z80|i_tv80_core|Save_Mux[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[4]~26_combout\ = (\z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\ & ((\z80|i_tv80_core|do~4_combout\))) # (!\z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\ & (\z80|i_tv80_core|BusB\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\,
	datac => \z80|i_tv80_core|BusB\(4),
	datad => \z80|i_tv80_core|do~4_combout\,
	combout => \z80|i_tv80_core|Save_Mux[4]~26_combout\);

-- Location: LCCOMB_X67_Y31_N8
\z80|i_tv80_core|ID16[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ID16[4]~8_combout\ = ((\z80|i_tv80_core|i_mcode|Selector118~3_combout\ $ (\z80|i_tv80_core|i_reg|Mux11~1_combout\ $ (!\z80|i_tv80_core|ID16[3]~7\)))) # (GND)
-- \z80|i_tv80_core|ID16[4]~9\ = CARRY((\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & ((\z80|i_tv80_core|i_reg|Mux11~1_combout\) # (!\z80|i_tv80_core|ID16[3]~7\))) # (!\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & 
-- (\z80|i_tv80_core|i_reg|Mux11~1_combout\ & !\z80|i_tv80_core|ID16[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector118~3_combout\,
	datab => \z80|i_tv80_core|i_reg|Mux11~1_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|ID16[3]~7\,
	combout => \z80|i_tv80_core|ID16[4]~8_combout\,
	cout => \z80|i_tv80_core|ID16[4]~9\);

-- Location: LCCOMB_X66_Y31_N22
\z80|i_tv80_core|RegDIL~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|RegDIL~4_combout\ = (\z80|i_tv80_core|always6~0_combout\ & ((\z80|i_tv80_core|ID16[4]~8_combout\))) # (!\z80|i_tv80_core|always6~0_combout\ & (\z80|i_tv80_core|Save_Mux[4]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|Save_Mux[4]~26_combout\,
	datac => \z80|i_tv80_core|ID16[4]~8_combout\,
	datad => \z80|i_tv80_core|always6~0_combout\,
	combout => \z80|i_tv80_core|RegDIL~4_combout\);

-- Location: FF_X66_Y31_N13
\z80|i_tv80_core|i_reg|RegsL[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIL~4_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsL[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[1][4]~q\);

-- Location: LCCOMB_X65_Y32_N16
\z80|i_tv80_core|i_reg|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux11~0_combout\ = (\z80|i_tv80_core|RegAddrA[0]~2_combout\ & (\z80|i_tv80_core|RegAddrA[1]~4_combout\)) # (!\z80|i_tv80_core|RegAddrA[0]~2_combout\ & ((\z80|i_tv80_core|RegAddrA[1]~4_combout\ & 
-- (\z80|i_tv80_core|i_reg|RegsL[2][4]~q\)) # (!\z80|i_tv80_core|RegAddrA[1]~4_combout\ & ((\z80|i_tv80_core|i_reg|RegsL[0][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	datab => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	datac => \z80|i_tv80_core|i_reg|RegsL[2][4]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsL[0][4]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux11~0_combout\);

-- Location: LCCOMB_X65_Y32_N8
\z80|i_tv80_core|i_reg|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux11~1_combout\ = (\z80|i_tv80_core|RegAddrA[0]~2_combout\ & ((\z80|i_tv80_core|i_reg|Mux11~0_combout\ & ((\z80|i_tv80_core|i_reg|RegsL[3][4]~q\))) # (!\z80|i_tv80_core|i_reg|Mux11~0_combout\ & 
-- (\z80|i_tv80_core|i_reg|RegsL[1][4]~q\)))) # (!\z80|i_tv80_core|RegAddrA[0]~2_combout\ & (((\z80|i_tv80_core|i_reg|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	datab => \z80|i_tv80_core|i_reg|RegsL[1][4]~q\,
	datac => \z80|i_tv80_core|i_reg|Mux11~0_combout\,
	datad => \z80|i_tv80_core|i_reg|RegsL[3][4]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux11~1_combout\);

-- Location: LCCOMB_X67_Y31_N10
\z80|i_tv80_core|ID16[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ID16[5]~10_combout\ = (\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & ((\z80|i_tv80_core|i_reg|Mux10~1_combout\ & (\z80|i_tv80_core|ID16[4]~9\ & VCC)) # (!\z80|i_tv80_core|i_reg|Mux10~1_combout\ & (!\z80|i_tv80_core|ID16[4]~9\)))) # 
-- (!\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & ((\z80|i_tv80_core|i_reg|Mux10~1_combout\ & (!\z80|i_tv80_core|ID16[4]~9\)) # (!\z80|i_tv80_core|i_reg|Mux10~1_combout\ & ((\z80|i_tv80_core|ID16[4]~9\) # (GND)))))
-- \z80|i_tv80_core|ID16[5]~11\ = CARRY((\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & (!\z80|i_tv80_core|i_reg|Mux10~1_combout\ & !\z80|i_tv80_core|ID16[4]~9\)) # (!\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & ((!\z80|i_tv80_core|ID16[4]~9\) # 
-- (!\z80|i_tv80_core|i_reg|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector118~3_combout\,
	datab => \z80|i_tv80_core|i_reg|Mux10~1_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|ID16[4]~9\,
	combout => \z80|i_tv80_core|ID16[5]~10_combout\,
	cout => \z80|i_tv80_core|ID16[5]~11\);

-- Location: LCCOMB_X66_Y32_N0
\z80|i_tv80_core|RegDIL~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|RegDIL~6_combout\ = (\z80|i_tv80_core|always6~0_combout\ & (\z80|i_tv80_core|ID16[6]~12_combout\)) # (!\z80|i_tv80_core|always6~0_combout\ & ((\z80|i_tv80_core|Save_Mux[6]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|ID16[6]~12_combout\,
	datac => \z80|i_tv80_core|always6~0_combout\,
	datad => \z80|i_tv80_core|Save_Mux[6]~36_combout\,
	combout => \z80|i_tv80_core|RegDIL~6_combout\);

-- Location: FF_X65_Y32_N25
\z80|i_tv80_core|i_reg|RegsL[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIL~6_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsL[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[0][6]~q\);

-- Location: LCCOMB_X65_Y32_N2
\z80|i_tv80_core|i_reg|Mux41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux41~0_combout\ = (\z80|i_tv80_core|RegAddrC\(1) & (((\z80|i_tv80_core|RegAddrC\(0))))) # (!\z80|i_tv80_core|RegAddrC\(1) & ((\z80|i_tv80_core|RegAddrC\(0) & ((\z80|i_tv80_core|i_reg|RegsL[1][6]~q\))) # 
-- (!\z80|i_tv80_core|RegAddrC\(0) & (\z80|i_tv80_core|i_reg|RegsL[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrC\(1),
	datab => \z80|i_tv80_core|i_reg|RegsL[0][6]~q\,
	datac => \z80|i_tv80_core|RegAddrC\(0),
	datad => \z80|i_tv80_core|i_reg|RegsL[1][6]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux41~0_combout\);

-- Location: LCCOMB_X65_Y32_N20
\z80|i_tv80_core|i_reg|Mux41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux41~1_combout\ = (\z80|i_tv80_core|RegAddrC\(1) & ((\z80|i_tv80_core|i_reg|Mux41~0_combout\ & (\z80|i_tv80_core|i_reg|RegsL[3][6]~q\)) # (!\z80|i_tv80_core|i_reg|Mux41~0_combout\ & ((\z80|i_tv80_core|i_reg|RegsL[2][6]~q\))))) # 
-- (!\z80|i_tv80_core|RegAddrC\(1) & (\z80|i_tv80_core|i_reg|Mux41~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrC\(1),
	datab => \z80|i_tv80_core|i_reg|Mux41~0_combout\,
	datac => \z80|i_tv80_core|i_reg|RegsL[3][6]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsL[2][6]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux41~1_combout\);

-- Location: LCCOMB_X62_Y34_N12
\z80|i_tv80_core|SP~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~25_combout\ = (!\z80|i_tv80_core|Decoder3~5_combout\ & ((\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & (\z80|i_tv80_core|i_reg|Mux41~1_combout\)) # (!\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & 
-- ((\z80|i_tv80_core|SP16[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Decoder3~5_combout\,
	datab => \z80|i_tv80_core|i_reg|Mux41~1_combout\,
	datac => \z80|i_tv80_core|SP16[6]~12_combout\,
	datad => \z80|i_tv80_core|i_mcode|LDSPHL~0_combout\,
	combout => \z80|i_tv80_core|SP~25_combout\);

-- Location: LCCOMB_X62_Y34_N22
\z80|i_tv80_core|SP~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~26_combout\ = (\z80|i_tv80_core|SP~25_combout\) # ((\z80|i_tv80_core|Decoder3~5_combout\ & \z80|i_tv80_core|Save_Mux[6]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Decoder3~5_combout\,
	datab => \z80|i_tv80_core|Save_Mux[6]~36_combout\,
	datad => \z80|i_tv80_core|SP~25_combout\,
	combout => \z80|i_tv80_core|SP~26_combout\);

-- Location: FF_X62_Y34_N23
\z80|i_tv80_core|SP[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|SP~26_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|SP[2]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|SP\(6));

-- Location: LCCOMB_X63_Y35_N2
\z80|i_tv80_core|Mux35~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux35~2_combout\ = (\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & ((\z80|i_tv80_core|SP\(14)))) # (!\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & (\z80|i_tv80_core|SP\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|SP\(6),
	datac => \z80|i_tv80_core|i_mcode|Selector136~0_combout\,
	datad => \z80|i_tv80_core|SP\(14),
	combout => \z80|i_tv80_core|Mux35~2_combout\);

-- Location: LCCOMB_X66_Y35_N20
\z80|i_tv80_core|Mux35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux35~0_combout\ = (\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & (((\z80|i_tv80_core|BusA[1]~0_combout\) # (\z80|i_tv80_core|ACC\(6))))) # (!\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & (\z80|di_reg\(6) & 
-- (!\z80|i_tv80_core|BusA[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector136~0_combout\,
	datab => \z80|di_reg\(6),
	datac => \z80|i_tv80_core|BusA[1]~0_combout\,
	datad => \z80|i_tv80_core|ACC\(6),
	combout => \z80|i_tv80_core|Mux35~0_combout\);

-- Location: LCCOMB_X66_Y35_N30
\z80|i_tv80_core|Mux35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux35~1_combout\ = (\z80|i_tv80_core|BusA[1]~0_combout\ & ((\z80|i_tv80_core|Mux35~0_combout\ & (\z80|i_tv80_core|i_reg|Mux9~1_combout\)) # (!\z80|i_tv80_core|Mux35~0_combout\ & ((\z80|i_tv80_core|i_reg|Mux1~1_combout\))))) # 
-- (!\z80|i_tv80_core|BusA[1]~0_combout\ & (((\z80|i_tv80_core|Mux35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux9~1_combout\,
	datab => \z80|i_tv80_core|BusA[1]~0_combout\,
	datac => \z80|i_tv80_core|i_reg|Mux1~1_combout\,
	datad => \z80|i_tv80_core|Mux35~0_combout\,
	combout => \z80|i_tv80_core|Mux35~1_combout\);

-- Location: LCCOMB_X63_Y35_N16
\z80|i_tv80_core|Mux35~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux35~3_combout\ = (\z80|i_tv80_core|i_mcode|Selector133~3_combout\ & (!\z80|i_tv80_core|i_mcode|Selector135~6_combout\ & (\z80|i_tv80_core|Mux35~2_combout\))) # (!\z80|i_tv80_core|i_mcode|Selector133~3_combout\ & 
-- (((\z80|i_tv80_core|Mux35~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector135~6_combout\,
	datab => \z80|i_tv80_core|Mux35~2_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector133~3_combout\,
	datad => \z80|i_tv80_core|Mux35~1_combout\,
	combout => \z80|i_tv80_core|Mux35~3_combout\);

-- Location: FF_X63_Y35_N17
\z80|i_tv80_core|BusA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|Mux35~3_combout\,
	ena => \z80|i_tv80_core|BusA[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|BusA\(6));

-- Location: LCCOMB_X58_Y38_N10
\z80|i_tv80_core|i_alu|DAA_Q~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|DAA_Q~15_combout\ = (\z80|i_tv80_core|F\(5) & (((\z80|i_tv80_core|i_alu|Add6~10_combout\)))) # (!\z80|i_tv80_core|F\(5) & ((\z80|i_tv80_core|i_alu|LessThan1~0_combout\ & ((\z80|i_tv80_core|i_alu|Add6~10_combout\))) # 
-- (!\z80|i_tv80_core|i_alu|LessThan1~0_combout\ & (\z80|i_tv80_core|BusA\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(6),
	datab => \z80|i_tv80_core|F\(5),
	datac => \z80|i_tv80_core|i_alu|LessThan1~0_combout\,
	datad => \z80|i_tv80_core|i_alu|Add6~10_combout\,
	combout => \z80|i_tv80_core|i_alu|DAA_Q~15_combout\);

-- Location: LCCOMB_X59_Y38_N30
\z80|i_tv80_core|i_alu|DAA_Q~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|DAA_Q~14_combout\ = (\z80|i_tv80_core|F\(5) & (((\z80|i_tv80_core|i_alu|Add6~12_combout\)))) # (!\z80|i_tv80_core|F\(5) & ((\z80|i_tv80_core|i_alu|LessThan1~0_combout\ & ((\z80|i_tv80_core|i_alu|Add6~12_combout\))) # 
-- (!\z80|i_tv80_core|i_alu|LessThan1~0_combout\ & (\z80|i_tv80_core|BusA\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(7),
	datab => \z80|i_tv80_core|i_alu|Add6~12_combout\,
	datac => \z80|i_tv80_core|F\(5),
	datad => \z80|i_tv80_core|i_alu|LessThan1~0_combout\,
	combout => \z80|i_tv80_core|i_alu|DAA_Q~14_combout\);

-- Location: LCCOMB_X57_Y38_N10
\z80|i_tv80_core|i_alu|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|LessThan0~0_combout\ = (\z80|i_tv80_core|i_alu|DAA_Q~14_combout\ & ((\z80|i_tv80_core|i_alu|DAA_Q~11_combout\) # (\z80|i_tv80_core|i_alu|DAA_Q~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|DAA_Q~11_combout\,
	datac => \z80|i_tv80_core|i_alu|DAA_Q~15_combout\,
	datad => \z80|i_tv80_core|i_alu|DAA_Q~14_combout\,
	combout => \z80|i_tv80_core|i_alu|LessThan0~0_combout\);

-- Location: LCCOMB_X57_Y38_N8
\z80|i_tv80_core|i_alu|DAA_Q~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|DAA_Q~13_combout\ = (\z80|i_tv80_core|F\(4)) # ((\z80|i_tv80_core|i_alu|LessThan3~0_combout\ & (\z80|i_tv80_core|F\(0) & \z80|i_tv80_core|BusA\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|LessThan3~0_combout\,
	datab => \z80|i_tv80_core|F\(0),
	datac => \z80|i_tv80_core|F\(4),
	datad => \z80|i_tv80_core|BusA\(7),
	combout => \z80|i_tv80_core|i_alu|DAA_Q~13_combout\);

-- Location: LCCOMB_X57_Y38_N20
\z80|i_tv80_core|i_alu|DAA_Q~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|DAA_Q~17_combout\ = (\z80|i_tv80_core|i_alu|DAA_Q~13_combout\) # ((!\z80|i_tv80_core|F\(0) & ((\z80|i_tv80_core|i_alu|LessThan0~0_combout\) # (\z80|i_tv80_core|i_alu|DAA_Q~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|LessThan0~0_combout\,
	datab => \z80|i_tv80_core|i_alu|DAA_Q~13_combout\,
	datac => \z80|i_tv80_core|F\(0),
	datad => \z80|i_tv80_core|i_alu|DAA_Q~16_combout\,
	combout => \z80|i_tv80_core|i_alu|DAA_Q~17_combout\);

-- Location: LCCOMB_X57_Y38_N30
\z80|i_tv80_core|i_alu|DAA_Q~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|DAA_Q~18_combout\ = \z80|i_tv80_core|i_alu|DAA_Q~17_combout\ $ (((\z80|i_tv80_core|F\(0) & ((\z80|i_tv80_core|i_alu|DAA_Q~12_combout\))) # (!\z80|i_tv80_core|F\(0) & (\z80|i_tv80_core|i_alu|DAA_Q~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|DAA_Q~11_combout\,
	datab => \z80|i_tv80_core|i_alu|DAA_Q~17_combout\,
	datac => \z80|i_tv80_core|F\(0),
	datad => \z80|i_tv80_core|i_alu|DAA_Q~12_combout\,
	combout => \z80|i_tv80_core|i_alu|DAA_Q~18_combout\);

-- Location: LCCOMB_X61_Y36_N18
\z80|i_tv80_core|Save_Mux~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux~28_combout\ = (\z80|i_tv80_core|ALU_Op_r\(0) & (((!\z80|i_tv80_core|ALU_Op_r\(1) & \z80|i_tv80_core|BusA\(5))))) # (!\z80|i_tv80_core|ALU_Op_r\(0) & ((\z80|i_tv80_core|ALU_Op_r\(1) & ((\z80|i_tv80_core|BusA\(5)))) # 
-- (!\z80|i_tv80_core|ALU_Op_r\(1) & (\z80|i_tv80_core|i_alu|DAA_Q~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|DAA_Q~18_combout\,
	datab => \z80|i_tv80_core|ALU_Op_r\(0),
	datac => \z80|i_tv80_core|ALU_Op_r\(1),
	datad => \z80|i_tv80_core|BusA\(5),
	combout => \z80|i_tv80_core|Save_Mux~28_combout\);

-- Location: LCCOMB_X62_Y38_N22
\z80|i_tv80_core|i_alu|Q_t~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Q_t~9_combout\ = (\z80|i_tv80_core|BusB\(5)) # ((\z80|i_tv80_core|IR\(3) & (!\z80|i_tv80_core|IR\(4) & \z80|i_tv80_core|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(3),
	datab => \z80|i_tv80_core|BusB\(5),
	datac => \z80|i_tv80_core|IR\(4),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_alu|Q_t~9_combout\);

-- Location: LCCOMB_X62_Y38_N20
\z80|i_tv80_core|i_alu|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux21~0_combout\ = (\z80|i_tv80_core|ALU_Op_r\(1) & ((\z80|i_tv80_core|i_alu|Q_t~9_combout\) # ((\z80|i_tv80_core|ALU_Op_r\(0))))) # (!\z80|i_tv80_core|ALU_Op_r\(1) & (((\z80|i_tv80_core|i_alu|Mux12~1_combout\ & 
-- !\z80|i_tv80_core|ALU_Op_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ALU_Op_r\(1),
	datab => \z80|i_tv80_core|i_alu|Q_t~9_combout\,
	datac => \z80|i_tv80_core|i_alu|Mux12~1_combout\,
	datad => \z80|i_tv80_core|ALU_Op_r\(0),
	combout => \z80|i_tv80_core|i_alu|Mux21~0_combout\);

-- Location: LCCOMB_X61_Y36_N20
\z80|i_tv80_core|i_alu|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux21~1_combout\ = (\z80|i_tv80_core|ALU_Op_r\(0) & (\z80|i_tv80_core|BusB\(5) & (\z80|i_tv80_core|i_alu|Mux21~0_combout\ $ (\z80|i_tv80_core|i_mcode|Decoder2~5_combout\)))) # (!\z80|i_tv80_core|ALU_Op_r\(0) & 
-- (\z80|i_tv80_core|i_alu|Mux21~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux21~0_combout\,
	datab => \z80|i_tv80_core|BusB\(5),
	datac => \z80|i_tv80_core|i_mcode|Decoder2~5_combout\,
	datad => \z80|i_tv80_core|ALU_Op_r\(0),
	combout => \z80|i_tv80_core|i_alu|Mux21~1_combout\);

-- Location: LCCOMB_X61_Y36_N30
\z80|i_tv80_core|Save_Mux~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux~29_combout\ = (\z80|i_tv80_core|ALU_Op_r\(3) & ((\z80|i_tv80_core|ALU_Op_r\(2) & (\z80|i_tv80_core|Save_Mux~28_combout\)) # (!\z80|i_tv80_core|ALU_Op_r\(2) & ((\z80|i_tv80_core|i_alu|Mux21~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ALU_Op_r\(3),
	datab => \z80|i_tv80_core|Save_Mux~28_combout\,
	datac => \z80|i_tv80_core|ALU_Op_r\(2),
	datad => \z80|i_tv80_core|i_alu|Mux21~1_combout\,
	combout => \z80|i_tv80_core|Save_Mux~29_combout\);

-- Location: LCCOMB_X61_Y36_N0
\z80|i_tv80_core|Save_Mux~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux~27_combout\ = (\z80|i_tv80_core|i_alu|Mux2~1_combout\ & !\z80|i_tv80_core|ALU_Op_r\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|i_alu|Mux2~1_combout\,
	datac => \z80|i_tv80_core|ALU_Op_r\(3),
	combout => \z80|i_tv80_core|Save_Mux~27_combout\);

-- Location: LCCOMB_X61_Y36_N24
\z80|i_tv80_core|Save_Mux~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux~30_combout\ = (\z80|i_tv80_core|Save_ALU_r~q\ & ((\z80|i_tv80_core|Save_Mux~29_combout\) # ((\z80|i_tv80_core|Save_Mux~27_combout\)))) # (!\z80|i_tv80_core|Save_ALU_r~q\ & (((\z80|di_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_Mux~29_combout\,
	datab => \z80|di_reg\(5),
	datac => \z80|i_tv80_core|Save_ALU_r~q\,
	datad => \z80|i_tv80_core|Save_Mux~27_combout\,
	combout => \z80|i_tv80_core|Save_Mux~30_combout\);

-- Location: LCCOMB_X58_Y35_N30
\z80|i_tv80_core|Save_Mux[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[5]~31_combout\ = (\z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\ & ((\z80|i_tv80_core|Save_Mux~30_combout\))) # (!\z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\ & (\z80|i_tv80_core|BusB\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|BusB\(5),
	datac => \z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\,
	datad => \z80|i_tv80_core|Save_Mux~30_combout\,
	combout => \z80|i_tv80_core|Save_Mux[5]~31_combout\);

-- Location: LCCOMB_X62_Y36_N8
\z80|i_tv80_core|ACC~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ACC~7_combout\ = (\z80|i_tv80_core|Decoder3~6_combout\ & (\z80|i_tv80_core|Save_Mux[5]~31_combout\)) # (!\z80|i_tv80_core|Decoder3~6_combout\ & ((!\z80|i_tv80_core|ACC\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_Mux[5]~31_combout\,
	datac => \z80|i_tv80_core|ACC\(5),
	datad => \z80|i_tv80_core|Decoder3~6_combout\,
	combout => \z80|i_tv80_core|ACC~7_combout\);

-- Location: FF_X62_Y36_N9
\z80|i_tv80_core|ACC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|ACC~7_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|ACC[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|ACC\(5));

-- Location: LCCOMB_X63_Y32_N28
\z80|i_tv80_core|Mux28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux28~4_combout\ = (\z80|i_tv80_core|BusB[1]~3_combout\ & (((\z80|i_tv80_core|i_mcode|Selector128~5_combout\)))) # (!\z80|i_tv80_core|BusB[1]~3_combout\ & ((\z80|i_tv80_core|i_mcode|Selector128~5_combout\ & (\z80|i_tv80_core|ACC\(5))) # 
-- (!\z80|i_tv80_core|i_mcode|Selector128~5_combout\ & ((\z80|di_reg\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusB[1]~3_combout\,
	datab => \z80|i_tv80_core|ACC\(5),
	datac => \z80|i_tv80_core|i_mcode|Selector128~5_combout\,
	datad => \z80|di_reg\(5),
	combout => \z80|i_tv80_core|Mux28~4_combout\);

-- Location: LCCOMB_X67_Y32_N24
\z80|i_tv80_core|Mux28~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux28~5_combout\ = (\z80|i_tv80_core|RegAddrB_r\(1) & ((\z80|i_tv80_core|i_reg|RegsL[2][5]~q\) # ((\z80|i_tv80_core|RegAddrB_r\(0))))) # (!\z80|i_tv80_core|RegAddrB_r\(1) & (((\z80|i_tv80_core|i_reg|RegsL[0][5]~q\ & 
-- !\z80|i_tv80_core|RegAddrB_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[2][5]~q\,
	datab => \z80|i_tv80_core|RegAddrB_r\(1),
	datac => \z80|i_tv80_core|i_reg|RegsL[0][5]~q\,
	datad => \z80|i_tv80_core|RegAddrB_r\(0),
	combout => \z80|i_tv80_core|Mux28~5_combout\);

-- Location: LCCOMB_X66_Y32_N8
\z80|i_tv80_core|Mux28~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux28~6_combout\ = (\z80|i_tv80_core|RegAddrB_r\(0) & ((\z80|i_tv80_core|Mux28~5_combout\ & (\z80|i_tv80_core|i_reg|RegsL[3][5]~q\)) # (!\z80|i_tv80_core|Mux28~5_combout\ & ((\z80|i_tv80_core|i_reg|RegsL[1][5]~q\))))) # 
-- (!\z80|i_tv80_core|RegAddrB_r\(0) & (((\z80|i_tv80_core|Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[3][5]~q\,
	datab => \z80|i_tv80_core|RegAddrB_r\(0),
	datac => \z80|i_tv80_core|i_reg|RegsL[1][5]~q\,
	datad => \z80|i_tv80_core|Mux28~5_combout\,
	combout => \z80|i_tv80_core|Mux28~6_combout\);

-- Location: LCCOMB_X68_Y33_N26
\z80|i_tv80_core|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux28~2_combout\ = (\z80|i_tv80_core|RegAddrB_r\(0) & ((\z80|i_tv80_core|i_reg|RegsH[1][5]~q\) # ((\z80|i_tv80_core|RegAddrB_r\(1))))) # (!\z80|i_tv80_core|RegAddrB_r\(0) & (((\z80|i_tv80_core|i_reg|RegsH[0][5]~q\ & 
-- !\z80|i_tv80_core|RegAddrB_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrB_r\(0),
	datab => \z80|i_tv80_core|i_reg|RegsH[1][5]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsH[0][5]~q\,
	datad => \z80|i_tv80_core|RegAddrB_r\(1),
	combout => \z80|i_tv80_core|Mux28~2_combout\);

-- Location: LCCOMB_X63_Y32_N26
\z80|i_tv80_core|Mux28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux28~3_combout\ = (\z80|i_tv80_core|RegAddrB_r\(1) & ((\z80|i_tv80_core|Mux28~2_combout\ & (\z80|i_tv80_core|i_reg|RegsH[3][5]~q\)) # (!\z80|i_tv80_core|Mux28~2_combout\ & ((\z80|i_tv80_core|i_reg|RegsH[2][5]~q\))))) # 
-- (!\z80|i_tv80_core|RegAddrB_r\(1) & (((\z80|i_tv80_core|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrB_r\(1),
	datab => \z80|i_tv80_core|i_reg|RegsH[3][5]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsH[2][5]~q\,
	datad => \z80|i_tv80_core|Mux28~2_combout\,
	combout => \z80|i_tv80_core|Mux28~3_combout\);

-- Location: LCCOMB_X63_Y32_N30
\z80|i_tv80_core|Mux28~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux28~7_combout\ = (\z80|i_tv80_core|BusB[1]~3_combout\ & ((\z80|i_tv80_core|Mux28~4_combout\ & (\z80|i_tv80_core|Mux28~6_combout\)) # (!\z80|i_tv80_core|Mux28~4_combout\ & ((\z80|i_tv80_core|Mux28~3_combout\))))) # 
-- (!\z80|i_tv80_core|BusB[1]~3_combout\ & (\z80|i_tv80_core|Mux28~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusB[1]~3_combout\,
	datab => \z80|i_tv80_core|Mux28~4_combout\,
	datac => \z80|i_tv80_core|Mux28~6_combout\,
	datad => \z80|i_tv80_core|Mux28~3_combout\,
	combout => \z80|i_tv80_core|Mux28~7_combout\);

-- Location: LCCOMB_X61_Y35_N22
\z80|i_tv80_core|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux28~0_combout\ = (\z80|i_tv80_core|BusB[1]~2_combout\ & (((\z80|i_tv80_core|PC\(5)) # (!\z80|i_tv80_core|BusB[1]~1_combout\)))) # (!\z80|i_tv80_core|BusB[1]~2_combout\ & (\z80|i_tv80_core|F\(5) & (\z80|i_tv80_core|BusB[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusB[1]~2_combout\,
	datab => \z80|i_tv80_core|F\(5),
	datac => \z80|i_tv80_core|BusB[1]~1_combout\,
	datad => \z80|i_tv80_core|PC\(5),
	combout => \z80|i_tv80_core|Mux28~0_combout\);

-- Location: LCCOMB_X61_Y35_N24
\z80|i_tv80_core|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux28~1_combout\ = (\z80|i_tv80_core|Mux28~0_combout\ & (((\z80|i_tv80_core|SP\(13)) # (\z80|i_tv80_core|BusB[1]~0_combout\)))) # (!\z80|i_tv80_core|Mux28~0_combout\ & (\z80|i_tv80_core|SP\(5) & ((!\z80|i_tv80_core|BusB[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Mux28~0_combout\,
	datab => \z80|i_tv80_core|SP\(5),
	datac => \z80|i_tv80_core|SP\(13),
	datad => \z80|i_tv80_core|BusB[1]~0_combout\,
	combout => \z80|i_tv80_core|Mux28~1_combout\);

-- Location: LCCOMB_X62_Y35_N30
\z80|i_tv80_core|Mux28~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux28~8_combout\ = (\z80|i_tv80_core|i_mcode|Selector125~0_combout\ & (\z80|i_tv80_core|Mux33~2_combout\ & ((\z80|i_tv80_core|Mux28~1_combout\)))) # (!\z80|i_tv80_core|i_mcode|Selector125~0_combout\ & ((\z80|i_tv80_core|Mux28~7_combout\) 
-- # ((\z80|i_tv80_core|Mux33~2_combout\ & \z80|i_tv80_core|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector125~0_combout\,
	datab => \z80|i_tv80_core|Mux33~2_combout\,
	datac => \z80|i_tv80_core|Mux28~7_combout\,
	datad => \z80|i_tv80_core|Mux28~1_combout\,
	combout => \z80|i_tv80_core|Mux28~8_combout\);

-- Location: LCCOMB_X62_Y35_N2
\z80|i_tv80_core|Mux28~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux28~9_combout\ = (\z80|i_tv80_core|Mux28~8_combout\) # ((\z80|i_tv80_core|PC\(13) & \z80|i_tv80_core|Mux33~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Mux28~8_combout\,
	datac => \z80|i_tv80_core|PC\(13),
	datad => \z80|i_tv80_core|Mux33~10_combout\,
	combout => \z80|i_tv80_core|Mux28~9_combout\);

-- Location: FF_X62_Y35_N3
\z80|i_tv80_core|BusB[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|Mux28~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|BusB\(5));

-- Location: LCCOMB_X60_Y40_N30
\z80|i_tv80_core|i_alu|Q_t~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Q_t~3_combout\ = (\z80|i_tv80_core|ALU_Op_r\(0) & (\z80|i_tv80_core|BusB\(5))) # (!\z80|i_tv80_core|ALU_Op_r\(0) & ((\z80|i_tv80_core|BusB\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|BusB\(5),
	datac => \z80|i_tv80_core|BusB\(1),
	datad => \z80|i_tv80_core|ALU_Op_r\(0),
	combout => \z80|i_tv80_core|i_alu|Q_t~3_combout\);

-- Location: LCCOMB_X60_Y40_N22
\z80|i_tv80_core|i_alu|Q_t~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Q_t~2_combout\ = (\z80|i_tv80_core|BusB\(1)) # ((!\z80|i_tv80_core|IR\(5) & (\z80|i_tv80_core|IR\(3) & !\z80|i_tv80_core|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(5),
	datab => \z80|i_tv80_core|IR\(3),
	datac => \z80|i_tv80_core|BusB\(1),
	datad => \z80|i_tv80_core|IR\(4),
	combout => \z80|i_tv80_core|i_alu|Q_t~2_combout\);

-- Location: LCCOMB_X59_Y38_N20
\z80|i_tv80_core|i_alu|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux16~0_combout\ = (\z80|i_tv80_core|IR\(4) & ((\z80|i_tv80_core|IR\(5) & ((\z80|i_tv80_core|BusA\(5)))) # (!\z80|i_tv80_core|IR\(5) & (\z80|i_tv80_core|BusA\(0))))) # (!\z80|i_tv80_core|IR\(4) & (\z80|i_tv80_core|BusA\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(0),
	datab => \z80|i_tv80_core|BusA\(5),
	datac => \z80|i_tv80_core|IR\(4),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_alu|Mux16~0_combout\);

-- Location: LCCOMB_X59_Y38_N6
\z80|i_tv80_core|i_alu|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux16~1_combout\ = (\z80|i_tv80_core|IR\(3) & (\z80|i_tv80_core|BusA\(2))) # (!\z80|i_tv80_core|IR\(3) & ((\z80|i_tv80_core|i_alu|Mux16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(2),
	datab => \z80|i_tv80_core|i_alu|Mux16~0_combout\,
	datad => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|i_alu|Mux16~1_combout\);

-- Location: LCCOMB_X60_Y40_N16
\z80|i_tv80_core|Save_Mux[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[1]~7_combout\ = (\z80|i_tv80_core|ALU_Op_r\(0) & (\z80|i_tv80_core|ALU_Op_r\(1))) # (!\z80|i_tv80_core|ALU_Op_r\(0) & ((\z80|i_tv80_core|ALU_Op_r\(1) & (\z80|i_tv80_core|i_alu|Q_t~2_combout\)) # (!\z80|i_tv80_core|ALU_Op_r\(1) & 
-- ((\z80|i_tv80_core|i_alu|Mux16~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ALU_Op_r\(0),
	datab => \z80|i_tv80_core|ALU_Op_r\(1),
	datac => \z80|i_tv80_core|i_alu|Q_t~2_combout\,
	datad => \z80|i_tv80_core|i_alu|Mux16~1_combout\,
	combout => \z80|i_tv80_core|Save_Mux[1]~7_combout\);

-- Location: LCCOMB_X60_Y40_N28
\z80|i_tv80_core|i_alu|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Decoder0~2_combout\ = (!\z80|i_tv80_core|IR\(4) & (\z80|i_tv80_core|IR\(3) & !\z80|i_tv80_core|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|IR\(4),
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_alu|Decoder0~2_combout\);

-- Location: LCCOMB_X60_Y40_N10
\z80|i_tv80_core|Save_Mux[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[1]~8_combout\ = (\z80|i_tv80_core|ALU_Op_r\(0) & (\z80|i_tv80_core|BusB\(1) & (\z80|i_tv80_core|Save_Mux[1]~7_combout\ $ (\z80|i_tv80_core|i_alu|Decoder0~2_combout\)))) # (!\z80|i_tv80_core|ALU_Op_r\(0) & 
-- (\z80|i_tv80_core|Save_Mux[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ALU_Op_r\(0),
	datab => \z80|i_tv80_core|Save_Mux[1]~7_combout\,
	datac => \z80|i_tv80_core|BusB\(1),
	datad => \z80|i_tv80_core|i_alu|Decoder0~2_combout\,
	combout => \z80|i_tv80_core|Save_Mux[1]~8_combout\);

-- Location: LCCOMB_X60_Y36_N0
\z80|i_tv80_core|i_alu|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux6~0_combout\ = (\z80|i_tv80_core|i_alu|Mux1~0_combout\ & (\z80|i_tv80_core|BusB\(1))) # (!\z80|i_tv80_core|i_alu|Mux1~0_combout\ & ((\z80|i_tv80_core|i_alu|Mux1~1_combout\ & ((\z80|i_tv80_core|i_alu|Add0~4_combout\))) # 
-- (!\z80|i_tv80_core|i_alu|Mux1~1_combout\ & (\z80|i_tv80_core|BusB\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux1~0_combout\,
	datab => \z80|i_tv80_core|BusB\(1),
	datac => \z80|i_tv80_core|i_alu|Add0~4_combout\,
	datad => \z80|i_tv80_core|i_alu|Mux1~1_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux6~0_combout\);

-- Location: LCCOMB_X60_Y36_N2
\z80|i_tv80_core|i_alu|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux6~1_combout\ = (\z80|i_tv80_core|i_alu|Mux6~0_combout\ & ((\z80|i_tv80_core|i_alu|Mux1~1_combout\ $ (\z80|i_tv80_core|BusA\(1))) # (!\z80|i_tv80_core|i_alu|Mux1~0_combout\))) # (!\z80|i_tv80_core|i_alu|Mux6~0_combout\ & 
-- (\z80|i_tv80_core|BusA\(1) & (\z80|i_tv80_core|i_alu|Mux1~1_combout\ $ (!\z80|i_tv80_core|i_alu|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux1~1_combout\,
	datab => \z80|i_tv80_core|i_alu|Mux6~0_combout\,
	datac => \z80|i_tv80_core|i_alu|Mux1~0_combout\,
	datad => \z80|i_tv80_core|BusA\(1),
	combout => \z80|i_tv80_core|i_alu|Mux6~1_combout\);

-- Location: LCCOMB_X60_Y40_N20
\z80|i_tv80_core|Save_Mux[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[1]~9_combout\ = (\z80|i_tv80_core|Save_Mux[0]~2_combout\ & ((\z80|i_tv80_core|Save_Mux[1]~8_combout\) # ((\z80|i_tv80_core|Save_Mux[0]~3_combout\)))) # (!\z80|i_tv80_core|Save_Mux[0]~2_combout\ & 
-- (((\z80|i_tv80_core|i_alu|Mux6~1_combout\ & !\z80|i_tv80_core|Save_Mux[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_Mux[1]~8_combout\,
	datab => \z80|i_tv80_core|Save_Mux[0]~2_combout\,
	datac => \z80|i_tv80_core|i_alu|Mux6~1_combout\,
	datad => \z80|i_tv80_core|Save_Mux[0]~3_combout\,
	combout => \z80|i_tv80_core|Save_Mux[1]~9_combout\);

-- Location: LCCOMB_X59_Y38_N0
\z80|i_tv80_core|i_alu|DAA_Q~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|DAA_Q~4_combout\ = (\z80|i_tv80_core|F\(0) & (\z80|i_tv80_core|i_alu|Add8~0_combout\)) # (!\z80|i_tv80_core|F\(0) & ((\z80|i_tv80_core|i_alu|Add6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|i_alu|Add8~0_combout\,
	datac => \z80|i_tv80_core|F\(0),
	datad => \z80|i_tv80_core|i_alu|Add6~0_combout\,
	combout => \z80|i_tv80_core|i_alu|DAA_Q~4_combout\);

-- Location: LCCOMB_X59_Y38_N2
\z80|i_tv80_core|i_alu|DAA_Q~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|DAA_Q~5_combout\ = (\z80|i_tv80_core|i_alu|LessThan1~0_combout\ & (\z80|i_tv80_core|i_alu|DAA_Q~4_combout\)) # (!\z80|i_tv80_core|i_alu|LessThan1~0_combout\ & ((\z80|i_tv80_core|F\(5) & (\z80|i_tv80_core|i_alu|DAA_Q~4_combout\)) # 
-- (!\z80|i_tv80_core|F\(5) & ((\z80|i_tv80_core|BusA\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|LessThan1~0_combout\,
	datab => \z80|i_tv80_core|i_alu|DAA_Q~4_combout\,
	datac => \z80|i_tv80_core|F\(5),
	datad => \z80|i_tv80_core|BusA\(1),
	combout => \z80|i_tv80_core|i_alu|DAA_Q~5_combout\);

-- Location: LCCOMB_X60_Y40_N0
\z80|i_tv80_core|Save_Mux[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[1]~10_combout\ = (\z80|i_tv80_core|Save_Mux[1]~9_combout\ & ((\z80|i_tv80_core|i_alu|Q_t~3_combout\) # ((!\z80|i_tv80_core|Save_Mux[0]~3_combout\)))) # (!\z80|i_tv80_core|Save_Mux[1]~9_combout\ & 
-- (((\z80|i_tv80_core|i_alu|DAA_Q~5_combout\ & \z80|i_tv80_core|Save_Mux[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Q_t~3_combout\,
	datab => \z80|i_tv80_core|Save_Mux[1]~9_combout\,
	datac => \z80|i_tv80_core|i_alu|DAA_Q~5_combout\,
	datad => \z80|i_tv80_core|Save_Mux[0]~3_combout\,
	combout => \z80|i_tv80_core|Save_Mux[1]~10_combout\);

-- Location: LCCOMB_X59_Y36_N0
\z80|i_tv80_core|do~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|do~1_combout\ = (\z80|i_tv80_core|Save_ALU_r~q\ & (\z80|i_tv80_core|Save_Mux[1]~10_combout\)) # (!\z80|i_tv80_core|Save_ALU_r~q\ & ((\z80|di_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_ALU_r~q\,
	datab => \z80|i_tv80_core|Save_Mux[1]~10_combout\,
	datac => \z80|di_reg\(1),
	combout => \z80|i_tv80_core|do~1_combout\);

-- Location: LCCOMB_X59_Y36_N2
\z80|i_tv80_core|Save_Mux[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[1]~11_combout\ = (\z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\ & (\z80|i_tv80_core|do~1_combout\)) # (!\z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\ & ((\z80|i_tv80_core|BusB\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\,
	datab => \z80|i_tv80_core|do~1_combout\,
	datac => \z80|i_tv80_core|BusB\(1),
	combout => \z80|i_tv80_core|Save_Mux[1]~11_combout\);

-- Location: LCCOMB_X67_Y31_N2
\z80|i_tv80_core|ID16[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ID16[1]~2_combout\ = (\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & ((\z80|i_tv80_core|i_reg|Mux14~1_combout\ & (\z80|i_tv80_core|ID16[0]~1\ & VCC)) # (!\z80|i_tv80_core|i_reg|Mux14~1_combout\ & (!\z80|i_tv80_core|ID16[0]~1\)))) # 
-- (!\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & ((\z80|i_tv80_core|i_reg|Mux14~1_combout\ & (!\z80|i_tv80_core|ID16[0]~1\)) # (!\z80|i_tv80_core|i_reg|Mux14~1_combout\ & ((\z80|i_tv80_core|ID16[0]~1\) # (GND)))))
-- \z80|i_tv80_core|ID16[1]~3\ = CARRY((\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & (!\z80|i_tv80_core|i_reg|Mux14~1_combout\ & !\z80|i_tv80_core|ID16[0]~1\)) # (!\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & ((!\z80|i_tv80_core|ID16[0]~1\) # 
-- (!\z80|i_tv80_core|i_reg|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector118~3_combout\,
	datab => \z80|i_tv80_core|i_reg|Mux14~1_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|ID16[0]~1\,
	combout => \z80|i_tv80_core|ID16[1]~2_combout\,
	cout => \z80|i_tv80_core|ID16[1]~3\);

-- Location: LCCOMB_X66_Y31_N30
\z80|i_tv80_core|RegDIL~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|RegDIL~1_combout\ = (\z80|i_tv80_core|always6~0_combout\ & ((\z80|i_tv80_core|ID16[1]~2_combout\))) # (!\z80|i_tv80_core|always6~0_combout\ & (\z80|i_tv80_core|Save_Mux[1]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_Mux[1]~11_combout\,
	datab => \z80|i_tv80_core|always6~0_combout\,
	datad => \z80|i_tv80_core|ID16[1]~2_combout\,
	combout => \z80|i_tv80_core|RegDIL~1_combout\);

-- Location: FF_X66_Y31_N5
\z80|i_tv80_core|i_reg|RegsL[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIL~1_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsL[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[1][1]~q\);

-- Location: LCCOMB_X65_Y31_N6
\z80|i_tv80_core|i_reg|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux14~0_combout\ = (\z80|i_tv80_core|RegAddrA[1]~4_combout\ & (((\z80|i_tv80_core|RegAddrA[0]~2_combout\)))) # (!\z80|i_tv80_core|RegAddrA[1]~4_combout\ & ((\z80|i_tv80_core|RegAddrA[0]~2_combout\ & 
-- (\z80|i_tv80_core|i_reg|RegsL[1][1]~q\)) # (!\z80|i_tv80_core|RegAddrA[0]~2_combout\ & ((\z80|i_tv80_core|i_reg|RegsL[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[1][1]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsL[0][1]~q\,
	datac => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	datad => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	combout => \z80|i_tv80_core|i_reg|Mux14~0_combout\);

-- Location: LCCOMB_X65_Y31_N18
\z80|i_tv80_core|i_reg|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux14~1_combout\ = (\z80|i_tv80_core|i_reg|Mux14~0_combout\ & (((\z80|i_tv80_core|i_reg|RegsL[3][1]~q\)) # (!\z80|i_tv80_core|RegAddrA[1]~4_combout\))) # (!\z80|i_tv80_core|i_reg|Mux14~0_combout\ & 
-- (\z80|i_tv80_core|RegAddrA[1]~4_combout\ & (\z80|i_tv80_core|i_reg|RegsL[2][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux14~0_combout\,
	datab => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	datac => \z80|i_tv80_core|i_reg|RegsL[2][1]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsL[3][1]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux14~1_combout\);

-- Location: LCCOMB_X66_Y31_N20
\z80|i_tv80_core|RegDIL~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|RegDIL~2_combout\ = (\z80|i_tv80_core|always6~0_combout\ & ((\z80|i_tv80_core|ID16[2]~4_combout\))) # (!\z80|i_tv80_core|always6~0_combout\ & (\z80|i_tv80_core|Save_Mux[2]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|Save_Mux[2]~16_combout\,
	datac => \z80|i_tv80_core|ID16[2]~4_combout\,
	datad => \z80|i_tv80_core|always6~0_combout\,
	combout => \z80|i_tv80_core|RegDIL~2_combout\);

-- Location: FF_X65_Y31_N3
\z80|i_tv80_core|i_reg|RegsL[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIL~2_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsL[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[0][2]~q\);

-- Location: LCCOMB_X65_Y31_N20
\z80|i_tv80_core|i_reg|Mux45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux45~0_combout\ = (\z80|i_tv80_core|RegAddrC\(1) & (((\z80|i_tv80_core|RegAddrC\(0))))) # (!\z80|i_tv80_core|RegAddrC\(1) & ((\z80|i_tv80_core|RegAddrC\(0) & ((\z80|i_tv80_core|i_reg|RegsL[1][2]~q\))) # 
-- (!\z80|i_tv80_core|RegAddrC\(0) & (\z80|i_tv80_core|i_reg|RegsL[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrC\(1),
	datab => \z80|i_tv80_core|i_reg|RegsL[0][2]~q\,
	datac => \z80|i_tv80_core|RegAddrC\(0),
	datad => \z80|i_tv80_core|i_reg|RegsL[1][2]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux45~0_combout\);

-- Location: LCCOMB_X65_Y31_N22
\z80|i_tv80_core|i_reg|Mux45~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux45~1_combout\ = (\z80|i_tv80_core|RegAddrC\(1) & ((\z80|i_tv80_core|i_reg|Mux45~0_combout\ & (\z80|i_tv80_core|i_reg|RegsL[3][2]~q\)) # (!\z80|i_tv80_core|i_reg|Mux45~0_combout\ & ((\z80|i_tv80_core|i_reg|RegsL[2][2]~q\))))) # 
-- (!\z80|i_tv80_core|RegAddrC\(1) & (\z80|i_tv80_core|i_reg|Mux45~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrC\(1),
	datab => \z80|i_tv80_core|i_reg|Mux45~0_combout\,
	datac => \z80|i_tv80_core|i_reg|RegsL[3][2]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsL[2][2]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux45~1_combout\);

-- Location: LCCOMB_X62_Y34_N10
\z80|i_tv80_core|SP~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~17_combout\ = (!\z80|i_tv80_core|Decoder3~5_combout\ & ((\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & (\z80|i_tv80_core|i_reg|Mux45~1_combout\)) # (!\z80|i_tv80_core|i_mcode|LDSPHL~0_combout\ & 
-- ((\z80|i_tv80_core|SP16[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Decoder3~5_combout\,
	datab => \z80|i_tv80_core|i_mcode|LDSPHL~0_combout\,
	datac => \z80|i_tv80_core|i_reg|Mux45~1_combout\,
	datad => \z80|i_tv80_core|SP16[2]~4_combout\,
	combout => \z80|i_tv80_core|SP~17_combout\);

-- Location: LCCOMB_X62_Y34_N28
\z80|i_tv80_core|SP~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP~18_combout\ = (\z80|i_tv80_core|SP~17_combout\) # ((\z80|i_tv80_core|Decoder3~5_combout\ & \z80|i_tv80_core|Save_Mux[2]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Decoder3~5_combout\,
	datab => \z80|i_tv80_core|Save_Mux[2]~16_combout\,
	datad => \z80|i_tv80_core|SP~17_combout\,
	combout => \z80|i_tv80_core|SP~18_combout\);

-- Location: FF_X62_Y34_N29
\z80|i_tv80_core|SP[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|SP~18_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|SP[2]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|SP\(2));

-- Location: LCCOMB_X62_Y36_N18
\z80|i_tv80_core|F~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|F~24_combout\ = (\z80|i_tv80_core|ACC\(3) & ((\z80|i_tv80_core|F~9_combout\))) # (!\z80|i_tv80_core|ACC\(3) & (\z80|i_tv80_core|i_mcode|I_CPL~0_combout\ & !\z80|i_tv80_core|F~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|i_mcode|I_CPL~0_combout\,
	datac => \z80|i_tv80_core|ACC\(3),
	datad => \z80|i_tv80_core|F~9_combout\,
	combout => \z80|i_tv80_core|F~24_combout\);

-- Location: LCCOMB_X61_Y36_N4
\z80|i_tv80_core|F~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|F~25_combout\ = (\z80|i_tv80_core|BTR_r~0_combout\ & ((\z80|i_tv80_core|F~24_combout\) # ((\z80|i_tv80_core|F\(2) & \z80|i_tv80_core|F~33_combout\)))) # (!\z80|i_tv80_core|BTR_r~0_combout\ & (\z80|i_tv80_core|F\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|F\(2),
	datab => \z80|i_tv80_core|F~33_combout\,
	datac => \z80|i_tv80_core|BTR_r~0_combout\,
	datad => \z80|i_tv80_core|F~24_combout\,
	combout => \z80|i_tv80_core|F~25_combout\);

-- Location: LCCOMB_X61_Y36_N16
\z80|i_tv80_core|F~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|F~26_combout\ = (\z80|i_tv80_core|Decoder3~4_combout\ & (\z80|i_tv80_core|Save_Mux[2]~16_combout\)) # (!\z80|i_tv80_core|Decoder3~4_combout\ & ((\z80|i_tv80_core|F~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_Mux[2]~16_combout\,
	datab => \z80|i_tv80_core|F~25_combout\,
	datad => \z80|i_tv80_core|Decoder3~4_combout\,
	combout => \z80|i_tv80_core|F~26_combout\);

-- Location: FF_X61_Y36_N17
\z80|i_tv80_core|F[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|F~26_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|F\(2));

-- Location: LCCOMB_X61_Y35_N2
\z80|i_tv80_core|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux31~0_combout\ = (\z80|i_tv80_core|BusB[1]~2_combout\ & (((\z80|i_tv80_core|PC\(2)) # (!\z80|i_tv80_core|BusB[1]~1_combout\)))) # (!\z80|i_tv80_core|BusB[1]~2_combout\ & (\z80|i_tv80_core|F\(2) & (\z80|i_tv80_core|BusB[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusB[1]~2_combout\,
	datab => \z80|i_tv80_core|F\(2),
	datac => \z80|i_tv80_core|BusB[1]~1_combout\,
	datad => \z80|i_tv80_core|PC\(2),
	combout => \z80|i_tv80_core|Mux31~0_combout\);

-- Location: LCCOMB_X62_Y35_N8
\z80|i_tv80_core|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux31~1_combout\ = (\z80|i_tv80_core|Mux31~0_combout\ & (((\z80|i_tv80_core|SP\(10)) # (\z80|i_tv80_core|BusB[1]~0_combout\)))) # (!\z80|i_tv80_core|Mux31~0_combout\ & (\z80|i_tv80_core|SP\(2) & ((!\z80|i_tv80_core|BusB[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP\(2),
	datab => \z80|i_tv80_core|Mux31~0_combout\,
	datac => \z80|i_tv80_core|SP\(10),
	datad => \z80|i_tv80_core|BusB[1]~0_combout\,
	combout => \z80|i_tv80_core|Mux31~1_combout\);

-- Location: LCCOMB_X65_Y31_N2
\z80|i_tv80_core|Mux31~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux31~5_combout\ = (\z80|i_tv80_core|RegAddrB_r\(1) & ((\z80|i_tv80_core|RegAddrB_r\(0)) # ((\z80|i_tv80_core|i_reg|RegsL[2][2]~q\)))) # (!\z80|i_tv80_core|RegAddrB_r\(1) & (!\z80|i_tv80_core|RegAddrB_r\(0) & 
-- (\z80|i_tv80_core|i_reg|RegsL[0][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrB_r\(1),
	datab => \z80|i_tv80_core|RegAddrB_r\(0),
	datac => \z80|i_tv80_core|i_reg|RegsL[0][2]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsL[2][2]~q\,
	combout => \z80|i_tv80_core|Mux31~5_combout\);

-- Location: LCCOMB_X66_Y31_N18
\z80|i_tv80_core|Mux31~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux31~6_combout\ = (\z80|i_tv80_core|Mux31~5_combout\ & (((\z80|i_tv80_core|i_reg|RegsL[3][2]~q\)) # (!\z80|i_tv80_core|RegAddrB_r\(0)))) # (!\z80|i_tv80_core|Mux31~5_combout\ & (\z80|i_tv80_core|RegAddrB_r\(0) & 
-- (\z80|i_tv80_core|i_reg|RegsL[1][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Mux31~5_combout\,
	datab => \z80|i_tv80_core|RegAddrB_r\(0),
	datac => \z80|i_tv80_core|i_reg|RegsL[1][2]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsL[3][2]~q\,
	combout => \z80|i_tv80_core|Mux31~6_combout\);

-- Location: LCCOMB_X67_Y32_N14
\z80|i_tv80_core|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux31~2_combout\ = (\z80|i_tv80_core|RegAddrB_r\(1) & (((\z80|i_tv80_core|RegAddrB_r\(0))))) # (!\z80|i_tv80_core|RegAddrB_r\(1) & ((\z80|i_tv80_core|RegAddrB_r\(0) & (\z80|i_tv80_core|i_reg|RegsH[1][2]~q\)) # 
-- (!\z80|i_tv80_core|RegAddrB_r\(0) & ((\z80|i_tv80_core|i_reg|RegsH[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsH[1][2]~q\,
	datab => \z80|i_tv80_core|RegAddrB_r\(1),
	datac => \z80|i_tv80_core|i_reg|RegsH[0][2]~q\,
	datad => \z80|i_tv80_core|RegAddrB_r\(0),
	combout => \z80|i_tv80_core|Mux31~2_combout\);

-- Location: LCCOMB_X68_Y32_N4
\z80|i_tv80_core|Mux31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux31~3_combout\ = (\z80|i_tv80_core|RegAddrB_r\(1) & ((\z80|i_tv80_core|Mux31~2_combout\ & ((\z80|i_tv80_core|i_reg|RegsH[3][2]~q\))) # (!\z80|i_tv80_core|Mux31~2_combout\ & (\z80|i_tv80_core|i_reg|RegsH[2][2]~q\)))) # 
-- (!\z80|i_tv80_core|RegAddrB_r\(1) & (\z80|i_tv80_core|Mux31~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrB_r\(1),
	datab => \z80|i_tv80_core|Mux31~2_combout\,
	datac => \z80|i_tv80_core|i_reg|RegsH[2][2]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[3][2]~q\,
	combout => \z80|i_tv80_core|Mux31~3_combout\);

-- Location: LCCOMB_X66_Y35_N16
\z80|i_tv80_core|Mux31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux31~4_combout\ = (\z80|i_tv80_core|BusB[1]~3_combout\ & (((\z80|i_tv80_core|i_mcode|Selector128~5_combout\)))) # (!\z80|i_tv80_core|BusB[1]~3_combout\ & ((\z80|i_tv80_core|i_mcode|Selector128~5_combout\ & (\z80|i_tv80_core|ACC\(2))) # 
-- (!\z80|i_tv80_core|i_mcode|Selector128~5_combout\ & ((\z80|di_reg\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusB[1]~3_combout\,
	datab => \z80|i_tv80_core|ACC\(2),
	datac => \z80|di_reg\(2),
	datad => \z80|i_tv80_core|i_mcode|Selector128~5_combout\,
	combout => \z80|i_tv80_core|Mux31~4_combout\);

-- Location: LCCOMB_X66_Y35_N2
\z80|i_tv80_core|Mux31~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux31~7_combout\ = (\z80|i_tv80_core|BusB[1]~3_combout\ & ((\z80|i_tv80_core|Mux31~4_combout\ & (\z80|i_tv80_core|Mux31~6_combout\)) # (!\z80|i_tv80_core|Mux31~4_combout\ & ((\z80|i_tv80_core|Mux31~3_combout\))))) # 
-- (!\z80|i_tv80_core|BusB[1]~3_combout\ & (((\z80|i_tv80_core|Mux31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusB[1]~3_combout\,
	datab => \z80|i_tv80_core|Mux31~6_combout\,
	datac => \z80|i_tv80_core|Mux31~3_combout\,
	datad => \z80|i_tv80_core|Mux31~4_combout\,
	combout => \z80|i_tv80_core|Mux31~7_combout\);

-- Location: LCCOMB_X62_Y35_N10
\z80|i_tv80_core|Mux31~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux31~8_combout\ = (\z80|i_tv80_core|i_mcode|Selector125~0_combout\ & (\z80|i_tv80_core|Mux33~2_combout\ & (\z80|i_tv80_core|Mux31~1_combout\))) # (!\z80|i_tv80_core|i_mcode|Selector125~0_combout\ & ((\z80|i_tv80_core|Mux31~7_combout\) # 
-- ((\z80|i_tv80_core|Mux33~2_combout\ & \z80|i_tv80_core|Mux31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector125~0_combout\,
	datab => \z80|i_tv80_core|Mux33~2_combout\,
	datac => \z80|i_tv80_core|Mux31~1_combout\,
	datad => \z80|i_tv80_core|Mux31~7_combout\,
	combout => \z80|i_tv80_core|Mux31~8_combout\);

-- Location: LCCOMB_X62_Y37_N0
\z80|i_tv80_core|Mux31~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux31~9_combout\ = (\z80|i_tv80_core|Mux31~8_combout\) # ((\z80|i_tv80_core|PC\(10) & \z80|i_tv80_core|Mux33~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Mux31~8_combout\,
	datab => \z80|i_tv80_core|PC\(10),
	datad => \z80|i_tv80_core|Mux33~10_combout\,
	combout => \z80|i_tv80_core|Mux31~9_combout\);

-- Location: FF_X62_Y37_N1
\z80|i_tv80_core|BusB[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|Mux31~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|BusB\(2));

-- Location: LCCOMB_X62_Y37_N26
\z80|i_tv80_core|Save_Mux[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[2]~16_combout\ = (\z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\ & ((\z80|i_tv80_core|do~2_combout\))) # (!\z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\ & (\z80|i_tv80_core|BusB\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|BusB\(2),
	datac => \z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\,
	datad => \z80|i_tv80_core|do~2_combout\,
	combout => \z80|i_tv80_core|Save_Mux[2]~16_combout\);

-- Location: LCCOMB_X67_Y31_N20
\z80|i_tv80_core|ID16[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ID16[10]~20_combout\ = ((\z80|i_tv80_core|i_mcode|Selector118~3_combout\ $ (\z80|i_tv80_core|i_reg|Mux5~1_combout\ $ (!\z80|i_tv80_core|ID16[9]~19\)))) # (GND)
-- \z80|i_tv80_core|ID16[10]~21\ = CARRY((\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & ((\z80|i_tv80_core|i_reg|Mux5~1_combout\) # (!\z80|i_tv80_core|ID16[9]~19\))) # (!\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & 
-- (\z80|i_tv80_core|i_reg|Mux5~1_combout\ & !\z80|i_tv80_core|ID16[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector118~3_combout\,
	datab => \z80|i_tv80_core|i_reg|Mux5~1_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|ID16[9]~19\,
	combout => \z80|i_tv80_core|ID16[10]~20_combout\,
	cout => \z80|i_tv80_core|ID16[10]~21\);

-- Location: LCCOMB_X67_Y33_N26
\z80|i_tv80_core|RegDIH~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|RegDIH~6_combout\ = (\z80|i_tv80_core|always6~0_combout\ & ((\z80|i_tv80_core|ID16[10]~20_combout\))) # (!\z80|i_tv80_core|always6~0_combout\ & (\z80|i_tv80_core|Save_Mux[2]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|always6~0_combout\,
	datab => \z80|i_tv80_core|Save_Mux[2]~16_combout\,
	datac => \z80|i_tv80_core|ID16[10]~20_combout\,
	combout => \z80|i_tv80_core|RegDIH~6_combout\);

-- Location: FF_X67_Y32_N15
\z80|i_tv80_core|i_reg|RegsH[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIH~6_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsH[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[0][2]~q\);

-- Location: LCCOMB_X68_Y32_N22
\z80|i_tv80_core|i_reg|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux5~0_combout\ = (\z80|i_tv80_core|RegAddrA[1]~4_combout\ & (((\z80|i_tv80_core|i_reg|RegsH[2][2]~q\) # (\z80|i_tv80_core|RegAddrA[0]~2_combout\)))) # (!\z80|i_tv80_core|RegAddrA[1]~4_combout\ & 
-- (\z80|i_tv80_core|i_reg|RegsH[0][2]~q\ & ((!\z80|i_tv80_core|RegAddrA[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsH[0][2]~q\,
	datab => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	datac => \z80|i_tv80_core|i_reg|RegsH[2][2]~q\,
	datad => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	combout => \z80|i_tv80_core|i_reg|Mux5~0_combout\);

-- Location: LCCOMB_X67_Y33_N8
\z80|i_tv80_core|i_reg|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux5~1_combout\ = (\z80|i_tv80_core|RegAddrA[0]~2_combout\ & ((\z80|i_tv80_core|i_reg|Mux5~0_combout\ & ((\z80|i_tv80_core|i_reg|RegsH[3][2]~q\))) # (!\z80|i_tv80_core|i_reg|Mux5~0_combout\ & 
-- (\z80|i_tv80_core|i_reg|RegsH[1][2]~q\)))) # (!\z80|i_tv80_core|RegAddrA[0]~2_combout\ & (\z80|i_tv80_core|i_reg|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	datab => \z80|i_tv80_core|i_reg|Mux5~0_combout\,
	datac => \z80|i_tv80_core|i_reg|RegsH[1][2]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[3][2]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux5~1_combout\);

-- Location: LCCOMB_X67_Y31_N22
\z80|i_tv80_core|ID16[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ID16[11]~22_combout\ = (\z80|i_tv80_core|i_reg|Mux4~1_combout\ & ((\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & (\z80|i_tv80_core|ID16[10]~21\ & VCC)) # (!\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & 
-- (!\z80|i_tv80_core|ID16[10]~21\)))) # (!\z80|i_tv80_core|i_reg|Mux4~1_combout\ & ((\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & (!\z80|i_tv80_core|ID16[10]~21\)) # (!\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & ((\z80|i_tv80_core|ID16[10]~21\) # 
-- (GND)))))
-- \z80|i_tv80_core|ID16[11]~23\ = CARRY((\z80|i_tv80_core|i_reg|Mux4~1_combout\ & (!\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & !\z80|i_tv80_core|ID16[10]~21\)) # (!\z80|i_tv80_core|i_reg|Mux4~1_combout\ & ((!\z80|i_tv80_core|ID16[10]~21\) # 
-- (!\z80|i_tv80_core|i_mcode|Selector118~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux4~1_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector118~3_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|ID16[10]~21\,
	combout => \z80|i_tv80_core|ID16[11]~22_combout\,
	cout => \z80|i_tv80_core|ID16[11]~23\);

-- Location: LCCOMB_X67_Y33_N28
\z80|i_tv80_core|RegDIH~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|RegDIH~7_combout\ = (\z80|i_tv80_core|always6~0_combout\ & (\z80|i_tv80_core|ID16[11]~22_combout\)) # (!\z80|i_tv80_core|always6~0_combout\ & ((\z80|i_tv80_core|Save_Mux[3]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|always6~0_combout\,
	datab => \z80|i_tv80_core|ID16[11]~22_combout\,
	datac => \z80|i_tv80_core|Save_Mux[3]~21_combout\,
	combout => \z80|i_tv80_core|RegDIH~7_combout\);

-- Location: FF_X68_Y32_N15
\z80|i_tv80_core|i_reg|RegsH[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIH~7_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsH[2][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[2][3]~q\);

-- Location: LCCOMB_X68_Y33_N24
\z80|i_tv80_core|i_reg|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux4~0_combout\ = (\z80|i_tv80_core|RegAddrA[1]~4_combout\ & (((\z80|i_tv80_core|RegAddrA[0]~2_combout\)))) # (!\z80|i_tv80_core|RegAddrA[1]~4_combout\ & ((\z80|i_tv80_core|RegAddrA[0]~2_combout\ & 
-- ((\z80|i_tv80_core|i_reg|RegsH[1][3]~q\))) # (!\z80|i_tv80_core|RegAddrA[0]~2_combout\ & (\z80|i_tv80_core|i_reg|RegsH[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	datab => \z80|i_tv80_core|i_reg|RegsH[0][3]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsH[1][3]~q\,
	datad => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	combout => \z80|i_tv80_core|i_reg|Mux4~0_combout\);

-- Location: LCCOMB_X68_Y33_N0
\z80|i_tv80_core|i_reg|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux4~1_combout\ = (\z80|i_tv80_core|i_reg|Mux4~0_combout\ & (((\z80|i_tv80_core|i_reg|RegsH[3][3]~q\) # (!\z80|i_tv80_core|RegAddrA[1]~4_combout\)))) # (!\z80|i_tv80_core|i_reg|Mux4~0_combout\ & 
-- (\z80|i_tv80_core|i_reg|RegsH[2][3]~q\ & ((\z80|i_tv80_core|RegAddrA[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsH[2][3]~q\,
	datab => \z80|i_tv80_core|i_reg|Mux4~0_combout\,
	datac => \z80|i_tv80_core|i_reg|RegsH[3][3]~q\,
	datad => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	combout => \z80|i_tv80_core|i_reg|Mux4~1_combout\);

-- Location: LCCOMB_X67_Y31_N24
\z80|i_tv80_core|ID16[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ID16[12]~24_combout\ = ((\z80|i_tv80_core|i_reg|Mux3~1_combout\ $ (\z80|i_tv80_core|i_mcode|Selector118~3_combout\ $ (!\z80|i_tv80_core|ID16[11]~23\)))) # (GND)
-- \z80|i_tv80_core|ID16[12]~25\ = CARRY((\z80|i_tv80_core|i_reg|Mux3~1_combout\ & ((\z80|i_tv80_core|i_mcode|Selector118~3_combout\) # (!\z80|i_tv80_core|ID16[11]~23\))) # (!\z80|i_tv80_core|i_reg|Mux3~1_combout\ & 
-- (\z80|i_tv80_core|i_mcode|Selector118~3_combout\ & !\z80|i_tv80_core|ID16[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux3~1_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector118~3_combout\,
	datad => VCC,
	cin => \z80|i_tv80_core|ID16[11]~23\,
	combout => \z80|i_tv80_core|ID16[12]~24_combout\,
	cout => \z80|i_tv80_core|ID16[12]~25\);

-- Location: LCCOMB_X67_Y33_N16
\z80|i_tv80_core|RegDIH~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|RegDIH~0_combout\ = (\z80|i_tv80_core|always6~0_combout\ & (\z80|i_tv80_core|ID16[12]~24_combout\)) # (!\z80|i_tv80_core|always6~0_combout\ & ((\z80|i_tv80_core|Save_Mux[4]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|ID16[12]~24_combout\,
	datac => \z80|i_tv80_core|always6~0_combout\,
	datad => \z80|i_tv80_core|Save_Mux[4]~26_combout\,
	combout => \z80|i_tv80_core|RegDIH~0_combout\);

-- Location: FF_X63_Y32_N17
\z80|i_tv80_core|i_reg|RegsH[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIH~0_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsH[2][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[2][4]~q\);

-- Location: LCCOMB_X67_Y32_N20
\z80|i_tv80_core|i_reg|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux3~0_combout\ = (\z80|i_tv80_core|RegAddrA[1]~4_combout\ & ((\z80|i_tv80_core|i_reg|RegsH[2][4]~q\) # ((\z80|i_tv80_core|RegAddrA[0]~2_combout\)))) # (!\z80|i_tv80_core|RegAddrA[1]~4_combout\ & 
-- (((!\z80|i_tv80_core|RegAddrA[0]~2_combout\ & \z80|i_tv80_core|i_reg|RegsH[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsH[2][4]~q\,
	datab => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	datac => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	datad => \z80|i_tv80_core|i_reg|RegsH[0][4]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux3~0_combout\);

-- Location: LCCOMB_X67_Y33_N6
\z80|i_tv80_core|i_reg|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux3~1_combout\ = (\z80|i_tv80_core|RegAddrA[0]~2_combout\ & ((\z80|i_tv80_core|i_reg|Mux3~0_combout\ & ((\z80|i_tv80_core|i_reg|RegsH[3][4]~q\))) # (!\z80|i_tv80_core|i_reg|Mux3~0_combout\ & 
-- (\z80|i_tv80_core|i_reg|RegsH[1][4]~q\)))) # (!\z80|i_tv80_core|RegAddrA[0]~2_combout\ & (\z80|i_tv80_core|i_reg|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	datab => \z80|i_tv80_core|i_reg|Mux3~0_combout\,
	datac => \z80|i_tv80_core|i_reg|RegsH[1][4]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[3][4]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux3~1_combout\);

-- Location: LCCOMB_X67_Y33_N0
\z80|i_tv80_core|RegDIH~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|RegDIH~1_combout\ = (\z80|i_tv80_core|always6~0_combout\ & (\z80|i_tv80_core|ID16[13]~26_combout\)) # (!\z80|i_tv80_core|always6~0_combout\ & ((\z80|i_tv80_core|Save_Mux[5]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ID16[13]~26_combout\,
	datab => \z80|i_tv80_core|Save_Mux[5]~31_combout\,
	datac => \z80|i_tv80_core|always6~0_combout\,
	combout => \z80|i_tv80_core|RegDIH~1_combout\);

-- Location: FF_X67_Y33_N1
\z80|i_tv80_core|i_reg|RegsH[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|RegDIH~1_combout\,
	ena => \z80|i_tv80_core|i_reg|RegsH[3][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[3][5]~q\);

-- Location: LCCOMB_X68_Y33_N8
\z80|i_tv80_core|i_reg|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux2~0_combout\ = (\z80|i_tv80_core|RegAddrA[0]~2_combout\ & (((\z80|i_tv80_core|i_reg|RegsH[1][5]~q\) # (\z80|i_tv80_core|RegAddrA[1]~4_combout\)))) # (!\z80|i_tv80_core|RegAddrA[0]~2_combout\ & 
-- (\z80|i_tv80_core|i_reg|RegsH[0][5]~q\ & ((!\z80|i_tv80_core|RegAddrA[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsH[0][5]~q\,
	datab => \z80|i_tv80_core|RegAddrA[0]~2_combout\,
	datac => \z80|i_tv80_core|i_reg|RegsH[1][5]~q\,
	datad => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	combout => \z80|i_tv80_core|i_reg|Mux2~0_combout\);

-- Location: LCCOMB_X63_Y32_N18
\z80|i_tv80_core|i_reg|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux2~1_combout\ = (\z80|i_tv80_core|RegAddrA[1]~4_combout\ & ((\z80|i_tv80_core|i_reg|Mux2~0_combout\ & (\z80|i_tv80_core|i_reg|RegsH[3][5]~q\)) # (!\z80|i_tv80_core|i_reg|Mux2~0_combout\ & 
-- ((\z80|i_tv80_core|i_reg|RegsH[2][5]~q\))))) # (!\z80|i_tv80_core|RegAddrA[1]~4_combout\ & (((\z80|i_tv80_core|i_reg|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrA[1]~4_combout\,
	datab => \z80|i_tv80_core|i_reg|RegsH[3][5]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsH[2][5]~q\,
	datad => \z80|i_tv80_core|i_reg|Mux2~0_combout\,
	combout => \z80|i_tv80_core|i_reg|Mux2~1_combout\);

-- Location: LCCOMB_X63_Y36_N0
\z80|i_tv80_core|Mux36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux36~0_combout\ = (\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & ((\z80|i_tv80_core|ACC\(5)) # ((\z80|i_tv80_core|BusA[1]~0_combout\)))) # (!\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & (((!\z80|i_tv80_core|BusA[1]~0_combout\ & 
-- \z80|di_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ACC\(5),
	datab => \z80|i_tv80_core|i_mcode|Selector136~0_combout\,
	datac => \z80|i_tv80_core|BusA[1]~0_combout\,
	datad => \z80|di_reg\(5),
	combout => \z80|i_tv80_core|Mux36~0_combout\);

-- Location: LCCOMB_X63_Y36_N26
\z80|i_tv80_core|Mux36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux36~1_combout\ = (\z80|i_tv80_core|BusA[1]~0_combout\ & ((\z80|i_tv80_core|Mux36~0_combout\ & (\z80|i_tv80_core|i_reg|Mux10~1_combout\)) # (!\z80|i_tv80_core|Mux36~0_combout\ & ((\z80|i_tv80_core|i_reg|Mux2~1_combout\))))) # 
-- (!\z80|i_tv80_core|BusA[1]~0_combout\ & (((\z80|i_tv80_core|Mux36~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux10~1_combout\,
	datab => \z80|i_tv80_core|BusA[1]~0_combout\,
	datac => \z80|i_tv80_core|i_reg|Mux2~1_combout\,
	datad => \z80|i_tv80_core|Mux36~0_combout\,
	combout => \z80|i_tv80_core|Mux36~1_combout\);

-- Location: LCCOMB_X63_Y36_N28
\z80|i_tv80_core|Mux36~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux36~2_combout\ = (\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & ((\z80|i_tv80_core|SP\(13)))) # (!\z80|i_tv80_core|i_mcode|Selector136~0_combout\ & (\z80|i_tv80_core|SP\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP\(5),
	datab => \z80|i_tv80_core|i_mcode|Selector136~0_combout\,
	datac => \z80|i_tv80_core|SP\(13),
	combout => \z80|i_tv80_core|Mux36~2_combout\);

-- Location: LCCOMB_X63_Y36_N20
\z80|i_tv80_core|Mux36~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux36~3_combout\ = (\z80|i_tv80_core|i_mcode|Selector133~3_combout\ & (((!\z80|i_tv80_core|i_mcode|Selector135~6_combout\ & \z80|i_tv80_core|Mux36~2_combout\)))) # (!\z80|i_tv80_core|i_mcode|Selector133~3_combout\ & 
-- (\z80|i_tv80_core|Mux36~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Mux36~1_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector133~3_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector135~6_combout\,
	datad => \z80|i_tv80_core|Mux36~2_combout\,
	combout => \z80|i_tv80_core|Mux36~3_combout\);

-- Location: FF_X63_Y36_N21
\z80|i_tv80_core|BusA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|Mux36~3_combout\,
	ena => \z80|i_tv80_core|BusA[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|BusA\(5));

-- Location: LCCOMB_X58_Y38_N4
\z80|i_tv80_core|i_alu|DAA_Q~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|DAA_Q~11_combout\ = (\z80|i_tv80_core|F\(5) & (((\z80|i_tv80_core|i_alu|Add6~8_combout\)))) # (!\z80|i_tv80_core|F\(5) & ((\z80|i_tv80_core|i_alu|LessThan1~0_combout\ & ((\z80|i_tv80_core|i_alu|Add6~8_combout\))) # 
-- (!\z80|i_tv80_core|i_alu|LessThan1~0_combout\ & (\z80|i_tv80_core|BusA\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(5),
	datab => \z80|i_tv80_core|F\(5),
	datac => \z80|i_tv80_core|i_alu|LessThan1~0_combout\,
	datad => \z80|i_tv80_core|i_alu|Add6~8_combout\,
	combout => \z80|i_tv80_core|i_alu|DAA_Q~11_combout\);

-- Location: LCCOMB_X57_Y38_N16
\z80|i_tv80_core|i_alu|DAA_Q~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|DAA_Q~20_combout\ = (\z80|i_tv80_core|F\(0) & (\z80|i_tv80_core|i_alu|DAA_Q~19_combout\ $ (((\z80|i_tv80_core|i_alu|DAA_Q~12_combout\ & \z80|i_tv80_core|i_alu|DAA_Q~17_combout\))))) # (!\z80|i_tv80_core|F\(0) & 
-- (((\z80|i_tv80_core|i_alu|DAA_Q~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|DAA_Q~12_combout\,
	datab => \z80|i_tv80_core|i_alu|DAA_Q~17_combout\,
	datac => \z80|i_tv80_core|F\(0),
	datad => \z80|i_tv80_core|i_alu|DAA_Q~19_combout\,
	combout => \z80|i_tv80_core|i_alu|DAA_Q~20_combout\);

-- Location: LCCOMB_X57_Y38_N26
\z80|i_tv80_core|i_alu|DAA_Q~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|DAA_Q~21_combout\ = (\z80|i_tv80_core|F\(0) & (((\z80|i_tv80_core|i_alu|DAA_Q~20_combout\)))) # (!\z80|i_tv80_core|F\(0) & (\z80|i_tv80_core|i_alu|DAA_Q~15_combout\ $ (((!\z80|i_tv80_core|i_alu|DAA_Q~11_combout\ & 
-- \z80|i_tv80_core|i_alu|DAA_Q~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|DAA_Q~11_combout\,
	datab => \z80|i_tv80_core|F\(0),
	datac => \z80|i_tv80_core|i_alu|DAA_Q~15_combout\,
	datad => \z80|i_tv80_core|i_alu|DAA_Q~20_combout\,
	combout => \z80|i_tv80_core|i_alu|DAA_Q~21_combout\);

-- Location: LCCOMB_X62_Y38_N6
\z80|i_tv80_core|i_alu|Q_t~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Q_t~10_combout\ = (\z80|i_tv80_core|BusB\(6)) # ((!\z80|i_tv80_core|IR\(3) & (\z80|i_tv80_core|IR\(4) & \z80|i_tv80_core|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(3),
	datab => \z80|i_tv80_core|IR\(4),
	datac => \z80|i_tv80_core|BusB\(6),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_alu|Q_t~10_combout\);

-- Location: LCCOMB_X61_Y38_N10
\z80|i_tv80_core|i_alu|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux11~0_combout\ = (\z80|i_tv80_core|IR\(4) & ((\z80|i_tv80_core|IR\(5) & ((\z80|i_tv80_core|BusA\(2)))) # (!\z80|i_tv80_core|IR\(5) & (\z80|i_tv80_core|BusA\(5))))) # (!\z80|i_tv80_core|IR\(4) & (\z80|i_tv80_core|BusA\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(4),
	datab => \z80|i_tv80_core|BusA\(5),
	datac => \z80|i_tv80_core|BusA\(2),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_alu|Mux11~0_combout\);

-- Location: LCCOMB_X61_Y38_N28
\z80|i_tv80_core|i_alu|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux11~1_combout\ = (\z80|i_tv80_core|IR\(3) & (\z80|i_tv80_core|BusA\(7))) # (!\z80|i_tv80_core|IR\(3) & ((\z80|i_tv80_core|i_alu|Mux11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|IR\(3),
	datac => \z80|i_tv80_core|BusA\(7),
	datad => \z80|i_tv80_core|i_alu|Mux11~0_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux11~1_combout\);

-- Location: LCCOMB_X62_Y38_N0
\z80|i_tv80_core|Save_Mux[6]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[6]~32_combout\ = (\z80|i_tv80_core|ALU_Op_r\(0) & (((\z80|i_tv80_core|ALU_Op_r\(1))))) # (!\z80|i_tv80_core|ALU_Op_r\(0) & ((\z80|i_tv80_core|ALU_Op_r\(1) & (\z80|i_tv80_core|i_alu|Q_t~10_combout\)) # 
-- (!\z80|i_tv80_core|ALU_Op_r\(1) & ((\z80|i_tv80_core|i_alu|Mux11~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Q_t~10_combout\,
	datab => \z80|i_tv80_core|ALU_Op_r\(0),
	datac => \z80|i_tv80_core|ALU_Op_r\(1),
	datad => \z80|i_tv80_core|i_alu|Mux11~1_combout\,
	combout => \z80|i_tv80_core|Save_Mux[6]~32_combout\);

-- Location: LCCOMB_X62_Y38_N26
\z80|i_tv80_core|Save_Mux[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[6]~33_combout\ = (\z80|i_tv80_core|ALU_Op_r\(0) & (\z80|i_tv80_core|BusB\(6) & (\z80|i_tv80_core|i_mcode|Equal0~0_combout\ $ (\z80|i_tv80_core|Save_Mux[6]~32_combout\)))) # (!\z80|i_tv80_core|ALU_Op_r\(0) & 
-- (((\z80|i_tv80_core|Save_Mux[6]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Equal0~0_combout\,
	datab => \z80|i_tv80_core|ALU_Op_r\(0),
	datac => \z80|i_tv80_core|BusB\(6),
	datad => \z80|i_tv80_core|Save_Mux[6]~32_combout\,
	combout => \z80|i_tv80_core|Save_Mux[6]~33_combout\);

-- Location: LCCOMB_X60_Y37_N14
\z80|i_tv80_core|i_alu|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux1~2_combout\ = (\z80|i_tv80_core|i_alu|Mux1~0_combout\ & ((\z80|i_tv80_core|i_alu|Mux1~1_combout\ & (\z80|i_tv80_core|BusB\(6) $ (\z80|i_tv80_core|BusA\(6)))) # (!\z80|i_tv80_core|i_alu|Mux1~1_combout\ & 
-- (\z80|i_tv80_core|BusB\(6) & \z80|i_tv80_core|BusA\(6))))) # (!\z80|i_tv80_core|i_alu|Mux1~0_combout\ & ((\z80|i_tv80_core|i_alu|Mux1~1_combout\) # ((\z80|i_tv80_core|BusB\(6)) # (\z80|i_tv80_core|BusA\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux1~0_combout\,
	datab => \z80|i_tv80_core|i_alu|Mux1~1_combout\,
	datac => \z80|i_tv80_core|BusB\(6),
	datad => \z80|i_tv80_core|BusA\(6),
	combout => \z80|i_tv80_core|i_alu|Mux1~2_combout\);

-- Location: LCCOMB_X60_Y37_N8
\z80|i_tv80_core|i_alu|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux1~3_combout\ = (\z80|i_tv80_core|i_alu|Mux1~2_combout\ & ((\z80|i_tv80_core|i_alu|Mux1~0_combout\) # ((\z80|i_tv80_core|i_alu|Add2~6_combout\) # (!\z80|i_tv80_core|i_alu|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux1~0_combout\,
	datab => \z80|i_tv80_core|i_alu|Mux1~1_combout\,
	datac => \z80|i_tv80_core|i_alu|Mux1~2_combout\,
	datad => \z80|i_tv80_core|i_alu|Add2~6_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux1~3_combout\);

-- Location: LCCOMB_X60_Y38_N8
\z80|i_tv80_core|Save_Mux[6]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[6]~34_combout\ = (\z80|i_tv80_core|Save_Mux[0]~3_combout\ & (((\z80|i_tv80_core|Save_Mux[0]~2_combout\)))) # (!\z80|i_tv80_core|Save_Mux[0]~3_combout\ & ((\z80|i_tv80_core|Save_Mux[0]~2_combout\ & 
-- (\z80|i_tv80_core|Save_Mux[6]~33_combout\)) # (!\z80|i_tv80_core|Save_Mux[0]~2_combout\ & ((\z80|i_tv80_core|i_alu|Mux1~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_Mux[0]~3_combout\,
	datab => \z80|i_tv80_core|Save_Mux[6]~33_combout\,
	datac => \z80|i_tv80_core|i_alu|Mux1~3_combout\,
	datad => \z80|i_tv80_core|Save_Mux[0]~2_combout\,
	combout => \z80|i_tv80_core|Save_Mux[6]~34_combout\);

-- Location: LCCOMB_X59_Y38_N26
\z80|i_tv80_core|Save_Mux[6]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[6]~35_combout\ = (\z80|i_tv80_core|Save_Mux[6]~34_combout\ & (((\z80|i_tv80_core|BusA\(6)) # (!\z80|i_tv80_core|Save_Mux[0]~3_combout\)))) # (!\z80|i_tv80_core|Save_Mux[6]~34_combout\ & (\z80|i_tv80_core|i_alu|DAA_Q~21_combout\ & 
-- ((\z80|i_tv80_core|Save_Mux[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|DAA_Q~21_combout\,
	datab => \z80|i_tv80_core|BusA\(6),
	datac => \z80|i_tv80_core|Save_Mux[6]~34_combout\,
	datad => \z80|i_tv80_core|Save_Mux[0]~3_combout\,
	combout => \z80|i_tv80_core|Save_Mux[6]~35_combout\);

-- Location: LCCOMB_X58_Y35_N8
\z80|i_tv80_core|do~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|do~5_combout\ = (\z80|i_tv80_core|Save_ALU_r~q\ & ((\z80|i_tv80_core|Save_Mux[6]~35_combout\))) # (!\z80|i_tv80_core|Save_ALU_r~q\ & (\z80|di_reg\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|di_reg\(6),
	datab => \z80|i_tv80_core|Save_Mux[6]~35_combout\,
	datad => \z80|i_tv80_core|Save_ALU_r~q\,
	combout => \z80|i_tv80_core|do~5_combout\);

-- Location: LCCOMB_X59_Y35_N24
\z80|i_tv80_core|Save_Mux[6]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[6]~36_combout\ = (\z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\ & (\z80|i_tv80_core|do~5_combout\)) # (!\z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\ & ((\z80|i_tv80_core|BusB\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|do~5_combout\,
	datac => \z80|i_tv80_core|BusB\(6),
	datad => \z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\,
	combout => \z80|i_tv80_core|Save_Mux[6]~36_combout\);

-- Location: LCCOMB_X67_Y33_N18
\z80|i_tv80_core|RegDIH~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|RegDIH~2_combout\ = (\z80|i_tv80_core|always6~0_combout\ & ((\z80|i_tv80_core|ID16[14]~28_combout\))) # (!\z80|i_tv80_core|always6~0_combout\ & (\z80|i_tv80_core|Save_Mux[6]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_Mux[6]~36_combout\,
	datab => \z80|i_tv80_core|ID16[14]~28_combout\,
	datac => \z80|i_tv80_core|always6~0_combout\,
	combout => \z80|i_tv80_core|RegDIH~2_combout\);

-- Location: FF_X66_Y33_N29
\z80|i_tv80_core|i_reg|RegsH[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIH~2_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsH[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsH[0][6]~q\);

-- Location: LCCOMB_X66_Y33_N6
\z80|i_tv80_core|i_reg|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux33~0_combout\ = (\z80|i_tv80_core|RegAddrC\(1) & (((\z80|i_tv80_core|RegAddrC\(0))))) # (!\z80|i_tv80_core|RegAddrC\(1) & ((\z80|i_tv80_core|RegAddrC\(0) & ((\z80|i_tv80_core|i_reg|RegsH[1][6]~q\))) # 
-- (!\z80|i_tv80_core|RegAddrC\(0) & (\z80|i_tv80_core|i_reg|RegsH[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsH[0][6]~q\,
	datab => \z80|i_tv80_core|RegAddrC\(1),
	datac => \z80|i_tv80_core|RegAddrC\(0),
	datad => \z80|i_tv80_core|i_reg|RegsH[1][6]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux33~0_combout\);

-- Location: LCCOMB_X66_Y33_N0
\z80|i_tv80_core|i_reg|Mux33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux33~1_combout\ = (\z80|i_tv80_core|i_reg|Mux33~0_combout\ & (((\z80|i_tv80_core|i_reg|RegsH[3][6]~q\)) # (!\z80|i_tv80_core|RegAddrC\(1)))) # (!\z80|i_tv80_core|i_reg|Mux33~0_combout\ & (\z80|i_tv80_core|RegAddrC\(1) & 
-- (\z80|i_tv80_core|i_reg|RegsH[2][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux33~0_combout\,
	datab => \z80|i_tv80_core|RegAddrC\(1),
	datac => \z80|i_tv80_core|i_reg|RegsH[2][6]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[3][6]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux33~1_combout\);

-- Location: LCCOMB_X59_Y35_N14
\z80|i_tv80_core|A~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~14_combout\ = (\z80|i_tv80_core|A~11_combout\ & (!\z80|i_tv80_core|A~106_combout\)) # (!\z80|i_tv80_core|A~11_combout\ & ((\z80|i_tv80_core|A~106_combout\ & (\z80|i_tv80_core|TmpAddr\(14))) # (!\z80|i_tv80_core|A~106_combout\ & 
-- ((\z80|i_tv80_core|PC\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~11_combout\,
	datab => \z80|i_tv80_core|A~106_combout\,
	datac => \z80|i_tv80_core|TmpAddr\(14),
	datad => \z80|i_tv80_core|PC\(14),
	combout => \z80|i_tv80_core|A~14_combout\);

-- Location: LCCOMB_X59_Y32_N4
\z80|i_tv80_core|A~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~15_combout\ = (\z80|i_tv80_core|A~14_combout\ & ((\z80|i_tv80_core|SP\(14)) # ((!\z80|i_tv80_core|A~13_combout\)))) # (!\z80|i_tv80_core|A~14_combout\ & (((\z80|i_tv80_core|A~13_combout\ & \z80|i_tv80_core|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~14_combout\,
	datab => \z80|i_tv80_core|SP\(14),
	datac => \z80|i_tv80_core|A~13_combout\,
	datad => \z80|i_tv80_core|Add0~28_combout\,
	combout => \z80|i_tv80_core|A~15_combout\);

-- Location: LCCOMB_X59_Y32_N22
\z80|i_tv80_core|A~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~22_combout\ = (\z80|i_tv80_core|A~20_combout\ & (\z80|i_tv80_core|A~19_combout\ & (\z80|i_tv80_core|A\(14)))) # (!\z80|i_tv80_core|A~20_combout\ & (((\z80|di_reg\(6))) # (!\z80|i_tv80_core|A~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~20_combout\,
	datab => \z80|i_tv80_core|A~19_combout\,
	datac => \z80|i_tv80_core|A\(14),
	datad => \z80|di_reg\(6),
	combout => \z80|i_tv80_core|A~22_combout\);

-- Location: LCCOMB_X59_Y32_N0
\z80|i_tv80_core|A~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~23_combout\ = (\z80|i_tv80_core|A~22_combout\ & (((\z80|i_tv80_core|A~15_combout\) # (!\z80|i_tv80_core|A~21_combout\)))) # (!\z80|i_tv80_core|A~22_combout\ & (\z80|i_tv80_core|i_reg|Mux33~1_combout\ & 
-- ((\z80|i_tv80_core|A~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux33~1_combout\,
	datab => \z80|i_tv80_core|A~15_combout\,
	datac => \z80|i_tv80_core|A~22_combout\,
	datad => \z80|i_tv80_core|A~21_combout\,
	combout => \z80|i_tv80_core|A~23_combout\);

-- Location: LCCOMB_X57_Y29_N8
\z80|i_tv80_core|A~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~104_combout\ = (\z80|i_tv80_core|A~23_combout\ & \KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|A~23_combout\,
	datac => \KEY[2]~input_o\,
	combout => \z80|i_tv80_core|A~104_combout\);

-- Location: FF_X56_Y30_N27
\mu|mainram_rtl_0|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|A~104_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1));

-- Location: LCCOMB_X58_Y35_N20
\z80|i_tv80_core|do~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|do~14_combout\ = (\z80|i_tv80_core|do~6_combout\ & (\z80|i_tv80_core|do~5_combout\)) # (!\z80|i_tv80_core|do~6_combout\ & ((\z80|i_tv80_core|BusB\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|do~6_combout\,
	datac => \z80|i_tv80_core|do~5_combout\,
	datad => \z80|i_tv80_core|BusB\(6),
	combout => \z80|i_tv80_core|do~14_combout\);

-- Location: FF_X58_Y35_N21
\z80|i_tv80_core|do[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|do~14_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|do[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|do\(6));

-- Location: M9K_X51_Y23_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode625w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode625w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode717w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y34_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y28_N8
\mu|z80_din[6]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[6]~52_combout\ = (\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & ((\mu|mainram_rtl_0|auto_generated|ram_block1a46~portbdataout\))) # (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\mu|mainram_rtl_0|auto_generated|ram_block1a38~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \mu|mainram_rtl_0|auto_generated|ram_block1a38~portbdataout\,
	datac => \mu|mainram_rtl_0|auto_generated|ram_block1a46~portbdataout\,
	combout => \mu|z80_din[6]~52_combout\);

-- Location: M9K_X51_Y19_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y28_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|bootrom_enabled~1_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|bootrom_enabled~1_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y28_N28
\mu|z80_din[6]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[6]~51_combout\ = (\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & ((\mu|mainram_rtl_0|auto_generated|ram_block1a62~portbdataout\))) # 
-- (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & (\mu|mainram_rtl_0|auto_generated|ram_block1a54~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|ram_block1a54~portbdataout\,
	datab => \mu|mainram_rtl_0|auto_generated|ram_block1a62~portbdataout\,
	datac => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	combout => \mu|z80_din[6]~51_combout\);

-- Location: LCCOMB_X57_Y28_N14
\mu|z80_din[6]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[6]~53_combout\ = (\mu|mainram_rtl_0|auto_generated|address_reg_b\(2) & ((\mu|z80_din[6]~51_combout\) # ((!\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & \mu|z80_din[6]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \mu|z80_din[6]~52_combout\,
	datac => \mu|mainram_rtl_0|auto_generated|address_reg_b\(2),
	datad => \mu|z80_din[6]~51_combout\,
	combout => \mu|z80_din[6]~53_combout\);

-- Location: M9K_X51_Y29_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode684w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y33_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode578w\(3),
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode578w\(3),
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode666w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y29_N8
\mu|z80_din[6]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[6]~48_combout\ = (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & (\mu|mainram_rtl_0|auto_generated|ram_block1a14~portbdataout\)) # 
-- (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & ((\mu|mainram_rtl_0|auto_generated|ram_block1a6~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|ram_block1a14~portbdataout\,
	datab => \mu|mainram_rtl_0|auto_generated|ram_block1a6~portbdataout\,
	datac => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	combout => \mu|z80_din[6]~48_combout\);

-- Location: M9K_X51_Y21_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode695w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y22_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode706w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y29_N18
\mu|z80_din[6]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[6]~49_combout\ = (\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & ((\mu|mainram_rtl_0|auto_generated|ram_block1a30~portbdataout\))) # 
-- (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & (\mu|mainram_rtl_0|auto_generated|ram_block1a22~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|ram_block1a22~portbdataout\,
	datab => \mu|mainram_rtl_0|auto_generated|ram_block1a30~portbdataout\,
	datac => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	combout => \mu|z80_din[6]~49_combout\);

-- Location: LCCOMB_X63_Y29_N20
\mu|z80_din[6]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[6]~50_combout\ = (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(2) & ((\mu|z80_din[6]~48_combout\) # (\mu|z80_din[6]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mu|mainram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \mu|z80_din[6]~48_combout\,
	datad => \mu|z80_din[6]~49_combout\,
	combout => \mu|z80_din[6]~50_combout\);

-- Location: FF_X65_Y33_N29
\mu|mainram_rtl_0_bypass[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|do\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(39));

-- Location: LCCOMB_X65_Y33_N28
\mu|z80_din[6]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[6]~54_combout\ = (\mu|mainram~10_combout\ & (((\mu|mainram_rtl_0_bypass\(39))))) # (!\mu|mainram~10_combout\ & ((\mu|z80_din[6]~53_combout\) # ((\mu|z80_din[6]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[6]~53_combout\,
	datab => \mu|z80_din[6]~50_combout\,
	datac => \mu|mainram_rtl_0_bypass\(39),
	datad => \mu|mainram~10_combout\,
	combout => \mu|z80_din[6]~54_combout\);

-- Location: LCCOMB_X65_Y33_N8
\z80|di_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|di_reg~0_combout\ = (\KEY[2]~input_o\ & ((\mu|always0~2_combout\ & (\mu|bootrom~178_combout\)) # (!\mu|always0~2_combout\ & ((\mu|z80_din[6]~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~178_combout\,
	datab => \KEY[2]~input_o\,
	datac => \mu|always0~2_combout\,
	datad => \mu|z80_din[6]~54_combout\,
	combout => \z80|di_reg~0_combout\);

-- Location: FF_X65_Y33_N9
\z80|di_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|di_reg~0_combout\,
	ena => \z80|di_reg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|di_reg\(6));

-- Location: LCCOMB_X59_Y34_N2
\z80|i_tv80_core|SP16_B[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|SP16_B[6]~1_combout\ = (\z80|i_tv80_core|tstate\(3) & ((\z80|di_reg\(6)))) # (!\z80|i_tv80_core|tstate\(3) & (\z80|i_tv80_core|i_mcode|Selector118~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector118~3_combout\,
	datab => \z80|i_tv80_core|tstate\(3),
	datac => \z80|di_reg\(6),
	combout => \z80|i_tv80_core|SP16_B[6]~1_combout\);

-- Location: LCCOMB_X62_Y33_N16
\z80|i_tv80_core|TmpAddr~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr~24_combout\ = (!\z80|i_tv80_core|TmpAddr[2]~21_combout\ & ((\z80|i_tv80_core|TmpAddr~20_combout\ & ((\z80|di_reg\(6)))) # (!\z80|i_tv80_core|TmpAddr~20_combout\ & (\z80|i_tv80_core|SP16[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr~20_combout\,
	datab => \z80|i_tv80_core|SP16[6]~12_combout\,
	datac => \z80|di_reg\(6),
	datad => \z80|i_tv80_core|TmpAddr[2]~21_combout\,
	combout => \z80|i_tv80_core|TmpAddr~24_combout\);

-- Location: FF_X62_Y33_N17
\z80|i_tv80_core|TmpAddr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|TmpAddr~24_combout\,
	ena => \z80|i_tv80_core|TmpAddr[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|TmpAddr\(6));

-- Location: LCCOMB_X61_Y32_N24
\z80|i_tv80_core|A~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~68_combout\ = (\z80|i_tv80_core|A~37_combout\ & (((\z80|i_tv80_core|PC\(6)) # (\z80|i_tv80_core|A~36_combout\)))) # (!\z80|i_tv80_core|A~37_combout\ & (\z80|i_tv80_core|Add0~12_combout\ & ((!\z80|i_tv80_core|A~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Add0~12_combout\,
	datab => \z80|i_tv80_core|PC\(6),
	datac => \z80|i_tv80_core|A~37_combout\,
	datad => \z80|i_tv80_core|A~36_combout\,
	combout => \z80|i_tv80_core|A~68_combout\);

-- Location: LCCOMB_X61_Y32_N2
\z80|i_tv80_core|A~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~69_combout\ = (\z80|i_tv80_core|A~36_combout\ & ((\z80|i_tv80_core|A~68_combout\ & ((\z80|i_tv80_core|SP\(6)))) # (!\z80|i_tv80_core|A~68_combout\ & (\z80|di_reg\(6))))) # (!\z80|i_tv80_core|A~36_combout\ & 
-- (((\z80|i_tv80_core|A~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|di_reg\(6),
	datab => \z80|i_tv80_core|A~36_combout\,
	datac => \z80|i_tv80_core|SP\(6),
	datad => \z80|i_tv80_core|A~68_combout\,
	combout => \z80|i_tv80_core|A~69_combout\);

-- Location: LCCOMB_X62_Y34_N6
\z80|i_tv80_core|A~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~70_combout\ = (\z80|i_tv80_core|A~33_combout\ & (((\z80|i_tv80_core|A~35_combout\)))) # (!\z80|i_tv80_core|A~33_combout\ & ((\z80|i_tv80_core|A~35_combout\ & ((\z80|i_tv80_core|i_reg|Mux41~1_combout\))) # 
-- (!\z80|i_tv80_core|A~35_combout\ & (\z80|i_tv80_core|A~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~33_combout\,
	datab => \z80|i_tv80_core|A~69_combout\,
	datac => \z80|i_tv80_core|i_reg|Mux41~1_combout\,
	datad => \z80|i_tv80_core|A~35_combout\,
	combout => \z80|i_tv80_core|A~70_combout\);

-- Location: LCCOMB_X62_Y34_N16
\z80|i_tv80_core|A~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~71_combout\ = (\z80|i_tv80_core|A~33_combout\ & ((\z80|i_tv80_core|A~70_combout\ & ((\z80|i_tv80_core|A\(6)))) # (!\z80|i_tv80_core|A~70_combout\ & (\z80|i_tv80_core|TmpAddr\(6))))) # (!\z80|i_tv80_core|A~33_combout\ & 
-- (((\z80|i_tv80_core|A~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~33_combout\,
	datab => \z80|i_tv80_core|TmpAddr\(6),
	datac => \z80|i_tv80_core|A\(6),
	datad => \z80|i_tv80_core|A~70_combout\,
	combout => \z80|i_tv80_core|A~71_combout\);

-- Location: LCCOMB_X62_Y32_N20
\z80|i_tv80_core|A~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~72_combout\ = (\KEY[2]~input_o\ & \z80|i_tv80_core|A~71_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \z80|i_tv80_core|A~71_combout\,
	combout => \z80|i_tv80_core|A~72_combout\);

-- Location: FF_X62_Y32_N21
\z80|i_tv80_core|A[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|A~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|A\(6));

-- Location: LCCOMB_X62_Y30_N6
\mu|bootrom~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~165_combout\ = (\z80|i_tv80_core|A\(0) & (((\z80|i_tv80_core|A\(6) & \z80|i_tv80_core|A\(3))))) # (!\z80|i_tv80_core|A\(0) & ((\z80|i_tv80_core|A\(2) & (!\z80|i_tv80_core|A\(6))) # (!\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(6),
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~165_combout\);

-- Location: LCCOMB_X63_Y30_N4
\mu|bootrom~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~167_combout\ = (!\z80|i_tv80_core|A\(6) & ((\z80|i_tv80_core|A\(3) & (!\z80|i_tv80_core|A\(2))) # (!\z80|i_tv80_core|A\(3) & ((\z80|i_tv80_core|A\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(6),
	datab => \z80|i_tv80_core|A\(2),
	datac => \z80|i_tv80_core|A\(3),
	datad => \z80|i_tv80_core|A\(0),
	combout => \mu|bootrom~167_combout\);

-- Location: LCCOMB_X62_Y30_N0
\mu|bootrom~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~166_combout\ = (\z80|i_tv80_core|A\(0) & (\z80|i_tv80_core|A\(6) & ((\z80|i_tv80_core|A\(2)) # (\z80|i_tv80_core|A\(3))))) # (!\z80|i_tv80_core|A\(0) & ((\z80|i_tv80_core|A\(2) & ((!\z80|i_tv80_core|A\(3)) # (!\z80|i_tv80_core|A\(6)))) # 
-- (!\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(6)) # (\z80|i_tv80_core|A\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(6),
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~166_combout\);

-- Location: LCCOMB_X62_Y30_N18
\mu|bootrom~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~168_combout\ = (\z80|i_tv80_core|A\(4) & (((\z80|i_tv80_core|A\(7)) # (\mu|bootrom~166_combout\)))) # (!\z80|i_tv80_core|A\(4) & (\mu|bootrom~167_combout\ & (!\z80|i_tv80_core|A\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~167_combout\,
	datab => \z80|i_tv80_core|A\(4),
	datac => \z80|i_tv80_core|A\(7),
	datad => \mu|bootrom~166_combout\,
	combout => \mu|bootrom~168_combout\);

-- Location: LCCOMB_X62_Y30_N28
\mu|bootrom~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~169_combout\ = (\z80|i_tv80_core|A\(2) & (((\z80|i_tv80_core|A\(6))))) # (!\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(0) & (!\z80|i_tv80_core|A\(6) & !\z80|i_tv80_core|A\(3))) # (!\z80|i_tv80_core|A\(0) & (\z80|i_tv80_core|A\(6) & 
-- \z80|i_tv80_core|A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(6),
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~169_combout\);

-- Location: LCCOMB_X62_Y30_N30
\mu|bootrom~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~170_combout\ = (\mu|bootrom~168_combout\ & (((!\mu|bootrom~169_combout\) # (!\z80|i_tv80_core|A\(7))))) # (!\mu|bootrom~168_combout\ & (!\mu|bootrom~165_combout\ & (\z80|i_tv80_core|A\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~165_combout\,
	datab => \mu|bootrom~168_combout\,
	datac => \z80|i_tv80_core|A\(7),
	datad => \mu|bootrom~169_combout\,
	combout => \mu|bootrom~170_combout\);

-- Location: LCCOMB_X60_Y30_N12
\mu|bootrom~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~160_combout\ = (\z80|i_tv80_core|A\(7) & ((\z80|i_tv80_core|A\(6)) # ((!\z80|i_tv80_core|A\(2) & !\z80|i_tv80_core|A\(0))))) # (!\z80|i_tv80_core|A\(7) & (!\z80|i_tv80_core|A\(6) & (\z80|i_tv80_core|A\(2) $ (\z80|i_tv80_core|A\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(2),
	datac => \z80|i_tv80_core|A\(0),
	datad => \z80|i_tv80_core|A\(6),
	combout => \mu|bootrom~160_combout\);

-- Location: LCCOMB_X60_Y30_N6
\mu|bootrom~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~161_combout\ = (\z80|i_tv80_core|A\(7) & ((\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(0) & \z80|i_tv80_core|A\(6))) # (!\z80|i_tv80_core|A\(2) & ((!\z80|i_tv80_core|A\(6)))))) # (!\z80|i_tv80_core|A\(7) & ((\z80|i_tv80_core|A\(2)) # 
-- ((\z80|i_tv80_core|A\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010001110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(2),
	datac => \z80|i_tv80_core|A\(0),
	datad => \z80|i_tv80_core|A\(6),
	combout => \mu|bootrom~161_combout\);

-- Location: LCCOMB_X60_Y30_N16
\mu|bootrom~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~162_combout\ = (\z80|i_tv80_core|A\(4) & (((\z80|i_tv80_core|A\(3))))) # (!\z80|i_tv80_core|A\(4) & ((\z80|i_tv80_core|A\(3) & (\mu|bootrom~160_combout\)) # (!\z80|i_tv80_core|A\(3) & ((!\mu|bootrom~161_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~160_combout\,
	datab => \z80|i_tv80_core|A\(4),
	datac => \z80|i_tv80_core|A\(3),
	datad => \mu|bootrom~161_combout\,
	combout => \mu|bootrom~162_combout\);

-- Location: LCCOMB_X62_Y30_N2
\mu|bootrom~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~163_combout\ = (\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(6) & (!\z80|i_tv80_core|A\(0))) # (!\z80|i_tv80_core|A\(6) & ((!\z80|i_tv80_core|A\(7)))))) # (!\z80|i_tv80_core|A\(2) & (!\z80|i_tv80_core|A\(7) & (\z80|i_tv80_core|A\(0) $ 
-- (\z80|i_tv80_core|A\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(6),
	datad => \z80|i_tv80_core|A\(7),
	combout => \mu|bootrom~163_combout\);

-- Location: LCCOMB_X62_Y30_N24
\mu|bootrom~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~159_combout\ = (\z80|i_tv80_core|A\(2) & (!\z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datac => \z80|i_tv80_core|A\(7),
	datad => \z80|i_tv80_core|A\(0),
	combout => \mu|bootrom~159_combout\);

-- Location: LCCOMB_X62_Y30_N12
\mu|bootrom~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~164_combout\ = (\mu|bootrom~162_combout\ & (((\mu|bootrom~163_combout\)) # (!\z80|i_tv80_core|A\(4)))) # (!\mu|bootrom~162_combout\ & (\z80|i_tv80_core|A\(4) & ((\mu|bootrom~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~162_combout\,
	datab => \z80|i_tv80_core|A\(4),
	datac => \mu|bootrom~163_combout\,
	datad => \mu|bootrom~159_combout\,
	combout => \mu|bootrom~164_combout\);

-- Location: LCCOMB_X62_Y30_N16
\mu|bootrom~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~171_combout\ = (\z80|i_tv80_core|A\(5) & (((\z80|i_tv80_core|A\(1))))) # (!\z80|i_tv80_core|A\(5) & ((\z80|i_tv80_core|A\(1) & ((\mu|bootrom~164_combout\))) # (!\z80|i_tv80_core|A\(1) & (\mu|bootrom~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~170_combout\,
	datab => \z80|i_tv80_core|A\(5),
	datac => \z80|i_tv80_core|A\(1),
	datad => \mu|bootrom~164_combout\,
	combout => \mu|bootrom~171_combout\);

-- Location: LCCOMB_X60_Y30_N28
\mu|bootrom~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~155_combout\ = (\z80|i_tv80_core|A\(7)) # ((\z80|i_tv80_core|A\(2) & ((!\z80|i_tv80_core|A\(6)))) # (!\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(0)) # (\z80|i_tv80_core|A\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(2),
	datac => \z80|i_tv80_core|A\(0),
	datad => \z80|i_tv80_core|A\(6),
	combout => \mu|bootrom~155_combout\);

-- Location: LCCOMB_X60_Y30_N2
\mu|bootrom~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~154_combout\ = (\z80|i_tv80_core|A\(7) & ((\z80|i_tv80_core|A\(2)) # (\z80|i_tv80_core|A\(0) $ (!\z80|i_tv80_core|A\(6))))) # (!\z80|i_tv80_core|A\(7) & ((\z80|i_tv80_core|A\(6)) # (\z80|i_tv80_core|A\(2) $ (\z80|i_tv80_core|A\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(2),
	datac => \z80|i_tv80_core|A\(0),
	datad => \z80|i_tv80_core|A\(6),
	combout => \mu|bootrom~154_combout\);

-- Location: LCCOMB_X60_Y30_N30
\mu|bootrom~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~156_combout\ = (\z80|i_tv80_core|A\(4) & (((\z80|i_tv80_core|A\(3)) # (!\mu|bootrom~154_combout\)))) # (!\z80|i_tv80_core|A\(4) & (!\mu|bootrom~155_combout\ & ((!\z80|i_tv80_core|A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~155_combout\,
	datab => \z80|i_tv80_core|A\(4),
	datac => \mu|bootrom~154_combout\,
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~156_combout\);

-- Location: LCCOMB_X60_Y30_N24
\mu|bootrom~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~153_combout\ = (\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(7) & (\z80|i_tv80_core|A\(0) & !\z80|i_tv80_core|A\(6))) # (!\z80|i_tv80_core|A\(7) & ((\z80|i_tv80_core|A\(0)) # (!\z80|i_tv80_core|A\(6)))))) # (!\z80|i_tv80_core|A\(2) & 
-- (\z80|i_tv80_core|A\(6) $ (((!\z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(2),
	datac => \z80|i_tv80_core|A\(0),
	datad => \z80|i_tv80_core|A\(6),
	combout => \mu|bootrom~153_combout\);

-- Location: LCCOMB_X60_Y30_N8
\mu|bootrom~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~157_combout\ = (\z80|i_tv80_core|A\(6) & ((\z80|i_tv80_core|A\(7) & (!\z80|i_tv80_core|A\(2) & !\z80|i_tv80_core|A\(0))) # (!\z80|i_tv80_core|A\(7) & (\z80|i_tv80_core|A\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(2),
	datac => \z80|i_tv80_core|A\(0),
	datad => \z80|i_tv80_core|A\(6),
	combout => \mu|bootrom~157_combout\);

-- Location: LCCOMB_X60_Y30_N18
\mu|bootrom~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~158_combout\ = (\mu|bootrom~156_combout\ & (((\mu|bootrom~157_combout\) # (!\z80|i_tv80_core|A\(3))))) # (!\mu|bootrom~156_combout\ & (!\mu|bootrom~153_combout\ & ((\z80|i_tv80_core|A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~156_combout\,
	datab => \mu|bootrom~153_combout\,
	datac => \mu|bootrom~157_combout\,
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~158_combout\);

-- Location: LCCOMB_X62_Y30_N26
\mu|bootrom~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~176_combout\ = (\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(7) $ (((\z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(6)))))) # (!\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(4) $ ((\z80|i_tv80_core|A\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(4),
	datac => \z80|i_tv80_core|A\(6),
	datad => \z80|i_tv80_core|A\(7),
	combout => \mu|bootrom~176_combout\);

-- Location: LCCOMB_X62_Y30_N4
\mu|bootrom~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~173_combout\ = (\z80|i_tv80_core|A\(7) & ((\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(6))) # (!\z80|i_tv80_core|A\(2) & (!\z80|i_tv80_core|A\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(4),
	datac => \z80|i_tv80_core|A\(6),
	datad => \z80|i_tv80_core|A\(7),
	combout => \mu|bootrom~173_combout\);

-- Location: LCCOMB_X62_Y30_N14
\mu|bootrom~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~174_combout\ = (\z80|i_tv80_core|A\(2) & (((\z80|i_tv80_core|A\(6) & !\z80|i_tv80_core|A\(7))))) # (!\z80|i_tv80_core|A\(2) & (!\z80|i_tv80_core|A\(4) & (!\z80|i_tv80_core|A\(6) & \z80|i_tv80_core|A\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(4),
	datac => \z80|i_tv80_core|A\(6),
	datad => \z80|i_tv80_core|A\(7),
	combout => \mu|bootrom~174_combout\);

-- Location: LCCOMB_X62_Y30_N8
\mu|bootrom~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~175_combout\ = (\z80|i_tv80_core|A\(0) & (((\z80|i_tv80_core|A\(3))))) # (!\z80|i_tv80_core|A\(0) & ((\z80|i_tv80_core|A\(3) & (\mu|bootrom~173_combout\)) # (!\z80|i_tv80_core|A\(3) & ((\mu|bootrom~174_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~173_combout\,
	datab => \z80|i_tv80_core|A\(0),
	datac => \mu|bootrom~174_combout\,
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~175_combout\);

-- Location: LCCOMB_X62_Y30_N10
\mu|bootrom~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~172_combout\ = (\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(4) & (\z80|i_tv80_core|A\(6) & !\z80|i_tv80_core|A\(7))) # (!\z80|i_tv80_core|A\(4) & (!\z80|i_tv80_core|A\(6) & \z80|i_tv80_core|A\(7))))) # (!\z80|i_tv80_core|A\(2) & 
-- (\z80|i_tv80_core|A\(4) & ((\z80|i_tv80_core|A\(6)) # (!\z80|i_tv80_core|A\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(4),
	datac => \z80|i_tv80_core|A\(6),
	datad => \z80|i_tv80_core|A\(7),
	combout => \mu|bootrom~172_combout\);

-- Location: LCCOMB_X62_Y30_N20
\mu|bootrom~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~177_combout\ = (\z80|i_tv80_core|A\(0) & ((\mu|bootrom~175_combout\ & (!\mu|bootrom~176_combout\)) # (!\mu|bootrom~175_combout\ & ((\mu|bootrom~172_combout\))))) # (!\z80|i_tv80_core|A\(0) & (((\mu|bootrom~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~176_combout\,
	datab => \z80|i_tv80_core|A\(0),
	datac => \mu|bootrom~175_combout\,
	datad => \mu|bootrom~172_combout\,
	combout => \mu|bootrom~177_combout\);

-- Location: LCCOMB_X62_Y30_N22
\mu|bootrom~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~178_combout\ = (\mu|bootrom~171_combout\ & (((\mu|bootrom~177_combout\)) # (!\z80|i_tv80_core|A\(5)))) # (!\mu|bootrom~171_combout\ & (\z80|i_tv80_core|A\(5) & (\mu|bootrom~158_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~171_combout\,
	datab => \z80|i_tv80_core|A\(5),
	datac => \mu|bootrom~158_combout\,
	datad => \mu|bootrom~177_combout\,
	combout => \mu|bootrom~178_combout\);

-- Location: LCCOMB_X65_Y33_N22
\mu|z80_din[6]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[6]~55_combout\ = (\mu|always0~2_combout\ & (\mu|bootrom~178_combout\)) # (!\mu|always0~2_combout\ & ((\mu|z80_din[6]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~178_combout\,
	datac => \mu|always0~2_combout\,
	datad => \mu|z80_din[6]~54_combout\,
	combout => \mu|z80_din[6]~55_combout\);

-- Location: LCCOMB_X70_Y37_N0
\z80|i_tv80_core|IR~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|IR~3_combout\ = (\mu|z80_din[6]~55_combout\ & (\KEY[2]~input_o\ & ((!\z80|i_tv80_core|Halt_FF~q\) # (!\z80|i_tv80_core|always2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|always2~0_combout\,
	datab => \mu|z80_din[6]~55_combout\,
	datac => \z80|i_tv80_core|Halt_FF~q\,
	datad => \KEY[2]~input_o\,
	combout => \z80|i_tv80_core|IR~3_combout\);

-- Location: FF_X70_Y37_N1
\z80|i_tv80_core|IR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|IR~3_combout\,
	ena => \z80|i_tv80_core|IR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|IR\(6));

-- Location: LCCOMB_X68_Y37_N30
\z80|i_tv80_core|i_mcode|Decoder2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Decoder2~9_combout\ = (!\z80|i_tv80_core|IR\(7) & !\z80|i_tv80_core|IR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|IR\(7),
	datac => \z80|i_tv80_core|IR\(6),
	combout => \z80|i_tv80_core|i_mcode|Decoder2~9_combout\);

-- Location: LCCOMB_X67_Y38_N22
\z80|i_tv80_core|i_mcode|I_DJNZ~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|I_DJNZ~5_combout\ = (!\z80|i_tv80_core|IR\(0) & (\z80|i_tv80_core|i_mcode|Decoder2~9_combout\ & (!\z80|i_tv80_core|IR\(1) & !\z80|i_tv80_core|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(0),
	datab => \z80|i_tv80_core|i_mcode|Decoder2~9_combout\,
	datac => \z80|i_tv80_core|IR\(1),
	datad => \z80|i_tv80_core|IR\(2),
	combout => \z80|i_tv80_core|i_mcode|I_DJNZ~5_combout\);

-- Location: LCCOMB_X68_Y41_N28
\z80|i_tv80_core|TmpAddr~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr~16_combout\ = (\z80|i_tv80_core|IR\(1) & (!\z80|i_tv80_core|IR\(4) & ((!\z80|i_tv80_core|IR\(3))))) # (!\z80|i_tv80_core|IR\(1) & (((!\z80|i_tv80_core|mcycle\(0) & \z80|i_tv80_core|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|IR\(4),
	datac => \z80|i_tv80_core|mcycle\(0),
	datad => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|TmpAddr~16_combout\);

-- Location: LCCOMB_X68_Y41_N14
\z80|i_tv80_core|TmpAddr~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr~35_combout\ = (!\z80|i_tv80_core|IR\(1) & (\z80|i_tv80_core|IR\(2) & ((\z80|i_tv80_core|i_mcode|Decoder2~8_combout\) # (!\z80|i_tv80_core|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|i_mcode|Decoder2~8_combout\,
	datac => \z80|i_tv80_core|IR\(2),
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|TmpAddr~35_combout\);

-- Location: LCCOMB_X68_Y41_N30
\z80|i_tv80_core|TmpAddr~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr~17_combout\ = (\z80|i_tv80_core|TmpAddr~35_combout\) # ((\z80|i_tv80_core|TmpAddr~16_combout\ & (!\z80|i_tv80_core|IR\(2) & \z80|i_tv80_core|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr~16_combout\,
	datab => \z80|i_tv80_core|IR\(2),
	datac => \z80|i_tv80_core|TmpAddr~35_combout\,
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|TmpAddr~17_combout\);

-- Location: LCCOMB_X68_Y41_N8
\z80|i_tv80_core|TmpAddr~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr~18_combout\ = (\z80|i_tv80_core|i_mcode|I_DJNZ~5_combout\ & ((\z80|i_tv80_core|i_mcode|Decoder2~8_combout\) # ((\z80|i_tv80_core|i_mcode|MCycles~46_combout\ & \z80|i_tv80_core|TmpAddr~17_combout\)))) # 
-- (!\z80|i_tv80_core|i_mcode|I_DJNZ~5_combout\ & (\z80|i_tv80_core|i_mcode|MCycles~46_combout\ & (\z80|i_tv80_core|TmpAddr~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|I_DJNZ~5_combout\,
	datab => \z80|i_tv80_core|i_mcode|MCycles~46_combout\,
	datac => \z80|i_tv80_core|TmpAddr~17_combout\,
	datad => \z80|i_tv80_core|i_mcode|Decoder2~8_combout\,
	combout => \z80|i_tv80_core|TmpAddr~18_combout\);

-- Location: LCCOMB_X63_Y38_N2
\z80|i_tv80_core|TmpAddr~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr~19_combout\ = (!\z80|i_tv80_core|IR\(5) & (\z80|i_tv80_core|TmpAddr~18_combout\ & \z80|i_tv80_core|mcycle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(5),
	datac => \z80|i_tv80_core|TmpAddr~18_combout\,
	datad => \z80|i_tv80_core|mcycle\(1),
	combout => \z80|i_tv80_core|TmpAddr~19_combout\);

-- Location: LCCOMB_X67_Y38_N12
\z80|i_tv80_core|i_mcode|Mux5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Mux5~6_combout\ = (\z80|i_tv80_core|IR\(5) & (((\z80|i_tv80_core|IR\(1))))) # (!\z80|i_tv80_core|IR\(5) & (\z80|i_tv80_core|mcycle\(1) & ((\z80|i_tv80_core|IR\(1)) # (!\z80|i_tv80_core|mcycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(1),
	datab => \z80|i_tv80_core|IR\(5),
	datac => \z80|i_tv80_core|IR\(1),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|Mux5~6_combout\);

-- Location: LCCOMB_X67_Y38_N10
\z80|i_tv80_core|i_mcode|TStates~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|TStates~11_combout\ = (\z80|i_tv80_core|mcycle\(1) & \z80|i_tv80_core|IR\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(1),
	datac => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|i_mcode|TStates~11_combout\);

-- Location: LCCOMB_X67_Y38_N18
\z80|i_tv80_core|i_mcode|LDZ~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|LDZ~0_combout\ = (\z80|i_tv80_core|IR\(4) & (\z80|i_tv80_core|IR\(3) & \z80|i_tv80_core|mcycle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(4),
	datab => \z80|i_tv80_core|IR\(3),
	datac => \z80|i_tv80_core|mcycle\(1),
	combout => \z80|i_tv80_core|i_mcode|LDZ~0_combout\);

-- Location: LCCOMB_X67_Y38_N14
\z80|i_tv80_core|i_mcode|Mux5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Mux5~7_combout\ = (\z80|i_tv80_core|i_mcode|Mux5~6_combout\ & (((\z80|i_tv80_core|i_mcode|TStates~11_combout\)) # (!\z80|i_tv80_core|IR\(5)))) # (!\z80|i_tv80_core|i_mcode|Mux5~6_combout\ & (\z80|i_tv80_core|IR\(5) & 
-- ((\z80|i_tv80_core|i_mcode|LDZ~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Mux5~6_combout\,
	datab => \z80|i_tv80_core|IR\(5),
	datac => \z80|i_tv80_core|i_mcode|TStates~11_combout\,
	datad => \z80|i_tv80_core|i_mcode|LDZ~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|Mux5~7_combout\);

-- Location: LCCOMB_X63_Y38_N24
\z80|i_tv80_core|TmpAddr~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr~15_combout\ = (\z80|i_tv80_core|i_mcode|Selector38~6_combout\ & (\z80|i_tv80_core|i_mcode|Mux5~7_combout\ & !\z80|i_tv80_core|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|i_mcode|Selector38~6_combout\,
	datac => \z80|i_tv80_core|i_mcode|Mux5~7_combout\,
	datad => \z80|i_tv80_core|IR\(2),
	combout => \z80|i_tv80_core|TmpAddr~15_combout\);

-- Location: LCCOMB_X63_Y38_N20
\z80|i_tv80_core|TmpAddr~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr~20_combout\ = (!\z80|i_tv80_core|ISet\(0) & (\z80|i_tv80_core|tstate\(3) & ((\z80|i_tv80_core|TmpAddr~19_combout\) # (\z80|i_tv80_core|TmpAddr~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ISet\(0),
	datab => \z80|i_tv80_core|TmpAddr~19_combout\,
	datac => \z80|i_tv80_core|tstate\(3),
	datad => \z80|i_tv80_core|TmpAddr~15_combout\,
	combout => \z80|i_tv80_core|TmpAddr~20_combout\);

-- Location: LCCOMB_X62_Y33_N18
\z80|i_tv80_core|TmpAddr~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|TmpAddr~31_combout\ = (!\z80|i_tv80_core|TmpAddr[2]~21_combout\ & ((\z80|i_tv80_core|TmpAddr~20_combout\ & (\z80|di_reg\(2))) # (!\z80|i_tv80_core|TmpAddr~20_combout\ & ((\z80|i_tv80_core|SP16[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr~20_combout\,
	datab => \z80|di_reg\(2),
	datac => \z80|i_tv80_core|SP16[2]~4_combout\,
	datad => \z80|i_tv80_core|TmpAddr[2]~21_combout\,
	combout => \z80|i_tv80_core|TmpAddr~31_combout\);

-- Location: FF_X62_Y33_N19
\z80|i_tv80_core|TmpAddr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|TmpAddr~31_combout\,
	ena => \z80|i_tv80_core|TmpAddr[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|TmpAddr\(2));

-- Location: LCCOMB_X61_Y32_N30
\z80|i_tv80_core|A~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~48_combout\ = (\z80|i_tv80_core|A~37_combout\ & ((\z80|i_tv80_core|PC\(2)) # ((\z80|i_tv80_core|A~36_combout\)))) # (!\z80|i_tv80_core|A~37_combout\ & (((\z80|i_tv80_core|Add0~4_combout\ & !\z80|i_tv80_core|A~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~37_combout\,
	datab => \z80|i_tv80_core|PC\(2),
	datac => \z80|i_tv80_core|Add0~4_combout\,
	datad => \z80|i_tv80_core|A~36_combout\,
	combout => \z80|i_tv80_core|A~48_combout\);

-- Location: LCCOMB_X61_Y32_N16
\z80|i_tv80_core|A~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~49_combout\ = (\z80|i_tv80_core|A~48_combout\ & ((\z80|i_tv80_core|SP\(2)) # ((!\z80|i_tv80_core|A~36_combout\)))) # (!\z80|i_tv80_core|A~48_combout\ & (((\z80|di_reg\(2) & \z80|i_tv80_core|A~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~48_combout\,
	datab => \z80|i_tv80_core|SP\(2),
	datac => \z80|di_reg\(2),
	datad => \z80|i_tv80_core|A~36_combout\,
	combout => \z80|i_tv80_core|A~49_combout\);

-- Location: LCCOMB_X62_Y32_N18
\z80|i_tv80_core|A~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~50_combout\ = (\z80|i_tv80_core|A~33_combout\ & (((\z80|i_tv80_core|A~35_combout\)))) # (!\z80|i_tv80_core|A~33_combout\ & ((\z80|i_tv80_core|A~35_combout\ & (\z80|i_tv80_core|i_reg|Mux45~1_combout\)) # (!\z80|i_tv80_core|A~35_combout\ 
-- & ((\z80|i_tv80_core|A~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~33_combout\,
	datab => \z80|i_tv80_core|i_reg|Mux45~1_combout\,
	datac => \z80|i_tv80_core|A~49_combout\,
	datad => \z80|i_tv80_core|A~35_combout\,
	combout => \z80|i_tv80_core|A~50_combout\);

-- Location: LCCOMB_X62_Y32_N28
\z80|i_tv80_core|A~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~51_combout\ = (\z80|i_tv80_core|A~33_combout\ & ((\z80|i_tv80_core|A~50_combout\ & (\z80|i_tv80_core|A\(2))) # (!\z80|i_tv80_core|A~50_combout\ & ((\z80|i_tv80_core|TmpAddr\(2)))))) # (!\z80|i_tv80_core|A~33_combout\ & 
-- (((\z80|i_tv80_core|A~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~33_combout\,
	datab => \z80|i_tv80_core|A\(2),
	datac => \z80|i_tv80_core|TmpAddr\(2),
	datad => \z80|i_tv80_core|A~50_combout\,
	combout => \z80|i_tv80_core|A~51_combout\);

-- Location: LCCOMB_X62_Y32_N14
\z80|i_tv80_core|A~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~52_combout\ = (\KEY[2]~input_o\ & \z80|i_tv80_core|A~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \z80|i_tv80_core|A~51_combout\,
	combout => \z80|i_tv80_core|A~52_combout\);

-- Location: FF_X62_Y32_N15
\z80|i_tv80_core|A[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|A~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|A\(2));

-- Location: LCCOMB_X60_Y31_N12
\mu|bootrom~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~181_combout\ = (\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(6) & ((\z80|i_tv80_core|A\(7)) # (!\z80|i_tv80_core|A\(4))))) # (!\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(4) & (\z80|i_tv80_core|A\(7) $ (!\z80|i_tv80_core|A\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(7),
	datac => \z80|i_tv80_core|A\(4),
	datad => \z80|i_tv80_core|A\(6),
	combout => \mu|bootrom~181_combout\);

-- Location: LCCOMB_X60_Y31_N2
\mu|bootrom~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~180_combout\ = (\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(4) & !\z80|i_tv80_core|A\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datac => \z80|i_tv80_core|A\(4),
	datad => \z80|i_tv80_core|A\(7),
	combout => \mu|bootrom~180_combout\);

-- Location: LCCOMB_X60_Y31_N30
\mu|bootrom~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~182_combout\ = (\z80|i_tv80_core|A\(0) & (((\mu|bootrom~180_combout\) # (\z80|i_tv80_core|A\(3))))) # (!\z80|i_tv80_core|A\(0) & (\mu|bootrom~181_combout\ & ((!\z80|i_tv80_core|A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~181_combout\,
	datab => \z80|i_tv80_core|A\(0),
	datac => \mu|bootrom~180_combout\,
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~182_combout\);

-- Location: LCCOMB_X60_Y31_N24
\mu|bootrom~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~179_combout\ = (\z80|i_tv80_core|A\(6) & (\z80|i_tv80_core|A\(2) $ ((!\z80|i_tv80_core|A\(7))))) # (!\z80|i_tv80_core|A\(6) & (\z80|i_tv80_core|A\(4) & ((!\z80|i_tv80_core|A\(7)) # (!\z80|i_tv80_core|A\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(7),
	datac => \z80|i_tv80_core|A\(4),
	datad => \z80|i_tv80_core|A\(6),
	combout => \mu|bootrom~179_combout\);

-- Location: LCCOMB_X60_Y31_N8
\mu|bootrom~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~183_combout\ = (\z80|i_tv80_core|A\(7) & (\z80|i_tv80_core|A\(2) $ (\z80|i_tv80_core|A\(4) $ (\z80|i_tv80_core|A\(6))))) # (!\z80|i_tv80_core|A\(7) & ((\z80|i_tv80_core|A\(2)) # ((\z80|i_tv80_core|A\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(7),
	datac => \z80|i_tv80_core|A\(4),
	datad => \z80|i_tv80_core|A\(6),
	combout => \mu|bootrom~183_combout\);

-- Location: LCCOMB_X60_Y31_N10
\mu|bootrom~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~184_combout\ = (\mu|bootrom~182_combout\ & (((!\z80|i_tv80_core|A\(3)) # (!\mu|bootrom~183_combout\)))) # (!\mu|bootrom~182_combout\ & (!\mu|bootrom~179_combout\ & ((\z80|i_tv80_core|A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~182_combout\,
	datab => \mu|bootrom~179_combout\,
	datac => \mu|bootrom~183_combout\,
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~184_combout\);

-- Location: LCCOMB_X56_Y29_N30
\mu|bootrom~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~192_combout\ = (\z80|i_tv80_core|A\(3) & (\z80|i_tv80_core|A\(6) $ (((!\z80|i_tv80_core|A\(2) & !\z80|i_tv80_core|A\(0)))))) # (!\z80|i_tv80_core|A\(3) & (!\z80|i_tv80_core|A\(0) & ((\z80|i_tv80_core|A\(2)) # (\z80|i_tv80_core|A\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(6),
	datac => \z80|i_tv80_core|A\(0),
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~192_combout\);

-- Location: LCCOMB_X56_Y29_N16
\mu|bootrom~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~193_combout\ = (\z80|i_tv80_core|A\(2) & (!\z80|i_tv80_core|A\(3) & (\z80|i_tv80_core|A\(6) $ (\z80|i_tv80_core|A\(0))))) # (!\z80|i_tv80_core|A\(2) & (!\z80|i_tv80_core|A\(6) & (\z80|i_tv80_core|A\(0) $ (\z80|i_tv80_core|A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(6),
	datac => \z80|i_tv80_core|A\(0),
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~193_combout\);

-- Location: LCCOMB_X56_Y29_N10
\mu|bootrom~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~194_combout\ = (\z80|i_tv80_core|A\(4) & ((\mu|bootrom~192_combout\) # ((\z80|i_tv80_core|A\(7))))) # (!\z80|i_tv80_core|A\(4) & (((!\z80|i_tv80_core|A\(7) & \mu|bootrom~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~192_combout\,
	datab => \z80|i_tv80_core|A\(4),
	datac => \z80|i_tv80_core|A\(7),
	datad => \mu|bootrom~193_combout\,
	combout => \mu|bootrom~194_combout\);

-- Location: LCCOMB_X56_Y29_N28
\mu|bootrom~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~195_combout\ = (\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(6)) # ((\z80|i_tv80_core|A\(3)) # (!\z80|i_tv80_core|A\(0))))) # (!\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(6) $ (((\z80|i_tv80_core|A\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(6),
	datac => \z80|i_tv80_core|A\(0),
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~195_combout\);

-- Location: LCCOMB_X56_Y29_N20
\mu|bootrom~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~191_combout\ = (\z80|i_tv80_core|A\(6) & (((!\z80|i_tv80_core|A\(3))) # (!\z80|i_tv80_core|A\(2)))) # (!\z80|i_tv80_core|A\(6) & ((\z80|i_tv80_core|A\(0)) # (\z80|i_tv80_core|A\(2) $ (\z80|i_tv80_core|A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(6),
	datac => \z80|i_tv80_core|A\(0),
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~191_combout\);

-- Location: LCCOMB_X56_Y29_N22
\mu|bootrom~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~196_combout\ = (\mu|bootrom~194_combout\ & ((\mu|bootrom~195_combout\) # ((!\z80|i_tv80_core|A\(7))))) # (!\mu|bootrom~194_combout\ & (((\z80|i_tv80_core|A\(7) & \mu|bootrom~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~194_combout\,
	datab => \mu|bootrom~195_combout\,
	datac => \z80|i_tv80_core|A\(7),
	datad => \mu|bootrom~191_combout\,
	combout => \mu|bootrom~196_combout\);

-- Location: LCCOMB_X60_Y30_N26
\mu|bootrom~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~189_combout\ = (\z80|i_tv80_core|A\(7) & (!\z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(6))) # (!\z80|i_tv80_core|A\(7) & (\z80|i_tv80_core|A\(2) & !\z80|i_tv80_core|A\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(2),
	datad => \z80|i_tv80_core|A\(6),
	combout => \mu|bootrom~189_combout\);

-- Location: LCCOMB_X60_Y30_N14
\mu|bootrom~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~187_combout\ = (\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(0) & ((!\z80|i_tv80_core|A\(6)))) # (!\z80|i_tv80_core|A\(0) & (!\z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(6))))) # (!\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(7) $ 
-- (((\z80|i_tv80_core|A\(0) & \z80|i_tv80_core|A\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(2),
	datac => \z80|i_tv80_core|A\(0),
	datad => \z80|i_tv80_core|A\(6),
	combout => \mu|bootrom~187_combout\);

-- Location: LCCOMB_X60_Y30_N4
\mu|bootrom~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~186_combout\ = (\z80|i_tv80_core|A\(7) & (\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(6))))) # (!\z80|i_tv80_core|A\(7) & (!\z80|i_tv80_core|A\(6) & (\z80|i_tv80_core|A\(2) $ (\z80|i_tv80_core|A\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(2),
	datac => \z80|i_tv80_core|A\(0),
	datad => \z80|i_tv80_core|A\(6),
	combout => \mu|bootrom~186_combout\);

-- Location: LCCOMB_X60_Y30_N0
\mu|bootrom~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~188_combout\ = (\z80|i_tv80_core|A\(3) & (((\mu|bootrom~186_combout\) # (\z80|i_tv80_core|A\(4))))) # (!\z80|i_tv80_core|A\(3) & (!\mu|bootrom~187_combout\ & ((!\z80|i_tv80_core|A\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(3),
	datab => \mu|bootrom~187_combout\,
	datac => \mu|bootrom~186_combout\,
	datad => \z80|i_tv80_core|A\(4),
	combout => \mu|bootrom~188_combout\);

-- Location: LCCOMB_X60_Y30_N10
\mu|bootrom~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~185_combout\ = (\z80|i_tv80_core|A\(7) & ((\z80|i_tv80_core|A\(2)) # ((!\z80|i_tv80_core|A\(6))))) # (!\z80|i_tv80_core|A\(7) & ((\z80|i_tv80_core|A\(6)) # (\z80|i_tv80_core|A\(2) $ (\z80|i_tv80_core|A\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(2),
	datac => \z80|i_tv80_core|A\(0),
	datad => \z80|i_tv80_core|A\(6),
	combout => \mu|bootrom~185_combout\);

-- Location: LCCOMB_X60_Y30_N20
\mu|bootrom~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~190_combout\ = (\mu|bootrom~188_combout\ & ((\mu|bootrom~189_combout\) # ((!\z80|i_tv80_core|A\(4))))) # (!\mu|bootrom~188_combout\ & (((!\mu|bootrom~185_combout\ & \z80|i_tv80_core|A\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~189_combout\,
	datab => \mu|bootrom~188_combout\,
	datac => \mu|bootrom~185_combout\,
	datad => \z80|i_tv80_core|A\(4),
	combout => \mu|bootrom~190_combout\);

-- Location: LCCOMB_X60_Y31_N4
\mu|bootrom~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~197_combout\ = (\z80|i_tv80_core|A\(5) & (((\z80|i_tv80_core|A\(1))))) # (!\z80|i_tv80_core|A\(5) & ((\z80|i_tv80_core|A\(1) & ((\mu|bootrom~190_combout\))) # (!\z80|i_tv80_core|A\(1) & (\mu|bootrom~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~196_combout\,
	datab => \z80|i_tv80_core|A\(5),
	datac => \z80|i_tv80_core|A\(1),
	datad => \mu|bootrom~190_combout\,
	combout => \mu|bootrom~197_combout\);

-- Location: LCCOMB_X60_Y31_N18
\mu|bootrom~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~200_combout\ = (!\z80|i_tv80_core|A\(3) & (\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(6)) # (!\z80|i_tv80_core|A\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(4),
	datab => \z80|i_tv80_core|A\(3),
	datac => \z80|i_tv80_core|A\(2),
	datad => \z80|i_tv80_core|A\(6),
	combout => \mu|bootrom~200_combout\);

-- Location: LCCOMB_X60_Y31_N0
\mu|bootrom~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~199_combout\ = (\z80|i_tv80_core|A\(3) & (\z80|i_tv80_core|A\(4) $ (\z80|i_tv80_core|A\(2) $ (!\z80|i_tv80_core|A\(6))))) # (!\z80|i_tv80_core|A\(3) & ((\z80|i_tv80_core|A\(4) & (!\z80|i_tv80_core|A\(2) & !\z80|i_tv80_core|A\(6))) # 
-- (!\z80|i_tv80_core|A\(4) & (\z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(4),
	datab => \z80|i_tv80_core|A\(3),
	datac => \z80|i_tv80_core|A\(2),
	datad => \z80|i_tv80_core|A\(6),
	combout => \mu|bootrom~199_combout\);

-- Location: LCCOMB_X60_Y31_N20
\mu|bootrom~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~201_combout\ = (\z80|i_tv80_core|A\(7) & (((\z80|i_tv80_core|A\(0))))) # (!\z80|i_tv80_core|A\(7) & ((\z80|i_tv80_core|A\(0) & ((\mu|bootrom~199_combout\))) # (!\z80|i_tv80_core|A\(0) & (\mu|bootrom~200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \mu|bootrom~200_combout\,
	datac => \z80|i_tv80_core|A\(0),
	datad => \mu|bootrom~199_combout\,
	combout => \mu|bootrom~201_combout\);

-- Location: LCCOMB_X60_Y31_N22
\mu|bootrom~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~198_combout\ = (\z80|i_tv80_core|A\(4) & (((!\z80|i_tv80_core|A\(6)) # (!\z80|i_tv80_core|A\(2))) # (!\z80|i_tv80_core|A\(3)))) # (!\z80|i_tv80_core|A\(4) & ((\z80|i_tv80_core|A\(2)) # (\z80|i_tv80_core|A\(3) $ (\z80|i_tv80_core|A\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(4),
	datab => \z80|i_tv80_core|A\(3),
	datac => \z80|i_tv80_core|A\(2),
	datad => \z80|i_tv80_core|A\(6),
	combout => \mu|bootrom~198_combout\);

-- Location: LCCOMB_X60_Y31_N6
\mu|bootrom~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~202_combout\ = (\z80|i_tv80_core|A\(4) & (!\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(3) $ (!\z80|i_tv80_core|A\(6))))) # (!\z80|i_tv80_core|A\(4) & (!\z80|i_tv80_core|A\(3) & (\z80|i_tv80_core|A\(2) & !\z80|i_tv80_core|A\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(4),
	datab => \z80|i_tv80_core|A\(3),
	datac => \z80|i_tv80_core|A\(2),
	datad => \z80|i_tv80_core|A\(6),
	combout => \mu|bootrom~202_combout\);

-- Location: LCCOMB_X60_Y31_N16
\mu|bootrom~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~203_combout\ = (\z80|i_tv80_core|A\(7) & ((\mu|bootrom~201_combout\ & ((\mu|bootrom~202_combout\))) # (!\mu|bootrom~201_combout\ & (!\mu|bootrom~198_combout\)))) # (!\z80|i_tv80_core|A\(7) & (\mu|bootrom~201_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \mu|bootrom~201_combout\,
	datac => \mu|bootrom~198_combout\,
	datad => \mu|bootrom~202_combout\,
	combout => \mu|bootrom~203_combout\);

-- Location: LCCOMB_X60_Y31_N26
\mu|bootrom~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~204_combout\ = (\z80|i_tv80_core|A\(5) & ((\mu|bootrom~197_combout\ & ((\mu|bootrom~203_combout\))) # (!\mu|bootrom~197_combout\ & (\mu|bootrom~184_combout\)))) # (!\z80|i_tv80_core|A\(5) & (((\mu|bootrom~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~184_combout\,
	datab => \z80|i_tv80_core|A\(5),
	datac => \mu|bootrom~197_combout\,
	datad => \mu|bootrom~203_combout\,
	combout => \mu|bootrom~204_combout\);

-- Location: LCCOMB_X61_Y38_N30
\z80|i_tv80_core|i_alu|Q_t~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Q_t~11_combout\ = (\z80|i_tv80_core|BusB\(7)) # ((\z80|i_tv80_core|IR\(4) & (\z80|i_tv80_core|IR\(3) & \z80|i_tv80_core|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(4),
	datab => \z80|i_tv80_core|IR\(3),
	datac => \z80|i_tv80_core|BusB\(7),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_alu|Q_t~11_combout\);

-- Location: LCCOMB_X59_Y39_N8
\z80|i_tv80_core|i_alu|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux10~0_combout\ = (\z80|i_tv80_core|IR\(4) & (((\z80|i_tv80_core|IR\(5))))) # (!\z80|i_tv80_core|IR\(4) & ((\z80|i_tv80_core|IR\(5) & (\z80|i_tv80_core|BusA\(7))) # (!\z80|i_tv80_core|IR\(5) & ((\z80|i_tv80_core|BusA\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(7),
	datab => \z80|i_tv80_core|BusA\(0),
	datac => \z80|i_tv80_core|IR\(4),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_alu|Mux10~0_combout\);

-- Location: LCCOMB_X60_Y39_N16
\z80|i_tv80_core|i_alu|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux10~1_combout\ = (\z80|i_tv80_core|i_alu|Mux10~0_combout\ & ((\z80|i_tv80_core|IR\(4) $ (\z80|i_tv80_core|IR\(3))))) # (!\z80|i_tv80_core|i_alu|Mux10~0_combout\ & (\z80|i_tv80_core|F\(4) & (\z80|i_tv80_core|IR\(4) & 
-- \z80|i_tv80_core|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux10~0_combout\,
	datab => \z80|i_tv80_core|F\(4),
	datac => \z80|i_tv80_core|IR\(4),
	datad => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|i_alu|Mux10~1_combout\);

-- Location: LCCOMB_X60_Y39_N18
\z80|i_tv80_core|i_alu|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux10~2_combout\ = (\z80|i_tv80_core|i_alu|Mux10~1_combout\ & (((\z80|i_tv80_core|BusA\(3)) # (\z80|i_tv80_core|IR\(3))))) # (!\z80|i_tv80_core|i_alu|Mux10~1_combout\ & (\z80|i_tv80_core|BusA\(6) & ((!\z80|i_tv80_core|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux10~1_combout\,
	datab => \z80|i_tv80_core|BusA\(6),
	datac => \z80|i_tv80_core|BusA\(3),
	datad => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|i_alu|Mux10~2_combout\);

-- Location: LCCOMB_X61_Y38_N24
\z80|i_tv80_core|Save_Mux[7]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[7]~37_combout\ = (\z80|i_tv80_core|ALU_Op_r\(0) & (\z80|i_tv80_core|ALU_Op_r\(1))) # (!\z80|i_tv80_core|ALU_Op_r\(0) & ((\z80|i_tv80_core|ALU_Op_r\(1) & (\z80|i_tv80_core|i_alu|Q_t~11_combout\)) # (!\z80|i_tv80_core|ALU_Op_r\(1) 
-- & ((\z80|i_tv80_core|i_alu|Mux10~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ALU_Op_r\(0),
	datab => \z80|i_tv80_core|ALU_Op_r\(1),
	datac => \z80|i_tv80_core|i_alu|Q_t~11_combout\,
	datad => \z80|i_tv80_core|i_alu|Mux10~2_combout\,
	combout => \z80|i_tv80_core|Save_Mux[7]~37_combout\);

-- Location: LCCOMB_X61_Y38_N2
\z80|i_tv80_core|Save_Mux[7]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[7]~38_combout\ = (\z80|i_tv80_core|ALU_Op_r\(0) & (\z80|i_tv80_core|BusB\(7) & (\z80|i_tv80_core|i_mcode|Decoder2~7_combout\ $ (\z80|i_tv80_core|Save_Mux[7]~37_combout\)))) # (!\z80|i_tv80_core|ALU_Op_r\(0) & 
-- (((\z80|i_tv80_core|Save_Mux[7]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusB\(7),
	datab => \z80|i_tv80_core|i_mcode|Decoder2~7_combout\,
	datac => \z80|i_tv80_core|ALU_Op_r\(0),
	datad => \z80|i_tv80_core|Save_Mux[7]~37_combout\,
	combout => \z80|i_tv80_core|Save_Mux[7]~38_combout\);

-- Location: LCCOMB_X60_Y37_N2
\z80|i_tv80_core|i_alu|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux0~0_combout\ = (\z80|i_tv80_core|i_alu|Mux1~0_combout\ & (\z80|i_tv80_core|BusB\(7))) # (!\z80|i_tv80_core|i_alu|Mux1~0_combout\ & ((\z80|i_tv80_core|i_alu|Mux1~1_combout\ & ((\z80|i_tv80_core|i_alu|Add2~8_combout\))) # 
-- (!\z80|i_tv80_core|i_alu|Mux1~1_combout\ & (\z80|i_tv80_core|BusB\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux1~0_combout\,
	datab => \z80|i_tv80_core|BusB\(7),
	datac => \z80|i_tv80_core|i_alu|Add2~8_combout\,
	datad => \z80|i_tv80_core|i_alu|Mux1~1_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux0~0_combout\);

-- Location: LCCOMB_X60_Y37_N4
\z80|i_tv80_core|i_alu|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux0~1_combout\ = (\z80|i_tv80_core|i_alu|Mux0~0_combout\ & ((\z80|i_tv80_core|i_alu|Mux1~1_combout\ $ (\z80|i_tv80_core|BusA\(7))) # (!\z80|i_tv80_core|i_alu|Mux1~0_combout\))) # (!\z80|i_tv80_core|i_alu|Mux0~0_combout\ & 
-- (\z80|i_tv80_core|BusA\(7) & (\z80|i_tv80_core|i_alu|Mux1~1_combout\ $ (!\z80|i_tv80_core|i_alu|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux0~0_combout\,
	datab => \z80|i_tv80_core|i_alu|Mux1~1_combout\,
	datac => \z80|i_tv80_core|BusA\(7),
	datad => \z80|i_tv80_core|i_alu|Mux1~0_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux0~1_combout\);

-- Location: LCCOMB_X57_Y38_N12
\z80|i_tv80_core|i_alu|DAA_Q~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|DAA_Q~23_combout\ = (\z80|i_tv80_core|F\(0) & (((\z80|i_tv80_core|i_alu|DAA_Q~19_combout\ & \z80|i_tv80_core|i_alu|DAA_Q~12_combout\)))) # (!\z80|i_tv80_core|F\(0) & (\z80|i_tv80_core|i_alu|DAA_Q~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|DAA_Q~11_combout\,
	datab => \z80|i_tv80_core|i_alu|DAA_Q~19_combout\,
	datac => \z80|i_tv80_core|F\(0),
	datad => \z80|i_tv80_core|i_alu|DAA_Q~12_combout\,
	combout => \z80|i_tv80_core|i_alu|DAA_Q~23_combout\);

-- Location: LCCOMB_X57_Y38_N6
\z80|i_tv80_core|i_alu|DAA_Q~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|DAA_Q~24_combout\ = (\z80|i_tv80_core|i_alu|DAA_Q~17_combout\ & ((\z80|i_tv80_core|i_alu|DAA_Q~23_combout\ & (!\z80|i_tv80_core|F\(0))) # (!\z80|i_tv80_core|i_alu|DAA_Q~23_combout\ & ((\z80|i_tv80_core|F\(0)) # 
-- (\z80|i_tv80_core|i_alu|DAA_Q~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|DAA_Q~23_combout\,
	datab => \z80|i_tv80_core|F\(0),
	datac => \z80|i_tv80_core|i_alu|DAA_Q~15_combout\,
	datad => \z80|i_tv80_core|i_alu|DAA_Q~17_combout\,
	combout => \z80|i_tv80_core|i_alu|DAA_Q~24_combout\);

-- Location: LCCOMB_X57_Y38_N24
\z80|i_tv80_core|i_alu|DAA_Q~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|DAA_Q~25_combout\ = \z80|i_tv80_core|i_alu|DAA_Q~24_combout\ $ (((\z80|i_tv80_core|F\(0) & (\z80|i_tv80_core|i_alu|DAA_Q~22_combout\)) # (!\z80|i_tv80_core|F\(0) & ((\z80|i_tv80_core|i_alu|DAA_Q~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|DAA_Q~24_combout\,
	datab => \z80|i_tv80_core|F\(0),
	datac => \z80|i_tv80_core|i_alu|DAA_Q~22_combout\,
	datad => \z80|i_tv80_core|i_alu|DAA_Q~14_combout\,
	combout => \z80|i_tv80_core|i_alu|DAA_Q~25_combout\);

-- Location: LCCOMB_X61_Y38_N12
\z80|i_tv80_core|Save_Mux[7]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[7]~39_combout\ = (\z80|i_tv80_core|Save_Mux[0]~3_combout\ & (((\z80|i_tv80_core|Save_Mux[0]~2_combout\) # (\z80|i_tv80_core|i_alu|DAA_Q~25_combout\)))) # (!\z80|i_tv80_core|Save_Mux[0]~3_combout\ & 
-- (\z80|i_tv80_core|i_alu|Mux0~1_combout\ & (!\z80|i_tv80_core|Save_Mux[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_Mux[0]~3_combout\,
	datab => \z80|i_tv80_core|i_alu|Mux0~1_combout\,
	datac => \z80|i_tv80_core|Save_Mux[0]~2_combout\,
	datad => \z80|i_tv80_core|i_alu|DAA_Q~25_combout\,
	combout => \z80|i_tv80_core|Save_Mux[7]~39_combout\);

-- Location: LCCOMB_X61_Y38_N22
\z80|i_tv80_core|Save_Mux[7]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[7]~40_combout\ = (\z80|i_tv80_core|Save_Mux[0]~2_combout\ & ((\z80|i_tv80_core|Save_Mux[7]~39_combout\ & (\z80|i_tv80_core|BusA\(7))) # (!\z80|i_tv80_core|Save_Mux[7]~39_combout\ & ((\z80|i_tv80_core|Save_Mux[7]~38_combout\))))) 
-- # (!\z80|i_tv80_core|Save_Mux[0]~2_combout\ & (((\z80|i_tv80_core|Save_Mux[7]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(7),
	datab => \z80|i_tv80_core|Save_Mux[7]~38_combout\,
	datac => \z80|i_tv80_core|Save_Mux[0]~2_combout\,
	datad => \z80|i_tv80_core|Save_Mux[7]~39_combout\,
	combout => \z80|i_tv80_core|Save_Mux[7]~40_combout\);

-- Location: LCCOMB_X58_Y35_N22
\z80|i_tv80_core|do~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|do~15_combout\ = (\z80|i_tv80_core|do~6_combout\ & ((\z80|i_tv80_core|Save_ALU_r~q\ & ((\z80|i_tv80_core|Save_Mux[7]~40_combout\))) # (!\z80|i_tv80_core|Save_ALU_r~q\ & (\z80|di_reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|do~6_combout\,
	datab => \z80|di_reg\(7),
	datac => \z80|i_tv80_core|Save_Mux[7]~40_combout\,
	datad => \z80|i_tv80_core|Save_ALU_r~q\,
	combout => \z80|i_tv80_core|do~15_combout\);

-- Location: LCCOMB_X58_Y35_N14
\z80|i_tv80_core|do~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|do~16_combout\ = (\z80|i_tv80_core|do~15_combout\) # ((!\z80|i_tv80_core|do~6_combout\ & \z80|i_tv80_core|BusB\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|do~6_combout\,
	datac => \z80|i_tv80_core|do~15_combout\,
	datad => \z80|i_tv80_core|BusB\(7),
	combout => \z80|i_tv80_core|do~16_combout\);

-- Location: FF_X58_Y35_N15
\z80|i_tv80_core|do[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|do~16_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|do[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|do\(7));

-- Location: FF_X63_Y33_N21
\mu|mainram_rtl_0_bypass[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|do\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|mainram_rtl_0_bypass\(40));

-- Location: M9K_X37_Y29_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode578w\(3),
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode578w\(3),
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode666w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y30_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode595w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode684w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y30_N10
\mu|z80_din[7]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[7]~56_combout\ = (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & ((\mu|mainram_rtl_0|auto_generated|ram_block1a15~portbdataout\))) # 
-- (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & (\mu|mainram_rtl_0|auto_generated|ram_block1a7~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|ram_block1a7~portbdataout\,
	datab => \mu|mainram_rtl_0|auto_generated|ram_block1a15~portbdataout\,
	datac => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	combout => \mu|z80_din[7]~56_combout\);

-- Location: M9K_X64_Y23_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode615w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode706w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y19_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode605w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode695w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y29_N6
\mu|z80_din[7]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[7]~57_combout\ = (\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & (\mu|mainram_rtl_0|auto_generated|ram_block1a31~portbdataout\)) # 
-- (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & ((\mu|mainram_rtl_0|auto_generated|ram_block1a23~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|ram_block1a31~portbdataout\,
	datab => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \mu|mainram_rtl_0|auto_generated|ram_block1a23~portbdataout\,
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	combout => \mu|z80_din[7]~57_combout\);

-- Location: LCCOMB_X56_Y30_N12
\mu|z80_din[7]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[7]~58_combout\ = (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(2) & ((\mu|z80_din[7]~56_combout\) # (\mu|z80_din[7]~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[7]~56_combout\,
	datab => \mu|mainram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \mu|z80_din[7]~57_combout\,
	combout => \mu|z80_din[7]~58_combout\);

-- Location: M9K_X78_Y32_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|bootrom_enabled~1_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|bootrom_enabled~1_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y30_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode645w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y30_N24
\mu|z80_din[7]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[7]~60_combout\ = (\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & (\mu|mainram_rtl_0|auto_generated|ram_block1a63~portbdataout\)) # 
-- (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & ((\mu|mainram_rtl_0|auto_generated|ram_block1a55~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \mu|mainram_rtl_0|auto_generated|ram_block1a63~portbdataout\,
	datac => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	datad => \mu|mainram_rtl_0|auto_generated|ram_block1a55~portbdataout\,
	combout => \mu|z80_din[7]~60_combout\);

-- Location: M9K_X37_Y27_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode625w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode625w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode717w\(3),
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y34_N0
\mu|mainram_rtl_0|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem_unit:mu|altsyncram:mainram_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mu|mainram_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	portbre => VCC,
	clk0 => \KEY[1]~input_o\,
	clk1 => \KEY[1]~input_o\,
	ena0 => \mu|mainram_rtl_0|auto_generated|decode2|w_anode635w[3]~0_combout\,
	ena1 => \mu|mainram_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout\,
	portadatain => \mu|mainram_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \mu|mainram_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mu|mainram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y30_N6
\mu|z80_din[7]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[7]~59_combout\ = (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(1) & ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & ((\mu|mainram_rtl_0|auto_generated|ram_block1a47~portbdataout\))) # 
-- (!\mu|mainram_rtl_0|auto_generated|address_reg_b\(0) & (\mu|mainram_rtl_0|auto_generated|ram_block1a39~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|mainram_rtl_0|auto_generated|ram_block1a39~portbdataout\,
	datab => \mu|mainram_rtl_0|auto_generated|ram_block1a47~portbdataout\,
	datac => \mu|mainram_rtl_0|auto_generated|address_reg_b\(1),
	datad => \mu|mainram_rtl_0|auto_generated|address_reg_b\(0),
	combout => \mu|z80_din[7]~59_combout\);

-- Location: LCCOMB_X56_Y30_N28
\mu|z80_din[7]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[7]~61_combout\ = (\mu|z80_din[7]~58_combout\) # ((\mu|mainram_rtl_0|auto_generated|address_reg_b\(2) & ((\mu|z80_din[7]~60_combout\) # (\mu|z80_din[7]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[7]~58_combout\,
	datab => \mu|z80_din[7]~60_combout\,
	datac => \mu|mainram_rtl_0|auto_generated|address_reg_b\(2),
	datad => \mu|z80_din[7]~59_combout\,
	combout => \mu|z80_din[7]~61_combout\);

-- Location: LCCOMB_X63_Y33_N20
\mu|z80_din[7]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[7]~62_combout\ = (!\mu|always0~2_combout\ & ((\mu|mainram~10_combout\ & (\mu|mainram_rtl_0_bypass\(40))) # (!\mu|mainram~10_combout\ & ((\mu|z80_din[7]~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|always0~2_combout\,
	datab => \mu|mainram~10_combout\,
	datac => \mu|mainram_rtl_0_bypass\(40),
	datad => \mu|z80_din[7]~61_combout\,
	combout => \mu|z80_din[7]~62_combout\);

-- Location: LCCOMB_X63_Y33_N0
\z80|di_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|di_reg~2_combout\ = (\KEY[2]~input_o\ & ((\mu|z80_din[7]~62_combout\) # ((\mu|always0~2_combout\ & \mu|bootrom~204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|always0~2_combout\,
	datab => \mu|bootrom~204_combout\,
	datac => \KEY[2]~input_o\,
	datad => \mu|z80_din[7]~62_combout\,
	combout => \z80|di_reg~2_combout\);

-- Location: FF_X63_Y33_N1
\z80|di_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|di_reg~2_combout\,
	ena => \z80|di_reg[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|di_reg\(7));

-- Location: LCCOMB_X61_Y33_N30
\z80|i_tv80_core|PC16[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC16[15]~30_combout\ = \z80|i_tv80_core|PC\(15) $ (\z80|i_tv80_core|PC16[14]~29\ $ (\z80|i_tv80_core|PC16_B[15]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|PC\(15),
	datad => \z80|i_tv80_core|PC16_B[15]~0_combout\,
	cin => \z80|i_tv80_core|PC16[14]~29\,
	combout => \z80|i_tv80_core|PC16[15]~30_combout\);

-- Location: LCCOMB_X59_Y33_N2
\z80|i_tv80_core|PC~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~27_combout\ = (\z80|i_tv80_core|PC[13]~58_combout\ & (((\z80|i_tv80_core|PC16[15]~30_combout\) # (\z80|i_tv80_core|PC[13]~57_combout\)))) # (!\z80|i_tv80_core|PC[13]~58_combout\ & (\z80|di_reg\(7) & 
-- ((!\z80|i_tv80_core|PC[13]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|di_reg\(7),
	datab => \z80|i_tv80_core|PC[13]~58_combout\,
	datac => \z80|i_tv80_core|PC16[15]~30_combout\,
	datad => \z80|i_tv80_core|PC[13]~57_combout\,
	combout => \z80|i_tv80_core|PC~27_combout\);

-- Location: LCCOMB_X59_Y35_N10
\z80|i_tv80_core|PC~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|PC~28_combout\ = (\z80|i_tv80_core|PC~27_combout\ & ((\z80|i_tv80_core|i_reg|Mux32~1_combout\) # ((!\z80|i_tv80_core|PC[13]~57_combout\)))) # (!\z80|i_tv80_core|PC~27_combout\ & (((\z80|i_tv80_core|PC[13]~57_combout\ & 
-- \z80|i_tv80_core|TmpAddr\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|PC~27_combout\,
	datab => \z80|i_tv80_core|i_reg|Mux32~1_combout\,
	datac => \z80|i_tv80_core|PC[13]~57_combout\,
	datad => \z80|i_tv80_core|TmpAddr\(15),
	combout => \z80|i_tv80_core|PC~28_combout\);

-- Location: FF_X59_Y35_N11
\z80|i_tv80_core|PC[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|PC~28_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \z80|i_tv80_core|PC[1]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|PC\(15));

-- Location: LCCOMB_X61_Y35_N20
\z80|i_tv80_core|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux26~0_combout\ = (\z80|i_tv80_core|BusB[1]~1_combout\ & ((\z80|i_tv80_core|BusB[1]~2_combout\ & (\z80|i_tv80_core|PC\(7))) # (!\z80|i_tv80_core|BusB[1]~2_combout\ & ((\z80|i_tv80_core|F\(7)))))) # (!\z80|i_tv80_core|BusB[1]~1_combout\ & 
-- (((\z80|i_tv80_core|BusB[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|PC\(7),
	datab => \z80|i_tv80_core|F\(7),
	datac => \z80|i_tv80_core|BusB[1]~1_combout\,
	datad => \z80|i_tv80_core|BusB[1]~2_combout\,
	combout => \z80|i_tv80_core|Mux26~0_combout\);

-- Location: LCCOMB_X61_Y35_N6
\z80|i_tv80_core|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux26~1_combout\ = (\z80|i_tv80_core|Mux26~0_combout\ & ((\z80|i_tv80_core|SP\(15)) # ((\z80|i_tv80_core|BusB[1]~0_combout\)))) # (!\z80|i_tv80_core|Mux26~0_combout\ & (((\z80|i_tv80_core|SP\(7) & !\z80|i_tv80_core|BusB[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP\(15),
	datab => \z80|i_tv80_core|Mux26~0_combout\,
	datac => \z80|i_tv80_core|SP\(7),
	datad => \z80|i_tv80_core|BusB[1]~0_combout\,
	combout => \z80|i_tv80_core|Mux26~1_combout\);

-- Location: LCCOMB_X67_Y32_N4
\z80|i_tv80_core|Mux26~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux26~5_combout\ = (\z80|i_tv80_core|RegAddrB_r\(1) & ((\z80|i_tv80_core|i_reg|RegsL[2][7]~q\) # ((\z80|i_tv80_core|RegAddrB_r\(0))))) # (!\z80|i_tv80_core|RegAddrB_r\(1) & (((\z80|i_tv80_core|i_reg|RegsL[0][7]~q\ & 
-- !\z80|i_tv80_core|RegAddrB_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[2][7]~q\,
	datab => \z80|i_tv80_core|RegAddrB_r\(1),
	datac => \z80|i_tv80_core|i_reg|RegsL[0][7]~q\,
	datad => \z80|i_tv80_core|RegAddrB_r\(0),
	combout => \z80|i_tv80_core|Mux26~5_combout\);

-- Location: LCCOMB_X66_Y32_N2
\z80|i_tv80_core|Mux26~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux26~6_combout\ = (\z80|i_tv80_core|RegAddrB_r\(0) & ((\z80|i_tv80_core|Mux26~5_combout\ & (\z80|i_tv80_core|i_reg|RegsL[3][7]~q\)) # (!\z80|i_tv80_core|Mux26~5_combout\ & ((\z80|i_tv80_core|i_reg|RegsL[1][7]~q\))))) # 
-- (!\z80|i_tv80_core|RegAddrB_r\(0) & (((\z80|i_tv80_core|Mux26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrB_r\(0),
	datab => \z80|i_tv80_core|i_reg|RegsL[3][7]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsL[1][7]~q\,
	datad => \z80|i_tv80_core|Mux26~5_combout\,
	combout => \z80|i_tv80_core|Mux26~6_combout\);

-- Location: LCCOMB_X66_Y35_N28
\z80|i_tv80_core|Mux26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux26~4_combout\ = (\z80|i_tv80_core|BusB[1]~3_combout\ & (((\z80|i_tv80_core|i_mcode|Selector128~5_combout\)))) # (!\z80|i_tv80_core|BusB[1]~3_combout\ & ((\z80|i_tv80_core|i_mcode|Selector128~5_combout\ & ((\z80|i_tv80_core|ACC\(7)))) # 
-- (!\z80|i_tv80_core|i_mcode|Selector128~5_combout\ & (\z80|di_reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|di_reg\(7),
	datab => \z80|i_tv80_core|ACC\(7),
	datac => \z80|i_tv80_core|BusB[1]~3_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector128~5_combout\,
	combout => \z80|i_tv80_core|Mux26~4_combout\);

-- Location: LCCOMB_X66_Y33_N2
\z80|i_tv80_core|Mux26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux26~2_combout\ = (\z80|i_tv80_core|RegAddrB_r\(1) & (\z80|i_tv80_core|RegAddrB_r\(0))) # (!\z80|i_tv80_core|RegAddrB_r\(1) & ((\z80|i_tv80_core|RegAddrB_r\(0) & ((\z80|i_tv80_core|i_reg|RegsH[1][7]~q\))) # 
-- (!\z80|i_tv80_core|RegAddrB_r\(0) & (\z80|i_tv80_core|i_reg|RegsH[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrB_r\(1),
	datab => \z80|i_tv80_core|RegAddrB_r\(0),
	datac => \z80|i_tv80_core|i_reg|RegsH[0][7]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[1][7]~q\,
	combout => \z80|i_tv80_core|Mux26~2_combout\);

-- Location: LCCOMB_X66_Y33_N18
\z80|i_tv80_core|Mux26~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux26~3_combout\ = (\z80|i_tv80_core|RegAddrB_r\(1) & ((\z80|i_tv80_core|Mux26~2_combout\ & (\z80|i_tv80_core|i_reg|RegsH[3][7]~q\)) # (!\z80|i_tv80_core|Mux26~2_combout\ & ((\z80|i_tv80_core|i_reg|RegsH[2][7]~q\))))) # 
-- (!\z80|i_tv80_core|RegAddrB_r\(1) & (((\z80|i_tv80_core|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrB_r\(1),
	datab => \z80|i_tv80_core|i_reg|RegsH[3][7]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsH[2][7]~q\,
	datad => \z80|i_tv80_core|Mux26~2_combout\,
	combout => \z80|i_tv80_core|Mux26~3_combout\);

-- Location: LCCOMB_X66_Y35_N14
\z80|i_tv80_core|Mux26~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux26~7_combout\ = (\z80|i_tv80_core|Mux26~4_combout\ & ((\z80|i_tv80_core|Mux26~6_combout\) # ((!\z80|i_tv80_core|BusB[1]~3_combout\)))) # (!\z80|i_tv80_core|Mux26~4_combout\ & (((\z80|i_tv80_core|BusB[1]~3_combout\ & 
-- \z80|i_tv80_core|Mux26~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Mux26~6_combout\,
	datab => \z80|i_tv80_core|Mux26~4_combout\,
	datac => \z80|i_tv80_core|BusB[1]~3_combout\,
	datad => \z80|i_tv80_core|Mux26~3_combout\,
	combout => \z80|i_tv80_core|Mux26~7_combout\);

-- Location: LCCOMB_X62_Y35_N22
\z80|i_tv80_core|Mux26~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux26~8_combout\ = (\z80|i_tv80_core|i_mcode|Selector125~0_combout\ & (\z80|i_tv80_core|Mux33~2_combout\ & (\z80|i_tv80_core|Mux26~1_combout\))) # (!\z80|i_tv80_core|i_mcode|Selector125~0_combout\ & ((\z80|i_tv80_core|Mux26~7_combout\) # 
-- ((\z80|i_tv80_core|Mux33~2_combout\ & \z80|i_tv80_core|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector125~0_combout\,
	datab => \z80|i_tv80_core|Mux33~2_combout\,
	datac => \z80|i_tv80_core|Mux26~1_combout\,
	datad => \z80|i_tv80_core|Mux26~7_combout\,
	combout => \z80|i_tv80_core|Mux26~8_combout\);

-- Location: LCCOMB_X62_Y35_N4
\z80|i_tv80_core|Mux26~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux26~9_combout\ = (\z80|i_tv80_core|Mux26~8_combout\) # ((\z80|i_tv80_core|PC\(15) & \z80|i_tv80_core|Mux33~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|PC\(15),
	datac => \z80|i_tv80_core|Mux26~8_combout\,
	datad => \z80|i_tv80_core|Mux33~10_combout\,
	combout => \z80|i_tv80_core|Mux26~9_combout\);

-- Location: FF_X62_Y35_N5
\z80|i_tv80_core|BusB[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|Mux26~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|BusB\(7));

-- Location: LCCOMB_X62_Y37_N28
\z80|i_tv80_core|Save_Mux[7]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[7]~41_combout\ = (\z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\ & ((\z80|i_tv80_core|Save_ALU_r~q\ & ((\z80|i_tv80_core|Save_Mux[7]~40_combout\))) # (!\z80|i_tv80_core|Save_ALU_r~q\ & (\z80|di_reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|di_reg\(7),
	datab => \z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\,
	datac => \z80|i_tv80_core|Save_ALU_r~q\,
	datad => \z80|i_tv80_core|Save_Mux[7]~40_combout\,
	combout => \z80|i_tv80_core|Save_Mux[7]~41_combout\);

-- Location: LCCOMB_X62_Y37_N30
\z80|i_tv80_core|Save_Mux[7]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Save_Mux[7]~42_combout\ = (\z80|i_tv80_core|Save_Mux[7]~41_combout\) # ((\z80|i_tv80_core|BusB\(7) & !\z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusB\(7),
	datac => \z80|i_tv80_core|i_mcode|ExchangeRp~0_combout\,
	datad => \z80|i_tv80_core|Save_Mux[7]~41_combout\,
	combout => \z80|i_tv80_core|Save_Mux[7]~42_combout\);

-- Location: LCCOMB_X58_Y38_N2
\z80|i_tv80_core|i_alu|DAA_Q~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|DAA_Q~6_combout\ = (!\z80|i_tv80_core|BusA\(3) & (\z80|i_tv80_core|BusA\(2) & !\z80|i_tv80_core|F\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(3),
	datab => \z80|i_tv80_core|BusA\(2),
	datac => \z80|i_tv80_core|F\(5),
	combout => \z80|i_tv80_core|i_alu|DAA_Q~6_combout\);

-- Location: LCCOMB_X59_Y38_N14
\z80|i_tv80_core|i_alu|Mux27~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux27~5_combout\ = (!\z80|i_tv80_core|i_alu|DAA_Q~6_combout\ & (!\z80|i_tv80_core|i_alu|DAA_Q~25_combout\ & !\z80|i_tv80_core|i_alu|DAA_Q~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|DAA_Q~6_combout\,
	datab => \z80|i_tv80_core|i_alu|DAA_Q~25_combout\,
	datac => \z80|i_tv80_core|i_alu|DAA_Q~7_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux27~5_combout\);

-- Location: LCCOMB_X61_Y39_N6
\z80|i_tv80_core|i_alu|Mux27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux27~4_combout\ = (!\z80|i_tv80_core|i_alu|DAA_Q~21_combout\ & (!\z80|i_tv80_core|BusA\(0) & (!\z80|i_tv80_core|i_alu|DAA_Q~5_combout\ & \z80|i_tv80_core|i_alu|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|DAA_Q~21_combout\,
	datab => \z80|i_tv80_core|BusA\(0),
	datac => \z80|i_tv80_core|i_alu|DAA_Q~5_combout\,
	datad => \z80|i_tv80_core|i_alu|Mux1~0_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux27~4_combout\);

-- Location: LCCOMB_X59_Y39_N6
\z80|i_tv80_core|i_alu|Mux27~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux27~26_combout\ = (!\z80|i_tv80_core|i_alu|DAA_Q~9_combout\ & (!\z80|i_tv80_core|i_alu|DAA_Q~10_combout\ & ((\z80|i_tv80_core|i_alu|always1~0_combout\) # (!\z80|i_tv80_core|BusA\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusA\(4),
	datab => \z80|i_tv80_core|i_alu|DAA_Q~9_combout\,
	datac => \z80|i_tv80_core|i_alu|DAA_Q~10_combout\,
	datad => \z80|i_tv80_core|i_alu|always1~0_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux27~26_combout\);

-- Location: LCCOMB_X59_Y39_N26
\z80|i_tv80_core|i_alu|Mux27~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux27~6_combout\ = (\z80|i_tv80_core|i_alu|Mux27~5_combout\ & (!\z80|i_tv80_core|i_alu|DAA_Q~18_combout\ & (\z80|i_tv80_core|i_alu|Mux27~4_combout\ & \z80|i_tv80_core|i_alu|Mux27~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux27~5_combout\,
	datab => \z80|i_tv80_core|i_alu|DAA_Q~18_combout\,
	datac => \z80|i_tv80_core|i_alu|Mux27~4_combout\,
	datad => \z80|i_tv80_core|i_alu|Mux27~26_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux27~6_combout\);

-- Location: LCCOMB_X62_Y39_N4
\z80|i_tv80_core|i_alu|Mux27~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux27~27_combout\ = (\z80|i_tv80_core|ALU_Op_r\(1) & (\z80|i_tv80_core|ALU_Op_r\(0) & ((\z80|i_tv80_core|F\(7)) # (\z80|i_tv80_core|i_alu|Mux27~6_combout\)))) # (!\z80|i_tv80_core|ALU_Op_r\(1) & (!\z80|i_tv80_core|ALU_Op_r\(0) & 
-- ((\z80|i_tv80_core|i_alu|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ALU_Op_r\(1),
	datab => \z80|i_tv80_core|ALU_Op_r\(0),
	datac => \z80|i_tv80_core|F\(7),
	datad => \z80|i_tv80_core|i_alu|Mux27~6_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux27~27_combout\);

-- Location: LCCOMB_X59_Y38_N16
\z80|i_tv80_core|i_alu|Mux27~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux27~19_combout\ = (!\z80|i_tv80_core|BusA\(6) & (\z80|i_tv80_core|i_alu|Mux28~1_combout\ & !\z80|i_tv80_core|BusA\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|BusA\(6),
	datac => \z80|i_tv80_core|i_alu|Mux28~1_combout\,
	datad => \z80|i_tv80_core|BusA\(5),
	combout => \z80|i_tv80_core|i_alu|Mux27~19_combout\);

-- Location: LCCOMB_X60_Y40_N4
\z80|i_tv80_core|i_alu|Mux27~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux27~18_combout\ = (!\z80|i_tv80_core|i_alu|Q_t~3_combout\ & (!\z80|i_tv80_core|i_alu|Q_t~1_combout\ & (!\z80|i_tv80_core|BusA\(4) & !\z80|i_tv80_core|BusA\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Q_t~3_combout\,
	datab => \z80|i_tv80_core|i_alu|Q_t~1_combout\,
	datac => \z80|i_tv80_core|BusA\(4),
	datad => \z80|i_tv80_core|BusA\(7),
	combout => \z80|i_tv80_core|i_alu|Mux27~18_combout\);

-- Location: LCCOMB_X60_Y38_N22
\z80|i_tv80_core|i_alu|Mux27~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux27~20_combout\ = (\z80|i_tv80_core|i_alu|Mux27~19_combout\ & (!\z80|i_tv80_core|i_alu|Q_t~7_combout\ & (!\z80|i_tv80_core|i_alu|Q_t~5_combout\ & \z80|i_tv80_core|i_alu|Mux27~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux27~19_combout\,
	datab => \z80|i_tv80_core|i_alu|Q_t~7_combout\,
	datac => \z80|i_tv80_core|i_alu|Q_t~5_combout\,
	datad => \z80|i_tv80_core|i_alu|Mux27~18_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux27~20_combout\);

-- Location: LCCOMB_X60_Y38_N20
\z80|i_tv80_core|i_alu|Mux27~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux27~12_combout\ = (\z80|i_tv80_core|BusB\(3) & (!\z80|i_tv80_core|i_alu|Decoder0~4_combout\ & ((!\z80|i_tv80_core|BusB\(2)) # (!\z80|i_tv80_core|i_alu|Decoder0~3_combout\)))) # (!\z80|i_tv80_core|BusB\(3) & 
-- (((!\z80|i_tv80_core|BusB\(2))) # (!\z80|i_tv80_core|i_alu|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusB\(3),
	datab => \z80|i_tv80_core|i_alu|Decoder0~3_combout\,
	datac => \z80|i_tv80_core|BusB\(2),
	datad => \z80|i_tv80_core|i_alu|Decoder0~4_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux27~12_combout\);

-- Location: LCCOMB_X62_Y38_N30
\z80|i_tv80_core|i_alu|Mux27~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux27~13_combout\ = (\z80|i_tv80_core|i_mcode|Decoder2~5_combout\ & (!\z80|i_tv80_core|BusB\(5) & ((!\z80|i_tv80_core|i_alu|Decoder0~5_combout\) # (!\z80|i_tv80_core|BusB\(4))))) # (!\z80|i_tv80_core|i_mcode|Decoder2~5_combout\ & 
-- (((!\z80|i_tv80_core|i_alu|Decoder0~5_combout\) # (!\z80|i_tv80_core|BusB\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Decoder2~5_combout\,
	datab => \z80|i_tv80_core|BusB\(5),
	datac => \z80|i_tv80_core|BusB\(4),
	datad => \z80|i_tv80_core|i_alu|Decoder0~5_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux27~13_combout\);

-- Location: LCCOMB_X62_Y38_N16
\z80|i_tv80_core|i_alu|Mux27~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux27~14_combout\ = (\z80|i_tv80_core|BusB\(7) & (!\z80|i_tv80_core|i_mcode|Decoder2~7_combout\ & ((!\z80|i_tv80_core|i_mcode|Equal0~0_combout\) # (!\z80|i_tv80_core|BusB\(6))))) # (!\z80|i_tv80_core|BusB\(7) & 
-- (((!\z80|i_tv80_core|i_mcode|Equal0~0_combout\) # (!\z80|i_tv80_core|BusB\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusB\(7),
	datab => \z80|i_tv80_core|i_mcode|Decoder2~7_combout\,
	datac => \z80|i_tv80_core|BusB\(6),
	datad => \z80|i_tv80_core|i_mcode|Equal0~0_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux27~14_combout\);

-- Location: LCCOMB_X62_Y38_N2
\z80|i_tv80_core|i_alu|Mux27~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux27~15_combout\ = (\z80|i_tv80_core|ALU_Op_r\(0) & (\z80|i_tv80_core|i_alu|Mux27~13_combout\ & \z80|i_tv80_core|i_alu|Mux27~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|ALU_Op_r\(0),
	datac => \z80|i_tv80_core|i_alu|Mux27~13_combout\,
	datad => \z80|i_tv80_core|i_alu|Mux27~14_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux27~15_combout\);

-- Location: LCCOMB_X60_Y40_N26
\z80|i_tv80_core|i_alu|Mux27~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux27~11_combout\ = (\z80|i_tv80_core|BusB\(1) & (!\z80|i_tv80_core|i_alu|Decoder0~2_combout\ & ((!\z80|i_tv80_core|i_alu|Decoder0~1_combout\) # (!\z80|i_tv80_core|BusB\(0))))) # (!\z80|i_tv80_core|BusB\(1) & 
-- (((!\z80|i_tv80_core|i_alu|Decoder0~1_combout\) # (!\z80|i_tv80_core|BusB\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|BusB\(1),
	datab => \z80|i_tv80_core|i_alu|Decoder0~2_combout\,
	datac => \z80|i_tv80_core|BusB\(0),
	datad => \z80|i_tv80_core|i_alu|Decoder0~1_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux27~11_combout\);

-- Location: LCCOMB_X60_Y39_N28
\z80|i_tv80_core|i_alu|Mux27~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux27~8_combout\ = (!\z80|i_tv80_core|ALU_Op_r\(0) & (\z80|i_tv80_core|ISet\(0) & (!\z80|i_tv80_core|i_alu|Mux16~1_combout\ & !\z80|i_tv80_core|i_alu|Mux10~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ALU_Op_r\(0),
	datab => \z80|i_tv80_core|ISet\(0),
	datac => \z80|i_tv80_core|i_alu|Mux16~1_combout\,
	datad => \z80|i_tv80_core|i_alu|Mux10~2_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux27~8_combout\);

-- Location: LCCOMB_X60_Y39_N14
\z80|i_tv80_core|i_alu|Mux27~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux27~9_combout\ = (!\z80|i_tv80_core|i_alu|Mux14~1_combout\ & (\z80|i_tv80_core|i_alu|Mux27~8_combout\ & (!\z80|i_tv80_core|i_alu|Mux15~1_combout\ & !\z80|i_tv80_core|i_alu|Mux17~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux14~1_combout\,
	datab => \z80|i_tv80_core|i_alu|Mux27~8_combout\,
	datac => \z80|i_tv80_core|i_alu|Mux15~1_combout\,
	datad => \z80|i_tv80_core|i_alu|Mux17~2_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux27~9_combout\);

-- Location: LCCOMB_X62_Y38_N28
\z80|i_tv80_core|i_alu|Mux27~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux27~10_combout\ = (!\z80|i_tv80_core|i_alu|Mux13~1_combout\ & (!\z80|i_tv80_core|i_alu|Mux11~1_combout\ & (\z80|i_tv80_core|i_alu|Mux27~9_combout\ & !\z80|i_tv80_core|i_alu|Mux12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux13~1_combout\,
	datab => \z80|i_tv80_core|i_alu|Mux11~1_combout\,
	datac => \z80|i_tv80_core|i_alu|Mux27~9_combout\,
	datad => \z80|i_tv80_core|i_alu|Mux12~1_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux27~10_combout\);

-- Location: LCCOMB_X62_Y38_N12
\z80|i_tv80_core|i_alu|Mux27~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux27~16_combout\ = (\z80|i_tv80_core|i_alu|Mux27~10_combout\) # ((\z80|i_tv80_core|i_alu|Mux27~12_combout\ & (\z80|i_tv80_core|i_alu|Mux27~15_combout\ & \z80|i_tv80_core|i_alu|Mux27~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux27~12_combout\,
	datab => \z80|i_tv80_core|i_alu|Mux27~15_combout\,
	datac => \z80|i_tv80_core|i_alu|Mux27~11_combout\,
	datad => \z80|i_tv80_core|i_alu|Mux27~10_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux27~16_combout\);

-- Location: LCCOMB_X62_Y39_N24
\z80|i_tv80_core|i_alu|Mux27~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux27~7_combout\ = (\z80|i_tv80_core|F\(7) & ((\z80|i_tv80_core|ALU_Op_r\(1)) # ((!\z80|i_tv80_core|ISet\(0) & !\z80|i_tv80_core|ALU_Op_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ALU_Op_r\(1),
	datab => \z80|i_tv80_core|ISet\(0),
	datac => \z80|i_tv80_core|F\(7),
	datad => \z80|i_tv80_core|ALU_Op_r\(0),
	combout => \z80|i_tv80_core|i_alu|Mux27~7_combout\);

-- Location: LCCOMB_X62_Y39_N18
\z80|i_tv80_core|i_alu|Mux27~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux27~17_combout\ = (!\z80|i_tv80_core|ALU_Op_r\(2) & ((\z80|i_tv80_core|i_alu|Mux27~7_combout\) # ((!\z80|i_tv80_core|ALU_Op_r\(1) & \z80|i_tv80_core|i_alu|Mux27~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ALU_Op_r\(1),
	datab => \z80|i_tv80_core|ALU_Op_r\(2),
	datac => \z80|i_tv80_core|i_alu|Mux27~16_combout\,
	datad => \z80|i_tv80_core|i_alu|Mux27~7_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux27~17_combout\);

-- Location: LCCOMB_X61_Y39_N8
\z80|i_tv80_core|i_alu|Mux27~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux27~21_combout\ = (\z80|i_tv80_core|ALU_Op_r\(3) & ((\z80|i_tv80_core|i_alu|Mux27~27_combout\) # ((\z80|i_tv80_core|i_alu|Mux27~20_combout\) # (\z80|i_tv80_core|i_alu|Mux27~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux27~27_combout\,
	datab => \z80|i_tv80_core|i_alu|Mux27~20_combout\,
	datac => \z80|i_tv80_core|ALU_Op_r\(3),
	datad => \z80|i_tv80_core|i_alu|Mux27~17_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux27~21_combout\);

-- Location: LCCOMB_X60_Y37_N16
\z80|i_tv80_core|i_alu|Mux27~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux27~23_combout\ = (!\z80|i_tv80_core|i_alu|Mux2~1_combout\ & (!\z80|i_tv80_core|i_alu|Mux3~1_combout\ & (!\z80|i_tv80_core|i_alu|Mux1~3_combout\ & !\z80|i_tv80_core|i_alu|Mux4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux2~1_combout\,
	datab => \z80|i_tv80_core|i_alu|Mux3~1_combout\,
	datac => \z80|i_tv80_core|i_alu|Mux1~3_combout\,
	datad => \z80|i_tv80_core|i_alu|Mux4~1_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux27~23_combout\);

-- Location: LCCOMB_X68_Y37_N12
\z80|i_tv80_core|i_mcode|Arith16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Arith16~1_combout\ = (\z80|i_tv80_core|i_mcode|Decoder2~9_combout\ & (\z80|i_tv80_core|i_mcode|Arith16~0_combout\ & (\z80|i_tv80_core|IR\(3) & \z80|i_tv80_core|i_mcode|Decoder2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Decoder2~9_combout\,
	datab => \z80|i_tv80_core|i_mcode|Arith16~0_combout\,
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|i_mcode|Decoder2~4_combout\,
	combout => \z80|i_tv80_core|i_mcode|Arith16~1_combout\);

-- Location: LCCOMB_X68_Y37_N24
\z80|i_tv80_core|Arith16_r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Arith16_r~feeder_combout\ = \z80|i_tv80_core|i_mcode|Arith16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \z80|i_tv80_core|i_mcode|Arith16~1_combout\,
	combout => \z80|i_tv80_core|Arith16_r~feeder_combout\);

-- Location: LCCOMB_X68_Y37_N26
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: FF_X68_Y37_N25
\z80|i_tv80_core|Arith16_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|Arith16_r~feeder_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \z80|i_tv80_core|ISet\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|Arith16_r~q\);

-- Location: LCCOMB_X61_Y39_N18
\z80|i_tv80_core|i_alu|Mux27~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux27~22_combout\ = (!\z80|i_tv80_core|i_alu|Mux5~1_combout\ & (!\z80|i_tv80_core|i_alu|Mux7~1_combout\ & (!\z80|i_tv80_core|i_alu|Mux6~1_combout\ & !\z80|i_tv80_core|Arith16_r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux5~1_combout\,
	datab => \z80|i_tv80_core|i_alu|Mux7~1_combout\,
	datac => \z80|i_tv80_core|i_alu|Mux6~1_combout\,
	datad => \z80|i_tv80_core|Arith16_r~q\,
	combout => \z80|i_tv80_core|i_alu|Mux27~22_combout\);

-- Location: LCCOMB_X61_Y39_N12
\z80|i_tv80_core|i_alu|Mux27~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux27~24_combout\ = (\z80|i_tv80_core|i_alu|Mux27~23_combout\ & (!\z80|i_tv80_core|i_alu|Mux0~1_combout\ & \z80|i_tv80_core|i_alu|Mux27~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux27~23_combout\,
	datac => \z80|i_tv80_core|i_alu|Mux0~1_combout\,
	datad => \z80|i_tv80_core|i_alu|Mux27~22_combout\,
	combout => \z80|i_tv80_core|i_alu|Mux27~24_combout\);

-- Location: LCCOMB_X61_Y39_N30
\z80|i_tv80_core|i_alu|Mux27~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_alu|Mux27~25_combout\ = (!\z80|i_tv80_core|ALU_Op_r\(3) & ((\z80|i_tv80_core|i_alu|Mux27~24_combout\) # ((\z80|i_tv80_core|F\(7) & \z80|i_tv80_core|Arith16_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Mux27~24_combout\,
	datab => \z80|i_tv80_core|F\(7),
	datac => \z80|i_tv80_core|ALU_Op_r\(3),
	datad => \z80|i_tv80_core|Arith16_r~q\,
	combout => \z80|i_tv80_core|i_alu|Mux27~25_combout\);

-- Location: LCCOMB_X61_Y39_N24
\z80|i_tv80_core|F~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|F~7_combout\ = (\z80|i_tv80_core|always2~1_combout\ & ((\z80|i_tv80_core|i_alu|Mux27~21_combout\) # ((\z80|i_tv80_core|i_alu|Mux27~25_combout\)))) # (!\z80|i_tv80_core|always2~1_combout\ & (((\z80|i_tv80_core|F\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|always2~1_combout\,
	datab => \z80|i_tv80_core|i_alu|Mux27~21_combout\,
	datac => \z80|i_tv80_core|i_alu|Mux27~25_combout\,
	datad => \z80|i_tv80_core|F\(7),
	combout => \z80|i_tv80_core|F~7_combout\);

-- Location: LCCOMB_X61_Y39_N16
\z80|i_tv80_core|F~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|F~8_combout\ = (\z80|i_tv80_core|Decoder3~4_combout\ & (\z80|i_tv80_core|Save_Mux[7]~42_combout\)) # (!\z80|i_tv80_core|Decoder3~4_combout\ & ((\z80|i_tv80_core|F~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Save_Mux[7]~42_combout\,
	datab => \z80|i_tv80_core|Decoder3~4_combout\,
	datad => \z80|i_tv80_core|F~7_combout\,
	combout => \z80|i_tv80_core|F~8_combout\);

-- Location: FF_X61_Y39_N17
\z80|i_tv80_core|F[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|F~8_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|F\(7));

-- Location: LCCOMB_X62_Y39_N20
\z80|i_tv80_core|i_mcode|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Mux9~0_combout\ = \z80|i_tv80_core|IR\(3) $ (((\z80|i_tv80_core|IR\(4) & ((!\z80|i_tv80_core|F\(4)))) # (!\z80|i_tv80_core|IR\(4) & (!\z80|i_tv80_core|F\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|F\(7),
	datab => \z80|i_tv80_core|IR\(4),
	datac => \z80|i_tv80_core|F\(4),
	datad => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|i_mcode|Mux9~0_combout\);

-- Location: LCCOMB_X69_Y39_N28
\z80|i_tv80_core|i_mcode|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector16~0_combout\ = (\z80|i_tv80_core|i_mcode|Mux9~0_combout\ & (!\z80|i_tv80_core|IR\(5) & (!\z80|i_tv80_core|mcycle\(1) & \z80|i_tv80_core|mcycle\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Mux9~0_combout\,
	datab => \z80|i_tv80_core|IR\(5),
	datac => \z80|i_tv80_core|mcycle\(1),
	datad => \z80|i_tv80_core|mcycle\(2),
	combout => \z80|i_tv80_core|i_mcode|Selector16~0_combout\);

-- Location: LCCOMB_X68_Y39_N10
\z80|i_tv80_core|i_mcode|Selector26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector26~4_combout\ = (\z80|i_tv80_core|i_mcode|Selector26~3_combout\ & (!\z80|i_tv80_core|IR\(0) & ((\z80|i_tv80_core|i_mcode|Selector16~0_combout\) # (\z80|i_tv80_core|i_mcode|always0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector26~3_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector16~0_combout\,
	datac => \z80|i_tv80_core|i_mcode|always0~1_combout\,
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector26~4_combout\);

-- Location: LCCOMB_X69_Y39_N26
\z80|i_tv80_core|i_mcode|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector26~0_combout\ = (\z80|i_tv80_core|i_alu|Decoder0~0_combout\ & ((\z80|i_tv80_core|IR\(1) & (\z80|i_tv80_core|i_mcode|TStates~0_combout\)) # (!\z80|i_tv80_core|IR\(1) & ((\z80|i_tv80_core|i_mcode|IncDec_16~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|i_alu|Decoder0~0_combout\,
	datac => \z80|i_tv80_core|i_mcode|TStates~0_combout\,
	datad => \z80|i_tv80_core|i_mcode|IncDec_16~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector26~0_combout\);

-- Location: LCCOMB_X68_Y39_N4
\z80|i_tv80_core|i_mcode|Selector26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector26~1_combout\ = (\z80|i_tv80_core|mcycle\(1) & ((\z80|i_tv80_core|IR\(4)) # ((\z80|i_tv80_core|IR\(5))))) # (!\z80|i_tv80_core|mcycle\(1) & (\z80|i_tv80_core|mcycle\(0) & ((\z80|i_tv80_core|IR\(4)) # 
-- (\z80|i_tv80_core|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(1),
	datab => \z80|i_tv80_core|IR\(4),
	datac => \z80|i_tv80_core|IR\(5),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector26~1_combout\);

-- Location: LCCOMB_X68_Y39_N14
\z80|i_tv80_core|i_mcode|Selector26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector26~2_combout\ = (\z80|i_tv80_core|IR\(0) & ((\z80|i_tv80_core|i_mcode|Selector26~0_combout\) # ((\z80|i_tv80_core|i_mcode|Selector26~1_combout\ & \z80|i_tv80_core|i_mcode|MCycles~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector26~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector26~1_combout\,
	datac => \z80|i_tv80_core|i_mcode|MCycles~55_combout\,
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector26~2_combout\);

-- Location: LCCOMB_X68_Y39_N22
\z80|i_tv80_core|i_mcode|Selector26~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector26~5_combout\ = (\z80|i_tv80_core|i_mcode|Selector26~4_combout\) # ((\z80|i_tv80_core|i_mcode|Selector26~2_combout\) # ((\z80|i_tv80_core|i_alu|Decoder0~0_combout\ & \z80|i_tv80_core|i_mcode|IncDec_16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector26~4_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector26~2_combout\,
	datac => \z80|i_tv80_core|i_alu|Decoder0~0_combout\,
	datad => \z80|i_tv80_core|i_mcode|IncDec_16~1_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector26~5_combout\);

-- Location: LCCOMB_X68_Y39_N30
\z80|i_tv80_core|i_mcode|Selector29~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector29~8_combout\ = (\z80|i_tv80_core|i_mcode|IncDec_16~1_combout\) # ((\z80|i_tv80_core|IR\(0) & ((\z80|i_tv80_core|mcycle\(1)) # (\z80|i_tv80_core|mcycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|IncDec_16~1_combout\,
	datab => \z80|i_tv80_core|IR\(0),
	datac => \z80|i_tv80_core|mcycle\(1),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector29~8_combout\);

-- Location: LCCOMB_X68_Y39_N0
\z80|i_tv80_core|i_mcode|Selector29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector29~3_combout\ = (\z80|i_tv80_core|i_mcode|Selector29~2_combout\ & ((\z80|i_tv80_core|IR\(3) & (\z80|i_tv80_core|i_mcode|Selector26~5_combout\)) # (!\z80|i_tv80_core|IR\(3) & 
-- ((\z80|i_tv80_core|i_mcode|Selector29~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector26~5_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector29~2_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector29~8_combout\,
	datad => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|i_mcode|Selector29~3_combout\);

-- Location: LCCOMB_X67_Y40_N18
\z80|i_tv80_core|i_mcode|Selector118~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector118~1_combout\ = (\z80|i_tv80_core|mcycle\(1) & ((\z80|i_tv80_core|IR\(3)) # ((!\z80|i_tv80_core|IR\(0) & !\z80|i_tv80_core|mcycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(3),
	datab => \z80|i_tv80_core|mcycle\(1),
	datac => \z80|i_tv80_core|IR\(0),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector118~1_combout\);

-- Location: LCCOMB_X67_Y40_N12
\z80|i_tv80_core|i_mcode|Selector118~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector118~2_combout\ = (\z80|i_tv80_core|IR\(0) & ((\z80|i_tv80_core|IR\(3)) # ((\z80|i_tv80_core|i_mcode|Selector118~1_combout\ & \z80|i_tv80_core|i_mcode|Equal0~3_combout\)))) # (!\z80|i_tv80_core|IR\(0) & 
-- (\z80|i_tv80_core|i_mcode|Selector118~1_combout\ & (\z80|i_tv80_core|i_mcode|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(0),
	datab => \z80|i_tv80_core|i_mcode|Selector118~1_combout\,
	datac => \z80|i_tv80_core|i_mcode|Equal0~3_combout\,
	datad => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|i_mcode|Selector118~2_combout\);

-- Location: LCCOMB_X66_Y41_N4
\z80|i_tv80_core|i_mcode|Selector118~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector118~0_combout\ = (!\z80|i_tv80_core|IR\(7) & (\z80|i_tv80_core|IR\(1) & (!\z80|i_tv80_core|IR\(2) & !\z80|i_tv80_core|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(7),
	datab => \z80|i_tv80_core|IR\(1),
	datac => \z80|i_tv80_core|IR\(2),
	datad => \z80|i_tv80_core|IR\(6),
	combout => \z80|i_tv80_core|i_mcode|Selector118~0_combout\);

-- Location: LCCOMB_X67_Y37_N28
\z80|i_tv80_core|i_mcode|Selector118~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector118~3_combout\ = (!\z80|i_tv80_core|ISet\(0) & ((\z80|i_tv80_core|i_mcode|Selector29~3_combout\) # ((\z80|i_tv80_core|i_mcode|Selector118~2_combout\ & \z80|i_tv80_core|i_mcode|Selector118~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector29~3_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector118~2_combout\,
	datac => \z80|i_tv80_core|ISet\(0),
	datad => \z80|i_tv80_core|i_mcode|Selector118~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector118~3_combout\);

-- Location: LCCOMB_X66_Y32_N26
\z80|i_tv80_core|RegDIL~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|RegDIL~5_combout\ = (\z80|i_tv80_core|always6~0_combout\ & (\z80|i_tv80_core|ID16[5]~10_combout\)) # (!\z80|i_tv80_core|always6~0_combout\ & ((\z80|i_tv80_core|Save_Mux[5]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ID16[5]~10_combout\,
	datab => \z80|i_tv80_core|Save_Mux[5]~31_combout\,
	datac => \z80|i_tv80_core|always6~0_combout\,
	combout => \z80|i_tv80_core|RegDIL~5_combout\);

-- Location: FF_X66_Y32_N9
\z80|i_tv80_core|i_reg|RegsL[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	asdata => \z80|i_tv80_core|RegDIL~5_combout\,
	sload => VCC,
	ena => \z80|i_tv80_core|i_reg|RegsL[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|i_reg|RegsL[1][5]~q\);

-- Location: LCCOMB_X67_Y32_N18
\z80|i_tv80_core|i_reg|Mux42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux42~0_combout\ = (\z80|i_tv80_core|RegAddrC\(1) & ((\z80|i_tv80_core|i_reg|RegsL[2][5]~q\) # ((\z80|i_tv80_core|RegAddrC\(0))))) # (!\z80|i_tv80_core|RegAddrC\(1) & (((!\z80|i_tv80_core|RegAddrC\(0) & 
-- \z80|i_tv80_core|i_reg|RegsL[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[2][5]~q\,
	datab => \z80|i_tv80_core|RegAddrC\(1),
	datac => \z80|i_tv80_core|RegAddrC\(0),
	datad => \z80|i_tv80_core|i_reg|RegsL[0][5]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux42~0_combout\);

-- Location: LCCOMB_X66_Y32_N12
\z80|i_tv80_core|i_reg|Mux42~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux42~1_combout\ = (\z80|i_tv80_core|RegAddrC\(0) & ((\z80|i_tv80_core|i_reg|Mux42~0_combout\ & ((\z80|i_tv80_core|i_reg|RegsL[3][5]~q\))) # (!\z80|i_tv80_core|i_reg|Mux42~0_combout\ & (\z80|i_tv80_core|i_reg|RegsL[1][5]~q\)))) # 
-- (!\z80|i_tv80_core|RegAddrC\(0) & (((\z80|i_tv80_core|i_reg|Mux42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrC\(0),
	datab => \z80|i_tv80_core|i_reg|RegsL[1][5]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsL[3][5]~q\,
	datad => \z80|i_tv80_core|i_reg|Mux42~0_combout\,
	combout => \z80|i_tv80_core|i_reg|Mux42~1_combout\);

-- Location: LCCOMB_X61_Y32_N10
\z80|i_tv80_core|A~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~63_combout\ = (\z80|i_tv80_core|A~36_combout\ & ((\z80|di_reg\(5)) # ((\z80|i_tv80_core|A~37_combout\)))) # (!\z80|i_tv80_core|A~36_combout\ & (((!\z80|i_tv80_core|A~37_combout\ & \z80|i_tv80_core|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|di_reg\(5),
	datab => \z80|i_tv80_core|A~36_combout\,
	datac => \z80|i_tv80_core|A~37_combout\,
	datad => \z80|i_tv80_core|Add0~10_combout\,
	combout => \z80|i_tv80_core|A~63_combout\);

-- Location: LCCOMB_X61_Y32_N28
\z80|i_tv80_core|A~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~64_combout\ = (\z80|i_tv80_core|A~37_combout\ & ((\z80|i_tv80_core|A~63_combout\ & (\z80|i_tv80_core|SP\(5))) # (!\z80|i_tv80_core|A~63_combout\ & ((\z80|i_tv80_core|PC\(5)))))) # (!\z80|i_tv80_core|A~37_combout\ & 
-- (((\z80|i_tv80_core|A~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP\(5),
	datab => \z80|i_tv80_core|PC\(5),
	datac => \z80|i_tv80_core|A~37_combout\,
	datad => \z80|i_tv80_core|A~63_combout\,
	combout => \z80|i_tv80_core|A~64_combout\);

-- Location: LCCOMB_X61_Y32_N6
\z80|i_tv80_core|A~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~65_combout\ = (\z80|i_tv80_core|A~35_combout\ & (((\z80|i_tv80_core|A~33_combout\)))) # (!\z80|i_tv80_core|A~35_combout\ & ((\z80|i_tv80_core|A~33_combout\ & ((\z80|i_tv80_core|TmpAddr\(5)))) # (!\z80|i_tv80_core|A~33_combout\ & 
-- (\z80|i_tv80_core|A~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~35_combout\,
	datab => \z80|i_tv80_core|A~64_combout\,
	datac => \z80|i_tv80_core|TmpAddr\(5),
	datad => \z80|i_tv80_core|A~33_combout\,
	combout => \z80|i_tv80_core|A~65_combout\);

-- Location: LCCOMB_X62_Y34_N20
\z80|i_tv80_core|A~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~66_combout\ = (\z80|i_tv80_core|A~35_combout\ & ((\z80|i_tv80_core|A~65_combout\ & ((\z80|i_tv80_core|A\(5)))) # (!\z80|i_tv80_core|A~65_combout\ & (\z80|i_tv80_core|i_reg|Mux42~1_combout\)))) # (!\z80|i_tv80_core|A~35_combout\ & 
-- (((\z80|i_tv80_core|A~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~35_combout\,
	datab => \z80|i_tv80_core|i_reg|Mux42~1_combout\,
	datac => \z80|i_tv80_core|A\(5),
	datad => \z80|i_tv80_core|A~65_combout\,
	combout => \z80|i_tv80_core|A~66_combout\);

-- Location: LCCOMB_X63_Y37_N26
\z80|i_tv80_core|A~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~67_combout\ = (\z80|i_tv80_core|A~66_combout\ & \KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|A~66_combout\,
	datad => \KEY[2]~input_o\,
	combout => \z80|i_tv80_core|A~67_combout\);

-- Location: LCCOMB_X62_Y37_N16
\z80|i_tv80_core|A[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A[5]~feeder_combout\ = \z80|i_tv80_core|A~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \z80|i_tv80_core|A~67_combout\,
	combout => \z80|i_tv80_core|A[5]~feeder_combout\);

-- Location: FF_X62_Y37_N17
\z80|i_tv80_core|A[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|A[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|A\(5));

-- Location: LCCOMB_X67_Y30_N10
\mu|bootrom~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~146_combout\ = (!\z80|i_tv80_core|A\(7) & (\z80|i_tv80_core|A\(1) & !\z80|i_tv80_core|A\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datac => \z80|i_tv80_core|A\(1),
	datad => \z80|i_tv80_core|A\(2),
	combout => \mu|bootrom~146_combout\);

-- Location: LCCOMB_X67_Y30_N18
\mu|bootrom~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~150_combout\ = (\z80|i_tv80_core|A\(7) & (\z80|i_tv80_core|A\(4) & ((\z80|i_tv80_core|A\(2)) # (!\z80|i_tv80_core|A\(1))))) # (!\z80|i_tv80_core|A\(7) & (\z80|i_tv80_core|A\(4) $ (((\z80|i_tv80_core|A\(2) & !\z80|i_tv80_core|A\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(2),
	datac => \z80|i_tv80_core|A\(1),
	datad => \z80|i_tv80_core|A\(4),
	combout => \mu|bootrom~150_combout\);

-- Location: LCCOMB_X67_Y30_N12
\mu|bootrom~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~147_combout\ = (\z80|i_tv80_core|A\(4) & ((\z80|i_tv80_core|A\(1)) # ((\z80|i_tv80_core|A\(7) & \z80|i_tv80_core|A\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(2),
	datac => \z80|i_tv80_core|A\(1),
	datad => \z80|i_tv80_core|A\(4),
	combout => \mu|bootrom~147_combout\);

-- Location: LCCOMB_X67_Y30_N14
\mu|bootrom~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~148_combout\ = (\z80|i_tv80_core|A\(7) & (!\z80|i_tv80_core|A\(1) & ((!\z80|i_tv80_core|A\(4)) # (!\z80|i_tv80_core|A\(2))))) # (!\z80|i_tv80_core|A\(7) & ((\z80|i_tv80_core|A\(4) & ((\z80|i_tv80_core|A\(1)))) # (!\z80|i_tv80_core|A\(4) & 
-- (\z80|i_tv80_core|A\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(2),
	datac => \z80|i_tv80_core|A\(1),
	datad => \z80|i_tv80_core|A\(4),
	combout => \mu|bootrom~148_combout\);

-- Location: LCCOMB_X67_Y30_N8
\mu|bootrom~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~149_combout\ = (\z80|i_tv80_core|A\(0) & ((\mu|bootrom~147_combout\) # ((\z80|i_tv80_core|A\(3))))) # (!\z80|i_tv80_core|A\(0) & (((\mu|bootrom~148_combout\ & !\z80|i_tv80_core|A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~147_combout\,
	datab => \mu|bootrom~148_combout\,
	datac => \z80|i_tv80_core|A\(0),
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~149_combout\);

-- Location: LCCOMB_X67_Y30_N28
\mu|bootrom~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~151_combout\ = (\mu|bootrom~149_combout\ & (((!\z80|i_tv80_core|A\(3)) # (!\mu|bootrom~150_combout\)))) # (!\mu|bootrom~149_combout\ & (!\mu|bootrom~146_combout\ & ((\z80|i_tv80_core|A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~146_combout\,
	datab => \mu|bootrom~150_combout\,
	datac => \mu|bootrom~149_combout\,
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~151_combout\);

-- Location: LCCOMB_X75_Y30_N18
\mu|bootrom~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~143_combout\ = (!\z80|i_tv80_core|A\(2) & (!\z80|i_tv80_core|A\(3) & (!\z80|i_tv80_core|A\(0) & \z80|i_tv80_core|A\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(3),
	datac => \z80|i_tv80_core|A\(0),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~143_combout\);

-- Location: LCCOMB_X75_Y30_N30
\mu|bootrom~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~141_combout\ = (\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(1) & (\z80|i_tv80_core|A\(3) $ (!\z80|i_tv80_core|A\(0))))) # (!\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(3) & (!\z80|i_tv80_core|A\(0) & !\z80|i_tv80_core|A\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(3),
	datac => \z80|i_tv80_core|A\(0),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~141_combout\);

-- Location: LCCOMB_X75_Y30_N12
\mu|bootrom~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~140_combout\ = (\z80|i_tv80_core|A\(3)) # ((\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(1)) # (!\z80|i_tv80_core|A\(0)))) # (!\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(3),
	datac => \z80|i_tv80_core|A\(0),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~140_combout\);

-- Location: LCCOMB_X75_Y30_N8
\mu|bootrom~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~142_combout\ = (\z80|i_tv80_core|A\(4) & ((\z80|i_tv80_core|A\(7)) # ((\mu|bootrom~140_combout\)))) # (!\z80|i_tv80_core|A\(4) & (!\z80|i_tv80_core|A\(7) & (!\mu|bootrom~141_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(4),
	datab => \z80|i_tv80_core|A\(7),
	datac => \mu|bootrom~141_combout\,
	datad => \mu|bootrom~140_combout\,
	combout => \mu|bootrom~142_combout\);

-- Location: LCCOMB_X75_Y30_N10
\mu|bootrom~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~139_combout\ = (\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(3) $ (\z80|i_tv80_core|A\(0) $ (!\z80|i_tv80_core|A\(1))))) # (!\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(3) & ((\z80|i_tv80_core|A\(1)) # (!\z80|i_tv80_core|A\(0)))) # 
-- (!\z80|i_tv80_core|A\(3) & (!\z80|i_tv80_core|A\(0) & \z80|i_tv80_core|A\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110110000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(3),
	datac => \z80|i_tv80_core|A\(0),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~139_combout\);

-- Location: LCCOMB_X75_Y30_N28
\mu|bootrom~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~144_combout\ = (\z80|i_tv80_core|A\(7) & ((\mu|bootrom~142_combout\ & (\mu|bootrom~143_combout\)) # (!\mu|bootrom~142_combout\ & ((!\mu|bootrom~139_combout\))))) # (!\z80|i_tv80_core|A\(7) & (((\mu|bootrom~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \mu|bootrom~143_combout\,
	datac => \mu|bootrom~142_combout\,
	datad => \mu|bootrom~139_combout\,
	combout => \mu|bootrom~144_combout\);

-- Location: LCCOMB_X74_Y30_N0
\mu|bootrom~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~134_combout\ = (\z80|i_tv80_core|A\(2)) # ((!\z80|i_tv80_core|A\(7) & !\z80|i_tv80_core|A\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|A\(7),
	datac => \z80|i_tv80_core|A\(2),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~134_combout\);

-- Location: LCCOMB_X74_Y30_N2
\mu|bootrom~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~135_combout\ = (\z80|i_tv80_core|A\(7) & (((\z80|i_tv80_core|A\(2)) # (!\z80|i_tv80_core|A\(1))))) # (!\z80|i_tv80_core|A\(7) & (\z80|i_tv80_core|A\(0) $ (((\z80|i_tv80_core|A\(2) & !\z80|i_tv80_core|A\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(2),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~135_combout\);

-- Location: LCCOMB_X74_Y30_N12
\mu|bootrom~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~136_combout\ = (\z80|i_tv80_core|A\(4) & ((\mu|bootrom~134_combout\) # ((\z80|i_tv80_core|A\(3))))) # (!\z80|i_tv80_core|A\(4) & (((!\z80|i_tv80_core|A\(3) & !\mu|bootrom~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(4),
	datab => \mu|bootrom~134_combout\,
	datac => \z80|i_tv80_core|A\(3),
	datad => \mu|bootrom~135_combout\,
	combout => \mu|bootrom~136_combout\);

-- Location: LCCOMB_X75_Y30_N14
\mu|bootrom~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~137_combout\ = (\z80|i_tv80_core|A\(7) & ((\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(0)) # (!\z80|i_tv80_core|A\(1)))) # (!\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(1)) # (!\z80|i_tv80_core|A\(0)))))) # (!\z80|i_tv80_core|A\(7) & 
-- (\z80|i_tv80_core|A\(0) & ((!\z80|i_tv80_core|A\(1)) # (!\z80|i_tv80_core|A\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(7),
	datac => \z80|i_tv80_core|A\(0),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~137_combout\);

-- Location: LCCOMB_X75_Y30_N4
\mu|bootrom~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~133_combout\ = (\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(7) $ ((\z80|i_tv80_core|A\(0))))) # (!\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(7)) # ((\z80|i_tv80_core|A\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(7),
	datac => \z80|i_tv80_core|A\(0),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~133_combout\);

-- Location: LCCOMB_X75_Y30_N16
\mu|bootrom~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~138_combout\ = (\mu|bootrom~136_combout\ & ((\mu|bootrom~137_combout\) # ((!\z80|i_tv80_core|A\(3))))) # (!\mu|bootrom~136_combout\ & (((\mu|bootrom~133_combout\ & \z80|i_tv80_core|A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~136_combout\,
	datab => \mu|bootrom~137_combout\,
	datac => \mu|bootrom~133_combout\,
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~138_combout\);

-- Location: LCCOMB_X75_Y30_N22
\mu|bootrom~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~145_combout\ = (\z80|i_tv80_core|A\(6) & (((\z80|i_tv80_core|A\(5)) # (\mu|bootrom~138_combout\)))) # (!\z80|i_tv80_core|A\(6) & (\mu|bootrom~144_combout\ & (!\z80|i_tv80_core|A\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(6),
	datab => \mu|bootrom~144_combout\,
	datac => \z80|i_tv80_core|A\(5),
	datad => \mu|bootrom~138_combout\,
	combout => \mu|bootrom~145_combout\);

-- Location: LCCOMB_X67_Y30_N6
\mu|bootrom~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~127_combout\ = (\z80|i_tv80_core|A\(7) & (!\z80|i_tv80_core|A\(4) & ((\z80|i_tv80_core|A\(0)) # (\z80|i_tv80_core|A\(1))))) # (!\z80|i_tv80_core|A\(7) & (\z80|i_tv80_core|A\(0) & (\z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(1),
	datad => \z80|i_tv80_core|A\(4),
	combout => \mu|bootrom~127_combout\);

-- Location: LCCOMB_X67_Y30_N26
\mu|bootrom~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~129_combout\ = (\z80|i_tv80_core|A\(7) & ((\z80|i_tv80_core|A\(1) & ((!\z80|i_tv80_core|A\(4)))) # (!\z80|i_tv80_core|A\(1) & (\z80|i_tv80_core|A\(0))))) # (!\z80|i_tv80_core|A\(7) & (((\z80|i_tv80_core|A\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(1),
	datad => \z80|i_tv80_core|A\(4),
	combout => \mu|bootrom~129_combout\);

-- Location: LCCOMB_X67_Y30_N16
\mu|bootrom~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~128_combout\ = (\z80|i_tv80_core|A\(4)) # ((\z80|i_tv80_core|A\(7) & (\z80|i_tv80_core|A\(0) & \z80|i_tv80_core|A\(1))) # (!\z80|i_tv80_core|A\(7) & ((\z80|i_tv80_core|A\(0)) # (\z80|i_tv80_core|A\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(1),
	datad => \z80|i_tv80_core|A\(4),
	combout => \mu|bootrom~128_combout\);

-- Location: LCCOMB_X67_Y30_N20
\mu|bootrom~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~130_combout\ = (\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(3)) # ((!\mu|bootrom~128_combout\)))) # (!\z80|i_tv80_core|A\(2) & (!\z80|i_tv80_core|A\(3) & (\mu|bootrom~129_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(3),
	datac => \mu|bootrom~129_combout\,
	datad => \mu|bootrom~128_combout\,
	combout => \mu|bootrom~130_combout\);

-- Location: LCCOMB_X67_Y30_N30
\mu|bootrom~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~131_combout\ = (!\z80|i_tv80_core|A\(7) & ((\z80|i_tv80_core|A\(0) & (\z80|i_tv80_core|A\(1))) # (!\z80|i_tv80_core|A\(0) & ((\z80|i_tv80_core|A\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(1),
	datad => \z80|i_tv80_core|A\(4),
	combout => \mu|bootrom~131_combout\);

-- Location: LCCOMB_X67_Y30_N24
\mu|bootrom~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~132_combout\ = (\mu|bootrom~130_combout\ & (((\mu|bootrom~131_combout\) # (!\z80|i_tv80_core|A\(3))))) # (!\mu|bootrom~130_combout\ & (\mu|bootrom~127_combout\ & ((\z80|i_tv80_core|A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~127_combout\,
	datab => \mu|bootrom~130_combout\,
	datac => \mu|bootrom~131_combout\,
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~132_combout\);

-- Location: LCCOMB_X67_Y30_N22
\mu|bootrom~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~152_combout\ = (\z80|i_tv80_core|A\(5) & ((\mu|bootrom~145_combout\ & (\mu|bootrom~151_combout\)) # (!\mu|bootrom~145_combout\ & ((\mu|bootrom~132_combout\))))) # (!\z80|i_tv80_core|A\(5) & (((\mu|bootrom~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(5),
	datab => \mu|bootrom~151_combout\,
	datac => \mu|bootrom~145_combout\,
	datad => \mu|bootrom~132_combout\,
	combout => \mu|bootrom~152_combout\);

-- Location: LCCOMB_X65_Y33_N2
\mu|z80_din[5]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[5]~47_combout\ = (\mu|z80_din[5]~46_combout\) # ((\mu|bootrom~152_combout\ & \mu|always0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~152_combout\,
	datac => \mu|always0~2_combout\,
	datad => \mu|z80_din[5]~46_combout\,
	combout => \mu|z80_din[5]~47_combout\);

-- Location: LCCOMB_X70_Y37_N8
\z80|i_tv80_core|IR~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|IR~7_combout\ = (\KEY[2]~input_o\ & (\mu|z80_din[5]~47_combout\ & ((!\z80|i_tv80_core|Halt_FF~q\) # (!\z80|i_tv80_core|always2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|always2~0_combout\,
	datab => \KEY[2]~input_o\,
	datac => \z80|i_tv80_core|Halt_FF~q\,
	datad => \mu|z80_din[5]~47_combout\,
	combout => \z80|i_tv80_core|IR~7_combout\);

-- Location: FF_X70_Y37_N9
\z80|i_tv80_core|IR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|IR~7_combout\,
	ena => \z80|i_tv80_core|IR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|IR\(5));

-- Location: LCCOMB_X61_Y38_N18
\z80|i_tv80_core|i_mcode|Decoder2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Decoder2~7_combout\ = (\z80|i_tv80_core|IR\(4) & (\z80|i_tv80_core|IR\(3) & \z80|i_tv80_core|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(4),
	datab => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|Decoder2~7_combout\);

-- Location: LCCOMB_X68_Y37_N20
\z80|i_tv80_core|always3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|always3~0_combout\ = (!\z80|i_tv80_core|ISet\(0) & ((\z80|i_tv80_core|i_mcode|Decoder2~6_combout\) # ((\z80|i_tv80_core|i_mcode|Decoder2~7_combout\ & \z80|i_tv80_core|i_mcode|Decoder2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Decoder2~7_combout\,
	datab => \z80|i_tv80_core|i_mcode|Decoder2~6_combout\,
	datac => \z80|i_tv80_core|i_mcode|Decoder2~10_combout\,
	datad => \z80|i_tv80_core|ISet\(0),
	combout => \z80|i_tv80_core|always3~0_combout\);

-- Location: LCCOMB_X67_Y36_N2
\z80|i_tv80_core|RegAddrC~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|RegAddrC~1_combout\ = (\z80|i_tv80_core|mcycle\(5)) # ((!\z80|i_tv80_core|always3~0_combout\ & \z80|i_tv80_core|i_mcode|Selector124~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|always3~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector124~4_combout\,
	datad => \z80|i_tv80_core|mcycle\(5),
	combout => \z80|i_tv80_core|RegAddrC~1_combout\);

-- Location: FF_X67_Y36_N3
\z80|i_tv80_core|RegAddrC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|RegAddrC~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|RegAddrC\(0));

-- Location: LCCOMB_X67_Y32_N30
\z80|i_tv80_core|i_reg|Mux40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux40~0_combout\ = (\z80|i_tv80_core|RegAddrC\(0) & (((\z80|i_tv80_core|RegAddrC\(1))))) # (!\z80|i_tv80_core|RegAddrC\(0) & ((\z80|i_tv80_core|RegAddrC\(1) & (\z80|i_tv80_core|i_reg|RegsL[2][7]~q\)) # 
-- (!\z80|i_tv80_core|RegAddrC\(1) & ((\z80|i_tv80_core|i_reg|RegsL[0][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[2][7]~q\,
	datab => \z80|i_tv80_core|RegAddrC\(0),
	datac => \z80|i_tv80_core|i_reg|RegsL[0][7]~q\,
	datad => \z80|i_tv80_core|RegAddrC\(1),
	combout => \z80|i_tv80_core|i_reg|Mux40~0_combout\);

-- Location: LCCOMB_X66_Y32_N30
\z80|i_tv80_core|i_reg|Mux40~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_reg|Mux40~1_combout\ = (\z80|i_tv80_core|RegAddrC\(0) & ((\z80|i_tv80_core|i_reg|Mux40~0_combout\ & (\z80|i_tv80_core|i_reg|RegsL[3][7]~q\)) # (!\z80|i_tv80_core|i_reg|Mux40~0_combout\ & ((\z80|i_tv80_core|i_reg|RegsL[1][7]~q\))))) # 
-- (!\z80|i_tv80_core|RegAddrC\(0) & (((\z80|i_tv80_core|i_reg|Mux40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|RegAddrC\(0),
	datab => \z80|i_tv80_core|i_reg|RegsL[3][7]~q\,
	datac => \z80|i_tv80_core|i_reg|Mux40~0_combout\,
	datad => \z80|i_tv80_core|i_reg|RegsL[1][7]~q\,
	combout => \z80|i_tv80_core|i_reg|Mux40~1_combout\);

-- Location: LCCOMB_X61_Y34_N10
\z80|i_tv80_core|A~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~73_combout\ = (\z80|i_tv80_core|A~37_combout\ & (((\z80|i_tv80_core|A~36_combout\)))) # (!\z80|i_tv80_core|A~37_combout\ & ((\z80|i_tv80_core|A~36_combout\ & ((\z80|di_reg\(7)))) # (!\z80|i_tv80_core|A~36_combout\ & 
-- (\z80|i_tv80_core|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Add0~14_combout\,
	datab => \z80|i_tv80_core|A~37_combout\,
	datac => \z80|di_reg\(7),
	datad => \z80|i_tv80_core|A~36_combout\,
	combout => \z80|i_tv80_core|A~73_combout\);

-- Location: LCCOMB_X61_Y34_N28
\z80|i_tv80_core|A~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~74_combout\ = (\z80|i_tv80_core|A~73_combout\ & ((\z80|i_tv80_core|SP\(7)) # ((!\z80|i_tv80_core|A~37_combout\)))) # (!\z80|i_tv80_core|A~73_combout\ & (((\z80|i_tv80_core|A~37_combout\ & \z80|i_tv80_core|PC\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~73_combout\,
	datab => \z80|i_tv80_core|SP\(7),
	datac => \z80|i_tv80_core|A~37_combout\,
	datad => \z80|i_tv80_core|PC\(7),
	combout => \z80|i_tv80_core|A~74_combout\);

-- Location: LCCOMB_X61_Y34_N22
\z80|i_tv80_core|A~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~75_combout\ = (\z80|i_tv80_core|A~33_combout\ & ((\z80|i_tv80_core|TmpAddr\(7)) # ((\z80|i_tv80_core|A~35_combout\)))) # (!\z80|i_tv80_core|A~33_combout\ & (((!\z80|i_tv80_core|A~35_combout\ & \z80|i_tv80_core|A~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr\(7),
	datab => \z80|i_tv80_core|A~33_combout\,
	datac => \z80|i_tv80_core|A~35_combout\,
	datad => \z80|i_tv80_core|A~74_combout\,
	combout => \z80|i_tv80_core|A~75_combout\);

-- Location: LCCOMB_X61_Y34_N24
\z80|i_tv80_core|A~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~76_combout\ = (\z80|i_tv80_core|A~35_combout\ & ((\z80|i_tv80_core|A~75_combout\ & ((\z80|i_tv80_core|A\(7)))) # (!\z80|i_tv80_core|A~75_combout\ & (\z80|i_tv80_core|i_reg|Mux40~1_combout\)))) # (!\z80|i_tv80_core|A~35_combout\ & 
-- (((\z80|i_tv80_core|A~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux40~1_combout\,
	datab => \z80|i_tv80_core|A\(7),
	datac => \z80|i_tv80_core|A~35_combout\,
	datad => \z80|i_tv80_core|A~75_combout\,
	combout => \z80|i_tv80_core|A~76_combout\);

-- Location: LCCOMB_X61_Y34_N18
\z80|i_tv80_core|A~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~77_combout\ = (\KEY[2]~input_o\ & \z80|i_tv80_core|A~76_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \z80|i_tv80_core|A~76_combout\,
	combout => \z80|i_tv80_core|A~77_combout\);

-- Location: FF_X61_Y34_N19
\z80|i_tv80_core|A[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|A~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|A\(7));

-- Location: LCCOMB_X58_Y33_N18
\mu|bootrom~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~72_combout\ = (\z80|i_tv80_core|A\(7) & (\z80|i_tv80_core|A\(2) $ (((\z80|i_tv80_core|A\(4)) # (!\z80|i_tv80_core|A\(3)))))) # (!\z80|i_tv80_core|A\(7) & ((\z80|i_tv80_core|A\(4) & (\z80|i_tv80_core|A\(3))) # (!\z80|i_tv80_core|A\(4) & 
-- ((\z80|i_tv80_core|A\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(3),
	datac => \z80|i_tv80_core|A\(2),
	datad => \z80|i_tv80_core|A\(4),
	combout => \mu|bootrom~72_combout\);

-- Location: LCCOMB_X58_Y33_N12
\mu|bootrom~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~73_combout\ = (\z80|i_tv80_core|A\(2) & (((!\z80|i_tv80_core|A\(3) & !\z80|i_tv80_core|A\(4))))) # (!\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(3) $ (((\z80|i_tv80_core|A\(7) & !\z80|i_tv80_core|A\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(3),
	datac => \z80|i_tv80_core|A\(2),
	datad => \z80|i_tv80_core|A\(4),
	combout => \mu|bootrom~73_combout\);

-- Location: LCCOMB_X58_Y33_N30
\mu|bootrom~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~74_combout\ = (\z80|i_tv80_core|A\(1) & (((\z80|i_tv80_core|A\(0))))) # (!\z80|i_tv80_core|A\(1) & ((\z80|i_tv80_core|A\(0) & (\mu|bootrom~72_combout\)) # (!\z80|i_tv80_core|A\(0) & ((!\mu|bootrom~73_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(1),
	datab => \mu|bootrom~72_combout\,
	datac => \z80|i_tv80_core|A\(0),
	datad => \mu|bootrom~73_combout\,
	combout => \mu|bootrom~74_combout\);

-- Location: LCCOMB_X58_Y33_N0
\mu|bootrom~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~71_combout\ = (\z80|i_tv80_core|A\(7) & ((\z80|i_tv80_core|A\(3) & ((\z80|i_tv80_core|A\(4)))) # (!\z80|i_tv80_core|A\(3) & ((!\z80|i_tv80_core|A\(4)) # (!\z80|i_tv80_core|A\(2)))))) # (!\z80|i_tv80_core|A\(7) & (\z80|i_tv80_core|A\(3) & 
-- (\z80|i_tv80_core|A\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(3),
	datac => \z80|i_tv80_core|A\(2),
	datad => \z80|i_tv80_core|A\(4),
	combout => \mu|bootrom~71_combout\);

-- Location: LCCOMB_X58_Y33_N24
\mu|bootrom~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~75_combout\ = (\z80|i_tv80_core|A\(3) & ((\z80|i_tv80_core|A\(7) $ (!\z80|i_tv80_core|A\(2))) # (!\z80|i_tv80_core|A\(4)))) # (!\z80|i_tv80_core|A\(3) & ((\z80|i_tv80_core|A\(7)) # ((\z80|i_tv80_core|A\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(3),
	datac => \z80|i_tv80_core|A\(2),
	datad => \z80|i_tv80_core|A\(4),
	combout => \mu|bootrom~75_combout\);

-- Location: LCCOMB_X58_Y33_N2
\mu|bootrom~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~76_combout\ = (\mu|bootrom~74_combout\ & (((!\mu|bootrom~75_combout\) # (!\z80|i_tv80_core|A\(1))))) # (!\mu|bootrom~74_combout\ & (!\mu|bootrom~71_combout\ & (\z80|i_tv80_core|A\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~74_combout\,
	datab => \mu|bootrom~71_combout\,
	datac => \z80|i_tv80_core|A\(1),
	datad => \mu|bootrom~75_combout\,
	combout => \mu|bootrom~76_combout\);

-- Location: LCCOMB_X73_Y33_N12
\mu|bootrom~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~64_combout\ = (\z80|i_tv80_core|A\(2) & (!\z80|i_tv80_core|A\(3) & (\z80|i_tv80_core|A\(0) $ (!\z80|i_tv80_core|A\(4))))) # (!\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(4) & ((!\z80|i_tv80_core|A\(3)) # (!\z80|i_tv80_core|A\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(4),
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~64_combout\);

-- Location: LCCOMB_X73_Y33_N28
\mu|bootrom~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~68_combout\ = (\z80|i_tv80_core|A\(3) & (\z80|i_tv80_core|A\(0) $ (((\z80|i_tv80_core|A\(4)) # (!\z80|i_tv80_core|A\(2)))))) # (!\z80|i_tv80_core|A\(3) & (\z80|i_tv80_core|A\(2) $ (((\z80|i_tv80_core|A\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(4),
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~68_combout\);

-- Location: LCCOMB_X73_Y33_N6
\mu|bootrom~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~65_combout\ = (\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(0) & ((\z80|i_tv80_core|A\(4)) # (!\z80|i_tv80_core|A\(3))))) # (!\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(4) $ (\z80|i_tv80_core|A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(4),
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~65_combout\);

-- Location: LCCOMB_X73_Y33_N0
\mu|bootrom~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~66_combout\ = (\z80|i_tv80_core|A\(4) & ((\z80|i_tv80_core|A\(3) & (\z80|i_tv80_core|A\(2))) # (!\z80|i_tv80_core|A\(3) & ((\z80|i_tv80_core|A\(0)))))) # (!\z80|i_tv80_core|A\(4) & (((\z80|i_tv80_core|A\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(4),
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~66_combout\);

-- Location: LCCOMB_X73_Y33_N18
\mu|bootrom~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~67_combout\ = (\z80|i_tv80_core|A\(1) & (((\z80|i_tv80_core|A\(7))) # (!\mu|bootrom~65_combout\))) # (!\z80|i_tv80_core|A\(1) & (((!\z80|i_tv80_core|A\(7) & \mu|bootrom~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~65_combout\,
	datab => \z80|i_tv80_core|A\(1),
	datac => \z80|i_tv80_core|A\(7),
	datad => \mu|bootrom~66_combout\,
	combout => \mu|bootrom~67_combout\);

-- Location: LCCOMB_X73_Y33_N22
\mu|bootrom~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~69_combout\ = (\z80|i_tv80_core|A\(7) & ((\mu|bootrom~67_combout\ & ((!\mu|bootrom~68_combout\))) # (!\mu|bootrom~67_combout\ & (\mu|bootrom~64_combout\)))) # (!\z80|i_tv80_core|A\(7) & (((\mu|bootrom~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~64_combout\,
	datab => \mu|bootrom~68_combout\,
	datac => \z80|i_tv80_core|A\(7),
	datad => \mu|bootrom~67_combout\,
	combout => \mu|bootrom~69_combout\);

-- Location: LCCOMB_X73_Y33_N16
\mu|bootrom~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~62_combout\ = (\z80|i_tv80_core|A\(4) & (((!\z80|i_tv80_core|A\(3) & !\z80|i_tv80_core|A\(1))) # (!\z80|i_tv80_core|A\(0)))) # (!\z80|i_tv80_core|A\(4) & (((!\z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(4),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(3),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~62_combout\);

-- Location: LCCOMB_X73_Y33_N2
\mu|bootrom~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~59_combout\ = (\z80|i_tv80_core|A\(0) & (\z80|i_tv80_core|A\(4) & ((\z80|i_tv80_core|A\(1)) # (!\z80|i_tv80_core|A\(3))))) # (!\z80|i_tv80_core|A\(0) & (\z80|i_tv80_core|A\(1) & ((!\z80|i_tv80_core|A\(3)) # (!\z80|i_tv80_core|A\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(4),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(3),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~59_combout\);

-- Location: LCCOMB_X73_Y33_N20
\mu|bootrom~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~60_combout\ = (\z80|i_tv80_core|A\(4) & (\z80|i_tv80_core|A\(0) $ (\z80|i_tv80_core|A\(3) $ (!\z80|i_tv80_core|A\(1))))) # (!\z80|i_tv80_core|A\(4) & ((\z80|i_tv80_core|A\(0) & ((\z80|i_tv80_core|A\(1)) # (!\z80|i_tv80_core|A\(3)))) # 
-- (!\z80|i_tv80_core|A\(0) & (!\z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110110000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(4),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(3),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~60_combout\);

-- Location: LCCOMB_X73_Y33_N14
\mu|bootrom~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~61_combout\ = (\z80|i_tv80_core|A\(2) & ((\mu|bootrom~59_combout\) # ((\z80|i_tv80_core|A\(7))))) # (!\z80|i_tv80_core|A\(2) & (((!\z80|i_tv80_core|A\(7) & !\mu|bootrom~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \mu|bootrom~59_combout\,
	datac => \z80|i_tv80_core|A\(7),
	datad => \mu|bootrom~60_combout\,
	combout => \mu|bootrom~61_combout\);

-- Location: LCCOMB_X73_Y33_N24
\mu|bootrom~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~58_combout\ = (\z80|i_tv80_core|A\(4) & ((\z80|i_tv80_core|A\(0) & (\z80|i_tv80_core|A\(3) & !\z80|i_tv80_core|A\(1))) # (!\z80|i_tv80_core|A\(0) & ((\z80|i_tv80_core|A\(1)))))) # (!\z80|i_tv80_core|A\(4) & (\z80|i_tv80_core|A\(3) & 
-- ((\z80|i_tv80_core|A\(0)) # (!\z80|i_tv80_core|A\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(4),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(3),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~58_combout\);

-- Location: LCCOMB_X73_Y33_N10
\mu|bootrom~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~63_combout\ = (\z80|i_tv80_core|A\(7) & ((\mu|bootrom~61_combout\ & (!\mu|bootrom~62_combout\)) # (!\mu|bootrom~61_combout\ & ((!\mu|bootrom~58_combout\))))) # (!\z80|i_tv80_core|A\(7) & (((\mu|bootrom~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \mu|bootrom~62_combout\,
	datac => \mu|bootrom~61_combout\,
	datad => \mu|bootrom~58_combout\,
	combout => \mu|bootrom~63_combout\);

-- Location: LCCOMB_X73_Y33_N8
\mu|bootrom~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~70_combout\ = (\z80|i_tv80_core|A\(6) & ((\z80|i_tv80_core|A\(5)) # ((\mu|bootrom~63_combout\)))) # (!\z80|i_tv80_core|A\(6) & (!\z80|i_tv80_core|A\(5) & (\mu|bootrom~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(6),
	datab => \z80|i_tv80_core|A\(5),
	datac => \mu|bootrom~69_combout\,
	datad => \mu|bootrom~63_combout\,
	combout => \mu|bootrom~70_combout\);

-- Location: LCCOMB_X74_Y30_N16
\mu|bootrom~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~52_combout\ = (\z80|i_tv80_core|A\(3) & (((!\z80|i_tv80_core|A\(1)) # (!\z80|i_tv80_core|A\(0))) # (!\z80|i_tv80_core|A\(7)))) # (!\z80|i_tv80_core|A\(3) & ((\z80|i_tv80_core|A\(7)) # ((\z80|i_tv80_core|A\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(3),
	datab => \z80|i_tv80_core|A\(7),
	datac => \z80|i_tv80_core|A\(0),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~52_combout\);

-- Location: LCCOMB_X74_Y30_N8
\mu|bootrom~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~56_combout\ = (\z80|i_tv80_core|A\(0) & ((\z80|i_tv80_core|A\(3) & (\z80|i_tv80_core|A\(7) $ (!\z80|i_tv80_core|A\(1)))) # (!\z80|i_tv80_core|A\(3) & ((\z80|i_tv80_core|A\(7)) # (\z80|i_tv80_core|A\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(3),
	datab => \z80|i_tv80_core|A\(7),
	datac => \z80|i_tv80_core|A\(0),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~56_combout\);

-- Location: LCCOMB_X74_Y30_N20
\mu|bootrom~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~54_combout\ = (\z80|i_tv80_core|A\(3) & (!\z80|i_tv80_core|A\(7) & (!\z80|i_tv80_core|A\(0) & \z80|i_tv80_core|A\(1)))) # (!\z80|i_tv80_core|A\(3) & (((\z80|i_tv80_core|A\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(3),
	datab => \z80|i_tv80_core|A\(7),
	datac => \z80|i_tv80_core|A\(0),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~54_combout\);

-- Location: LCCOMB_X74_Y30_N10
\mu|bootrom~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~53_combout\ = (\z80|i_tv80_core|A\(3) & (!\z80|i_tv80_core|A\(1) & ((\z80|i_tv80_core|A\(7)) # (!\z80|i_tv80_core|A\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(3),
	datab => \z80|i_tv80_core|A\(7),
	datac => \z80|i_tv80_core|A\(0),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~53_combout\);

-- Location: LCCOMB_X74_Y30_N22
\mu|bootrom~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~55_combout\ = (\z80|i_tv80_core|A\(4) & (((\z80|i_tv80_core|A\(2))))) # (!\z80|i_tv80_core|A\(4) & ((\z80|i_tv80_core|A\(2) & ((\mu|bootrom~53_combout\))) # (!\z80|i_tv80_core|A\(2) & (!\mu|bootrom~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(4),
	datab => \mu|bootrom~54_combout\,
	datac => \z80|i_tv80_core|A\(2),
	datad => \mu|bootrom~53_combout\,
	combout => \mu|bootrom~55_combout\);

-- Location: LCCOMB_X74_Y30_N18
\mu|bootrom~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~57_combout\ = (\mu|bootrom~55_combout\ & (((\mu|bootrom~56_combout\) # (!\z80|i_tv80_core|A\(4))))) # (!\mu|bootrom~55_combout\ & (!\mu|bootrom~52_combout\ & ((\z80|i_tv80_core|A\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~52_combout\,
	datab => \mu|bootrom~56_combout\,
	datac => \mu|bootrom~55_combout\,
	datad => \z80|i_tv80_core|A\(4),
	combout => \mu|bootrom~57_combout\);

-- Location: LCCOMB_X73_Y33_N26
\mu|bootrom~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~77_combout\ = (\z80|i_tv80_core|A\(5) & ((\mu|bootrom~70_combout\ & (\mu|bootrom~76_combout\)) # (!\mu|bootrom~70_combout\ & ((\mu|bootrom~57_combout\))))) # (!\z80|i_tv80_core|A\(5) & (((\mu|bootrom~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~76_combout\,
	datab => \z80|i_tv80_core|A\(5),
	datac => \mu|bootrom~70_combout\,
	datad => \mu|bootrom~57_combout\,
	combout => \mu|bootrom~77_combout\);

-- Location: LCCOMB_X63_Y33_N26
\mu|z80_din[2]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[2]~23_combout\ = (\mu|z80_din[2]~22_combout\) # ((\mu|always0~2_combout\ & \mu|bootrom~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|always0~2_combout\,
	datab => \mu|bootrom~77_combout\,
	datad => \mu|z80_din[2]~22_combout\,
	combout => \mu|z80_din[2]~23_combout\);

-- Location: LCCOMB_X70_Y37_N14
\z80|i_tv80_core|IR~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|IR~0_combout\ = (\mu|z80_din[2]~23_combout\ & (\KEY[2]~input_o\ & ((!\z80|i_tv80_core|always2~0_combout\) # (!\z80|i_tv80_core|Halt_FF~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[2]~23_combout\,
	datab => \KEY[2]~input_o\,
	datac => \z80|i_tv80_core|Halt_FF~q\,
	datad => \z80|i_tv80_core|always2~0_combout\,
	combout => \z80|i_tv80_core|IR~0_combout\);

-- Location: FF_X70_Y37_N15
\z80|i_tv80_core|IR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|IR~0_combout\,
	ena => \z80|i_tv80_core|IR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|IR\(2));

-- Location: LCCOMB_X69_Y40_N0
\z80|i_tv80_core|i_mcode|TStates~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|TStates~1_combout\ = (\z80|i_tv80_core|IR\(2) & !\z80|i_tv80_core|IR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datac => \z80|i_tv80_core|IR\(1),
	combout => \z80|i_tv80_core|i_mcode|TStates~1_combout\);

-- Location: LCCOMB_X69_Y40_N12
\z80|i_tv80_core|i_mcode|TStates~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|TStates~4_combout\ = (\z80|i_tv80_core|i_mcode|TStates~1_combout\ & ((\z80|i_tv80_core|mcycle\(2) & ((!\z80|i_tv80_core|i_mcode|Mux9~0_combout\))) # (!\z80|i_tv80_core|mcycle\(2) & (!\z80|i_tv80_core|mcycle\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|TStates~1_combout\,
	datab => \z80|i_tv80_core|mcycle\(3),
	datac => \z80|i_tv80_core|i_mcode|Mux9~0_combout\,
	datad => \z80|i_tv80_core|mcycle\(2),
	combout => \z80|i_tv80_core|i_mcode|TStates~4_combout\);

-- Location: LCCOMB_X69_Y39_N4
\z80|i_tv80_core|i_mcode|TStates~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|TStates~6_combout\ = (\z80|i_tv80_core|IR\(1) & (!\z80|i_tv80_core|IR\(3) & (\z80|i_tv80_core|IR\(5) & \z80|i_tv80_core|mcycle\(0)))) # (!\z80|i_tv80_core|IR\(1) & ((\z80|i_tv80_core|IR\(5) & (\z80|i_tv80_core|IR\(3))) # 
-- (!\z80|i_tv80_core|IR\(5) & ((\z80|i_tv80_core|mcycle\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|IR\(3),
	datac => \z80|i_tv80_core|IR\(5),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|TStates~6_combout\);

-- Location: LCCOMB_X69_Y40_N16
\z80|i_tv80_core|i_mcode|TStates~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|TStates~7_combout\ = (!\z80|i_tv80_core|IR\(2) & (!\z80|i_tv80_core|i_mcode|TStates~6_combout\ & ((\z80|i_tv80_core|IR\(1)) # (!\z80|i_tv80_core|mcycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|i_mcode|TStates~6_combout\,
	datac => \z80|i_tv80_core|IR\(1),
	datad => \z80|i_tv80_core|mcycle\(1),
	combout => \z80|i_tv80_core|i_mcode|TStates~7_combout\);

-- Location: LCCOMB_X69_Y40_N30
\z80|i_tv80_core|i_mcode|TStates~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|TStates~5_combout\ = (\z80|i_tv80_core|IR\(2) & ((\z80|i_tv80_core|IR\(5)) # ((\z80|i_tv80_core|IR\(1)) # (\z80|i_tv80_core|mcycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|IR\(5),
	datac => \z80|i_tv80_core|IR\(1),
	datad => \z80|i_tv80_core|mcycle\(1),
	combout => \z80|i_tv80_core|i_mcode|TStates~5_combout\);

-- Location: LCCOMB_X68_Y40_N2
\z80|i_tv80_core|i_mcode|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector19~0_combout\ = (\z80|i_tv80_core|IR\(5) & (\z80|i_tv80_core|IR\(3))) # (!\z80|i_tv80_core|IR\(5) & ((\z80|i_tv80_core|mcycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(5),
	datab => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector19~0_combout\);

-- Location: LCCOMB_X69_Y40_N2
\z80|i_tv80_core|i_mcode|TStates~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|TStates~3_combout\ = (\z80|i_tv80_core|i_mcode|Decoder2~4_combout\ & (\z80|i_tv80_core|i_mcode|Selector19~0_combout\ & ((\z80|i_tv80_core|IR\(5)) # (!\z80|i_tv80_core|i_mcode|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Mux9~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|Decoder2~4_combout\,
	datac => \z80|i_tv80_core|IR\(5),
	datad => \z80|i_tv80_core|i_mcode|Selector19~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|TStates~3_combout\);

-- Location: LCCOMB_X69_Y40_N26
\z80|i_tv80_core|i_mcode|TStates~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|TStates~8_combout\ = (\z80|i_tv80_core|i_mcode|TStates~4_combout\) # ((\z80|i_tv80_core|i_mcode|TStates~7_combout\) # ((\z80|i_tv80_core|i_mcode|TStates~5_combout\) # (\z80|i_tv80_core|i_mcode|TStates~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|TStates~4_combout\,
	datab => \z80|i_tv80_core|i_mcode|TStates~7_combout\,
	datac => \z80|i_tv80_core|i_mcode|TStates~5_combout\,
	datad => \z80|i_tv80_core|i_mcode|TStates~3_combout\,
	combout => \z80|i_tv80_core|i_mcode|TStates~8_combout\);

-- Location: LCCOMB_X69_Y39_N22
\z80|i_tv80_core|i_mcode|MCycles~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~126_combout\ = (\z80|i_tv80_core|i_mcode|TStates~8_combout\) # ((!\z80|i_tv80_core|IR\(6)) # (!\z80|i_tv80_core|IR\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|i_mcode|TStates~8_combout\,
	datac => \z80|i_tv80_core|IR\(7),
	datad => \z80|i_tv80_core|IR\(6),
	combout => \z80|i_tv80_core|i_mcode|MCycles~126_combout\);

-- Location: LCCOMB_X69_Y39_N24
\z80|i_tv80_core|i_mcode|Selector31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector31~1_combout\ = (\z80|i_tv80_core|IR\(2) & (\z80|i_tv80_core|IR\(3) & !\z80|i_tv80_core|IR\(1))) # (!\z80|i_tv80_core|IR\(2) & ((\z80|i_tv80_core|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|IR\(3),
	datac => \z80|i_tv80_core|IR\(1),
	combout => \z80|i_tv80_core|i_mcode|Selector31~1_combout\);

-- Location: LCCOMB_X69_Y39_N6
\z80|i_tv80_core|i_mcode|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector31~0_combout\ = ((\z80|i_tv80_core|IR\(4)) # (!\z80|i_tv80_core|i_mcode|IncDec_16~0_combout\)) # (!\z80|i_tv80_core|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|IR\(4),
	datad => \z80|i_tv80_core|i_mcode|IncDec_16~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector31~0_combout\);

-- Location: LCCOMB_X69_Y39_N10
\z80|i_tv80_core|i_mcode|Selector31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector31~2_combout\ = ((\z80|i_tv80_core|i_mcode|Selector31~1_combout\ & ((\z80|i_tv80_core|i_mcode|Selector31~0_combout\))) # (!\z80|i_tv80_core|i_mcode|Selector31~1_combout\ & (!\z80|i_tv80_core|i_mcode|TStates~0_combout\))) # 
-- (!\z80|i_tv80_core|i_mcode|MCycles~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|MCycles~46_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector31~1_combout\,
	datac => \z80|i_tv80_core|i_mcode|TStates~0_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector31~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector31~2_combout\);

-- Location: LCCOMB_X69_Y39_N12
\z80|i_tv80_core|i_mcode|MCycles~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~47_combout\ = (\z80|i_tv80_core|IR\(7) & (((!\z80|i_tv80_core|IR\(6))))) # (!\z80|i_tv80_core|IR\(7) & ((\z80|i_tv80_core|IR\(2)) # ((\z80|i_tv80_core|IR\(6)) # (!\z80|i_tv80_core|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|IR\(7),
	datac => \z80|i_tv80_core|IR\(1),
	datad => \z80|i_tv80_core|IR\(6),
	combout => \z80|i_tv80_core|i_mcode|MCycles~47_combout\);

-- Location: LCCOMB_X69_Y39_N30
\z80|i_tv80_core|i_mcode|MCycles~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~48_combout\ = (\z80|i_tv80_core|i_mcode|MCycles~47_combout\) # ((\z80|i_tv80_core|IR\(7) & (\z80|i_tv80_core|i_mcode|TStates~8_combout\)) # (!\z80|i_tv80_core|IR\(7) & ((!\z80|i_tv80_core|mcycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|MCycles~47_combout\,
	datab => \z80|i_tv80_core|i_mcode|TStates~8_combout\,
	datac => \z80|i_tv80_core|IR\(7),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|MCycles~48_combout\);

-- Location: LCCOMB_X69_Y39_N8
\z80|i_tv80_core|i_mcode|Selector31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector31~3_combout\ = (\z80|i_tv80_core|IR\(5) & (((\z80|i_tv80_core|IR\(0))))) # (!\z80|i_tv80_core|IR\(5) & ((\z80|i_tv80_core|IR\(0) & (\z80|i_tv80_core|i_mcode|Selector31~2_combout\)) # (!\z80|i_tv80_core|IR\(0) & 
-- ((\z80|i_tv80_core|i_mcode|MCycles~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector31~2_combout\,
	datab => \z80|i_tv80_core|IR\(5),
	datac => \z80|i_tv80_core|i_mcode|MCycles~48_combout\,
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector31~3_combout\);

-- Location: LCCOMB_X69_Y39_N20
\z80|i_tv80_core|i_mcode|MCycles~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~49_combout\ = ((\z80|i_tv80_core|i_mcode|TStates~9_combout\) # ((\z80|i_tv80_core|i_mcode|TStates~2_combout\) # (!\z80|i_tv80_core|i_mcode|TStates~0_combout\))) # (!\z80|i_tv80_core|i_mcode|MCycles~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|MCycles~46_combout\,
	datab => \z80|i_tv80_core|i_mcode|TStates~9_combout\,
	datac => \z80|i_tv80_core|i_mcode|TStates~0_combout\,
	datad => \z80|i_tv80_core|i_mcode|TStates~2_combout\,
	combout => \z80|i_tv80_core|i_mcode|MCycles~49_combout\);

-- Location: LCCOMB_X69_Y39_N14
\z80|i_tv80_core|i_mcode|Selector31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector31~4_combout\ = (\z80|i_tv80_core|IR\(5) & ((\z80|i_tv80_core|i_mcode|Selector31~3_combout\ & ((\z80|i_tv80_core|i_mcode|MCycles~49_combout\))) # (!\z80|i_tv80_core|i_mcode|Selector31~3_combout\ & 
-- (\z80|i_tv80_core|i_mcode|MCycles~126_combout\)))) # (!\z80|i_tv80_core|IR\(5) & (((\z80|i_tv80_core|i_mcode|Selector31~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|MCycles~126_combout\,
	datab => \z80|i_tv80_core|IR\(5),
	datac => \z80|i_tv80_core|i_mcode|Selector31~3_combout\,
	datad => \z80|i_tv80_core|i_mcode|MCycles~49_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector31~4_combout\);

-- Location: LCCOMB_X68_Y38_N4
\z80|i_tv80_core|i_mcode|Selector51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector51~0_combout\ = (\z80|i_tv80_core|i_alu|Decoder0~0_combout\ & (!\z80|i_tv80_core|i_mcode|MCycles~52_combout\ & (!\z80|i_tv80_core|IR\(7) & \z80|i_tv80_core|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_alu|Decoder0~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|MCycles~52_combout\,
	datac => \z80|i_tv80_core|IR\(7),
	datad => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|i_mcode|Selector51~0_combout\);

-- Location: LCCOMB_X68_Y41_N2
\z80|i_tv80_core|i_mcode|Selector51~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector51~1_combout\ = (!\z80|i_tv80_core|IR\(1) & (\z80|i_tv80_core|i_mcode|MCycles~46_combout\ & (\z80|i_tv80_core|i_mcode|MCycles~53_combout\ & \z80|i_tv80_core|i_mcode|Decoder1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|i_mcode|MCycles~46_combout\,
	datac => \z80|i_tv80_core|i_mcode|MCycles~53_combout\,
	datad => \z80|i_tv80_core|i_mcode|Decoder1~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector51~1_combout\);

-- Location: LCCOMB_X67_Y36_N12
\z80|i_tv80_core|i_mcode|Selector51~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector51~2_combout\ = (!\z80|i_tv80_core|IR\(2) & (\z80|i_tv80_core|i_mcode|always0~1_combout\ & ((\z80|i_tv80_core|i_mcode|Selector51~0_combout\) # (\z80|i_tv80_core|i_mcode|Selector51~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector51~0_combout\,
	datab => \z80|i_tv80_core|IR\(2),
	datac => \z80|i_tv80_core|i_mcode|Selector51~1_combout\,
	datad => \z80|i_tv80_core|i_mcode|always0~1_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector51~2_combout\);

-- Location: LCCOMB_X67_Y36_N30
\z80|i_tv80_core|A~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~32_combout\ = (\z80|i_tv80_core|i_mcode|Selector31~4_combout\ & (!\z80|i_tv80_core|ISet\(0) & (\z80|i_tv80_core|i_mcode|Selector30~4_combout\ & !\z80|i_tv80_core|i_mcode|Selector51~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector31~4_combout\,
	datab => \z80|i_tv80_core|ISet\(0),
	datac => \z80|i_tv80_core|i_mcode|Selector30~4_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector51~2_combout\,
	combout => \z80|i_tv80_core|A~32_combout\);

-- Location: LCCOMB_X67_Y36_N14
\z80|i_tv80_core|A~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~109_combout\ = (\z80|i_tv80_core|i_mcode|RstP~1_combout\) # ((\z80|i_tv80_core|i_mcode|Call~1_combout\) # ((\z80|i_tv80_core|A~32_combout\ & !\z80|i_tv80_core|i_mcode|Selector32~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~32_combout\,
	datab => \z80|i_tv80_core|i_mcode|RstP~1_combout\,
	datac => \z80|i_tv80_core|i_mcode|Call~1_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector32~10_combout\,
	combout => \z80|i_tv80_core|A~109_combout\);

-- Location: LCCOMB_X66_Y36_N16
\z80|i_tv80_core|A~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~34_combout\ = (!\z80|i_tv80_core|A~109_combout\ & (!\z80|i_tv80_core|i_mcode|Selector122~2_combout\ & ((!\z80|i_tv80_core|i_mcode|Selector124~4_combout\) # (!\z80|i_tv80_core|i_mcode|Selector123~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~109_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector122~2_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector123~0_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector124~4_combout\,
	combout => \z80|i_tv80_core|A~34_combout\);

-- Location: LCCOMB_X66_Y36_N18
\z80|i_tv80_core|A~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~35_combout\ = ((\z80|i_tv80_core|A~18_combout\ & ((\z80|i_tv80_core|i_mcode|JumpXY~0_combout\) # (\z80|i_tv80_core|A~34_combout\)))) # (!\z80|i_tv80_core|BTR_r~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~18_combout\,
	datab => \z80|i_tv80_core|BTR_r~0_combout\,
	datac => \z80|i_tv80_core|i_mcode|JumpXY~0_combout\,
	datad => \z80|i_tv80_core|A~34_combout\,
	combout => \z80|i_tv80_core|A~35_combout\);

-- Location: LCCOMB_X61_Y34_N4
\z80|i_tv80_core|A~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~43_combout\ = (\z80|i_tv80_core|A~37_combout\ & (((\z80|i_tv80_core|A~36_combout\)))) # (!\z80|i_tv80_core|A~37_combout\ & ((\z80|i_tv80_core|A~36_combout\ & (\z80|di_reg\(1))) # (!\z80|i_tv80_core|A~36_combout\ & 
-- ((\z80|i_tv80_core|Add0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|di_reg\(1),
	datab => \z80|i_tv80_core|A~37_combout\,
	datac => \z80|i_tv80_core|Add0~2_combout\,
	datad => \z80|i_tv80_core|A~36_combout\,
	combout => \z80|i_tv80_core|A~43_combout\);

-- Location: LCCOMB_X61_Y36_N28
\z80|i_tv80_core|A~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~44_combout\ = (\z80|i_tv80_core|A~37_combout\ & ((\z80|i_tv80_core|A~43_combout\ & (\z80|i_tv80_core|SP\(1))) # (!\z80|i_tv80_core|A~43_combout\ & ((\z80|i_tv80_core|PC\(1)))))) # (!\z80|i_tv80_core|A~37_combout\ & 
-- (((\z80|i_tv80_core|A~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|SP\(1),
	datab => \z80|i_tv80_core|PC\(1),
	datac => \z80|i_tv80_core|A~37_combout\,
	datad => \z80|i_tv80_core|A~43_combout\,
	combout => \z80|i_tv80_core|A~44_combout\);

-- Location: LCCOMB_X62_Y34_N18
\z80|i_tv80_core|A~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~45_combout\ = (\z80|i_tv80_core|A~33_combout\ & ((\z80|i_tv80_core|TmpAddr\(1)) # ((\z80|i_tv80_core|A~35_combout\)))) # (!\z80|i_tv80_core|A~33_combout\ & (((\z80|i_tv80_core|A~44_combout\ & !\z80|i_tv80_core|A~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|TmpAddr\(1),
	datab => \z80|i_tv80_core|A~44_combout\,
	datac => \z80|i_tv80_core|A~33_combout\,
	datad => \z80|i_tv80_core|A~35_combout\,
	combout => \z80|i_tv80_core|A~45_combout\);

-- Location: LCCOMB_X65_Y34_N18
\z80|i_tv80_core|A~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~46_combout\ = (\z80|i_tv80_core|A~35_combout\ & ((\z80|i_tv80_core|A~45_combout\ & ((\z80|i_tv80_core|A\(1)))) # (!\z80|i_tv80_core|A~45_combout\ & (\z80|i_tv80_core|i_reg|Mux46~1_combout\)))) # (!\z80|i_tv80_core|A~35_combout\ & 
-- (((\z80|i_tv80_core|A~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~35_combout\,
	datab => \z80|i_tv80_core|i_reg|Mux46~1_combout\,
	datac => \z80|i_tv80_core|A\(1),
	datad => \z80|i_tv80_core|A~45_combout\,
	combout => \z80|i_tv80_core|A~46_combout\);

-- Location: LCCOMB_X65_Y34_N28
\z80|i_tv80_core|A~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~47_combout\ = (\KEY[2]~input_o\ & \z80|i_tv80_core|A~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \z80|i_tv80_core|A~46_combout\,
	combout => \z80|i_tv80_core|A~47_combout\);

-- Location: LCCOMB_X65_Y34_N0
\z80|i_tv80_core|A[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A[1]~feeder_combout\ = \z80|i_tv80_core|A~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \z80|i_tv80_core|A~47_combout\,
	combout => \z80|i_tv80_core|A[1]~feeder_combout\);

-- Location: FF_X65_Y34_N1
\z80|i_tv80_core|A[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|A[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|A\(1));

-- Location: LCCOMB_X70_Y33_N4
\mu|bootrom~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~28_combout\ = (\z80|i_tv80_core|A\(0) & ((\z80|i_tv80_core|A\(3) $ (!\z80|i_tv80_core|A\(7))) # (!\z80|i_tv80_core|A\(4)))) # (!\z80|i_tv80_core|A\(0) & (\z80|i_tv80_core|A\(3) $ (((!\z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110101101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(3),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(4),
	datad => \z80|i_tv80_core|A\(7),
	combout => \mu|bootrom~28_combout\);

-- Location: LCCOMB_X70_Y33_N2
\mu|bootrom~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~27_combout\ = (\z80|i_tv80_core|A\(3) & (!\z80|i_tv80_core|A\(0) & ((!\z80|i_tv80_core|A\(7))))) # (!\z80|i_tv80_core|A\(3) & (((!\z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(3),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(4),
	datad => \z80|i_tv80_core|A\(7),
	combout => \mu|bootrom~27_combout\);

-- Location: LCCOMB_X70_Y33_N22
\mu|bootrom~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~29_combout\ = (\z80|i_tv80_core|A\(1) & (\z80|i_tv80_core|A\(2))) # (!\z80|i_tv80_core|A\(1) & ((\z80|i_tv80_core|A\(2) & ((\mu|bootrom~27_combout\))) # (!\z80|i_tv80_core|A\(2) & (!\mu|bootrom~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(1),
	datab => \z80|i_tv80_core|A\(2),
	datac => \mu|bootrom~28_combout\,
	datad => \mu|bootrom~27_combout\,
	combout => \mu|bootrom~29_combout\);

-- Location: LCCOMB_X70_Y33_N8
\mu|bootrom~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~30_combout\ = (\z80|i_tv80_core|A\(3) & ((\z80|i_tv80_core|A\(7) & (\z80|i_tv80_core|A\(0))) # (!\z80|i_tv80_core|A\(7) & ((!\z80|i_tv80_core|A\(4)))))) # (!\z80|i_tv80_core|A\(3) & ((\z80|i_tv80_core|A\(0) & ((!\z80|i_tv80_core|A\(7)))) # 
-- (!\z80|i_tv80_core|A\(0) & (!\z80|i_tv80_core|A\(4) & \z80|i_tv80_core|A\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100101001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(3),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(4),
	datad => \z80|i_tv80_core|A\(7),
	combout => \mu|bootrom~30_combout\);

-- Location: LCCOMB_X70_Y33_N24
\mu|bootrom~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~26_combout\ = (\z80|i_tv80_core|A\(0) & (((\z80|i_tv80_core|A\(4)) # (\z80|i_tv80_core|A\(7))))) # (!\z80|i_tv80_core|A\(0) & (\z80|i_tv80_core|A\(3) & (\z80|i_tv80_core|A\(4) $ (\z80|i_tv80_core|A\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(3),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(4),
	datad => \z80|i_tv80_core|A\(7),
	combout => \mu|bootrom~26_combout\);

-- Location: LCCOMB_X70_Y33_N10
\mu|bootrom~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~31_combout\ = (\mu|bootrom~29_combout\ & ((\mu|bootrom~30_combout\) # ((!\z80|i_tv80_core|A\(1))))) # (!\mu|bootrom~29_combout\ & (((\z80|i_tv80_core|A\(1) & \mu|bootrom~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~29_combout\,
	datab => \mu|bootrom~30_combout\,
	datac => \z80|i_tv80_core|A\(1),
	datad => \mu|bootrom~26_combout\,
	combout => \mu|bootrom~31_combout\);

-- Location: LCCOMB_X72_Y31_N0
\mu|bootrom~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~32_combout\ = (\z80|i_tv80_core|A\(4) & (\z80|i_tv80_core|A\(7) $ (\z80|i_tv80_core|A\(1) $ (!\z80|i_tv80_core|A\(3))))) # (!\z80|i_tv80_core|A\(4) & (\z80|i_tv80_core|A\(7) & ((\z80|i_tv80_core|A\(1)) # (\z80|i_tv80_core|A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(4),
	datab => \z80|i_tv80_core|A\(7),
	datac => \z80|i_tv80_core|A\(1),
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~32_combout\);

-- Location: LCCOMB_X72_Y31_N26
\mu|bootrom~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~33_combout\ = (\z80|i_tv80_core|A\(7) & (\z80|i_tv80_core|A\(4) $ (((!\z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(3)))))) # (!\z80|i_tv80_core|A\(7) & (!\z80|i_tv80_core|A\(3) & ((\z80|i_tv80_core|A\(4)) # (\z80|i_tv80_core|A\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(4),
	datab => \z80|i_tv80_core|A\(7),
	datac => \z80|i_tv80_core|A\(1),
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~33_combout\);

-- Location: LCCOMB_X72_Y31_N20
\mu|bootrom~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~34_combout\ = (\z80|i_tv80_core|A\(4) & ((\z80|i_tv80_core|A\(7)) # ((!\z80|i_tv80_core|A\(1) & !\z80|i_tv80_core|A\(3))))) # (!\z80|i_tv80_core|A\(4) & ((\z80|i_tv80_core|A\(7) & (!\z80|i_tv80_core|A\(1) & !\z80|i_tv80_core|A\(3))) # 
-- (!\z80|i_tv80_core|A\(7) & (\z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(4),
	datab => \z80|i_tv80_core|A\(7),
	datac => \z80|i_tv80_core|A\(1),
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~34_combout\);

-- Location: LCCOMB_X72_Y31_N14
\mu|bootrom~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~35_combout\ = (\z80|i_tv80_core|A\(0) & (\z80|i_tv80_core|A\(2))) # (!\z80|i_tv80_core|A\(0) & ((\z80|i_tv80_core|A\(2) & (\mu|bootrom~33_combout\)) # (!\z80|i_tv80_core|A\(2) & ((!\mu|bootrom~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(0),
	datab => \z80|i_tv80_core|A\(2),
	datac => \mu|bootrom~33_combout\,
	datad => \mu|bootrom~34_combout\,
	combout => \mu|bootrom~35_combout\);

-- Location: LCCOMB_X72_Y31_N24
\mu|bootrom~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~36_combout\ = (\z80|i_tv80_core|A\(4) & (!\z80|i_tv80_core|A\(3) & (\z80|i_tv80_core|A\(7) $ (!\z80|i_tv80_core|A\(1))))) # (!\z80|i_tv80_core|A\(4) & (((!\z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(4),
	datab => \z80|i_tv80_core|A\(7),
	datac => \z80|i_tv80_core|A\(1),
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~36_combout\);

-- Location: LCCOMB_X72_Y31_N2
\mu|bootrom~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~37_combout\ = (\z80|i_tv80_core|A\(0) & ((\mu|bootrom~35_combout\ & ((\mu|bootrom~36_combout\))) # (!\mu|bootrom~35_combout\ & (\mu|bootrom~32_combout\)))) # (!\z80|i_tv80_core|A\(0) & (((\mu|bootrom~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(0),
	datab => \mu|bootrom~32_combout\,
	datac => \mu|bootrom~35_combout\,
	datad => \mu|bootrom~36_combout\,
	combout => \mu|bootrom~37_combout\);

-- Location: LCCOMB_X70_Y33_N20
\mu|bootrom~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~42_combout\ = (\z80|i_tv80_core|A\(1) & ((\z80|i_tv80_core|A\(4) & ((\z80|i_tv80_core|A\(7)) # (!\z80|i_tv80_core|A\(2)))) # (!\z80|i_tv80_core|A\(4) & ((!\z80|i_tv80_core|A\(7)))))) # (!\z80|i_tv80_core|A\(1) & ((\z80|i_tv80_core|A\(2)) # 
-- ((\z80|i_tv80_core|A\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(1),
	datab => \z80|i_tv80_core|A\(2),
	datac => \z80|i_tv80_core|A\(4),
	datad => \z80|i_tv80_core|A\(7),
	combout => \mu|bootrom~42_combout\);

-- Location: LCCOMB_X70_Y33_N16
\mu|bootrom~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~40_combout\ = (\z80|i_tv80_core|A\(4) & ((\z80|i_tv80_core|A\(2)) # ((!\z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(7))))) # (!\z80|i_tv80_core|A\(4) & (\z80|i_tv80_core|A\(1) $ (((\z80|i_tv80_core|A\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(1),
	datab => \z80|i_tv80_core|A\(2),
	datac => \z80|i_tv80_core|A\(4),
	datad => \z80|i_tv80_core|A\(7),
	combout => \mu|bootrom~40_combout\);

-- Location: LCCOMB_X70_Y33_N6
\mu|bootrom~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~39_combout\ = (\z80|i_tv80_core|A\(4) & ((\z80|i_tv80_core|A\(1) & ((\z80|i_tv80_core|A\(7)))) # (!\z80|i_tv80_core|A\(1) & (\z80|i_tv80_core|A\(2) & !\z80|i_tv80_core|A\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(1),
	datab => \z80|i_tv80_core|A\(2),
	datac => \z80|i_tv80_core|A\(4),
	datad => \z80|i_tv80_core|A\(7),
	combout => \mu|bootrom~39_combout\);

-- Location: LCCOMB_X70_Y33_N26
\mu|bootrom~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~41_combout\ = (\z80|i_tv80_core|A\(3) & (((\z80|i_tv80_core|A\(0))))) # (!\z80|i_tv80_core|A\(3) & ((\z80|i_tv80_core|A\(0) & ((!\mu|bootrom~39_combout\))) # (!\z80|i_tv80_core|A\(0) & (\mu|bootrom~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(3),
	datab => \mu|bootrom~40_combout\,
	datac => \z80|i_tv80_core|A\(0),
	datad => \mu|bootrom~39_combout\,
	combout => \mu|bootrom~41_combout\);

-- Location: LCCOMB_X70_Y33_N12
\mu|bootrom~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~38_combout\ = (\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(7)) # (\z80|i_tv80_core|A\(1) $ (!\z80|i_tv80_core|A\(4))))) # (!\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(7) $ (((\z80|i_tv80_core|A\(1) & !\z80|i_tv80_core|A\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(1),
	datab => \z80|i_tv80_core|A\(2),
	datac => \z80|i_tv80_core|A\(4),
	datad => \z80|i_tv80_core|A\(7),
	combout => \mu|bootrom~38_combout\);

-- Location: LCCOMB_X70_Y33_N30
\mu|bootrom~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~43_combout\ = (\z80|i_tv80_core|A\(3) & ((\mu|bootrom~41_combout\ & (\mu|bootrom~42_combout\)) # (!\mu|bootrom~41_combout\ & ((!\mu|bootrom~38_combout\))))) # (!\z80|i_tv80_core|A\(3) & (((\mu|bootrom~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(3),
	datab => \mu|bootrom~42_combout\,
	datac => \mu|bootrom~41_combout\,
	datad => \mu|bootrom~38_combout\,
	combout => \mu|bootrom~43_combout\);

-- Location: LCCOMB_X70_Y33_N0
\mu|bootrom~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~44_combout\ = (\z80|i_tv80_core|A\(5) & (((\z80|i_tv80_core|A\(6))))) # (!\z80|i_tv80_core|A\(5) & ((\z80|i_tv80_core|A\(6) & (\mu|bootrom~37_combout\)) # (!\z80|i_tv80_core|A\(6) & ((\mu|bootrom~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(5),
	datab => \mu|bootrom~37_combout\,
	datac => \mu|bootrom~43_combout\,
	datad => \z80|i_tv80_core|A\(6),
	combout => \mu|bootrom~44_combout\);

-- Location: LCCOMB_X75_Y30_N20
\mu|bootrom~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~47_combout\ = (\z80|i_tv80_core|A\(3) & (\z80|i_tv80_core|A\(7) $ (\z80|i_tv80_core|A\(0) $ (!\z80|i_tv80_core|A\(2))))) # (!\z80|i_tv80_core|A\(3) & ((\z80|i_tv80_core|A\(7)) # ((\z80|i_tv80_core|A\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(3),
	datac => \z80|i_tv80_core|A\(0),
	datad => \z80|i_tv80_core|A\(2),
	combout => \mu|bootrom~47_combout\);

-- Location: LCCOMB_X75_Y30_N26
\mu|bootrom~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~46_combout\ = (\z80|i_tv80_core|A\(0) & (((\z80|i_tv80_core|A\(3) & \z80|i_tv80_core|A\(2))))) # (!\z80|i_tv80_core|A\(0) & (!\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(7) $ (\z80|i_tv80_core|A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(3),
	datac => \z80|i_tv80_core|A\(0),
	datad => \z80|i_tv80_core|A\(2),
	combout => \mu|bootrom~46_combout\);

-- Location: LCCOMB_X75_Y30_N6
\mu|bootrom~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~48_combout\ = (\z80|i_tv80_core|A\(1) & (((\z80|i_tv80_core|A\(4))))) # (!\z80|i_tv80_core|A\(1) & ((\z80|i_tv80_core|A\(4) & ((!\mu|bootrom~46_combout\))) # (!\z80|i_tv80_core|A\(4) & (!\mu|bootrom~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(1),
	datab => \mu|bootrom~47_combout\,
	datac => \mu|bootrom~46_combout\,
	datad => \z80|i_tv80_core|A\(4),
	combout => \mu|bootrom~48_combout\);

-- Location: LCCOMB_X75_Y30_N0
\mu|bootrom~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~49_combout\ = (\z80|i_tv80_core|A\(7) & (\z80|i_tv80_core|A\(3) & (\z80|i_tv80_core|A\(0) & !\z80|i_tv80_core|A\(2)))) # (!\z80|i_tv80_core|A\(7) & (\z80|i_tv80_core|A\(2) $ (((\z80|i_tv80_core|A\(3) & !\z80|i_tv80_core|A\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(3),
	datac => \z80|i_tv80_core|A\(0),
	datad => \z80|i_tv80_core|A\(2),
	combout => \mu|bootrom~49_combout\);

-- Location: LCCOMB_X75_Y30_N24
\mu|bootrom~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~45_combout\ = (\z80|i_tv80_core|A\(7) & (\z80|i_tv80_core|A\(3) $ (((!\z80|i_tv80_core|A\(2)))))) # (!\z80|i_tv80_core|A\(7) & ((\z80|i_tv80_core|A\(3) & ((!\z80|i_tv80_core|A\(2)) # (!\z80|i_tv80_core|A\(0)))) # (!\z80|i_tv80_core|A\(3) & 
-- (\z80|i_tv80_core|A\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110001110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(3),
	datac => \z80|i_tv80_core|A\(0),
	datad => \z80|i_tv80_core|A\(2),
	combout => \mu|bootrom~45_combout\);

-- Location: LCCOMB_X75_Y30_N2
\mu|bootrom~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~50_combout\ = (\mu|bootrom~48_combout\ & ((\mu|bootrom~49_combout\) # ((!\z80|i_tv80_core|A\(1))))) # (!\mu|bootrom~48_combout\ & (((\z80|i_tv80_core|A\(1) & !\mu|bootrom~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~48_combout\,
	datab => \mu|bootrom~49_combout\,
	datac => \z80|i_tv80_core|A\(1),
	datad => \mu|bootrom~45_combout\,
	combout => \mu|bootrom~50_combout\);

-- Location: LCCOMB_X70_Y33_N18
\mu|bootrom~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~51_combout\ = (\mu|bootrom~44_combout\ & (((\mu|bootrom~50_combout\) # (!\z80|i_tv80_core|A\(5))))) # (!\mu|bootrom~44_combout\ & (\mu|bootrom~31_combout\ & (\z80|i_tv80_core|A\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~31_combout\,
	datab => \mu|bootrom~44_combout\,
	datac => \z80|i_tv80_core|A\(5),
	datad => \mu|bootrom~50_combout\,
	combout => \mu|bootrom~51_combout\);

-- Location: LCCOMB_X63_Y33_N14
\mu|z80_din[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[1]~15_combout\ = (\mu|z80_din[1]~14_combout\) # ((\mu|always0~2_combout\ & \mu|bootrom~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|always0~2_combout\,
	datab => \mu|bootrom~51_combout\,
	datad => \mu|z80_din[1]~14_combout\,
	combout => \mu|z80_din[1]~15_combout\);

-- Location: LCCOMB_X70_Y37_N22
\z80|i_tv80_core|IR~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|IR~6_combout\ = (\mu|z80_din[1]~15_combout\ & (\KEY[2]~input_o\ & ((!\z80|i_tv80_core|Halt_FF~q\) # (!\z80|i_tv80_core|always2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|always2~0_combout\,
	datab => \mu|z80_din[1]~15_combout\,
	datac => \z80|i_tv80_core|Halt_FF~q\,
	datad => \KEY[2]~input_o\,
	combout => \z80|i_tv80_core|IR~6_combout\);

-- Location: FF_X70_Y37_N23
\z80|i_tv80_core|IR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|IR~6_combout\,
	ena => \z80|i_tv80_core|IR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|IR\(1));

-- Location: LCCOMB_X67_Y41_N16
\z80|i_tv80_core|i_mcode|Decoder2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Decoder2~4_combout\ = (!\z80|i_tv80_core|IR\(1) & !\z80|i_tv80_core|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datac => \z80|i_tv80_core|IR\(2),
	combout => \z80|i_tv80_core|i_mcode|Decoder2~4_combout\);

-- Location: LCCOMB_X68_Y37_N28
\z80|i_tv80_core|i_mcode|Decoder2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Decoder2~6_combout\ = (\z80|i_tv80_core|IR\(0) & (\z80|i_tv80_core|i_mcode|Decoder2~4_combout\ & (\z80|i_tv80_core|i_mcode|MCycles~46_combout\ & \z80|i_tv80_core|i_mcode|Decoder2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(0),
	datab => \z80|i_tv80_core|i_mcode|Decoder2~4_combout\,
	datac => \z80|i_tv80_core|i_mcode|MCycles~46_combout\,
	datad => \z80|i_tv80_core|i_mcode|Decoder2~5_combout\,
	combout => \z80|i_tv80_core|i_mcode|Decoder2~6_combout\);

-- Location: LCCOMB_X60_Y33_N28
\z80|i_tv80_core|i_mcode|JumpXY~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|JumpXY~0_combout\ = (!\z80|i_tv80_core|ISet\(0) & \z80|i_tv80_core|i_mcode|Decoder2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ISet\(0),
	datad => \z80|i_tv80_core|i_mcode|Decoder2~6_combout\,
	combout => \z80|i_tv80_core|i_mcode|JumpXY~0_combout\);

-- Location: LCCOMB_X66_Y36_N30
\z80|i_tv80_core|A~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~33_combout\ = (((!\z80|i_tv80_core|i_mcode|JumpXY~0_combout\ & \z80|i_tv80_core|A~109_combout\)) # (!\z80|i_tv80_core|A~18_combout\)) # (!\z80|i_tv80_core|BTR_r~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|JumpXY~0_combout\,
	datab => \z80|i_tv80_core|BTR_r~0_combout\,
	datac => \z80|i_tv80_core|A~109_combout\,
	datad => \z80|i_tv80_core|A~18_combout\,
	combout => \z80|i_tv80_core|A~33_combout\);

-- Location: LCCOMB_X61_Y32_N0
\z80|i_tv80_core|A~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~38_combout\ = (\z80|i_tv80_core|A~37_combout\ & ((\z80|i_tv80_core|PC\(0)) # ((\z80|i_tv80_core|A~36_combout\)))) # (!\z80|i_tv80_core|A~37_combout\ & (((\z80|i_tv80_core|Add0~0_combout\ & !\z80|i_tv80_core|A~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~37_combout\,
	datab => \z80|i_tv80_core|PC\(0),
	datac => \z80|i_tv80_core|Add0~0_combout\,
	datad => \z80|i_tv80_core|A~36_combout\,
	combout => \z80|i_tv80_core|A~38_combout\);

-- Location: LCCOMB_X61_Y32_N26
\z80|i_tv80_core|A~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~39_combout\ = (\z80|i_tv80_core|A~36_combout\ & ((\z80|i_tv80_core|A~38_combout\ & ((\z80|i_tv80_core|SP\(0)))) # (!\z80|i_tv80_core|A~38_combout\ & (\z80|di_reg\(0))))) # (!\z80|i_tv80_core|A~36_combout\ & 
-- (((\z80|i_tv80_core|A~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|di_reg\(0),
	datab => \z80|i_tv80_core|A~36_combout\,
	datac => \z80|i_tv80_core|SP\(0),
	datad => \z80|i_tv80_core|A~38_combout\,
	combout => \z80|i_tv80_core|A~39_combout\);

-- Location: LCCOMB_X61_Y32_N12
\z80|i_tv80_core|A~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~40_combout\ = (\z80|i_tv80_core|A~33_combout\ & (((\z80|i_tv80_core|A~35_combout\)))) # (!\z80|i_tv80_core|A~33_combout\ & ((\z80|i_tv80_core|A~35_combout\ & (\z80|i_tv80_core|i_reg|Mux47~1_combout\)) # (!\z80|i_tv80_core|A~35_combout\ 
-- & ((\z80|i_tv80_core|A~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|Mux47~1_combout\,
	datab => \z80|i_tv80_core|A~33_combout\,
	datac => \z80|i_tv80_core|A~39_combout\,
	datad => \z80|i_tv80_core|A~35_combout\,
	combout => \z80|i_tv80_core|A~40_combout\);

-- Location: LCCOMB_X62_Y32_N24
\z80|i_tv80_core|A~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~41_combout\ = (\z80|i_tv80_core|A~33_combout\ & ((\z80|i_tv80_core|A~40_combout\ & (\z80|i_tv80_core|A\(0))) # (!\z80|i_tv80_core|A~40_combout\ & ((\z80|i_tv80_core|TmpAddr\(0)))))) # (!\z80|i_tv80_core|A~33_combout\ & 
-- (((\z80|i_tv80_core|A~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~33_combout\,
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|TmpAddr\(0),
	datad => \z80|i_tv80_core|A~40_combout\,
	combout => \z80|i_tv80_core|A~41_combout\);

-- Location: LCCOMB_X62_Y32_N8
\z80|i_tv80_core|A~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~42_combout\ = (\KEY[2]~input_o\ & \z80|i_tv80_core|A~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \z80|i_tv80_core|A~41_combout\,
	combout => \z80|i_tv80_core|A~42_combout\);

-- Location: FF_X62_Y32_N9
\z80|i_tv80_core|A[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|A~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|A\(0));

-- Location: LCCOMB_X72_Y31_N18
\mu|bootrom~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~99_combout\ = (!\z80|i_tv80_core|A\(4) & (!\z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(4),
	datac => \z80|i_tv80_core|A\(1),
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~99_combout\);

-- Location: LCCOMB_X72_Y31_N30
\mu|bootrom~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~97_combout\ = (\z80|i_tv80_core|A\(7) & (\z80|i_tv80_core|A\(3) $ (((!\z80|i_tv80_core|A\(1)) # (!\z80|i_tv80_core|A\(4)))))) # (!\z80|i_tv80_core|A\(7) & ((\z80|i_tv80_core|A\(4) & (\z80|i_tv80_core|A\(1) & !\z80|i_tv80_core|A\(3))) # 
-- (!\z80|i_tv80_core|A\(4) & (!\z80|i_tv80_core|A\(1) & \z80|i_tv80_core|A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(4),
	datab => \z80|i_tv80_core|A\(7),
	datac => \z80|i_tv80_core|A\(1),
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~97_combout\);

-- Location: LCCOMB_X72_Y31_N28
\mu|bootrom~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~96_combout\ = (\z80|i_tv80_core|A\(4) & ((\z80|i_tv80_core|A\(3) & ((!\z80|i_tv80_core|A\(1)))) # (!\z80|i_tv80_core|A\(3) & (!\z80|i_tv80_core|A\(7))))) # (!\z80|i_tv80_core|A\(4) & ((\z80|i_tv80_core|A\(1) & ((!\z80|i_tv80_core|A\(3)))) # 
-- (!\z80|i_tv80_core|A\(1) & (\z80|i_tv80_core|A\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(4),
	datab => \z80|i_tv80_core|A\(7),
	datac => \z80|i_tv80_core|A\(1),
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~96_combout\);

-- Location: LCCOMB_X72_Y31_N8
\mu|bootrom~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~98_combout\ = (\z80|i_tv80_core|A\(0) & (\z80|i_tv80_core|A\(2))) # (!\z80|i_tv80_core|A\(0) & ((\z80|i_tv80_core|A\(2) & ((\mu|bootrom~96_combout\))) # (!\z80|i_tv80_core|A\(2) & (!\mu|bootrom~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(0),
	datab => \z80|i_tv80_core|A\(2),
	datac => \mu|bootrom~97_combout\,
	datad => \mu|bootrom~96_combout\,
	combout => \mu|bootrom~98_combout\);

-- Location: LCCOMB_X72_Y31_N10
\mu|bootrom~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~95_combout\ = (\z80|i_tv80_core|A\(4) & (\z80|i_tv80_core|A\(1) & ((\z80|i_tv80_core|A\(7)) # (!\z80|i_tv80_core|A\(3))))) # (!\z80|i_tv80_core|A\(4) & (!\z80|i_tv80_core|A\(7) & (\z80|i_tv80_core|A\(1) $ (\z80|i_tv80_core|A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(4),
	datab => \z80|i_tv80_core|A\(7),
	datac => \z80|i_tv80_core|A\(1),
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~95_combout\);

-- Location: LCCOMB_X72_Y31_N4
\mu|bootrom~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~100_combout\ = (\z80|i_tv80_core|A\(0) & ((\mu|bootrom~98_combout\ & (\mu|bootrom~99_combout\)) # (!\mu|bootrom~98_combout\ & ((\mu|bootrom~95_combout\))))) # (!\z80|i_tv80_core|A\(0) & (((\mu|bootrom~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(0),
	datab => \mu|bootrom~99_combout\,
	datac => \mu|bootrom~98_combout\,
	datad => \mu|bootrom~95_combout\,
	combout => \mu|bootrom~100_combout\);

-- Location: LCCOMB_X69_Y32_N6
\mu|bootrom~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~90_combout\ = (\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(1) $ (((!\z80|i_tv80_core|A\(4)) # (!\z80|i_tv80_core|A\(0)))))) # (!\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(4) $ (((!\z80|i_tv80_core|A\(0) & \z80|i_tv80_core|A\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(4),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~90_combout\);

-- Location: LCCOMB_X69_Y32_N0
\mu|bootrom~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~91_combout\ = (\z80|i_tv80_core|A\(1) & ((\z80|i_tv80_core|A\(2) & (!\z80|i_tv80_core|A\(0))) # (!\z80|i_tv80_core|A\(2) & ((!\z80|i_tv80_core|A\(4)))))) # (!\z80|i_tv80_core|A\(1) & (((\z80|i_tv80_core|A\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(4),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~91_combout\);

-- Location: LCCOMB_X69_Y32_N10
\mu|bootrom~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~92_combout\ = (\z80|i_tv80_core|A\(7) & (((\z80|i_tv80_core|A\(3))))) # (!\z80|i_tv80_core|A\(7) & ((\z80|i_tv80_core|A\(3) & (!\mu|bootrom~90_combout\)) # (!\z80|i_tv80_core|A\(3) & ((\mu|bootrom~91_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~90_combout\,
	datab => \z80|i_tv80_core|A\(7),
	datac => \z80|i_tv80_core|A\(3),
	datad => \mu|bootrom~91_combout\,
	combout => \mu|bootrom~92_combout\);

-- Location: LCCOMB_X69_Y32_N20
\mu|bootrom~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~89_combout\ = (\z80|i_tv80_core|A\(2) & (((\z80|i_tv80_core|A\(1)) # (!\z80|i_tv80_core|A\(4))))) # (!\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(0) & ((!\z80|i_tv80_core|A\(1)))) # (!\z80|i_tv80_core|A\(0) & (\z80|i_tv80_core|A\(4) & 
-- \z80|i_tv80_core|A\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(2),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(4),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~89_combout\);

-- Location: LCCOMB_X69_Y32_N4
\mu|bootrom~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~93_combout\ = (\mu|bootrom~92_combout\ & (((\mu|bootrom~0_combout\) # (!\z80|i_tv80_core|A\(7))))) # (!\mu|bootrom~92_combout\ & (!\mu|bootrom~89_combout\ & (\z80|i_tv80_core|A\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~92_combout\,
	datab => \mu|bootrom~89_combout\,
	datac => \z80|i_tv80_core|A\(7),
	datad => \mu|bootrom~0_combout\,
	combout => \mu|bootrom~93_combout\);

-- Location: LCCOMB_X74_Y30_N24
\mu|bootrom~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~85_combout\ = (\z80|i_tv80_core|A\(0) & ((\z80|i_tv80_core|A\(2) & (!\z80|i_tv80_core|A\(7) & !\z80|i_tv80_core|A\(1))) # (!\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(2),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~85_combout\);

-- Location: LCCOMB_X74_Y30_N30
\mu|bootrom~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~84_combout\ = (\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(7) $ (((\z80|i_tv80_core|A\(0)) # (!\z80|i_tv80_core|A\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(2),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~84_combout\);

-- Location: LCCOMB_X74_Y30_N26
\mu|bootrom~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~86_combout\ = (\z80|i_tv80_core|A\(3) & (((\z80|i_tv80_core|A\(4))))) # (!\z80|i_tv80_core|A\(3) & ((\z80|i_tv80_core|A\(4) & ((!\mu|bootrom~84_combout\))) # (!\z80|i_tv80_core|A\(4) & (!\mu|bootrom~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(3),
	datab => \mu|bootrom~85_combout\,
	datac => \mu|bootrom~84_combout\,
	datad => \z80|i_tv80_core|A\(4),
	combout => \mu|bootrom~86_combout\);

-- Location: LCCOMB_X74_Y30_N28
\mu|bootrom~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~87_combout\ = (\z80|i_tv80_core|A\(7) & (\z80|i_tv80_core|A\(0) $ (((!\z80|i_tv80_core|A\(1)) # (!\z80|i_tv80_core|A\(2)))))) # (!\z80|i_tv80_core|A\(7) & (\z80|i_tv80_core|A\(0) & (!\z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(2),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~87_combout\);

-- Location: LCCOMB_X74_Y30_N4
\mu|bootrom~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~83_combout\ = (\z80|i_tv80_core|A\(7) & (((!\z80|i_tv80_core|A\(2) & \z80|i_tv80_core|A\(1))))) # (!\z80|i_tv80_core|A\(7) & (\z80|i_tv80_core|A\(0) & (\z80|i_tv80_core|A\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(0),
	datac => \z80|i_tv80_core|A\(2),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~83_combout\);

-- Location: LCCOMB_X74_Y30_N6
\mu|bootrom~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~88_combout\ = (\mu|bootrom~86_combout\ & ((\mu|bootrom~87_combout\) # ((!\z80|i_tv80_core|A\(3))))) # (!\mu|bootrom~86_combout\ & (((!\mu|bootrom~83_combout\ & \z80|i_tv80_core|A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~86_combout\,
	datab => \mu|bootrom~87_combout\,
	datac => \mu|bootrom~83_combout\,
	datad => \z80|i_tv80_core|A\(3),
	combout => \mu|bootrom~88_combout\);

-- Location: LCCOMB_X73_Y33_N4
\mu|bootrom~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~94_combout\ = (\z80|i_tv80_core|A\(6) & ((\z80|i_tv80_core|A\(5)) # ((\mu|bootrom~88_combout\)))) # (!\z80|i_tv80_core|A\(6) & (!\z80|i_tv80_core|A\(5) & (\mu|bootrom~93_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(6),
	datab => \z80|i_tv80_core|A\(5),
	datac => \mu|bootrom~93_combout\,
	datad => \mu|bootrom~88_combout\,
	combout => \mu|bootrom~94_combout\);

-- Location: LCCOMB_X63_Y31_N18
\mu|bootrom_enabled~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom_enabled~0_combout\ = (!\z80|i_tv80_core|A\(7) & (!\z80|i_tv80_core|A\(2) & (\z80|i_tv80_core|A\(4) & !\z80|i_tv80_core|A\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(2),
	datac => \z80|i_tv80_core|A\(4),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom_enabled~0_combout\);

-- Location: LCCOMB_X63_Y31_N24
\mu|bootrom~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~79_combout\ = (\z80|i_tv80_core|A\(2) & ((\z80|i_tv80_core|A\(4) & ((\z80|i_tv80_core|A\(7)) # (!\z80|i_tv80_core|A\(1)))) # (!\z80|i_tv80_core|A\(4) & ((\z80|i_tv80_core|A\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(7),
	datab => \z80|i_tv80_core|A\(2),
	datac => \z80|i_tv80_core|A\(4),
	datad => \z80|i_tv80_core|A\(1),
	combout => \mu|bootrom~79_combout\);

-- Location: LCCOMB_X63_Y31_N20
\mu|bootrom~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~80_combout\ = (\z80|i_tv80_core|A\(0) & (((\z80|i_tv80_core|A\(3)) # (\mu|bootrom~79_combout\)))) # (!\z80|i_tv80_core|A\(0) & (\mu|bootrom_enabled~0_combout\ & (!\z80|i_tv80_core|A\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(0),
	datab => \mu|bootrom_enabled~0_combout\,
	datac => \z80|i_tv80_core|A\(3),
	datad => \mu|bootrom~79_combout\,
	combout => \mu|bootrom~80_combout\);

-- Location: LCCOMB_X72_Y31_N22
\mu|bootrom~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~81_combout\ = (\z80|i_tv80_core|A\(1) & ((\z80|i_tv80_core|A\(2)) # (\z80|i_tv80_core|A\(4) $ (!\z80|i_tv80_core|A\(7))))) # (!\z80|i_tv80_core|A\(1) & ((\z80|i_tv80_core|A\(7)) # ((\z80|i_tv80_core|A\(4) & !\z80|i_tv80_core|A\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(4),
	datab => \z80|i_tv80_core|A\(1),
	datac => \z80|i_tv80_core|A\(7),
	datad => \z80|i_tv80_core|A\(2),
	combout => \mu|bootrom~81_combout\);

-- Location: LCCOMB_X72_Y31_N12
\mu|bootrom~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~78_combout\ = (\z80|i_tv80_core|A\(1)) # ((\z80|i_tv80_core|A\(7) & (\z80|i_tv80_core|A\(4) & !\z80|i_tv80_core|A\(2))) # (!\z80|i_tv80_core|A\(7) & ((\z80|i_tv80_core|A\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(4),
	datab => \z80|i_tv80_core|A\(1),
	datac => \z80|i_tv80_core|A\(7),
	datad => \z80|i_tv80_core|A\(2),
	combout => \mu|bootrom~78_combout\);

-- Location: LCCOMB_X72_Y31_N16
\mu|bootrom~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~82_combout\ = (\mu|bootrom~80_combout\ & (((\mu|bootrom~81_combout\)) # (!\z80|i_tv80_core|A\(3)))) # (!\mu|bootrom~80_combout\ & (\z80|i_tv80_core|A\(3) & ((!\mu|bootrom~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~80_combout\,
	datab => \z80|i_tv80_core|A\(3),
	datac => \mu|bootrom~81_combout\,
	datad => \mu|bootrom~78_combout\,
	combout => \mu|bootrom~82_combout\);

-- Location: LCCOMB_X73_Y33_N30
\mu|bootrom~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom~101_combout\ = (\z80|i_tv80_core|A\(5) & ((\mu|bootrom~94_combout\ & (\mu|bootrom~100_combout\)) # (!\mu|bootrom~94_combout\ & ((\mu|bootrom~82_combout\))))) # (!\z80|i_tv80_core|A\(5) & (((\mu|bootrom~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~100_combout\,
	datab => \z80|i_tv80_core|A\(5),
	datac => \mu|bootrom~94_combout\,
	datad => \mu|bootrom~82_combout\,
	combout => \mu|bootrom~101_combout\);

-- Location: LCCOMB_X65_Y33_N10
\mu|z80_din[3]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[3]~31_combout\ = (\mu|z80_din[3]~30_combout\) # ((\mu|bootrom~101_combout\ & \mu|always0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom~101_combout\,
	datab => \mu|z80_din[3]~30_combout\,
	datac => \mu|always0~2_combout\,
	combout => \mu|z80_din[3]~31_combout\);

-- Location: LCCOMB_X70_Y37_N12
\z80|i_tv80_core|IR~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|IR~9_combout\ = (\mu|z80_din[3]~31_combout\ & (\KEY[2]~input_o\ & ((!\z80|i_tv80_core|always2~0_combout\) # (!\z80|i_tv80_core|Halt_FF~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[3]~31_combout\,
	datab => \KEY[2]~input_o\,
	datac => \z80|i_tv80_core|Halt_FF~q\,
	datad => \z80|i_tv80_core|always2~0_combout\,
	combout => \z80|i_tv80_core|IR~9_combout\);

-- Location: FF_X70_Y37_N13
\z80|i_tv80_core|IR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|IR~9_combout\,
	ena => \z80|i_tv80_core|IR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|IR\(3));

-- Location: LCCOMB_X65_Y37_N26
\z80|i_tv80_core|i_mcode|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Equal0~0_combout\ = (\z80|i_tv80_core|IR\(4) & (!\z80|i_tv80_core|IR\(3) & \z80|i_tv80_core|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|IR\(4),
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|Equal0~0_combout\);

-- Location: LCCOMB_X65_Y37_N28
\z80|i_tv80_core|Halt_FF~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Halt_FF~3_combout\ = (\z80|i_tv80_core|i_mcode|Equal0~0_combout\ & (\z80|i_tv80_core|i_mcode|Equal0~1_combout\ & (!\z80|i_tv80_core|IR\(7) & \z80|i_tv80_core|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Equal0~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|Equal0~1_combout\,
	datac => \z80|i_tv80_core|IR\(7),
	datad => \z80|i_tv80_core|IR\(6),
	combout => \z80|i_tv80_core|Halt_FF~3_combout\);

-- Location: LCCOMB_X65_Y36_N10
\z80|i_tv80_core|Halt_FF~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Halt_FF~2_combout\ = (\z80|i_tv80_core|Halt_FF~q\) # ((!\z80|i_tv80_core|ISet\(0) & (\z80|i_tv80_core|Halt_FF~3_combout\ & !\z80|i_tv80_core|Mux1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ISet\(0),
	datab => \z80|i_tv80_core|Halt_FF~3_combout\,
	datac => \z80|i_tv80_core|Halt_FF~q\,
	datad => \z80|i_tv80_core|Mux1~2_combout\,
	combout => \z80|i_tv80_core|Halt_FF~2_combout\);

-- Location: FF_X65_Y36_N11
\z80|i_tv80_core|Halt_FF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|Halt_FF~2_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|Halt_FF~q\);

-- Location: LCCOMB_X65_Y33_N14
\mu|z80_din[4]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[4]~39_combout\ = (\mu|z80_din[4]~38_combout\) # ((\mu|always0~2_combout\ & \mu|bootrom~126_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[4]~38_combout\,
	datac => \mu|always0~2_combout\,
	datad => \mu|bootrom~126_combout\,
	combout => \mu|z80_din[4]~39_combout\);

-- Location: LCCOMB_X70_Y37_N10
\z80|i_tv80_core|IR~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|IR~8_combout\ = (\KEY[2]~input_o\ & (\mu|z80_din[4]~39_combout\ & ((!\z80|i_tv80_core|Halt_FF~q\) # (!\z80|i_tv80_core|always2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|always2~0_combout\,
	datab => \KEY[2]~input_o\,
	datac => \z80|i_tv80_core|Halt_FF~q\,
	datad => \mu|z80_din[4]~39_combout\,
	combout => \z80|i_tv80_core|IR~8_combout\);

-- Location: FF_X70_Y37_N11
\z80|i_tv80_core|IR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|IR~8_combout\,
	ena => \z80|i_tv80_core|IR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|IR\(4));

-- Location: LCCOMB_X65_Y37_N22
\z80|i_tv80_core|i_mcode|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Mux5~3_combout\ = (\z80|i_tv80_core|IR\(4) & (\z80|i_tv80_core|mcycle\(1) & !\z80|i_tv80_core|mcycle\(0))) # (!\z80|i_tv80_core|IR\(4) & ((\z80|i_tv80_core|mcycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(1),
	datac => \z80|i_tv80_core|IR\(4),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|Mux5~3_combout\);

-- Location: LCCOMB_X65_Y37_N0
\z80|i_tv80_core|i_mcode|Selector140~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector140~1_combout\ = (!\z80|i_tv80_core|ISet\(0) & (!\z80|i_tv80_core|IR\(2) & (!\z80|i_tv80_core|IR\(3) & \z80|i_tv80_core|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ISet\(0),
	datab => \z80|i_tv80_core|IR\(2),
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|Selector140~1_combout\);

-- Location: LCCOMB_X65_Y37_N18
\z80|i_tv80_core|i_mcode|Selector140~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector140~2_combout\ = (\z80|i_tv80_core|i_mcode|Mux5~3_combout\ & (\z80|i_tv80_core|i_mcode|Selector140~1_combout\ & (\z80|i_tv80_core|i_mcode|Equal0~2_combout\ & \z80|i_tv80_core|i_mcode|MCycles~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Mux5~3_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector140~1_combout\,
	datac => \z80|i_tv80_core|i_mcode|Equal0~2_combout\,
	datad => \z80|i_tv80_core|i_mcode|MCycles~46_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector140~2_combout\);

-- Location: LCCOMB_X63_Y37_N14
\z80|i_tv80_core|tstate[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|tstate[0]~2_combout\ = (((\z80|i_tv80_core|Auto_Wait_t1~q\) # (!\z80|i_tv80_core|i_mcode|Selector140~2_combout\)) # (!\z80|i_tv80_core|Mux1~2_combout\)) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datab => \z80|i_tv80_core|Mux1~2_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector140~2_combout\,
	datad => \z80|i_tv80_core|Auto_Wait_t1~q\,
	combout => \z80|i_tv80_core|tstate[0]~2_combout\);

-- Location: FF_X63_Y37_N31
\z80|i_tv80_core|tstate[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|tstate~4_combout\,
	ena => \z80|i_tv80_core|tstate[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|tstate\(3));

-- Location: LCCOMB_X63_Y37_N28
\z80|i_tv80_core|tstate~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|tstate~7_combout\ = (\z80|i_tv80_core|Mux1~2_combout\ & (\z80|i_tv80_core|tstate\(3) & \KEY[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|Mux1~2_combout\,
	datac => \z80|i_tv80_core|tstate\(3),
	datad => \KEY[2]~input_o\,
	combout => \z80|i_tv80_core|tstate~7_combout\);

-- Location: FF_X63_Y37_N29
\z80|i_tv80_core|tstate[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|tstate~7_combout\,
	ena => \z80|i_tv80_core|tstate[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|tstate\(4));

-- Location: LCCOMB_X63_Y37_N10
\z80|i_tv80_core|tstate~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|tstate~6_combout\ = (\KEY[2]~input_o\ & (\z80|i_tv80_core|Mux1~2_combout\ & \z80|i_tv80_core|tstate\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datab => \z80|i_tv80_core|Mux1~2_combout\,
	datac => \z80|i_tv80_core|tstate\(4),
	combout => \z80|i_tv80_core|tstate~6_combout\);

-- Location: FF_X63_Y37_N11
\z80|i_tv80_core|tstate[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|tstate~6_combout\,
	ena => \z80|i_tv80_core|tstate[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|tstate\(5));

-- Location: LCCOMB_X63_Y37_N2
\z80|i_tv80_core|i_mcode|TStates[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|TStates[1]~10_combout\ = (!\z80|i_tv80_core|ISet\(0) & (\z80|i_tv80_core|mcycle\(0) & (\z80|i_tv80_core|IR\(7) $ (!\z80|i_tv80_core|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ISet\(0),
	datab => \z80|i_tv80_core|IR\(7),
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|TStates[1]~10_combout\);

-- Location: LCCOMB_X68_Y41_N16
\z80|i_tv80_core|i_mcode|Selector24~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector24~7_combout\ = (\z80|i_tv80_core|IR\(0) & ((\z80|i_tv80_core|IR\(5) & (\z80|i_tv80_core|IR\(2))) # (!\z80|i_tv80_core|IR\(5) & ((\z80|i_tv80_core|IR\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(5),
	datab => \z80|i_tv80_core|IR\(2),
	datac => \z80|i_tv80_core|IR\(4),
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector24~7_combout\);

-- Location: LCCOMB_X68_Y41_N12
\z80|i_tv80_core|i_mcode|Selector24~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector24~12_combout\ = (\z80|i_tv80_core|i_mcode|Selector24~7_combout\) # ((!\z80|i_tv80_core|IR\(2) & ((!\z80|i_tv80_core|IR\(4)) # (!\z80|i_tv80_core|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(3),
	datab => \z80|i_tv80_core|IR\(2),
	datac => \z80|i_tv80_core|IR\(4),
	datad => \z80|i_tv80_core|i_mcode|Selector24~7_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector24~12_combout\);

-- Location: LCCOMB_X69_Y40_N28
\z80|i_tv80_core|i_mcode|Selector24~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector24~8_combout\ = (((\z80|i_tv80_core|IR\(5)) # (!\z80|i_tv80_core|i_mcode|TStates~1_combout\)) # (!\z80|i_tv80_core|i_mcode|always0~0_combout\)) # (!\z80|i_tv80_core|i_mcode|Mux9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Mux9~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|always0~0_combout\,
	datac => \z80|i_tv80_core|IR\(5),
	datad => \z80|i_tv80_core|i_mcode|TStates~1_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector24~8_combout\);

-- Location: LCCOMB_X68_Y41_N10
\z80|i_tv80_core|i_mcode|Selector24~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector24~9_combout\ = (!\z80|i_tv80_core|mcycle\(0) & ((\z80|i_tv80_core|i_mcode|Selector24~12_combout\) # ((\z80|i_tv80_core|i_mcode|Selector24~8_combout\ & !\z80|i_tv80_core|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector24~12_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector24~8_combout\,
	datac => \z80|i_tv80_core|mcycle\(0),
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector24~9_combout\);

-- Location: LCCOMB_X68_Y41_N20
\z80|i_tv80_core|i_mcode|Selector24~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector24~10_combout\ = (!\z80|i_tv80_core|IR\(5) & (\z80|i_tv80_core|i_mcode|Decoder2~4_combout\ & ((\z80|i_tv80_core|i_mcode|Decoder2~8_combout\) # (!\z80|i_tv80_core|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(5),
	datab => \z80|i_tv80_core|i_mcode|Decoder2~8_combout\,
	datac => \z80|i_tv80_core|i_mcode|Decoder2~4_combout\,
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector24~10_combout\);

-- Location: LCCOMB_X68_Y41_N22
\z80|i_tv80_core|i_mcode|Selector24~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector24~11_combout\ = (\z80|i_tv80_core|i_mcode|Selector24~10_combout\) # ((\z80|i_tv80_core|IR\(2) & (!\z80|i_tv80_core|i_mcode|TStates~9_combout\ & \z80|i_tv80_core|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector24~10_combout\,
	datab => \z80|i_tv80_core|IR\(2),
	datac => \z80|i_tv80_core|i_mcode|TStates~9_combout\,
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector24~11_combout\);

-- Location: LCCOMB_X63_Y41_N16
\z80|i_tv80_core|i_mcode|Selector25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector25~2_combout\ = (\z80|i_tv80_core|i_mcode|Equal0~0_combout\ & (!\z80|i_tv80_core|IR\(1) & \z80|i_tv80_core|mcycle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Equal0~0_combout\,
	datab => \z80|i_tv80_core|IR\(1),
	datac => \z80|i_tv80_core|mcycle\(1),
	combout => \z80|i_tv80_core|i_mcode|Selector25~2_combout\);

-- Location: LCCOMB_X68_Y41_N18
\z80|i_tv80_core|i_mcode|Selector25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector25~3_combout\ = (\z80|i_tv80_core|IR\(2) & (\z80|i_tv80_core|i_mcode|Selector25~2_combout\ $ (\z80|i_tv80_core|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector25~2_combout\,
	datac => \z80|i_tv80_core|IR\(2),
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector25~3_combout\);

-- Location: LCCOMB_X68_Y41_N0
\z80|i_tv80_core|i_mcode|Selector25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector25~1_combout\ = (\z80|i_tv80_core|i_mcode|Decoder2~4_combout\ & ((\z80|i_tv80_core|IR\(0) & ((!\z80|i_tv80_core|i_mcode|TStates~11_combout\))) # (!\z80|i_tv80_core|IR\(0) & (\z80|i_tv80_core|i_mcode|always0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|always0~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|TStates~11_combout\,
	datac => \z80|i_tv80_core|i_mcode|Decoder2~4_combout\,
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector25~1_combout\);

-- Location: LCCOMB_X68_Y41_N4
\z80|i_tv80_core|i_mcode|Selector25~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector25~4_combout\ = (\z80|i_tv80_core|i_mcode|Selector25~1_combout\ & (((!\z80|i_tv80_core|mcycle\(0) & \z80|i_tv80_core|IR\(0))))) # (!\z80|i_tv80_core|i_mcode|Selector25~1_combout\ & ((\z80|i_tv80_core|mcycle\(0) & 
-- ((!\z80|i_tv80_core|IR\(0)))) # (!\z80|i_tv80_core|mcycle\(0) & (\z80|i_tv80_core|i_mcode|Selector25~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector25~3_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector25~1_combout\,
	datac => \z80|i_tv80_core|mcycle\(0),
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector25~4_combout\);

-- Location: LCCOMB_X68_Y41_N6
\z80|i_tv80_core|i_mcode|Selector25~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector25~5_combout\ = (\z80|i_tv80_core|i_mcode|Selector25~4_combout\ & ((\z80|i_tv80_core|IR\(0)))) # (!\z80|i_tv80_core|i_mcode|Selector25~4_combout\ & (\z80|i_tv80_core|i_mcode|Selector25~0_combout\ & 
-- !\z80|i_tv80_core|IR\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|i_mcode|Selector25~0_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector25~4_combout\,
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector25~5_combout\);

-- Location: LCCOMB_X68_Y41_N24
\z80|i_tv80_core|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux1~0_combout\ = (\z80|i_tv80_core|IR\(7) & ((\z80|i_tv80_core|i_mcode|Selector24~9_combout\) # ((\z80|i_tv80_core|i_mcode|Selector24~11_combout\)))) # (!\z80|i_tv80_core|IR\(7) & (((\z80|i_tv80_core|i_mcode|Selector25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector24~9_combout\,
	datab => \z80|i_tv80_core|IR\(7),
	datac => \z80|i_tv80_core|i_mcode|Selector24~11_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector25~5_combout\,
	combout => \z80|i_tv80_core|Mux1~0_combout\);

-- Location: LCCOMB_X63_Y37_N6
\z80|i_tv80_core|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux1~1_combout\ = (\z80|i_tv80_core|i_mcode|TStates[1]~10_combout\ & ((\z80|i_tv80_core|Mux1~0_combout\ & (\z80|i_tv80_core|tstate\(5))) # (!\z80|i_tv80_core|Mux1~0_combout\ & ((\z80|i_tv80_core|tstate\(4)))))) # 
-- (!\z80|i_tv80_core|i_mcode|TStates[1]~10_combout\ & (((\z80|i_tv80_core|tstate\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|tstate\(5),
	datab => \z80|i_tv80_core|i_mcode|TStates[1]~10_combout\,
	datac => \z80|i_tv80_core|tstate\(4),
	datad => \z80|i_tv80_core|Mux1~0_combout\,
	combout => \z80|i_tv80_core|Mux1~1_combout\);

-- Location: LCCOMB_X67_Y38_N30
\z80|i_tv80_core|i_mcode|Selector24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector24~3_combout\ = (\z80|i_tv80_core|i_mcode|Decoder2~7_combout\ & (\z80|i_tv80_core|IR\(7) & ((!\z80|i_tv80_core|IR\(1)) # (!\z80|i_tv80_core|mcycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Decoder2~7_combout\,
	datab => \z80|i_tv80_core|mcycle\(0),
	datac => \z80|i_tv80_core|IR\(1),
	datad => \z80|i_tv80_core|IR\(7),
	combout => \z80|i_tv80_core|i_mcode|Selector24~3_combout\);

-- Location: LCCOMB_X67_Y38_N4
\z80|i_tv80_core|i_mcode|Selector24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector24~2_combout\ = (!\z80|i_tv80_core|IR\(7) & ((\z80|i_tv80_core|IR\(1)) # ((!\z80|i_tv80_core|i_mcode|TStates~11_combout\ & !\z80|i_tv80_core|mcycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(7),
	datab => \z80|i_tv80_core|i_mcode|TStates~11_combout\,
	datac => \z80|i_tv80_core|IR\(1),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector24~2_combout\);

-- Location: LCCOMB_X67_Y38_N16
\z80|i_tv80_core|i_mcode|Selector24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector24~4_combout\ = (\z80|i_tv80_core|IR\(0) & (!\z80|i_tv80_core|IR\(2) & ((\z80|i_tv80_core|i_mcode|Selector24~3_combout\) # (\z80|i_tv80_core|i_mcode|Selector24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector24~3_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector24~2_combout\,
	datac => \z80|i_tv80_core|IR\(0),
	datad => \z80|i_tv80_core|IR\(2),
	combout => \z80|i_tv80_core|i_mcode|Selector24~4_combout\);

-- Location: LCCOMB_X63_Y37_N4
\z80|i_tv80_core|i_mcode|MCycles~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|MCycles~50_combout\ = (!\z80|i_tv80_core|IR\(7) & !\z80|i_tv80_core|mcycle\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|IR\(7),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|MCycles~50_combout\);

-- Location: LCCOMB_X65_Y41_N0
\z80|i_tv80_core|i_mcode|TStates~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|TStates~12_combout\ = (\z80|i_tv80_core|IR\(1)) # ((\z80|i_tv80_core|IR\(2) & (!\z80|i_tv80_core|i_mcode|MCycles~51_combout\)) # (!\z80|i_tv80_core|IR\(2) & ((!\z80|i_tv80_core|i_mcode|always0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|i_mcode|MCycles~51_combout\,
	datac => \z80|i_tv80_core|IR\(1),
	datad => \z80|i_tv80_core|i_mcode|always0~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|TStates~12_combout\);

-- Location: LCCOMB_X65_Y41_N14
\z80|i_tv80_core|i_mcode|Selector24~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector24~5_combout\ = (\z80|i_tv80_core|IR\(2) & (((\z80|i_tv80_core|IR\(1)) # (!\z80|i_tv80_core|mcycle\(1))) # (!\z80|i_tv80_core|i_mcode|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|i_mcode|Equal0~0_combout\,
	datac => \z80|i_tv80_core|IR\(1),
	datad => \z80|i_tv80_core|mcycle\(1),
	combout => \z80|i_tv80_core|i_mcode|Selector24~5_combout\);

-- Location: LCCOMB_X65_Y41_N26
\z80|i_tv80_core|i_mcode|Selector24~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector24~6_combout\ = (\z80|i_tv80_core|IR\(0) & (((\z80|i_tv80_core|i_mcode|Selector24~5_combout\)))) # (!\z80|i_tv80_core|IR\(0) & (\z80|i_tv80_core|IR\(5) & (\z80|i_tv80_core|i_mcode|TStates~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(5),
	datab => \z80|i_tv80_core|i_mcode|TStates~12_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector24~5_combout\,
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector24~6_combout\);

-- Location: LCCOMB_X63_Y37_N22
\z80|i_tv80_core|i_mcode|TStates[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|TStates[1]~13_combout\ = (\z80|i_tv80_core|i_mcode|TStates[1]~10_combout\ & ((\z80|i_tv80_core|i_mcode|Selector24~4_combout\) # ((\z80|i_tv80_core|i_mcode|MCycles~50_combout\ & \z80|i_tv80_core|i_mcode|Selector24~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector24~4_combout\,
	datab => \z80|i_tv80_core|i_mcode|TStates[1]~10_combout\,
	datac => \z80|i_tv80_core|i_mcode|MCycles~50_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector24~6_combout\,
	combout => \z80|i_tv80_core|i_mcode|TStates[1]~13_combout\);

-- Location: LCCOMB_X63_Y37_N0
\z80|i_tv80_core|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Mux1~2_combout\ = (\z80|i_tv80_core|i_mcode|TStates[1]~13_combout\ & (((\z80|i_tv80_core|Mux1~0_combout\) # (!\z80|i_tv80_core|tstate\(6))))) # (!\z80|i_tv80_core|i_mcode|TStates[1]~13_combout\ & (!\z80|i_tv80_core|Mux1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Mux1~1_combout\,
	datab => \z80|i_tv80_core|tstate\(6),
	datac => \z80|i_tv80_core|i_mcode|TStates[1]~13_combout\,
	datad => \z80|i_tv80_core|Mux1~0_combout\,
	combout => \z80|i_tv80_core|Mux1~2_combout\);

-- Location: LCCOMB_X63_Y37_N20
\z80|i_tv80_core|tstate~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|tstate~3_combout\ = (\KEY[2]~input_o\ & (\z80|i_tv80_core|Mux1~2_combout\ & \z80|i_tv80_core|tstate\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datab => \z80|i_tv80_core|Mux1~2_combout\,
	datad => \z80|i_tv80_core|tstate\(1),
	combout => \z80|i_tv80_core|tstate~3_combout\);

-- Location: FF_X63_Y37_N21
\z80|i_tv80_core|tstate[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|tstate~3_combout\,
	ena => \z80|i_tv80_core|tstate[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|tstate\(2));

-- Location: LCCOMB_X63_Y37_N16
\z80|i_tv80_core|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|always2~0_combout\ = (\z80|i_tv80_core|mcycle\(0) & ((\z80|i_tv80_core|tstate\(2)) # ((\z80|i_tv80_core|tstate\(1)) # (\z80|i_tv80_core|tstate\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|tstate\(2),
	datab => \z80|i_tv80_core|tstate\(1),
	datac => \z80|i_tv80_core|tstate\(3),
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|always2~0_combout\);

-- Location: LCCOMB_X63_Y33_N30
\mu|z80_din[7]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[7]~63_combout\ = (\mu|z80_din[7]~62_combout\) # ((\mu|always0~2_combout\ & \mu|bootrom~204_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|always0~2_combout\,
	datac => \mu|bootrom~204_combout\,
	datad => \mu|z80_din[7]~62_combout\,
	combout => \mu|z80_din[7]~63_combout\);

-- Location: LCCOMB_X70_Y37_N26
\z80|i_tv80_core|IR~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|IR~4_combout\ = (\mu|z80_din[7]~63_combout\ & (\KEY[2]~input_o\ & ((!\z80|i_tv80_core|Halt_FF~q\) # (!\z80|i_tv80_core|always2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|always2~0_combout\,
	datab => \mu|z80_din[7]~63_combout\,
	datac => \z80|i_tv80_core|Halt_FF~q\,
	datad => \KEY[2]~input_o\,
	combout => \z80|i_tv80_core|IR~4_combout\);

-- Location: FF_X70_Y37_N27
\z80|i_tv80_core|IR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|IR~4_combout\,
	ena => \z80|i_tv80_core|IR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|IR\(7));

-- Location: LCCOMB_X67_Y38_N8
\z80|i_tv80_core|i_mcode|Selector63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector63~0_combout\ = (!\z80|i_tv80_core|IR\(7) & \z80|i_tv80_core|IR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(7),
	datad => \z80|i_tv80_core|IR\(6),
	combout => \z80|i_tv80_core|i_mcode|Selector63~0_combout\);

-- Location: LCCOMB_X69_Y40_N4
\z80|i_tv80_core|i_mcode|Selector21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector21~1_combout\ = (!\z80|i_tv80_core|IR\(1) & (((\z80|i_tv80_core|i_mcode|Mux9~0_combout\) # (!\z80|i_tv80_core|mcycle\(1))) # (!\z80|i_tv80_core|i_mcode|Selector21~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|i_mcode|Selector21~0_combout\,
	datac => \z80|i_tv80_core|i_mcode|Mux9~0_combout\,
	datad => \z80|i_tv80_core|mcycle\(1),
	combout => \z80|i_tv80_core|i_mcode|Selector21~1_combout\);

-- Location: LCCOMB_X63_Y40_N0
\z80|i_tv80_core|i_mcode|Selector21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector21~2_combout\ = (\z80|i_tv80_core|i_mcode|Selector21~1_combout\) # ((\z80|i_tv80_core|IR\(2) & \z80|i_tv80_core|i_mcode|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|IR\(2),
	datac => \z80|i_tv80_core|i_mcode|Equal0~0_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector21~1_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector21~2_combout\);

-- Location: LCCOMB_X63_Y40_N26
\z80|i_tv80_core|i_mcode|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector22~0_combout\ = (\z80|i_tv80_core|IR\(6) & (((\z80|i_tv80_core|IR\(7))) # (!\z80|i_tv80_core|i_mcode|Set_Addr_To~0_combout\))) # (!\z80|i_tv80_core|IR\(6) & (((!\z80|i_tv80_core|IR\(7) & 
-- \z80|i_tv80_core|i_mcode|Selector21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(6),
	datab => \z80|i_tv80_core|i_mcode|Set_Addr_To~0_combout\,
	datac => \z80|i_tv80_core|IR\(7),
	datad => \z80|i_tv80_core|i_mcode|Selector21~2_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector22~0_combout\);

-- Location: LCCOMB_X63_Y40_N28
\z80|i_tv80_core|i_mcode|Selector21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector21~3_combout\ = ((!\z80|i_tv80_core|IR\(5) & !\z80|i_tv80_core|IR\(2))) # (!\z80|i_tv80_core|IR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|IR\(5),
	datac => \z80|i_tv80_core|IR\(2),
	combout => \z80|i_tv80_core|i_mcode|Selector21~3_combout\);

-- Location: LCCOMB_X63_Y40_N14
\z80|i_tv80_core|i_mcode|Selector22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector22~1_combout\ = (\z80|i_tv80_core|IR\(7) & ((\z80|i_tv80_core|i_mcode|Selector22~0_combout\ & ((\z80|i_tv80_core|i_mcode|Selector21~3_combout\))) # (!\z80|i_tv80_core|i_mcode|Selector22~0_combout\ & 
-- (!\z80|i_tv80_core|i_mcode|TStates~14_combout\)))) # (!\z80|i_tv80_core|IR\(7) & (((\z80|i_tv80_core|i_mcode|Selector22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(7),
	datab => \z80|i_tv80_core|i_mcode|TStates~14_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector22~0_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector21~3_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector22~1_combout\);

-- Location: LCCOMB_X63_Y40_N4
\z80|i_tv80_core|i_mcode|Selector114~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector114~4_combout\ = (\z80|i_tv80_core|ISet\(0) & ((\z80|i_tv80_core|IR\(7)) # ((!\z80|i_tv80_core|IR\(6)) # (!\z80|i_tv80_core|i_mcode|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(7),
	datab => \z80|i_tv80_core|i_mcode|Equal0~1_combout\,
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|ISet\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector114~4_combout\);

-- Location: LCCOMB_X63_Y40_N24
\z80|i_tv80_core|i_mcode|Selector114~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector114~2_combout\ = (\z80|i_tv80_core|i_mcode|Selector114~4_combout\) # ((!\z80|i_tv80_core|ISet\(0) & (\z80|i_tv80_core|i_mcode|Selector22~1_combout\ & !\z80|i_tv80_core|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ISet\(0),
	datab => \z80|i_tv80_core|i_mcode|Selector22~1_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector114~4_combout\,
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector114~2_combout\);

-- Location: LCCOMB_X67_Y40_N24
\z80|i_tv80_core|i_mcode|Selector114~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector114~3_combout\ = (\z80|i_tv80_core|i_mcode|Selector114~2_combout\) # ((\z80|i_tv80_core|IR\(0) & ((!\z80|i_tv80_core|i_mcode|Set_Addr_To~0_combout\) # (!\z80|i_tv80_core|i_mcode|Selector63~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector63~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|Set_Addr_To~0_combout\,
	datac => \z80|i_tv80_core|IR\(0),
	datad => \z80|i_tv80_core|i_mcode|Selector114~2_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector114~3_combout\);

-- Location: FF_X67_Y40_N25
\z80|i_tv80_core|mcycles[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|i_mcode|Selector114~3_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|mcycles\(0));

-- Location: LCCOMB_X67_Y39_N6
\z80|i_tv80_core|i_mcode|Selector112~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector112~4_combout\ = (!\z80|i_tv80_core|IR\(2) & (!\z80|i_tv80_core|IR\(0) & \z80|i_tv80_core|IR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|IR\(0),
	datad => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|i_mcode|Selector112~4_combout\);

-- Location: LCCOMB_X67_Y39_N24
\z80|i_tv80_core|i_mcode|Selector112~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector112~5_combout\ = (\z80|i_tv80_core|i_mcode|MCycles~46_combout\ & (\z80|i_tv80_core|IR\(5) & ((\z80|i_tv80_core|IR\(4)) # (\z80|i_tv80_core|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(4),
	datab => \z80|i_tv80_core|IR\(1),
	datac => \z80|i_tv80_core|i_mcode|MCycles~46_combout\,
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|Selector112~5_combout\);

-- Location: LCCOMB_X67_Y39_N2
\z80|i_tv80_core|i_mcode|Selector112~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector112~6_combout\ = (\z80|i_tv80_core|i_mcode|Selector112~4_combout\ & ((\z80|i_tv80_core|i_mcode|Selector112~5_combout\) # ((\z80|i_tv80_core|i_mcode|Decoder2~9_combout\ & \z80|i_tv80_core|i_mcode|MCycles~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector112~4_combout\,
	datab => \z80|i_tv80_core|i_mcode|Decoder2~9_combout\,
	datac => \z80|i_tv80_core|i_mcode|MCycles~103_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector112~5_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector112~6_combout\);

-- Location: LCCOMB_X66_Y40_N6
\z80|i_tv80_core|i_mcode|Selector112~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector112~9_combout\ = (\z80|i_tv80_core|IR\(2) & (\z80|i_tv80_core|i_mcode|MCycles~56_combout\ & (\z80|i_tv80_core|IR\(6) & \z80|i_tv80_core|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|i_mcode|MCycles~56_combout\,
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|IR\(7),
	combout => \z80|i_tv80_core|i_mcode|Selector112~9_combout\);

-- Location: LCCOMB_X69_Y40_N14
\z80|i_tv80_core|i_mcode|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Mux9~1_combout\ = (\z80|i_tv80_core|IR\(5)) # (!\z80|i_tv80_core|i_mcode|Mux9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|IR\(5),
	datac => \z80|i_tv80_core|i_mcode|Mux9~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|Mux9~1_combout\);

-- Location: LCCOMB_X68_Y40_N22
\z80|i_tv80_core|i_mcode|Selector112~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector112~7_combout\ = (\z80|i_tv80_core|IR\(0) & (\z80|i_tv80_core|i_mcode|Decoder2~8_combout\)) # (!\z80|i_tv80_core|IR\(0) & (((!\z80|i_tv80_core|i_mcode|always0~0_combout\) # (!\z80|i_tv80_core|i_mcode|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Decoder2~8_combout\,
	datab => \z80|i_tv80_core|i_mcode|Mux9~1_combout\,
	datac => \z80|i_tv80_core|i_mcode|always0~0_combout\,
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector112~7_combout\);

-- Location: LCCOMB_X67_Y40_N10
\z80|i_tv80_core|i_mcode|Selector112~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector112~8_combout\ = (!\z80|i_tv80_core|ISet\(0) & ((\z80|i_tv80_core|i_mcode|Selector112~6_combout\) # ((\z80|i_tv80_core|i_mcode|Selector112~9_combout\ & \z80|i_tv80_core|i_mcode|Selector112~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ISet\(0),
	datab => \z80|i_tv80_core|i_mcode|Selector112~6_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector112~9_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector112~7_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector112~8_combout\);

-- Location: FF_X67_Y40_N11
\z80|i_tv80_core|mcycles[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|i_mcode|Selector112~8_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|mcycles\(2));

-- Location: LCCOMB_X62_Y39_N26
\z80|i_tv80_core|i_mcode|Selector21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector21~4_combout\ = (!\z80|i_tv80_core|IR\(3) & (((!\z80|i_tv80_core|IR\(4) & !\z80|i_tv80_core|IR\(5))) # (!\z80|i_tv80_core|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(3),
	datab => \z80|i_tv80_core|IR\(1),
	datac => \z80|i_tv80_core|IR\(4),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|Selector21~4_combout\);

-- Location: LCCOMB_X63_Y39_N24
\z80|i_tv80_core|i_mcode|Selector21~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector21~5_combout\ = (\z80|i_tv80_core|IR\(2) & (\z80|i_tv80_core|IR\(1))) # (!\z80|i_tv80_core|IR\(2) & (!\z80|i_tv80_core|IR\(1) & !\z80|i_tv80_core|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|IR\(2),
	datac => \z80|i_tv80_core|IR\(1),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|Selector21~5_combout\);

-- Location: LCCOMB_X62_Y39_N14
\z80|i_tv80_core|mcycles~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|mcycles~7_combout\ = (\z80|i_tv80_core|IR\(7) & (\z80|i_tv80_core|IR\(6) & ((\z80|i_tv80_core|i_mcode|Selector21~4_combout\) # (\z80|i_tv80_core|i_mcode|Selector21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector21~4_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector21~5_combout\,
	datac => \z80|i_tv80_core|IR\(7),
	datad => \z80|i_tv80_core|IR\(6),
	combout => \z80|i_tv80_core|mcycles~7_combout\);

-- Location: LCCOMB_X63_Y40_N10
\z80|i_tv80_core|mcycles~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|mcycles~2_combout\ = (!\z80|i_tv80_core|IR\(3) & (\z80|i_tv80_core|i_mcode|Set_Addr_To~0_combout\ & (\z80|i_tv80_core|IR\(6) & \z80|i_tv80_core|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(3),
	datab => \z80|i_tv80_core|i_mcode|Set_Addr_To~0_combout\,
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|IR\(4),
	combout => \z80|i_tv80_core|mcycles~2_combout\);

-- Location: LCCOMB_X63_Y39_N18
\z80|i_tv80_core|mcycles~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|mcycles~3_combout\ = (!\z80|i_tv80_core|IR\(6) & (!\z80|i_tv80_core|IR\(1) & ((\z80|i_tv80_core|i_mcode|Equal0~0_combout\) # (!\z80|i_tv80_core|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Equal0~0_combout\,
	datab => \z80|i_tv80_core|IR\(2),
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|IR\(1),
	combout => \z80|i_tv80_core|mcycles~3_combout\);

-- Location: LCCOMB_X63_Y39_N12
\z80|i_tv80_core|mcycles~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|mcycles~4_combout\ = (\z80|i_tv80_core|mcycles~7_combout\) # ((!\z80|i_tv80_core|IR\(7) & ((\z80|i_tv80_core|mcycles~2_combout\) # (\z80|i_tv80_core|mcycles~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycles~7_combout\,
	datab => \z80|i_tv80_core|mcycles~2_combout\,
	datac => \z80|i_tv80_core|mcycles~3_combout\,
	datad => \z80|i_tv80_core|IR\(7),
	combout => \z80|i_tv80_core|mcycles~4_combout\);

-- Location: LCCOMB_X70_Y40_N6
\z80|i_tv80_core|i_mcode|Selector21~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector21~8_combout\ = (\z80|i_tv80_core|IR\(1) & ((\z80|i_tv80_core|IR\(2)) # (!\z80|i_tv80_core|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datac => \z80|i_tv80_core|IR\(2),
	datad => \z80|i_tv80_core|IR\(3),
	combout => \z80|i_tv80_core|i_mcode|Selector21~8_combout\);

-- Location: LCCOMB_X69_Y40_N8
\z80|i_tv80_core|i_mcode|Selector21~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector21~9_combout\ = (\z80|i_tv80_core|i_mcode|Selector21~8_combout\) # ((!\z80|i_tv80_core|i_mcode|Decoder1~0_combout\ & (\z80|i_tv80_core|i_mcode|Decoder2~4_combout\ & \z80|i_tv80_core|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Decoder1~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|Decoder2~4_combout\,
	datac => \z80|i_tv80_core|IR\(5),
	datad => \z80|i_tv80_core|i_mcode|Selector21~8_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector21~9_combout\);

-- Location: LCCOMB_X69_Y40_N18
\z80|i_tv80_core|i_mcode|Selector21~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector21~10_combout\ = (!\z80|i_tv80_core|IR\(2) & (((!\z80|i_tv80_core|IR\(5) & \z80|i_tv80_core|i_mcode|Mux9~0_combout\)) # (!\z80|i_tv80_core|mcycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|IR\(5),
	datac => \z80|i_tv80_core|i_mcode|Mux9~0_combout\,
	datad => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector21~10_combout\);

-- Location: LCCOMB_X69_Y40_N20
\z80|i_tv80_core|i_mcode|Selector21~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector21~11_combout\ = (\z80|i_tv80_core|IR\(1)) # ((\z80|i_tv80_core|IR\(2) & (\z80|i_tv80_core|i_mcode|Mux9~1_combout\ & \z80|i_tv80_core|i_mcode|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(2),
	datab => \z80|i_tv80_core|i_mcode|Mux9~1_combout\,
	datac => \z80|i_tv80_core|i_mcode|always0~0_combout\,
	datad => \z80|i_tv80_core|IR\(1),
	combout => \z80|i_tv80_core|i_mcode|Selector21~11_combout\);

-- Location: LCCOMB_X69_Y40_N6
\z80|i_tv80_core|i_mcode|Selector21~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector21~12_combout\ = (\z80|i_tv80_core|i_mcode|Selector21~9_combout\) # ((!\z80|i_tv80_core|IR\(5) & ((\z80|i_tv80_core|i_mcode|Selector21~10_combout\) # (\z80|i_tv80_core|i_mcode|Selector21~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector21~9_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector21~10_combout\,
	datac => \z80|i_tv80_core|IR\(5),
	datad => \z80|i_tv80_core|i_mcode|Selector21~11_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector21~12_combout\);

-- Location: LCCOMB_X63_Y40_N12
\z80|i_tv80_core|i_mcode|Selector21~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector21~6_combout\ = (\z80|i_tv80_core|IR\(1)) # ((\z80|i_tv80_core|IR\(2) & (\z80|i_tv80_core|i_mcode|Equal0~0_combout\)) # (!\z80|i_tv80_core|IR\(2) & ((\z80|i_tv80_core|i_mcode|Selector25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|i_mcode|Equal0~0_combout\,
	datac => \z80|i_tv80_core|IR\(2),
	datad => \z80|i_tv80_core|i_mcode|Selector25~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector21~6_combout\);

-- Location: LCCOMB_X63_Y40_N6
\z80|i_tv80_core|i_mcode|Selector21~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector21~7_combout\ = (\z80|i_tv80_core|IR\(7) & (((\z80|i_tv80_core|IR\(6))))) # (!\z80|i_tv80_core|IR\(7) & ((\z80|i_tv80_core|IR\(6) & (\z80|i_tv80_core|i_mcode|Set_Addr_To~0_combout\)) # (!\z80|i_tv80_core|IR\(6) & 
-- ((\z80|i_tv80_core|i_mcode|Selector21~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(7),
	datab => \z80|i_tv80_core|i_mcode|Set_Addr_To~0_combout\,
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|i_mcode|Selector21~6_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector21~7_combout\);

-- Location: LCCOMB_X63_Y40_N8
\z80|i_tv80_core|i_mcode|Selector21~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector21~13_combout\ = (\z80|i_tv80_core|IR\(7) & ((\z80|i_tv80_core|i_mcode|Selector21~7_combout\ & ((\z80|i_tv80_core|i_mcode|Selector21~12_combout\))) # (!\z80|i_tv80_core|i_mcode|Selector21~7_combout\ & 
-- (\z80|i_tv80_core|i_mcode|TStates~14_combout\)))) # (!\z80|i_tv80_core|IR\(7) & (((\z80|i_tv80_core|i_mcode|Selector21~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|TStates~14_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector21~12_combout\,
	datac => \z80|i_tv80_core|IR\(7),
	datad => \z80|i_tv80_core|i_mcode|Selector21~7_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector21~13_combout\);

-- Location: LCCOMB_X63_Y40_N18
\z80|i_tv80_core|mcycles~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|mcycles~5_combout\ = (!\z80|i_tv80_core|ISet\(0) & ((\z80|i_tv80_core|IR\(0) & (\z80|i_tv80_core|mcycles~4_combout\)) # (!\z80|i_tv80_core|IR\(0) & ((\z80|i_tv80_core|i_mcode|Selector21~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycles~4_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector21~13_combout\,
	datac => \z80|i_tv80_core|ISet\(0),
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|mcycles~5_combout\);

-- Location: LCCOMB_X67_Y40_N0
\z80|i_tv80_core|mcycles~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|mcycles~6_combout\ = (\KEY[2]~input_o\ & ((\z80|i_tv80_core|mcycles~5_combout\) # ((\z80|i_tv80_core|ISet\(0) & \z80|i_tv80_core|i_mcode|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ISet\(0),
	datab => \KEY[2]~input_o\,
	datac => \z80|i_tv80_core|i_mcode|Equal0~1_combout\,
	datad => \z80|i_tv80_core|mcycles~5_combout\,
	combout => \z80|i_tv80_core|mcycles~6_combout\);

-- Location: FF_X67_Y40_N1
\z80|i_tv80_core|mcycles[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|mcycles~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|mcycles\(1));

-- Location: LCCOMB_X67_Y40_N8
\z80|i_tv80_core|mcycle[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|mcycle[4]~3_combout\ = (\z80|i_tv80_core|mcycles\(2) & ((\z80|i_tv80_core|mcycles\(1) & (\z80|i_tv80_core|mcycle\(5))) # (!\z80|i_tv80_core|mcycles\(1) & ((\z80|i_tv80_core|mcycle\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycles\(2),
	datab => \z80|i_tv80_core|mcycles\(1),
	datac => \z80|i_tv80_core|mcycle\(5),
	datad => \z80|i_tv80_core|mcycle\(3),
	combout => \z80|i_tv80_core|mcycle[4]~3_combout\);

-- Location: LCCOMB_X67_Y40_N26
\z80|i_tv80_core|mcycle[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|mcycle[4]~4_combout\ = ((\z80|i_tv80_core|mcycle\(6)) # ((!\z80|i_tv80_core|mcycles\(0) & \z80|i_tv80_core|mcycle[4]~3_combout\))) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datab => \z80|i_tv80_core|mcycles\(0),
	datac => \z80|i_tv80_core|mcycle[4]~3_combout\,
	datad => \z80|i_tv80_core|mcycle\(6),
	combout => \z80|i_tv80_core|mcycle[4]~4_combout\);

-- Location: LCCOMB_X66_Y32_N14
\z80|i_tv80_core|Equal22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Equal22~1_combout\ = (!\z80|i_tv80_core|ID16[5]~10_combout\ & (!\z80|i_tv80_core|ID16[6]~12_combout\ & (!\z80|i_tv80_core|ID16[4]~8_combout\ & !\z80|i_tv80_core|ID16[7]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ID16[5]~10_combout\,
	datab => \z80|i_tv80_core|ID16[6]~12_combout\,
	datac => \z80|i_tv80_core|ID16[4]~8_combout\,
	datad => \z80|i_tv80_core|ID16[7]~14_combout\,
	combout => \z80|i_tv80_core|Equal22~1_combout\);

-- Location: LCCOMB_X67_Y33_N20
\z80|i_tv80_core|Equal22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Equal22~3_combout\ = (!\z80|i_tv80_core|ID16[9]~18_combout\ & (!\z80|i_tv80_core|ID16[11]~22_combout\ & (!\z80|i_tv80_core|ID16[10]~20_combout\ & !\z80|i_tv80_core|ID16[8]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ID16[9]~18_combout\,
	datab => \z80|i_tv80_core|ID16[11]~22_combout\,
	datac => \z80|i_tv80_core|ID16[10]~20_combout\,
	datad => \z80|i_tv80_core|ID16[8]~16_combout\,
	combout => \z80|i_tv80_core|Equal22~3_combout\);

-- Location: LCCOMB_X66_Y31_N6
\z80|i_tv80_core|Equal22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Equal22~0_combout\ = (!\z80|i_tv80_core|ID16[1]~2_combout\ & (!\z80|i_tv80_core|ID16[2]~4_combout\ & (!\z80|i_tv80_core|ID16[0]~0_combout\ & !\z80|i_tv80_core|ID16[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ID16[1]~2_combout\,
	datab => \z80|i_tv80_core|ID16[2]~4_combout\,
	datac => \z80|i_tv80_core|ID16[0]~0_combout\,
	datad => \z80|i_tv80_core|ID16[3]~6_combout\,
	combout => \z80|i_tv80_core|Equal22~0_combout\);

-- Location: LCCOMB_X67_Y33_N10
\z80|i_tv80_core|Equal22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Equal22~2_combout\ = (!\z80|i_tv80_core|ID16[13]~26_combout\ & (!\z80|i_tv80_core|ID16[12]~24_combout\ & (!\z80|i_tv80_core|ID16[14]~28_combout\ & !\z80|i_tv80_core|ID16[15]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ID16[13]~26_combout\,
	datab => \z80|i_tv80_core|ID16[12]~24_combout\,
	datac => \z80|i_tv80_core|ID16[14]~28_combout\,
	datad => \z80|i_tv80_core|ID16[15]~30_combout\,
	combout => \z80|i_tv80_core|Equal22~2_combout\);

-- Location: LCCOMB_X67_Y33_N14
\z80|i_tv80_core|Equal22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|Equal22~4_combout\ = (\z80|i_tv80_core|Equal22~1_combout\ & (\z80|i_tv80_core|Equal22~3_combout\ & (\z80|i_tv80_core|Equal22~0_combout\ & \z80|i_tv80_core|Equal22~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|Equal22~1_combout\,
	datab => \z80|i_tv80_core|Equal22~3_combout\,
	datac => \z80|i_tv80_core|Equal22~0_combout\,
	datad => \z80|i_tv80_core|Equal22~2_combout\,
	combout => \z80|i_tv80_core|Equal22~4_combout\);

-- Location: LCCOMB_X67_Y37_N10
\z80|i_tv80_core|always3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|always3~1_combout\ = (!\z80|i_tv80_core|i_mcode|Selector28~1_combout\ & (!\z80|i_tv80_core|i_mcode|Selector29~6_combout\ & ((\z80|i_tv80_core|tstate\(2)) # (\z80|i_tv80_core|always4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|tstate\(2),
	datab => \z80|i_tv80_core|i_mcode|Selector28~1_combout\,
	datac => \z80|i_tv80_core|always4~1_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector29~6_combout\,
	combout => \z80|i_tv80_core|always3~1_combout\);

-- Location: LCCOMB_X67_Y37_N8
\z80|i_tv80_core|IncDecZ~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|IncDecZ~0_combout\ = (\z80|i_tv80_core|always4~0_combout\ & ((\z80|i_tv80_core|always3~1_combout\ & (!\z80|i_tv80_core|Equal22~4_combout\)) # (!\z80|i_tv80_core|always3~1_combout\ & ((\z80|i_tv80_core|IncDecZ~q\))))) # 
-- (!\z80|i_tv80_core|always4~0_combout\ & (((\z80|i_tv80_core|IncDecZ~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|always4~0_combout\,
	datab => \z80|i_tv80_core|Equal22~4_combout\,
	datac => \z80|i_tv80_core|IncDecZ~q\,
	datad => \z80|i_tv80_core|always3~1_combout\,
	combout => \z80|i_tv80_core|IncDecZ~0_combout\);

-- Location: FF_X67_Y37_N9
\z80|i_tv80_core|IncDecZ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|IncDecZ~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|IncDecZ~q\);

-- Location: LCCOMB_X67_Y40_N28
\z80|i_tv80_core|always10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|always10~0_combout\ = (\z80|i_tv80_core|mcycle\(1) & \z80|i_tv80_core|IncDecZ~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|mcycle\(1),
	datac => \z80|i_tv80_core|IncDecZ~q\,
	combout => \z80|i_tv80_core|always10~0_combout\);

-- Location: LCCOMB_X67_Y40_N2
\z80|i_tv80_core|mcycle[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|mcycle[4]~0_combout\ = (!\z80|i_tv80_core|mcycles\(1) & ((\z80|i_tv80_core|mcycles\(2) & ((\z80|i_tv80_core|mcycle\(4)))) # (!\z80|i_tv80_core|mcycles\(2) & (\z80|i_tv80_core|mcycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycles\(2),
	datab => \z80|i_tv80_core|mcycle\(0),
	datac => \z80|i_tv80_core|mcycles\(1),
	datad => \z80|i_tv80_core|mcycle\(4),
	combout => \z80|i_tv80_core|mcycle[4]~0_combout\);

-- Location: LCCOMB_X67_Y40_N4
\z80|i_tv80_core|mcycle[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|mcycle[4]~1_combout\ = (\z80|i_tv80_core|mcycles\(1) & ((\z80|i_tv80_core|mcycles\(0) & ((\z80|i_tv80_core|mcycle\(2)))) # (!\z80|i_tv80_core|mcycles\(0) & (\z80|i_tv80_core|mcycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycles\(1),
	datab => \z80|i_tv80_core|mcycles\(0),
	datac => \z80|i_tv80_core|mcycle\(1),
	datad => \z80|i_tv80_core|mcycle\(2),
	combout => \z80|i_tv80_core|mcycle[4]~1_combout\);

-- Location: LCCOMB_X67_Y40_N14
\z80|i_tv80_core|mcycle[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|mcycle[4]~2_combout\ = (\z80|i_tv80_core|mcycles\(2) & (\z80|i_tv80_core|mcycle[4]~0_combout\ & ((\z80|i_tv80_core|mcycles\(0))))) # (!\z80|i_tv80_core|mcycles\(2) & ((\z80|i_tv80_core|mcycle[4]~1_combout\) # 
-- ((\z80|i_tv80_core|mcycle[4]~0_combout\ & \z80|i_tv80_core|mcycles\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycles\(2),
	datab => \z80|i_tv80_core|mcycle[4]~0_combout\,
	datac => \z80|i_tv80_core|mcycle[4]~1_combout\,
	datad => \z80|i_tv80_core|mcycles\(0),
	combout => \z80|i_tv80_core|mcycle[4]~2_combout\);

-- Location: LCCOMB_X67_Y40_N6
\z80|i_tv80_core|mcycle[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|mcycle[4]~5_combout\ = (\z80|i_tv80_core|mcycle[4]~4_combout\) # ((\z80|i_tv80_core|mcycle[4]~2_combout\) # ((\z80|i_tv80_core|always10~0_combout\ & \z80|i_tv80_core|i_mcode|I_DJNZ~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle[4]~4_combout\,
	datab => \z80|i_tv80_core|always10~0_combout\,
	datac => \z80|i_tv80_core|mcycle[4]~2_combout\,
	datad => \z80|i_tv80_core|i_mcode|I_DJNZ~4_combout\,
	combout => \z80|i_tv80_core|mcycle[4]~5_combout\);

-- Location: LCCOMB_X70_Y40_N0
\z80|i_tv80_core|mcycle~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|mcycle~12_combout\ = (!\z80|i_tv80_core|mcycle[4]~5_combout\ & \z80|i_tv80_core|mcycle\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle[4]~5_combout\,
	datac => \z80|i_tv80_core|mcycle\(4),
	combout => \z80|i_tv80_core|mcycle~12_combout\);

-- Location: FF_X70_Y40_N1
\z80|i_tv80_core|mcycle[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|mcycle~12_combout\,
	ena => \z80|i_tv80_core|tstate[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|mcycle\(5));

-- Location: LCCOMB_X65_Y37_N10
\z80|i_tv80_core|i_mcode|Prefix[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Prefix[0]~0_combout\ = (!\z80|i_tv80_core|ISet\(0) & (!\z80|i_tv80_core|IR\(4) & (\z80|i_tv80_core|IR\(3) & !\z80|i_tv80_core|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ISet\(0),
	datab => \z80|i_tv80_core|IR\(4),
	datac => \z80|i_tv80_core|IR\(3),
	datad => \z80|i_tv80_core|IR\(5),
	combout => \z80|i_tv80_core|i_mcode|Prefix[0]~0_combout\);

-- Location: LCCOMB_X65_Y37_N20
\z80|i_tv80_core|i_mcode|Prefix[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Prefix[0]~1_combout\ = (\z80|i_tv80_core|i_mcode|Prefix[0]~0_combout\ & (\z80|i_tv80_core|i_mcode|MCycles~46_combout\ & (\z80|i_tv80_core|IR\(0) & \z80|i_tv80_core|i_mcode|TStates~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Prefix[0]~0_combout\,
	datab => \z80|i_tv80_core|i_mcode|MCycles~46_combout\,
	datac => \z80|i_tv80_core|IR\(0),
	datad => \z80|i_tv80_core|i_mcode|TStates~2_combout\,
	combout => \z80|i_tv80_core|i_mcode|Prefix[0]~1_combout\);

-- Location: LCCOMB_X65_Y36_N6
\z80|i_tv80_core|ISet~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ISet~0_combout\ = (\z80|i_tv80_core|tstate\(2) & \z80|i_tv80_core|mcycle\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|tstate\(2),
	datac => \z80|i_tv80_core|mcycle\(0),
	combout => \z80|i_tv80_core|ISet~0_combout\);

-- Location: LCCOMB_X65_Y36_N16
\z80|i_tv80_core|ISet~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ISet~1_combout\ = (\z80|i_tv80_core|ISet~0_combout\) # ((\z80|i_tv80_core|mcycle\(5) & (!\z80|i_tv80_core|always2~0_combout\ & \z80|i_tv80_core|i_mcode|Prefix[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(5),
	datab => \z80|i_tv80_core|always2~0_combout\,
	datac => \z80|i_tv80_core|i_mcode|Prefix[0]~1_combout\,
	datad => \z80|i_tv80_core|ISet~0_combout\,
	combout => \z80|i_tv80_core|ISet~1_combout\);

-- Location: LCCOMB_X65_Y36_N8
\z80|i_tv80_core|ISet~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|ISet~2_combout\ = (\z80|i_tv80_core|ISet~1_combout\ & ((\z80|i_tv80_core|i_mcode|Prefix[0]~1_combout\) # ((!\z80|i_tv80_core|always2~0_combout\)))) # (!\z80|i_tv80_core|ISet~1_combout\ & (((\z80|i_tv80_core|ISet\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|ISet~1_combout\,
	datab => \z80|i_tv80_core|i_mcode|Prefix[0]~1_combout\,
	datac => \z80|i_tv80_core|ISet\(0),
	datad => \z80|i_tv80_core|always2~0_combout\,
	combout => \z80|i_tv80_core|ISet~2_combout\);

-- Location: FF_X65_Y36_N9
\z80|i_tv80_core|ISet[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|ISet~2_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|ISet\(0));

-- Location: LCCOMB_X65_Y36_N12
\z80|i_tv80_core|A~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~18_combout\ = (\z80|i_tv80_core|ISet\(0)) # (!\z80|i_tv80_core|i_mcode|Selector50~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \z80|i_tv80_core|ISet\(0),
	datad => \z80|i_tv80_core|i_mcode|Selector50~2_combout\,
	combout => \z80|i_tv80_core|A~18_combout\);

-- Location: LCCOMB_X66_Y36_N6
\z80|i_tv80_core|A~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~16_combout\ = (\z80|i_tv80_core|A~12_combout\ & ((\z80|i_tv80_core|ISet\(0)) # ((!\z80|i_tv80_core|i_mcode|Selector51~2_combout\ & !\z80|i_tv80_core|i_mcode|Decoder2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~12_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector51~2_combout\,
	datac => \z80|i_tv80_core|ISet\(0),
	datad => \z80|i_tv80_core|i_mcode|Decoder2~6_combout\,
	combout => \z80|i_tv80_core|A~16_combout\);

-- Location: LCCOMB_X66_Y36_N0
\z80|i_tv80_core|A~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~17_combout\ = (\z80|i_tv80_core|A~16_combout\ & (\z80|i_tv80_core|i_mcode|Selector122~2_combout\ & (\z80|i_tv80_core|i_mcode|Selector123~0_combout\ & !\z80|i_tv80_core|i_mcode|Selector124~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~16_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector122~2_combout\,
	datac => \z80|i_tv80_core|i_mcode|Selector123~0_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector124~4_combout\,
	combout => \z80|i_tv80_core|A~17_combout\);

-- Location: LCCOMB_X66_Y36_N26
\z80|i_tv80_core|A~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~19_combout\ = ((\z80|i_tv80_core|Mux1~2_combout\) # ((\z80|i_tv80_core|always2~0_combout\) # (\z80|i_tv80_core|A~17_combout\))) # (!\z80|i_tv80_core|A~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~18_combout\,
	datab => \z80|i_tv80_core|Mux1~2_combout\,
	datac => \z80|i_tv80_core|always2~0_combout\,
	datad => \z80|i_tv80_core|A~17_combout\,
	combout => \z80|i_tv80_core|A~19_combout\);

-- Location: LCCOMB_X66_Y36_N2
\z80|i_tv80_core|A~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~107_combout\ = (\z80|i_tv80_core|i_mcode|Selector31~4_combout\ & (((!\z80|i_tv80_core|i_mcode|Selector124~4_combout\)))) # (!\z80|i_tv80_core|i_mcode|Selector31~4_combout\ & ((\z80|i_tv80_core|ISet\(0) & 
-- ((!\z80|i_tv80_core|i_mcode|Selector124~4_combout\))) # (!\z80|i_tv80_core|ISet\(0) & ((\z80|i_tv80_core|i_mcode|Selector124~4_combout\) # (!\z80|i_tv80_core|i_mcode|Selector140~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector140~2_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector31~4_combout\,
	datac => \z80|i_tv80_core|ISet\(0),
	datad => \z80|i_tv80_core|i_mcode|Selector124~4_combout\,
	combout => \z80|i_tv80_core|A~107_combout\);

-- Location: LCCOMB_X66_Y36_N12
\z80|i_tv80_core|A~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~108_combout\ = (\z80|i_tv80_core|A~107_combout\ & (!\z80|i_tv80_core|i_mcode|Selector122~2_combout\ & (!\z80|i_tv80_core|i_mcode|RstP~1_combout\ & !\z80|i_tv80_core|i_mcode|Call~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~107_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector122~2_combout\,
	datac => \z80|i_tv80_core|i_mcode|RstP~1_combout\,
	datad => \z80|i_tv80_core|i_mcode|Call~1_combout\,
	combout => \z80|i_tv80_core|A~108_combout\);

-- Location: LCCOMB_X66_Y36_N20
\z80|i_tv80_core|A~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~20_combout\ = ((!\z80|i_tv80_core|A~19_combout\ & ((\z80|i_tv80_core|i_mcode|JumpXY~0_combout\) # (\z80|i_tv80_core|A~108_combout\)))) # (!\z80|i_tv80_core|BTR_r~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~19_combout\,
	datab => \z80|i_tv80_core|BTR_r~0_combout\,
	datac => \z80|i_tv80_core|i_mcode|JumpXY~0_combout\,
	datad => \z80|i_tv80_core|A~108_combout\,
	combout => \z80|i_tv80_core|A~20_combout\);

-- Location: LCCOMB_X60_Y35_N20
\z80|i_tv80_core|A~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~21_combout\ = (!\z80|i_tv80_core|A~19_combout\ & ((\z80|i_tv80_core|A~20_combout\) # ((\z80|i_tv80_core|i_mcode|Selector122~2_combout\) # (!\z80|i_tv80_core|A~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~20_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector122~2_combout\,
	datac => \z80|i_tv80_core|A~19_combout\,
	datad => \z80|i_tv80_core|A~11_combout\,
	combout => \z80|i_tv80_core|A~21_combout\);

-- Location: LCCOMB_X59_Y33_N20
\z80|i_tv80_core|A~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~30_combout\ = (\z80|i_tv80_core|A~20_combout\ & (\z80|i_tv80_core|A~19_combout\ & (\z80|i_tv80_core|A\(13)))) # (!\z80|i_tv80_core|A~20_combout\ & (((\z80|di_reg\(5))) # (!\z80|i_tv80_core|A~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~20_combout\,
	datab => \z80|i_tv80_core|A~19_combout\,
	datac => \z80|i_tv80_core|A\(13),
	datad => \z80|di_reg\(5),
	combout => \z80|i_tv80_core|A~30_combout\);

-- Location: LCCOMB_X59_Y33_N24
\z80|i_tv80_core|A~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~28_combout\ = (\z80|i_tv80_core|A~106_combout\ & (\z80|i_tv80_core|TmpAddr\(13) & ((!\z80|i_tv80_core|A~11_combout\)))) # (!\z80|i_tv80_core|A~106_combout\ & (((\z80|i_tv80_core|PC\(13)) # (\z80|i_tv80_core|A~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~106_combout\,
	datab => \z80|i_tv80_core|TmpAddr\(13),
	datac => \z80|i_tv80_core|PC\(13),
	datad => \z80|i_tv80_core|A~11_combout\,
	combout => \z80|i_tv80_core|A~28_combout\);

-- Location: LCCOMB_X59_Y33_N10
\z80|i_tv80_core|A~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~29_combout\ = (\z80|i_tv80_core|A~13_combout\ & ((\z80|i_tv80_core|A~28_combout\ & ((\z80|i_tv80_core|SP\(13)))) # (!\z80|i_tv80_core|A~28_combout\ & (\z80|i_tv80_core|Add0~26_combout\)))) # (!\z80|i_tv80_core|A~13_combout\ & 
-- (((\z80|i_tv80_core|A~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~13_combout\,
	datab => \z80|i_tv80_core|Add0~26_combout\,
	datac => \z80|i_tv80_core|SP\(13),
	datad => \z80|i_tv80_core|A~28_combout\,
	combout => \z80|i_tv80_core|A~29_combout\);

-- Location: LCCOMB_X59_Y33_N6
\z80|i_tv80_core|A~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~31_combout\ = (\z80|i_tv80_core|A~21_combout\ & ((\z80|i_tv80_core|A~30_combout\ & ((\z80|i_tv80_core|A~29_combout\))) # (!\z80|i_tv80_core|A~30_combout\ & (\z80|i_tv80_core|i_reg|Mux34~1_combout\)))) # (!\z80|i_tv80_core|A~21_combout\ 
-- & (\z80|i_tv80_core|A~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A~21_combout\,
	datab => \z80|i_tv80_core|A~30_combout\,
	datac => \z80|i_tv80_core|i_reg|Mux34~1_combout\,
	datad => \z80|i_tv80_core|A~29_combout\,
	combout => \z80|i_tv80_core|A~31_combout\);

-- Location: LCCOMB_X57_Y29_N26
\z80|i_tv80_core|A~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|A~103_combout\ = (\z80|i_tv80_core|A~31_combout\ & \KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|A~31_combout\,
	datac => \KEY[2]~input_o\,
	combout => \z80|i_tv80_core|A~103_combout\);

-- Location: FF_X57_Y29_N27
\z80|i_tv80_core|A[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|i_tv80_core|A~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|i_tv80_core|A\(13));

-- Location: LCCOMB_X63_Y31_N4
\mu|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|always0~1_combout\ = (!\z80|i_tv80_core|A\(10) & (!\z80|i_tv80_core|A\(9) & (!\z80|i_tv80_core|A\(11) & !\z80|i_tv80_core|A\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(10),
	datab => \z80|i_tv80_core|A\(9),
	datac => \z80|i_tv80_core|A\(11),
	datad => \z80|i_tv80_core|A\(12),
	combout => \mu|always0~1_combout\);

-- Location: LCCOMB_X63_Y31_N26
\mu|bootrom_enabled~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom_enabled~5_combout\ = (!\z80|i_tv80_core|do\(2) & (!\z80|i_tv80_core|do\(1) & (\z80|i_tv80_core|do\(0) & \z80|i_tv80_core|A\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|do\(2),
	datab => \z80|i_tv80_core|do\(1),
	datac => \z80|i_tv80_core|do\(0),
	datad => \z80|i_tv80_core|A\(12),
	combout => \mu|bootrom_enabled~5_combout\);

-- Location: LCCOMB_X65_Y33_N16
\mu|bootrom_enabled~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom_enabled~6_combout\ = (!\z80|i_tv80_core|do\(6) & (!\z80|i_tv80_core|do\(3) & (!\z80|i_tv80_core|do\(5) & !\z80|i_tv80_core|do\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|do\(6),
	datab => \z80|i_tv80_core|do\(3),
	datac => \z80|i_tv80_core|do\(5),
	datad => \z80|i_tv80_core|do\(4),
	combout => \mu|bootrom_enabled~6_combout\);

-- Location: LCCOMB_X63_Y31_N6
\mu|bootrom_enabled~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom_enabled~3_combout\ = (\z80|i_tv80_core|A\(11) & (\z80|i_tv80_core|A\(9) & (\z80|i_tv80_core|A\(8) & \z80|i_tv80_core|A\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(11),
	datab => \z80|i_tv80_core|A\(9),
	datac => \z80|i_tv80_core|A\(8),
	datad => \z80|i_tv80_core|A\(10),
	combout => \mu|bootrom_enabled~3_combout\);

-- Location: LCCOMB_X63_Y31_N12
\mu|bootrom_enabled~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom_enabled~2_combout\ = (!\z80|i_tv80_core|A\(0) & (!\z80|i_tv80_core|A\(3) & (\z80|i_tv80_core|A\(6) & !\z80|i_tv80_core|A\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(0),
	datab => \z80|i_tv80_core|A\(3),
	datac => \z80|i_tv80_core|A\(6),
	datad => \z80|i_tv80_core|A\(5),
	combout => \mu|bootrom_enabled~2_combout\);

-- Location: LCCOMB_X63_Y31_N8
\mu|bootrom_enabled~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom_enabled~4_combout\ = (\mu|bootrom_enabled~3_combout\ & (\mu|bootrom_enabled~1_combout\ & (\mu|bootrom_enabled~2_combout\ & \mu|bootrom_enabled~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom_enabled~3_combout\,
	datab => \mu|bootrom_enabled~1_combout\,
	datac => \mu|bootrom_enabled~2_combout\,
	datad => \mu|bootrom_enabled~0_combout\,
	combout => \mu|bootrom_enabled~4_combout\);

-- Location: LCCOMB_X63_Y31_N28
\mu|bootrom_enabled~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom_enabled~7_combout\ = (\mu|bootrom_enabled~5_combout\ & (\mu|bootrom_enabled~6_combout\ & (\mu|bootrom_enabled~4_combout\ & !\z80|i_tv80_core|do\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|bootrom_enabled~5_combout\,
	datab => \mu|bootrom_enabled~6_combout\,
	datac => \mu|bootrom_enabled~4_combout\,
	datad => \z80|i_tv80_core|do\(7),
	combout => \mu|bootrom_enabled~7_combout\);

-- Location: LCCOMB_X63_Y31_N16
\mu|bootrom_enabled~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|bootrom_enabled~8_combout\ = (\mu|bootrom_enabled~q\) # (\mu|bootrom_enabled~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mu|bootrom_enabled~q\,
	datad => \mu|bootrom_enabled~7_combout\,
	combout => \mu|bootrom_enabled~8_combout\);

-- Location: FF_X63_Y31_N17
\mu|bootrom_enabled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \mu|bootrom_enabled~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mu|bootrom_enabled~q\);

-- Location: LCCOMB_X63_Y31_N10
\mu|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|always0~0_combout\ = (!\z80|i_tv80_core|A\(14) & (!\z80|i_tv80_core|A\(15) & (!\z80|i_tv80_core|A\(8) & !\mu|bootrom_enabled~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|A\(14),
	datab => \z80|i_tv80_core|A\(15),
	datac => \z80|i_tv80_core|A\(8),
	datad => \mu|bootrom_enabled~q\,
	combout => \mu|always0~0_combout\);

-- Location: LCCOMB_X63_Y31_N14
\mu|always0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|always0~2_combout\ = (!\z80|i_tv80_core|A\(13) & (\mu|always0~1_combout\ & \mu|always0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \z80|i_tv80_core|A\(13),
	datac => \mu|always0~1_combout\,
	datad => \mu|always0~0_combout\,
	combout => \mu|always0~2_combout\);

-- Location: LCCOMB_X63_Y33_N10
\mu|z80_din[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mu|z80_din[0]~7_combout\ = (\mu|z80_din[0]~6_combout\) # ((\mu|always0~2_combout\ & \mu|bootrom~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|always0~2_combout\,
	datab => \mu|z80_din[0]~6_combout\,
	datad => \mu|bootrom~25_combout\,
	combout => \mu|z80_din[0]~7_combout\);

-- Location: LCCOMB_X70_Y37_N16
\hex_inst_0|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_0|WideOr6~0_combout\ = (\mu|z80_din[2]~23_combout\ & (!\mu|z80_din[1]~15_combout\ & (\mu|z80_din[0]~7_combout\ $ (!\mu|z80_din[3]~31_combout\)))) # (!\mu|z80_din[2]~23_combout\ & (\mu|z80_din[0]~7_combout\ & (\mu|z80_din[1]~15_combout\ $ 
-- (!\mu|z80_din[3]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[0]~7_combout\,
	datab => \mu|z80_din[1]~15_combout\,
	datac => \mu|z80_din[2]~23_combout\,
	datad => \mu|z80_din[3]~31_combout\,
	combout => \hex_inst_0|WideOr6~0_combout\);

-- Location: LCCOMB_X70_Y37_N2
\hex_inst_0|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_0|WideOr5~0_combout\ = (\mu|z80_din[1]~15_combout\ & ((\mu|z80_din[0]~7_combout\ & ((\mu|z80_din[3]~31_combout\))) # (!\mu|z80_din[0]~7_combout\ & (\mu|z80_din[2]~23_combout\)))) # (!\mu|z80_din[1]~15_combout\ & (\mu|z80_din[2]~23_combout\ & 
-- (\mu|z80_din[0]~7_combout\ $ (\mu|z80_din[3]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[0]~7_combout\,
	datab => \mu|z80_din[1]~15_combout\,
	datac => \mu|z80_din[2]~23_combout\,
	datad => \mu|z80_din[3]~31_combout\,
	combout => \hex_inst_0|WideOr5~0_combout\);

-- Location: LCCOMB_X70_Y37_N4
\hex_inst_0|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_0|WideOr4~0_combout\ = (\mu|z80_din[2]~23_combout\ & (\mu|z80_din[3]~31_combout\ & ((\mu|z80_din[1]~15_combout\) # (!\mu|z80_din[0]~7_combout\)))) # (!\mu|z80_din[2]~23_combout\ & (!\mu|z80_din[0]~7_combout\ & (\mu|z80_din[1]~15_combout\ & 
-- !\mu|z80_din[3]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[0]~7_combout\,
	datab => \mu|z80_din[1]~15_combout\,
	datac => \mu|z80_din[2]~23_combout\,
	datad => \mu|z80_din[3]~31_combout\,
	combout => \hex_inst_0|WideOr4~0_combout\);

-- Location: LCCOMB_X70_Y37_N6
\hex_inst_0|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_0|WideOr3~0_combout\ = (\mu|z80_din[1]~15_combout\ & ((\mu|z80_din[0]~7_combout\ & (\mu|z80_din[2]~23_combout\)) # (!\mu|z80_din[0]~7_combout\ & (!\mu|z80_din[2]~23_combout\ & \mu|z80_din[3]~31_combout\)))) # (!\mu|z80_din[1]~15_combout\ & 
-- (!\mu|z80_din[3]~31_combout\ & (\mu|z80_din[0]~7_combout\ $ (\mu|z80_din[2]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[0]~7_combout\,
	datab => \mu|z80_din[1]~15_combout\,
	datac => \mu|z80_din[2]~23_combout\,
	datad => \mu|z80_din[3]~31_combout\,
	combout => \hex_inst_0|WideOr3~0_combout\);

-- Location: LCCOMB_X70_Y37_N24
\hex_inst_0|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_0|WideOr2~0_combout\ = (\mu|z80_din[1]~15_combout\ & (\mu|z80_din[0]~7_combout\ & ((!\mu|z80_din[3]~31_combout\)))) # (!\mu|z80_din[1]~15_combout\ & ((\mu|z80_din[2]~23_combout\ & ((!\mu|z80_din[3]~31_combout\))) # (!\mu|z80_din[2]~23_combout\ & 
-- (\mu|z80_din[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[0]~7_combout\,
	datab => \mu|z80_din[1]~15_combout\,
	datac => \mu|z80_din[2]~23_combout\,
	datad => \mu|z80_din[3]~31_combout\,
	combout => \hex_inst_0|WideOr2~0_combout\);

-- Location: LCCOMB_X70_Y37_N18
\hex_inst_0|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_0|WideOr1~0_combout\ = (\mu|z80_din[0]~7_combout\ & (\mu|z80_din[3]~31_combout\ $ (((\mu|z80_din[1]~15_combout\) # (!\mu|z80_din[2]~23_combout\))))) # (!\mu|z80_din[0]~7_combout\ & (\mu|z80_din[1]~15_combout\ & (!\mu|z80_din[2]~23_combout\ & 
-- !\mu|z80_din[3]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[0]~7_combout\,
	datab => \mu|z80_din[1]~15_combout\,
	datac => \mu|z80_din[2]~23_combout\,
	datad => \mu|z80_din[3]~31_combout\,
	combout => \hex_inst_0|WideOr1~0_combout\);

-- Location: LCCOMB_X70_Y37_N20
\hex_inst_0|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_0|WideOr0~0_combout\ = (\mu|z80_din[0]~7_combout\ & ((\mu|z80_din[3]~31_combout\) # (\mu|z80_din[1]~15_combout\ $ (\mu|z80_din[2]~23_combout\)))) # (!\mu|z80_din[0]~7_combout\ & ((\mu|z80_din[1]~15_combout\) # (\mu|z80_din[2]~23_combout\ $ 
-- (\mu|z80_din[3]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[0]~7_combout\,
	datab => \mu|z80_din[1]~15_combout\,
	datac => \mu|z80_din[2]~23_combout\,
	datad => \mu|z80_din[3]~31_combout\,
	combout => \hex_inst_0|WideOr0~0_combout\);

-- Location: LCCOMB_X72_Y33_N24
\hex_inst_1|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_1|WideOr6~0_combout\ = (\mu|z80_din[6]~55_combout\ & (!\mu|z80_din[5]~47_combout\ & (\mu|z80_din[7]~63_combout\ $ (!\mu|z80_din[4]~39_combout\)))) # (!\mu|z80_din[6]~55_combout\ & (\mu|z80_din[4]~39_combout\ & (\mu|z80_din[5]~47_combout\ $ 
-- (!\mu|z80_din[7]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[5]~47_combout\,
	datab => \mu|z80_din[6]~55_combout\,
	datac => \mu|z80_din[7]~63_combout\,
	datad => \mu|z80_din[4]~39_combout\,
	combout => \hex_inst_1|WideOr6~0_combout\);

-- Location: LCCOMB_X72_Y33_N26
\hex_inst_1|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_1|WideOr5~0_combout\ = (\mu|z80_din[5]~47_combout\ & ((\mu|z80_din[4]~39_combout\ & ((\mu|z80_din[7]~63_combout\))) # (!\mu|z80_din[4]~39_combout\ & (\mu|z80_din[6]~55_combout\)))) # (!\mu|z80_din[5]~47_combout\ & (\mu|z80_din[6]~55_combout\ & 
-- (\mu|z80_din[7]~63_combout\ $ (\mu|z80_din[4]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[5]~47_combout\,
	datab => \mu|z80_din[6]~55_combout\,
	datac => \mu|z80_din[7]~63_combout\,
	datad => \mu|z80_din[4]~39_combout\,
	combout => \hex_inst_1|WideOr5~0_combout\);

-- Location: LCCOMB_X72_Y33_N4
\hex_inst_1|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_1|WideOr4~0_combout\ = (\mu|z80_din[6]~55_combout\ & (\mu|z80_din[7]~63_combout\ & ((\mu|z80_din[5]~47_combout\) # (!\mu|z80_din[4]~39_combout\)))) # (!\mu|z80_din[6]~55_combout\ & (\mu|z80_din[5]~47_combout\ & (!\mu|z80_din[7]~63_combout\ & 
-- !\mu|z80_din[4]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[5]~47_combout\,
	datab => \mu|z80_din[6]~55_combout\,
	datac => \mu|z80_din[7]~63_combout\,
	datad => \mu|z80_din[4]~39_combout\,
	combout => \hex_inst_1|WideOr4~0_combout\);

-- Location: LCCOMB_X72_Y33_N6
\hex_inst_1|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_1|WideOr3~0_combout\ = (\mu|z80_din[5]~47_combout\ & ((\mu|z80_din[6]~55_combout\ & ((\mu|z80_din[4]~39_combout\))) # (!\mu|z80_din[6]~55_combout\ & (\mu|z80_din[7]~63_combout\ & !\mu|z80_din[4]~39_combout\)))) # (!\mu|z80_din[5]~47_combout\ & 
-- (!\mu|z80_din[7]~63_combout\ & (\mu|z80_din[6]~55_combout\ $ (\mu|z80_din[4]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[5]~47_combout\,
	datab => \mu|z80_din[6]~55_combout\,
	datac => \mu|z80_din[7]~63_combout\,
	datad => \mu|z80_din[4]~39_combout\,
	combout => \hex_inst_1|WideOr3~0_combout\);

-- Location: LCCOMB_X72_Y33_N8
\hex_inst_1|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_1|WideOr2~0_combout\ = (\mu|z80_din[5]~47_combout\ & (((!\mu|z80_din[7]~63_combout\ & \mu|z80_din[4]~39_combout\)))) # (!\mu|z80_din[5]~47_combout\ & ((\mu|z80_din[6]~55_combout\ & (!\mu|z80_din[7]~63_combout\)) # (!\mu|z80_din[6]~55_combout\ & 
-- ((\mu|z80_din[4]~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[5]~47_combout\,
	datab => \mu|z80_din[6]~55_combout\,
	datac => \mu|z80_din[7]~63_combout\,
	datad => \mu|z80_din[4]~39_combout\,
	combout => \hex_inst_1|WideOr2~0_combout\);

-- Location: LCCOMB_X72_Y33_N18
\hex_inst_1|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_1|WideOr1~0_combout\ = (\mu|z80_din[5]~47_combout\ & (!\mu|z80_din[7]~63_combout\ & ((\mu|z80_din[4]~39_combout\) # (!\mu|z80_din[6]~55_combout\)))) # (!\mu|z80_din[5]~47_combout\ & (\mu|z80_din[4]~39_combout\ & (\mu|z80_din[6]~55_combout\ $ 
-- (!\mu|z80_din[7]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[5]~47_combout\,
	datab => \mu|z80_din[6]~55_combout\,
	datac => \mu|z80_din[7]~63_combout\,
	datad => \mu|z80_din[4]~39_combout\,
	combout => \hex_inst_1|WideOr1~0_combout\);

-- Location: LCCOMB_X72_Y33_N28
\hex_inst_1|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_1|WideOr0~0_combout\ = (\mu|z80_din[4]~39_combout\ & ((\mu|z80_din[7]~63_combout\) # (\mu|z80_din[5]~47_combout\ $ (\mu|z80_din[6]~55_combout\)))) # (!\mu|z80_din[4]~39_combout\ & ((\mu|z80_din[5]~47_combout\) # (\mu|z80_din[6]~55_combout\ $ 
-- (\mu|z80_din[7]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mu|z80_din[5]~47_combout\,
	datab => \mu|z80_din[6]~55_combout\,
	datac => \mu|z80_din[7]~63_combout\,
	datad => \mu|z80_din[4]~39_combout\,
	combout => \hex_inst_1|WideOr0~0_combout\);

-- Location: LCCOMB_X76_Y4_N24
\hex_inst_4|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_4|WideOr6~0_combout\ = (\z80|i_tv80_core|i_reg|RegsL[2][3]~q\ & (\z80|i_tv80_core|i_reg|RegsL[2][0]~q\ & (\z80|i_tv80_core|i_reg|RegsL[2][1]~q\ $ (\z80|i_tv80_core|i_reg|RegsL[2][2]~q\)))) # (!\z80|i_tv80_core|i_reg|RegsL[2][3]~q\ & 
-- (!\z80|i_tv80_core|i_reg|RegsL[2][1]~q\ & (\z80|i_tv80_core|i_reg|RegsL[2][2]~q\ $ (\z80|i_tv80_core|i_reg|RegsL[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[2][1]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsL[2][3]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsL[2][2]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsL[2][0]~q\,
	combout => \hex_inst_4|WideOr6~0_combout\);

-- Location: LCCOMB_X76_Y4_N2
\hex_inst_4|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_4|WideOr5~0_combout\ = (\z80|i_tv80_core|i_reg|RegsL[2][1]~q\ & ((\z80|i_tv80_core|i_reg|RegsL[2][0]~q\ & (\z80|i_tv80_core|i_reg|RegsL[2][3]~q\)) # (!\z80|i_tv80_core|i_reg|RegsL[2][0]~q\ & ((\z80|i_tv80_core|i_reg|RegsL[2][2]~q\))))) # 
-- (!\z80|i_tv80_core|i_reg|RegsL[2][1]~q\ & (\z80|i_tv80_core|i_reg|RegsL[2][2]~q\ & (\z80|i_tv80_core|i_reg|RegsL[2][3]~q\ $ (\z80|i_tv80_core|i_reg|RegsL[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[2][1]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsL[2][3]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsL[2][2]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsL[2][0]~q\,
	combout => \hex_inst_4|WideOr5~0_combout\);

-- Location: LCCOMB_X76_Y4_N20
\hex_inst_4|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_4|WideOr4~0_combout\ = (\z80|i_tv80_core|i_reg|RegsL[2][3]~q\ & (\z80|i_tv80_core|i_reg|RegsL[2][2]~q\ & ((\z80|i_tv80_core|i_reg|RegsL[2][1]~q\) # (!\z80|i_tv80_core|i_reg|RegsL[2][0]~q\)))) # (!\z80|i_tv80_core|i_reg|RegsL[2][3]~q\ & 
-- (\z80|i_tv80_core|i_reg|RegsL[2][1]~q\ & (!\z80|i_tv80_core|i_reg|RegsL[2][2]~q\ & !\z80|i_tv80_core|i_reg|RegsL[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[2][1]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsL[2][3]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsL[2][2]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsL[2][0]~q\,
	combout => \hex_inst_4|WideOr4~0_combout\);

-- Location: LCCOMB_X76_Y4_N22
\hex_inst_4|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_4|WideOr3~0_combout\ = (\z80|i_tv80_core|i_reg|RegsL[2][1]~q\ & ((\z80|i_tv80_core|i_reg|RegsL[2][2]~q\ & ((\z80|i_tv80_core|i_reg|RegsL[2][0]~q\))) # (!\z80|i_tv80_core|i_reg|RegsL[2][2]~q\ & (\z80|i_tv80_core|i_reg|RegsL[2][3]~q\ & 
-- !\z80|i_tv80_core|i_reg|RegsL[2][0]~q\)))) # (!\z80|i_tv80_core|i_reg|RegsL[2][1]~q\ & (!\z80|i_tv80_core|i_reg|RegsL[2][3]~q\ & (\z80|i_tv80_core|i_reg|RegsL[2][2]~q\ $ (\z80|i_tv80_core|i_reg|RegsL[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[2][1]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsL[2][3]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsL[2][2]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsL[2][0]~q\,
	combout => \hex_inst_4|WideOr3~0_combout\);

-- Location: LCCOMB_X76_Y4_N16
\hex_inst_4|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_4|WideOr2~0_combout\ = (\z80|i_tv80_core|i_reg|RegsL[2][1]~q\ & (!\z80|i_tv80_core|i_reg|RegsL[2][3]~q\ & ((\z80|i_tv80_core|i_reg|RegsL[2][0]~q\)))) # (!\z80|i_tv80_core|i_reg|RegsL[2][1]~q\ & ((\z80|i_tv80_core|i_reg|RegsL[2][2]~q\ & 
-- (!\z80|i_tv80_core|i_reg|RegsL[2][3]~q\)) # (!\z80|i_tv80_core|i_reg|RegsL[2][2]~q\ & ((\z80|i_tv80_core|i_reg|RegsL[2][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[2][1]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsL[2][3]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsL[2][2]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsL[2][0]~q\,
	combout => \hex_inst_4|WideOr2~0_combout\);

-- Location: LCCOMB_X76_Y4_N10
\hex_inst_4|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_4|WideOr1~0_combout\ = (\z80|i_tv80_core|i_reg|RegsL[2][1]~q\ & (!\z80|i_tv80_core|i_reg|RegsL[2][3]~q\ & ((\z80|i_tv80_core|i_reg|RegsL[2][0]~q\) # (!\z80|i_tv80_core|i_reg|RegsL[2][2]~q\)))) # (!\z80|i_tv80_core|i_reg|RegsL[2][1]~q\ & 
-- (\z80|i_tv80_core|i_reg|RegsL[2][0]~q\ & (\z80|i_tv80_core|i_reg|RegsL[2][3]~q\ $ (!\z80|i_tv80_core|i_reg|RegsL[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[2][1]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsL[2][3]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsL[2][2]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsL[2][0]~q\,
	combout => \hex_inst_4|WideOr1~0_combout\);

-- Location: LCCOMB_X76_Y4_N28
\hex_inst_4|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_4|WideOr0~0_combout\ = (\z80|i_tv80_core|i_reg|RegsL[2][0]~q\ & ((\z80|i_tv80_core|i_reg|RegsL[2][3]~q\) # (\z80|i_tv80_core|i_reg|RegsL[2][1]~q\ $ (\z80|i_tv80_core|i_reg|RegsL[2][2]~q\)))) # (!\z80|i_tv80_core|i_reg|RegsL[2][0]~q\ & 
-- ((\z80|i_tv80_core|i_reg|RegsL[2][1]~q\) # (\z80|i_tv80_core|i_reg|RegsL[2][3]~q\ $ (\z80|i_tv80_core|i_reg|RegsL[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[2][1]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsL[2][3]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsL[2][2]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsL[2][0]~q\,
	combout => \hex_inst_4|WideOr0~0_combout\);

-- Location: LCCOMB_X65_Y32_N6
\hex_inst_5|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_5|WideOr6~0_combout\ = (\z80|i_tv80_core|i_reg|RegsL[2][7]~q\ & (\z80|i_tv80_core|i_reg|RegsL[2][4]~q\ & (\z80|i_tv80_core|i_reg|RegsL[2][5]~q\ $ (\z80|i_tv80_core|i_reg|RegsL[2][6]~q\)))) # (!\z80|i_tv80_core|i_reg|RegsL[2][7]~q\ & 
-- (!\z80|i_tv80_core|i_reg|RegsL[2][5]~q\ & (\z80|i_tv80_core|i_reg|RegsL[2][4]~q\ $ (\z80|i_tv80_core|i_reg|RegsL[2][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[2][5]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsL[2][4]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsL[2][7]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsL[2][6]~q\,
	combout => \hex_inst_5|WideOr6~0_combout\);

-- Location: LCCOMB_X65_Y32_N0
\hex_inst_5|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_5|WideOr5~0_combout\ = (\z80|i_tv80_core|i_reg|RegsL[2][5]~q\ & ((\z80|i_tv80_core|i_reg|RegsL[2][4]~q\ & ((\z80|i_tv80_core|i_reg|RegsL[2][7]~q\))) # (!\z80|i_tv80_core|i_reg|RegsL[2][4]~q\ & (\z80|i_tv80_core|i_reg|RegsL[2][6]~q\)))) # 
-- (!\z80|i_tv80_core|i_reg|RegsL[2][5]~q\ & (\z80|i_tv80_core|i_reg|RegsL[2][6]~q\ & (\z80|i_tv80_core|i_reg|RegsL[2][4]~q\ $ (\z80|i_tv80_core|i_reg|RegsL[2][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[2][5]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsL[2][4]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsL[2][6]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsL[2][7]~q\,
	combout => \hex_inst_5|WideOr5~0_combout\);

-- Location: LCCOMB_X65_Y32_N10
\hex_inst_5|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_5|WideOr4~0_combout\ = (\z80|i_tv80_core|i_reg|RegsL[2][7]~q\ & (\z80|i_tv80_core|i_reg|RegsL[2][6]~q\ & ((\z80|i_tv80_core|i_reg|RegsL[2][5]~q\) # (!\z80|i_tv80_core|i_reg|RegsL[2][4]~q\)))) # (!\z80|i_tv80_core|i_reg|RegsL[2][7]~q\ & 
-- (!\z80|i_tv80_core|i_reg|RegsL[2][4]~q\ & (\z80|i_tv80_core|i_reg|RegsL[2][5]~q\ & !\z80|i_tv80_core|i_reg|RegsL[2][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[2][7]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsL[2][4]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsL[2][5]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsL[2][6]~q\,
	combout => \hex_inst_5|WideOr4~0_combout\);

-- Location: LCCOMB_X66_Y32_N16
\hex_inst_5|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_5|WideOr3~0_combout\ = (\z80|i_tv80_core|i_reg|RegsL[2][5]~q\ & ((\z80|i_tv80_core|i_reg|RegsL[2][6]~q\ & ((\z80|i_tv80_core|i_reg|RegsL[2][4]~q\))) # (!\z80|i_tv80_core|i_reg|RegsL[2][6]~q\ & (\z80|i_tv80_core|i_reg|RegsL[2][7]~q\ & 
-- !\z80|i_tv80_core|i_reg|RegsL[2][4]~q\)))) # (!\z80|i_tv80_core|i_reg|RegsL[2][5]~q\ & (!\z80|i_tv80_core|i_reg|RegsL[2][7]~q\ & (\z80|i_tv80_core|i_reg|RegsL[2][6]~q\ $ (\z80|i_tv80_core|i_reg|RegsL[2][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[2][6]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsL[2][7]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsL[2][4]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsL[2][5]~q\,
	combout => \hex_inst_5|WideOr3~0_combout\);

-- Location: LCCOMB_X66_Y32_N18
\hex_inst_5|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_5|WideOr2~0_combout\ = (\z80|i_tv80_core|i_reg|RegsL[2][5]~q\ & (((!\z80|i_tv80_core|i_reg|RegsL[2][7]~q\ & \z80|i_tv80_core|i_reg|RegsL[2][4]~q\)))) # (!\z80|i_tv80_core|i_reg|RegsL[2][5]~q\ & ((\z80|i_tv80_core|i_reg|RegsL[2][6]~q\ & 
-- (!\z80|i_tv80_core|i_reg|RegsL[2][7]~q\)) # (!\z80|i_tv80_core|i_reg|RegsL[2][6]~q\ & ((\z80|i_tv80_core|i_reg|RegsL[2][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[2][6]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsL[2][7]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsL[2][4]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsL[2][5]~q\,
	combout => \hex_inst_5|WideOr2~0_combout\);

-- Location: LCCOMB_X66_Y32_N28
\hex_inst_5|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_5|WideOr1~0_combout\ = (\z80|i_tv80_core|i_reg|RegsL[2][6]~q\ & (\z80|i_tv80_core|i_reg|RegsL[2][4]~q\ & (\z80|i_tv80_core|i_reg|RegsL[2][7]~q\ $ (\z80|i_tv80_core|i_reg|RegsL[2][5]~q\)))) # (!\z80|i_tv80_core|i_reg|RegsL[2][6]~q\ & 
-- (!\z80|i_tv80_core|i_reg|RegsL[2][7]~q\ & ((\z80|i_tv80_core|i_reg|RegsL[2][4]~q\) # (\z80|i_tv80_core|i_reg|RegsL[2][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[2][6]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsL[2][7]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsL[2][4]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsL[2][5]~q\,
	combout => \hex_inst_5|WideOr1~0_combout\);

-- Location: LCCOMB_X66_Y32_N22
\hex_inst_5|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_5|WideOr0~0_combout\ = (\z80|i_tv80_core|i_reg|RegsL[2][4]~q\ & ((\z80|i_tv80_core|i_reg|RegsL[2][7]~q\) # (\z80|i_tv80_core|i_reg|RegsL[2][6]~q\ $ (\z80|i_tv80_core|i_reg|RegsL[2][5]~q\)))) # (!\z80|i_tv80_core|i_reg|RegsL[2][4]~q\ & 
-- ((\z80|i_tv80_core|i_reg|RegsL[2][5]~q\) # (\z80|i_tv80_core|i_reg|RegsL[2][6]~q\ $ (\z80|i_tv80_core|i_reg|RegsL[2][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsL[2][6]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsL[2][7]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsL[2][4]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsL[2][5]~q\,
	combout => \hex_inst_5|WideOr0~0_combout\);

-- Location: LCCOMB_X63_Y32_N20
\hex_inst_6|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_6|WideOr6~0_combout\ = (\z80|i_tv80_core|i_reg|RegsH[2][7]~q\ & (\z80|i_tv80_core|i_reg|RegsH[2][4]~q\ & (\z80|i_tv80_core|i_reg|RegsH[2][5]~q\ $ (\z80|i_tv80_core|i_reg|RegsH[2][6]~q\)))) # (!\z80|i_tv80_core|i_reg|RegsH[2][7]~q\ & 
-- (!\z80|i_tv80_core|i_reg|RegsH[2][5]~q\ & (\z80|i_tv80_core|i_reg|RegsH[2][4]~q\ $ (\z80|i_tv80_core|i_reg|RegsH[2][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsH[2][7]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsH[2][4]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsH[2][5]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[2][6]~q\,
	combout => \hex_inst_6|WideOr6~0_combout\);

-- Location: LCCOMB_X63_Y32_N14
\hex_inst_6|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_6|WideOr5~0_combout\ = (\z80|i_tv80_core|i_reg|RegsH[2][7]~q\ & ((\z80|i_tv80_core|i_reg|RegsH[2][4]~q\ & (\z80|i_tv80_core|i_reg|RegsH[2][5]~q\)) # (!\z80|i_tv80_core|i_reg|RegsH[2][4]~q\ & ((\z80|i_tv80_core|i_reg|RegsH[2][6]~q\))))) # 
-- (!\z80|i_tv80_core|i_reg|RegsH[2][7]~q\ & (\z80|i_tv80_core|i_reg|RegsH[2][6]~q\ & (\z80|i_tv80_core|i_reg|RegsH[2][4]~q\ $ (\z80|i_tv80_core|i_reg|RegsH[2][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsH[2][7]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsH[2][4]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsH[2][5]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[2][6]~q\,
	combout => \hex_inst_6|WideOr5~0_combout\);

-- Location: LCCOMB_X63_Y32_N8
\hex_inst_6|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_6|WideOr4~0_combout\ = (\z80|i_tv80_core|i_reg|RegsH[2][7]~q\ & (\z80|i_tv80_core|i_reg|RegsH[2][6]~q\ & ((\z80|i_tv80_core|i_reg|RegsH[2][5]~q\) # (!\z80|i_tv80_core|i_reg|RegsH[2][4]~q\)))) # (!\z80|i_tv80_core|i_reg|RegsH[2][7]~q\ & 
-- (!\z80|i_tv80_core|i_reg|RegsH[2][4]~q\ & (\z80|i_tv80_core|i_reg|RegsH[2][5]~q\ & !\z80|i_tv80_core|i_reg|RegsH[2][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsH[2][7]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsH[2][4]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsH[2][5]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[2][6]~q\,
	combout => \hex_inst_6|WideOr4~0_combout\);

-- Location: LCCOMB_X63_Y32_N10
\hex_inst_6|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_6|WideOr3~0_combout\ = (\z80|i_tv80_core|i_reg|RegsH[2][5]~q\ & ((\z80|i_tv80_core|i_reg|RegsH[2][4]~q\ & ((\z80|i_tv80_core|i_reg|RegsH[2][6]~q\))) # (!\z80|i_tv80_core|i_reg|RegsH[2][4]~q\ & (\z80|i_tv80_core|i_reg|RegsH[2][7]~q\ & 
-- !\z80|i_tv80_core|i_reg|RegsH[2][6]~q\)))) # (!\z80|i_tv80_core|i_reg|RegsH[2][5]~q\ & (!\z80|i_tv80_core|i_reg|RegsH[2][7]~q\ & (\z80|i_tv80_core|i_reg|RegsH[2][4]~q\ $ (\z80|i_tv80_core|i_reg|RegsH[2][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsH[2][7]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsH[2][4]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsH[2][5]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[2][6]~q\,
	combout => \hex_inst_6|WideOr3~0_combout\);

-- Location: LCCOMB_X63_Y32_N4
\hex_inst_6|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_6|WideOr2~0_combout\ = (\z80|i_tv80_core|i_reg|RegsH[2][5]~q\ & (!\z80|i_tv80_core|i_reg|RegsH[2][7]~q\ & (\z80|i_tv80_core|i_reg|RegsH[2][4]~q\))) # (!\z80|i_tv80_core|i_reg|RegsH[2][5]~q\ & ((\z80|i_tv80_core|i_reg|RegsH[2][6]~q\ & 
-- (!\z80|i_tv80_core|i_reg|RegsH[2][7]~q\)) # (!\z80|i_tv80_core|i_reg|RegsH[2][6]~q\ & ((\z80|i_tv80_core|i_reg|RegsH[2][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsH[2][7]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsH[2][4]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsH[2][5]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[2][6]~q\,
	combout => \hex_inst_6|WideOr2~0_combout\);

-- Location: LCCOMB_X63_Y32_N22
\hex_inst_6|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_6|WideOr1~0_combout\ = (\z80|i_tv80_core|i_reg|RegsH[2][4]~q\ & (\z80|i_tv80_core|i_reg|RegsH[2][7]~q\ $ (((\z80|i_tv80_core|i_reg|RegsH[2][5]~q\) # (!\z80|i_tv80_core|i_reg|RegsH[2][6]~q\))))) # (!\z80|i_tv80_core|i_reg|RegsH[2][4]~q\ & 
-- (!\z80|i_tv80_core|i_reg|RegsH[2][7]~q\ & (\z80|i_tv80_core|i_reg|RegsH[2][5]~q\ & !\z80|i_tv80_core|i_reg|RegsH[2][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsH[2][7]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsH[2][4]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsH[2][5]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[2][6]~q\,
	combout => \hex_inst_6|WideOr1~0_combout\);

-- Location: LCCOMB_X63_Y32_N24
\hex_inst_6|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_6|WideOr0~0_combout\ = (\z80|i_tv80_core|i_reg|RegsH[2][4]~q\ & ((\z80|i_tv80_core|i_reg|RegsH[2][7]~q\) # (\z80|i_tv80_core|i_reg|RegsH[2][5]~q\ $ (\z80|i_tv80_core|i_reg|RegsH[2][6]~q\)))) # (!\z80|i_tv80_core|i_reg|RegsH[2][4]~q\ & 
-- ((\z80|i_tv80_core|i_reg|RegsH[2][5]~q\) # (\z80|i_tv80_core|i_reg|RegsH[2][7]~q\ $ (\z80|i_tv80_core|i_reg|RegsH[2][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsH[2][7]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsH[2][4]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsH[2][5]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[2][6]~q\,
	combout => \hex_inst_6|WideOr0~0_combout\);

-- Location: LCCOMB_X68_Y32_N14
\hex_inst_7|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_7|WideOr6~0_combout\ = (\z80|i_tv80_core|i_reg|RegsH[2][2]~q\ & (!\z80|i_tv80_core|i_reg|RegsH[2][1]~q\ & (\z80|i_tv80_core|i_reg|RegsH[2][0]~q\ $ (!\z80|i_tv80_core|i_reg|RegsH[2][3]~q\)))) # (!\z80|i_tv80_core|i_reg|RegsH[2][2]~q\ & 
-- (\z80|i_tv80_core|i_reg|RegsH[2][0]~q\ & (\z80|i_tv80_core|i_reg|RegsH[2][3]~q\ $ (!\z80|i_tv80_core|i_reg|RegsH[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsH[2][0]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsH[2][2]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsH[2][3]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[2][1]~q\,
	combout => \hex_inst_7|WideOr6~0_combout\);

-- Location: LCCOMB_X68_Y32_N0
\hex_inst_7|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_7|WideOr5~0_combout\ = (\z80|i_tv80_core|i_reg|RegsH[2][3]~q\ & ((\z80|i_tv80_core|i_reg|RegsH[2][0]~q\ & ((\z80|i_tv80_core|i_reg|RegsH[2][1]~q\))) # (!\z80|i_tv80_core|i_reg|RegsH[2][0]~q\ & (\z80|i_tv80_core|i_reg|RegsH[2][2]~q\)))) # 
-- (!\z80|i_tv80_core|i_reg|RegsH[2][3]~q\ & (\z80|i_tv80_core|i_reg|RegsH[2][2]~q\ & (\z80|i_tv80_core|i_reg|RegsH[2][0]~q\ $ (\z80|i_tv80_core|i_reg|RegsH[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsH[2][3]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsH[2][0]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsH[2][2]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[2][1]~q\,
	combout => \hex_inst_7|WideOr5~0_combout\);

-- Location: LCCOMB_X68_Y32_N26
\hex_inst_7|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_7|WideOr4~0_combout\ = (\z80|i_tv80_core|i_reg|RegsH[2][3]~q\ & (\z80|i_tv80_core|i_reg|RegsH[2][2]~q\ & ((\z80|i_tv80_core|i_reg|RegsH[2][1]~q\) # (!\z80|i_tv80_core|i_reg|RegsH[2][0]~q\)))) # (!\z80|i_tv80_core|i_reg|RegsH[2][3]~q\ & 
-- (!\z80|i_tv80_core|i_reg|RegsH[2][0]~q\ & (!\z80|i_tv80_core|i_reg|RegsH[2][2]~q\ & \z80|i_tv80_core|i_reg|RegsH[2][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsH[2][3]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsH[2][0]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsH[2][2]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[2][1]~q\,
	combout => \hex_inst_7|WideOr4~0_combout\);

-- Location: LCCOMB_X68_Y32_N12
\hex_inst_7|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_7|WideOr3~0_combout\ = (\z80|i_tv80_core|i_reg|RegsH[2][1]~q\ & ((\z80|i_tv80_core|i_reg|RegsH[2][0]~q\ & ((\z80|i_tv80_core|i_reg|RegsH[2][2]~q\))) # (!\z80|i_tv80_core|i_reg|RegsH[2][0]~q\ & (\z80|i_tv80_core|i_reg|RegsH[2][3]~q\ & 
-- !\z80|i_tv80_core|i_reg|RegsH[2][2]~q\)))) # (!\z80|i_tv80_core|i_reg|RegsH[2][1]~q\ & (!\z80|i_tv80_core|i_reg|RegsH[2][3]~q\ & (\z80|i_tv80_core|i_reg|RegsH[2][0]~q\ $ (\z80|i_tv80_core|i_reg|RegsH[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsH[2][3]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsH[2][0]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsH[2][2]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[2][1]~q\,
	combout => \hex_inst_7|WideOr3~0_combout\);

-- Location: LCCOMB_X68_Y32_N6
\hex_inst_7|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_7|WideOr2~0_combout\ = (\z80|i_tv80_core|i_reg|RegsH[2][1]~q\ & (!\z80|i_tv80_core|i_reg|RegsH[2][3]~q\ & (\z80|i_tv80_core|i_reg|RegsH[2][0]~q\))) # (!\z80|i_tv80_core|i_reg|RegsH[2][1]~q\ & ((\z80|i_tv80_core|i_reg|RegsH[2][2]~q\ & 
-- (!\z80|i_tv80_core|i_reg|RegsH[2][3]~q\)) # (!\z80|i_tv80_core|i_reg|RegsH[2][2]~q\ & ((\z80|i_tv80_core|i_reg|RegsH[2][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsH[2][3]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsH[2][0]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsH[2][2]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[2][1]~q\,
	combout => \hex_inst_7|WideOr2~0_combout\);

-- Location: LCCOMB_X68_Y32_N24
\hex_inst_7|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_7|WideOr1~0_combout\ = (\z80|i_tv80_core|i_reg|RegsH[2][0]~q\ & (\z80|i_tv80_core|i_reg|RegsH[2][3]~q\ $ (((\z80|i_tv80_core|i_reg|RegsH[2][1]~q\) # (!\z80|i_tv80_core|i_reg|RegsH[2][2]~q\))))) # (!\z80|i_tv80_core|i_reg|RegsH[2][0]~q\ & 
-- (!\z80|i_tv80_core|i_reg|RegsH[2][3]~q\ & (!\z80|i_tv80_core|i_reg|RegsH[2][2]~q\ & \z80|i_tv80_core|i_reg|RegsH[2][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsH[2][3]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsH[2][0]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsH[2][2]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[2][1]~q\,
	combout => \hex_inst_7|WideOr1~0_combout\);

-- Location: LCCOMB_X68_Y32_N2
\hex_inst_7|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hex_inst_7|WideOr0~0_combout\ = (\z80|i_tv80_core|i_reg|RegsH[2][0]~q\ & ((\z80|i_tv80_core|i_reg|RegsH[2][3]~q\) # (\z80|i_tv80_core|i_reg|RegsH[2][2]~q\ $ (\z80|i_tv80_core|i_reg|RegsH[2][1]~q\)))) # (!\z80|i_tv80_core|i_reg|RegsH[2][0]~q\ & 
-- ((\z80|i_tv80_core|i_reg|RegsH[2][1]~q\) # (\z80|i_tv80_core|i_reg|RegsH[2][3]~q\ $ (\z80|i_tv80_core|i_reg|RegsH[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_reg|RegsH[2][3]~q\,
	datab => \z80|i_tv80_core|i_reg|RegsH[2][0]~q\,
	datac => \z80|i_tv80_core|i_reg|RegsH[2][2]~q\,
	datad => \z80|i_tv80_core|i_reg|RegsH[2][1]~q\,
	combout => \hex_inst_7|WideOr0~0_combout\);

-- Location: LCCOMB_X63_Y40_N20
\z80|i_tv80_core|i_mcode|Selector147~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector147~0_combout\ = (!\z80|i_tv80_core|IR\(1) & (!\z80|i_tv80_core|IR\(2) & !\z80|i_tv80_core|ISet\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(1),
	datab => \z80|i_tv80_core|IR\(2),
	datac => \z80|i_tv80_core|ISet\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector147~0_combout\);

-- Location: LCCOMB_X65_Y39_N12
\z80|i_tv80_core|i_mcode|Selector55~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector55~3_combout\ = (\z80|i_tv80_core|IR\(6) & (!\z80|i_tv80_core|IR\(4) & (\z80|i_tv80_core|IR\(3) & \z80|i_tv80_core|IR\(7)))) # (!\z80|i_tv80_core|IR\(6) & (((!\z80|i_tv80_core|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(4),
	datab => \z80|i_tv80_core|IR\(3),
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|IR\(7),
	combout => \z80|i_tv80_core|i_mcode|Selector55~3_combout\);

-- Location: LCCOMB_X65_Y39_N18
\z80|i_tv80_core|i_mcode|Selector55~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector55~2_combout\ = (\z80|i_tv80_core|mcycle\(1) & (((\z80|i_tv80_core|IR\(0))))) # (!\z80|i_tv80_core|mcycle\(1) & (\z80|i_tv80_core|mcycle\(2) & ((\z80|i_tv80_core|IR\(4)) # (\z80|i_tv80_core|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(4),
	datab => \z80|i_tv80_core|mcycle\(1),
	datac => \z80|i_tv80_core|mcycle\(2),
	datad => \z80|i_tv80_core|IR\(0),
	combout => \z80|i_tv80_core|i_mcode|Selector55~2_combout\);

-- Location: LCCOMB_X65_Y39_N24
\z80|i_tv80_core|i_mcode|Selector55~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector55~5_combout\ = (!\z80|i_tv80_core|IR\(7) & (\z80|i_tv80_core|IR\(3) & (!\z80|i_tv80_core|IR\(6) & \z80|i_tv80_core|i_mcode|Selector55~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|IR\(7),
	datab => \z80|i_tv80_core|IR\(3),
	datac => \z80|i_tv80_core|IR\(6),
	datad => \z80|i_tv80_core|i_mcode|Selector55~2_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector55~5_combout\);

-- Location: LCCOMB_X65_Y39_N30
\z80|i_tv80_core|i_mcode|Selector55~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|i_tv80_core|i_mcode|Selector55~4_combout\ = (\z80|i_tv80_core|i_mcode|Selector55~5_combout\) # ((\z80|i_tv80_core|i_mcode|Selector55~3_combout\ & (\z80|i_tv80_core|i_mcode|MCycles~53_combout\ & \z80|i_tv80_core|i_mcode|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector55~3_combout\,
	datab => \z80|i_tv80_core|i_mcode|Selector55~5_combout\,
	datac => \z80|i_tv80_core|i_mcode|MCycles~53_combout\,
	datad => \z80|i_tv80_core|i_mcode|always0~0_combout\,
	combout => \z80|i_tv80_core|i_mcode|Selector55~4_combout\);

-- Location: LCCOMB_X62_Y37_N8
\z80|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|always0~0_combout\ = ((\z80|i_tv80_core|i_mcode|Selector129~2_combout\) # ((\z80|i_tv80_core|i_mcode|Selector147~0_combout\ & \z80|i_tv80_core|i_mcode|Selector55~4_combout\))) # (!\z80|i_tv80_core|tstate\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector147~0_combout\,
	datab => \z80|i_tv80_core|tstate\(1),
	datac => \z80|i_tv80_core|i_mcode|Selector55~4_combout\,
	datad => \z80|i_tv80_core|i_mcode|Selector129~2_combout\,
	combout => \z80|always0~0_combout\);

-- Location: LCCOMB_X62_Y37_N10
\z80|mreq_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|mreq_n~0_combout\ = (!\z80|i_tv80_core|mcycle\(0) & ((\z80|i_tv80_core|i_mcode|Selector140~2_combout\) # ((\z80|always0~0_combout\ & !\z80|i_tv80_core|i_mcode|Selector129~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|i_mcode|Selector140~2_combout\,
	datab => \z80|always0~0_combout\,
	datac => \z80|i_tv80_core|mcycle\(0),
	datad => \z80|i_tv80_core|i_mcode|Selector129~2_combout\,
	combout => \z80|mreq_n~0_combout\);

-- Location: LCCOMB_X62_Y37_N24
\z80|mreq_n~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|mreq_n~1_combout\ = (\z80|mreq_n~0_combout\) # (!\z80|i_tv80_core|tstate\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|mreq_n~0_combout\,
	datad => \z80|i_tv80_core|tstate\(1),
	combout => \z80|mreq_n~1_combout\);

-- Location: FF_X62_Y37_N25
\z80|mreq_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|mreq_n~1_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|mreq_n~q\);

-- Location: LCCOMB_X62_Y37_N2
\z80|rd_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \z80|rd_n~0_combout\ = (\z80|i_tv80_core|mcycle\(0) & ((!\z80|i_tv80_core|tstate\(1)))) # (!\z80|i_tv80_core|mcycle\(0) & (\z80|always0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \z80|i_tv80_core|mcycle\(0),
	datab => \z80|always0~0_combout\,
	datad => \z80|i_tv80_core|tstate\(1),
	combout => \z80|rd_n~0_combout\);

-- Location: FF_X62_Y37_N3
\z80|rd_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[1]~input_o\,
	d => \z80|rd_n~0_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z80|rd_n~q\);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: IOIBUF_X115_Y17_N1
\SW[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X115_Y14_N1
\SW[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X115_Y15_N8
\SW[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X115_Y13_N8
\SW[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X115_Y18_N8
\SW[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: IOIBUF_X115_Y11_N8
\SW[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X115_Y10_N1
\SW[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X115_Y15_N1
\SW[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X115_Y4_N22
\SW[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X115_Y16_N8
\SW[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: IOIBUF_X115_Y4_N15
\SW[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(10),
	o => \SW[10]~input_o\);

-- Location: IOIBUF_X115_Y5_N15
\SW[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(11),
	o => \SW[11]~input_o\);

-- Location: IOIBUF_X115_Y7_N15
\SW[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(12),
	o => \SW[12]~input_o\);

-- Location: IOIBUF_X115_Y9_N22
\SW[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(13),
	o => \SW[13]~input_o\);

-- Location: IOIBUF_X115_Y10_N8
\SW[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(14),
	o => \SW[14]~input_o\);

-- Location: IOIBUF_X115_Y6_N15
\SW[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(15),
	o => \SW[15]~input_o\);

-- Location: IOIBUF_X115_Y13_N1
\SW[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(16),
	o => \SW[16]~input_o\);

-- Location: IOIBUF_X115_Y14_N8
\SW[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(17),
	o => \SW[17]~input_o\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: IOIBUF_X115_Y35_N22
\KEY[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: IOIBUF_X56_Y73_N22
\TD_CLK27~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_CLK27,
	o => \TD_CLK27~input_o\);

-- Location: IOIBUF_X9_Y73_N1
\TD_RESET_N~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_RESET_N,
	o => \TD_RESET_N~input_o\);

-- Location: IOIBUF_X0_Y13_N1
\DRAM_DQ[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(0),
	o => \DRAM_DQ[0]~input_o\);

-- Location: IOIBUF_X0_Y26_N15
\DRAM_DQ[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(1),
	o => \DRAM_DQ[1]~input_o\);

-- Location: IOIBUF_X0_Y29_N15
\DRAM_DQ[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(2),
	o => \DRAM_DQ[2]~input_o\);

-- Location: IOIBUF_X0_Y25_N15
\DRAM_DQ[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(3),
	o => \DRAM_DQ[3]~input_o\);

-- Location: IOIBUF_X0_Y29_N22
\DRAM_DQ[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(4),
	o => \DRAM_DQ[4]~input_o\);

-- Location: IOIBUF_X0_Y28_N15
\DRAM_DQ[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(5),
	o => \DRAM_DQ[5]~input_o\);

-- Location: IOIBUF_X0_Y28_N22
\DRAM_DQ[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(6),
	o => \DRAM_DQ[6]~input_o\);

-- Location: IOIBUF_X0_Y34_N8
\DRAM_DQ[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(7),
	o => \DRAM_DQ[7]~input_o\);

-- Location: IOIBUF_X0_Y24_N15
\DRAM_DQ[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(8),
	o => \DRAM_DQ[8]~input_o\);

-- Location: IOIBUF_X0_Y24_N8
\DRAM_DQ[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(9),
	o => \DRAM_DQ[9]~input_o\);

-- Location: IOIBUF_X0_Y27_N22
\DRAM_DQ[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(10),
	o => \DRAM_DQ[10]~input_o\);

-- Location: IOIBUF_X0_Y19_N8
\DRAM_DQ[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(11),
	o => \DRAM_DQ[11]~input_o\);

-- Location: IOIBUF_X0_Y27_N15
\DRAM_DQ[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(12),
	o => \DRAM_DQ[12]~input_o\);

-- Location: IOIBUF_X0_Y23_N15
\DRAM_DQ[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(13),
	o => \DRAM_DQ[13]~input_o\);

-- Location: IOIBUF_X0_Y21_N22
\DRAM_DQ[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(14),
	o => \DRAM_DQ[14]~input_o\);

-- Location: IOIBUF_X0_Y24_N22
\DRAM_DQ[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(15),
	o => \DRAM_DQ[15]~input_o\);

-- Location: IOIBUF_X0_Y45_N15
\DRAM_DQ[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(16),
	o => \DRAM_DQ[16]~input_o\);

-- Location: IOIBUF_X0_Y48_N8
\DRAM_DQ[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(17),
	o => \DRAM_DQ[17]~input_o\);

-- Location: IOIBUF_X0_Y43_N15
\DRAM_DQ[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(18),
	o => \DRAM_DQ[18]~input_o\);

-- Location: IOIBUF_X0_Y46_N22
\DRAM_DQ[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(19),
	o => \DRAM_DQ[19]~input_o\);

-- Location: IOIBUF_X0_Y46_N15
\DRAM_DQ[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(20),
	o => \DRAM_DQ[20]~input_o\);

-- Location: IOIBUF_X0_Y52_N22
\DRAM_DQ[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(21),
	o => \DRAM_DQ[21]~input_o\);

-- Location: IOIBUF_X0_Y45_N22
\DRAM_DQ[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(22),
	o => \DRAM_DQ[22]~input_o\);

-- Location: IOIBUF_X0_Y47_N15
\DRAM_DQ[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(23),
	o => \DRAM_DQ[23]~input_o\);

-- Location: IOIBUF_X0_Y24_N1
\DRAM_DQ[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(24),
	o => \DRAM_DQ[24]~input_o\);

-- Location: IOIBUF_X0_Y35_N15
\DRAM_DQ[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(25),
	o => \DRAM_DQ[25]~input_o\);

-- Location: IOIBUF_X0_Y35_N8
\DRAM_DQ[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(26),
	o => \DRAM_DQ[26]~input_o\);

-- Location: IOIBUF_X0_Y35_N1
\DRAM_DQ[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(27),
	o => \DRAM_DQ[27]~input_o\);

-- Location: IOIBUF_X0_Y34_N22
\DRAM_DQ[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(28),
	o => \DRAM_DQ[28]~input_o\);

-- Location: IOIBUF_X0_Y32_N15
\DRAM_DQ[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(29),
	o => \DRAM_DQ[29]~input_o\);

-- Location: IOIBUF_X0_Y34_N15
\DRAM_DQ[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(30),
	o => \DRAM_DQ[30]~input_o\);

-- Location: IOIBUF_X0_Y30_N8
\DRAM_DQ[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(31),
	o => \DRAM_DQ[31]~input_o\);

-- Location: IOIBUF_X5_Y0_N8
\SRAM_DQ[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(0),
	o => \SRAM_DQ[0]~input_o\);

-- Location: IOIBUF_X1_Y0_N1
\SRAM_DQ[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(1),
	o => \SRAM_DQ[1]~input_o\);

-- Location: IOIBUF_X9_Y0_N22
\SRAM_DQ[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(2),
	o => \SRAM_DQ[2]~input_o\);

-- Location: IOIBUF_X9_Y0_N15
\SRAM_DQ[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(3),
	o => \SRAM_DQ[3]~input_o\);

-- Location: IOIBUF_X7_Y0_N15
\SRAM_DQ[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(4),
	o => \SRAM_DQ[4]~input_o\);

-- Location: IOIBUF_X11_Y0_N22
\SRAM_DQ[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(5),
	o => \SRAM_DQ[5]~input_o\);

-- Location: IOIBUF_X11_Y0_N15
\SRAM_DQ[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(6),
	o => \SRAM_DQ[6]~input_o\);

-- Location: IOIBUF_X20_Y0_N8
\SRAM_DQ[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(7),
	o => \SRAM_DQ[7]~input_o\);

-- Location: IOIBUF_X0_Y21_N15
\SRAM_DQ[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(8),
	o => \SRAM_DQ[8]~input_o\);

-- Location: IOIBUF_X0_Y22_N22
\SRAM_DQ[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(9),
	o => \SRAM_DQ[9]~input_o\);

-- Location: IOIBUF_X0_Y17_N15
\SRAM_DQ[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(10),
	o => \SRAM_DQ[10]~input_o\);

-- Location: IOIBUF_X0_Y16_N15
\SRAM_DQ[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(11),
	o => \SRAM_DQ[11]~input_o\);

-- Location: IOIBUF_X0_Y7_N8
\SRAM_DQ[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(12),
	o => \SRAM_DQ[12]~input_o\);

-- Location: IOIBUF_X3_Y0_N22
\SRAM_DQ[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(13),
	o => \SRAM_DQ[13]~input_o\);

-- Location: IOIBUF_X7_Y0_N22
\SRAM_DQ[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(14),
	o => \SRAM_DQ[14]~input_o\);

-- Location: IOIBUF_X3_Y0_N15
\SRAM_DQ[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(15),
	o => \SRAM_DQ[15]~input_o\);

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(6) <= \HEX0[6]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;

ww_HEX4(0) <= \HEX4[0]~output_o\;

ww_HEX4(1) <= \HEX4[1]~output_o\;

ww_HEX4(2) <= \HEX4[2]~output_o\;

ww_HEX4(3) <= \HEX4[3]~output_o\;

ww_HEX4(4) <= \HEX4[4]~output_o\;

ww_HEX4(5) <= \HEX4[5]~output_o\;

ww_HEX4(6) <= \HEX4[6]~output_o\;

ww_HEX5(0) <= \HEX5[0]~output_o\;

ww_HEX5(1) <= \HEX5[1]~output_o\;

ww_HEX5(2) <= \HEX5[2]~output_o\;

ww_HEX5(3) <= \HEX5[3]~output_o\;

ww_HEX5(4) <= \HEX5[4]~output_o\;

ww_HEX5(5) <= \HEX5[5]~output_o\;

ww_HEX5(6) <= \HEX5[6]~output_o\;

ww_HEX6(0) <= \HEX6[0]~output_o\;

ww_HEX6(1) <= \HEX6[1]~output_o\;

ww_HEX6(2) <= \HEX6[2]~output_o\;

ww_HEX6(3) <= \HEX6[3]~output_o\;

ww_HEX6(4) <= \HEX6[4]~output_o\;

ww_HEX6(5) <= \HEX6[5]~output_o\;

ww_HEX6(6) <= \HEX6[6]~output_o\;

ww_HEX7(0) <= \HEX7[0]~output_o\;

ww_HEX7(1) <= \HEX7[1]~output_o\;

ww_HEX7(2) <= \HEX7[2]~output_o\;

ww_HEX7(3) <= \HEX7[3]~output_o\;

ww_HEX7(4) <= \HEX7[4]~output_o\;

ww_HEX7(5) <= \HEX7[5]~output_o\;

ww_HEX7(6) <= \HEX7[6]~output_o\;

ww_LEDG(0) <= \LEDG[0]~output_o\;

ww_LEDG(1) <= \LEDG[1]~output_o\;

ww_LEDG(2) <= \LEDG[2]~output_o\;

ww_LEDG(3) <= \LEDG[3]~output_o\;

ww_LEDG(4) <= \LEDG[4]~output_o\;

ww_LEDG(5) <= \LEDG[5]~output_o\;

ww_LEDG(6) <= \LEDG[6]~output_o\;

ww_LEDG(7) <= \LEDG[7]~output_o\;

ww_LEDR(0) <= \LEDR[0]~output_o\;

ww_LEDR(1) <= \LEDR[1]~output_o\;

ww_LEDR(2) <= \LEDR[2]~output_o\;

ww_LEDR(3) <= \LEDR[3]~output_o\;

ww_LEDR(4) <= \LEDR[4]~output_o\;

ww_LEDR(5) <= \LEDR[5]~output_o\;

ww_LEDR(6) <= \LEDR[6]~output_o\;

ww_LEDR(7) <= \LEDR[7]~output_o\;

ww_LEDR(8) <= \LEDR[8]~output_o\;

ww_LEDR(9) <= \LEDR[9]~output_o\;

ww_LEDR(10) <= \LEDR[10]~output_o\;

ww_LEDR(11) <= \LEDR[11]~output_o\;

ww_LEDR(12) <= \LEDR[12]~output_o\;

ww_LEDR(13) <= \LEDR[13]~output_o\;

ww_LEDR(14) <= \LEDR[14]~output_o\;

ww_LEDR(15) <= \LEDR[15]~output_o\;

ww_LEDR(16) <= \LEDR[16]~output_o\;

ww_LEDR(17) <= \LEDR[17]~output_o\;

ww_VGA_R(0) <= \VGA_R[0]~output_o\;

ww_VGA_R(1) <= \VGA_R[1]~output_o\;

ww_VGA_R(2) <= \VGA_R[2]~output_o\;

ww_VGA_R(3) <= \VGA_R[3]~output_o\;

ww_VGA_R(4) <= \VGA_R[4]~output_o\;

ww_VGA_R(5) <= \VGA_R[5]~output_o\;

ww_VGA_R(6) <= \VGA_R[6]~output_o\;

ww_VGA_R(7) <= \VGA_R[7]~output_o\;

ww_VGA_G(0) <= \VGA_G[0]~output_o\;

ww_VGA_G(1) <= \VGA_G[1]~output_o\;

ww_VGA_G(2) <= \VGA_G[2]~output_o\;

ww_VGA_G(3) <= \VGA_G[3]~output_o\;

ww_VGA_G(4) <= \VGA_G[4]~output_o\;

ww_VGA_G(5) <= \VGA_G[5]~output_o\;

ww_VGA_G(6) <= \VGA_G[6]~output_o\;

ww_VGA_G(7) <= \VGA_G[7]~output_o\;

ww_VGA_B(0) <= \VGA_B[0]~output_o\;

ww_VGA_B(1) <= \VGA_B[1]~output_o\;

ww_VGA_B(2) <= \VGA_B[2]~output_o\;

ww_VGA_B(3) <= \VGA_B[3]~output_o\;

ww_VGA_B(4) <= \VGA_B[4]~output_o\;

ww_VGA_B(5) <= \VGA_B[5]~output_o\;

ww_VGA_B(6) <= \VGA_B[6]~output_o\;

ww_VGA_B(7) <= \VGA_B[7]~output_o\;

ww_VGA_CLK <= \VGA_CLK~output_o\;

ww_VGA_BLANK_N <= \VGA_BLANK_N~output_o\;

ww_VGA_SYNC_N <= \VGA_SYNC_N~output_o\;

ww_VGA_HS <= \VGA_HS~output_o\;

ww_VGA_VS <= \VGA_VS~output_o\;

ww_DRAM_ADDR(0) <= \DRAM_ADDR[0]~output_o\;

ww_DRAM_ADDR(1) <= \DRAM_ADDR[1]~output_o\;

ww_DRAM_ADDR(2) <= \DRAM_ADDR[2]~output_o\;

ww_DRAM_ADDR(3) <= \DRAM_ADDR[3]~output_o\;

ww_DRAM_ADDR(4) <= \DRAM_ADDR[4]~output_o\;

ww_DRAM_ADDR(5) <= \DRAM_ADDR[5]~output_o\;

ww_DRAM_ADDR(6) <= \DRAM_ADDR[6]~output_o\;

ww_DRAM_ADDR(7) <= \DRAM_ADDR[7]~output_o\;

ww_DRAM_ADDR(8) <= \DRAM_ADDR[8]~output_o\;

ww_DRAM_ADDR(9) <= \DRAM_ADDR[9]~output_o\;

ww_DRAM_ADDR(10) <= \DRAM_ADDR[10]~output_o\;

ww_DRAM_ADDR(11) <= \DRAM_ADDR[11]~output_o\;

ww_DRAM_ADDR(12) <= \DRAM_ADDR[12]~output_o\;

ww_DRAM_BA(0) <= \DRAM_BA[0]~output_o\;

ww_DRAM_BA(1) <= \DRAM_BA[1]~output_o\;

ww_DRAM_CAS_N <= \DRAM_CAS_N~output_o\;

ww_DRAM_CKE <= \DRAM_CKE~output_o\;

ww_DRAM_CS_N <= \DRAM_CS_N~output_o\;

ww_DRAM_DQM(0) <= \DRAM_DQM[0]~output_o\;

ww_DRAM_DQM(1) <= \DRAM_DQM[1]~output_o\;

ww_DRAM_DQM(2) <= \DRAM_DQM[2]~output_o\;

ww_DRAM_DQM(3) <= \DRAM_DQM[3]~output_o\;

ww_DRAM_RAS_N <= \DRAM_RAS_N~output_o\;

ww_DRAM_WE_N <= \DRAM_WE_N~output_o\;

ww_DRAM_CLK <= \DRAM_CLK~output_o\;

ww_SRAM_ADDR(0) <= \SRAM_ADDR[0]~output_o\;

ww_SRAM_ADDR(1) <= \SRAM_ADDR[1]~output_o\;

ww_SRAM_ADDR(2) <= \SRAM_ADDR[2]~output_o\;

ww_SRAM_ADDR(3) <= \SRAM_ADDR[3]~output_o\;

ww_SRAM_ADDR(4) <= \SRAM_ADDR[4]~output_o\;

ww_SRAM_ADDR(5) <= \SRAM_ADDR[5]~output_o\;

ww_SRAM_ADDR(6) <= \SRAM_ADDR[6]~output_o\;

ww_SRAM_ADDR(7) <= \SRAM_ADDR[7]~output_o\;

ww_SRAM_ADDR(8) <= \SRAM_ADDR[8]~output_o\;

ww_SRAM_ADDR(9) <= \SRAM_ADDR[9]~output_o\;

ww_SRAM_ADDR(10) <= \SRAM_ADDR[10]~output_o\;

ww_SRAM_ADDR(11) <= \SRAM_ADDR[11]~output_o\;

ww_SRAM_ADDR(12) <= \SRAM_ADDR[12]~output_o\;

ww_SRAM_ADDR(13) <= \SRAM_ADDR[13]~output_o\;

ww_SRAM_ADDR(14) <= \SRAM_ADDR[14]~output_o\;

ww_SRAM_ADDR(15) <= \SRAM_ADDR[15]~output_o\;

ww_SRAM_ADDR(16) <= \SRAM_ADDR[16]~output_o\;

ww_SRAM_ADDR(17) <= \SRAM_ADDR[17]~output_o\;

ww_SRAM_ADDR(18) <= \SRAM_ADDR[18]~output_o\;

ww_SRAM_ADDR(19) <= \SRAM_ADDR[19]~output_o\;

ww_SRAM_LB_N <= \SRAM_LB_N~output_o\;

ww_SRAM_UB_N <= \SRAM_UB_N~output_o\;

ww_SRAM_CE_N <= \SRAM_CE_N~output_o\;

ww_SRAM_OE_N <= \SRAM_OE_N~output_o\;

ww_SRAM_WE_N <= \SRAM_WE_N~output_o\;

DRAM_DQ(0) <= \DRAM_DQ[0]~output_o\;

DRAM_DQ(1) <= \DRAM_DQ[1]~output_o\;

DRAM_DQ(2) <= \DRAM_DQ[2]~output_o\;

DRAM_DQ(3) <= \DRAM_DQ[3]~output_o\;

DRAM_DQ(4) <= \DRAM_DQ[4]~output_o\;

DRAM_DQ(5) <= \DRAM_DQ[5]~output_o\;

DRAM_DQ(6) <= \DRAM_DQ[6]~output_o\;

DRAM_DQ(7) <= \DRAM_DQ[7]~output_o\;

DRAM_DQ(8) <= \DRAM_DQ[8]~output_o\;

DRAM_DQ(9) <= \DRAM_DQ[9]~output_o\;

DRAM_DQ(10) <= \DRAM_DQ[10]~output_o\;

DRAM_DQ(11) <= \DRAM_DQ[11]~output_o\;

DRAM_DQ(12) <= \DRAM_DQ[12]~output_o\;

DRAM_DQ(13) <= \DRAM_DQ[13]~output_o\;

DRAM_DQ(14) <= \DRAM_DQ[14]~output_o\;

DRAM_DQ(15) <= \DRAM_DQ[15]~output_o\;

DRAM_DQ(16) <= \DRAM_DQ[16]~output_o\;

DRAM_DQ(17) <= \DRAM_DQ[17]~output_o\;

DRAM_DQ(18) <= \DRAM_DQ[18]~output_o\;

DRAM_DQ(19) <= \DRAM_DQ[19]~output_o\;

DRAM_DQ(20) <= \DRAM_DQ[20]~output_o\;

DRAM_DQ(21) <= \DRAM_DQ[21]~output_o\;

DRAM_DQ(22) <= \DRAM_DQ[22]~output_o\;

DRAM_DQ(23) <= \DRAM_DQ[23]~output_o\;

DRAM_DQ(24) <= \DRAM_DQ[24]~output_o\;

DRAM_DQ(25) <= \DRAM_DQ[25]~output_o\;

DRAM_DQ(26) <= \DRAM_DQ[26]~output_o\;

DRAM_DQ(27) <= \DRAM_DQ[27]~output_o\;

DRAM_DQ(28) <= \DRAM_DQ[28]~output_o\;

DRAM_DQ(29) <= \DRAM_DQ[29]~output_o\;

DRAM_DQ(30) <= \DRAM_DQ[30]~output_o\;

DRAM_DQ(31) <= \DRAM_DQ[31]~output_o\;

SRAM_DQ(0) <= \SRAM_DQ[0]~output_o\;

SRAM_DQ(1) <= \SRAM_DQ[1]~output_o\;

SRAM_DQ(2) <= \SRAM_DQ[2]~output_o\;

SRAM_DQ(3) <= \SRAM_DQ[3]~output_o\;

SRAM_DQ(4) <= \SRAM_DQ[4]~output_o\;

SRAM_DQ(5) <= \SRAM_DQ[5]~output_o\;

SRAM_DQ(6) <= \SRAM_DQ[6]~output_o\;

SRAM_DQ(7) <= \SRAM_DQ[7]~output_o\;

SRAM_DQ(8) <= \SRAM_DQ[8]~output_o\;

SRAM_DQ(9) <= \SRAM_DQ[9]~output_o\;

SRAM_DQ(10) <= \SRAM_DQ[10]~output_o\;

SRAM_DQ(11) <= \SRAM_DQ[11]~output_o\;

SRAM_DQ(12) <= \SRAM_DQ[12]~output_o\;

SRAM_DQ(13) <= \SRAM_DQ[13]~output_o\;

SRAM_DQ(14) <= \SRAM_DQ[14]~output_o\;

SRAM_DQ(15) <= \SRAM_DQ[15]~output_o\;
END structure;


