<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: AMDGPUISelLowering.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('AMDGPUISelLowering_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">AMDGPUISelLowering.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUISelLowering_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- AMDGPUISelLowering.h - AMDGPU Lowering Interface --------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span><span class="comment"></span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// \brief Interface definition of the TargetLowering class that is common</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/// to all AMD GPUs.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"></span><span class="comment">//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#ifndef AMDGPUISELLOWERING_H</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#define AMDGPUISELLOWERING_H</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/Target/TargetLowering.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">class </span>AMDGPUMachineFunction;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">class </span>MachineRegisterInfo;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html">   26</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1AMDGPUTargetLowering.html">AMDGPUTargetLowering</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> {</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  <span class="keywordtype">void</span> ExtractVectorElements(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;                             <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;Args,</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;                             <span class="keywordtype">unsigned</span> Start, <span class="keywordtype">unsigned</span> Count) <span class="keyword">const</span>;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFrameIndex(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerEXTRACT_SUBVECTOR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerCONCAT_VECTORS(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerINTRINSIC_WO_CHAIN(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;<span class="comment"></span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">  /// \brief Lower vector stores by merging the vector elements into an integer</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">  /// of the same bitwidth.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MergeVectorStore(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;<span class="comment"></span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">  /// \brief Split a vector store into multiple scalar stores.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">  /// \returns The resulting chain. </span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerUDIVREM(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerUINT_TO_FP(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">  /// \brief Helper function that adds Reg to the LiveIn list of the DAG&#39;s</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">  /// MachineFunction.</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">  /// \returns a RegisterSDNode representing Reg.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a7d60e9566b86ba873f71c59234132fad">CreateLiveInRegister</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                                       <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const</span>;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a95911eb468bffc193009687b84e2f780">LowerGlobalAddress</a>(<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html">AMDGPUMachineFunction</a> *MFI, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                             <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;<span class="comment"></span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">  /// \brief Split a vector load into multiple scalar loads.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a4d1c783519c8597365e97c5c6266e76a">SplitVectorLoad</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a30ce66dc9a4cd141ade29657f87487cb">SplitVectorStore</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a45a48d062f837a659d75b42edf44075b">LowerSTORE</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a2b7956e91ad248ff0610126ac1f01a75">isHWTrueValue</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op) <span class="keyword">const</span>;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a008d2b62206e9650a4156cb0366417e3">isHWFalseValue</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op) <span class="keyword">const</span>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">  /// The SelectionDAGBuilder will automatically promote function arguments</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">  /// with illegal types.  However, this does not work for the AMDGPU targets</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">  /// since the function arguments are stored in memory as these illegal types.</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">  /// In order to handle this properly we need to get the origianl types sizes</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">  /// from the LLVM IR Function and fixup the ISD:InputArg values before</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">  /// passing them to AnalyzeFormalArguments()</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#af025350da8a1eb5638b5d8ea21d07a00">getOriginalFunctionArgs</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> *<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>,</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                               <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;OrigIns) <span class="keyword">const</span>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ace4deee2542fe5852608eb4d57d69e14">AnalyzeFormalArguments</a>(<a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;State,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins) <span class="keyword">const</span>;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aa9d9c71b4e8e2f88f23839a7295cadb9">AMDGPUTargetLowering</a>(<a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;TM);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a3312a23e36f58a3f6371f3a8b24f1fcc">isFAbsFree</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const</span>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a3898b8ceeaf6a573d3dbd06efbe19f9b">isFNegFree</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const</span>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aa07e2f2cff369ef8dab55f85cf78c91f">getVectorIdxTy</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ae2f4ed73a8cfff4448c84c30ac7a1211">isLoadBitCastBeneficial</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a>) <span class="keyword">const</span> <a class="code" href="Compiler_8h.html#a68c26c4a3531dcda6b04ab5ca7955947">LLVM_OVERRIDE</a>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#adc95b9ca84038fd3305c81a3ff763ce3">LowerReturn</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a> CallConv,</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                              <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals,</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                              <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html#ae5904c254e6cc4606983a5dd9d4976b8">   86</a></span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ae5904c254e6cc4606983a5dd9d4976b8">LowerCall</a>(<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">CallLoweringInfo</a> &amp;CLI,</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                            <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals)<span class="keyword"> const </span>{</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    CLI.<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#a31faa4803c937d756c28947a070c6c2e">Callee</a>.<a class="code" href="classllvm_1_1SDValue.html#a4963321385b0aacfaadc8a7449612458">dump</a>();</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Undefined function&quot;</span>);</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  }</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#adf457352d02f9e083bb3af760669d360">LowerOperation</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a53f56dc8e4fc2b338d5a78e841871505">LowerIntrinsicIABS</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a5d4b38d0ea903feb7bddac483cdff9a3">LowerIntrinsicLRP</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a223f4f83de4bc1781fda8cb49d8f0e7a">LowerMinMax</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keyword">virtual</span> <span class="keyword">const</span> <span class="keywordtype">char</span>* <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a45c947bb42993c8e6c2fedcce4594ec5">getTargetNodeName</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html#a94d29a602cd33c9d80a1bc2346859732">   98</a></span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a94d29a602cd33c9d80a1bc2346859732">PostISelFolding</a>(<a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  }</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">// Functions defined in AMDILISelLowering.cpp</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">  /// \brief Determine which of the bits specified in \p Mask are known to be</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">  /// either zero or one and return them in the \p KnownZero and \p KnownOne</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">  /// bitsets.</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ab0b3aa180ad3da87db427c9d36c34967">computeMaskedBitsForTargetNode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                                              <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero,</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                                              <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownOne,</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                                              <span class="keywordtype">unsigned</span> Depth = 0) <span class="keyword">const</span>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#acd10d1e3c95b9339e84167ad96e2c5ab">getTgtMemIntrinsic</a>(<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html">IntrinsicInfo</a> &amp;Info,</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1CallInst.html">CallInst</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keywordtype">unsigned</span> Intrinsic) <span class="keyword">const</span>;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">  /// We want to mark f32/f64 floating point values as legal.</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#acb8e3bd06fc1f6b104b771ec93d4e6f9">isFPImmLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> &amp;Imm, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const</span>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">  /// We don&#39;t want to shrink f64/f32 constants.</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a86b886c92be60c92a595f9bbea53ef06">ShouldShrinkFPConstant</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const</span>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keywordtype">void</span> InitAMDILLowering();</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSREM(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSREM8(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSREM16(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSREM32(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSREM64(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSDIV(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSDIV24(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSDIV32(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSDIV64(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSIGN_EXTEND_INREG(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> genIntType(uint32_t <a class="code" href="Target_2README_8txt.html#a02def7c594e9f19ff247ed0bf33d1c30">size</a> = 32, uint32_t numEle = 1) <span class="keyword">const</span>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerBRCOND(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP_ROUND(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;};</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html">  140</a></span>&#160;<span class="keyword">namespace </span>AMDGPUISD {</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="keyword">enum</span> {</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="comment">// AMDIL ISD Opcodes</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda902721e90278dbb693ebec556f0718a3">  144</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda902721e90278dbb693ebec556f0718a3">FIRST_NUMBER</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">ISD::BUILTIN_OP_END</a>,</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda73af676f5d9efdc09939270c55edff90">  145</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda73af676f5d9efdc09939270c55edff90">CALL</a>,        <span class="comment">// Function call based on a single integer</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda14e5b2623e3f79aa85f717030e8f6d68">  146</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda14e5b2623e3f79aa85f717030e8f6d68">UMUL</a>,        <span class="comment">// 32bit unsigned multiplication</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda282a75103da0b31cdbaa9e4fc25db4b1">  147</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda282a75103da0b31cdbaa9e4fc25db4b1">DIV_INF</a>,      <span class="comment">// Divide with infinity returned on zero divisor</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda3a5f73fb52ca96c09e268a5debabc28f">  148</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda3a5f73fb52ca96c09e268a5debabc28f">RET_FLAG</a>,</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda3710f7b2b548ead08130e71d2d63edef">  149</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda3710f7b2b548ead08130e71d2d63edef">BRANCH_COND</a>,</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="comment">// End AMDIL ISD Opcodes</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda6166b5d53cc9816ecd1223614b964fd9">  151</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda6166b5d53cc9816ecd1223614b964fd9">DWORDADDR</a>,</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda79067f8d6a2c24f4d33fc9da493a2037">  152</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda79067f8d6a2c24f4d33fc9da493a2037">FRACT</a>,</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda4d3421b2a779f5f0c5970c8f5f550c76">  153</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda4d3421b2a779f5f0c5970c8f5f550c76">COS_HW</a>,</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdadc97b8e5166b4d4370009a552c0f1f73">  154</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdadc97b8e5166b4d4370009a552c0f1f73">SIN_HW</a>,</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdaa8686d4eeb3e5a096e608d792174ad68">  155</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdaa8686d4eeb3e5a096e608d792174ad68">FMAX</a>,</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda8b47a8ee77722fc97c03998cba414102">  156</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda8b47a8ee77722fc97c03998cba414102">SMAX</a>,</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda264771976a72f966a91e1755cf50dd8c">  157</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda264771976a72f966a91e1755cf50dd8c">UMAX</a>,</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda1ea5ad43a47d0a16d409e5b97e9a7f25">  158</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda1ea5ad43a47d0a16d409e5b97e9a7f25">FMIN</a>,</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdaa1bdbfc98f19f0fece4988647de9e6c7">  159</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdaa1bdbfc98f19f0fece4988647de9e6c7">SMIN</a>,</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda06bc04de1c711c13b854c306c6009217">  160</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda06bc04de1c711c13b854c306c6009217">UMIN</a>,</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda1be6f435b11e6bd74678117ccadc9117">  161</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda1be6f435b11e6bd74678117ccadc9117">URECIP</a>,</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda51d107fa5c507cf013b59ff5a25749ae">  162</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda51d107fa5c507cf013b59ff5a25749ae">DOT4</a>,</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda125765d08e486bffa41af032e3a062ce">  163</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda125765d08e486bffa41af032e3a062ce">TEXTURE_FETCH</a>,</div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda2e42e6050fceb5ad9a9b83be43808407">  164</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda2e42e6050fceb5ad9a9b83be43808407">EXPORT</a>,</div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda20107c0b2289fd8e2cebba28080bd69c">  165</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda20107c0b2289fd8e2cebba28080bd69c">CONST_ADDRESS</a>,</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda2e28f6b19f1c6e68e785e50f8feb9114">  166</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda2e28f6b19f1c6e68e785e50f8feb9114">REGISTER_LOAD</a>,</div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda02ebe2c9b7c32f3b603a174ff8f74df8">  167</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda02ebe2c9b7c32f3b603a174ff8f74df8">REGISTER_STORE</a>,</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda2116da58a703283f1aa58593d309e98f">  168</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda2116da58a703283f1aa58593d309e98f">LOAD_INPUT</a>,</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda248a5c5f24e1f9bba1b1b7a238007b27">  169</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda248a5c5f24e1f9bba1b1b7a238007b27">SAMPLE</a>,</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda59f8027238733039fa2c66e494a8f02a">  170</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda59f8027238733039fa2c66e494a8f02a">SAMPLEB</a>,</div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdad145b87794088584308c4ddfa66a0ed5">  171</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdad145b87794088584308c4ddfa66a0ed5">SAMPLED</a>,</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdab6908275bfeb82898c4182eff4cd3e1b">  172</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdab6908275bfeb82898c4182eff4cd3e1b">SAMPLEL</a>,</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda3017d1227149da50bbdaef07431760f3">  173</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda3017d1227149da50bbdaef07431760f3">FIRST_MEM_OPCODE_NUMBER</a> = <a class="code" href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">ISD::FIRST_TARGET_MEMORY_OPCODE</a>,</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdaa40bae61060fd33b205ccbe936f4e772">  174</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdaa40bae61060fd33b205ccbe936f4e772">STORE_MSKOR</a>,</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda01f585d42b281ec01d7387072aab9612">  175</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda01f585d42b281ec01d7387072aab9612">LOAD_CONSTANT</a>,</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda7afea8c7ed507e3d6034758e07591a37">  176</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda7afea8c7ed507e3d6034758e07591a37">TBUFFER_STORE_FORMAT</a>,</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdafabc91c312afed37f640445413f72b1d">  177</a></span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdafabc91c312afed37f640445413f72b1d">LAST_AMDGPU_ISD_NUMBER</a></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;};</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;} <span class="comment">// End namespace AMDGPUISD</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;} <span class="comment">// End namespace llvm</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#endif // AMDGPUISELLOWERING_H</span></div><div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">llvm::ISD::BUILTIN_OP_END</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00641">ISDOpcodes.h:641</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda02ebe2c9b7c32f3b603a174ff8f74df8"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda02ebe2c9b7c32f3b603a174ff8f74df8">llvm::AMDGPUISD::REGISTER_STORE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00167">AMDGPUISelLowering.h:167</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda59f8027238733039fa2c66e494a8f02a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda59f8027238733039fa2c66e494a8f02a">llvm::AMDGPUISD::SAMPLEB</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00170">AMDGPUISelLowering.h:170</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cdaa40bae61060fd33b205ccbe936f4e772"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdaa40bae61060fd33b205ccbe936f4e772">llvm::AMDGPUISD::STORE_MSKOR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00174">AMDGPUISelLowering.h:174</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda79067f8d6a2c24f4d33fc9da493a2037"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda79067f8d6a2c24f4d33fc9da493a2037">llvm::AMDGPUISD::FRACT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00152">AMDGPUISelLowering.h:152</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_a02def7c594e9f19ff247ed0bf33d1c30"><div class="ttname"><a href="Target_2README_8txt.html#a02def7c594e9f19ff247ed0bf33d1c30">size</a></div><div class="ttdeci">i&lt; reg-&gt; size</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00204">Target/README.txt:204</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_aa9d9c71b4e8e2f88f23839a7295cadb9"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aa9d9c71b4e8e2f88f23839a7295cadb9">llvm::AMDGPUTargetLowering::AMDGPUTargetLowering</a></div><div class="ttdeci">AMDGPUTargetLowering(TargetMachine &amp;TM)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00043">AMDGPUISelLowering.cpp:43</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ace4deee2542fe5852608eb4d57d69e14"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ace4deee2542fe5852608eb4d57d69e14">llvm::AMDGPUTargetLowering::AnalyzeFormalArguments</a></div><div class="ttdeci">void AnalyzeFormalArguments(CCState &amp;State, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00232">AMDGPUISelLowering.cpp:232</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda4d3421b2a779f5f0c5970c8f5f550c76"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda4d3421b2a779f5f0c5970c8f5f550c76">llvm::AMDGPUISD::COS_HW</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00153">AMDGPUISelLowering.h:153</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a95911eb468bffc193009687b84e2f780"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a95911eb468bffc193009687b84e2f780">llvm::AMDGPUTargetLowering::LowerGlobalAddress</a></div><div class="ttdeci">SDValue LowerGlobalAddress(AMDGPUMachineFunction *MFI, SDValue Op, SelectionDAG &amp;DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00276">AMDGPUISelLowering.cpp:276</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda2e28f6b19f1c6e68e785e50f8feb9114"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda2e28f6b19f1c6e68e785e50f8feb9114">llvm::AMDGPUISD::REGISTER_LOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00166">AMDGPUISelLowering.h:166</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda264771976a72f966a91e1755cf50dd8c"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda264771976a72f966a91e1755cf50dd8c">llvm::AMDGPUISD::UMAX</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00157">AMDGPUISelLowering.h:157</a></div></div>
<div class="ttc" id="classllvm_1_1CallInst_html"><div class="ttname"><a href="classllvm_1_1CallInst.html">llvm::CallInst</a></div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l01161">Instructions.h:1161</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda248a5c5f24e1f9bba1b1b7a238007b27"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda248a5c5f24e1f9bba1b1b7a238007b27">llvm::AMDGPUISD::SAMPLE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00169">AMDGPUISelLowering.h:169</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00105">MipsISelLowering.h:105</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00070">Function.h:70</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda1ea5ad43a47d0a16d409e5b97e9a7f25"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda1ea5ad43a47d0a16d409e5b97e9a7f25">llvm::AMDGPUISD::FMIN</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00158">AMDGPUISelLowering.h:158</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda6166b5d53cc9816ecd1223614b964fd9"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda6166b5d53cc9816ecd1223614b964fd9">llvm::AMDGPUISD::DWORDADDR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00151">AMDGPUISelLowering.h:151</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a94d29a602cd33c9d80a1bc2346859732"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a94d29a602cd33c9d80a1bc2346859732">llvm::AMDGPUTargetLowering::PostISelFolding</a></div><div class="ttdeci">virtual SDNode * PostISelFolding(MachineSDNode *N, SelectionDAG &amp;DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00098">AMDGPUISelLowering.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_adc95b9ca84038fd3305c81a3ff763ce3"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#adc95b9ca84038fd3305c81a3ff763ce3">llvm::AMDGPUTargetLowering::LowerReturn</a></div><div class="ttdeci">virtual SDValue LowerReturn(SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, const SmallVectorImpl&lt; SDValue &gt; &amp;OutVals, SDLoc DL, SelectionDAG &amp;DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00238">AMDGPUISelLowering.cpp:238</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cdab6908275bfeb82898c4182eff4cd3e1b"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdab6908275bfeb82898c4182eff4cd3e1b">llvm::AMDGPUISD::SAMPLEL</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00172">AMDGPUISelLowering.h:172</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a546839a5c4bcf9f9450967155f48de41"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a></div><div class="ttdeci">Reg</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00428">X86DisassemblerDecoder.h:428</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda125765d08e486bffa41af032e3a062ce"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda125765d08e486bffa41af032e3a062ce">llvm::AMDGPUISD::TEXTURE_FETCH</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00163">AMDGPUISelLowering.h:163</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a4963321385b0aacfaadc8a7449612458"><div class="ttname"><a href="classllvm_1_1SDValue.html#a4963321385b0aacfaadc8a7449612458">llvm::SDValue::dump</a></div><div class="ttdeci">void dump() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00876">SelectionDAGNodes.h:876</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cdafabc91c312afed37f640445413f72b1d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdafabc91c312afed37f640445413f72b1d">llvm::AMDGPUISD::LAST_AMDGPU_ISD_NUMBER</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00177">AMDGPUISelLowering.h:177</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a86b886c92be60c92a595f9bbea53ef06"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a86b886c92be60c92a595f9bbea53ef06">llvm::AMDGPUTargetLowering::ShouldShrinkFPConstant</a></div><div class="ttdeci">bool ShouldShrinkFPConstant(EVT VT) const </div><div class="ttdoc">We don&amp;#39;t want to shrink f64/f32 constants. </div><div class="ttdef"><b>Definition:</b> <a href="AMDILISelLowering_8cpp_source.html#l00237">AMDILISelLowering.cpp:237</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a3898b8ceeaf6a573d3dbd06efbe19f9b"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a3898b8ceeaf6a573d3dbd06efbe19f9b">llvm::AMDGPUTargetLowering::isFNegFree</a></div><div class="ttdeci">virtual bool isFNegFree(EVT VT) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00223">AMDGPUISelLowering.cpp:223</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="ErrorHandling_8h_source.html#l00103">ErrorHandling.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00035">APInt.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a7d60e9566b86ba873f71c59234132fad"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a7d60e9566b86ba873f71c59234132fad">llvm::AMDGPUTargetLowering::CreateLiveInRegister</a></div><div class="ttdeci">virtual SDValue CreateLiveInRegister(SelectionDAG &amp;DAG, const TargetRegisterClass *RC, unsigned Reg, EVT VT) const </div><div class="ttdoc">Helper function that adds Reg to the LiveIn list of the DAG&amp;#39;s MachineFunction. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00785">AMDGPUISelLowering.cpp:785</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda73af676f5d9efdc09939270c55edff90"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda73af676f5d9efdc09939270c55edff90">llvm::AMDGPUISD::CALL</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00145">AMDGPUISelLowering.h:145</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a53f56dc8e4fc2b338d5a78e841871505"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a53f56dc8e4fc2b338d5a78e841871505">llvm::AMDGPUTargetLowering::LowerIntrinsicIABS</a></div><div class="ttdeci">SDValue LowerIntrinsicIABS(SDValue Op, SelectionDAG &amp;DAG) const </div><div class="ttdoc">IABS(a) = SMAX(sub(0, a), a) </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00400">AMDGPUISelLowering.cpp:400</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda51d107fa5c507cf013b59ff5a25749ae"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda51d107fa5c507cf013b59ff5a25749ae">llvm::AMDGPUISD::DOT4</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00162">AMDGPUISelLowering.h:162</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a4f861731fc6dbfdccc05af5968d98974"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">llvm::CallingConv::ID</a></div><div class="ttdeci">ID</div><div class="ttdoc">LLVM Calling Convention Representation. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00026">CallingConv.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01695">TargetLowering.h:1695</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cdadc97b8e5166b4d4370009a552c0f1f73"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdadc97b8e5166b4d4370009a552c0f1f73">llvm::AMDGPUISD::SIN_HW</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00154">AMDGPUISelLowering.h:154</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html">llvm::AMDGPUMachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00021">AMDGPUMachineFunction.h:21</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cdaa8686d4eeb3e5a096e608d792174ad68"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdaa8686d4eeb3e5a096e608d792174ad68">llvm::AMDGPUISD::FMAX</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00155">AMDGPUISelLowering.h:155</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a2b7956e91ad248ff0610126ac1f01a75"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a2b7956e91ad248ff0610126ac1f01a75">llvm::AMDGPUTargetLowering::isHWTrueValue</a></div><div class="ttdeci">bool isHWTrueValue(SDValue Op) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00765">AMDGPUISelLowering.cpp:765</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdoc">A self-contained host- and target-independent arbitrary-precision floating-point software implementat...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00122">APFloat.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a3312a23e36f58a3f6371f3a8b24f1fcc"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a3312a23e36f58a3f6371f3a8b24f1fcc">llvm::AMDGPUTargetLowering::isFAbsFree</a></div><div class="ttdeci">virtual bool isFAbsFree(EVT VT) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00218">AMDGPUISelLowering.cpp:218</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda01f585d42b281ec01d7387072aab9612"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda01f585d42b281ec01d7387072aab9612">llvm::AMDGPUISD::LOAD_CONSTANT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00175">AMDGPUISelLowering.h:175</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00033">ValueTypes.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a45c947bb42993c8e6c2fedcce4594ec5"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a45c947bb42993c8e6c2fedcce4594ec5">llvm::AMDGPUTargetLowering::getTargetNodeName</a></div><div class="ttdeci">virtual const char * getTargetNodeName(unsigned Opcode) const </div><div class="ttdoc">This method returns the name of a target specific DAG node. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00802">AMDGPUISelLowering.cpp:802</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ab0b3aa180ad3da87db427c9d36c34967"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ab0b3aa180ad3da87db427c9d36c34967">llvm::AMDGPUTargetLowering::computeMaskedBitsForTargetNode</a></div><div class="ttdeci">virtual void computeMaskedBitsForTargetNode(const SDValue Op, APInt &amp;KnownZero, APInt &amp;KnownOne, const SelectionDAG &amp;DAG, unsigned Depth=0) const </div><div class="ttdoc">Determine which of the bits specified in Mask are known to be either zero or one and return them in t...</div><div class="ttdef"><b>Definition:</b> <a href="AMDILISelLowering_8cpp_source.html#l00252">AMDILISelLowering.cpp:252</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html">llvm::AMDGPUTargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00026">AMDGPUISelLowering.h:26</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda2e42e6050fceb5ad9a9b83be43808407"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda2e42e6050fceb5ad9a9b83be43808407">llvm::AMDGPUISD::EXPORT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00164">AMDGPUISelLowering.h:164</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ae2f4ed73a8cfff4448c84c30ac7a1211"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ae2f4ed73a8cfff4448c84c30ac7a1211">llvm::AMDGPUTargetLowering::isLoadBitCastBeneficial</a></div><div class="ttdeci">virtual bool isLoadBitCastBeneficial(EVT, EVT) const LLVM_OVERRIDE</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00201">AMDGPUISelLowering.cpp:201</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a5d4b38d0ea903feb7bddac483cdff9a3"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a5d4b38d0ea903feb7bddac483cdff9a3">llvm::AMDGPUTargetLowering::LowerIntrinsicLRP</a></div><div class="ttdeci">SDValue LowerIntrinsicLRP(SDValue Op, SelectionDAG &amp;DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00413">AMDGPUISelLowering.cpp:413</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00576">ValueTypes.h:576</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a008d2b62206e9650a4156cb0366417e3"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a008d2b62206e9650a4156cb0366417e3">llvm::AMDGPUTargetLowering::isHWFalseValue</a></div><div class="ttdeci">bool isHWFalseValue(SDValue Op) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00775">AMDGPUISelLowering.cpp:775</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1CallLoweringInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">llvm::TargetLowering::CallLoweringInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01949">TargetLowering.h:1949</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda20107c0b2289fd8e2cebba28080bd69c"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda20107c0b2289fd8e2cebba28080bd69c">llvm::AMDGPUISD::CONST_ADDRESS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00165">AMDGPUISelLowering.h:165</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cdad145b87794088584308c4ddfa66a0ed5"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdad145b87794088584308c4ddfa66a0ed5">llvm::AMDGPUISD::SAMPLED</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00171">AMDGPUISelLowering.h:171</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a30ce66dc9a4cd141ade29657f87487cb"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a30ce66dc9a4cd141ade29657f87487cb">llvm::AMDGPUTargetLowering::SplitVectorStore</a></div><div class="ttdeci">SDValue SplitVectorStore(SDValue Op, SelectionDAG &amp;DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00563">AMDGPUISelLowering.cpp:563</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda3710f7b2b548ead08130e71d2d63edef"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda3710f7b2b548ead08130e71d2d63edef">llvm::AMDGPUISD::BRANCH_COND</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00149">AMDGPUISelLowering.h:149</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html"><div class="ttname"><a href="classllvm_1_1CCState.html">llvm::CCState</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00154">CallingConvLower.h:154</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00169">SelectionDAG.h:169</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSDNode_html"><div class="ttname"><a href="classllvm_1_1MachineSDNode.html">llvm::MachineSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01781">SelectionDAGNodes.h:1781</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html">llvm::TargetLoweringBase::IntrinsicInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00368">TargetLowering.h:368</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a45a48d062f837a659d75b42edf44075b"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a45a48d062f837a659d75b42edf44075b">llvm::AMDGPUTargetLowering::LowerSTORE</a></div><div class="ttdeci">SDValue LowerSTORE(SDValue Op, SelectionDAG &amp;DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00589">AMDGPUISelLowering.cpp:589</a></div></div>
<div class="ttc" id="classllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00799">SelectionDAGNodes.h:799</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_acd10d1e3c95b9339e84167ad96e2c5ab"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#acd10d1e3c95b9339e84167ad96e2c5ab">llvm::AMDGPUTargetLowering::getTgtMemIntrinsic</a></div><div class="ttdeci">virtual bool getTgtMemIntrinsic(IntrinsicInfo &amp;Info, const CallInst &amp;I, unsigned Intrinsic) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDILISelLowering_8cpp_source.html#l00220">AMDILISelLowering.cpp:220</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a492b8a748b427bf9338f626f438cf91c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">llvm::ISD::FIRST_TARGET_MEMORY_OPCODE</a></div><div class="ttdeci">static const int FIRST_TARGET_MEMORY_OPCODE</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00648">ISDOpcodes.h:648</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00306">SelectionDAGNodes.h:306</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_aa07e2f2cff369ef8dab55f85cf78c91f"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aa07e2f2cff369ef8dab55f85cf78c91f">llvm::AMDGPUTargetLowering::getVectorIdxTy</a></div><div class="ttdeci">virtual MVT getVectorIdxTy() const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00197">AMDGPUISelLowering.cpp:197</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ae5904c254e6cc4606983a5dd9d4976b8"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ae5904c254e6cc4606983a5dd9d4976b8">llvm::AMDGPUTargetLowering::LowerCall</a></div><div class="ttdeci">virtual SDValue LowerCall(CallLoweringInfo &amp;CLI, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00086">AMDGPUISelLowering.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00075">APInt.h:75</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda3017d1227149da50bbdaef07431760f3"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda3017d1227149da50bbdaef07431760f3">llvm::AMDGPUISD::FIRST_MEM_OPCODE_NUMBER</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00173">AMDGPUISelLowering.h:173</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda06bc04de1c711c13b854c306c6009217"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda06bc04de1c711c13b854c306c6009217">llvm::AMDGPUISD::UMIN</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00160">AMDGPUISelLowering.h:160</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a4d1c783519c8597365e97c5c6266e76a"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a4d1c783519c8597365e97c5c6266e76a">llvm::AMDGPUTargetLowering::SplitVectorLoad</a></div><div class="ttdeci">SDValue SplitVectorLoad(const SDValue &amp;Op, SelectionDAG &amp;DAG) const </div><div class="ttdoc">Split a vector load into multiple scalar loads. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00487">AMDGPUISelLowering.cpp:487</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cdaa1bdbfc98f19f0fece4988647de9e6c7"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdaa1bdbfc98f19f0fece4988647de9e6c7">llvm::AMDGPUISD::SMIN</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00159">AMDGPUISelLowering.h:159</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda7afea8c7ed507e3d6034758e07591a37"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda7afea8c7ed507e3d6034758e07591a37">llvm::AMDGPUISD::TBUFFER_STORE_FORMAT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00176">AMDGPUISelLowering.h:176</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_af025350da8a1eb5638b5d8ea21d07a00"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#af025350da8a1eb5638b5d8ea21d07a00">llvm::AMDGPUTargetLowering::getOriginalFunctionArgs</a></div><div class="ttdeci">void getOriginalFunctionArgs(SelectionDAG &amp;DAG, const Function *F, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, SmallVectorImpl&lt; ISD::InputArg &gt; &amp;OrigIns) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00733">AMDGPUISelLowering.cpp:733</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_adf457352d02f9e083bb3af760669d360"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#adf457352d02f9e083bb3af760669d360">llvm::AMDGPUTargetLowering::LowerOperation</a></div><div class="ttdeci">virtual SDValue LowerOperation(SDValue Op, SelectionDAG &amp;DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00252">AMDGPUISelLowering.cpp:252</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda14e5b2623e3f79aa85f717030e8f6d68"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda14e5b2623e3f79aa85f717030e8f6d68">llvm::AMDGPUISD::UMUL</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00146">AMDGPUISelLowering.h:146</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda2116da58a703283f1aa58593d309e98f"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda2116da58a703283f1aa58593d309e98f">llvm::AMDGPUISD::LOAD_INPUT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00168">AMDGPUISelLowering.h:168</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1CallLoweringInfo_html_a31faa4803c937d756c28947a070c6c2e"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#a31faa4803c937d756c28947a070c6c2e">llvm::TargetLowering::CallLoweringInfo::Callee</a></div><div class="ttdeci">SDValue Callee</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01965">TargetLowering.h:1965</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda8b47a8ee77722fc97c03998cba414102"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda8b47a8ee77722fc97c03998cba414102">llvm::AMDGPUISD::SMAX</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00156">AMDGPUISelLowering.h:156</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda3a5f73fb52ca96c09e268a5debabc28f"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda3a5f73fb52ca96c09e268a5debabc28f">llvm::AMDGPUISD::RET_FLAG</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00148">AMDGPUISelLowering.h:148</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00061">Target/TargetMachine.h:61</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda1be6f435b11e6bd74678117ccadc9117"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda1be6f435b11e6bd74678117ccadc9117">llvm::AMDGPUISD::URECIP</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00161">AMDGPUISelLowering.h:161</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_acb8e3bd06fc1f6b104b771ec93d4e6f9"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#acb8e3bd06fc1f6b104b771ec93d4e6f9">llvm::AMDGPUTargetLowering::isFPImmLegal</a></div><div class="ttdeci">bool isFPImmLegal(const APFloat &amp;Imm, EVT VT) const </div><div class="ttdoc">We want to mark f32/f64 floating point values as legal. </div><div class="ttdef"><b>Definition:</b> <a href="AMDILISelLowering_8cpp_source.html#l00227">AMDILISelLowering.cpp:227</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda282a75103da0b31cdbaa9e4fc25db4b1"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda282a75103da0b31cdbaa9e4fc25db4b1">llvm::AMDGPUISD::DIV_INF</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00147">AMDGPUISelLowering.h:147</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00094">SelectionDAGNodes.h:94</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a223f4f83de4bc1781fda8cb49d8f0e7a"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a223f4f83de4bc1781fda8cb49d8f0e7a">llvm::AMDGPUTargetLowering::LowerMinMax</a></div><div class="ttdeci">SDValue LowerMinMax(SDValue Op, SelectionDAG &amp;DAG) const </div><div class="ttdoc">Generate Min/Max node. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00428">AMDGPUISelLowering.cpp:428</a></div></div>
<div class="ttc" id="TargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda902721e90278dbb693ebec556f0718a3"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda902721e90278dbb693ebec556f0718a3">llvm::AMDGPUISD::FIRST_NUMBER</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00144">AMDGPUISelLowering.h:144</a></div></div>
<div class="ttc" id="Compiler_8h_html_a68c26c4a3531dcda6b04ab5ca7955947"><div class="ttname"><a href="Compiler_8h.html#a68c26c4a3531dcda6b04ab5ca7955947">LLVM_OVERRIDE</a></div><div class="ttdeci">#define LLVM_OVERRIDE</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00155">Compiler.h:155</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 22:58:00 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
