{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587155971625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587155971635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 17 13:39:31 2020 " "Processing started: Fri Apr 17 13:39:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587155971635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587155971635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALUStage -c ALUStage " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALUStage -c ALUStage" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587155971635 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587155972785 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587155972785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alustage.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alustage.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUStage " "Found entity 1: ALUStage" {  } { { "ALUStage.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab11/ALUStage/ALUStage.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587155993413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587155993413 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALUStage " "Elaborating entity \"ALUStage\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587155993466 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab11/arithstage/arithstage.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab11/arithstage/arithstage.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ArithStage " "Found entity 1: ArithStage" {  } { { "arithstage.bdf" "" { Schematic "c:/users/2808v/documents/engr303/labs/lab11/arithstage/arithstage.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587155993799 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587155993799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithStage ArithStage:inst " "Elaborating entity \"ArithStage\" for hierarchy \"ArithStage:inst\"" {  } { { "ALUStage.bdf" "inst" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab11/ALUStage/ALUStage.bdf" { { -80 288 424 48 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587155993814 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab11/fulladder/fulladder.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab11/fulladder/fulladder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "fulladder.bdf" "" { Schematic "c:/users/2808v/documents/engr303/labs/lab11/fulladder/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587155993930 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587155993930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ArithStage:inst\|FullAdder:inst28 " "Elaborating entity \"FullAdder\" for hierarchy \"ArithStage:inst\|FullAdder:inst28\"" {  } { { "arithstage.bdf" "inst28" { Schematic "c:/users/2808v/documents/engr303/labs/lab11/arithstage/arithstage.bdf" { { 936 528 624 1032 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587155993937 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab11/mux2to1_8bit/mux2to1_8bit.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab11/mux2to1_8bit/mux2to1_8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1_8bit " "Found entity 1: Mux2to1_8bit" {  } { { "mux2to1_8bit.bdf" "" { Schematic "c:/users/2808v/documents/engr303/labs/lab11/mux2to1_8bit/mux2to1_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587155993999 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587155993999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1_8bit Mux2to1_8bit:inst3 " "Elaborating entity \"Mux2to1_8bit\" for hierarchy \"Mux2to1_8bit:inst3\"" {  } { { "ALUStage.bdf" "inst3" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab11/ALUStage/ALUStage.bdf" { { 64 448 600 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587155993999 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab11/logicstage/logicstage.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab11/logicstage/logicstage.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LogicStage " "Found entity 1: LogicStage" {  } { { "logicstage.bdf" "" { Schematic "c:/users/2808v/documents/engr303/labs/lab11/logicstage/logicstage.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587155994338 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587155994338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicStage LogicStage:inst2 " "Elaborating entity \"LogicStage\" for hierarchy \"LogicStage:inst2\"" {  } { { "ALUStage.bdf" "inst2" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab11/ALUStage/ALUStage.bdf" { { 64 288 424 192 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587155994338 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab11/mux4to1/mux4to1.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab11/mux4to1/mux4to1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "mux4to1.bdf" "" { Schematic "c:/users/2808v/documents/engr303/labs/lab11/mux4to1/mux4to1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587155994500 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587155994500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 LogicStage:inst2\|Mux4to1:inst1 " "Elaborating entity \"Mux4to1\" for hierarchy \"LogicStage:inst2\|Mux4to1:inst1\"" {  } { { "logicstage.bdf" "inst1" { Schematic "c:/users/2808v/documents/engr303/labs/lab11/logicstage/logicstage.bdf" { { 120 408 504 280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587155994500 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst Mux2to1 " "Node instance \"inst\" instantiates undefined entity \"Mux2to1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "mux2to1_8bit.bdf" "inst" { Schematic "c:/users/2808v/documents/engr303/labs/lab11/mux2to1_8bit/mux2to1_8bit.bdf" { { -160 264 360 -64 "inst" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1587155994654 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst1 Mux2to1 " "Node instance \"inst1\" instantiates undefined entity \"Mux2to1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "mux2to1_8bit.bdf" "inst1" { Schematic "c:/users/2808v/documents/engr303/labs/lab11/mux2to1_8bit/mux2to1_8bit.bdf" { { -56 264 360 40 "inst1" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1587155994654 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst2 Mux2to1 " "Node instance \"inst2\" instantiates undefined entity \"Mux2to1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "mux2to1_8bit.bdf" "inst2" { Schematic "c:/users/2808v/documents/engr303/labs/lab11/mux2to1_8bit/mux2to1_8bit.bdf" { { 48 264 360 144 "inst2" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1587155994654 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst3 Mux2to1 " "Node instance \"inst3\" instantiates undefined entity \"Mux2to1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "mux2to1_8bit.bdf" "inst3" { Schematic "c:/users/2808v/documents/engr303/labs/lab11/mux2to1_8bit/mux2to1_8bit.bdf" { { 152 264 360 248 "inst3" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1587155994654 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst5 Mux2to1 " "Node instance \"inst5\" instantiates undefined entity \"Mux2to1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "mux2to1_8bit.bdf" "inst5" { Schematic "c:/users/2808v/documents/engr303/labs/lab11/mux2to1_8bit/mux2to1_8bit.bdf" { { 256 264 360 352 "inst5" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1587155994654 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst6 Mux2to1 " "Node instance \"inst6\" instantiates undefined entity \"Mux2to1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "mux2to1_8bit.bdf" "inst6" { Schematic "c:/users/2808v/documents/engr303/labs/lab11/mux2to1_8bit/mux2to1_8bit.bdf" { { 360 264 360 456 "inst6" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1587155994654 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst7 Mux2to1 " "Node instance \"inst7\" instantiates undefined entity \"Mux2to1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "mux2to1_8bit.bdf" "inst7" { Schematic "c:/users/2808v/documents/engr303/labs/lab11/mux2to1_8bit/mux2to1_8bit.bdf" { { 464 264 360 560 "inst7" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1587155994654 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst8 Mux2to1 " "Node instance \"inst8\" instantiates undefined entity \"Mux2to1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "mux2to1_8bit.bdf" "inst8" { Schematic "c:/users/2808v/documents/engr303/labs/lab11/mux2to1_8bit/mux2to1_8bit.bdf" { { 568 264 360 664 "inst8" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1587155994654 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587155994917 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 17 13:39:54 2020 " "Processing ended: Fri Apr 17 13:39:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587155994917 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587155994917 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587155994917 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587155994917 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587155995657 ""}
