INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lu/github/TP3V33/TP3V33.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lu/github/TP3V33/TP3V33.srcs/sources_1/imports/sources_1/new/alu_ic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_ic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lu/github/TP3V33/TP3V33.srcs/sources_1/imports/sources_1/new/bip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lu/github/TP3V33/TP3V33.srcs/sources_1/imports/sources_1/imports/new/brg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lu/github/TP3V33/TP3V33.srcs/sources_1/imports/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lu/github/TP3V33/TP3V33.srcs/sources_1/imports/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lu/github/TP3V33/TP3V33.srcs/sources_1/new/cycles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cycles
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lu/github/TP3V33/TP3V33.srcs/sources_1/imports/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lu/github/TP3V33/TP3V33.srcs/sources_1/imports/sources_1/imports/new/fifo_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lu/github/TP3V33/TP3V33.srcs/sources_1/imports/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lu/github/TP3V33/TP3V33.srcs/sources_1/imports/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lu/github/TP3V33/TP3V33.srcs/sources_1/imports/sources_1/imports/new/rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lu/github/TP3V33/TP3V33.srcs/sources_1/imports/sources_1/imports/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lu/github/TP3V33/TP3V33.srcs/sim_1/imports/new/rx_control_ic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_control_ic
