We find two key factors being essential to theperformance improvement: 1) the location where ReLU should be erased inside thebasic module; 2) the proportion of basic modules to erase ReLU; We show thaterasing the last ReLU layer of all basic modules in a network usually yieldsimproved performance.