#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Oct  7 18:18:46 2024
# Process ID: 9212
# Current directory: c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/managed_ip_project/managed_ip_project.tmp/pwmmodule_ip_v1_0_project/pwmModule_ip_v1_0_project.runs/synth_1
# Command line: vivado.exe -log pwmModule_ip_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pwmModule_ip_v1_0.tcl
# Log file: c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/managed_ip_project/managed_ip_project.tmp/pwmmodule_ip_v1_0_project/pwmModule_ip_v1_0_project.runs/synth_1/pwmModule_ip_v1_0.vds
# Journal file: c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/managed_ip_project/managed_ip_project.tmp/pwmmodule_ip_v1_0_project/pwmModule_ip_v1_0_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source pwmModule_ip_v1_0.tcl -notrace
Command: synth_design -top pwmModule_ip_v1_0 -part xc7a12ticsg325-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22928 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 351.047 ; gain = 99.098
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pwmModule_ip_v1_0' [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/ip_repo/pwmModule_ip_1.0/hdl/pwmModule_ip_v1_0.vhd:50]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'pwmModule_ip_v1_0_S_AXI' declared at 'c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/ip_repo/pwmModule_ip_1.0/hdl/pwmModule_ip_v1_0_S_AXI.vhd:5' bound to instance 'pwmModule_ip_v1_0_S_AXI_inst' of component 'pwmModule_ip_v1_0_S_AXI' [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/ip_repo/pwmModule_ip_1.0/hdl/pwmModule_ip_v1_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'pwmModule_ip_v1_0_S_AXI' [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/ip_repo/pwmModule_ip_1.0/hdl/pwmModule_ip_v1_0_S_AXI.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/ip_repo/pwmModule_ip_1.0/hdl/pwmModule_ip_v1_0_S_AXI.vhd:240]
INFO: [Synth 8-226] default block is never used [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/ip_repo/pwmModule_ip_1.0/hdl/pwmModule_ip_v1_0_S_AXI.vhd:370]
WARNING: [Synth 8-5640] Port 'pwm_out' is missing in component declaration [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/ip_repo/pwmModule_ip_1.0/hdl/pwmModule_ip_v1_0_S_AXI.vhd:89]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'pwmModule' declared at 'c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/ip_repo/pwmModule_ip_1.0/src/pwmModule.vhd:5' bound to instance 'pwmModule_inst' of component 'pwmModule' [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/ip_repo/pwmModule_ip_1.0/hdl/pwmModule_ip_v1_0_S_AXI.vhd:404]
INFO: [Synth 8-638] synthesizing module 'pwmModule' [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/ip_repo/pwmModule_ip_1.0/src/pwmModule.vhd:20]
	Parameter N bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'contModN2' declared at 'c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/ip_repo/pwmModule_ip_1.0/src/contModN2.vhd:5' bound to instance 'contModN2_inst' of component 'contModN2' [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/ip_repo/pwmModule_ip_1.0/src/pwmModule.vhd:42]
INFO: [Synth 8-638] synthesizing module 'contModN2' [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/ip_repo/pwmModule_ip_1.0/src/contModN2.vhd:19]
	Parameter N bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/ip_repo/pwmModule_ip_1.0/src/reg.vhd:4' bound to instance 'reg_inst' of component 'reg' [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/ip_repo/pwmModule_ip_1.0/src/contModN2.vhd:44]
INFO: [Synth 8-638] synthesizing module '\reg ' [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/ip_repo/pwmModule_ip_1.0/src/reg.vhd:17]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\reg ' (1#1) [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/ip_repo/pwmModule_ip_1.0/src/reg.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'contModN2' (2#1) [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/ip_repo/pwmModule_ip_1.0/src/contModN2.vhd:19]
INFO: [Synth 8-638] synthesizing module 'genEna' [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/ip_repo/pwmModule_ip_1.0/src/genEna.vhd:16]
	Parameter NC bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'genEna' (3#1) [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/ip_repo/pwmModule_ip_1.0/src/genEna.vhd:16]
WARNING: [Synth 8-3848] Net q_o in module/entity pwmModule does not have driver. [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/ip_repo/pwmModule_ip_1.0/src/pwmModule.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'pwmModule' (4#1) [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/ip_repo/pwmModule_ip_1.0/src/pwmModule.vhd:20]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/ip_repo/pwmModule_ip_1.0/hdl/pwmModule_ip_v1_0_S_AXI.vhd:236]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/ip_repo/pwmModule_ip_1.0/hdl/pwmModule_ip_v1_0_S_AXI.vhd:238]
WARNING: [Synth 8-3848] Net salPwm in module/entity pwmModule_ip_v1_0_S_AXI does not have driver. [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/ip_repo/pwmModule_ip_1.0/hdl/pwmModule_ip_v1_0_S_AXI.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'pwmModule_ip_v1_0_S_AXI' (5#1) [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/ip_repo/pwmModule_ip_1.0/hdl/pwmModule_ip_v1_0_S_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'pwmModule_ip_v1_0' (6#1) [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/ip_repo/pwmModule_ip_1.0/hdl/pwmModule_ip_v1_0.vhd:50]
WARNING: [Synth 8-3331] design pwmModule has unconnected port q_o[3]
WARNING: [Synth 8-3331] design pwmModule has unconnected port q_o[2]
WARNING: [Synth 8-3331] design pwmModule has unconnected port q_o[1]
WARNING: [Synth 8-3331] design pwmModule has unconnected port q_o[0]
WARNING: [Synth 8-3331] design pwmModule_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design pwmModule_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design pwmModule_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design pwmModule_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design pwmModule_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design pwmModule_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 406.320 ; gain = 154.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 406.320 ; gain = 154.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12ticsg325-1L
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 406.320 ; gain = 154.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 406.320 ; gain = 154.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module contModN2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module genEna 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pwmModule 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module pwmModule_ip_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/pwm_out_reg was removed.  [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/ip_repo/pwmModule_ip_1.0/src/pwmModule.vhd:69]
WARNING: [Synth 8-3331] design pwmModule_ip_v1_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design pwmModule_ip_v1_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design pwmModule_ip_v1_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design pwmModule_ip_v1_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design pwmModule_ip_v1_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design pwmModule_ip_v1_0 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pwmModule_ip_v1_0_S_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'pwmModule_ip_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'pwmModule_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pwmModule_ip_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'pwmModule_ip_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'pwmModule_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pwmModule_ip_v1_0_S_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (pwmModule_ip_v1_0_S_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module pwmModule_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (pwmModule_ip_v1_0_S_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module pwmModule_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/q_o_reg) is unused and will be removed from module pwmModule_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (pwmModule_ip_v1_0_S_AXI_inst/aw_en_reg) is unused and will be removed from module pwmModule_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (pwmModule_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module pwmModule_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (pwmModule_ip_v1_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module pwmModule_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (pwmModule_ip_v1_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module pwmModule_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (pwmModule_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module pwmModule_ip_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 529.688 ; gain = 277.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 529.688 ; gain = 277.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 529.688 ; gain = 277.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 529.688 ; gain = 277.738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 529.688 ; gain = 277.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 529.688 ; gain = 277.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 529.688 ; gain = 277.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 529.688 ; gain = 277.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 529.688 ; gain = 277.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     3|
|5     |LUT4 |    14|
|6     |LUT5 |    32|
|7     |LUT6 |     1|
|8     |FDRE |   135|
|9     |FDSE |     2|
|10    |IBUF |    47|
|11    |OBUF |    41|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------+------------------------+------+
|      |Instance                       |Module                  |Cells |
+------+-------------------------------+------------------------+------+
|1     |top                            |                        |   278|
|2     |  pwmModule_ip_v1_0_S_AXI_inst |pwmModule_ip_v1_0_S_AXI |   189|
+------+-------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 529.688 ; gain = 277.738
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 529.688 ; gain = 277.738
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 529.688 ; gain = 277.738
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 627.207 ; gain = 388.398
INFO: [Common 17-1381] The checkpoint 'c:/Disco1/RepositoriosGitHub/ProyectoMyS/Repositorio_IP/pwmModule_ip/managed_ip_project/managed_ip_project.tmp/pwmmodule_ip_v1_0_project/pwmModule_ip_v1_0_project.runs/synth_1/pwmModule_ip_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pwmModule_ip_v1_0_utilization_synth.rpt -pb pwmModule_ip_v1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 627.207 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Oct  7 18:19:01 2024...
