{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 16 23:55:51 2022 " "Info: Processing started: Fri Dec 16 23:55:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projectv2 -c projectv2 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projectv2 -c projectv2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "C\[0\]\$latch " "Warning: Node \"C\[0\]\$latch\" is a latch" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "tmp\[1\] " "Warning: Node \"tmp\[1\]\" is a latch" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "C\[1\]\$latch " "Warning: Node \"C\[1\]\$latch\" is a latch" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "C\[2\]\$latch " "Warning: Node \"C\[2\]\$latch\" is a latch" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "tmp3\[0\] " "Warning: Node \"tmp3\[0\]\" is a latch" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "tmp2\[1\] " "Warning: Node \"tmp2\[1\]\" is a latch" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "tmp2\[0\] " "Warning: Node \"tmp2\[0\]\" is a latch" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "tmp3\[1\] " "Warning: Node \"tmp3\[1\]\" is a latch" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "C\[3\]\$latch " "Warning: Node \"C\[3\]\$latch\" is a latch" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "tmp\[0\] " "Warning: Node \"tmp\[0\]\" is a latch" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Carry\$latch " "Warning: Node \"Carry\$latch\" is a latch" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Zero\$latch " "Warning: Node \"Zero\$latch\" is a latch" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 2 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "41 " "Warning: Found 41 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "C\[0\]~2784 " "Info: Detected gated clock \"C\[0\]~2784\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[0\]~2784" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "x_or_current_state.x_or2_S1 " "Info: Detected ripple clock \"x_or_current_state.x_or2_S1\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 19 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "x_or_current_state.x_or2_S1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "add_current_state.add2_S1 " "Info: Detected ripple clock \"add_current_state.add2_S1\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 16 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "add_current_state.add2_S1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "tmp3\[1\]~371 " "Info: Detected gated clock \"tmp3\[1\]~371\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "tmp3\[1\]~371" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Carry~1057 " "Info: Detected gated clock \"Carry~1057\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 8 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Carry~1057" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Carry~1056 " "Info: Detected gated clock \"Carry~1056\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 8 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Carry~1056" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "sub_current_state.sub2_S0 " "Info: Detected ripple clock \"sub_current_state.sub2_S0\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sub_current_state.sub2_S0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "nand_current_state.nand2_S0 " "Info: Detected ripple clock \"nand_current_state.nand2_S0\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 13 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "nand_current_state.nand2_S0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Carry~1054 " "Info: Detected gated clock \"Carry~1054\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 8 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Carry~1054" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "x_or_current_state.x_or2_S0 " "Info: Detected ripple clock \"x_or_current_state.x_or2_S0\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 19 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "x_or_current_state.x_or2_S0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "add_current_state.add2_S0 " "Info: Detected ripple clock \"add_current_state.add2_S0\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 16 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "add_current_state.add2_S0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "tmp2\[1\]~480 " "Info: Detected gated clock \"tmp2\[1\]~480\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "tmp2\[1\]~480" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "tmp\[0\]~137 " "Info: Detected gated clock \"tmp\[0\]~137\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "tmp\[0\]~137" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[3\]~2728 " "Info: Detected gated clock \"C\[3\]~2728\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[3\]~2728" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "sub_current_state.sub2_S4 " "Info: Detected ripple clock \"sub_current_state.sub2_S4\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sub_current_state.sub2_S4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[3\]~2724 " "Info: Detected gated clock \"C\[3\]~2724\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[3\]~2724" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "add_current_state.add2_S4 " "Info: Detected ripple clock \"add_current_state.add2_S4\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 16 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "add_current_state.add2_S4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "x_or_current_state.x_or2_S4 " "Info: Detected ripple clock \"x_or_current_state.x_or2_S4\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 19 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "x_or_current_state.x_or2_S4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[3\]~2721 " "Info: Detected gated clock \"C\[3\]~2721\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[3\]~2721" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "nand_current_state.nand2_S4 " "Info: Detected ripple clock \"nand_current_state.nand2_S4\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 13 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "nand_current_state.nand2_S4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[2\]~2720 " "Info: Detected gated clock \"C\[2\]~2720\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[2\]~2720" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[2\]~2719 " "Info: Detected gated clock \"C\[2\]~2719\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[2\]~2719" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "add_current_state.add2_S3 " "Info: Detected ripple clock \"add_current_state.add2_S3\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 16 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "add_current_state.add2_S3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "x_or_current_state.x_or2_S3 " "Info: Detected ripple clock \"x_or_current_state.x_or2_S3\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 19 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "x_or_current_state.x_or2_S3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "nand_current_state.nand2_S3 " "Info: Detected ripple clock \"nand_current_state.nand2_S3\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 13 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "nand_current_state.nand2_S3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[2\]~28 " "Info: Detected gated clock \"C\[2\]~28\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[2\]~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "sub_current_state.sub2_S3 " "Info: Detected ripple clock \"sub_current_state.sub2_S3\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sub_current_state.sub2_S3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[1\]~2717 " "Info: Detected gated clock \"C\[1\]~2717\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[1\]~2717" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[1\]~2716 " "Info: Detected gated clock \"C\[1\]~2716\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[1\]~2716" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "sub_current_state.sub2_S2 " "Info: Detected ripple clock \"sub_current_state.sub2_S2\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sub_current_state.sub2_S2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[1\]~2715 " "Info: Detected gated clock \"C\[1\]~2715\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[1\]~2715" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "nand_current_state.nand2_S2 " "Info: Detected ripple clock \"nand_current_state.nand2_S2\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 13 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "nand_current_state.nand2_S2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "x_or_current_state.x_or2_S2 " "Info: Detected ripple clock \"x_or_current_state.x_or2_S2\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 19 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "x_or_current_state.x_or2_S2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "current_state.do_x_or " "Info: Detected ripple clock \"current_state.do_x_or\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.do_x_or" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "current_state.do_sub " "Info: Detected ripple clock \"current_state.do_sub\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.do_sub" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "sub_current_state.sub2_S1 " "Info: Detected ripple clock \"sub_current_state.sub2_S1\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sub_current_state.sub2_S1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "add_current_state.add2_S2 " "Info: Detected ripple clock \"add_current_state.add2_S2\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 16 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "add_current_state.add2_S2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "current_state.do_add " "Info: Detected ripple clock \"current_state.do_add\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.do_add" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "C\[0\]~2756 " "Info: Detected gated clock \"C\[0\]~2756\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "C\[0\]~2756" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "current_state.do_nand " "Info: Detected ripple clock \"current_state.do_nand\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.do_nand" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "nand_current_state.nand2_S1 " "Info: Detected ripple clock \"nand_current_state.nand2_S1\" as buffer" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 13 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "nand_current_state.nand2_S1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register tmp\[0\] register Zero\$latch 49.5 MHz 20.2 ns Internal " "Info: Clock \"clk\" has Internal fmax of 49.5 MHz between source register \"tmp\[0\]\" and destination register \"Zero\$latch\" (period= 20.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.800 ns + Longest register register " "Info: + Longest register to register delay is 6.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tmp\[0\] 1 REG LC8_C32 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_C32; Fanout = 2; REG Node = 'tmp\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { tmp[0] } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 1.100 ns Add2~110 2 COMB LC2_C32 3 " "Info: 2: + IC(0.100 ns) + CELL(1.000 ns) = 1.100 ns; Loc. = LC2_C32; Fanout = 3; COMB Node = 'Add2~110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { tmp[0] Add2~110 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 2.400 ns C~2729 3 COMB LC1_C31 2 " "Info: 3: + IC(0.500 ns) + CELL(0.800 ns) = 2.400 ns; Loc. = LC1_C31; Fanout = 2; COMB Node = 'C~2729'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Add2~110 C~2729 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.100 ns) 3.600 ns Zero~326 4 COMB LC2_C31 1 " "Info: 4: + IC(0.100 ns) + CELL(1.100 ns) = 3.600 ns; Loc. = LC2_C31; Fanout = 1; COMB Node = 'Zero~326'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { C~2729 Zero~326 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 4.700 ns Zero~327 5 COMB LC5_C31 1 " "Info: 5: + IC(0.100 ns) + CELL(1.000 ns) = 4.700 ns; Loc. = LC5_C31; Fanout = 1; COMB Node = 'Zero~327'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Zero~326 Zero~327 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.100 ns) 5.900 ns Zero~328 6 COMB LC8_C31 1 " "Info: 6: + IC(0.100 ns) + CELL(1.100 ns) = 5.900 ns; Loc. = LC8_C31; Fanout = 1; COMB Node = 'Zero~328'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { Zero~327 Zero~328 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 6.800 ns Zero\$latch 7 REG LC7_C31 1 " "Info: 7: + IC(0.100 ns) + CELL(0.800 ns) = 6.800 ns; Loc. = LC7_C31; Fanout = 1; REG Node = 'Zero\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Zero~328 Zero$latch } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.800 ns ( 85.29 % ) " "Info: Total cell delay = 5.800 ns ( 85.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 14.71 % ) " "Info: Total interconnect delay = 1.000 ns ( 14.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { tmp[0] Add2~110 C~2729 Zero~326 Zero~327 Zero~328 Zero$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { tmp[0] {} Add2~110 {} C~2729 {} Zero~326 {} Zero~327 {} Zero~328 {} Zero$latch {} } { 0.000ns 0.100ns 0.500ns 0.100ns 0.100ns 0.100ns 0.100ns } { 0.000ns 1.000ns 0.800ns 1.100ns 1.000ns 1.100ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.200 ns - Smallest " "Info: - Smallest clock skew is -1.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.500 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 4.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 44 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 44; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 1.800 ns sub_current_state.sub2_S4 2 REG LC2_C28 3 " "Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC2_C28; Fanout = 3; REG Node = 'sub_current_state.sub2_S4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { clk sub_current_state.sub2_S4 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.000 ns) 3.400 ns C\[3\]~2728 3 COMB LC6_C31 3 " "Info: 3: + IC(0.600 ns) + CELL(1.000 ns) = 3.400 ns; Loc. = LC6_C31; Fanout = 3; COMB Node = 'C\[3\]~2728'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { sub_current_state.sub2_S4 C[3]~2728 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 4.500 ns Zero\$latch 4 REG LC7_C31 1 " "Info: 4: + IC(0.100 ns) + CELL(1.000 ns) = 4.500 ns; Loc. = LC7_C31; Fanout = 1; REG Node = 'Zero\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { C[3]~2728 Zero$latch } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 80.00 % ) " "Info: Total cell delay = 3.600 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.900 ns ( 20.00 % ) " "Info: Total interconnect delay = 0.900 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { clk sub_current_state.sub2_S4 C[3]~2728 Zero$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.500 ns" { clk {} clk~out {} sub_current_state.sub2_S4 {} C[3]~2728 {} Zero$latch {} } { 0.000ns 0.000ns 0.200ns 0.600ns 0.100ns } { 0.000ns 1.300ns 0.300ns 1.000ns 1.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.700 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 44 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 44; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 1.800 ns add_current_state.add2_S1 2 REG LC8_C17 5 " "Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC8_C17; Fanout = 5; REG Node = 'add_current_state.add2_S1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { clk add_current_state.add2_S1 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.800 ns) 4.000 ns tmp\[0\]~137 3 COMB LC6_C29 2 " "Info: 3: + IC(1.400 ns) + CELL(0.800 ns) = 4.000 ns; Loc. = LC6_C29; Fanout = 2; COMB Node = 'tmp\[0\]~137'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { add_current_state.add2_S1 tmp[0]~137 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(1.000 ns) 5.700 ns tmp\[0\] 4 REG LC8_C32 2 " "Info: 4: + IC(0.700 ns) + CELL(1.000 ns) = 5.700 ns; Loc. = LC8_C32; Fanout = 2; REG Node = 'tmp\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { tmp[0]~137 tmp[0] } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 59.65 % ) " "Info: Total cell delay = 3.400 ns ( 59.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 40.35 % ) " "Info: Total interconnect delay = 2.300 ns ( 40.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { clk add_current_state.add2_S1 tmp[0]~137 tmp[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.700 ns" { clk {} clk~out {} add_current_state.add2_S1 {} tmp[0]~137 {} tmp[0] {} } { 0.000ns 0.000ns 0.200ns 1.400ns 0.700ns } { 0.000ns 1.300ns 0.300ns 0.800ns 1.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { clk sub_current_state.sub2_S4 C[3]~2728 Zero$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.500 ns" { clk {} clk~out {} sub_current_state.sub2_S4 {} C[3]~2728 {} Zero$latch {} } { 0.000ns 0.000ns 0.200ns 0.600ns 0.100ns } { 0.000ns 1.300ns 0.300ns 1.000ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { clk add_current_state.add2_S1 tmp[0]~137 tmp[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.700 ns" { clk {} clk~out {} add_current_state.add2_S1 {} tmp[0]~137 {} tmp[0] {} } { 0.000ns 0.000ns 0.200ns 1.400ns 0.700ns } { 0.000ns 1.300ns 0.300ns 0.800ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.100 ns + " "Info: + Micro setup delay of destination is 2.100 ns" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { tmp[0] Add2~110 C~2729 Zero~326 Zero~327 Zero~328 Zero$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { tmp[0] {} Add2~110 {} C~2729 {} Zero~326 {} Zero~327 {} Zero~328 {} Zero$latch {} } { 0.000ns 0.100ns 0.500ns 0.100ns 0.100ns 0.100ns 0.100ns } { 0.000ns 1.000ns 0.800ns 1.100ns 1.000ns 1.100ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { clk sub_current_state.sub2_S4 C[3]~2728 Zero$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.500 ns" { clk {} clk~out {} sub_current_state.sub2_S4 {} C[3]~2728 {} Zero$latch {} } { 0.000ns 0.000ns 0.200ns 0.600ns 0.100ns } { 0.000ns 1.300ns 0.300ns 1.000ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { clk add_current_state.add2_S1 tmp[0]~137 tmp[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.700 ns" { clk {} clk~out {} add_current_state.add2_S1 {} tmp[0]~137 {} tmp[0] {} } { 0.000ns 0.000ns 0.200ns 1.400ns 0.700ns } { 0.000ns 1.300ns 0.300ns 0.800ns 1.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 38 " "Warning: Circuit may not operate. Detected 38 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "x_or_current_state.x_or2_S2 C\[1\]\$latch clk 2.6 ns " "Info: Found hold time violation between source  pin or register \"x_or_current_state.x_or2_S2\" and destination pin or register \"C\[1\]\$latch\" for clock \"clk\" (Hold time is 2.6 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.500 ns + Largest " "Info: + Largest clock skew is 5.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 44 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 44; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 1.800 ns add_current_state.add2_S2 2 REG LC1_C2 6 " "Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC1_C2; Fanout = 6; REG Node = 'add_current_state.add2_S2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { clk add_current_state.add2_S2 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 4.700 ns C\[1\]~2716 3 COMB LC2_C27 2 " "Info: 3: + IC(1.800 ns) + CELL(1.100 ns) = 4.700 ns; Loc. = LC2_C27; Fanout = 2; COMB Node = 'C\[1\]~2716'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { add_current_state.add2_S2 C[1]~2716 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.100 ns) 5.900 ns C\[1\]~2717 4 COMB LC5_C27 1 " "Info: 4: + IC(0.100 ns) + CELL(1.100 ns) = 5.900 ns; Loc. = LC5_C27; Fanout = 1; COMB Node = 'C\[1\]~2717'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { C[1]~2716 C[1]~2717 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 7.000 ns C\[1\]\$latch 5 REG LC7_C27 3 " "Info: 5: + IC(0.100 ns) + CELL(1.000 ns) = 7.000 ns; Loc. = LC7_C27; Fanout = 3; REG Node = 'C\[1\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { C[1]~2717 C[1]$latch } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.800 ns ( 68.57 % ) " "Info: Total cell delay = 4.800 ns ( 68.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 31.43 % ) " "Info: Total interconnect delay = 2.200 ns ( 31.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk add_current_state.add2_S2 C[1]~2716 C[1]~2717 C[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} add_current_state.add2_S2 {} C[1]~2716 {} C[1]~2717 {} C[1]$latch {} } { 0.000ns 0.000ns 0.200ns 1.800ns 0.100ns 0.100ns } { 0.000ns 1.300ns 0.300ns 1.100ns 1.100ns 1.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 44 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 44; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns x_or_current_state.x_or2_S2 2 REG LC5_C21 4 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC5_C21; Fanout = 4; REG Node = 'x_or_current_state.x_or2_S2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk x_or_current_state.x_or2_S2 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk x_or_current_state.x_or2_S2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} x_or_current_state.x_or2_S2 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk add_current_state.add2_S2 C[1]~2716 C[1]~2717 C[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} add_current_state.add2_S2 {} C[1]~2716 {} C[1]~2717 {} C[1]$latch {} } { 0.000ns 0.000ns 0.200ns 1.800ns 0.100ns 0.100ns } { 0.000ns 1.300ns 0.300ns 1.100ns 1.100ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk x_or_current_state.x_or2_S2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} x_or_current_state.x_or2_S2 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns - " "Info: - Micro clock to output delay of source is 0.300 ns" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.600 ns - Shortest register register " "Info: - Shortest register to register delay is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns x_or_current_state.x_or2_S2 1 REG LC5_C21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_C21; Fanout = 4; REG Node = 'x_or_current_state.x_or2_S2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_or_current_state.x_or2_S2 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(1.000 ns) 1.700 ns C\[1\]~2714 2 COMB LC1_C27 1 " "Info: 2: + IC(0.700 ns) + CELL(1.000 ns) = 1.700 ns; Loc. = LC1_C27; Fanout = 1; COMB Node = 'C\[1\]~2714'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { x_or_current_state.x_or2_S2 C[1]~2714 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 2.600 ns C\[1\]\$latch 3 REG LC7_C27 3 " "Info: 3: + IC(0.100 ns) + CELL(0.800 ns) = 2.600 ns; Loc. = LC7_C27; Fanout = 3; REG Node = 'C\[1\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { C[1]~2714 C[1]$latch } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 69.23 % ) " "Info: Total cell delay = 1.800 ns ( 69.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.800 ns ( 30.77 % ) " "Info: Total interconnect delay = 0.800 ns ( 30.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { x_or_current_state.x_or2_S2 C[1]~2714 C[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { x_or_current_state.x_or2_S2 {} C[1]~2714 {} C[1]$latch {} } { 0.000ns 0.700ns 0.100ns } { 0.000ns 1.000ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 19 -1 0 } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk add_current_state.add2_S2 C[1]~2716 C[1]~2717 C[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} add_current_state.add2_S2 {} C[1]~2716 {} C[1]~2717 {} C[1]$latch {} } { 0.000ns 0.000ns 0.200ns 1.800ns 0.100ns 0.100ns } { 0.000ns 1.300ns 0.300ns 1.100ns 1.100ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk x_or_current_state.x_or2_S2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} x_or_current_state.x_or2_S2 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { x_or_current_state.x_or2_S2 C[1]~2714 C[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { x_or_current_state.x_or2_S2 {} C[1]~2714 {} C[1]$latch {} } { 0.000ns 0.700ns 0.100ns } { 0.000ns 1.000ns 0.800ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Carry\$latch A\[3\] clk 10.200 ns register " "Info: tsu for register \"Carry\$latch\" (data pin = \"A\[3\]\", clock pin = \"clk\") is 10.200 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.200 ns + Longest pin register " "Info: + Longest pin to register delay is 12.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns A\[3\] 1 PIN PIN_95 5 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_95; Fanout = 5; PIN Node = 'A\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.800 ns) 5.600 ns Add6~109 2 COMB LC7_C30 1 " "Info: 2: + IC(2.000 ns) + CELL(0.800 ns) = 5.600 ns; Loc. = LC7_C30; Fanout = 1; COMB Node = 'Add6~109'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { A[3] Add6~109 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 6.900 ns Carry~1065 3 COMB LC5_C35 1 " "Info: 3: + IC(0.500 ns) + CELL(0.800 ns) = 6.900 ns; Loc. = LC5_C35; Fanout = 1; COMB Node = 'Carry~1065'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Add6~109 Carry~1065 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.700 ns) 7.700 ns Carry~1083 4 COMB LC6_C35 1 " "Info: 4: + IC(0.100 ns) + CELL(0.700 ns) = 7.700 ns; Loc. = LC6_C35; Fanout = 1; COMB Node = 'Carry~1083'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { Carry~1065 Carry~1083 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 8.700 ns Carry~1071 5 COMB LC7_C35 1 " "Info: 5: + IC(0.000 ns) + CELL(1.000 ns) = 8.700 ns; Loc. = LC7_C35; Fanout = 1; COMB Node = 'Carry~1071'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { Carry~1083 Carry~1071 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(1.100 ns) 10.200 ns Carry~1052 6 COMB LC4_C36 1 " "Info: 6: + IC(0.400 ns) + CELL(1.100 ns) = 10.200 ns; Loc. = LC4_C36; Fanout = 1; COMB Node = 'Carry~1052'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Carry~1071 Carry~1052 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 11.300 ns Carry~1055 7 COMB LC7_C36 1 " "Info: 7: + IC(0.100 ns) + CELL(1.000 ns) = 11.300 ns; Loc. = LC7_C36; Fanout = 1; COMB Node = 'Carry~1055'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Carry~1052 Carry~1055 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 12.200 ns Carry\$latch 8 REG LC2_C36 1 " "Info: 8: + IC(0.100 ns) + CELL(0.800 ns) = 12.200 ns; Loc. = LC2_C36; Fanout = 1; REG Node = 'Carry\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Carry~1055 Carry$latch } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.000 ns ( 73.77 % ) " "Info: Total cell delay = 9.000 ns ( 73.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.200 ns ( 26.23 % ) " "Info: Total interconnect delay = 3.200 ns ( 26.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { A[3] Add6~109 Carry~1065 Carry~1083 Carry~1071 Carry~1052 Carry~1055 Carry$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { A[3] {} A[3]~out {} Add6~109 {} Carry~1065 {} Carry~1083 {} Carry~1071 {} Carry~1052 {} Carry~1055 {} Carry$latch {} } { 0.000ns 0.000ns 2.000ns 0.500ns 0.100ns 0.000ns 0.400ns 0.100ns 0.100ns } { 0.000ns 2.800ns 0.800ns 0.800ns 0.700ns 1.000ns 1.100ns 1.000ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.100 ns + " "Info: + Micro setup delay of destination is 2.100 ns" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.100 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 4.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 44 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 44; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 1.800 ns add_current_state.add2_S0 2 REG LC3_C36 3 " "Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC3_C36; Fanout = 3; REG Node = 'add_current_state.add2_S0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { clk add_current_state.add2_S0 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.100 ns) 3.000 ns Carry~1057 3 COMB LC8_C36 1 " "Info: 3: + IC(0.100 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC8_C36; Fanout = 1; COMB Node = 'Carry~1057'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { add_current_state.add2_S0 Carry~1057 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 4.100 ns Carry\$latch 4 REG LC2_C36 1 " "Info: 4: + IC(0.100 ns) + CELL(1.000 ns) = 4.100 ns; Loc. = LC2_C36; Fanout = 1; REG Node = 'Carry\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Carry~1057 Carry$latch } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.700 ns ( 90.24 % ) " "Info: Total cell delay = 3.700 ns ( 90.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 9.76 % ) " "Info: Total interconnect delay = 0.400 ns ( 9.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk add_current_state.add2_S0 Carry~1057 Carry$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.100 ns" { clk {} clk~out {} add_current_state.add2_S0 {} Carry~1057 {} Carry$latch {} } { 0.000ns 0.000ns 0.200ns 0.100ns 0.100ns } { 0.000ns 1.300ns 0.300ns 1.100ns 1.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { A[3] Add6~109 Carry~1065 Carry~1083 Carry~1071 Carry~1052 Carry~1055 Carry$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { A[3] {} A[3]~out {} Add6~109 {} Carry~1065 {} Carry~1083 {} Carry~1071 {} Carry~1052 {} Carry~1055 {} Carry$latch {} } { 0.000ns 0.000ns 2.000ns 0.500ns 0.100ns 0.000ns 0.400ns 0.100ns 0.100ns } { 0.000ns 2.800ns 0.800ns 0.800ns 0.700ns 1.000ns 1.100ns 1.000ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk add_current_state.add2_S0 Carry~1057 Carry$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.100 ns" { clk {} clk~out {} add_current_state.add2_S0 {} Carry~1057 {} Carry$latch {} } { 0.000ns 0.000ns 0.200ns 0.100ns 0.100ns } { 0.000ns 1.300ns 0.300ns 1.100ns 1.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Sign tmp2\[0\] 16.600 ns register " "Info: tco from clock \"clk\" to destination pin \"Sign\" through register \"tmp2\[0\]\" is 16.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.300 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 44 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 44; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 1.800 ns add_current_state.add2_S2 2 REG LC1_C2 6 " "Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC1_C2; Fanout = 6; REG Node = 'add_current_state.add2_S2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { clk add_current_state.add2_S2 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.000 ns) 4.500 ns tmp2\[1\]~480 3 COMB LC3_C19 2 " "Info: 3: + IC(1.700 ns) + CELL(1.000 ns) = 4.500 ns; Loc. = LC3_C19; Fanout = 2; COMB Node = 'tmp2\[1\]~480'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { add_current_state.add2_S2 tmp2[1]~480 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(1.000 ns) 6.300 ns tmp2\[0\] 4 REG LC6_C27 2 " "Info: 4: + IC(0.800 ns) + CELL(1.000 ns) = 6.300 ns; Loc. = LC6_C27; Fanout = 2; REG Node = 'tmp2\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { tmp2[1]~480 tmp2[0] } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 57.14 % ) " "Info: Total cell delay = 3.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.700 ns ( 42.86 % ) " "Info: Total interconnect delay = 2.700 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { clk add_current_state.add2_S2 tmp2[1]~480 tmp2[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { clk {} clk~out {} add_current_state.add2_S2 {} tmp2[1]~480 {} tmp2[0] {} } { 0.000ns 0.000ns 0.200ns 1.700ns 0.800ns } { 0.000ns 1.300ns 0.300ns 1.000ns 1.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.300 ns + Longest register pin " "Info: + Longest register to pin delay is 10.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tmp2\[0\] 1 REG LC6_C27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_C27; Fanout = 2; REG Node = 'tmp2\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { tmp2[0] } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.000 ns) 1.600 ns Add4~109 2 COMB LC4_C34 3 " "Info: 2: + IC(0.600 ns) + CELL(1.000 ns) = 1.600 ns; Loc. = LC4_C34; Fanout = 3; COMB Node = 'Add4~109'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { tmp2[0] Add4~109 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 2.900 ns tmp3~366 3 COMB LC5_C33 3 " "Info: 3: + IC(0.500 ns) + CELL(0.800 ns) = 2.900 ns; Loc. = LC5_C33; Fanout = 3; COMB Node = 'tmp3~366'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Add4~109 tmp3~366 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(1.100 ns) 4.800 ns C\[3\]~2727 4 COMB LC6_C25 2 " "Info: 4: + IC(0.800 ns) + CELL(1.100 ns) = 4.800 ns; Loc. = LC6_C25; Fanout = 2; COMB Node = 'C\[3\]~2727'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { tmp3~366 C[3]~2727 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 5.700 ns C\[3\]\$latch~3 5 COMB LC1_C25 1 " "Info: 5: + IC(0.100 ns) + CELL(0.800 ns) = 5.700 ns; Loc. = LC1_C25; Fanout = 1; COMB Node = 'C\[3\]\$latch~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { C[3]~2727 C[3]$latch~3 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(3.800 ns) 10.300 ns Sign 6 PIN PIN_11 0 " "Info: 6: + IC(0.800 ns) + CELL(3.800 ns) = 10.300 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'Sign'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { C[3]$latch~3 Sign } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.500 ns ( 72.82 % ) " "Info: Total cell delay = 7.500 ns ( 72.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.800 ns ( 27.18 % ) " "Info: Total interconnect delay = 2.800 ns ( 27.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { tmp2[0] Add4~109 tmp3~366 C[3]~2727 C[3]$latch~3 Sign } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { tmp2[0] {} Add4~109 {} tmp3~366 {} C[3]~2727 {} C[3]$latch~3 {} Sign {} } { 0.000ns 0.600ns 0.500ns 0.800ns 0.100ns 0.800ns } { 0.000ns 1.000ns 0.800ns 1.100ns 0.800ns 3.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { clk add_current_state.add2_S2 tmp2[1]~480 tmp2[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { clk {} clk~out {} add_current_state.add2_S2 {} tmp2[1]~480 {} tmp2[0] {} } { 0.000ns 0.000ns 0.200ns 1.700ns 0.800ns } { 0.000ns 1.300ns 0.300ns 1.000ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { tmp2[0] Add4~109 tmp3~366 C[3]~2727 C[3]$latch~3 Sign } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { tmp2[0] {} Add4~109 {} tmp3~366 {} C[3]~2727 {} C[3]$latch~3 {} Sign {} } { 0.000ns 0.600ns 0.500ns 0.800ns 0.100ns 0.800ns } { 0.000ns 1.000ns 0.800ns 1.100ns 0.800ns 3.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[2\] Sign 14.200 ns Longest " "Info: Longest tpd from source pin \"A\[2\]\" to destination pin \"Sign\" is 14.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns A\[2\] 1 PIN PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_96; Fanout = 6; PIN Node = 'A\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.800 ns) 5.500 ns Add4~109 2 COMB LC4_C34 3 " "Info: 2: + IC(1.900 ns) + CELL(0.800 ns) = 5.500 ns; Loc. = LC4_C34; Fanout = 3; COMB Node = 'Add4~109'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { A[2] Add4~109 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 6.800 ns tmp3~366 3 COMB LC5_C33 3 " "Info: 3: + IC(0.500 ns) + CELL(0.800 ns) = 6.800 ns; Loc. = LC5_C33; Fanout = 3; COMB Node = 'tmp3~366'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Add4~109 tmp3~366 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(1.100 ns) 8.700 ns C\[3\]~2727 4 COMB LC6_C25 2 " "Info: 4: + IC(0.800 ns) + CELL(1.100 ns) = 8.700 ns; Loc. = LC6_C25; Fanout = 2; COMB Node = 'C\[3\]~2727'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { tmp3~366 C[3]~2727 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 9.600 ns C\[3\]\$latch~3 5 COMB LC1_C25 1 " "Info: 5: + IC(0.100 ns) + CELL(0.800 ns) = 9.600 ns; Loc. = LC1_C25; Fanout = 1; COMB Node = 'C\[3\]\$latch~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { C[3]~2727 C[3]$latch~3 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(3.800 ns) 14.200 ns Sign 6 PIN PIN_11 0 " "Info: 6: + IC(0.800 ns) + CELL(3.800 ns) = 14.200 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'Sign'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { C[3]$latch~3 Sign } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.100 ns ( 71.13 % ) " "Info: Total cell delay = 10.100 ns ( 71.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 28.87 % ) " "Info: Total interconnect delay = 4.100 ns ( 28.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.200 ns" { A[2] Add4~109 tmp3~366 C[3]~2727 C[3]$latch~3 Sign } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.200 ns" { A[2] {} A[2]~out {} Add4~109 {} tmp3~366 {} C[3]~2727 {} C[3]$latch~3 {} Sign {} } { 0.000ns 0.000ns 1.900ns 0.500ns 0.800ns 0.100ns 0.800ns } { 0.000ns 2.800ns 0.800ns 0.800ns 1.100ns 0.800ns 3.800ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "C\[0\]\$latch B\[0\] clk 1.900 ns register " "Info: th for register \"C\[0\]\$latch\" (data pin = \"B\[0\]\", clock pin = \"clk\") is 1.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 44 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 44; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 1.800 ns current_state.do_nand 2 REG LC3_C22 16 " "Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC3_C22; Fanout = 16; REG Node = 'current_state.do_nand'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { clk current_state.do_nand } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.700 ns) 3.400 ns C\[0\]~2784 3 COMB LC2_C29 1 " "Info: 3: + IC(0.900 ns) + CELL(0.700 ns) = 3.400 ns; Loc. = LC2_C29; Fanout = 1; COMB Node = 'C\[0\]~2784'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { current_state.do_nand C[0]~2784 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 4.400 ns C\[0\]~2756 4 COMB LC3_C29 1 " "Info: 4: + IC(0.000 ns) + CELL(1.000 ns) = 4.400 ns; Loc. = LC3_C29; Fanout = 1; COMB Node = 'C\[0\]~2756'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { C[0]~2784 C[0]~2756 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 5.500 ns C\[0\]\$latch 5 REG LC4_C29 3 " "Info: 5: + IC(0.100 ns) + CELL(1.000 ns) = 5.500 ns; Loc. = LC4_C29; Fanout = 3; REG Node = 'C\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { C[0]~2756 C[0]$latch } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 78.18 % ) " "Info: Total cell delay = 4.300 ns ( 78.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 21.82 % ) " "Info: Total interconnect delay = 1.200 ns ( 21.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk current_state.do_nand C[0]~2784 C[0]~2756 C[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.500 ns" { clk {} clk~out {} current_state.do_nand {} C[0]~2784 {} C[0]~2756 {} C[0]$latch {} } { 0.000ns 0.000ns 0.200ns 0.900ns 0.000ns 0.100ns } { 0.000ns 1.300ns 0.300ns 0.700ns 1.000ns 1.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns B\[0\] 1 PIN PIN_56 7 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_56; Fanout = 7; PIN Node = 'B\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(1.000 ns) 2.700 ns C\[0\]~2711 2 COMB LC8_C29 1 " "Info: 2: + IC(0.400 ns) + CELL(1.000 ns) = 2.700 ns; Loc. = LC8_C29; Fanout = 1; COMB Node = 'C\[0\]~2711'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { B[0] C[0]~2711 } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 3.600 ns C\[0\]\$latch 3 REG LC4_C29 3 " "Info: 3: + IC(0.100 ns) + CELL(0.800 ns) = 3.600 ns; Loc. = LC4_C29; Fanout = 3; REG Node = 'C\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { C[0]~2711 C[0]$latch } "NODE_NAME" } } { "projectv2.v" "" { Text "D:/BracU/Semester 10 (CSE460,CSE461,CSE423,BUS201)/CSE460/projectv2/projectv2.v" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 86.11 % ) " "Info: Total cell delay = 3.100 ns ( 86.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.500 ns ( 13.89 % ) " "Info: Total interconnect delay = 0.500 ns ( 13.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { B[0] C[0]~2711 C[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { B[0] {} B[0]~out {} C[0]~2711 {} C[0]$latch {} } { 0.000ns 0.000ns 0.400ns 0.100ns } { 0.000ns 1.300ns 1.000ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk current_state.do_nand C[0]~2784 C[0]~2756 C[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.500 ns" { clk {} clk~out {} current_state.do_nand {} C[0]~2784 {} C[0]~2756 {} C[0]$latch {} } { 0.000ns 0.000ns 0.200ns 0.900ns 0.000ns 0.100ns } { 0.000ns 1.300ns 0.300ns 0.700ns 1.000ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { B[0] C[0]~2711 C[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { B[0] {} B[0]~out {} C[0]~2711 {} C[0]$latch {} } { 0.000ns 0.000ns 0.400ns 0.100ns } { 0.000ns 1.300ns 1.000ns 0.800ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 16 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 16 23:55:51 2022 " "Info: Processing ended: Fri Dec 16 23:55:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
