// Seed: 3373422220
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_4(
      .id_0(1), .id_1(1'b0), .id_2(1 == 1), .id_3(), .id_4(1)
  );
endmodule
module module_1 (
    input  tri   id_0,
    input  wand  id_1,
    output uwire id_2,
    input  uwire id_3,
    input  wor   id_4,
    output wor   id_5,
    output uwire id_6,
    input  uwire id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9
  );
  assign id_5 = 1;
  wire id_10 = id_1;
endmodule
