Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed May 29 18:52:50 2024
| Host         : DESKTOP-845QQM1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file num_zec_4bit_control_sets_placed.rpt
| Design       : num_zec_4bit
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    89 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               4 |            4 |
| No           | Yes                   | No                     |               4 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------+------------------------+------------------+----------------+
|       Clock Signal      | Enable Signal |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-------------------------+---------------+------------------------+------------------+----------------+
|  cnt_reg[1]_LDC_i_1_n_0 |               | cnt_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG          |               | cnt_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG          |               | cnt_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG          |               | cnt_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG          |               | cnt_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG          | l1/cnt        | cnt_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG          | l1/cnt        | cnt_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG          | l1/cnt        | cnt_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG          | l1/cnt        | cnt_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  cnt_reg[0]_LDC_i_1_n_0 |               | cnt_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  cnt_reg[3]_LDC_i_1_n_0 |               | cnt_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  cnt_reg[2]_LDC_i_1_n_0 |               | cnt_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG          |               |                        |                2 |              3 |
+-------------------------+---------------+------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    12 |
| 3      |                     1 |
+--------+-----------------------+


