// Seed: 3911499017
module module_0;
  uwire id_2 = 1;
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    input supply0 id_2,
    output tri0 id_3,
    inout wire id_4
);
  supply0 id_6;
  assign id_4 = id_2 - id_4;
  wand id_7;
  id_8 :
  assert property (@(posedge id_7 or -1) id_8) @(posedge id_7) id_7 = id_6;
  assign id_1 = id_0;
  uwire id_9, id_10;
  always_ff $display(id_10);
  if (1) wire id_12;
  else assign id_8 = -1;
  assign id_9 = -1 | -1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  id_13(
      .id_0(-1'b0 + id_3), .id_1(1), .id_2(id_3), .id_3()
  );
endmodule
