#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001e66c8122b0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 32;
 .timescale 0 0;
v000001e66c897710_0 .net "PC", 31 0, v000001e66c891140_0;  1 drivers
v000001e66c897170_0 .var "clk", 0 0;
v000001e66c8977b0_0 .net "clkout", 0 0, L_000001e66c8985a0;  1 drivers
v000001e66c897850_0 .net "cycles_consumed", 31 0, v000001e66c896d10_0;  1 drivers
v000001e66c8978f0_0 .var "rst", 0 0;
S_000001e66c7b4190 .scope module, "cpu" "SC_CPU" 2 38, 3 1 0, S_000001e66c8122b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001e66c830b70 .param/l "RType" 0 4 2, C4<000000>;
P_000001e66c830ba8 .param/l "add" 0 4 5, C4<100000>;
P_000001e66c830be0 .param/l "addi" 0 4 8, C4<001000>;
P_000001e66c830c18 .param/l "addu" 0 4 5, C4<100001>;
P_000001e66c830c50 .param/l "and_" 0 4 5, C4<100100>;
P_000001e66c830c88 .param/l "andi" 0 4 8, C4<001100>;
P_000001e66c830cc0 .param/l "beq" 0 4 10, C4<000100>;
P_000001e66c830cf8 .param/l "bne" 0 4 10, C4<000101>;
P_000001e66c830d30 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e66c830d68 .param/l "j" 0 4 12, C4<000010>;
P_000001e66c830da0 .param/l "jal" 0 4 12, C4<000011>;
P_000001e66c830dd8 .param/l "jr" 0 4 6, C4<001000>;
P_000001e66c830e10 .param/l "lw" 0 4 8, C4<100011>;
P_000001e66c830e48 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e66c830e80 .param/l "or_" 0 4 5, C4<100101>;
P_000001e66c830eb8 .param/l "ori" 0 4 8, C4<001101>;
P_000001e66c830ef0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e66c830f28 .param/l "sll" 0 4 6, C4<000000>;
P_000001e66c830f60 .param/l "slt" 0 4 5, C4<101010>;
P_000001e66c830f98 .param/l "slti" 0 4 8, C4<101010>;
P_000001e66c830fd0 .param/l "srl" 0 4 6, C4<000010>;
P_000001e66c831008 .param/l "sub" 0 4 5, C4<100010>;
P_000001e66c831040 .param/l "subu" 0 4 5, C4<100011>;
P_000001e66c831078 .param/l "sw" 0 4 8, C4<101011>;
P_000001e66c8310b0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e66c8310e8 .param/l "xori" 0 4 8, C4<001110>;
L_000001e66c898ed0 .functor NOT 1, v000001e66c8978f0_0, C4<0>, C4<0>, C4<0>;
L_000001e66c898d10 .functor NOT 1, v000001e66c8978f0_0, C4<0>, C4<0>, C4<0>;
L_000001e66c898760 .functor NOT 1, v000001e66c8978f0_0, C4<0>, C4<0>, C4<0>;
L_000001e66c898220 .functor NOT 1, v000001e66c8978f0_0, C4<0>, C4<0>, C4<0>;
L_000001e66c898290 .functor NOT 1, v000001e66c8978f0_0, C4<0>, C4<0>, C4<0>;
L_000001e66c898300 .functor NOT 1, v000001e66c8978f0_0, C4<0>, C4<0>, C4<0>;
L_000001e66c898d80 .functor NOT 1, v000001e66c8978f0_0, C4<0>, C4<0>, C4<0>;
L_000001e66c898df0 .functor NOT 1, v000001e66c8978f0_0, C4<0>, C4<0>, C4<0>;
L_000001e66c8985a0 .functor OR 1, v000001e66c897170_0, v000001e66c819990_0, C4<0>, C4<0>;
L_000001e66c8984c0 .functor OR 1, L_000001e66c8e1a20, L_000001e66c8e1480, C4<0>, C4<0>;
L_000001e66c898e60 .functor AND 1, L_000001e66c8e1980, L_000001e66c8e1ac0, C4<1>, C4<1>;
L_000001e66c898ae0 .functor NOT 1, v000001e66c8978f0_0, C4<0>, C4<0>, C4<0>;
L_000001e66c898f40 .functor OR 1, L_000001e66c8e2060, L_000001e66c8e2100, C4<0>, C4<0>;
L_000001e66c8987d0 .functor OR 1, L_000001e66c898f40, L_000001e66c8e2240, C4<0>, C4<0>;
L_000001e66c8983e0 .functor OR 1, L_000001e66c8e2420, L_000001e66c8f5020, C4<0>, C4<0>;
L_000001e66c898680 .functor AND 1, L_000001e66c8e2b00, L_000001e66c8983e0, C4<1>, C4<1>;
L_000001e66c898c30 .functor OR 1, L_000001e66c8f4c60, L_000001e66c8f3680, C4<0>, C4<0>;
L_000001e66c898610 .functor AND 1, L_000001e66c8f41c0, L_000001e66c898c30, C4<1>, C4<1>;
L_000001e66c898b50 .functor NOT 1, L_000001e66c8985a0, C4<0>, C4<0>, C4<0>;
v000001e66c891aa0_0 .net "ALUOp", 3 0, v000001e66c819490_0;  1 drivers
v000001e66c891be0_0 .net "ALUResult", 31 0, v000001e66c891e60_0;  1 drivers
v000001e66c891c80_0 .net "ALUSrc", 0 0, v000001e66c81a750_0;  1 drivers
v000001e66c8931f0_0 .net "ALUin2", 31 0, L_000001e66c8f48a0;  1 drivers
v000001e66c892ed0_0 .net "MemReadEn", 0 0, v000001e66c819710_0;  1 drivers
v000001e66c8930b0_0 .net "MemWriteEn", 0 0, v000001e66c81a7f0_0;  1 drivers
v000001e66c892610_0 .net "MemtoReg", 0 0, v000001e66c819030_0;  1 drivers
v000001e66c893290_0 .net "PC", 31 0, v000001e66c891140_0;  alias, 1 drivers
v000001e66c893470_0 .net "PCPlus1", 31 0, L_000001e66c8e1160;  1 drivers
v000001e66c893c90_0 .net "PCsrc", 0 0, v000001e66c890e20_0;  1 drivers
v000001e66c892890_0 .net "RegDst", 0 0, v000001e66c8198f0_0;  1 drivers
v000001e66c893970_0 .net "RegWriteEn", 0 0, v000001e66c819530_0;  1 drivers
v000001e66c8921b0_0 .net "WriteRegister", 4 0, L_000001e66c8e1f20;  1 drivers
v000001e66c892430_0 .net *"_ivl_0", 0 0, L_000001e66c898ed0;  1 drivers
L_000001e66c899150 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e66c893a10_0 .net/2u *"_ivl_10", 4 0, L_000001e66c899150;  1 drivers
L_000001e66c899540 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e66c893dd0_0 .net *"_ivl_101", 15 0, L_000001e66c899540;  1 drivers
v000001e66c893e70_0 .net *"_ivl_102", 31 0, L_000001e66c8e1840;  1 drivers
L_000001e66c899588 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e66c893d30_0 .net *"_ivl_105", 25 0, L_000001e66c899588;  1 drivers
L_000001e66c8995d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e66c892cf0_0 .net/2u *"_ivl_106", 31 0, L_000001e66c8995d0;  1 drivers
v000001e66c893650_0 .net *"_ivl_108", 0 0, L_000001e66c8e1980;  1 drivers
L_000001e66c899618 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001e66c8936f0_0 .net/2u *"_ivl_110", 5 0, L_000001e66c899618;  1 drivers
v000001e66c893bf0_0 .net *"_ivl_112", 0 0, L_000001e66c8e1ac0;  1 drivers
v000001e66c8926b0_0 .net *"_ivl_115", 0 0, L_000001e66c898e60;  1 drivers
v000001e66c8927f0_0 .net *"_ivl_116", 47 0, L_000001e66c8e2ce0;  1 drivers
L_000001e66c899660 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e66c892930_0 .net *"_ivl_119", 15 0, L_000001e66c899660;  1 drivers
L_000001e66c899198 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e66c893f10_0 .net/2u *"_ivl_12", 5 0, L_000001e66c899198;  1 drivers
v000001e66c893ab0_0 .net *"_ivl_120", 47 0, L_000001e66c8e22e0;  1 drivers
L_000001e66c8996a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e66c893fb0_0 .net *"_ivl_123", 15 0, L_000001e66c8996a8;  1 drivers
v000001e66c892e30_0 .net *"_ivl_125", 0 0, L_000001e66c8e21a0;  1 drivers
v000001e66c892f70_0 .net *"_ivl_126", 31 0, L_000001e66c8e2ec0;  1 drivers
v000001e66c892110_0 .net *"_ivl_128", 47 0, L_000001e66c8e2e20;  1 drivers
v000001e66c893790_0 .net *"_ivl_130", 47 0, L_000001e66c8e1d40;  1 drivers
v000001e66c892250_0 .net *"_ivl_132", 47 0, L_000001e66c8e1de0;  1 drivers
v000001e66c893b50_0 .net *"_ivl_134", 47 0, L_000001e66c8e2f60;  1 drivers
v000001e66c892b10_0 .net *"_ivl_14", 0 0, L_000001e66c897e90;  1 drivers
v000001e66c893010_0 .net *"_ivl_140", 0 0, L_000001e66c898ae0;  1 drivers
L_000001e66c899738 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e66c8929d0_0 .net/2u *"_ivl_142", 31 0, L_000001e66c899738;  1 drivers
L_000001e66c899810 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001e66c8922f0_0 .net/2u *"_ivl_146", 5 0, L_000001e66c899810;  1 drivers
v000001e66c892a70_0 .net *"_ivl_148", 0 0, L_000001e66c8e2060;  1 drivers
L_000001e66c899858 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001e66c8938d0_0 .net/2u *"_ivl_150", 5 0, L_000001e66c899858;  1 drivers
v000001e66c892570_0 .net *"_ivl_152", 0 0, L_000001e66c8e2100;  1 drivers
v000001e66c892390_0 .net *"_ivl_155", 0 0, L_000001e66c898f40;  1 drivers
L_000001e66c8998a0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001e66c8924d0_0 .net/2u *"_ivl_156", 5 0, L_000001e66c8998a0;  1 drivers
v000001e66c892750_0 .net *"_ivl_158", 0 0, L_000001e66c8e2240;  1 drivers
L_000001e66c8991e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001e66c893830_0 .net/2u *"_ivl_16", 4 0, L_000001e66c8991e0;  1 drivers
v000001e66c892bb0_0 .net *"_ivl_161", 0 0, L_000001e66c8987d0;  1 drivers
L_000001e66c8998e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e66c893150_0 .net/2u *"_ivl_162", 15 0, L_000001e66c8998e8;  1 drivers
v000001e66c892c50_0 .net *"_ivl_164", 31 0, L_000001e66c8e2ba0;  1 drivers
v000001e66c892d90_0 .net *"_ivl_167", 0 0, L_000001e66c8e2a60;  1 drivers
v000001e66c893330_0 .net *"_ivl_168", 15 0, L_000001e66c8e2920;  1 drivers
v000001e66c8933d0_0 .net *"_ivl_170", 31 0, L_000001e66c8e2380;  1 drivers
v000001e66c893510_0 .net *"_ivl_174", 31 0, L_000001e66c8e2560;  1 drivers
L_000001e66c899930 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e66c8935b0_0 .net *"_ivl_177", 25 0, L_000001e66c899930;  1 drivers
L_000001e66c899978 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e66c894800_0 .net/2u *"_ivl_178", 31 0, L_000001e66c899978;  1 drivers
v000001e66c895e80_0 .net *"_ivl_180", 0 0, L_000001e66c8e2b00;  1 drivers
L_000001e66c8999c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e66c894c60_0 .net/2u *"_ivl_182", 5 0, L_000001e66c8999c0;  1 drivers
v000001e66c894260_0 .net *"_ivl_184", 0 0, L_000001e66c8e2420;  1 drivers
L_000001e66c899a08 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e66c894d00_0 .net/2u *"_ivl_186", 5 0, L_000001e66c899a08;  1 drivers
v000001e66c8948a0_0 .net *"_ivl_188", 0 0, L_000001e66c8f5020;  1 drivers
v000001e66c895700_0 .net *"_ivl_19", 4 0, L_000001e66c897fd0;  1 drivers
v000001e66c895980_0 .net *"_ivl_191", 0 0, L_000001e66c8983e0;  1 drivers
v000001e66c894580_0 .net *"_ivl_193", 0 0, L_000001e66c898680;  1 drivers
L_000001e66c899a50 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e66c8955c0_0 .net/2u *"_ivl_194", 5 0, L_000001e66c899a50;  1 drivers
v000001e66c895d40_0 .net *"_ivl_196", 0 0, L_000001e66c8f4ee0;  1 drivers
L_000001e66c899a98 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e66c894940_0 .net/2u *"_ivl_198", 31 0, L_000001e66c899a98;  1 drivers
L_000001e66c899108 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e66c8950c0_0 .net/2u *"_ivl_2", 5 0, L_000001e66c899108;  1 drivers
v000001e66c895520_0 .net *"_ivl_20", 4 0, L_000001e66c896130;  1 drivers
v000001e66c894da0_0 .net *"_ivl_200", 31 0, L_000001e66c8f4da0;  1 drivers
v000001e66c894760_0 .net *"_ivl_204", 31 0, L_000001e66c8f3b80;  1 drivers
L_000001e66c899ae0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e66c8943a0_0 .net *"_ivl_207", 25 0, L_000001e66c899ae0;  1 drivers
L_000001e66c899b28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e66c894620_0 .net/2u *"_ivl_208", 31 0, L_000001e66c899b28;  1 drivers
v000001e66c894300_0 .net *"_ivl_210", 0 0, L_000001e66c8f41c0;  1 drivers
L_000001e66c899b70 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e66c894440_0 .net/2u *"_ivl_212", 5 0, L_000001e66c899b70;  1 drivers
v000001e66c895200_0 .net *"_ivl_214", 0 0, L_000001e66c8f4c60;  1 drivers
L_000001e66c899bb8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e66c894b20_0 .net/2u *"_ivl_216", 5 0, L_000001e66c899bb8;  1 drivers
v000001e66c895de0_0 .net *"_ivl_218", 0 0, L_000001e66c8f3680;  1 drivers
v000001e66c895f20_0 .net *"_ivl_221", 0 0, L_000001e66c898c30;  1 drivers
v000001e66c8944e0_0 .net *"_ivl_223", 0 0, L_000001e66c898610;  1 drivers
L_000001e66c899c00 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e66c8946c0_0 .net/2u *"_ivl_224", 5 0, L_000001e66c899c00;  1 drivers
v000001e66c8949e0_0 .net *"_ivl_226", 0 0, L_000001e66c8f4b20;  1 drivers
v000001e66c894120_0 .net *"_ivl_228", 31 0, L_000001e66c8f4e40;  1 drivers
v000001e66c894a80_0 .net *"_ivl_24", 0 0, L_000001e66c898760;  1 drivers
L_000001e66c899228 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e66c894bc0_0 .net/2u *"_ivl_26", 4 0, L_000001e66c899228;  1 drivers
v000001e66c895ac0_0 .net *"_ivl_29", 4 0, L_000001e66c896db0;  1 drivers
v000001e66c8941c0_0 .net *"_ivl_32", 0 0, L_000001e66c898220;  1 drivers
L_000001e66c899270 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e66c894e40_0 .net/2u *"_ivl_34", 4 0, L_000001e66c899270;  1 drivers
v000001e66c894ee0_0 .net *"_ivl_37", 4 0, L_000001e66c896ef0;  1 drivers
v000001e66c895660_0 .net *"_ivl_40", 0 0, L_000001e66c898290;  1 drivers
L_000001e66c8992b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e66c894f80_0 .net/2u *"_ivl_42", 15 0, L_000001e66c8992b8;  1 drivers
v000001e66c895020_0 .net *"_ivl_45", 15 0, L_000001e66c8e24c0;  1 drivers
v000001e66c8953e0_0 .net *"_ivl_48", 0 0, L_000001e66c898300;  1 drivers
v000001e66c8958e0_0 .net *"_ivl_5", 5 0, L_000001e66c8969f0;  1 drivers
L_000001e66c899300 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e66c895160_0 .net/2u *"_ivl_50", 36 0, L_000001e66c899300;  1 drivers
L_000001e66c899348 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e66c8952a0_0 .net/2u *"_ivl_52", 31 0, L_000001e66c899348;  1 drivers
v000001e66c895340_0 .net *"_ivl_55", 4 0, L_000001e66c8e2740;  1 drivers
v000001e66c895c00_0 .net *"_ivl_56", 36 0, L_000001e66c8e1c00;  1 drivers
v000001e66c895ca0_0 .net *"_ivl_58", 36 0, L_000001e66c8e2d80;  1 drivers
v000001e66c895fc0_0 .net *"_ivl_62", 0 0, L_000001e66c898d80;  1 drivers
L_000001e66c899390 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e66c895480_0 .net/2u *"_ivl_64", 5 0, L_000001e66c899390;  1 drivers
v000001e66c8957a0_0 .net *"_ivl_67", 5 0, L_000001e66c8e2880;  1 drivers
v000001e66c895840_0 .net *"_ivl_70", 0 0, L_000001e66c898df0;  1 drivers
L_000001e66c8993d8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e66c895a20_0 .net/2u *"_ivl_72", 57 0, L_000001e66c8993d8;  1 drivers
L_000001e66c899420 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e66c895b60_0 .net/2u *"_ivl_74", 31 0, L_000001e66c899420;  1 drivers
v000001e66c896bd0_0 .net *"_ivl_77", 25 0, L_000001e66c8e2c40;  1 drivers
v000001e66c896590_0 .net *"_ivl_78", 57 0, L_000001e66c8e1700;  1 drivers
v000001e66c896f90_0 .net *"_ivl_8", 0 0, L_000001e66c898d10;  1 drivers
v000001e66c8973f0_0 .net *"_ivl_80", 57 0, L_000001e66c8e1ca0;  1 drivers
L_000001e66c899468 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e66c896b30_0 .net/2u *"_ivl_84", 31 0, L_000001e66c899468;  1 drivers
L_000001e66c8994b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e66c897f30_0 .net/2u *"_ivl_88", 5 0, L_000001e66c8994b0;  1 drivers
v000001e66c897df0_0 .net *"_ivl_90", 0 0, L_000001e66c8e1a20;  1 drivers
L_000001e66c8994f8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e66c897c10_0 .net/2u *"_ivl_92", 5 0, L_000001e66c8994f8;  1 drivers
v000001e66c896950_0 .net *"_ivl_94", 0 0, L_000001e66c8e1480;  1 drivers
v000001e66c8970d0_0 .net *"_ivl_97", 0 0, L_000001e66c8984c0;  1 drivers
v000001e66c8963b0_0 .net *"_ivl_98", 47 0, L_000001e66c8e1520;  1 drivers
v000001e66c896810_0 .net "adderResult", 31 0, L_000001e66c8e2600;  1 drivers
v000001e66c897b70_0 .net "address", 31 0, L_000001e66c8e3000;  1 drivers
v000001e66c896450_0 .net "clk", 0 0, L_000001e66c8985a0;  alias, 1 drivers
v000001e66c896d10_0 .var "cycles_consumed", 31 0;
v000001e66c897490_0 .net "extImm", 31 0, L_000001e66c8e29c0;  1 drivers
v000001e66c8964f0_0 .net "funct", 5 0, L_000001e66c8e18e0;  1 drivers
v000001e66c8966d0_0 .net "hlt", 0 0, v000001e66c819990_0;  1 drivers
v000001e66c896630_0 .net "imm", 15 0, L_000001e66c8e1b60;  1 drivers
v000001e66c897990_0 .net "immediate", 31 0, L_000001e66c8f3860;  1 drivers
v000001e66c8961d0_0 .net "input_clk", 0 0, v000001e66c897170_0;  1 drivers
v000001e66c897030_0 .net "instruction", 31 0, L_000001e66c8e1340;  1 drivers
v000001e66c896770_0 .net "memoryReadData", 31 0, v000001e66c890380_0;  1 drivers
v000001e66c896a90_0 .net "nextPC", 31 0, L_000001e66c8e1200;  1 drivers
v000001e66c896270_0 .net "opcode", 5 0, L_000001e66c897ad0;  1 drivers
v000001e66c897210_0 .net "rd", 4 0, L_000001e66c896c70;  1 drivers
v000001e66c897350_0 .net "readData1", 31 0, L_000001e66c898530;  1 drivers
v000001e66c897530_0 .net "readData1_w", 31 0, L_000001e66c8f4f80;  1 drivers
v000001e66c8972b0_0 .net "readData2", 31 0, L_000001e66c898bc0;  1 drivers
v000001e66c8975d0_0 .net "rs", 4 0, L_000001e66c896e50;  1 drivers
v000001e66c897cb0_0 .net "rst", 0 0, v000001e66c8978f0_0;  1 drivers
v000001e66c897d50_0 .net "rt", 4 0, L_000001e66c8e1660;  1 drivers
v000001e66c897670_0 .net "shamt", 31 0, L_000001e66c8e17a0;  1 drivers
v000001e66c896310_0 .net "wire_instruction", 31 0, L_000001e66c898370;  1 drivers
v000001e66c8968b0_0 .net "writeData", 31 0, L_000001e66c8f43a0;  1 drivers
v000001e66c897a30_0 .net "zero", 0 0, L_000001e66c8f34a0;  1 drivers
L_000001e66c8969f0 .part L_000001e66c8e1340, 26, 6;
L_000001e66c897ad0 .functor MUXZ 6, L_000001e66c8969f0, L_000001e66c899108, L_000001e66c898ed0, C4<>;
L_000001e66c897e90 .cmp/eq 6, L_000001e66c897ad0, L_000001e66c899198;
L_000001e66c897fd0 .part L_000001e66c8e1340, 11, 5;
L_000001e66c896130 .functor MUXZ 5, L_000001e66c897fd0, L_000001e66c8991e0, L_000001e66c897e90, C4<>;
L_000001e66c896c70 .functor MUXZ 5, L_000001e66c896130, L_000001e66c899150, L_000001e66c898d10, C4<>;
L_000001e66c896db0 .part L_000001e66c8e1340, 21, 5;
L_000001e66c896e50 .functor MUXZ 5, L_000001e66c896db0, L_000001e66c899228, L_000001e66c898760, C4<>;
L_000001e66c896ef0 .part L_000001e66c8e1340, 16, 5;
L_000001e66c8e1660 .functor MUXZ 5, L_000001e66c896ef0, L_000001e66c899270, L_000001e66c898220, C4<>;
L_000001e66c8e24c0 .part L_000001e66c8e1340, 0, 16;
L_000001e66c8e1b60 .functor MUXZ 16, L_000001e66c8e24c0, L_000001e66c8992b8, L_000001e66c898290, C4<>;
L_000001e66c8e2740 .part L_000001e66c8e1340, 6, 5;
L_000001e66c8e1c00 .concat [ 5 32 0 0], L_000001e66c8e2740, L_000001e66c899348;
L_000001e66c8e2d80 .functor MUXZ 37, L_000001e66c8e1c00, L_000001e66c899300, L_000001e66c898300, C4<>;
L_000001e66c8e17a0 .part L_000001e66c8e2d80, 0, 32;
L_000001e66c8e2880 .part L_000001e66c8e1340, 0, 6;
L_000001e66c8e18e0 .functor MUXZ 6, L_000001e66c8e2880, L_000001e66c899390, L_000001e66c898d80, C4<>;
L_000001e66c8e2c40 .part L_000001e66c8e1340, 0, 26;
L_000001e66c8e1700 .concat [ 26 32 0 0], L_000001e66c8e2c40, L_000001e66c899420;
L_000001e66c8e1ca0 .functor MUXZ 58, L_000001e66c8e1700, L_000001e66c8993d8, L_000001e66c898df0, C4<>;
L_000001e66c8e3000 .part L_000001e66c8e1ca0, 0, 32;
L_000001e66c8e1160 .arith/sum 32, v000001e66c891140_0, L_000001e66c899468;
L_000001e66c8e1a20 .cmp/eq 6, L_000001e66c897ad0, L_000001e66c8994b0;
L_000001e66c8e1480 .cmp/eq 6, L_000001e66c897ad0, L_000001e66c8994f8;
L_000001e66c8e1520 .concat [ 32 16 0 0], L_000001e66c8e3000, L_000001e66c899540;
L_000001e66c8e1840 .concat [ 6 26 0 0], L_000001e66c897ad0, L_000001e66c899588;
L_000001e66c8e1980 .cmp/eq 32, L_000001e66c8e1840, L_000001e66c8995d0;
L_000001e66c8e1ac0 .cmp/eq 6, L_000001e66c8e18e0, L_000001e66c899618;
L_000001e66c8e2ce0 .concat [ 32 16 0 0], L_000001e66c898530, L_000001e66c899660;
L_000001e66c8e22e0 .concat [ 32 16 0 0], v000001e66c891140_0, L_000001e66c8996a8;
L_000001e66c8e21a0 .part L_000001e66c8e1b60, 15, 1;
LS_000001e66c8e2ec0_0_0 .concat [ 1 1 1 1], L_000001e66c8e21a0, L_000001e66c8e21a0, L_000001e66c8e21a0, L_000001e66c8e21a0;
LS_000001e66c8e2ec0_0_4 .concat [ 1 1 1 1], L_000001e66c8e21a0, L_000001e66c8e21a0, L_000001e66c8e21a0, L_000001e66c8e21a0;
LS_000001e66c8e2ec0_0_8 .concat [ 1 1 1 1], L_000001e66c8e21a0, L_000001e66c8e21a0, L_000001e66c8e21a0, L_000001e66c8e21a0;
LS_000001e66c8e2ec0_0_12 .concat [ 1 1 1 1], L_000001e66c8e21a0, L_000001e66c8e21a0, L_000001e66c8e21a0, L_000001e66c8e21a0;
LS_000001e66c8e2ec0_0_16 .concat [ 1 1 1 1], L_000001e66c8e21a0, L_000001e66c8e21a0, L_000001e66c8e21a0, L_000001e66c8e21a0;
LS_000001e66c8e2ec0_0_20 .concat [ 1 1 1 1], L_000001e66c8e21a0, L_000001e66c8e21a0, L_000001e66c8e21a0, L_000001e66c8e21a0;
LS_000001e66c8e2ec0_0_24 .concat [ 1 1 1 1], L_000001e66c8e21a0, L_000001e66c8e21a0, L_000001e66c8e21a0, L_000001e66c8e21a0;
LS_000001e66c8e2ec0_0_28 .concat [ 1 1 1 1], L_000001e66c8e21a0, L_000001e66c8e21a0, L_000001e66c8e21a0, L_000001e66c8e21a0;
LS_000001e66c8e2ec0_1_0 .concat [ 4 4 4 4], LS_000001e66c8e2ec0_0_0, LS_000001e66c8e2ec0_0_4, LS_000001e66c8e2ec0_0_8, LS_000001e66c8e2ec0_0_12;
LS_000001e66c8e2ec0_1_4 .concat [ 4 4 4 4], LS_000001e66c8e2ec0_0_16, LS_000001e66c8e2ec0_0_20, LS_000001e66c8e2ec0_0_24, LS_000001e66c8e2ec0_0_28;
L_000001e66c8e2ec0 .concat [ 16 16 0 0], LS_000001e66c8e2ec0_1_0, LS_000001e66c8e2ec0_1_4;
L_000001e66c8e2e20 .concat [ 16 32 0 0], L_000001e66c8e1b60, L_000001e66c8e2ec0;
L_000001e66c8e1d40 .arith/sum 48, L_000001e66c8e22e0, L_000001e66c8e2e20;
L_000001e66c8e1de0 .functor MUXZ 48, L_000001e66c8e1d40, L_000001e66c8e2ce0, L_000001e66c898e60, C4<>;
L_000001e66c8e2f60 .functor MUXZ 48, L_000001e66c8e1de0, L_000001e66c8e1520, L_000001e66c8984c0, C4<>;
L_000001e66c8e2600 .part L_000001e66c8e2f60, 0, 32;
L_000001e66c8e1200 .functor MUXZ 32, L_000001e66c8e1160, L_000001e66c8e2600, v000001e66c890e20_0, C4<>;
L_000001e66c8e1340 .functor MUXZ 32, L_000001e66c898370, L_000001e66c899738, L_000001e66c898ae0, C4<>;
L_000001e66c8e2060 .cmp/eq 6, L_000001e66c897ad0, L_000001e66c899810;
L_000001e66c8e2100 .cmp/eq 6, L_000001e66c897ad0, L_000001e66c899858;
L_000001e66c8e2240 .cmp/eq 6, L_000001e66c897ad0, L_000001e66c8998a0;
L_000001e66c8e2ba0 .concat [ 16 16 0 0], L_000001e66c8e1b60, L_000001e66c8998e8;
L_000001e66c8e2a60 .part L_000001e66c8e1b60, 15, 1;
LS_000001e66c8e2920_0_0 .concat [ 1 1 1 1], L_000001e66c8e2a60, L_000001e66c8e2a60, L_000001e66c8e2a60, L_000001e66c8e2a60;
LS_000001e66c8e2920_0_4 .concat [ 1 1 1 1], L_000001e66c8e2a60, L_000001e66c8e2a60, L_000001e66c8e2a60, L_000001e66c8e2a60;
LS_000001e66c8e2920_0_8 .concat [ 1 1 1 1], L_000001e66c8e2a60, L_000001e66c8e2a60, L_000001e66c8e2a60, L_000001e66c8e2a60;
LS_000001e66c8e2920_0_12 .concat [ 1 1 1 1], L_000001e66c8e2a60, L_000001e66c8e2a60, L_000001e66c8e2a60, L_000001e66c8e2a60;
L_000001e66c8e2920 .concat [ 4 4 4 4], LS_000001e66c8e2920_0_0, LS_000001e66c8e2920_0_4, LS_000001e66c8e2920_0_8, LS_000001e66c8e2920_0_12;
L_000001e66c8e2380 .concat [ 16 16 0 0], L_000001e66c8e1b60, L_000001e66c8e2920;
L_000001e66c8e29c0 .functor MUXZ 32, L_000001e66c8e2380, L_000001e66c8e2ba0, L_000001e66c8987d0, C4<>;
L_000001e66c8e2560 .concat [ 6 26 0 0], L_000001e66c897ad0, L_000001e66c899930;
L_000001e66c8e2b00 .cmp/eq 32, L_000001e66c8e2560, L_000001e66c899978;
L_000001e66c8e2420 .cmp/eq 6, L_000001e66c8e18e0, L_000001e66c8999c0;
L_000001e66c8f5020 .cmp/eq 6, L_000001e66c8e18e0, L_000001e66c899a08;
L_000001e66c8f4ee0 .cmp/eq 6, L_000001e66c897ad0, L_000001e66c899a50;
L_000001e66c8f4da0 .functor MUXZ 32, L_000001e66c8e29c0, L_000001e66c899a98, L_000001e66c8f4ee0, C4<>;
L_000001e66c8f3860 .functor MUXZ 32, L_000001e66c8f4da0, L_000001e66c8e17a0, L_000001e66c898680, C4<>;
L_000001e66c8f3b80 .concat [ 6 26 0 0], L_000001e66c897ad0, L_000001e66c899ae0;
L_000001e66c8f41c0 .cmp/eq 32, L_000001e66c8f3b80, L_000001e66c899b28;
L_000001e66c8f4c60 .cmp/eq 6, L_000001e66c8e18e0, L_000001e66c899b70;
L_000001e66c8f3680 .cmp/eq 6, L_000001e66c8e18e0, L_000001e66c899bb8;
L_000001e66c8f4b20 .cmp/eq 6, L_000001e66c897ad0, L_000001e66c899c00;
L_000001e66c8f4e40 .functor MUXZ 32, L_000001e66c898530, v000001e66c891140_0, L_000001e66c8f4b20, C4<>;
L_000001e66c8f4f80 .functor MUXZ 32, L_000001e66c8f4e40, L_000001e66c898bc0, L_000001e66c898610, C4<>;
S_000001e66c7b4320 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001e66c7b4190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e66c823490 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001e66c898140 .functor NOT 1, v000001e66c81a750_0, C4<0>, C4<0>, C4<0>;
v000001e66c8195d0_0 .net *"_ivl_0", 0 0, L_000001e66c898140;  1 drivers
v000001e66c819350_0 .net "in1", 31 0, L_000001e66c898bc0;  alias, 1 drivers
v000001e66c819b70_0 .net "in2", 31 0, L_000001e66c8f3860;  alias, 1 drivers
v000001e66c818f90_0 .net "out", 31 0, L_000001e66c8f48a0;  alias, 1 drivers
v000001e66c8197b0_0 .net "s", 0 0, v000001e66c81a750_0;  alias, 1 drivers
L_000001e66c8f48a0 .functor MUXZ 32, L_000001e66c8f3860, L_000001e66c898bc0, L_000001e66c898140, C4<>;
S_000001e66c7629c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001e66c7b4190;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001e66c8491b0 .param/l "RType" 0 4 2, C4<000000>;
P_000001e66c8491e8 .param/l "add" 0 4 5, C4<100000>;
P_000001e66c849220 .param/l "addi" 0 4 8, C4<001000>;
P_000001e66c849258 .param/l "addu" 0 4 5, C4<100001>;
P_000001e66c849290 .param/l "and_" 0 4 5, C4<100100>;
P_000001e66c8492c8 .param/l "andi" 0 4 8, C4<001100>;
P_000001e66c849300 .param/l "beq" 0 4 10, C4<000100>;
P_000001e66c849338 .param/l "bne" 0 4 10, C4<000101>;
P_000001e66c849370 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e66c8493a8 .param/l "j" 0 4 12, C4<000010>;
P_000001e66c8493e0 .param/l "jal" 0 4 12, C4<000011>;
P_000001e66c849418 .param/l "jr" 0 4 6, C4<001000>;
P_000001e66c849450 .param/l "lw" 0 4 8, C4<100011>;
P_000001e66c849488 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e66c8494c0 .param/l "or_" 0 4 5, C4<100101>;
P_000001e66c8494f8 .param/l "ori" 0 4 8, C4<001101>;
P_000001e66c849530 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e66c849568 .param/l "sll" 0 4 6, C4<000000>;
P_000001e66c8495a0 .param/l "slt" 0 4 5, C4<101010>;
P_000001e66c8495d8 .param/l "slti" 0 4 8, C4<101010>;
P_000001e66c849610 .param/l "srl" 0 4 6, C4<000010>;
P_000001e66c849648 .param/l "sub" 0 4 5, C4<100010>;
P_000001e66c849680 .param/l "subu" 0 4 5, C4<100011>;
P_000001e66c8496b8 .param/l "sw" 0 4 8, C4<101011>;
P_000001e66c8496f0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e66c849728 .param/l "xori" 0 4 8, C4<001110>;
v000001e66c819490_0 .var "ALUOp", 3 0;
v000001e66c81a750_0 .var "ALUSrc", 0 0;
v000001e66c819710_0 .var "MemReadEn", 0 0;
v000001e66c81a7f0_0 .var "MemWriteEn", 0 0;
v000001e66c819030_0 .var "MemtoReg", 0 0;
v000001e66c8198f0_0 .var "RegDst", 0 0;
v000001e66c819530_0 .var "RegWriteEn", 0 0;
v000001e66c819d50_0 .net "funct", 5 0, L_000001e66c8e18e0;  alias, 1 drivers
v000001e66c819990_0 .var "hlt", 0 0;
v000001e66c819ad0_0 .net "opcode", 5 0, L_000001e66c897ad0;  alias, 1 drivers
v000001e66c819c10_0 .net "rst", 0 0, v000001e66c8978f0_0;  alias, 1 drivers
E_000001e66c823650 .event anyedge, v000001e66c819c10_0, v000001e66c819ad0_0, v000001e66c819d50_0;
S_000001e66c762b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001e66c7b4190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001e66c822ed0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001e66c898370 .functor BUFZ 32, L_000001e66c8e27e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e66c81a2f0_0 .net "Data_Out", 31 0, L_000001e66c898370;  alias, 1 drivers
v000001e66c819cb0 .array "InstMem", 2047 0, 31 0;
v000001e66c819fd0_0 .net *"_ivl_0", 31 0, L_000001e66c8e27e0;  1 drivers
v000001e66c81a390_0 .net *"_ivl_3", 10 0, L_000001e66c8e12a0;  1 drivers
v000001e66c81a890_0 .net *"_ivl_4", 12 0, L_000001e66c8e1e80;  1 drivers
L_000001e66c8996f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e66c81a4d0_0 .net *"_ivl_7", 1 0, L_000001e66c8996f0;  1 drivers
v000001e66c81a570_0 .net "addr", 31 0, v000001e66c891140_0;  alias, 1 drivers
v000001e66c81a930_0 .var/i "i", 31 0;
L_000001e66c8e27e0 .array/port v000001e66c819cb0, L_000001e66c8e1e80;
L_000001e66c8e12a0 .part v000001e66c891140_0, 0, 11;
L_000001e66c8e1e80 .concat [ 11 2 0 0], L_000001e66c8e12a0, L_000001e66c8996f0;
S_000001e66c7b2840 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001e66c7b4190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001e66c898530 .functor BUFZ 32, L_000001e66c8e1fc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e66c898bc0 .functor BUFZ 32, L_000001e66c8e26a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e66c81aa70_0 .net *"_ivl_0", 31 0, L_000001e66c8e1fc0;  1 drivers
v000001e66c818d10_0 .net *"_ivl_10", 6 0, L_000001e66c8e15c0;  1 drivers
L_000001e66c8997c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e66c7f5da0_0 .net *"_ivl_13", 1 0, L_000001e66c8997c8;  1 drivers
v000001e66c7f68e0_0 .net *"_ivl_2", 6 0, L_000001e66c8e13e0;  1 drivers
L_000001e66c899780 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e66c890600_0 .net *"_ivl_5", 1 0, L_000001e66c899780;  1 drivers
v000001e66c8907e0_0 .net *"_ivl_8", 31 0, L_000001e66c8e26a0;  1 drivers
v000001e66c890420_0 .net "clk", 0 0, L_000001e66c8985a0;  alias, 1 drivers
v000001e66c8902e0_0 .var/i "i", 31 0;
v000001e66c8911e0_0 .net "readData1", 31 0, L_000001e66c898530;  alias, 1 drivers
v000001e66c891500_0 .net "readData2", 31 0, L_000001e66c898bc0;  alias, 1 drivers
v000001e66c890d80_0 .net "readRegister1", 4 0, L_000001e66c896e50;  alias, 1 drivers
v000001e66c891460_0 .net "readRegister2", 4 0, L_000001e66c8e1660;  alias, 1 drivers
v000001e66c8915a0 .array "registers", 31 0, 31 0;
v000001e66c891a00_0 .net "rst", 0 0, v000001e66c8978f0_0;  alias, 1 drivers
v000001e66c890920_0 .net "we", 0 0, v000001e66c819530_0;  alias, 1 drivers
v000001e66c891960_0 .net "writeData", 31 0, L_000001e66c8f43a0;  alias, 1 drivers
v000001e66c891dc0_0 .net "writeRegister", 4 0, L_000001e66c8e1f20;  alias, 1 drivers
E_000001e66c823550/0 .event negedge, v000001e66c819c10_0;
E_000001e66c823550/1 .event posedge, v000001e66c890420_0;
E_000001e66c823550 .event/or E_000001e66c823550/0, E_000001e66c823550/1;
L_000001e66c8e1fc0 .array/port v000001e66c8915a0, L_000001e66c8e13e0;
L_000001e66c8e13e0 .concat [ 5 2 0 0], L_000001e66c896e50, L_000001e66c899780;
L_000001e66c8e26a0 .array/port v000001e66c8915a0, L_000001e66c8e15c0;
L_000001e66c8e15c0 .concat [ 5 2 0 0], L_000001e66c8e1660, L_000001e66c8997c8;
S_000001e66c7b29d0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001e66c7b2840;
 .timescale 0 0;
v000001e66c81a9d0_0 .var/i "i", 31 0;
S_000001e66c7e5eb0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001e66c7b4190;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001e66c8236d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001e66c899020 .functor NOT 1, v000001e66c8198f0_0, C4<0>, C4<0>, C4<0>;
v000001e66c890880_0 .net *"_ivl_0", 0 0, L_000001e66c899020;  1 drivers
v000001e66c8906a0_0 .net "in1", 4 0, L_000001e66c8e1660;  alias, 1 drivers
v000001e66c891640_0 .net "in2", 4 0, L_000001e66c896c70;  alias, 1 drivers
v000001e66c890b00_0 .net "out", 4 0, L_000001e66c8e1f20;  alias, 1 drivers
v000001e66c891d20_0 .net "s", 0 0, v000001e66c8198f0_0;  alias, 1 drivers
L_000001e66c8e1f20 .functor MUXZ 5, L_000001e66c896c70, L_000001e66c8e1660, L_000001e66c899020, C4<>;
S_000001e66c7e6040 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001e66c7b4190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e66c823750 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001e66c898fb0 .functor NOT 1, v000001e66c819030_0, C4<0>, C4<0>, C4<0>;
v000001e66c890ba0_0 .net *"_ivl_0", 0 0, L_000001e66c898fb0;  1 drivers
v000001e66c891000_0 .net "in1", 31 0, v000001e66c891e60_0;  alias, 1 drivers
v000001e66c891fa0_0 .net "in2", 31 0, v000001e66c890380_0;  alias, 1 drivers
v000001e66c891820_0 .net "out", 31 0, L_000001e66c8f43a0;  alias, 1 drivers
v000001e66c890f60_0 .net "s", 0 0, v000001e66c819030_0;  alias, 1 drivers
L_000001e66c8f43a0 .functor MUXZ 32, v000001e66c890380_0, v000001e66c891e60_0, L_000001e66c898fb0, C4<>;
S_000001e66c7d0690 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001e66c7b4190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001e66c7d0820 .param/l "ADD" 0 9 12, C4<0000>;
P_000001e66c7d0858 .param/l "AND" 0 9 12, C4<0010>;
P_000001e66c7d0890 .param/l "NOR" 0 9 12, C4<0101>;
P_000001e66c7d08c8 .param/l "OR" 0 9 12, C4<0011>;
P_000001e66c7d0900 .param/l "SGT" 0 9 12, C4<0111>;
P_000001e66c7d0938 .param/l "SLL" 0 9 12, C4<1000>;
P_000001e66c7d0970 .param/l "SLT" 0 9 12, C4<0110>;
P_000001e66c7d09a8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001e66c7d09e0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001e66c7d0a18 .param/l "XOR" 0 9 12, C4<0100>;
P_000001e66c7d0a50 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001e66c7d0a88 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001e66c899c48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e66c890740_0 .net/2u *"_ivl_0", 31 0, L_000001e66c899c48;  1 drivers
v000001e66c890560_0 .net "opSel", 3 0, v000001e66c819490_0;  alias, 1 drivers
v000001e66c890100_0 .net "operand1", 31 0, L_000001e66c8f4f80;  alias, 1 drivers
v000001e66c891b40_0 .net "operand2", 31 0, L_000001e66c8f48a0;  alias, 1 drivers
v000001e66c891e60_0 .var "result", 31 0;
v000001e66c891f00_0 .net "zero", 0 0, L_000001e66c8f34a0;  alias, 1 drivers
E_000001e66c823850 .event anyedge, v000001e66c819490_0, v000001e66c890100_0, v000001e66c818f90_0;
L_000001e66c8f34a0 .cmp/eq 32, v000001e66c891e60_0, L_000001e66c899c48;
S_000001e66c796ac0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001e66c7b4190;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001e66c849770 .param/l "RType" 0 4 2, C4<000000>;
P_000001e66c8497a8 .param/l "add" 0 4 5, C4<100000>;
P_000001e66c8497e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001e66c849818 .param/l "addu" 0 4 5, C4<100001>;
P_000001e66c849850 .param/l "and_" 0 4 5, C4<100100>;
P_000001e66c849888 .param/l "andi" 0 4 8, C4<001100>;
P_000001e66c8498c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001e66c8498f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001e66c849930 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e66c849968 .param/l "j" 0 4 12, C4<000010>;
P_000001e66c8499a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001e66c8499d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001e66c849a10 .param/l "lw" 0 4 8, C4<100011>;
P_000001e66c849a48 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e66c849a80 .param/l "or_" 0 4 5, C4<100101>;
P_000001e66c849ab8 .param/l "ori" 0 4 8, C4<001101>;
P_000001e66c849af0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e66c849b28 .param/l "sll" 0 4 6, C4<000000>;
P_000001e66c849b60 .param/l "slt" 0 4 5, C4<101010>;
P_000001e66c849b98 .param/l "slti" 0 4 8, C4<101010>;
P_000001e66c849bd0 .param/l "srl" 0 4 6, C4<000010>;
P_000001e66c849c08 .param/l "sub" 0 4 5, C4<100010>;
P_000001e66c849c40 .param/l "subu" 0 4 5, C4<100011>;
P_000001e66c849c78 .param/l "sw" 0 4 8, C4<101011>;
P_000001e66c849cb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e66c849ce8 .param/l "xori" 0 4 8, C4<001110>;
v000001e66c890e20_0 .var "PCsrc", 0 0;
v000001e66c8916e0_0 .net "funct", 5 0, L_000001e66c8e18e0;  alias, 1 drivers
v000001e66c8901a0_0 .net "opcode", 5 0, L_000001e66c897ad0;  alias, 1 drivers
v000001e66c890240_0 .net "operand1", 31 0, L_000001e66c898530;  alias, 1 drivers
v000001e66c891280_0 .net "operand2", 31 0, L_000001e66c8f48a0;  alias, 1 drivers
v000001e66c8909c0_0 .net "rst", 0 0, v000001e66c8978f0_0;  alias, 1 drivers
E_000001e66c823950/0 .event anyedge, v000001e66c819c10_0, v000001e66c819ad0_0, v000001e66c8911e0_0, v000001e66c818f90_0;
E_000001e66c823950/1 .event anyedge, v000001e66c819d50_0;
E_000001e66c823950 .event/or E_000001e66c823950/0, E_000001e66c823950/1;
S_000001e66c849d30 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001e66c7b4190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001e66c890a60 .array "DataMem", 2047 0, 31 0;
v000001e66c891320_0 .net "address", 31 0, v000001e66c891e60_0;  alias, 1 drivers
v000001e66c890ce0_0 .net "clock", 0 0, L_000001e66c898b50;  1 drivers
v000001e66c890c40_0 .net "data", 31 0, L_000001e66c898bc0;  alias, 1 drivers
v000001e66c890ec0_0 .var/i "i", 31 0;
v000001e66c890380_0 .var "q", 31 0;
v000001e66c8910a0_0 .net "rden", 0 0, v000001e66c819710_0;  alias, 1 drivers
v000001e66c891780_0 .net "wren", 0 0, v000001e66c81a7f0_0;  alias, 1 drivers
E_000001e66c824150 .event posedge, v000001e66c890ce0_0;
S_000001e66c796c50 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001e66c7b4190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001e66c823890 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001e66c8918c0_0 .net "PCin", 31 0, L_000001e66c8e1200;  alias, 1 drivers
v000001e66c891140_0 .var "PCout", 31 0;
v000001e66c8913c0_0 .net "clk", 0 0, L_000001e66c8985a0;  alias, 1 drivers
v000001e66c8904c0_0 .net "rst", 0 0, v000001e66c8978f0_0;  alias, 1 drivers
    .scope S_000001e66c796ac0;
T_0 ;
    %wait E_000001e66c823950;
    %load/vec4 v000001e66c8909c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e66c890e20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e66c8901a0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001e66c890240_0;
    %load/vec4 v000001e66c891280_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001e66c8901a0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001e66c890240_0;
    %load/vec4 v000001e66c891280_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001e66c8901a0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001e66c8901a0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001e66c8901a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001e66c8916e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001e66c890e20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001e66c796c50;
T_1 ;
    %wait E_000001e66c823550;
    %load/vec4 v000001e66c8904c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001e66c891140_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e66c8918c0_0;
    %assign/vec4 v000001e66c891140_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e66c762b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e66c81a930_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001e66c81a930_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e66c81a930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c819cb0, 0, 4;
    %load/vec4 v000001e66c81a930_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e66c81a930_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537722900, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c819cb0, 0, 4;
    %pushi/vec4 22560, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c819cb0, 0, 4;
    %pushi/vec4 23111718, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c819cb0, 0, 4;
    %pushi/vec4 24608, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c819cb0, 0, 4;
    %pushi/vec4 25210918, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c819cb0, 0, 4;
    %pushi/vec4 2393374720, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c819cb0, 0, 4;
    %pushi/vec4 2395537408, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c819cb0, 0, 4;
    %pushi/vec4 17387562, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c819cb0, 0, 4;
    %pushi/vec4 289406982, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c819cb0, 0, 4;
    %pushi/vec4 16783392, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c819cb0, 0, 4;
    %pushi/vec4 18890784, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c819cb0, 0, 4;
    %pushi/vec4 6309920, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c819cb0, 0, 4;
    %pushi/vec4 2930245632, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c819cb0, 0, 4;
    %pushi/vec4 2932408320, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c819cb0, 0, 4;
    %pushi/vec4 562823169, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c819cb0, 0, 4;
    %pushi/vec4 26038314, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c819cb0, 0, 4;
    %pushi/vec4 356581364, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c819cb0, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c819cb0, 0, 4;
    %pushi/vec4 23941162, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c819cb0, 0, 4;
    %pushi/vec4 356581359, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c819cb0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c819cb0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c819cb0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c819cb0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c819cb0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001e66c7629c0;
T_3 ;
    %wait E_000001e66c823650;
    %load/vec4 v000001e66c819c10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001e66c819990_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001e66c819490_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e66c81a750_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e66c819530_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e66c81a7f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e66c819030_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e66c819710_0, 0;
    %assign/vec4 v000001e66c8198f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001e66c819990_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001e66c819490_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001e66c81a750_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e66c819530_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e66c81a7f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e66c819030_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e66c819710_0, 0, 1;
    %store/vec4 v000001e66c8198f0_0, 0, 1;
    %load/vec4 v000001e66c819ad0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e66c819990_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e66c8198f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e66c819530_0, 0;
    %load/vec4 v000001e66c819d50_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e66c819490_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e66c819490_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e66c819490_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e66c819490_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e66c819490_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e66c819490_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e66c819490_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001e66c819490_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e66c819490_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001e66c819490_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e66c81a750_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001e66c819490_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e66c81a750_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001e66c819490_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e66c819490_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e66c819530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e66c8198f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e66c81a750_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e66c819530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e66c8198f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e66c81a750_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e66c819490_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e66c819530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e66c81a750_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e66c819490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e66c819530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e66c81a750_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e66c819490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e66c819530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e66c81a750_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e66c819490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e66c819530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e66c81a750_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e66c819710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e66c819530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e66c81a750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e66c819030_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e66c81a7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e66c81a750_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e66c819490_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e66c819490_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e66c7b2840;
T_4 ;
    %wait E_000001e66c823550;
    %fork t_1, S_000001e66c7b29d0;
    %jmp t_0;
    .scope S_000001e66c7b29d0;
t_1 ;
    %load/vec4 v000001e66c891a00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e66c81a9d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001e66c81a9d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e66c81a9d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c8915a0, 0, 4;
    %load/vec4 v000001e66c81a9d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e66c81a9d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e66c890920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001e66c891960_0;
    %load/vec4 v000001e66c891dc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c8915a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c8915a0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001e66c7b2840;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e66c7b2840;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e66c8902e0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001e66c8902e0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001e66c8902e0_0;
    %ix/getv/s 4, v000001e66c8902e0_0;
    %load/vec4a v000001e66c8915a0, 4;
    %ix/getv/s 4, v000001e66c8902e0_0;
    %load/vec4a v000001e66c8915a0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001e66c8902e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e66c8902e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001e66c7d0690;
T_6 ;
    %wait E_000001e66c823850;
    %load/vec4 v000001e66c890560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001e66c891e60_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001e66c890100_0;
    %load/vec4 v000001e66c891b40_0;
    %add;
    %assign/vec4 v000001e66c891e60_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001e66c890100_0;
    %load/vec4 v000001e66c891b40_0;
    %sub;
    %assign/vec4 v000001e66c891e60_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001e66c890100_0;
    %load/vec4 v000001e66c891b40_0;
    %and;
    %assign/vec4 v000001e66c891e60_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001e66c890100_0;
    %load/vec4 v000001e66c891b40_0;
    %or;
    %assign/vec4 v000001e66c891e60_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001e66c890100_0;
    %load/vec4 v000001e66c891b40_0;
    %xor;
    %assign/vec4 v000001e66c891e60_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001e66c890100_0;
    %load/vec4 v000001e66c891b40_0;
    %or;
    %inv;
    %assign/vec4 v000001e66c891e60_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001e66c890100_0;
    %load/vec4 v000001e66c891b40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001e66c891e60_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001e66c891b40_0;
    %load/vec4 v000001e66c890100_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001e66c891e60_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001e66c890100_0;
    %ix/getv 4, v000001e66c891b40_0;
    %shiftl 4;
    %assign/vec4 v000001e66c891e60_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001e66c890100_0;
    %ix/getv 4, v000001e66c891b40_0;
    %shiftr 4;
    %assign/vec4 v000001e66c891e60_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001e66c849d30;
T_7 ;
    %wait E_000001e66c824150;
    %load/vec4 v000001e66c8910a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001e66c891320_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v000001e66c890a60, 4;
    %assign/vec4 v000001e66c890380_0, 0;
T_7.0 ;
    %load/vec4 v000001e66c891780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001e66c890c40_0;
    %ix/getv 3, v000001e66c891320_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c890a60, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001e66c849d30;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e66c890ec0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001e66c890ec0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e66c890ec0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c890a60, 0, 4;
    %load/vec4 v000001e66c890ec0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e66c890ec0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c890a60, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c890a60, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c890a60, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c890a60, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c890a60, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c890a60, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c890a60, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c890a60, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c890a60, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c890a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c890a60, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c890a60, 0, 4;
    %pushi/vec4 171, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c890a60, 0, 4;
    %pushi/vec4 173, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c890a60, 0, 4;
    %pushi/vec4 153, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c890a60, 0, 4;
    %pushi/vec4 51, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c890a60, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c890a60, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c890a60, 0, 4;
    %pushi/vec4 34, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c890a60, 0, 4;
    %pushi/vec4 121, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e66c890a60, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001e66c849d30;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e66c890ec0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001e66c890ec0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001e66c890ec0_0;
    %load/vec4a v000001e66c890a60, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001e66c890ec0_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001e66c890ec0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e66c890ec0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001e66c7b4190;
T_10 ;
    %wait E_000001e66c823550;
    %load/vec4 v000001e66c897cb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e66c896d10_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001e66c896d10_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001e66c896d10_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001e66c8122b0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e66c897170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e66c8978f0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001e66c8122b0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001e66c897170_0;
    %inv;
    %assign/vec4 v000001e66c897170_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001e66c8122b0;
T_13 ;
    %vpi_call 2 46 "$dumpfile", "./SelectionSort/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e66c8978f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e66c8978f0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 60 "$display", "Number of cycles consumed: %d", v000001e66c897850_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
