

================================================================
== Vitis HLS Report for 'funcA'
================================================================
* Date:           Thu Oct 13 09:29:16 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.843 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       50|       51|  0.250 us|  0.255 us|   50|   50|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop0   |       50|       50|         2|          1|          1|    50|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %vecIn, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.38ns)   --->   "%br_ln34 = br void %for.inc.split" [diamond.cpp:34]   --->   Operation 5 'br' 'br_ln34' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.30>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%i1 = phi i7 0, void %entry, i7 %i, void %for.inc.split, i7 0, void %for.end"   --->   Operation 6 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i7 %i1" [diamond.cpp:34]   --->   Operation 7 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%vecIn_addr = getelementptr i8 %vecIn, i64 0, i64 %zext_ln34" [diamond.cpp:38]   --->   Operation 8 'getelementptr' 'vecIn_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [2/2] (0.56ns)   --->   "%vecIn_load = load i7 %vecIn_addr" [diamond.cpp:38]   --->   Operation 9 'load' 'vecIn_load' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%or_ln34 = or i7 %i1, i7 1" [diamond.cpp:34]   --->   Operation 10 'or' 'or_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i7 %or_ln34" [diamond.cpp:38]   --->   Operation 11 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%vecIn_addr_1 = getelementptr i8 %vecIn, i64 0, i64 %zext_ln38" [diamond.cpp:38]   --->   Operation 12 'getelementptr' 'vecIn_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (0.56ns)   --->   "%vecIn_load_1 = load i7 %vecIn_addr_1" [diamond.cpp:38]   --->   Operation 13 'load' 'vecIn_load_1' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_2 : Operation 14 [1/1] (0.70ns)   --->   "%i = add i7 %i1, i7 2" [diamond.cpp:34]   --->   Operation 14 'add' 'i' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.59ns)   --->   "%icmp_ln34 = icmp_ult  i7 %i, i7 100" [diamond.cpp:34]   --->   Operation 15 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.end, void %for.inc.split" [diamond.cpp:34]   --->   Operation 16 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.inc.split" [diamond.cpp:42]   --->   Operation 17 'br' 'br_ln42' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.84>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [diamond.cpp:36]   --->   Operation 19 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [diamond.cpp:34]   --->   Operation 20 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (0.56ns)   --->   "%vecIn_load = load i7 %vecIn_addr" [diamond.cpp:38]   --->   Operation 21 'load' 'vecIn_load' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%shl_ln38 = shl i8 %vecIn_load, i8 2" [diamond.cpp:38]   --->   Operation 22 'shl' 'shl_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.70ns) (out node of the LUT)   --->   "%t = sub i8 %shl_ln38, i8 %vecIn_load" [diamond.cpp:38]   --->   Operation 23 'sub' 't' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i8 %t" [diamond.cpp:38]   --->   Operation 24 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%out1_addr = getelementptr i8 %out1, i64 0, i64 %zext_ln34" [diamond.cpp:39]   --->   Operation 25 'getelementptr' 'out1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.56ns)   --->   "%store_ln39 = store i8 %t, i7 %out1_addr" [diamond.cpp:39]   --->   Operation 26 'store' 'store_ln39' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%out2_addr = getelementptr i6 %out2, i64 0, i64 %zext_ln34" [diamond.cpp:40]   --->   Operation 27 'getelementptr' 'out2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.56ns)   --->   "%store_ln40 = store i6 %trunc_ln38, i7 %out2_addr" [diamond.cpp:40]   --->   Operation 28 'store' 'store_ln40' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 100> <RAM>
ST_3 : Operation 29 [1/2] (0.56ns)   --->   "%vecIn_load_1 = load i7 %vecIn_addr_1" [diamond.cpp:38]   --->   Operation 29 'load' 'vecIn_load_1' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%shl_ln38_1 = shl i8 %vecIn_load_1, i8 2" [diamond.cpp:38]   --->   Operation 30 'shl' 'shl_ln38_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.70ns) (out node of the LUT)   --->   "%t_1 = sub i8 %shl_ln38_1, i8 %vecIn_load_1" [diamond.cpp:38]   --->   Operation 31 'sub' 't_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln38_1 = trunc i8 %t_1" [diamond.cpp:38]   --->   Operation 32 'trunc' 'trunc_ln38_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%out1_addr_1 = getelementptr i8 %out1, i64 0, i64 %zext_ln38" [diamond.cpp:39]   --->   Operation 33 'getelementptr' 'out1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.56ns)   --->   "%store_ln39 = store i8 %t_1, i7 %out1_addr_1" [diamond.cpp:39]   --->   Operation 34 'store' 'store_ln39' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%out2_addr_1 = getelementptr i6 %out2, i64 0, i64 %zext_ln38" [diamond.cpp:40]   --->   Operation 35 'getelementptr' 'out2_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.56ns)   --->   "%store_ln40 = store i6 %trunc_ln38_1, i7 %out2_addr_1" [diamond.cpp:40]   --->   Operation 36 'store' 'store_ln40' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 100> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%return_ln42 = return void @_ssdm_op_Return" [diamond.cpp:42]   --->   Operation 37 'return' 'return_ln42' <Predicate = (!icmp_ln34)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', diamond.cpp:34) [7]  (0.387 ns)

 <State 2>: 1.31ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', diamond.cpp:34) [7]  (0 ns)
	'add' operation ('i', diamond.cpp:34) [32]  (0.706 ns)
	'icmp' operation ('icmp_ln34', diamond.cpp:34) [33]  (0.6 ns)

 <State 3>: 1.84ns
The critical path consists of the following:
	'load' operation ('vecIn_load', diamond.cpp:38) on array 'vecIn' [13]  (0.569 ns)
	'sub' operation ('t', diamond.cpp:38) [15]  (0.705 ns)
	'store' operation ('store_ln39', diamond.cpp:39) of variable 't', diamond.cpp:38 on array 'out1' [18]  (0.569 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
