
grp19_stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ce6c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ca0  0800cffc  0800cffc  0001cffc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dc9c  0800dc9c  000201a0  2**0
                  CONTENTS
  4 .ARM          00000008  0800dc9c  0800dc9c  0001dc9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dca4  0800dca4  000201a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dca4  0800dca4  0001dca4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dca8  0800dca8  0001dca8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001a0  20000000  0800dcac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201a0  2**0
                  CONTENTS
 10 .bss          00005170  200001a0  200001a0  000201a0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005310  20005310  000201a0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201a0  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000201d0  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001c8ff  00000000  00000000  00020213  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003c78  00000000  00000000  0003cb12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001970  00000000  00000000  00040790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000013f2  00000000  00000000  00042100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00005207  00000000  00000000  000434f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001d3c9  00000000  00000000  000486f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000dc7e5  00000000  00000000  00065ac2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000732c  00000000  00000000  001422a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  001495d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001a0 	.word	0x200001a0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800cfe4 	.word	0x0800cfe4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001a4 	.word	0x200001a4
 80001cc:	0800cfe4 	.word	0x0800cfe4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2uiz>:
 8000b1c:	004a      	lsls	r2, r1, #1
 8000b1e:	d211      	bcs.n	8000b44 <__aeabi_d2uiz+0x28>
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b24:	d211      	bcs.n	8000b4a <__aeabi_d2uiz+0x2e>
 8000b26:	d50d      	bpl.n	8000b44 <__aeabi_d2uiz+0x28>
 8000b28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d40e      	bmi.n	8000b50 <__aeabi_d2uiz+0x34>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b42:	4770      	bx	lr
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4e:	d102      	bne.n	8000b56 <__aeabi_d2uiz+0x3a>
 8000b50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b54:	4770      	bx	lr
 8000b56:	f04f 0000 	mov.w	r0, #0
 8000b5a:	4770      	bx	lr

08000b5c <__aeabi_d2f>:
 8000b5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b60:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b64:	bf24      	itt	cs
 8000b66:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b6a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b6e:	d90d      	bls.n	8000b8c <__aeabi_d2f+0x30>
 8000b70:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b74:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b78:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b7c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b80:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b84:	bf08      	it	eq
 8000b86:	f020 0001 	biceq.w	r0, r0, #1
 8000b8a:	4770      	bx	lr
 8000b8c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b90:	d121      	bne.n	8000bd6 <__aeabi_d2f+0x7a>
 8000b92:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b96:	bfbc      	itt	lt
 8000b98:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b9c:	4770      	bxlt	lr
 8000b9e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ba2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba6:	f1c2 0218 	rsb	r2, r2, #24
 8000baa:	f1c2 0c20 	rsb	ip, r2, #32
 8000bae:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bb2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb6:	bf18      	it	ne
 8000bb8:	f040 0001 	orrne.w	r0, r0, #1
 8000bbc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc8:	ea40 000c 	orr.w	r0, r0, ip
 8000bcc:	fa23 f302 	lsr.w	r3, r3, r2
 8000bd0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd4:	e7cc      	b.n	8000b70 <__aeabi_d2f+0x14>
 8000bd6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bda:	d107      	bne.n	8000bec <__aeabi_d2f+0x90>
 8000bdc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000be0:	bf1e      	ittt	ne
 8000be2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000be6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bea:	4770      	bxne	lr
 8000bec:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bf0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf8:	4770      	bx	lr
 8000bfa:	bf00      	nop

08000bfc <__aeabi_uldivmod>:
 8000bfc:	b953      	cbnz	r3, 8000c14 <__aeabi_uldivmod+0x18>
 8000bfe:	b94a      	cbnz	r2, 8000c14 <__aeabi_uldivmod+0x18>
 8000c00:	2900      	cmp	r1, #0
 8000c02:	bf08      	it	eq
 8000c04:	2800      	cmpeq	r0, #0
 8000c06:	bf1c      	itt	ne
 8000c08:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c0c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c10:	f000 b970 	b.w	8000ef4 <__aeabi_idiv0>
 8000c14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c1c:	f000 f806 	bl	8000c2c <__udivmoddi4>
 8000c20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c28:	b004      	add	sp, #16
 8000c2a:	4770      	bx	lr

08000c2c <__udivmoddi4>:
 8000c2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c30:	9e08      	ldr	r6, [sp, #32]
 8000c32:	460d      	mov	r5, r1
 8000c34:	4604      	mov	r4, r0
 8000c36:	460f      	mov	r7, r1
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d14a      	bne.n	8000cd2 <__udivmoddi4+0xa6>
 8000c3c:	428a      	cmp	r2, r1
 8000c3e:	4694      	mov	ip, r2
 8000c40:	d965      	bls.n	8000d0e <__udivmoddi4+0xe2>
 8000c42:	fab2 f382 	clz	r3, r2
 8000c46:	b143      	cbz	r3, 8000c5a <__udivmoddi4+0x2e>
 8000c48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c4c:	f1c3 0220 	rsb	r2, r3, #32
 8000c50:	409f      	lsls	r7, r3
 8000c52:	fa20 f202 	lsr.w	r2, r0, r2
 8000c56:	4317      	orrs	r7, r2
 8000c58:	409c      	lsls	r4, r3
 8000c5a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c5e:	fa1f f58c 	uxth.w	r5, ip
 8000c62:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c66:	0c22      	lsrs	r2, r4, #16
 8000c68:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c6c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c70:	fb01 f005 	mul.w	r0, r1, r5
 8000c74:	4290      	cmp	r0, r2
 8000c76:	d90a      	bls.n	8000c8e <__udivmoddi4+0x62>
 8000c78:	eb1c 0202 	adds.w	r2, ip, r2
 8000c7c:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000c80:	f080 811c 	bcs.w	8000ebc <__udivmoddi4+0x290>
 8000c84:	4290      	cmp	r0, r2
 8000c86:	f240 8119 	bls.w	8000ebc <__udivmoddi4+0x290>
 8000c8a:	3902      	subs	r1, #2
 8000c8c:	4462      	add	r2, ip
 8000c8e:	1a12      	subs	r2, r2, r0
 8000c90:	b2a4      	uxth	r4, r4
 8000c92:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c96:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c9a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c9e:	fb00 f505 	mul.w	r5, r0, r5
 8000ca2:	42a5      	cmp	r5, r4
 8000ca4:	d90a      	bls.n	8000cbc <__udivmoddi4+0x90>
 8000ca6:	eb1c 0404 	adds.w	r4, ip, r4
 8000caa:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000cae:	f080 8107 	bcs.w	8000ec0 <__udivmoddi4+0x294>
 8000cb2:	42a5      	cmp	r5, r4
 8000cb4:	f240 8104 	bls.w	8000ec0 <__udivmoddi4+0x294>
 8000cb8:	4464      	add	r4, ip
 8000cba:	3802      	subs	r0, #2
 8000cbc:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cc0:	1b64      	subs	r4, r4, r5
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	b11e      	cbz	r6, 8000cce <__udivmoddi4+0xa2>
 8000cc6:	40dc      	lsrs	r4, r3
 8000cc8:	2300      	movs	r3, #0
 8000cca:	e9c6 4300 	strd	r4, r3, [r6]
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d908      	bls.n	8000ce8 <__udivmoddi4+0xbc>
 8000cd6:	2e00      	cmp	r6, #0
 8000cd8:	f000 80ed 	beq.w	8000eb6 <__udivmoddi4+0x28a>
 8000cdc:	2100      	movs	r1, #0
 8000cde:	e9c6 0500 	strd	r0, r5, [r6]
 8000ce2:	4608      	mov	r0, r1
 8000ce4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce8:	fab3 f183 	clz	r1, r3
 8000cec:	2900      	cmp	r1, #0
 8000cee:	d149      	bne.n	8000d84 <__udivmoddi4+0x158>
 8000cf0:	42ab      	cmp	r3, r5
 8000cf2:	d302      	bcc.n	8000cfa <__udivmoddi4+0xce>
 8000cf4:	4282      	cmp	r2, r0
 8000cf6:	f200 80f8 	bhi.w	8000eea <__udivmoddi4+0x2be>
 8000cfa:	1a84      	subs	r4, r0, r2
 8000cfc:	eb65 0203 	sbc.w	r2, r5, r3
 8000d00:	2001      	movs	r0, #1
 8000d02:	4617      	mov	r7, r2
 8000d04:	2e00      	cmp	r6, #0
 8000d06:	d0e2      	beq.n	8000cce <__udivmoddi4+0xa2>
 8000d08:	e9c6 4700 	strd	r4, r7, [r6]
 8000d0c:	e7df      	b.n	8000cce <__udivmoddi4+0xa2>
 8000d0e:	b902      	cbnz	r2, 8000d12 <__udivmoddi4+0xe6>
 8000d10:	deff      	udf	#255	; 0xff
 8000d12:	fab2 f382 	clz	r3, r2
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	f040 8090 	bne.w	8000e3c <__udivmoddi4+0x210>
 8000d1c:	1a8a      	subs	r2, r1, r2
 8000d1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d22:	fa1f fe8c 	uxth.w	lr, ip
 8000d26:	2101      	movs	r1, #1
 8000d28:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d2c:	fb07 2015 	mls	r0, r7, r5, r2
 8000d30:	0c22      	lsrs	r2, r4, #16
 8000d32:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d36:	fb0e f005 	mul.w	r0, lr, r5
 8000d3a:	4290      	cmp	r0, r2
 8000d3c:	d908      	bls.n	8000d50 <__udivmoddi4+0x124>
 8000d3e:	eb1c 0202 	adds.w	r2, ip, r2
 8000d42:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000d46:	d202      	bcs.n	8000d4e <__udivmoddi4+0x122>
 8000d48:	4290      	cmp	r0, r2
 8000d4a:	f200 80cb 	bhi.w	8000ee4 <__udivmoddi4+0x2b8>
 8000d4e:	4645      	mov	r5, r8
 8000d50:	1a12      	subs	r2, r2, r0
 8000d52:	b2a4      	uxth	r4, r4
 8000d54:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d58:	fb07 2210 	mls	r2, r7, r0, r2
 8000d5c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d60:	fb0e fe00 	mul.w	lr, lr, r0
 8000d64:	45a6      	cmp	lr, r4
 8000d66:	d908      	bls.n	8000d7a <__udivmoddi4+0x14e>
 8000d68:	eb1c 0404 	adds.w	r4, ip, r4
 8000d6c:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d70:	d202      	bcs.n	8000d78 <__udivmoddi4+0x14c>
 8000d72:	45a6      	cmp	lr, r4
 8000d74:	f200 80bb 	bhi.w	8000eee <__udivmoddi4+0x2c2>
 8000d78:	4610      	mov	r0, r2
 8000d7a:	eba4 040e 	sub.w	r4, r4, lr
 8000d7e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d82:	e79f      	b.n	8000cc4 <__udivmoddi4+0x98>
 8000d84:	f1c1 0720 	rsb	r7, r1, #32
 8000d88:	408b      	lsls	r3, r1
 8000d8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d92:	fa05 f401 	lsl.w	r4, r5, r1
 8000d96:	fa20 f307 	lsr.w	r3, r0, r7
 8000d9a:	40fd      	lsrs	r5, r7
 8000d9c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000da0:	4323      	orrs	r3, r4
 8000da2:	fbb5 f8f9 	udiv	r8, r5, r9
 8000da6:	fa1f fe8c 	uxth.w	lr, ip
 8000daa:	fb09 5518 	mls	r5, r9, r8, r5
 8000dae:	0c1c      	lsrs	r4, r3, #16
 8000db0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000db4:	fb08 f50e 	mul.w	r5, r8, lr
 8000db8:	42a5      	cmp	r5, r4
 8000dba:	fa02 f201 	lsl.w	r2, r2, r1
 8000dbe:	fa00 f001 	lsl.w	r0, r0, r1
 8000dc2:	d90b      	bls.n	8000ddc <__udivmoddi4+0x1b0>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000dcc:	f080 8088 	bcs.w	8000ee0 <__udivmoddi4+0x2b4>
 8000dd0:	42a5      	cmp	r5, r4
 8000dd2:	f240 8085 	bls.w	8000ee0 <__udivmoddi4+0x2b4>
 8000dd6:	f1a8 0802 	sub.w	r8, r8, #2
 8000dda:	4464      	add	r4, ip
 8000ddc:	1b64      	subs	r4, r4, r5
 8000dde:	b29d      	uxth	r5, r3
 8000de0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000de4:	fb09 4413 	mls	r4, r9, r3, r4
 8000de8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dec:	fb03 fe0e 	mul.w	lr, r3, lr
 8000df0:	45a6      	cmp	lr, r4
 8000df2:	d908      	bls.n	8000e06 <__udivmoddi4+0x1da>
 8000df4:	eb1c 0404 	adds.w	r4, ip, r4
 8000df8:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000dfc:	d26c      	bcs.n	8000ed8 <__udivmoddi4+0x2ac>
 8000dfe:	45a6      	cmp	lr, r4
 8000e00:	d96a      	bls.n	8000ed8 <__udivmoddi4+0x2ac>
 8000e02:	3b02      	subs	r3, #2
 8000e04:	4464      	add	r4, ip
 8000e06:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e0a:	fba3 9502 	umull	r9, r5, r3, r2
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	42ac      	cmp	r4, r5
 8000e14:	46c8      	mov	r8, r9
 8000e16:	46ae      	mov	lr, r5
 8000e18:	d356      	bcc.n	8000ec8 <__udivmoddi4+0x29c>
 8000e1a:	d053      	beq.n	8000ec4 <__udivmoddi4+0x298>
 8000e1c:	b156      	cbz	r6, 8000e34 <__udivmoddi4+0x208>
 8000e1e:	ebb0 0208 	subs.w	r2, r0, r8
 8000e22:	eb64 040e 	sbc.w	r4, r4, lr
 8000e26:	fa04 f707 	lsl.w	r7, r4, r7
 8000e2a:	40ca      	lsrs	r2, r1
 8000e2c:	40cc      	lsrs	r4, r1
 8000e2e:	4317      	orrs	r7, r2
 8000e30:	e9c6 7400 	strd	r7, r4, [r6]
 8000e34:	4618      	mov	r0, r3
 8000e36:	2100      	movs	r1, #0
 8000e38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3c:	f1c3 0120 	rsb	r1, r3, #32
 8000e40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e44:	fa20 f201 	lsr.w	r2, r0, r1
 8000e48:	fa25 f101 	lsr.w	r1, r5, r1
 8000e4c:	409d      	lsls	r5, r3
 8000e4e:	432a      	orrs	r2, r5
 8000e50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e54:	fa1f fe8c 	uxth.w	lr, ip
 8000e58:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e5c:	fb07 1510 	mls	r5, r7, r0, r1
 8000e60:	0c11      	lsrs	r1, r2, #16
 8000e62:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e66:	fb00 f50e 	mul.w	r5, r0, lr
 8000e6a:	428d      	cmp	r5, r1
 8000e6c:	fa04 f403 	lsl.w	r4, r4, r3
 8000e70:	d908      	bls.n	8000e84 <__udivmoddi4+0x258>
 8000e72:	eb1c 0101 	adds.w	r1, ip, r1
 8000e76:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e7a:	d22f      	bcs.n	8000edc <__udivmoddi4+0x2b0>
 8000e7c:	428d      	cmp	r5, r1
 8000e7e:	d92d      	bls.n	8000edc <__udivmoddi4+0x2b0>
 8000e80:	3802      	subs	r0, #2
 8000e82:	4461      	add	r1, ip
 8000e84:	1b49      	subs	r1, r1, r5
 8000e86:	b292      	uxth	r2, r2
 8000e88:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e8c:	fb07 1115 	mls	r1, r7, r5, r1
 8000e90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e94:	fb05 f10e 	mul.w	r1, r5, lr
 8000e98:	4291      	cmp	r1, r2
 8000e9a:	d908      	bls.n	8000eae <__udivmoddi4+0x282>
 8000e9c:	eb1c 0202 	adds.w	r2, ip, r2
 8000ea0:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000ea4:	d216      	bcs.n	8000ed4 <__udivmoddi4+0x2a8>
 8000ea6:	4291      	cmp	r1, r2
 8000ea8:	d914      	bls.n	8000ed4 <__udivmoddi4+0x2a8>
 8000eaa:	3d02      	subs	r5, #2
 8000eac:	4462      	add	r2, ip
 8000eae:	1a52      	subs	r2, r2, r1
 8000eb0:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000eb4:	e738      	b.n	8000d28 <__udivmoddi4+0xfc>
 8000eb6:	4631      	mov	r1, r6
 8000eb8:	4630      	mov	r0, r6
 8000eba:	e708      	b.n	8000cce <__udivmoddi4+0xa2>
 8000ebc:	4639      	mov	r1, r7
 8000ebe:	e6e6      	b.n	8000c8e <__udivmoddi4+0x62>
 8000ec0:	4610      	mov	r0, r2
 8000ec2:	e6fb      	b.n	8000cbc <__udivmoddi4+0x90>
 8000ec4:	4548      	cmp	r0, r9
 8000ec6:	d2a9      	bcs.n	8000e1c <__udivmoddi4+0x1f0>
 8000ec8:	ebb9 0802 	subs.w	r8, r9, r2
 8000ecc:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ed0:	3b01      	subs	r3, #1
 8000ed2:	e7a3      	b.n	8000e1c <__udivmoddi4+0x1f0>
 8000ed4:	4645      	mov	r5, r8
 8000ed6:	e7ea      	b.n	8000eae <__udivmoddi4+0x282>
 8000ed8:	462b      	mov	r3, r5
 8000eda:	e794      	b.n	8000e06 <__udivmoddi4+0x1da>
 8000edc:	4640      	mov	r0, r8
 8000ede:	e7d1      	b.n	8000e84 <__udivmoddi4+0x258>
 8000ee0:	46d0      	mov	r8, sl
 8000ee2:	e77b      	b.n	8000ddc <__udivmoddi4+0x1b0>
 8000ee4:	3d02      	subs	r5, #2
 8000ee6:	4462      	add	r2, ip
 8000ee8:	e732      	b.n	8000d50 <__udivmoddi4+0x124>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e70a      	b.n	8000d04 <__udivmoddi4+0xd8>
 8000eee:	4464      	add	r4, ip
 8000ef0:	3802      	subs	r0, #2
 8000ef2:	e742      	b.n	8000d7a <__udivmoddi4+0x14e>

08000ef4 <__aeabi_idiv0>:
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop

08000ef8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000efe:	f003 fca9 	bl	8004854 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f02:	f000 f941 	bl	8001188 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f06:	f000 fbb5 	bl	8001674 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000f0a:	f000 fb89 	bl	8001620 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8000f0e:	f000 f999 	bl	8001244 <MX_I2C1_Init>
  MX_TIM8_Init();
 8000f12:	f000 fadb 	bl	80014cc <MX_TIM8_Init>
  MX_TIM2_Init();
 8000f16:	f000 fa85 	bl	8001424 <MX_TIM2_Init>
  MX_TIM1_Init();
 8000f1a:	f000 f9c1 	bl	80012a0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  // oled
  OLED_Init();
 8000f1e:	f00b fb1d 	bl	800c55c <OLED_Init>

  // gyro
  ICM20948_init(&hi2c1, 0, GYRO_FULL_SCALE_2000DPS, ACCEL_FULL_SCALE_2G);
 8000f22:	2300      	movs	r3, #0
 8000f24:	2203      	movs	r2, #3
 8000f26:	2100      	movs	r1, #0
 8000f28:	4866      	ldr	r0, [pc, #408]	; (80010c4 <main+0x1cc>)
 8000f2a:	f00b f840 	bl	800bfae <ICM20948_init>

  // servo

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8000f2e:	210c      	movs	r1, #12
 8000f30:	4865      	ldr	r0, [pc, #404]	; (80010c8 <main+0x1d0>)
 8000f32:	f005 fdab 	bl	8006a8c <HAL_TIM_PWM_Start>

  // motor
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8000f36:	2100      	movs	r1, #0
 8000f38:	4864      	ldr	r0, [pc, #400]	; (80010cc <main+0x1d4>)
 8000f3a:	f005 fda7 	bl	8006a8c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8000f3e:	2104      	movs	r1, #4
 8000f40:	4862      	ldr	r0, [pc, #392]	; (80010cc <main+0x1d4>)
 8000f42:	f005 fda3 	bl	8006a8c <HAL_TIM_PWM_Start>

  // encoder
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8000f46:	213c      	movs	r1, #60	; 0x3c
 8000f48:	4861      	ldr	r0, [pc, #388]	; (80010d0 <main+0x1d8>)
 8000f4a:	f006 f88f 	bl	800706c <HAL_TIM_Encoder_Start>

  // uart
  HAL_UART_Receive_IT(&huart3, aRxBuffer, RX_BUFFER_SIZE);
 8000f4e:	4b61      	ldr	r3, [pc, #388]	; (80010d4 <main+0x1dc>)
 8000f50:	781b      	ldrb	r3, [r3, #0]
 8000f52:	b29b      	uxth	r3, r3
 8000f54:	461a      	mov	r2, r3
 8000f56:	4960      	ldr	r1, [pc, #384]	; (80010d8 <main+0x1e0>)
 8000f58:	4860      	ldr	r0, [pc, #384]	; (80010dc <main+0x1e4>)
 8000f5a:	f007 faa0 	bl	800849e <HAL_UART_Receive_IT>

  // ultrasonic
  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 8000f5e:	2100      	movs	r1, #0
 8000f60:	4859      	ldr	r0, [pc, #356]	; (80010c8 <main+0x1d0>)
 8000f62:	f005 feb5 	bl	8006cd0 <HAL_TIM_IC_Start_IT>

  __RESET_SERVO_TURN(&htim1);
 8000f66:	4b58      	ldr	r3, [pc, #352]	; (80010c8 <main+0x1d0>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	228e      	movs	r2, #142	; 0x8e
 8000f6c:	641a      	str	r2, [r3, #64]	; 0x40
 8000f6e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000f72:	f003 fcb1 	bl	80048d8 <HAL_Delay>

  // command queue initialization
  curCmd.index = 100;
 8000f76:	4b5a      	ldr	r3, [pc, #360]	; (80010e0 <main+0x1e8>)
 8000f78:	2264      	movs	r2, #100	; 0x64
 8000f7a:	701a      	strb	r2, [r3, #0]
  curCmd.val = 10;
 8000f7c:	4b58      	ldr	r3, [pc, #352]	; (80010e0 <main+0x1e8>)
 8000f7e:	220a      	movs	r2, #10
 8000f80:	805a      	strh	r2, [r3, #2]

  cQueue.head = 0;
 8000f82:	4b58      	ldr	r3, [pc, #352]	; (80010e4 <main+0x1ec>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	701a      	strb	r2, [r3, #0]
  cQueue.tail = 0;
 8000f88:	4b56      	ldr	r3, [pc, #344]	; (80010e4 <main+0x1ec>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	705a      	strb	r2, [r3, #1]
  cQueue.size = CMD_BUFFER_SIZE;
 8000f8e:	4b56      	ldr	r3, [pc, #344]	; (80010e8 <main+0x1f0>)
 8000f90:	781a      	ldrb	r2, [r3, #0]
 8000f92:	4b54      	ldr	r3, [pc, #336]	; (80010e4 <main+0x1ec>)
 8000f94:	709a      	strb	r2, [r3, #2]
  for (int i = 0; i < CMD_BUFFER_SIZE; i++)
 8000f96:	2300      	movs	r3, #0
 8000f98:	607b      	str	r3, [r7, #4]
 8000f9a:	e00c      	b.n	8000fb6 <main+0xbe>
  {
    Command cmd;
    cmd.index = 100;
 8000f9c:	2364      	movs	r3, #100	; 0x64
 8000f9e:	703b      	strb	r3, [r7, #0]
    cmd.val = 0;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	807b      	strh	r3, [r7, #2]
    cQueue.buffer[i] = cmd;
 8000fa4:	4a4f      	ldr	r2, [pc, #316]	; (80010e4 <main+0x1ec>)
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	009b      	lsls	r3, r3, #2
 8000faa:	4413      	add	r3, r2
 8000fac:	683a      	ldr	r2, [r7, #0]
 8000fae:	605a      	str	r2, [r3, #4]
  for (int i = 0; i < CMD_BUFFER_SIZE; i++)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	607b      	str	r3, [r7, #4]
 8000fb6:	4b4c      	ldr	r3, [pc, #304]	; (80010e8 <main+0x1f0>)
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	461a      	mov	r2, r3
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	dbec      	blt.n	8000f9c <main+0xa4>
  }
  PIDConfigInit(&pidTSlow, 2.1, 0.045, 0.8);
 8000fc2:	ed9f 1a4a 	vldr	s2, [pc, #296]	; 80010ec <main+0x1f4>
 8000fc6:	eddf 0a4a 	vldr	s1, [pc, #296]	; 80010f0 <main+0x1f8>
 8000fca:	ed9f 0a4a 	vldr	s0, [pc, #296]	; 80010f4 <main+0x1fc>
 8000fce:	484a      	ldr	r0, [pc, #296]	; (80010f8 <main+0x200>)
 8000fd0:	f001 f8a4 	bl	800211c <PIDConfigInit>
  PIDConfigInit(&pidSlow, 2.1, 0.045, 0.8);
 8000fd4:	ed9f 1a45 	vldr	s2, [pc, #276]	; 80010ec <main+0x1f4>
 8000fd8:	eddf 0a45 	vldr	s1, [pc, #276]	; 80010f0 <main+0x1f8>
 8000fdc:	ed9f 0a45 	vldr	s0, [pc, #276]	; 80010f4 <main+0x1fc>
 8000fe0:	4846      	ldr	r0, [pc, #280]	; (80010fc <main+0x204>)
 8000fe2:	f001 f89b 	bl	800211c <PIDConfigInit>
  PIDConfigInit(&pidFast, 1.1, 0.05, 0.3);
 8000fe6:	ed9f 1a46 	vldr	s2, [pc, #280]	; 8001100 <main+0x208>
 8000fea:	eddf 0a46 	vldr	s1, [pc, #280]	; 8001104 <main+0x20c>
 8000fee:	ed9f 0a46 	vldr	s0, [pc, #280]	; 8001108 <main+0x210>
 8000ff2:	4846      	ldr	r0, [pc, #280]	; (800110c <main+0x214>)
 8000ff4:	f001 f892 	bl	800211c <PIDConfigInit>
  // TODO:overwrite curCmd for debugging individual task
  // curCmd.index = 1;
  // curCmd.val = 30;

  // UART Rx
  HAL_UART_Receive_IT(&huart3, aRxBuffer, RX_BUFFER_SIZE);
 8000ff8:	4b36      	ldr	r3, [pc, #216]	; (80010d4 <main+0x1dc>)
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	b29b      	uxth	r3, r3
 8000ffe:	461a      	mov	r2, r3
 8001000:	4935      	ldr	r1, [pc, #212]	; (80010d8 <main+0x1e0>)
 8001002:	4836      	ldr	r0, [pc, #216]	; (80010dc <main+0x1e4>)
 8001004:	f007 fa4b 	bl	800849e <HAL_UART_Receive_IT>

  // adjust steering
  __RESET_SERVO_TURN(&htim1);
 8001008:	4b2f      	ldr	r3, [pc, #188]	; (80010c8 <main+0x1d0>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	228e      	movs	r2, #142	; 0x8e
 800100e:	641a      	str	r2, [r3, #64]	; 0x40
 8001010:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001014:	f003 fc60 	bl	80048d8 <HAL_Delay>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001018:	f008 fa1e 	bl	8009458 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of encoderTask */
  encoderTaskHandle = osThreadNew(runEncoder, NULL, &encoderTask_attributes);
 800101c:	4a3c      	ldr	r2, [pc, #240]	; (8001110 <main+0x218>)
 800101e:	2100      	movs	r1, #0
 8001020:	483c      	ldr	r0, [pc, #240]	; (8001114 <main+0x21c>)
 8001022:	f008 fa63 	bl	80094ec <osThreadNew>
 8001026:	4603      	mov	r3, r0
 8001028:	4a3b      	ldr	r2, [pc, #236]	; (8001118 <main+0x220>)
 800102a:	6013      	str	r3, [r2, #0]

  /* creation of OledTask */
  OledTaskHandle = osThreadNew(runOledTask, NULL, &OledTask_attributes);
 800102c:	4a3b      	ldr	r2, [pc, #236]	; (800111c <main+0x224>)
 800102e:	2100      	movs	r1, #0
 8001030:	483b      	ldr	r0, [pc, #236]	; (8001120 <main+0x228>)
 8001032:	f008 fa5b 	bl	80094ec <osThreadNew>
 8001036:	4603      	mov	r3, r0
 8001038:	4a3a      	ldr	r2, [pc, #232]	; (8001124 <main+0x22c>)
 800103a:	6013      	str	r3, [r2, #0]

  /* creation of FWTask */
  FWTaskHandle = osThreadNew(runFWTask, NULL, &FWTask_attributes);
 800103c:	4a3a      	ldr	r2, [pc, #232]	; (8001128 <main+0x230>)
 800103e:	2100      	movs	r1, #0
 8001040:	483a      	ldr	r0, [pc, #232]	; (800112c <main+0x234>)
 8001042:	f008 fa53 	bl	80094ec <osThreadNew>
 8001046:	4603      	mov	r3, r0
 8001048:	4a39      	ldr	r2, [pc, #228]	; (8001130 <main+0x238>)
 800104a:	6013      	str	r3, [r2, #0]

  /* creation of BWTask */
  BWTaskHandle = osThreadNew(runBWTask, NULL, &BWTask_attributes);
 800104c:	4a39      	ldr	r2, [pc, #228]	; (8001134 <main+0x23c>)
 800104e:	2100      	movs	r1, #0
 8001050:	4839      	ldr	r0, [pc, #228]	; (8001138 <main+0x240>)
 8001052:	f008 fa4b 	bl	80094ec <osThreadNew>
 8001056:	4603      	mov	r3, r0
 8001058:	4a38      	ldr	r2, [pc, #224]	; (800113c <main+0x244>)
 800105a:	6013      	str	r3, [r2, #0]

  /* creation of FLTask */
  FLTaskHandle = osThreadNew(runFLTask, NULL, &FLTask_attributes);
 800105c:	4a38      	ldr	r2, [pc, #224]	; (8001140 <main+0x248>)
 800105e:	2100      	movs	r1, #0
 8001060:	4838      	ldr	r0, [pc, #224]	; (8001144 <main+0x24c>)
 8001062:	f008 fa43 	bl	80094ec <osThreadNew>
 8001066:	4603      	mov	r3, r0
 8001068:	4a37      	ldr	r2, [pc, #220]	; (8001148 <main+0x250>)
 800106a:	6013      	str	r3, [r2, #0]

  /* creation of FRTask */
  FRTaskHandle = osThreadNew(runFRTask, NULL, &FRTask_attributes);
 800106c:	4a37      	ldr	r2, [pc, #220]	; (800114c <main+0x254>)
 800106e:	2100      	movs	r1, #0
 8001070:	4837      	ldr	r0, [pc, #220]	; (8001150 <main+0x258>)
 8001072:	f008 fa3b 	bl	80094ec <osThreadNew>
 8001076:	4603      	mov	r3, r0
 8001078:	4a36      	ldr	r2, [pc, #216]	; (8001154 <main+0x25c>)
 800107a:	6013      	str	r3, [r2, #0]

  /* creation of BLTask */
  BLTaskHandle = osThreadNew(runBLTask, NULL, &BLTask_attributes);
 800107c:	4a36      	ldr	r2, [pc, #216]	; (8001158 <main+0x260>)
 800107e:	2100      	movs	r1, #0
 8001080:	4836      	ldr	r0, [pc, #216]	; (800115c <main+0x264>)
 8001082:	f008 fa33 	bl	80094ec <osThreadNew>
 8001086:	4603      	mov	r3, r0
 8001088:	4a35      	ldr	r2, [pc, #212]	; (8001160 <main+0x268>)
 800108a:	6013      	str	r3, [r2, #0]

  /* creation of BRTask */
  BRTaskHandle = osThreadNew(runBRTask, NULL, &BRTask_attributes);
 800108c:	4a35      	ldr	r2, [pc, #212]	; (8001164 <main+0x26c>)
 800108e:	2100      	movs	r1, #0
 8001090:	4835      	ldr	r0, [pc, #212]	; (8001168 <main+0x270>)
 8001092:	f008 fa2b 	bl	80094ec <osThreadNew>
 8001096:	4603      	mov	r3, r0
 8001098:	4a34      	ldr	r2, [pc, #208]	; (800116c <main+0x274>)
 800109a:	6013      	str	r3, [r2, #0]

  /* creation of ADCTask */
  ADCTaskHandle = osThreadNew(runADCTask, NULL, &ADCTask_attributes);
 800109c:	4a34      	ldr	r2, [pc, #208]	; (8001170 <main+0x278>)
 800109e:	2100      	movs	r1, #0
 80010a0:	4834      	ldr	r0, [pc, #208]	; (8001174 <main+0x27c>)
 80010a2:	f008 fa23 	bl	80094ec <osThreadNew>
 80010a6:	4603      	mov	r3, r0
 80010a8:	4a33      	ldr	r2, [pc, #204]	; (8001178 <main+0x280>)
 80010aa:	6013      	str	r3, [r2, #0]

  /* creation of cmdTask */
  cmdTaskHandle = osThreadNew(runCmdTask, NULL, &cmdTask_attributes);
 80010ac:	4a33      	ldr	r2, [pc, #204]	; (800117c <main+0x284>)
 80010ae:	2100      	movs	r1, #0
 80010b0:	4833      	ldr	r0, [pc, #204]	; (8001180 <main+0x288>)
 80010b2:	f008 fa1b 	bl	80094ec <osThreadNew>
 80010b6:	4603      	mov	r3, r0
 80010b8:	4a32      	ldr	r2, [pc, #200]	; (8001184 <main+0x28c>)
 80010ba:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80010bc:	f008 f9f0 	bl	80094a0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80010c0:	e7fe      	b.n	80010c0 <main+0x1c8>
 80010c2:	bf00      	nop
 80010c4:	200001bc 	.word	0x200001bc
 80010c8:	20000210 	.word	0x20000210
 80010cc:	200002a0 	.word	0x200002a0
 80010d0:	20000258 	.word	0x20000258
 80010d4:	20000000 	.word	0x20000000
 80010d8:	20000354 	.word	0x20000354
 80010dc:	200002e8 	.word	0x200002e8
 80010e0:	20000394 	.word	0x20000394
 80010e4:	20000360 	.word	0x20000360
 80010e8:	20000001 	.word	0x20000001
 80010ec:	3f4ccccd 	.word	0x3f4ccccd
 80010f0:	3d3851ec 	.word	0x3d3851ec
 80010f4:	40066666 	.word	0x40066666
 80010f8:	200003e4 	.word	0x200003e4
 80010fc:	200003d0 	.word	0x200003d0
 8001100:	3e99999a 	.word	0x3e99999a
 8001104:	3d4ccccd 	.word	0x3d4ccccd
 8001108:	3f8ccccd 	.word	0x3f8ccccd
 800110c:	200003f8 	.word	0x200003f8
 8001110:	0800d084 	.word	0x0800d084
 8001114:	08002c65 	.word	0x08002c65
 8001118:	2000032c 	.word	0x2000032c
 800111c:	0800d0a8 	.word	0x0800d0a8
 8001120:	08002d35 	.word	0x08002d35
 8001124:	20000330 	.word	0x20000330
 8001128:	0800d0cc 	.word	0x0800d0cc
 800112c:	08002d85 	.word	0x08002d85
 8001130:	20000334 	.word	0x20000334
 8001134:	0800d0f0 	.word	0x0800d0f0
 8001138:	08002f99 	.word	0x08002f99
 800113c:	20000338 	.word	0x20000338
 8001140:	0800d114 	.word	0x0800d114
 8001144:	080031ad 	.word	0x080031ad
 8001148:	2000033c 	.word	0x2000033c
 800114c:	0800d138 	.word	0x0800d138
 8001150:	08003545 	.word	0x08003545
 8001154:	20000340 	.word	0x20000340
 8001158:	0800d15c 	.word	0x0800d15c
 800115c:	08003555 	.word	0x08003555
 8001160:	20000344 	.word	0x20000344
 8001164:	0800d180 	.word	0x0800d180
 8001168:	080038e9 	.word	0x080038e9
 800116c:	20000348 	.word	0x20000348
 8001170:	0800d1a4 	.word	0x0800d1a4
 8001174:	08003c7d 	.word	0x08003c7d
 8001178:	2000034c 	.word	0x2000034c
 800117c:	0800d1c8 	.word	0x0800d1c8
 8001180:	08003d51 	.word	0x08003d51
 8001184:	20000350 	.word	0x20000350

08001188 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b094      	sub	sp, #80	; 0x50
 800118c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800118e:	f107 0320 	add.w	r3, r7, #32
 8001192:	2230      	movs	r2, #48	; 0x30
 8001194:	2100      	movs	r1, #0
 8001196:	4618      	mov	r0, r3
 8001198:	f00b faa0 	bl	800c6dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800119c:	f107 030c 	add.w	r3, r7, #12
 80011a0:	2200      	movs	r2, #0
 80011a2:	601a      	str	r2, [r3, #0]
 80011a4:	605a      	str	r2, [r3, #4]
 80011a6:	609a      	str	r2, [r3, #8]
 80011a8:	60da      	str	r2, [r3, #12]
 80011aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011ac:	2300      	movs	r3, #0
 80011ae:	60bb      	str	r3, [r7, #8]
 80011b0:	4b22      	ldr	r3, [pc, #136]	; (800123c <SystemClock_Config+0xb4>)
 80011b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011b4:	4a21      	ldr	r2, [pc, #132]	; (800123c <SystemClock_Config+0xb4>)
 80011b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011ba:	6413      	str	r3, [r2, #64]	; 0x40
 80011bc:	4b1f      	ldr	r3, [pc, #124]	; (800123c <SystemClock_Config+0xb4>)
 80011be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011c4:	60bb      	str	r3, [r7, #8]
 80011c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011c8:	2300      	movs	r3, #0
 80011ca:	607b      	str	r3, [r7, #4]
 80011cc:	4b1c      	ldr	r3, [pc, #112]	; (8001240 <SystemClock_Config+0xb8>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a1b      	ldr	r2, [pc, #108]	; (8001240 <SystemClock_Config+0xb8>)
 80011d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011d6:	6013      	str	r3, [r2, #0]
 80011d8:	4b19      	ldr	r3, [pc, #100]	; (8001240 <SystemClock_Config+0xb8>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011e0:	607b      	str	r3, [r7, #4]
 80011e2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011e4:	2302      	movs	r3, #2
 80011e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011e8:	2301      	movs	r3, #1
 80011ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011ec:	2310      	movs	r3, #16
 80011ee:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80011f0:	2300      	movs	r3, #0
 80011f2:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011f4:	f107 0320 	add.w	r3, r7, #32
 80011f8:	4618      	mov	r0, r3
 80011fa:	f004 fea3 	bl	8005f44 <HAL_RCC_OscConfig>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001204:	f003 f838 	bl	8004278 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001208:	230f      	movs	r3, #15
 800120a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800120c:	2300      	movs	r3, #0
 800120e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001210:	2300      	movs	r3, #0
 8001212:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001214:	2300      	movs	r3, #0
 8001216:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001218:	2300      	movs	r3, #0
 800121a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800121c:	f107 030c 	add.w	r3, r7, #12
 8001220:	2100      	movs	r1, #0
 8001222:	4618      	mov	r0, r3
 8001224:	f005 f906 	bl	8006434 <HAL_RCC_ClockConfig>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d001      	beq.n	8001232 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800122e:	f003 f823 	bl	8004278 <Error_Handler>
  }
}
 8001232:	bf00      	nop
 8001234:	3750      	adds	r7, #80	; 0x50
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	40023800 	.word	0x40023800
 8001240:	40007000 	.word	0x40007000

08001244 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001248:	4b12      	ldr	r3, [pc, #72]	; (8001294 <MX_I2C1_Init+0x50>)
 800124a:	4a13      	ldr	r2, [pc, #76]	; (8001298 <MX_I2C1_Init+0x54>)
 800124c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800124e:	4b11      	ldr	r3, [pc, #68]	; (8001294 <MX_I2C1_Init+0x50>)
 8001250:	4a12      	ldr	r2, [pc, #72]	; (800129c <MX_I2C1_Init+0x58>)
 8001252:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001254:	4b0f      	ldr	r3, [pc, #60]	; (8001294 <MX_I2C1_Init+0x50>)
 8001256:	2200      	movs	r2, #0
 8001258:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800125a:	4b0e      	ldr	r3, [pc, #56]	; (8001294 <MX_I2C1_Init+0x50>)
 800125c:	2200      	movs	r2, #0
 800125e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001260:	4b0c      	ldr	r3, [pc, #48]	; (8001294 <MX_I2C1_Init+0x50>)
 8001262:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001266:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001268:	4b0a      	ldr	r3, [pc, #40]	; (8001294 <MX_I2C1_Init+0x50>)
 800126a:	2200      	movs	r2, #0
 800126c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800126e:	4b09      	ldr	r3, [pc, #36]	; (8001294 <MX_I2C1_Init+0x50>)
 8001270:	2200      	movs	r2, #0
 8001272:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001274:	4b07      	ldr	r3, [pc, #28]	; (8001294 <MX_I2C1_Init+0x50>)
 8001276:	2200      	movs	r2, #0
 8001278:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800127a:	4b06      	ldr	r3, [pc, #24]	; (8001294 <MX_I2C1_Init+0x50>)
 800127c:	2200      	movs	r2, #0
 800127e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001280:	4804      	ldr	r0, [pc, #16]	; (8001294 <MX_I2C1_Init+0x50>)
 8001282:	f003 fe77 	bl	8004f74 <HAL_I2C_Init>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800128c:	f002 fff4 	bl	8004278 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001290:	bf00      	nop
 8001292:	bd80      	pop	{r7, pc}
 8001294:	200001bc 	.word	0x200001bc
 8001298:	40005400 	.word	0x40005400
 800129c:	000186a0 	.word	0x000186a0

080012a0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b09a      	sub	sp, #104	; 0x68
 80012a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012a6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80012aa:	2200      	movs	r2, #0
 80012ac:	601a      	str	r2, [r3, #0]
 80012ae:	605a      	str	r2, [r3, #4]
 80012b0:	609a      	str	r2, [r3, #8]
 80012b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012b4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80012b8:	2200      	movs	r2, #0
 80012ba:	601a      	str	r2, [r3, #0]
 80012bc:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80012be:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80012c2:	2200      	movs	r2, #0
 80012c4:	601a      	str	r2, [r3, #0]
 80012c6:	605a      	str	r2, [r3, #4]
 80012c8:	609a      	str	r2, [r3, #8]
 80012ca:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012d0:	2200      	movs	r2, #0
 80012d2:	601a      	str	r2, [r3, #0]
 80012d4:	605a      	str	r2, [r3, #4]
 80012d6:	609a      	str	r2, [r3, #8]
 80012d8:	60da      	str	r2, [r3, #12]
 80012da:	611a      	str	r2, [r3, #16]
 80012dc:	615a      	str	r2, [r3, #20]
 80012de:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80012e0:	1d3b      	adds	r3, r7, #4
 80012e2:	2220      	movs	r2, #32
 80012e4:	2100      	movs	r1, #0
 80012e6:	4618      	mov	r0, r3
 80012e8:	f00b f9f8 	bl	800c6dc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80012ec:	4b4b      	ldr	r3, [pc, #300]	; (800141c <MX_TIM1_Init+0x17c>)
 80012ee:	4a4c      	ldr	r2, [pc, #304]	; (8001420 <MX_TIM1_Init+0x180>)
 80012f0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 160;
 80012f2:	4b4a      	ldr	r3, [pc, #296]	; (800141c <MX_TIM1_Init+0x17c>)
 80012f4:	22a0      	movs	r2, #160	; 0xa0
 80012f6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012f8:	4b48      	ldr	r3, [pc, #288]	; (800141c <MX_TIM1_Init+0x17c>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 80012fe:	4b47      	ldr	r3, [pc, #284]	; (800141c <MX_TIM1_Init+0x17c>)
 8001300:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001304:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001306:	4b45      	ldr	r3, [pc, #276]	; (800141c <MX_TIM1_Init+0x17c>)
 8001308:	2200      	movs	r2, #0
 800130a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800130c:	4b43      	ldr	r3, [pc, #268]	; (800141c <MX_TIM1_Init+0x17c>)
 800130e:	2200      	movs	r2, #0
 8001310:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001312:	4b42      	ldr	r3, [pc, #264]	; (800141c <MX_TIM1_Init+0x17c>)
 8001314:	2280      	movs	r2, #128	; 0x80
 8001316:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001318:	4840      	ldr	r0, [pc, #256]	; (800141c <MX_TIM1_Init+0x17c>)
 800131a:	f005 fa9d 	bl	8006858 <HAL_TIM_Base_Init>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d001      	beq.n	8001328 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8001324:	f002 ffa8 	bl	8004278 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001328:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800132c:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800132e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001332:	4619      	mov	r1, r3
 8001334:	4839      	ldr	r0, [pc, #228]	; (800141c <MX_TIM1_Init+0x17c>)
 8001336:	f006 f98d 	bl	8007654 <HAL_TIM_ConfigClockSource>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001340:	f002 ff9a 	bl	8004278 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001344:	4835      	ldr	r0, [pc, #212]	; (800141c <MX_TIM1_Init+0x17c>)
 8001346:	f005 fc69 	bl	8006c1c <HAL_TIM_IC_Init>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8001350:	f002 ff92 	bl	8004278 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001354:	4831      	ldr	r0, [pc, #196]	; (800141c <MX_TIM1_Init+0x17c>)
 8001356:	f005 fb3f 	bl	80069d8 <HAL_TIM_PWM_Init>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001360:	f002 ff8a 	bl	8004278 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001364:	2300      	movs	r3, #0
 8001366:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001368:	2300      	movs	r3, #0
 800136a:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800136c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001370:	4619      	mov	r1, r3
 8001372:	482a      	ldr	r0, [pc, #168]	; (800141c <MX_TIM1_Init+0x17c>)
 8001374:	f006 fed2 	bl	800811c <HAL_TIMEx_MasterConfigSynchronization>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <MX_TIM1_Init+0xe2>
  {
    Error_Handler();
 800137e:	f002 ff7b 	bl	8004278 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001382:	2300      	movs	r3, #0
 8001384:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001386:	2301      	movs	r3, #1
 8001388:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800138a:	2300      	movs	r3, #0
 800138c:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigIC.ICFilter = 0;
 800138e:	2300      	movs	r3, #0
 8001390:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001392:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001396:	2200      	movs	r2, #0
 8001398:	4619      	mov	r1, r3
 800139a:	4820      	ldr	r0, [pc, #128]	; (800141c <MX_TIM1_Init+0x17c>)
 800139c:	f005 fffc 	bl	8007398 <HAL_TIM_IC_ConfigChannel>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <MX_TIM1_Init+0x10a>
  {
    Error_Handler();
 80013a6:	f002 ff67 	bl	8004278 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013aa:	2360      	movs	r3, #96	; 0x60
 80013ac:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80013ae:	2300      	movs	r3, #0
 80013b0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013b2:	2300      	movs	r3, #0
 80013b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013b6:	2300      	movs	r3, #0
 80013b8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80013ba:	2300      	movs	r3, #0
 80013bc:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80013be:	2300      	movs	r3, #0
 80013c0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80013c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013c6:	220c      	movs	r2, #12
 80013c8:	4619      	mov	r1, r3
 80013ca:	4814      	ldr	r0, [pc, #80]	; (800141c <MX_TIM1_Init+0x17c>)
 80013cc:	f006 f880 	bl	80074d0 <HAL_TIM_PWM_ConfigChannel>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <MX_TIM1_Init+0x13a>
  {
    Error_Handler();
 80013d6:	f002 ff4f 	bl	8004278 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80013da:	2300      	movs	r3, #0
 80013dc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80013de:	2300      	movs	r3, #0
 80013e0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80013e2:	2300      	movs	r3, #0
 80013e4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80013e6:	2300      	movs	r3, #0
 80013e8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80013ea:	2300      	movs	r3, #0
 80013ec:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80013ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013f2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80013f4:	2300      	movs	r3, #0
 80013f6:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80013f8:	1d3b      	adds	r3, r7, #4
 80013fa:	4619      	mov	r1, r3
 80013fc:	4807      	ldr	r0, [pc, #28]	; (800141c <MX_TIM1_Init+0x17c>)
 80013fe:	f006 ff09 	bl	8008214 <HAL_TIMEx_ConfigBreakDeadTime>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d001      	beq.n	800140c <MX_TIM1_Init+0x16c>
  {
    Error_Handler();
 8001408:	f002 ff36 	bl	8004278 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800140c:	4803      	ldr	r0, [pc, #12]	; (800141c <MX_TIM1_Init+0x17c>)
 800140e:	f003 f899 	bl	8004544 <HAL_TIM_MspPostInit>

}
 8001412:	bf00      	nop
 8001414:	3768      	adds	r7, #104	; 0x68
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	20000210 	.word	0x20000210
 8001420:	40010000 	.word	0x40010000

08001424 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b08c      	sub	sp, #48	; 0x30
 8001428:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800142a:	f107 030c 	add.w	r3, r7, #12
 800142e:	2224      	movs	r2, #36	; 0x24
 8001430:	2100      	movs	r1, #0
 8001432:	4618      	mov	r0, r3
 8001434:	f00b f952 	bl	800c6dc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001438:	1d3b      	adds	r3, r7, #4
 800143a:	2200      	movs	r2, #0
 800143c:	601a      	str	r2, [r3, #0]
 800143e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001440:	4b21      	ldr	r3, [pc, #132]	; (80014c8 <MX_TIM2_Init+0xa4>)
 8001442:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001446:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001448:	4b1f      	ldr	r3, [pc, #124]	; (80014c8 <MX_TIM2_Init+0xa4>)
 800144a:	2200      	movs	r2, #0
 800144c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800144e:	4b1e      	ldr	r3, [pc, #120]	; (80014c8 <MX_TIM2_Init+0xa4>)
 8001450:	2200      	movs	r2, #0
 8001452:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001454:	4b1c      	ldr	r3, [pc, #112]	; (80014c8 <MX_TIM2_Init+0xa4>)
 8001456:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800145a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800145c:	4b1a      	ldr	r3, [pc, #104]	; (80014c8 <MX_TIM2_Init+0xa4>)
 800145e:	2200      	movs	r2, #0
 8001460:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001462:	4b19      	ldr	r3, [pc, #100]	; (80014c8 <MX_TIM2_Init+0xa4>)
 8001464:	2200      	movs	r2, #0
 8001466:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001468:	2303      	movs	r3, #3
 800146a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800146c:	2300      	movs	r3, #0
 800146e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001470:	2301      	movs	r3, #1
 8001472:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001474:	2300      	movs	r3, #0
 8001476:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001478:	230a      	movs	r3, #10
 800147a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800147c:	2300      	movs	r3, #0
 800147e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001480:	2301      	movs	r3, #1
 8001482:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001484:	2300      	movs	r3, #0
 8001486:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8001488:	230a      	movs	r3, #10
 800148a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800148c:	f107 030c 	add.w	r3, r7, #12
 8001490:	4619      	mov	r1, r3
 8001492:	480d      	ldr	r0, [pc, #52]	; (80014c8 <MX_TIM2_Init+0xa4>)
 8001494:	f005 fd44 	bl	8006f20 <HAL_TIM_Encoder_Init>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800149e:	f002 feeb 	bl	8004278 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014a2:	2300      	movs	r3, #0
 80014a4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014a6:	2300      	movs	r3, #0
 80014a8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014aa:	1d3b      	adds	r3, r7, #4
 80014ac:	4619      	mov	r1, r3
 80014ae:	4806      	ldr	r0, [pc, #24]	; (80014c8 <MX_TIM2_Init+0xa4>)
 80014b0:	f006 fe34 	bl	800811c <HAL_TIMEx_MasterConfigSynchronization>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d001      	beq.n	80014be <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80014ba:	f002 fedd 	bl	8004278 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80014be:	bf00      	nop
 80014c0:	3730      	adds	r7, #48	; 0x30
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	20000258 	.word	0x20000258

080014cc <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b096      	sub	sp, #88	; 0x58
 80014d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014d2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80014d6:	2200      	movs	r2, #0
 80014d8:	601a      	str	r2, [r3, #0]
 80014da:	605a      	str	r2, [r3, #4]
 80014dc:	609a      	str	r2, [r3, #8]
 80014de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014e0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80014e4:	2200      	movs	r2, #0
 80014e6:	601a      	str	r2, [r3, #0]
 80014e8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014ee:	2200      	movs	r2, #0
 80014f0:	601a      	str	r2, [r3, #0]
 80014f2:	605a      	str	r2, [r3, #4]
 80014f4:	609a      	str	r2, [r3, #8]
 80014f6:	60da      	str	r2, [r3, #12]
 80014f8:	611a      	str	r2, [r3, #16]
 80014fa:	615a      	str	r2, [r3, #20]
 80014fc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80014fe:	1d3b      	adds	r3, r7, #4
 8001500:	2220      	movs	r2, #32
 8001502:	2100      	movs	r1, #0
 8001504:	4618      	mov	r0, r3
 8001506:	f00b f8e9 	bl	800c6dc <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800150a:	4b43      	ldr	r3, [pc, #268]	; (8001618 <MX_TIM8_Init+0x14c>)
 800150c:	4a43      	ldr	r2, [pc, #268]	; (800161c <MX_TIM8_Init+0x150>)
 800150e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001510:	4b41      	ldr	r3, [pc, #260]	; (8001618 <MX_TIM8_Init+0x14c>)
 8001512:	2200      	movs	r2, #0
 8001514:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001516:	4b40      	ldr	r3, [pc, #256]	; (8001618 <MX_TIM8_Init+0x14c>)
 8001518:	2200      	movs	r2, #0
 800151a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 7199;
 800151c:	4b3e      	ldr	r3, [pc, #248]	; (8001618 <MX_TIM8_Init+0x14c>)
 800151e:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001522:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001524:	4b3c      	ldr	r3, [pc, #240]	; (8001618 <MX_TIM8_Init+0x14c>)
 8001526:	2200      	movs	r2, #0
 8001528:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800152a:	4b3b      	ldr	r3, [pc, #236]	; (8001618 <MX_TIM8_Init+0x14c>)
 800152c:	2200      	movs	r2, #0
 800152e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001530:	4b39      	ldr	r3, [pc, #228]	; (8001618 <MX_TIM8_Init+0x14c>)
 8001532:	2200      	movs	r2, #0
 8001534:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001536:	4838      	ldr	r0, [pc, #224]	; (8001618 <MX_TIM8_Init+0x14c>)
 8001538:	f005 f98e 	bl	8006858 <HAL_TIM_Base_Init>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001542:	f002 fe99 	bl	8004278 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001546:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800154a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800154c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001550:	4619      	mov	r1, r3
 8001552:	4831      	ldr	r0, [pc, #196]	; (8001618 <MX_TIM8_Init+0x14c>)
 8001554:	f006 f87e 	bl	8007654 <HAL_TIM_ConfigClockSource>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800155e:	f002 fe8b 	bl	8004278 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001562:	482d      	ldr	r0, [pc, #180]	; (8001618 <MX_TIM8_Init+0x14c>)
 8001564:	f005 fa38 	bl	80069d8 <HAL_TIM_PWM_Init>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 800156e:	f002 fe83 	bl	8004278 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001572:	2300      	movs	r3, #0
 8001574:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001576:	2300      	movs	r3, #0
 8001578:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800157a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800157e:	4619      	mov	r1, r3
 8001580:	4825      	ldr	r0, [pc, #148]	; (8001618 <MX_TIM8_Init+0x14c>)
 8001582:	f006 fdcb 	bl	800811c <HAL_TIMEx_MasterConfigSynchronization>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 800158c:	f002 fe74 	bl	8004278 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001590:	2360      	movs	r3, #96	; 0x60
 8001592:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001594:	2300      	movs	r3, #0
 8001596:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001598:	2300      	movs	r3, #0
 800159a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800159c:	2300      	movs	r3, #0
 800159e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015a0:	2300      	movs	r3, #0
 80015a2:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80015a4:	2300      	movs	r3, #0
 80015a6:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80015a8:	2300      	movs	r3, #0
 80015aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015b0:	2200      	movs	r2, #0
 80015b2:	4619      	mov	r1, r3
 80015b4:	4818      	ldr	r0, [pc, #96]	; (8001618 <MX_TIM8_Init+0x14c>)
 80015b6:	f005 ff8b 	bl	80074d0 <HAL_TIM_PWM_ConfigChannel>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 80015c0:	f002 fe5a 	bl	8004278 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80015c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015c8:	2204      	movs	r2, #4
 80015ca:	4619      	mov	r1, r3
 80015cc:	4812      	ldr	r0, [pc, #72]	; (8001618 <MX_TIM8_Init+0x14c>)
 80015ce:	f005 ff7f 	bl	80074d0 <HAL_TIM_PWM_ConfigChannel>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d001      	beq.n	80015dc <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 80015d8:	f002 fe4e 	bl	8004278 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80015dc:	2300      	movs	r3, #0
 80015de:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80015e0:	2300      	movs	r3, #0
 80015e2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80015e4:	2300      	movs	r3, #0
 80015e6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80015e8:	2300      	movs	r3, #0
 80015ea:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80015ec:	2300      	movs	r3, #0
 80015ee:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80015f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015f4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80015f6:	2300      	movs	r3, #0
 80015f8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80015fa:	1d3b      	adds	r3, r7, #4
 80015fc:	4619      	mov	r1, r3
 80015fe:	4806      	ldr	r0, [pc, #24]	; (8001618 <MX_TIM8_Init+0x14c>)
 8001600:	f006 fe08 	bl	8008214 <HAL_TIMEx_ConfigBreakDeadTime>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d001      	beq.n	800160e <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 800160a:	f002 fe35 	bl	8004278 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800160e:	bf00      	nop
 8001610:	3758      	adds	r7, #88	; 0x58
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	200002a0 	.word	0x200002a0
 800161c:	40010400 	.word	0x40010400

08001620 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001624:	4b11      	ldr	r3, [pc, #68]	; (800166c <MX_USART3_UART_Init+0x4c>)
 8001626:	4a12      	ldr	r2, [pc, #72]	; (8001670 <MX_USART3_UART_Init+0x50>)
 8001628:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800162a:	4b10      	ldr	r3, [pc, #64]	; (800166c <MX_USART3_UART_Init+0x4c>)
 800162c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001630:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001632:	4b0e      	ldr	r3, [pc, #56]	; (800166c <MX_USART3_UART_Init+0x4c>)
 8001634:	2200      	movs	r2, #0
 8001636:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001638:	4b0c      	ldr	r3, [pc, #48]	; (800166c <MX_USART3_UART_Init+0x4c>)
 800163a:	2200      	movs	r2, #0
 800163c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800163e:	4b0b      	ldr	r3, [pc, #44]	; (800166c <MX_USART3_UART_Init+0x4c>)
 8001640:	2200      	movs	r2, #0
 8001642:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001644:	4b09      	ldr	r3, [pc, #36]	; (800166c <MX_USART3_UART_Init+0x4c>)
 8001646:	220c      	movs	r2, #12
 8001648:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800164a:	4b08      	ldr	r3, [pc, #32]	; (800166c <MX_USART3_UART_Init+0x4c>)
 800164c:	2200      	movs	r2, #0
 800164e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001650:	4b06      	ldr	r3, [pc, #24]	; (800166c <MX_USART3_UART_Init+0x4c>)
 8001652:	2200      	movs	r2, #0
 8001654:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001656:	4805      	ldr	r0, [pc, #20]	; (800166c <MX_USART3_UART_Init+0x4c>)
 8001658:	f006 fe42 	bl	80082e0 <HAL_UART_Init>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d001      	beq.n	8001666 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001662:	f002 fe09 	bl	8004278 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001666:	bf00      	nop
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	200002e8 	.word	0x200002e8
 8001670:	40004800 	.word	0x40004800

08001674 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b08a      	sub	sp, #40	; 0x28
 8001678:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800167a:	f107 0314 	add.w	r3, r7, #20
 800167e:	2200      	movs	r2, #0
 8001680:	601a      	str	r2, [r3, #0]
 8001682:	605a      	str	r2, [r3, #4]
 8001684:	609a      	str	r2, [r3, #8]
 8001686:	60da      	str	r2, [r3, #12]
 8001688:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800168a:	2300      	movs	r3, #0
 800168c:	613b      	str	r3, [r7, #16]
 800168e:	4b41      	ldr	r3, [pc, #260]	; (8001794 <MX_GPIO_Init+0x120>)
 8001690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001692:	4a40      	ldr	r2, [pc, #256]	; (8001794 <MX_GPIO_Init+0x120>)
 8001694:	f043 0310 	orr.w	r3, r3, #16
 8001698:	6313      	str	r3, [r2, #48]	; 0x30
 800169a:	4b3e      	ldr	r3, [pc, #248]	; (8001794 <MX_GPIO_Init+0x120>)
 800169c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800169e:	f003 0310 	and.w	r3, r3, #16
 80016a2:	613b      	str	r3, [r7, #16]
 80016a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016a6:	2300      	movs	r3, #0
 80016a8:	60fb      	str	r3, [r7, #12]
 80016aa:	4b3a      	ldr	r3, [pc, #232]	; (8001794 <MX_GPIO_Init+0x120>)
 80016ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ae:	4a39      	ldr	r2, [pc, #228]	; (8001794 <MX_GPIO_Init+0x120>)
 80016b0:	f043 0301 	orr.w	r3, r3, #1
 80016b4:	6313      	str	r3, [r2, #48]	; 0x30
 80016b6:	4b37      	ldr	r3, [pc, #220]	; (8001794 <MX_GPIO_Init+0x120>)
 80016b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ba:	f003 0301 	and.w	r3, r3, #1
 80016be:	60fb      	str	r3, [r7, #12]
 80016c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016c2:	2300      	movs	r3, #0
 80016c4:	60bb      	str	r3, [r7, #8]
 80016c6:	4b33      	ldr	r3, [pc, #204]	; (8001794 <MX_GPIO_Init+0x120>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ca:	4a32      	ldr	r2, [pc, #200]	; (8001794 <MX_GPIO_Init+0x120>)
 80016cc:	f043 0304 	orr.w	r3, r3, #4
 80016d0:	6313      	str	r3, [r2, #48]	; 0x30
 80016d2:	4b30      	ldr	r3, [pc, #192]	; (8001794 <MX_GPIO_Init+0x120>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d6:	f003 0304 	and.w	r3, r3, #4
 80016da:	60bb      	str	r3, [r7, #8]
 80016dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016de:	2300      	movs	r3, #0
 80016e0:	607b      	str	r3, [r7, #4]
 80016e2:	4b2c      	ldr	r3, [pc, #176]	; (8001794 <MX_GPIO_Init+0x120>)
 80016e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e6:	4a2b      	ldr	r2, [pc, #172]	; (8001794 <MX_GPIO_Init+0x120>)
 80016e8:	f043 0302 	orr.w	r3, r3, #2
 80016ec:	6313      	str	r3, [r2, #48]	; 0x30
 80016ee:	4b29      	ldr	r3, [pc, #164]	; (8001794 <MX_GPIO_Init+0x120>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f2:	f003 0302 	and.w	r3, r3, #2
 80016f6:	607b      	str	r3, [r7, #4]
 80016f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, OLED_SCL_Pin|OLED_SDA_Pin|OLED_RST_Pin|OLED_DC_Pin
 80016fa:	2200      	movs	r2, #0
 80016fc:	f44f 61bc 	mov.w	r1, #1504	; 0x5e0
 8001700:	4825      	ldr	r0, [pc, #148]	; (8001798 <MX_GPIO_Init+0x124>)
 8001702:	f003 fc1d 	bl	8004f40 <HAL_GPIO_WritePin>
                          |LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, AIN2_Pin|AIN1_Pin|BIN1_Pin|BIN2_Pin, GPIO_PIN_RESET);
 8001706:	2200      	movs	r2, #0
 8001708:	213c      	movs	r1, #60	; 0x3c
 800170a:	4824      	ldr	r0, [pc, #144]	; (800179c <MX_GPIO_Init+0x128>)
 800170c:	f003 fc18 	bl	8004f40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(US_Trig_GPIO_Port, US_Trig_Pin, GPIO_PIN_RESET);
 8001710:	2200      	movs	r2, #0
 8001712:	2110      	movs	r1, #16
 8001714:	4822      	ldr	r0, [pc, #136]	; (80017a0 <MX_GPIO_Init+0x12c>)
 8001716:	f003 fc13 	bl	8004f40 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OLED_SCL_Pin OLED_SDA_Pin OLED_RST_Pin OLED_DC_Pin
                           LED3_Pin */
  GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin|OLED_RST_Pin|OLED_DC_Pin
 800171a:	f44f 63bc 	mov.w	r3, #1504	; 0x5e0
 800171e:	617b      	str	r3, [r7, #20]
                          |LED3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001720:	2301      	movs	r3, #1
 8001722:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001724:	2300      	movs	r3, #0
 8001726:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001728:	2300      	movs	r3, #0
 800172a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800172c:	f107 0314 	add.w	r3, r7, #20
 8001730:	4619      	mov	r1, r3
 8001732:	4819      	ldr	r0, [pc, #100]	; (8001798 <MX_GPIO_Init+0x124>)
 8001734:	f003 fa68 	bl	8004c08 <HAL_GPIO_Init>

  /*Configure GPIO pins : AIN2_Pin AIN1_Pin */
  GPIO_InitStruct.Pin = AIN2_Pin|AIN1_Pin;
 8001738:	230c      	movs	r3, #12
 800173a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800173c:	2301      	movs	r3, #1
 800173e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001740:	2300      	movs	r3, #0
 8001742:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001744:	2302      	movs	r3, #2
 8001746:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001748:	f107 0314 	add.w	r3, r7, #20
 800174c:	4619      	mov	r1, r3
 800174e:	4813      	ldr	r0, [pc, #76]	; (800179c <MX_GPIO_Init+0x128>)
 8001750:	f003 fa5a 	bl	8004c08 <HAL_GPIO_Init>

  /*Configure GPIO pins : BIN1_Pin BIN2_Pin */
  GPIO_InitStruct.Pin = BIN1_Pin|BIN2_Pin;
 8001754:	2330      	movs	r3, #48	; 0x30
 8001756:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001758:	2301      	movs	r3, #1
 800175a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175c:	2300      	movs	r3, #0
 800175e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001760:	2300      	movs	r3, #0
 8001762:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001764:	f107 0314 	add.w	r3, r7, #20
 8001768:	4619      	mov	r1, r3
 800176a:	480c      	ldr	r0, [pc, #48]	; (800179c <MX_GPIO_Init+0x128>)
 800176c:	f003 fa4c 	bl	8004c08 <HAL_GPIO_Init>

  /*Configure GPIO pin : US_Trig_Pin */
  GPIO_InitStruct.Pin = US_Trig_Pin;
 8001770:	2310      	movs	r3, #16
 8001772:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001774:	2301      	movs	r3, #1
 8001776:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001778:	2300      	movs	r3, #0
 800177a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800177c:	2300      	movs	r3, #0
 800177e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(US_Trig_GPIO_Port, &GPIO_InitStruct);
 8001780:	f107 0314 	add.w	r3, r7, #20
 8001784:	4619      	mov	r1, r3
 8001786:	4806      	ldr	r0, [pc, #24]	; (80017a0 <MX_GPIO_Init+0x12c>)
 8001788:	f003 fa3e 	bl	8004c08 <HAL_GPIO_Init>

}
 800178c:	bf00      	nop
 800178e:	3728      	adds	r7, #40	; 0x28
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	40023800 	.word	0x40023800
 8001798:	40021000 	.word	0x40021000
 800179c:	40020000 	.word	0x40020000
 80017a0:	40020400 	.word	0x40020400
 80017a4:	00000000 	.word	0x00000000

080017a8 <HAL_TIM_IC_CaptureCallback>:
uint32_t IC_Val2 = 0;
uint32_t US_diff = 0;
uint8_t Is_First_Captured = 0; // is the first value captured ?

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
  if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) // if the interrupt source is channel1
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	7f1b      	ldrb	r3, [r3, #28]
 80017b4:	2b01      	cmp	r3, #1
 80017b6:	f040 8082 	bne.w	80018be <HAL_TIM_IC_CaptureCallback+0x116>
  {
    if (Is_First_Captured == 0) // if the first value is not captured
 80017ba:	4b45      	ldr	r3, [pc, #276]	; (80018d0 <HAL_TIM_IC_CaptureCallback+0x128>)
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d11a      	bne.n	80017f8 <HAL_TIM_IC_CaptureCallback+0x50>
    {
      IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 80017c2:	2100      	movs	r1, #0
 80017c4:	6878      	ldr	r0, [r7, #4]
 80017c6:	f006 f80d 	bl	80077e4 <HAL_TIM_ReadCapturedValue>
 80017ca:	4603      	mov	r3, r0
 80017cc:	4a41      	ldr	r2, [pc, #260]	; (80018d4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 80017ce:	6013      	str	r3, [r2, #0]
      Is_First_Captured = 1;                                    // set the first captured as true
 80017d0:	4b3f      	ldr	r3, [pc, #252]	; (80018d0 <HAL_TIM_IC_CaptureCallback+0x128>)
 80017d2:	2201      	movs	r2, #1
 80017d4:	701a      	strb	r2, [r3, #0]
      // Now change the polarity to falling edge
      __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	6a1a      	ldr	r2, [r3, #32]
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f022 020a 	bic.w	r2, r2, #10
 80017e4:	621a      	str	r2, [r3, #32]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	6a1a      	ldr	r2, [r3, #32]
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f042 0202 	orr.w	r2, r2, #2
 80017f4:	621a      	str	r2, [r3, #32]
      // set polarity to rising edge
      __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
      __HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
    }
  }
}
 80017f6:	e062      	b.n	80018be <HAL_TIM_IC_CaptureCallback+0x116>
    else if (Is_First_Captured == 1) // if the first is already captured
 80017f8:	4b35      	ldr	r3, [pc, #212]	; (80018d0 <HAL_TIM_IC_CaptureCallback+0x128>)
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	2b01      	cmp	r3, #1
 80017fe:	d15e      	bne.n	80018be <HAL_TIM_IC_CaptureCallback+0x116>
      IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read second value
 8001800:	2100      	movs	r1, #0
 8001802:	6878      	ldr	r0, [r7, #4]
 8001804:	f005 ffee 	bl	80077e4 <HAL_TIM_ReadCapturedValue>
 8001808:	4603      	mov	r3, r0
 800180a:	4a33      	ldr	r2, [pc, #204]	; (80018d8 <HAL_TIM_IC_CaptureCallback+0x130>)
 800180c:	6013      	str	r3, [r2, #0]
      __HAL_TIM_SET_COUNTER(htim, 0);                           // reset the counter
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	2200      	movs	r2, #0
 8001814:	625a      	str	r2, [r3, #36]	; 0x24
      if (IC_Val2 > IC_Val1)
 8001816:	4b30      	ldr	r3, [pc, #192]	; (80018d8 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001818:	681a      	ldr	r2, [r3, #0]
 800181a:	4b2e      	ldr	r3, [pc, #184]	; (80018d4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	429a      	cmp	r2, r3
 8001820:	d907      	bls.n	8001832 <HAL_TIM_IC_CaptureCallback+0x8a>
        US_diff = IC_Val2 - IC_Val1;
 8001822:	4b2d      	ldr	r3, [pc, #180]	; (80018d8 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	4b2b      	ldr	r3, [pc, #172]	; (80018d4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	1ad3      	subs	r3, r2, r3
 800182c:	4a2b      	ldr	r2, [pc, #172]	; (80018dc <HAL_TIM_IC_CaptureCallback+0x134>)
 800182e:	6013      	str	r3, [r2, #0]
 8001830:	e00f      	b.n	8001852 <HAL_TIM_IC_CaptureCallback+0xaa>
      else if (IC_Val1 > IC_Val2)
 8001832:	4b28      	ldr	r3, [pc, #160]	; (80018d4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8001834:	681a      	ldr	r2, [r3, #0]
 8001836:	4b28      	ldr	r3, [pc, #160]	; (80018d8 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	429a      	cmp	r2, r3
 800183c:	d909      	bls.n	8001852 <HAL_TIM_IC_CaptureCallback+0xaa>
        US_diff = (0xffff - IC_Val1) + IC_Val2;
 800183e:	4b26      	ldr	r3, [pc, #152]	; (80018d8 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001840:	681a      	ldr	r2, [r3, #0]
 8001842:	4b24      	ldr	r3, [pc, #144]	; (80018d4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	1ad3      	subs	r3, r2, r3
 8001848:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800184c:	33ff      	adds	r3, #255	; 0xff
 800184e:	4a23      	ldr	r2, [pc, #140]	; (80018dc <HAL_TIM_IC_CaptureCallback+0x134>)
 8001850:	6013      	str	r3, [r2, #0]
      obsDist_US = US_diff * .034 / 2;
 8001852:	4b22      	ldr	r3, [pc, #136]	; (80018dc <HAL_TIM_IC_CaptureCallback+0x134>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4618      	mov	r0, r3
 8001858:	f7fe fe4c 	bl	80004f4 <__aeabi_ui2d>
 800185c:	a31a      	add	r3, pc, #104	; (adr r3, 80018c8 <HAL_TIM_IC_CaptureCallback+0x120>)
 800185e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001862:	f7fe fec1 	bl	80005e8 <__aeabi_dmul>
 8001866:	4602      	mov	r2, r0
 8001868:	460b      	mov	r3, r1
 800186a:	4610      	mov	r0, r2
 800186c:	4619      	mov	r1, r3
 800186e:	f04f 0200 	mov.w	r2, #0
 8001872:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001876:	f7fe ffe1 	bl	800083c <__aeabi_ddiv>
 800187a:	4602      	mov	r2, r0
 800187c:	460b      	mov	r3, r1
 800187e:	4610      	mov	r0, r2
 8001880:	4619      	mov	r1, r3
 8001882:	f7ff f96b 	bl	8000b5c <__aeabi_d2f>
 8001886:	4603      	mov	r3, r0
 8001888:	4a15      	ldr	r2, [pc, #84]	; (80018e0 <HAL_TIM_IC_CaptureCallback+0x138>)
 800188a:	6013      	str	r3, [r2, #0]
      Is_First_Captured = 0; // set it back to false
 800188c:	4b10      	ldr	r3, [pc, #64]	; (80018d0 <HAL_TIM_IC_CaptureCallback+0x128>)
 800188e:	2200      	movs	r2, #0
 8001890:	701a      	strb	r2, [r3, #0]
      __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	6a1a      	ldr	r2, [r3, #32]
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f022 020a 	bic.w	r2, r2, #10
 80018a0:	621a      	str	r2, [r3, #32]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	6a12      	ldr	r2, [r2, #32]
 80018ac:	621a      	str	r2, [r3, #32]
      __HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
 80018ae:	4b0d      	ldr	r3, [pc, #52]	; (80018e4 <HAL_TIM_IC_CaptureCallback+0x13c>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	68da      	ldr	r2, [r3, #12]
 80018b4:	4b0b      	ldr	r3, [pc, #44]	; (80018e4 <HAL_TIM_IC_CaptureCallback+0x13c>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f022 0202 	bic.w	r2, r2, #2
 80018bc:	60da      	str	r2, [r3, #12]
}
 80018be:	bf00      	nop
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	b020c49c 	.word	0xb020c49c
 80018cc:	3fa16872 	.word	0x3fa16872
 80018d0:	2000041c 	.word	0x2000041c
 80018d4:	20000410 	.word	0x20000410
 80018d8:	20000414 	.word	0x20000414
 80018dc:	20000418 	.word	0x20000418
 80018e0:	2000040c 	.word	0x2000040c
 80018e4:	20000210 	.word	0x20000210

080018e8 <HAL_UART_RxCpltCallback>:
int targetD = 5;
uint8_t tempDir = 1;
int8_t step = 0;
uint8_t turnMode = 2;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b084      	sub	sp, #16
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  // prevent unused argument(s) compilation warning
  UNUSED(huart);
  int val;

  val = (aRxBuffer[2] - 48) * 10 + (aRxBuffer[3] - 48);
 80018f0:	4b94      	ldr	r3, [pc, #592]	; (8001b44 <HAL_UART_RxCpltCallback+0x25c>)
 80018f2:	789b      	ldrb	r3, [r3, #2]
 80018f4:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80018f8:	4613      	mov	r3, r2
 80018fa:	009b      	lsls	r3, r3, #2
 80018fc:	4413      	add	r3, r2
 80018fe:	005b      	lsls	r3, r3, #1
 8001900:	461a      	mov	r2, r3
 8001902:	4b90      	ldr	r3, [pc, #576]	; (8001b44 <HAL_UART_RxCpltCallback+0x25c>)
 8001904:	78db      	ldrb	r3, [r3, #3]
 8001906:	3b30      	subs	r3, #48	; 0x30
 8001908:	4413      	add	r3, r2
 800190a:	60fb      	str	r3, [r7, #12]
  if (aRxBuffer[4] >= '0' && aRxBuffer[4] <= '9')
 800190c:	4b8d      	ldr	r3, [pc, #564]	; (8001b44 <HAL_UART_RxCpltCallback+0x25c>)
 800190e:	791b      	ldrb	r3, [r3, #4]
 8001910:	2b2f      	cmp	r3, #47	; 0x2f
 8001912:	d90e      	bls.n	8001932 <HAL_UART_RxCpltCallback+0x4a>
 8001914:	4b8b      	ldr	r3, [pc, #556]	; (8001b44 <HAL_UART_RxCpltCallback+0x25c>)
 8001916:	791b      	ldrb	r3, [r3, #4]
 8001918:	2b39      	cmp	r3, #57	; 0x39
 800191a:	d80a      	bhi.n	8001932 <HAL_UART_RxCpltCallback+0x4a>
    // val += (aRxBuffer[4] - 48) * 100;
    val = val * 10 + (aRxBuffer[4] - 48);
 800191c:	68fa      	ldr	r2, [r7, #12]
 800191e:	4613      	mov	r3, r2
 8001920:	009b      	lsls	r3, r3, #2
 8001922:	4413      	add	r3, r2
 8001924:	005b      	lsls	r3, r3, #1
 8001926:	461a      	mov	r2, r3
 8001928:	4b86      	ldr	r3, [pc, #536]	; (8001b44 <HAL_UART_RxCpltCallback+0x25c>)
 800192a:	791b      	ldrb	r3, [r3, #4]
 800192c:	3b30      	subs	r3, #48	; 0x30
 800192e:	4413      	add	r3, r2
 8001930:	60fb      	str	r3, [r7, #12]

  manualMode = 0;
 8001932:	4b85      	ldr	r3, [pc, #532]	; (8001b48 <HAL_UART_RxCpltCallback+0x260>)
 8001934:	2200      	movs	r2, #0
 8001936:	701a      	strb	r2, [r3, #0]

  if (aRxBuffer[0] == 'S' && aRxBuffer[1] == 'T')
 8001938:	4b82      	ldr	r3, [pc, #520]	; (8001b44 <HAL_UART_RxCpltCallback+0x25c>)
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	2b53      	cmp	r3, #83	; 0x53
 800193e:	d159      	bne.n	80019f4 <HAL_UART_RxCpltCallback+0x10c>
 8001940:	4b80      	ldr	r3, [pc, #512]	; (8001b44 <HAL_UART_RxCpltCallback+0x25c>)
 8001942:	785b      	ldrb	r3, [r3, #1]
 8001944:	2b54      	cmp	r3, #84	; 0x54
 8001946:	d155      	bne.n	80019f4 <HAL_UART_RxCpltCallback+0x10c>
  { // only STOP can preempt any greedy task
    //		__ADD_COMMAND(cQueue, 0, 0); // stop
    __ON_TASK_END(&htim8, prevTask, curTask);
 8001948:	4b80      	ldr	r3, [pc, #512]	; (8001b4c <HAL_UART_RxCpltCallback+0x264>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	2200      	movs	r2, #0
 800194e:	635a      	str	r2, [r3, #52]	; 0x34
 8001950:	4b7e      	ldr	r3, [pc, #504]	; (8001b4c <HAL_UART_RxCpltCallback+0x264>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	2200      	movs	r2, #0
 8001956:	639a      	str	r2, [r3, #56]	; 0x38
 8001958:	4b7d      	ldr	r3, [pc, #500]	; (8001b50 <HAL_UART_RxCpltCallback+0x268>)
 800195a:	781a      	ldrb	r2, [r3, #0]
 800195c:	4b7d      	ldr	r3, [pc, #500]	; (8001b54 <HAL_UART_RxCpltCallback+0x26c>)
 800195e:	701a      	strb	r2, [r3, #0]
 8001960:	4b7b      	ldr	r3, [pc, #492]	; (8001b50 <HAL_UART_RxCpltCallback+0x268>)
 8001962:	2209      	movs	r2, #9
 8001964:	701a      	strb	r2, [r3, #0]
    angleNow = 0;
 8001966:	4b7c      	ldr	r3, [pc, #496]	; (8001b58 <HAL_UART_RxCpltCallback+0x270>)
 8001968:	f04f 0200 	mov.w	r2, #0
 800196c:	601a      	str	r2, [r3, #0]
    gyroZ = 0; // reset angle for PID
 800196e:	4b7b      	ldr	r3, [pc, #492]	; (8001b5c <HAL_UART_RxCpltCallback+0x274>)
 8001970:	2200      	movs	r2, #0
 8001972:	801a      	strh	r2, [r3, #0]
    PIDConfigReset(&pidTSlow);
 8001974:	487a      	ldr	r0, [pc, #488]	; (8001b60 <HAL_UART_RxCpltCallback+0x278>)
 8001976:	f000 fbf2 	bl	800215e <PIDConfigReset>
    PIDConfigReset(&pidSlow);
 800197a:	487a      	ldr	r0, [pc, #488]	; (8001b64 <HAL_UART_RxCpltCallback+0x27c>)
 800197c:	f000 fbef 	bl	800215e <PIDConfigReset>
    PIDConfigReset(&pidFast);
 8001980:	4879      	ldr	r0, [pc, #484]	; (8001b68 <HAL_UART_RxCpltCallback+0x280>)
 8001982:	f000 fbec 	bl	800215e <PIDConfigReset>
    curDistTick = 0;
 8001986:	4b79      	ldr	r3, [pc, #484]	; (8001b6c <HAL_UART_RxCpltCallback+0x284>)
 8001988:	2200      	movs	r2, #0
 800198a:	801a      	strh	r2, [r3, #0]
    if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 800198c:	4b78      	ldr	r3, [pc, #480]	; (8001b70 <HAL_UART_RxCpltCallback+0x288>)
 800198e:	781a      	ldrb	r2, [r3, #0]
 8001990:	4b77      	ldr	r3, [pc, #476]	; (8001b70 <HAL_UART_RxCpltCallback+0x288>)
 8001992:	785b      	ldrb	r3, [r3, #1]
 8001994:	429a      	cmp	r2, r3
 8001996:	d112      	bne.n	80019be <HAL_UART_RxCpltCallback+0xd6>
    {
      __CLEAR_CURCMD(curCmd);
 8001998:	4b76      	ldr	r3, [pc, #472]	; (8001b74 <HAL_UART_RxCpltCallback+0x28c>)
 800199a:	2264      	movs	r2, #100	; 0x64
 800199c:	701a      	strb	r2, [r3, #0]
 800199e:	4b75      	ldr	r3, [pc, #468]	; (8001b74 <HAL_UART_RxCpltCallback+0x28c>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	805a      	strh	r2, [r3, #2]
      __ACK_TASK_DONE(&huart3, rxMsg);
 80019a4:	4a74      	ldr	r2, [pc, #464]	; (8001b78 <HAL_UART_RxCpltCallback+0x290>)
 80019a6:	210f      	movs	r1, #15
 80019a8:	4874      	ldr	r0, [pc, #464]	; (8001b7c <HAL_UART_RxCpltCallback+0x294>)
 80019aa:	f00a fe63 	bl	800c674 <sniprintf>
 80019ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019b2:	2206      	movs	r2, #6
 80019b4:	4972      	ldr	r1, [pc, #456]	; (8001b80 <HAL_UART_RxCpltCallback+0x298>)
 80019b6:	4873      	ldr	r0, [pc, #460]	; (8001b84 <HAL_UART_RxCpltCallback+0x29c>)
 80019b8:	f006 fcdf 	bl	800837a <HAL_UART_Transmit>
    if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 80019bc:	e371      	b.n	80020a2 <HAL_UART_RxCpltCallback+0x7ba>
    }
    else
    {
      __READ_COMMAND(cQueue, curCmd, rxMsg);
 80019be:	4b6c      	ldr	r3, [pc, #432]	; (8001b70 <HAL_UART_RxCpltCallback+0x288>)
 80019c0:	785b      	ldrb	r3, [r3, #1]
 80019c2:	4a6c      	ldr	r2, [pc, #432]	; (8001b74 <HAL_UART_RxCpltCallback+0x28c>)
 80019c4:	496a      	ldr	r1, [pc, #424]	; (8001b70 <HAL_UART_RxCpltCallback+0x288>)
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	440b      	add	r3, r1
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	6013      	str	r3, [r2, #0]
 80019ce:	4b68      	ldr	r3, [pc, #416]	; (8001b70 <HAL_UART_RxCpltCallback+0x288>)
 80019d0:	785b      	ldrb	r3, [r3, #1]
 80019d2:	3301      	adds	r3, #1
 80019d4:	4a66      	ldr	r2, [pc, #408]	; (8001b70 <HAL_UART_RxCpltCallback+0x288>)
 80019d6:	7892      	ldrb	r2, [r2, #2]
 80019d8:	fb93 f1f2 	sdiv	r1, r3, r2
 80019dc:	fb01 f202 	mul.w	r2, r1, r2
 80019e0:	1a9b      	subs	r3, r3, r2
 80019e2:	b2da      	uxtb	r2, r3
 80019e4:	4b62      	ldr	r3, [pc, #392]	; (8001b70 <HAL_UART_RxCpltCallback+0x288>)
 80019e6:	705a      	strb	r2, [r3, #1]
 80019e8:	4a67      	ldr	r2, [pc, #412]	; (8001b88 <HAL_UART_RxCpltCallback+0x2a0>)
 80019ea:	210f      	movs	r1, #15
 80019ec:	4863      	ldr	r0, [pc, #396]	; (8001b7c <HAL_UART_RxCpltCallback+0x294>)
 80019ee:	f00a fe41 	bl	800c674 <sniprintf>
    if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 80019f2:	e356      	b.n	80020a2 <HAL_UART_RxCpltCallback+0x7ba>
    }
  }
  else if (aRxBuffer[0] == 'R' && aRxBuffer[1] == 'S')
 80019f4:	4b53      	ldr	r3, [pc, #332]	; (8001b44 <HAL_UART_RxCpltCallback+0x25c>)
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	2b52      	cmp	r3, #82	; 0x52
 80019fa:	d161      	bne.n	8001ac0 <HAL_UART_RxCpltCallback+0x1d8>
 80019fc:	4b51      	ldr	r3, [pc, #324]	; (8001b44 <HAL_UART_RxCpltCallback+0x25c>)
 80019fe:	785b      	ldrb	r3, [r3, #1]
 8001a00:	2b53      	cmp	r3, #83	; 0x53
 8001a02:	d15d      	bne.n	8001ac0 <HAL_UART_RxCpltCallback+0x1d8>
  {
    __ON_TASK_END(&htim8, prevTask, curTask);
 8001a04:	4b51      	ldr	r3, [pc, #324]	; (8001b4c <HAL_UART_RxCpltCallback+0x264>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	2200      	movs	r2, #0
 8001a0a:	635a      	str	r2, [r3, #52]	; 0x34
 8001a0c:	4b4f      	ldr	r3, [pc, #316]	; (8001b4c <HAL_UART_RxCpltCallback+0x264>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	2200      	movs	r2, #0
 8001a12:	639a      	str	r2, [r3, #56]	; 0x38
 8001a14:	4b4e      	ldr	r3, [pc, #312]	; (8001b50 <HAL_UART_RxCpltCallback+0x268>)
 8001a16:	781a      	ldrb	r2, [r3, #0]
 8001a18:	4b4e      	ldr	r3, [pc, #312]	; (8001b54 <HAL_UART_RxCpltCallback+0x26c>)
 8001a1a:	701a      	strb	r2, [r3, #0]
 8001a1c:	4b4c      	ldr	r3, [pc, #304]	; (8001b50 <HAL_UART_RxCpltCallback+0x268>)
 8001a1e:	2209      	movs	r2, #9
 8001a20:	701a      	strb	r2, [r3, #0]
    angleNow = 0;
 8001a22:	4b4d      	ldr	r3, [pc, #308]	; (8001b58 <HAL_UART_RxCpltCallback+0x270>)
 8001a24:	f04f 0200 	mov.w	r2, #0
 8001a28:	601a      	str	r2, [r3, #0]
    gyroZ = 0; // reset angle for PID
 8001a2a:	4b4c      	ldr	r3, [pc, #304]	; (8001b5c <HAL_UART_RxCpltCallback+0x274>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	801a      	strh	r2, [r3, #0]
    __RESET_SERVO_TURN(&htim1);
 8001a30:	4b56      	ldr	r3, [pc, #344]	; (8001b8c <HAL_UART_RxCpltCallback+0x2a4>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	228e      	movs	r2, #142	; 0x8e
 8001a36:	641a      	str	r2, [r3, #64]	; 0x40
 8001a38:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001a3c:	f002 ff4c 	bl	80048d8 <HAL_Delay>
    PIDConfigReset(&pidTSlow);
 8001a40:	4847      	ldr	r0, [pc, #284]	; (8001b60 <HAL_UART_RxCpltCallback+0x278>)
 8001a42:	f000 fb8c 	bl	800215e <PIDConfigReset>
    PIDConfigReset(&pidSlow);
 8001a46:	4847      	ldr	r0, [pc, #284]	; (8001b64 <HAL_UART_RxCpltCallback+0x27c>)
 8001a48:	f000 fb89 	bl	800215e <PIDConfigReset>
    PIDConfigReset(&pidFast);
 8001a4c:	4846      	ldr	r0, [pc, #280]	; (8001b68 <HAL_UART_RxCpltCallback+0x280>)
 8001a4e:	f000 fb86 	bl	800215e <PIDConfigReset>
    curDistTick = 0;
 8001a52:	4b46      	ldr	r3, [pc, #280]	; (8001b6c <HAL_UART_RxCpltCallback+0x284>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	801a      	strh	r2, [r3, #0]
    if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8001a58:	4b45      	ldr	r3, [pc, #276]	; (8001b70 <HAL_UART_RxCpltCallback+0x288>)
 8001a5a:	781a      	ldrb	r2, [r3, #0]
 8001a5c:	4b44      	ldr	r3, [pc, #272]	; (8001b70 <HAL_UART_RxCpltCallback+0x288>)
 8001a5e:	785b      	ldrb	r3, [r3, #1]
 8001a60:	429a      	cmp	r2, r3
 8001a62:	d112      	bne.n	8001a8a <HAL_UART_RxCpltCallback+0x1a2>
    {
      __CLEAR_CURCMD(curCmd);
 8001a64:	4b43      	ldr	r3, [pc, #268]	; (8001b74 <HAL_UART_RxCpltCallback+0x28c>)
 8001a66:	2264      	movs	r2, #100	; 0x64
 8001a68:	701a      	strb	r2, [r3, #0]
 8001a6a:	4b42      	ldr	r3, [pc, #264]	; (8001b74 <HAL_UART_RxCpltCallback+0x28c>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	805a      	strh	r2, [r3, #2]
      __ACK_TASK_DONE(&huart3, rxMsg);
 8001a70:	4a41      	ldr	r2, [pc, #260]	; (8001b78 <HAL_UART_RxCpltCallback+0x290>)
 8001a72:	210f      	movs	r1, #15
 8001a74:	4841      	ldr	r0, [pc, #260]	; (8001b7c <HAL_UART_RxCpltCallback+0x294>)
 8001a76:	f00a fdfd 	bl	800c674 <sniprintf>
 8001a7a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a7e:	2206      	movs	r2, #6
 8001a80:	493f      	ldr	r1, [pc, #252]	; (8001b80 <HAL_UART_RxCpltCallback+0x298>)
 8001a82:	4840      	ldr	r0, [pc, #256]	; (8001b84 <HAL_UART_RxCpltCallback+0x29c>)
 8001a84:	f006 fc79 	bl	800837a <HAL_UART_Transmit>
    if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8001a88:	e30b      	b.n	80020a2 <HAL_UART_RxCpltCallback+0x7ba>
    }
    else
    {
      __READ_COMMAND(cQueue, curCmd, rxMsg);
 8001a8a:	4b39      	ldr	r3, [pc, #228]	; (8001b70 <HAL_UART_RxCpltCallback+0x288>)
 8001a8c:	785b      	ldrb	r3, [r3, #1]
 8001a8e:	4a39      	ldr	r2, [pc, #228]	; (8001b74 <HAL_UART_RxCpltCallback+0x28c>)
 8001a90:	4937      	ldr	r1, [pc, #220]	; (8001b70 <HAL_UART_RxCpltCallback+0x288>)
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	440b      	add	r3, r1
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	6013      	str	r3, [r2, #0]
 8001a9a:	4b35      	ldr	r3, [pc, #212]	; (8001b70 <HAL_UART_RxCpltCallback+0x288>)
 8001a9c:	785b      	ldrb	r3, [r3, #1]
 8001a9e:	3301      	adds	r3, #1
 8001aa0:	4a33      	ldr	r2, [pc, #204]	; (8001b70 <HAL_UART_RxCpltCallback+0x288>)
 8001aa2:	7892      	ldrb	r2, [r2, #2]
 8001aa4:	fb93 f1f2 	sdiv	r1, r3, r2
 8001aa8:	fb01 f202 	mul.w	r2, r1, r2
 8001aac:	1a9b      	subs	r3, r3, r2
 8001aae:	b2da      	uxtb	r2, r3
 8001ab0:	4b2f      	ldr	r3, [pc, #188]	; (8001b70 <HAL_UART_RxCpltCallback+0x288>)
 8001ab2:	705a      	strb	r2, [r3, #1]
 8001ab4:	4a34      	ldr	r2, [pc, #208]	; (8001b88 <HAL_UART_RxCpltCallback+0x2a0>)
 8001ab6:	210f      	movs	r1, #15
 8001ab8:	4830      	ldr	r0, [pc, #192]	; (8001b7c <HAL_UART_RxCpltCallback+0x294>)
 8001aba:	f00a fddb 	bl	800c674 <sniprintf>
    if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8001abe:	e2f0      	b.n	80020a2 <HAL_UART_RxCpltCallback+0x7ba>
    }
  }
  else if (aRxBuffer[0] == 'F' && (aRxBuffer[1] == 'W' || aRxBuffer[1] == 'S'))
 8001ac0:	4b20      	ldr	r3, [pc, #128]	; (8001b44 <HAL_UART_RxCpltCallback+0x25c>)
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	2b46      	cmp	r3, #70	; 0x46
 8001ac6:	d165      	bne.n	8001b94 <HAL_UART_RxCpltCallback+0x2ac>
 8001ac8:	4b1e      	ldr	r3, [pc, #120]	; (8001b44 <HAL_UART_RxCpltCallback+0x25c>)
 8001aca:	785b      	ldrb	r3, [r3, #1]
 8001acc:	2b57      	cmp	r3, #87	; 0x57
 8001ace:	d003      	beq.n	8001ad8 <HAL_UART_RxCpltCallback+0x1f0>
 8001ad0:	4b1c      	ldr	r3, [pc, #112]	; (8001b44 <HAL_UART_RxCpltCallback+0x25c>)
 8001ad2:	785b      	ldrb	r3, [r3, #1]
 8001ad4:	2b53      	cmp	r3, #83	; 0x53
 8001ad6:	d15d      	bne.n	8001b94 <HAL_UART_RxCpltCallback+0x2ac>
  { // FW or FS
    manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8001ad8:	4b1a      	ldr	r3, [pc, #104]	; (8001b44 <HAL_UART_RxCpltCallback+0x25c>)
 8001ada:	789b      	ldrb	r3, [r3, #2]
 8001adc:	2b2d      	cmp	r3, #45	; 0x2d
 8001ade:	d105      	bne.n	8001aec <HAL_UART_RxCpltCallback+0x204>
 8001ae0:	4b18      	ldr	r3, [pc, #96]	; (8001b44 <HAL_UART_RxCpltCallback+0x25c>)
 8001ae2:	78db      	ldrb	r3, [r3, #3]
 8001ae4:	2b2d      	cmp	r3, #45	; 0x2d
 8001ae6:	d101      	bne.n	8001aec <HAL_UART_RxCpltCallback+0x204>
 8001ae8:	2301      	movs	r3, #1
 8001aea:	e000      	b.n	8001aee <HAL_UART_RxCpltCallback+0x206>
 8001aec:	2300      	movs	r3, #0
 8001aee:	b2da      	uxtb	r2, r3
 8001af0:	4b15      	ldr	r3, [pc, #84]	; (8001b48 <HAL_UART_RxCpltCallback+0x260>)
 8001af2:	701a      	strb	r2, [r3, #0]
    moveMode = aRxBuffer[1] == 'S' ? SLOW : FAST;
 8001af4:	4b13      	ldr	r3, [pc, #76]	; (8001b44 <HAL_UART_RxCpltCallback+0x25c>)
 8001af6:	785b      	ldrb	r3, [r3, #1]
 8001af8:	2b53      	cmp	r3, #83	; 0x53
 8001afa:	bf14      	ite	ne
 8001afc:	2301      	movne	r3, #1
 8001afe:	2300      	moveq	r3, #0
 8001b00:	b2db      	uxtb	r3, r3
 8001b02:	461a      	mov	r2, r3
 8001b04:	4b22      	ldr	r3, [pc, #136]	; (8001b90 <HAL_UART_RxCpltCallback+0x2a8>)
 8001b06:	701a      	strb	r2, [r3, #0]
    __ADD_COMMAND(cQueue, 1, val);
 8001b08:	4b19      	ldr	r3, [pc, #100]	; (8001b70 <HAL_UART_RxCpltCallback+0x288>)
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	4a18      	ldr	r2, [pc, #96]	; (8001b70 <HAL_UART_RxCpltCallback+0x288>)
 8001b0e:	009b      	lsls	r3, r3, #2
 8001b10:	4413      	add	r3, r2
 8001b12:	2201      	movs	r2, #1
 8001b14:	711a      	strb	r2, [r3, #4]
 8001b16:	4b16      	ldr	r3, [pc, #88]	; (8001b70 <HAL_UART_RxCpltCallback+0x288>)
 8001b18:	781b      	ldrb	r3, [r3, #0]
 8001b1a:	68fa      	ldr	r2, [r7, #12]
 8001b1c:	b291      	uxth	r1, r2
 8001b1e:	4a14      	ldr	r2, [pc, #80]	; (8001b70 <HAL_UART_RxCpltCallback+0x288>)
 8001b20:	009b      	lsls	r3, r3, #2
 8001b22:	4413      	add	r3, r2
 8001b24:	460a      	mov	r2, r1
 8001b26:	80da      	strh	r2, [r3, #6]
 8001b28:	4b11      	ldr	r3, [pc, #68]	; (8001b70 <HAL_UART_RxCpltCallback+0x288>)
 8001b2a:	781b      	ldrb	r3, [r3, #0]
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	4a10      	ldr	r2, [pc, #64]	; (8001b70 <HAL_UART_RxCpltCallback+0x288>)
 8001b30:	7892      	ldrb	r2, [r2, #2]
 8001b32:	fb93 f1f2 	sdiv	r1, r3, r2
 8001b36:	fb01 f202 	mul.w	r2, r1, r2
 8001b3a:	1a9b      	subs	r3, r3, r2
 8001b3c:	b2da      	uxtb	r2, r3
 8001b3e:	4b0c      	ldr	r3, [pc, #48]	; (8001b70 <HAL_UART_RxCpltCallback+0x288>)
 8001b40:	701a      	strb	r2, [r3, #0]
 8001b42:	e2ae      	b.n	80020a2 <HAL_UART_RxCpltCallback+0x7ba>
 8001b44:	20000354 	.word	0x20000354
 8001b48:	200003a8 	.word	0x200003a8
 8001b4c:	200002a0 	.word	0x200002a0
 8001b50:	20000134 	.word	0x20000134
 8001b54:	20000135 	.word	0x20000135
 8001b58:	200003b0 	.word	0x200003b0
 8001b5c:	200003b6 	.word	0x200003b6
 8001b60:	200003e4 	.word	0x200003e4
 8001b64:	200003d0 	.word	0x200003d0
 8001b68:	200003f8 	.word	0x200003f8
 8001b6c:	200003c8 	.word	0x200003c8
 8001b70:	20000360 	.word	0x20000360
 8001b74:	20000394 	.word	0x20000394
 8001b78:	0800d054 	.word	0x0800d054
 8001b7c:	20000398 	.word	0x20000398
 8001b80:	0800d05c 	.word	0x0800d05c
 8001b84:	200002e8 	.word	0x200002e8
 8001b88:	0800d064 	.word	0x0800d064
 8001b8c:	20000210 	.word	0x20000210
 8001b90:	20000136 	.word	0x20000136
  }
  else if (aRxBuffer[0] == 'B' && (aRxBuffer[1] == 'W' || aRxBuffer[1] == 'S'))
 8001b94:	4b96      	ldr	r3, [pc, #600]	; (8001df0 <HAL_UART_RxCpltCallback+0x508>)
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	2b42      	cmp	r3, #66	; 0x42
 8001b9a:	d13d      	bne.n	8001c18 <HAL_UART_RxCpltCallback+0x330>
 8001b9c:	4b94      	ldr	r3, [pc, #592]	; (8001df0 <HAL_UART_RxCpltCallback+0x508>)
 8001b9e:	785b      	ldrb	r3, [r3, #1]
 8001ba0:	2b57      	cmp	r3, #87	; 0x57
 8001ba2:	d003      	beq.n	8001bac <HAL_UART_RxCpltCallback+0x2c4>
 8001ba4:	4b92      	ldr	r3, [pc, #584]	; (8001df0 <HAL_UART_RxCpltCallback+0x508>)
 8001ba6:	785b      	ldrb	r3, [r3, #1]
 8001ba8:	2b53      	cmp	r3, #83	; 0x53
 8001baa:	d135      	bne.n	8001c18 <HAL_UART_RxCpltCallback+0x330>
  { // BW or BS
    manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8001bac:	4b90      	ldr	r3, [pc, #576]	; (8001df0 <HAL_UART_RxCpltCallback+0x508>)
 8001bae:	789b      	ldrb	r3, [r3, #2]
 8001bb0:	2b2d      	cmp	r3, #45	; 0x2d
 8001bb2:	d105      	bne.n	8001bc0 <HAL_UART_RxCpltCallback+0x2d8>
 8001bb4:	4b8e      	ldr	r3, [pc, #568]	; (8001df0 <HAL_UART_RxCpltCallback+0x508>)
 8001bb6:	78db      	ldrb	r3, [r3, #3]
 8001bb8:	2b2d      	cmp	r3, #45	; 0x2d
 8001bba:	d101      	bne.n	8001bc0 <HAL_UART_RxCpltCallback+0x2d8>
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	e000      	b.n	8001bc2 <HAL_UART_RxCpltCallback+0x2da>
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	b2da      	uxtb	r2, r3
 8001bc4:	4b8b      	ldr	r3, [pc, #556]	; (8001df4 <HAL_UART_RxCpltCallback+0x50c>)
 8001bc6:	701a      	strb	r2, [r3, #0]
    moveMode = aRxBuffer[1] == 'S' ? SLOW : FAST;
 8001bc8:	4b89      	ldr	r3, [pc, #548]	; (8001df0 <HAL_UART_RxCpltCallback+0x508>)
 8001bca:	785b      	ldrb	r3, [r3, #1]
 8001bcc:	2b53      	cmp	r3, #83	; 0x53
 8001bce:	bf14      	ite	ne
 8001bd0:	2301      	movne	r3, #1
 8001bd2:	2300      	moveq	r3, #0
 8001bd4:	b2db      	uxtb	r3, r3
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	4b87      	ldr	r3, [pc, #540]	; (8001df8 <HAL_UART_RxCpltCallback+0x510>)
 8001bda:	701a      	strb	r2, [r3, #0]
    __ADD_COMMAND(cQueue, 2, val);
 8001bdc:	4b87      	ldr	r3, [pc, #540]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	4a86      	ldr	r2, [pc, #536]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001be2:	009b      	lsls	r3, r3, #2
 8001be4:	4413      	add	r3, r2
 8001be6:	2202      	movs	r2, #2
 8001be8:	711a      	strb	r2, [r3, #4]
 8001bea:	4b84      	ldr	r3, [pc, #528]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001bec:	781b      	ldrb	r3, [r3, #0]
 8001bee:	68fa      	ldr	r2, [r7, #12]
 8001bf0:	b291      	uxth	r1, r2
 8001bf2:	4a82      	ldr	r2, [pc, #520]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001bf4:	009b      	lsls	r3, r3, #2
 8001bf6:	4413      	add	r3, r2
 8001bf8:	460a      	mov	r2, r1
 8001bfa:	80da      	strh	r2, [r3, #6]
 8001bfc:	4b7f      	ldr	r3, [pc, #508]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	3301      	adds	r3, #1
 8001c02:	4a7e      	ldr	r2, [pc, #504]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001c04:	7892      	ldrb	r2, [r2, #2]
 8001c06:	fb93 f1f2 	sdiv	r1, r3, r2
 8001c0a:	fb01 f202 	mul.w	r2, r1, r2
 8001c0e:	1a9b      	subs	r3, r3, r2
 8001c10:	b2da      	uxtb	r2, r3
 8001c12:	4b7a      	ldr	r3, [pc, #488]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001c14:	701a      	strb	r2, [r3, #0]
 8001c16:	e244      	b.n	80020a2 <HAL_UART_RxCpltCallback+0x7ba>
  }

  else if (aRxBuffer[0] == 'F' && aRxBuffer[1] == 'L')
 8001c18:	4b75      	ldr	r3, [pc, #468]	; (8001df0 <HAL_UART_RxCpltCallback+0x508>)
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	2b46      	cmp	r3, #70	; 0x46
 8001c1e:	d136      	bne.n	8001c8e <HAL_UART_RxCpltCallback+0x3a6>
 8001c20:	4b73      	ldr	r3, [pc, #460]	; (8001df0 <HAL_UART_RxCpltCallback+0x508>)
 8001c22:	785b      	ldrb	r3, [r3, #1]
 8001c24:	2b4c      	cmp	r3, #76	; 0x4c
 8001c26:	d132      	bne.n	8001c8e <HAL_UART_RxCpltCallback+0x3a6>
  { // FL
    manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8001c28:	4b71      	ldr	r3, [pc, #452]	; (8001df0 <HAL_UART_RxCpltCallback+0x508>)
 8001c2a:	789b      	ldrb	r3, [r3, #2]
 8001c2c:	2b2d      	cmp	r3, #45	; 0x2d
 8001c2e:	d105      	bne.n	8001c3c <HAL_UART_RxCpltCallback+0x354>
 8001c30:	4b6f      	ldr	r3, [pc, #444]	; (8001df0 <HAL_UART_RxCpltCallback+0x508>)
 8001c32:	78db      	ldrb	r3, [r3, #3]
 8001c34:	2b2d      	cmp	r3, #45	; 0x2d
 8001c36:	d101      	bne.n	8001c3c <HAL_UART_RxCpltCallback+0x354>
 8001c38:	2301      	movs	r3, #1
 8001c3a:	e000      	b.n	8001c3e <HAL_UART_RxCpltCallback+0x356>
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	b2da      	uxtb	r2, r3
 8001c40:	4b6c      	ldr	r3, [pc, #432]	; (8001df4 <HAL_UART_RxCpltCallback+0x50c>)
 8001c42:	701a      	strb	r2, [r3, #0]
    __ADD_COMMAND(cQueue, 3 + (manualMode ? 0 : 4), val);
 8001c44:	4b6b      	ldr	r3, [pc, #428]	; (8001df4 <HAL_UART_RxCpltCallback+0x50c>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d001      	beq.n	8001c50 <HAL_UART_RxCpltCallback+0x368>
 8001c4c:	2103      	movs	r1, #3
 8001c4e:	e000      	b.n	8001c52 <HAL_UART_RxCpltCallback+0x36a>
 8001c50:	2107      	movs	r1, #7
 8001c52:	4b6a      	ldr	r3, [pc, #424]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001c54:	781b      	ldrb	r3, [r3, #0]
 8001c56:	4a69      	ldr	r2, [pc, #420]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001c58:	009b      	lsls	r3, r3, #2
 8001c5a:	4413      	add	r3, r2
 8001c5c:	460a      	mov	r2, r1
 8001c5e:	711a      	strb	r2, [r3, #4]
 8001c60:	4b66      	ldr	r3, [pc, #408]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	68fa      	ldr	r2, [r7, #12]
 8001c66:	b291      	uxth	r1, r2
 8001c68:	4a64      	ldr	r2, [pc, #400]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001c6a:	009b      	lsls	r3, r3, #2
 8001c6c:	4413      	add	r3, r2
 8001c6e:	460a      	mov	r2, r1
 8001c70:	80da      	strh	r2, [r3, #6]
 8001c72:	4b62      	ldr	r3, [pc, #392]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	3301      	adds	r3, #1
 8001c78:	4a60      	ldr	r2, [pc, #384]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001c7a:	7892      	ldrb	r2, [r2, #2]
 8001c7c:	fb93 f1f2 	sdiv	r1, r3, r2
 8001c80:	fb01 f202 	mul.w	r2, r1, r2
 8001c84:	1a9b      	subs	r3, r3, r2
 8001c86:	b2da      	uxtb	r2, r3
 8001c88:	4b5c      	ldr	r3, [pc, #368]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001c8a:	701a      	strb	r2, [r3, #0]
 8001c8c:	e209      	b.n	80020a2 <HAL_UART_RxCpltCallback+0x7ba>
  }
  else if (aRxBuffer[0] == 'F' && aRxBuffer[1] == 'R')
 8001c8e:	4b58      	ldr	r3, [pc, #352]	; (8001df0 <HAL_UART_RxCpltCallback+0x508>)
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	2b46      	cmp	r3, #70	; 0x46
 8001c94:	d136      	bne.n	8001d04 <HAL_UART_RxCpltCallback+0x41c>
 8001c96:	4b56      	ldr	r3, [pc, #344]	; (8001df0 <HAL_UART_RxCpltCallback+0x508>)
 8001c98:	785b      	ldrb	r3, [r3, #1]
 8001c9a:	2b52      	cmp	r3, #82	; 0x52
 8001c9c:	d132      	bne.n	8001d04 <HAL_UART_RxCpltCallback+0x41c>
  { // FR
    manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8001c9e:	4b54      	ldr	r3, [pc, #336]	; (8001df0 <HAL_UART_RxCpltCallback+0x508>)
 8001ca0:	789b      	ldrb	r3, [r3, #2]
 8001ca2:	2b2d      	cmp	r3, #45	; 0x2d
 8001ca4:	d105      	bne.n	8001cb2 <HAL_UART_RxCpltCallback+0x3ca>
 8001ca6:	4b52      	ldr	r3, [pc, #328]	; (8001df0 <HAL_UART_RxCpltCallback+0x508>)
 8001ca8:	78db      	ldrb	r3, [r3, #3]
 8001caa:	2b2d      	cmp	r3, #45	; 0x2d
 8001cac:	d101      	bne.n	8001cb2 <HAL_UART_RxCpltCallback+0x3ca>
 8001cae:	2301      	movs	r3, #1
 8001cb0:	e000      	b.n	8001cb4 <HAL_UART_RxCpltCallback+0x3cc>
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	b2da      	uxtb	r2, r3
 8001cb6:	4b4f      	ldr	r3, [pc, #316]	; (8001df4 <HAL_UART_RxCpltCallback+0x50c>)
 8001cb8:	701a      	strb	r2, [r3, #0]
    __ADD_COMMAND(cQueue, 4 + (manualMode ? 0 : 4), val);
 8001cba:	4b4e      	ldr	r3, [pc, #312]	; (8001df4 <HAL_UART_RxCpltCallback+0x50c>)
 8001cbc:	781b      	ldrb	r3, [r3, #0]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d001      	beq.n	8001cc6 <HAL_UART_RxCpltCallback+0x3de>
 8001cc2:	2104      	movs	r1, #4
 8001cc4:	e000      	b.n	8001cc8 <HAL_UART_RxCpltCallback+0x3e0>
 8001cc6:	2108      	movs	r1, #8
 8001cc8:	4b4c      	ldr	r3, [pc, #304]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	4a4b      	ldr	r2, [pc, #300]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001cce:	009b      	lsls	r3, r3, #2
 8001cd0:	4413      	add	r3, r2
 8001cd2:	460a      	mov	r2, r1
 8001cd4:	711a      	strb	r2, [r3, #4]
 8001cd6:	4b49      	ldr	r3, [pc, #292]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001cd8:	781b      	ldrb	r3, [r3, #0]
 8001cda:	68fa      	ldr	r2, [r7, #12]
 8001cdc:	b291      	uxth	r1, r2
 8001cde:	4a47      	ldr	r2, [pc, #284]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001ce0:	009b      	lsls	r3, r3, #2
 8001ce2:	4413      	add	r3, r2
 8001ce4:	460a      	mov	r2, r1
 8001ce6:	80da      	strh	r2, [r3, #6]
 8001ce8:	4b44      	ldr	r3, [pc, #272]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	3301      	adds	r3, #1
 8001cee:	4a43      	ldr	r2, [pc, #268]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001cf0:	7892      	ldrb	r2, [r2, #2]
 8001cf2:	fb93 f1f2 	sdiv	r1, r3, r2
 8001cf6:	fb01 f202 	mul.w	r2, r1, r2
 8001cfa:	1a9b      	subs	r3, r3, r2
 8001cfc:	b2da      	uxtb	r2, r3
 8001cfe:	4b3f      	ldr	r3, [pc, #252]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001d00:	701a      	strb	r2, [r3, #0]
 8001d02:	e1ce      	b.n	80020a2 <HAL_UART_RxCpltCallback+0x7ba>
  }
  else if (aRxBuffer[0] == 'B' && aRxBuffer[1] == 'L')
 8001d04:	4b3a      	ldr	r3, [pc, #232]	; (8001df0 <HAL_UART_RxCpltCallback+0x508>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	2b42      	cmp	r3, #66	; 0x42
 8001d0a:	d136      	bne.n	8001d7a <HAL_UART_RxCpltCallback+0x492>
 8001d0c:	4b38      	ldr	r3, [pc, #224]	; (8001df0 <HAL_UART_RxCpltCallback+0x508>)
 8001d0e:	785b      	ldrb	r3, [r3, #1]
 8001d10:	2b4c      	cmp	r3, #76	; 0x4c
 8001d12:	d132      	bne.n	8001d7a <HAL_UART_RxCpltCallback+0x492>
  { // BL
    manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8001d14:	4b36      	ldr	r3, [pc, #216]	; (8001df0 <HAL_UART_RxCpltCallback+0x508>)
 8001d16:	789b      	ldrb	r3, [r3, #2]
 8001d18:	2b2d      	cmp	r3, #45	; 0x2d
 8001d1a:	d105      	bne.n	8001d28 <HAL_UART_RxCpltCallback+0x440>
 8001d1c:	4b34      	ldr	r3, [pc, #208]	; (8001df0 <HAL_UART_RxCpltCallback+0x508>)
 8001d1e:	78db      	ldrb	r3, [r3, #3]
 8001d20:	2b2d      	cmp	r3, #45	; 0x2d
 8001d22:	d101      	bne.n	8001d28 <HAL_UART_RxCpltCallback+0x440>
 8001d24:	2301      	movs	r3, #1
 8001d26:	e000      	b.n	8001d2a <HAL_UART_RxCpltCallback+0x442>
 8001d28:	2300      	movs	r3, #0
 8001d2a:	b2da      	uxtb	r2, r3
 8001d2c:	4b31      	ldr	r3, [pc, #196]	; (8001df4 <HAL_UART_RxCpltCallback+0x50c>)
 8001d2e:	701a      	strb	r2, [r3, #0]
    __ADD_COMMAND(cQueue, 5 + (manualMode ? 0 : 4), val);
 8001d30:	4b30      	ldr	r3, [pc, #192]	; (8001df4 <HAL_UART_RxCpltCallback+0x50c>)
 8001d32:	781b      	ldrb	r3, [r3, #0]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d001      	beq.n	8001d3c <HAL_UART_RxCpltCallback+0x454>
 8001d38:	2105      	movs	r1, #5
 8001d3a:	e000      	b.n	8001d3e <HAL_UART_RxCpltCallback+0x456>
 8001d3c:	2109      	movs	r1, #9
 8001d3e:	4b2f      	ldr	r3, [pc, #188]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001d40:	781b      	ldrb	r3, [r3, #0]
 8001d42:	4a2e      	ldr	r2, [pc, #184]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001d44:	009b      	lsls	r3, r3, #2
 8001d46:	4413      	add	r3, r2
 8001d48:	460a      	mov	r2, r1
 8001d4a:	711a      	strb	r2, [r3, #4]
 8001d4c:	4b2b      	ldr	r3, [pc, #172]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	68fa      	ldr	r2, [r7, #12]
 8001d52:	b291      	uxth	r1, r2
 8001d54:	4a29      	ldr	r2, [pc, #164]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001d56:	009b      	lsls	r3, r3, #2
 8001d58:	4413      	add	r3, r2
 8001d5a:	460a      	mov	r2, r1
 8001d5c:	80da      	strh	r2, [r3, #6]
 8001d5e:	4b27      	ldr	r3, [pc, #156]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001d60:	781b      	ldrb	r3, [r3, #0]
 8001d62:	3301      	adds	r3, #1
 8001d64:	4a25      	ldr	r2, [pc, #148]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001d66:	7892      	ldrb	r2, [r2, #2]
 8001d68:	fb93 f1f2 	sdiv	r1, r3, r2
 8001d6c:	fb01 f202 	mul.w	r2, r1, r2
 8001d70:	1a9b      	subs	r3, r3, r2
 8001d72:	b2da      	uxtb	r2, r3
 8001d74:	4b21      	ldr	r3, [pc, #132]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001d76:	701a      	strb	r2, [r3, #0]
 8001d78:	e193      	b.n	80020a2 <HAL_UART_RxCpltCallback+0x7ba>
  }
  else if (aRxBuffer[0] == 'B' && aRxBuffer[1] == 'R')
 8001d7a:	4b1d      	ldr	r3, [pc, #116]	; (8001df0 <HAL_UART_RxCpltCallback+0x508>)
 8001d7c:	781b      	ldrb	r3, [r3, #0]
 8001d7e:	2b42      	cmp	r3, #66	; 0x42
 8001d80:	d13e      	bne.n	8001e00 <HAL_UART_RxCpltCallback+0x518>
 8001d82:	4b1b      	ldr	r3, [pc, #108]	; (8001df0 <HAL_UART_RxCpltCallback+0x508>)
 8001d84:	785b      	ldrb	r3, [r3, #1]
 8001d86:	2b52      	cmp	r3, #82	; 0x52
 8001d88:	d13a      	bne.n	8001e00 <HAL_UART_RxCpltCallback+0x518>
  { // BR
    manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8001d8a:	4b19      	ldr	r3, [pc, #100]	; (8001df0 <HAL_UART_RxCpltCallback+0x508>)
 8001d8c:	789b      	ldrb	r3, [r3, #2]
 8001d8e:	2b2d      	cmp	r3, #45	; 0x2d
 8001d90:	d105      	bne.n	8001d9e <HAL_UART_RxCpltCallback+0x4b6>
 8001d92:	4b17      	ldr	r3, [pc, #92]	; (8001df0 <HAL_UART_RxCpltCallback+0x508>)
 8001d94:	78db      	ldrb	r3, [r3, #3]
 8001d96:	2b2d      	cmp	r3, #45	; 0x2d
 8001d98:	d101      	bne.n	8001d9e <HAL_UART_RxCpltCallback+0x4b6>
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	e000      	b.n	8001da0 <HAL_UART_RxCpltCallback+0x4b8>
 8001d9e:	2300      	movs	r3, #0
 8001da0:	b2da      	uxtb	r2, r3
 8001da2:	4b14      	ldr	r3, [pc, #80]	; (8001df4 <HAL_UART_RxCpltCallback+0x50c>)
 8001da4:	701a      	strb	r2, [r3, #0]
    __ADD_COMMAND(cQueue, 6 + (manualMode ? 0 : 4), val);
 8001da6:	4b13      	ldr	r3, [pc, #76]	; (8001df4 <HAL_UART_RxCpltCallback+0x50c>)
 8001da8:	781b      	ldrb	r3, [r3, #0]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d001      	beq.n	8001db2 <HAL_UART_RxCpltCallback+0x4ca>
 8001dae:	2106      	movs	r1, #6
 8001db0:	e000      	b.n	8001db4 <HAL_UART_RxCpltCallback+0x4cc>
 8001db2:	210a      	movs	r1, #10
 8001db4:	4b11      	ldr	r3, [pc, #68]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	4a10      	ldr	r2, [pc, #64]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001dba:	009b      	lsls	r3, r3, #2
 8001dbc:	4413      	add	r3, r2
 8001dbe:	460a      	mov	r2, r1
 8001dc0:	711a      	strb	r2, [r3, #4]
 8001dc2:	4b0e      	ldr	r3, [pc, #56]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001dc4:	781b      	ldrb	r3, [r3, #0]
 8001dc6:	68fa      	ldr	r2, [r7, #12]
 8001dc8:	b291      	uxth	r1, r2
 8001dca:	4a0c      	ldr	r2, [pc, #48]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001dcc:	009b      	lsls	r3, r3, #2
 8001dce:	4413      	add	r3, r2
 8001dd0:	460a      	mov	r2, r1
 8001dd2:	80da      	strh	r2, [r3, #6]
 8001dd4:	4b09      	ldr	r3, [pc, #36]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	3301      	adds	r3, #1
 8001dda:	4a08      	ldr	r2, [pc, #32]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001ddc:	7892      	ldrb	r2, [r2, #2]
 8001dde:	fb93 f1f2 	sdiv	r1, r3, r2
 8001de2:	fb01 f202 	mul.w	r2, r1, r2
 8001de6:	1a9b      	subs	r3, r3, r2
 8001de8:	b2da      	uxtb	r2, r3
 8001dea:	4b04      	ldr	r3, [pc, #16]	; (8001dfc <HAL_UART_RxCpltCallback+0x514>)
 8001dec:	701a      	strb	r2, [r3, #0]
 8001dee:	e158      	b.n	80020a2 <HAL_UART_RxCpltCallback+0x7ba>
 8001df0:	20000354 	.word	0x20000354
 8001df4:	200003a8 	.word	0x200003a8
 8001df8:	20000136 	.word	0x20000136
 8001dfc:	20000360 	.word	0x20000360
  }
  else if (aRxBuffer[0] == 'T' && aRxBuffer[1] == 'L')
 8001e00:	4b95      	ldr	r3, [pc, #596]	; (8002058 <HAL_UART_RxCpltCallback+0x770>)
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	2b54      	cmp	r3, #84	; 0x54
 8001e06:	d121      	bne.n	8001e4c <HAL_UART_RxCpltCallback+0x564>
 8001e08:	4b93      	ldr	r3, [pc, #588]	; (8002058 <HAL_UART_RxCpltCallback+0x770>)
 8001e0a:	785b      	ldrb	r3, [r3, #1]
 8001e0c:	2b4c      	cmp	r3, #76	; 0x4c
 8001e0e:	d11d      	bne.n	8001e4c <HAL_UART_RxCpltCallback+0x564>
    __ADD_COMMAND(cQueue, 11, val); // TL turn left max
 8001e10:	4b92      	ldr	r3, [pc, #584]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001e12:	781b      	ldrb	r3, [r3, #0]
 8001e14:	4a91      	ldr	r2, [pc, #580]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001e16:	009b      	lsls	r3, r3, #2
 8001e18:	4413      	add	r3, r2
 8001e1a:	220b      	movs	r2, #11
 8001e1c:	711a      	strb	r2, [r3, #4]
 8001e1e:	4b8f      	ldr	r3, [pc, #572]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	68fa      	ldr	r2, [r7, #12]
 8001e24:	b291      	uxth	r1, r2
 8001e26:	4a8d      	ldr	r2, [pc, #564]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001e28:	009b      	lsls	r3, r3, #2
 8001e2a:	4413      	add	r3, r2
 8001e2c:	460a      	mov	r2, r1
 8001e2e:	80da      	strh	r2, [r3, #6]
 8001e30:	4b8a      	ldr	r3, [pc, #552]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	3301      	adds	r3, #1
 8001e36:	4a89      	ldr	r2, [pc, #548]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001e38:	7892      	ldrb	r2, [r2, #2]
 8001e3a:	fb93 f1f2 	sdiv	r1, r3, r2
 8001e3e:	fb01 f202 	mul.w	r2, r1, r2
 8001e42:	1a9b      	subs	r3, r3, r2
 8001e44:	b2da      	uxtb	r2, r3
 8001e46:	4b85      	ldr	r3, [pc, #532]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001e48:	701a      	strb	r2, [r3, #0]
 8001e4a:	e12a      	b.n	80020a2 <HAL_UART_RxCpltCallback+0x7ba>
  else if (aRxBuffer[0] == 'T' && aRxBuffer[1] == 'R')
 8001e4c:	4b82      	ldr	r3, [pc, #520]	; (8002058 <HAL_UART_RxCpltCallback+0x770>)
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	2b54      	cmp	r3, #84	; 0x54
 8001e52:	d121      	bne.n	8001e98 <HAL_UART_RxCpltCallback+0x5b0>
 8001e54:	4b80      	ldr	r3, [pc, #512]	; (8002058 <HAL_UART_RxCpltCallback+0x770>)
 8001e56:	785b      	ldrb	r3, [r3, #1]
 8001e58:	2b52      	cmp	r3, #82	; 0x52
 8001e5a:	d11d      	bne.n	8001e98 <HAL_UART_RxCpltCallback+0x5b0>
    __ADD_COMMAND(cQueue, 12, val); // TR turn right max
 8001e5c:	4b7f      	ldr	r3, [pc, #508]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	4a7e      	ldr	r2, [pc, #504]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	4413      	add	r3, r2
 8001e66:	220c      	movs	r2, #12
 8001e68:	711a      	strb	r2, [r3, #4]
 8001e6a:	4b7c      	ldr	r3, [pc, #496]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	68fa      	ldr	r2, [r7, #12]
 8001e70:	b291      	uxth	r1, r2
 8001e72:	4a7a      	ldr	r2, [pc, #488]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001e74:	009b      	lsls	r3, r3, #2
 8001e76:	4413      	add	r3, r2
 8001e78:	460a      	mov	r2, r1
 8001e7a:	80da      	strh	r2, [r3, #6]
 8001e7c:	4b77      	ldr	r3, [pc, #476]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	3301      	adds	r3, #1
 8001e82:	4a76      	ldr	r2, [pc, #472]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001e84:	7892      	ldrb	r2, [r2, #2]
 8001e86:	fb93 f1f2 	sdiv	r1, r3, r2
 8001e8a:	fb01 f202 	mul.w	r2, r1, r2
 8001e8e:	1a9b      	subs	r3, r3, r2
 8001e90:	b2da      	uxtb	r2, r3
 8001e92:	4b72      	ldr	r3, [pc, #456]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001e94:	701a      	strb	r2, [r3, #0]
 8001e96:	e104      	b.n	80020a2 <HAL_UART_RxCpltCallback+0x7ba>
  else if (aRxBuffer[0] == 'I' && aRxBuffer[1] == 'R')
 8001e98:	4b6f      	ldr	r3, [pc, #444]	; (8002058 <HAL_UART_RxCpltCallback+0x770>)
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	2b49      	cmp	r3, #73	; 0x49
 8001e9e:	d121      	bne.n	8001ee4 <HAL_UART_RxCpltCallback+0x5fc>
 8001ea0:	4b6d      	ldr	r3, [pc, #436]	; (8002058 <HAL_UART_RxCpltCallback+0x770>)
 8001ea2:	785b      	ldrb	r3, [r3, #1]
 8001ea4:	2b52      	cmp	r3, #82	; 0x52
 8001ea6:	d11d      	bne.n	8001ee4 <HAL_UART_RxCpltCallback+0x5fc>
    __ADD_COMMAND(cQueue, 13, val); // test IR sensor
 8001ea8:	4b6c      	ldr	r3, [pc, #432]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	4a6b      	ldr	r2, [pc, #428]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001eae:	009b      	lsls	r3, r3, #2
 8001eb0:	4413      	add	r3, r2
 8001eb2:	220d      	movs	r2, #13
 8001eb4:	711a      	strb	r2, [r3, #4]
 8001eb6:	4b69      	ldr	r3, [pc, #420]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001eb8:	781b      	ldrb	r3, [r3, #0]
 8001eba:	68fa      	ldr	r2, [r7, #12]
 8001ebc:	b291      	uxth	r1, r2
 8001ebe:	4a67      	ldr	r2, [pc, #412]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001ec0:	009b      	lsls	r3, r3, #2
 8001ec2:	4413      	add	r3, r2
 8001ec4:	460a      	mov	r2, r1
 8001ec6:	80da      	strh	r2, [r3, #6]
 8001ec8:	4b64      	ldr	r3, [pc, #400]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	3301      	adds	r3, #1
 8001ece:	4a63      	ldr	r2, [pc, #396]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001ed0:	7892      	ldrb	r2, [r2, #2]
 8001ed2:	fb93 f1f2 	sdiv	r1, r3, r2
 8001ed6:	fb01 f202 	mul.w	r2, r1, r2
 8001eda:	1a9b      	subs	r3, r3, r2
 8001edc:	b2da      	uxtb	r2, r3
 8001ede:	4b5f      	ldr	r3, [pc, #380]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001ee0:	701a      	strb	r2, [r3, #0]
 8001ee2:	e0de      	b.n	80020a2 <HAL_UART_RxCpltCallback+0x7ba>
  else if (aRxBuffer[0] == 'D' && aRxBuffer[1] == 'T')
 8001ee4:	4b5c      	ldr	r3, [pc, #368]	; (8002058 <HAL_UART_RxCpltCallback+0x770>)
 8001ee6:	781b      	ldrb	r3, [r3, #0]
 8001ee8:	2b44      	cmp	r3, #68	; 0x44
 8001eea:	d121      	bne.n	8001f30 <HAL_UART_RxCpltCallback+0x648>
 8001eec:	4b5a      	ldr	r3, [pc, #360]	; (8002058 <HAL_UART_RxCpltCallback+0x770>)
 8001eee:	785b      	ldrb	r3, [r3, #1]
 8001ef0:	2b54      	cmp	r3, #84	; 0x54
 8001ef2:	d11d      	bne.n	8001f30 <HAL_UART_RxCpltCallback+0x648>
    __ADD_COMMAND(cQueue, 14, val); // DT move until specified distance from obstacle
 8001ef4:	4b59      	ldr	r3, [pc, #356]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	4a58      	ldr	r2, [pc, #352]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001efa:	009b      	lsls	r3, r3, #2
 8001efc:	4413      	add	r3, r2
 8001efe:	220e      	movs	r2, #14
 8001f00:	711a      	strb	r2, [r3, #4]
 8001f02:	4b56      	ldr	r3, [pc, #344]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	68fa      	ldr	r2, [r7, #12]
 8001f08:	b291      	uxth	r1, r2
 8001f0a:	4a54      	ldr	r2, [pc, #336]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001f0c:	009b      	lsls	r3, r3, #2
 8001f0e:	4413      	add	r3, r2
 8001f10:	460a      	mov	r2, r1
 8001f12:	80da      	strh	r2, [r3, #6]
 8001f14:	4b51      	ldr	r3, [pc, #324]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001f16:	781b      	ldrb	r3, [r3, #0]
 8001f18:	3301      	adds	r3, #1
 8001f1a:	4a50      	ldr	r2, [pc, #320]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001f1c:	7892      	ldrb	r2, [r2, #2]
 8001f1e:	fb93 f1f2 	sdiv	r1, r3, r2
 8001f22:	fb01 f202 	mul.w	r2, r1, r2
 8001f26:	1a9b      	subs	r3, r3, r2
 8001f28:	b2da      	uxtb	r2, r3
 8001f2a:	4b4c      	ldr	r3, [pc, #304]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001f2c:	701a      	strb	r2, [r3, #0]
 8001f2e:	e0b8      	b.n	80020a2 <HAL_UART_RxCpltCallback+0x7ba>
  else if (aRxBuffer[0] == 'Z' && aRxBuffer[1] == 'Z')
 8001f30:	4b49      	ldr	r3, [pc, #292]	; (8002058 <HAL_UART_RxCpltCallback+0x770>)
 8001f32:	781b      	ldrb	r3, [r3, #0]
 8001f34:	2b5a      	cmp	r3, #90	; 0x5a
 8001f36:	d121      	bne.n	8001f7c <HAL_UART_RxCpltCallback+0x694>
 8001f38:	4b47      	ldr	r3, [pc, #284]	; (8002058 <HAL_UART_RxCpltCallback+0x770>)
 8001f3a:	785b      	ldrb	r3, [r3, #1]
 8001f3c:	2b5a      	cmp	r3, #90	; 0x5a
 8001f3e:	d11d      	bne.n	8001f7c <HAL_UART_RxCpltCallback+0x694>
    __ADD_COMMAND(cQueue, 15, val); // ZZ buzzer
 8001f40:	4b46      	ldr	r3, [pc, #280]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001f42:	781b      	ldrb	r3, [r3, #0]
 8001f44:	4a45      	ldr	r2, [pc, #276]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	4413      	add	r3, r2
 8001f4a:	220f      	movs	r2, #15
 8001f4c:	711a      	strb	r2, [r3, #4]
 8001f4e:	4b43      	ldr	r3, [pc, #268]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	68fa      	ldr	r2, [r7, #12]
 8001f54:	b291      	uxth	r1, r2
 8001f56:	4a41      	ldr	r2, [pc, #260]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	4413      	add	r3, r2
 8001f5c:	460a      	mov	r2, r1
 8001f5e:	80da      	strh	r2, [r3, #6]
 8001f60:	4b3e      	ldr	r3, [pc, #248]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001f62:	781b      	ldrb	r3, [r3, #0]
 8001f64:	3301      	adds	r3, #1
 8001f66:	4a3d      	ldr	r2, [pc, #244]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001f68:	7892      	ldrb	r2, [r2, #2]
 8001f6a:	fb93 f1f2 	sdiv	r1, r3, r2
 8001f6e:	fb01 f202 	mul.w	r2, r1, r2
 8001f72:	1a9b      	subs	r3, r3, r2
 8001f74:	b2da      	uxtb	r2, r3
 8001f76:	4b39      	ldr	r3, [pc, #228]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001f78:	701a      	strb	r2, [r3, #0]
 8001f7a:	e092      	b.n	80020a2 <HAL_UART_RxCpltCallback+0x7ba>
  else if (aRxBuffer[0] == 'W' && aRxBuffer[1] == 'X')
 8001f7c:	4b36      	ldr	r3, [pc, #216]	; (8002058 <HAL_UART_RxCpltCallback+0x770>)
 8001f7e:	781b      	ldrb	r3, [r3, #0]
 8001f80:	2b57      	cmp	r3, #87	; 0x57
 8001f82:	d121      	bne.n	8001fc8 <HAL_UART_RxCpltCallback+0x6e0>
 8001f84:	4b34      	ldr	r3, [pc, #208]	; (8002058 <HAL_UART_RxCpltCallback+0x770>)
 8001f86:	785b      	ldrb	r3, [r3, #1]
 8001f88:	2b58      	cmp	r3, #88	; 0x58
 8001f8a:	d11d      	bne.n	8001fc8 <HAL_UART_RxCpltCallback+0x6e0>
    __ADD_COMMAND(cQueue, 16, val); // WN fastest path
 8001f8c:	4b33      	ldr	r3, [pc, #204]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	4a32      	ldr	r2, [pc, #200]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001f92:	009b      	lsls	r3, r3, #2
 8001f94:	4413      	add	r3, r2
 8001f96:	2210      	movs	r2, #16
 8001f98:	711a      	strb	r2, [r3, #4]
 8001f9a:	4b30      	ldr	r3, [pc, #192]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001f9c:	781b      	ldrb	r3, [r3, #0]
 8001f9e:	68fa      	ldr	r2, [r7, #12]
 8001fa0:	b291      	uxth	r1, r2
 8001fa2:	4a2e      	ldr	r2, [pc, #184]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001fa4:	009b      	lsls	r3, r3, #2
 8001fa6:	4413      	add	r3, r2
 8001fa8:	460a      	mov	r2, r1
 8001faa:	80da      	strh	r2, [r3, #6]
 8001fac:	4b2b      	ldr	r3, [pc, #172]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	4a2a      	ldr	r2, [pc, #168]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001fb4:	7892      	ldrb	r2, [r2, #2]
 8001fb6:	fb93 f1f2 	sdiv	r1, r3, r2
 8001fba:	fb01 f202 	mul.w	r2, r1, r2
 8001fbe:	1a9b      	subs	r3, r3, r2
 8001fc0:	b2da      	uxtb	r2, r3
 8001fc2:	4b26      	ldr	r3, [pc, #152]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001fc4:	701a      	strb	r2, [r3, #0]
 8001fc6:	e06c      	b.n	80020a2 <HAL_UART_RxCpltCallback+0x7ba>
  else if (aRxBuffer[0] == 'W' && aRxBuffer[1] == 'N')
 8001fc8:	4b23      	ldr	r3, [pc, #140]	; (8002058 <HAL_UART_RxCpltCallback+0x770>)
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	2b57      	cmp	r3, #87	; 0x57
 8001fce:	d121      	bne.n	8002014 <HAL_UART_RxCpltCallback+0x72c>
 8001fd0:	4b21      	ldr	r3, [pc, #132]	; (8002058 <HAL_UART_RxCpltCallback+0x770>)
 8001fd2:	785b      	ldrb	r3, [r3, #1]
 8001fd4:	2b4e      	cmp	r3, #78	; 0x4e
 8001fd6:	d11d      	bne.n	8002014 <HAL_UART_RxCpltCallback+0x72c>
    __ADD_COMMAND(cQueue, 17, val); // WN fastest path v2
 8001fd8:	4b20      	ldr	r3, [pc, #128]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	4a1f      	ldr	r2, [pc, #124]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	4413      	add	r3, r2
 8001fe2:	2211      	movs	r2, #17
 8001fe4:	711a      	strb	r2, [r3, #4]
 8001fe6:	4b1d      	ldr	r3, [pc, #116]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	68fa      	ldr	r2, [r7, #12]
 8001fec:	b291      	uxth	r1, r2
 8001fee:	4a1b      	ldr	r2, [pc, #108]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001ff0:	009b      	lsls	r3, r3, #2
 8001ff2:	4413      	add	r3, r2
 8001ff4:	460a      	mov	r2, r1
 8001ff6:	80da      	strh	r2, [r3, #6]
 8001ff8:	4b18      	ldr	r3, [pc, #96]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8001ffa:	781b      	ldrb	r3, [r3, #0]
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	4a17      	ldr	r2, [pc, #92]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8002000:	7892      	ldrb	r2, [r2, #2]
 8002002:	fb93 f1f2 	sdiv	r1, r3, r2
 8002006:	fb01 f202 	mul.w	r2, r1, r2
 800200a:	1a9b      	subs	r3, r3, r2
 800200c:	b2da      	uxtb	r2, r3
 800200e:	4b13      	ldr	r3, [pc, #76]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8002010:	701a      	strb	r2, [r3, #0]
 8002012:	e046      	b.n	80020a2 <HAL_UART_RxCpltCallback+0x7ba>
  else if (aRxBuffer[0] == 'A')
 8002014:	4b10      	ldr	r3, [pc, #64]	; (8002058 <HAL_UART_RxCpltCallback+0x770>)
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	2b41      	cmp	r3, #65	; 0x41
 800201a:	d121      	bne.n	8002060 <HAL_UART_RxCpltCallback+0x778>
    __ADD_COMMAND(cQueue, 88, val); // anti-clockwise rotation with variable
 800201c:	4b0f      	ldr	r3, [pc, #60]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	4a0e      	ldr	r2, [pc, #56]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	4413      	add	r3, r2
 8002026:	2258      	movs	r2, #88	; 0x58
 8002028:	711a      	strb	r2, [r3, #4]
 800202a:	4b0c      	ldr	r3, [pc, #48]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 800202c:	781b      	ldrb	r3, [r3, #0]
 800202e:	68fa      	ldr	r2, [r7, #12]
 8002030:	b291      	uxth	r1, r2
 8002032:	4a0a      	ldr	r2, [pc, #40]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8002034:	009b      	lsls	r3, r3, #2
 8002036:	4413      	add	r3, r2
 8002038:	460a      	mov	r2, r1
 800203a:	80da      	strh	r2, [r3, #6]
 800203c:	4b07      	ldr	r3, [pc, #28]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 800203e:	781b      	ldrb	r3, [r3, #0]
 8002040:	3301      	adds	r3, #1
 8002042:	4a06      	ldr	r2, [pc, #24]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8002044:	7892      	ldrb	r2, [r2, #2]
 8002046:	fb93 f1f2 	sdiv	r1, r3, r2
 800204a:	fb01 f202 	mul.w	r2, r1, r2
 800204e:	1a9b      	subs	r3, r3, r2
 8002050:	b2da      	uxtb	r2, r3
 8002052:	4b02      	ldr	r3, [pc, #8]	; (800205c <HAL_UART_RxCpltCallback+0x774>)
 8002054:	701a      	strb	r2, [r3, #0]
 8002056:	e024      	b.n	80020a2 <HAL_UART_RxCpltCallback+0x7ba>
 8002058:	20000354 	.word	0x20000354
 800205c:	20000360 	.word	0x20000360
  else if (aRxBuffer[0] == 'C')
 8002060:	4b27      	ldr	r3, [pc, #156]	; (8002100 <HAL_UART_RxCpltCallback+0x818>)
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	2b43      	cmp	r3, #67	; 0x43
 8002066:	d11c      	bne.n	80020a2 <HAL_UART_RxCpltCallback+0x7ba>
    __ADD_COMMAND(cQueue, 89, val); // clockwise rotation with variable
 8002068:	4b26      	ldr	r3, [pc, #152]	; (8002104 <HAL_UART_RxCpltCallback+0x81c>)
 800206a:	781b      	ldrb	r3, [r3, #0]
 800206c:	4a25      	ldr	r2, [pc, #148]	; (8002104 <HAL_UART_RxCpltCallback+0x81c>)
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	4413      	add	r3, r2
 8002072:	2259      	movs	r2, #89	; 0x59
 8002074:	711a      	strb	r2, [r3, #4]
 8002076:	4b23      	ldr	r3, [pc, #140]	; (8002104 <HAL_UART_RxCpltCallback+0x81c>)
 8002078:	781b      	ldrb	r3, [r3, #0]
 800207a:	68fa      	ldr	r2, [r7, #12]
 800207c:	b291      	uxth	r1, r2
 800207e:	4a21      	ldr	r2, [pc, #132]	; (8002104 <HAL_UART_RxCpltCallback+0x81c>)
 8002080:	009b      	lsls	r3, r3, #2
 8002082:	4413      	add	r3, r2
 8002084:	460a      	mov	r2, r1
 8002086:	80da      	strh	r2, [r3, #6]
 8002088:	4b1e      	ldr	r3, [pc, #120]	; (8002104 <HAL_UART_RxCpltCallback+0x81c>)
 800208a:	781b      	ldrb	r3, [r3, #0]
 800208c:	3301      	adds	r3, #1
 800208e:	4a1d      	ldr	r2, [pc, #116]	; (8002104 <HAL_UART_RxCpltCallback+0x81c>)
 8002090:	7892      	ldrb	r2, [r2, #2]
 8002092:	fb93 f1f2 	sdiv	r1, r3, r2
 8002096:	fb01 f202 	mul.w	r2, r1, r2
 800209a:	1a9b      	subs	r3, r3, r2
 800209c:	b2da      	uxtb	r2, r3
 800209e:	4b19      	ldr	r3, [pc, #100]	; (8002104 <HAL_UART_RxCpltCallback+0x81c>)
 80020a0:	701a      	strb	r2, [r3, #0]

  if (!__COMMAND_QUEUE_IS_EMPTY(cQueue))
 80020a2:	4b18      	ldr	r3, [pc, #96]	; (8002104 <HAL_UART_RxCpltCallback+0x81c>)
 80020a4:	781a      	ldrb	r2, [r3, #0]
 80020a6:	4b17      	ldr	r3, [pc, #92]	; (8002104 <HAL_UART_RxCpltCallback+0x81c>)
 80020a8:	785b      	ldrb	r3, [r3, #1]
 80020aa:	429a      	cmp	r2, r3
 80020ac:	d019      	beq.n	80020e2 <HAL_UART_RxCpltCallback+0x7fa>
  {
    __READ_COMMAND(cQueue, curCmd, rxMsg);
 80020ae:	4b15      	ldr	r3, [pc, #84]	; (8002104 <HAL_UART_RxCpltCallback+0x81c>)
 80020b0:	785b      	ldrb	r3, [r3, #1]
 80020b2:	4a15      	ldr	r2, [pc, #84]	; (8002108 <HAL_UART_RxCpltCallback+0x820>)
 80020b4:	4913      	ldr	r1, [pc, #76]	; (8002104 <HAL_UART_RxCpltCallback+0x81c>)
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	440b      	add	r3, r1
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	6013      	str	r3, [r2, #0]
 80020be:	4b11      	ldr	r3, [pc, #68]	; (8002104 <HAL_UART_RxCpltCallback+0x81c>)
 80020c0:	785b      	ldrb	r3, [r3, #1]
 80020c2:	3301      	adds	r3, #1
 80020c4:	4a0f      	ldr	r2, [pc, #60]	; (8002104 <HAL_UART_RxCpltCallback+0x81c>)
 80020c6:	7892      	ldrb	r2, [r2, #2]
 80020c8:	fb93 f1f2 	sdiv	r1, r3, r2
 80020cc:	fb01 f202 	mul.w	r2, r1, r2
 80020d0:	1a9b      	subs	r3, r3, r2
 80020d2:	b2da      	uxtb	r2, r3
 80020d4:	4b0b      	ldr	r3, [pc, #44]	; (8002104 <HAL_UART_RxCpltCallback+0x81c>)
 80020d6:	705a      	strb	r2, [r3, #1]
 80020d8:	4a0c      	ldr	r2, [pc, #48]	; (800210c <HAL_UART_RxCpltCallback+0x824>)
 80020da:	210f      	movs	r1, #15
 80020dc:	480c      	ldr	r0, [pc, #48]	; (8002110 <HAL_UART_RxCpltCallback+0x828>)
 80020de:	f00a fac9 	bl	800c674 <sniprintf>
  }

  // clear aRx buffer
  __HAL_UART_FLUSH_DRREGISTER(&huart3);
 80020e2:	4b0c      	ldr	r3, [pc, #48]	; (8002114 <HAL_UART_RxCpltCallback+0x82c>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	685b      	ldr	r3, [r3, #4]
  HAL_UART_Receive_IT(&huart3, aRxBuffer, RX_BUFFER_SIZE);
 80020e8:	4b0b      	ldr	r3, [pc, #44]	; (8002118 <HAL_UART_RxCpltCallback+0x830>)
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	b29b      	uxth	r3, r3
 80020ee:	461a      	mov	r2, r3
 80020f0:	4903      	ldr	r1, [pc, #12]	; (8002100 <HAL_UART_RxCpltCallback+0x818>)
 80020f2:	4808      	ldr	r0, [pc, #32]	; (8002114 <HAL_UART_RxCpltCallback+0x82c>)
 80020f4:	f006 f9d3 	bl	800849e <HAL_UART_Receive_IT>
}
 80020f8:	bf00      	nop
 80020fa:	3710      	adds	r7, #16
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	20000354 	.word	0x20000354
 8002104:	20000360 	.word	0x20000360
 8002108:	20000394 	.word	0x20000394
 800210c:	0800d064 	.word	0x0800d064
 8002110:	20000398 	.word	0x20000398
 8002114:	200002e8 	.word	0x200002e8
 8002118:	20000000 	.word	0x20000000

0800211c <PIDConfigInit>:

// pid
void PIDConfigInit(PIDConfig *cfg, const float Kp, const float Ki, const float Kd)
{
 800211c:	b480      	push	{r7}
 800211e:	b085      	sub	sp, #20
 8002120:	af00      	add	r7, sp, #0
 8002122:	60f8      	str	r0, [r7, #12]
 8002124:	ed87 0a02 	vstr	s0, [r7, #8]
 8002128:	edc7 0a01 	vstr	s1, [r7, #4]
 800212c:	ed87 1a00 	vstr	s2, [r7]
  cfg->Kp = Kp;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	68ba      	ldr	r2, [r7, #8]
 8002134:	601a      	str	r2, [r3, #0]
  cfg->Ki = Ki;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	687a      	ldr	r2, [r7, #4]
 800213a:	605a      	str	r2, [r3, #4]
  cfg->Kd = Kd;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	683a      	ldr	r2, [r7, #0]
 8002140:	609a      	str	r2, [r3, #8]
  cfg->ek1 = 0;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	f04f 0200 	mov.w	r2, #0
 8002148:	60da      	str	r2, [r3, #12]
  cfg->ekSum = 0;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	f04f 0200 	mov.w	r2, #0
 8002150:	611a      	str	r2, [r3, #16]
}
 8002152:	bf00      	nop
 8002154:	3714      	adds	r7, #20
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr

0800215e <PIDConfigReset>:

void PIDConfigReset(PIDConfig *cfg)
{
 800215e:	b480      	push	{r7}
 8002160:	b083      	sub	sp, #12
 8002162:	af00      	add	r7, sp, #0
 8002164:	6078      	str	r0, [r7, #4]
  cfg->ek1 = 0;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	f04f 0200 	mov.w	r2, #0
 800216c:	60da      	str	r2, [r3, #12]
  cfg->ekSum = 0;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	f04f 0200 	mov.w	r2, #0
 8002174:	611a      	str	r2, [r3, #16]
}
 8002176:	bf00      	nop
 8002178:	370c      	adds	r7, #12
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr
	...

08002184 <HCSR04_Read>:

void HCSR04_Read(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(US_Trig_GPIO_Port, US_Trig_Pin, GPIO_PIN_SET);   // pull the TRIG pin HIGH
 8002188:	2201      	movs	r2, #1
 800218a:	2110      	movs	r1, #16
 800218c:	480a      	ldr	r0, [pc, #40]	; (80021b8 <HCSR04_Read+0x34>)
 800218e:	f002 fed7 	bl	8004f40 <HAL_GPIO_WritePin>
  osDelay(10);                                                       // wait for 10 us
 8002192:	200a      	movs	r0, #10
 8002194:	f007 fa3c 	bl	8009610 <osDelay>
  HAL_GPIO_WritePin(US_Trig_GPIO_Port, US_Trig_Pin, GPIO_PIN_RESET); // pull the TRIG pin low
 8002198:	2200      	movs	r2, #0
 800219a:	2110      	movs	r1, #16
 800219c:	4806      	ldr	r0, [pc, #24]	; (80021b8 <HCSR04_Read+0x34>)
 800219e:	f002 fecf 	bl	8004f40 <HAL_GPIO_WritePin>

  __HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC1);
 80021a2:	4b06      	ldr	r3, [pc, #24]	; (80021bc <HCSR04_Read+0x38>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	68da      	ldr	r2, [r3, #12]
 80021a8:	4b04      	ldr	r3, [pc, #16]	; (80021bc <HCSR04_Read+0x38>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f042 0202 	orr.w	r2, r2, #2
 80021b0:	60da      	str	r2, [r3, #12]
}
 80021b2:	bf00      	nop
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	40020400 	.word	0x40020400
 80021bc:	20000210 	.word	0x20000210

080021c0 <StraightLineMove>:

int8_t dir = 1;
int correction = 0;

void StraightLineMove(const uint8_t speedMode)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b086      	sub	sp, #24
 80021c4:	af04      	add	r7, sp, #16
 80021c6:	4603      	mov	r3, r0
 80021c8:	71fb      	strb	r3, [r7, #7]

  __Gyro_Read_Z(&hi2c1, readGyroZData, gyroZ); // polling
 80021ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021ce:	9302      	str	r3, [sp, #8]
 80021d0:	2302      	movs	r3, #2
 80021d2:	9301      	str	r3, [sp, #4]
 80021d4:	4ba9      	ldr	r3, [pc, #676]	; (800247c <StraightLineMove+0x2bc>)
 80021d6:	9300      	str	r3, [sp, #0]
 80021d8:	2301      	movs	r3, #1
 80021da:	2237      	movs	r2, #55	; 0x37
 80021dc:	21d0      	movs	r1, #208	; 0xd0
 80021de:	48a8      	ldr	r0, [pc, #672]	; (8002480 <StraightLineMove+0x2c0>)
 80021e0:	f003 f906 	bl	80053f0 <HAL_I2C_Mem_Read>
 80021e4:	4ba5      	ldr	r3, [pc, #660]	; (800247c <StraightLineMove+0x2bc>)
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	021b      	lsls	r3, r3, #8
 80021ea:	b21a      	sxth	r2, r3
 80021ec:	4ba3      	ldr	r3, [pc, #652]	; (800247c <StraightLineMove+0x2bc>)
 80021ee:	785b      	ldrb	r3, [r3, #1]
 80021f0:	b21b      	sxth	r3, r3
 80021f2:	4313      	orrs	r3, r2
 80021f4:	b21a      	sxth	r2, r3
 80021f6:	4ba3      	ldr	r3, [pc, #652]	; (8002484 <StraightLineMove+0x2c4>)
 80021f8:	801a      	strh	r2, [r3, #0]
  dir = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2);
 80021fa:	4ba3      	ldr	r3, [pc, #652]	; (8002488 <StraightLineMove+0x2c8>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f003 0310 	and.w	r3, r3, #16
 8002204:	2b10      	cmp	r3, #16
 8002206:	bf0c      	ite	eq
 8002208:	2301      	moveq	r3, #1
 800220a:	2300      	movne	r3, #0
 800220c:	b2db      	uxtb	r3, r3
 800220e:	b25a      	sxtb	r2, r3
 8002210:	4b9e      	ldr	r3, [pc, #632]	; (800248c <StraightLineMove+0x2cc>)
 8002212:	701a      	strb	r2, [r3, #0]
  angleNow += ((gyroZ >= -4 && gyroZ <= 11) ? 0 : gyroZ); // / GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS * 0.01;s
 8002214:	4b9b      	ldr	r3, [pc, #620]	; (8002484 <StraightLineMove+0x2c4>)
 8002216:	f9b3 3000 	ldrsh.w	r3, [r3]
 800221a:	f113 0f04 	cmn.w	r3, #4
 800221e:	db04      	blt.n	800222a <StraightLineMove+0x6a>
 8002220:	4b98      	ldr	r3, [pc, #608]	; (8002484 <StraightLineMove+0x2c4>)
 8002222:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002226:	2b0b      	cmp	r3, #11
 8002228:	dd07      	ble.n	800223a <StraightLineMove+0x7a>
 800222a:	4b96      	ldr	r3, [pc, #600]	; (8002484 <StraightLineMove+0x2c4>)
 800222c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002230:	ee07 3a90 	vmov	s15, r3
 8002234:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002238:	e001      	b.n	800223e <StraightLineMove+0x7e>
 800223a:	eddf 7a95 	vldr	s15, [pc, #596]	; 8002490 <StraightLineMove+0x2d0>
 800223e:	4b95      	ldr	r3, [pc, #596]	; (8002494 <StraightLineMove+0x2d4>)
 8002240:	ed93 7a00 	vldr	s14, [r3]
 8002244:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002248:	4b92      	ldr	r3, [pc, #584]	; (8002494 <StraightLineMove+0x2d4>)
 800224a:	edc3 7a00 	vstr	s15, [r3]

  if (speedMode == SPEED_MODE_T)
 800224e:	79fb      	ldrb	r3, [r7, #7]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d164      	bne.n	800231e <StraightLineMove+0x15e>
    __PID_SPEED_T(pidTSlow, angleNow, correction, dir, newDutyL, newDutyR);
 8002254:	4b90      	ldr	r3, [pc, #576]	; (8002498 <StraightLineMove+0x2d8>)
 8002256:	ed93 7a00 	vldr	s14, [r3]
 800225a:	4b8e      	ldr	r3, [pc, #568]	; (8002494 <StraightLineMove+0x2d4>)
 800225c:	edd3 7a00 	vldr	s15, [r3]
 8002260:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002264:	4b8c      	ldr	r3, [pc, #560]	; (8002498 <StraightLineMove+0x2d8>)
 8002266:	edd3 6a01 	vldr	s13, [r3, #4]
 800226a:	4b8b      	ldr	r3, [pc, #556]	; (8002498 <StraightLineMove+0x2d8>)
 800226c:	edd3 7a04 	vldr	s15, [r3, #16]
 8002270:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002274:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002278:	4b87      	ldr	r3, [pc, #540]	; (8002498 <StraightLineMove+0x2d8>)
 800227a:	edd3 6a02 	vldr	s13, [r3, #8]
 800227e:	4b86      	ldr	r3, [pc, #536]	; (8002498 <StraightLineMove+0x2d8>)
 8002280:	ed93 6a03 	vldr	s12, [r3, #12]
 8002284:	4b83      	ldr	r3, [pc, #524]	; (8002494 <StraightLineMove+0x2d4>)
 8002286:	edd3 7a00 	vldr	s15, [r3]
 800228a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800228e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002292:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002296:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800229a:	ee17 2a90 	vmov	r2, s15
 800229e:	4b7f      	ldr	r3, [pc, #508]	; (800249c <StraightLineMove+0x2dc>)
 80022a0:	601a      	str	r2, [r3, #0]
 80022a2:	4b7c      	ldr	r3, [pc, #496]	; (8002494 <StraightLineMove+0x2d4>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a7c      	ldr	r2, [pc, #496]	; (8002498 <StraightLineMove+0x2d8>)
 80022a8:	60d3      	str	r3, [r2, #12]
 80022aa:	4b7b      	ldr	r3, [pc, #492]	; (8002498 <StraightLineMove+0x2d8>)
 80022ac:	ed93 7a04 	vldr	s14, [r3, #16]
 80022b0:	4b78      	ldr	r3, [pc, #480]	; (8002494 <StraightLineMove+0x2d4>)
 80022b2:	edd3 7a00 	vldr	s15, [r3]
 80022b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022ba:	4b77      	ldr	r3, [pc, #476]	; (8002498 <StraightLineMove+0x2d8>)
 80022bc:	edc3 7a04 	vstr	s15, [r3, #16]
 80022c0:	4b76      	ldr	r3, [pc, #472]	; (800249c <StraightLineMove+0x2dc>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 80022c8:	dc06      	bgt.n	80022d8 <StraightLineMove+0x118>
 80022ca:	4b74      	ldr	r3, [pc, #464]	; (800249c <StraightLineMove+0x2dc>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a74      	ldr	r2, [pc, #464]	; (80024a0 <StraightLineMove+0x2e0>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	bfb8      	it	lt
 80022d4:	4613      	movlt	r3, r2
 80022d6:	e001      	b.n	80022dc <StraightLineMove+0x11c>
 80022d8:	f44f 7316 	mov.w	r3, #600	; 0x258
 80022dc:	4a6f      	ldr	r2, [pc, #444]	; (800249c <StraightLineMove+0x2dc>)
 80022de:	6013      	str	r3, [r2, #0]
 80022e0:	4b6a      	ldr	r3, [pc, #424]	; (800248c <StraightLineMove+0x2cc>)
 80022e2:	f993 3000 	ldrsb.w	r3, [r3]
 80022e6:	b29a      	uxth	r2, r3
 80022e8:	4b6c      	ldr	r3, [pc, #432]	; (800249c <StraightLineMove+0x2dc>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	b29b      	uxth	r3, r3
 80022ee:	fb12 f303 	smulbb	r3, r2, r3
 80022f2:	b29b      	uxth	r3, r3
 80022f4:	f503 6396 	add.w	r3, r3, #1200	; 0x4b0
 80022f8:	b29a      	uxth	r2, r3
 80022fa:	4b6a      	ldr	r3, [pc, #424]	; (80024a4 <StraightLineMove+0x2e4>)
 80022fc:	801a      	strh	r2, [r3, #0]
 80022fe:	4b63      	ldr	r3, [pc, #396]	; (800248c <StraightLineMove+0x2cc>)
 8002300:	f993 3000 	ldrsb.w	r3, [r3]
 8002304:	b29a      	uxth	r2, r3
 8002306:	4b65      	ldr	r3, [pc, #404]	; (800249c <StraightLineMove+0x2dc>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	b29b      	uxth	r3, r3
 800230c:	fb12 f303 	smulbb	r3, r2, r3
 8002310:	b29b      	uxth	r3, r3
 8002312:	f5c3 6396 	rsb	r3, r3, #1200	; 0x4b0
 8002316:	b29a      	uxth	r2, r3
 8002318:	4b63      	ldr	r3, [pc, #396]	; (80024a8 <StraightLineMove+0x2e8>)
 800231a:	801a      	strh	r2, [r3, #0]
 800231c:	e0ef      	b.n	80024fe <StraightLineMove+0x33e>
  else if (speedMode == SPEED_MODE_2)
 800231e:	79fb      	ldrb	r3, [r7, #7]
 8002320:	2b02      	cmp	r3, #2
 8002322:	d165      	bne.n	80023f0 <StraightLineMove+0x230>
    __PID_SPEED_2(pidFast, angleNow, correction, dir, newDutyL, newDutyR);
 8002324:	4b61      	ldr	r3, [pc, #388]	; (80024ac <StraightLineMove+0x2ec>)
 8002326:	ed93 7a00 	vldr	s14, [r3]
 800232a:	4b5a      	ldr	r3, [pc, #360]	; (8002494 <StraightLineMove+0x2d4>)
 800232c:	edd3 7a00 	vldr	s15, [r3]
 8002330:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002334:	4b5d      	ldr	r3, [pc, #372]	; (80024ac <StraightLineMove+0x2ec>)
 8002336:	edd3 6a01 	vldr	s13, [r3, #4]
 800233a:	4b5c      	ldr	r3, [pc, #368]	; (80024ac <StraightLineMove+0x2ec>)
 800233c:	edd3 7a04 	vldr	s15, [r3, #16]
 8002340:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002344:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002348:	4b58      	ldr	r3, [pc, #352]	; (80024ac <StraightLineMove+0x2ec>)
 800234a:	edd3 6a02 	vldr	s13, [r3, #8]
 800234e:	4b57      	ldr	r3, [pc, #348]	; (80024ac <StraightLineMove+0x2ec>)
 8002350:	ed93 6a03 	vldr	s12, [r3, #12]
 8002354:	4b4f      	ldr	r3, [pc, #316]	; (8002494 <StraightLineMove+0x2d4>)
 8002356:	edd3 7a00 	vldr	s15, [r3]
 800235a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800235e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002362:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002366:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800236a:	ee17 2a90 	vmov	r2, s15
 800236e:	4b4b      	ldr	r3, [pc, #300]	; (800249c <StraightLineMove+0x2dc>)
 8002370:	601a      	str	r2, [r3, #0]
 8002372:	4b48      	ldr	r3, [pc, #288]	; (8002494 <StraightLineMove+0x2d4>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a4d      	ldr	r2, [pc, #308]	; (80024ac <StraightLineMove+0x2ec>)
 8002378:	60d3      	str	r3, [r2, #12]
 800237a:	4b4c      	ldr	r3, [pc, #304]	; (80024ac <StraightLineMove+0x2ec>)
 800237c:	ed93 7a04 	vldr	s14, [r3, #16]
 8002380:	4b44      	ldr	r3, [pc, #272]	; (8002494 <StraightLineMove+0x2d4>)
 8002382:	edd3 7a00 	vldr	s15, [r3]
 8002386:	ee77 7a27 	vadd.f32	s15, s14, s15
 800238a:	4b48      	ldr	r3, [pc, #288]	; (80024ac <StraightLineMove+0x2ec>)
 800238c:	edc3 7a04 	vstr	s15, [r3, #16]
 8002390:	4b42      	ldr	r3, [pc, #264]	; (800249c <StraightLineMove+0x2dc>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8002398:	dc06      	bgt.n	80023a8 <StraightLineMove+0x1e8>
 800239a:	4b40      	ldr	r3, [pc, #256]	; (800249c <StraightLineMove+0x2dc>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a44      	ldr	r2, [pc, #272]	; (80024b0 <StraightLineMove+0x2f0>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	bfb8      	it	lt
 80023a4:	4613      	movlt	r3, r2
 80023a6:	e001      	b.n	80023ac <StraightLineMove+0x1ec>
 80023a8:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 80023ac:	4a3b      	ldr	r2, [pc, #236]	; (800249c <StraightLineMove+0x2dc>)
 80023ae:	6013      	str	r3, [r2, #0]
 80023b0:	4b36      	ldr	r3, [pc, #216]	; (800248c <StraightLineMove+0x2cc>)
 80023b2:	f993 3000 	ldrsb.w	r3, [r3]
 80023b6:	b29a      	uxth	r2, r3
 80023b8:	4b38      	ldr	r3, [pc, #224]	; (800249c <StraightLineMove+0x2dc>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	b29b      	uxth	r3, r3
 80023be:	fb12 f303 	smulbb	r3, r2, r3
 80023c2:	b29b      	uxth	r3, r3
 80023c4:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 80023c8:	b29a      	uxth	r2, r3
 80023ca:	4b36      	ldr	r3, [pc, #216]	; (80024a4 <StraightLineMove+0x2e4>)
 80023cc:	801a      	strh	r2, [r3, #0]
 80023ce:	4b2f      	ldr	r3, [pc, #188]	; (800248c <StraightLineMove+0x2cc>)
 80023d0:	f993 3000 	ldrsb.w	r3, [r3]
 80023d4:	b29a      	uxth	r2, r3
 80023d6:	4b31      	ldr	r3, [pc, #196]	; (800249c <StraightLineMove+0x2dc>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	b29b      	uxth	r3, r3
 80023dc:	fb12 f303 	smulbb	r3, r2, r3
 80023e0:	b29b      	uxth	r3, r3
 80023e2:	f5c3 633b 	rsb	r3, r3, #2992	; 0xbb0
 80023e6:	3308      	adds	r3, #8
 80023e8:	b29a      	uxth	r2, r3
 80023ea:	4b2f      	ldr	r3, [pc, #188]	; (80024a8 <StraightLineMove+0x2e8>)
 80023ec:	801a      	strh	r2, [r3, #0]
 80023ee:	e086      	b.n	80024fe <StraightLineMove+0x33e>
  else if (speedMode == SPEED_MODE_1)
 80023f0:	79fb      	ldrb	r3, [r7, #7]
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	f040 8083 	bne.w	80024fe <StraightLineMove+0x33e>
    __PID_SPEED_1(pidSlow, angleNow, correction, dir, newDutyL, newDutyR);
 80023f8:	4b2e      	ldr	r3, [pc, #184]	; (80024b4 <StraightLineMove+0x2f4>)
 80023fa:	ed93 7a00 	vldr	s14, [r3]
 80023fe:	4b25      	ldr	r3, [pc, #148]	; (8002494 <StraightLineMove+0x2d4>)
 8002400:	edd3 7a00 	vldr	s15, [r3]
 8002404:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002408:	4b2a      	ldr	r3, [pc, #168]	; (80024b4 <StraightLineMove+0x2f4>)
 800240a:	edd3 6a01 	vldr	s13, [r3, #4]
 800240e:	4b29      	ldr	r3, [pc, #164]	; (80024b4 <StraightLineMove+0x2f4>)
 8002410:	edd3 7a04 	vldr	s15, [r3, #16]
 8002414:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002418:	ee37 7a27 	vadd.f32	s14, s14, s15
 800241c:	4b25      	ldr	r3, [pc, #148]	; (80024b4 <StraightLineMove+0x2f4>)
 800241e:	edd3 6a02 	vldr	s13, [r3, #8]
 8002422:	4b24      	ldr	r3, [pc, #144]	; (80024b4 <StraightLineMove+0x2f4>)
 8002424:	ed93 6a03 	vldr	s12, [r3, #12]
 8002428:	4b1a      	ldr	r3, [pc, #104]	; (8002494 <StraightLineMove+0x2d4>)
 800242a:	edd3 7a00 	vldr	s15, [r3]
 800242e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002432:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002436:	ee77 7a27 	vadd.f32	s15, s14, s15
 800243a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800243e:	ee17 2a90 	vmov	r2, s15
 8002442:	4b16      	ldr	r3, [pc, #88]	; (800249c <StraightLineMove+0x2dc>)
 8002444:	601a      	str	r2, [r3, #0]
 8002446:	4b13      	ldr	r3, [pc, #76]	; (8002494 <StraightLineMove+0x2d4>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a1a      	ldr	r2, [pc, #104]	; (80024b4 <StraightLineMove+0x2f4>)
 800244c:	60d3      	str	r3, [r2, #12]
 800244e:	4b19      	ldr	r3, [pc, #100]	; (80024b4 <StraightLineMove+0x2f4>)
 8002450:	ed93 7a04 	vldr	s14, [r3, #16]
 8002454:	4b0f      	ldr	r3, [pc, #60]	; (8002494 <StraightLineMove+0x2d4>)
 8002456:	edd3 7a00 	vldr	s15, [r3]
 800245a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800245e:	4b15      	ldr	r3, [pc, #84]	; (80024b4 <StraightLineMove+0x2f4>)
 8002460:	edc3 7a04 	vstr	s15, [r3, #16]
 8002464:	4b0d      	ldr	r3, [pc, #52]	; (800249c <StraightLineMove+0x2dc>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 800246c:	dc24      	bgt.n	80024b8 <StraightLineMove+0x2f8>
 800246e:	4b0b      	ldr	r3, [pc, #44]	; (800249c <StraightLineMove+0x2dc>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a0f      	ldr	r2, [pc, #60]	; (80024b0 <StraightLineMove+0x2f0>)
 8002474:	4293      	cmp	r3, r2
 8002476:	bfb8      	it	lt
 8002478:	4613      	movlt	r3, r2
 800247a:	e01f      	b.n	80024bc <StraightLineMove+0x2fc>
 800247c:	200003b4 	.word	0x200003b4
 8002480:	200001bc 	.word	0x200001bc
 8002484:	200003b6 	.word	0x200003b6
 8002488:	20000258 	.word	0x20000258
 800248c:	2000013c 	.word	0x2000013c
 8002490:	00000000 	.word	0x00000000
 8002494:	200003b0 	.word	0x200003b0
 8002498:	200003e4 	.word	0x200003e4
 800249c:	20000424 	.word	0x20000424
 80024a0:	fffffda8 	.word	0xfffffda8
 80024a4:	200003b8 	.word	0x200003b8
 80024a8:	200003ba 	.word	0x200003ba
 80024ac:	200003f8 	.word	0x200003f8
 80024b0:	fffffd44 	.word	0xfffffd44
 80024b4:	200003d0 	.word	0x200003d0
 80024b8:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 80024bc:	4a17      	ldr	r2, [pc, #92]	; (800251c <StraightLineMove+0x35c>)
 80024be:	6013      	str	r3, [r2, #0]
 80024c0:	4b17      	ldr	r3, [pc, #92]	; (8002520 <StraightLineMove+0x360>)
 80024c2:	f993 3000 	ldrsb.w	r3, [r3]
 80024c6:	b29a      	uxth	r2, r3
 80024c8:	4b14      	ldr	r3, [pc, #80]	; (800251c <StraightLineMove+0x35c>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	b29b      	uxth	r3, r3
 80024ce:	fb12 f303 	smulbb	r3, r2, r3
 80024d2:	b29b      	uxth	r3, r3
 80024d4:	f603 03fc 	addw	r3, r3, #2300	; 0x8fc
 80024d8:	b29a      	uxth	r2, r3
 80024da:	4b12      	ldr	r3, [pc, #72]	; (8002524 <StraightLineMove+0x364>)
 80024dc:	801a      	strh	r2, [r3, #0]
 80024de:	4b10      	ldr	r3, [pc, #64]	; (8002520 <StraightLineMove+0x360>)
 80024e0:	f993 3000 	ldrsb.w	r3, [r3]
 80024e4:	b29a      	uxth	r2, r3
 80024e6:	4b0d      	ldr	r3, [pc, #52]	; (800251c <StraightLineMove+0x35c>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	b29b      	uxth	r3, r3
 80024ec:	fb12 f303 	smulbb	r3, r2, r3
 80024f0:	b29b      	uxth	r3, r3
 80024f2:	f5c3 630f 	rsb	r3, r3, #2288	; 0x8f0
 80024f6:	330c      	adds	r3, #12
 80024f8:	b29a      	uxth	r2, r3
 80024fa:	4b0b      	ldr	r3, [pc, #44]	; (8002528 <StraightLineMove+0x368>)
 80024fc:	801a      	strh	r2, [r3, #0]

  __SET_MOTOR_DUTY(&htim8, newDutyL, newDutyR);
 80024fe:	4b09      	ldr	r3, [pc, #36]	; (8002524 <StraightLineMove+0x364>)
 8002500:	881a      	ldrh	r2, [r3, #0]
 8002502:	4b0a      	ldr	r3, [pc, #40]	; (800252c <StraightLineMove+0x36c>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	635a      	str	r2, [r3, #52]	; 0x34
 8002508:	4b07      	ldr	r3, [pc, #28]	; (8002528 <StraightLineMove+0x368>)
 800250a:	881a      	ldrh	r2, [r3, #0]
 800250c:	4b07      	ldr	r3, [pc, #28]	; (800252c <StraightLineMove+0x36c>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002512:	bf00      	nop
 8002514:	3708      	adds	r7, #8
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	20000424 	.word	0x20000424
 8002520:	2000013c 	.word	0x2000013c
 8002524:	200003b8 	.word	0x200003b8
 8002528:	200003ba 	.word	0x200003ba
 800252c:	200002a0 	.word	0x200002a0

08002530 <RobotMoveDist>:

void RobotMoveDist(float *targetDist, const uint8_t dir, const uint8_t speedMode)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	460b      	mov	r3, r1
 800253a:	70fb      	strb	r3, [r7, #3]
 800253c:	4613      	mov	r3, r2
 800253e:	70bb      	strb	r3, [r7, #2]
  {
    angleNow = 0;
 8002540:	4ba1      	ldr	r3, [pc, #644]	; (80027c8 <RobotMoveDist+0x298>)
 8002542:	f04f 0200 	mov.w	r2, #0
 8002546:	601a      	str	r2, [r3, #0]
    gyroZ = 0; // reset angle for PID
 8002548:	4ba0      	ldr	r3, [pc, #640]	; (80027cc <RobotMoveDist+0x29c>)
 800254a:	2200      	movs	r2, #0
 800254c:	801a      	strh	r2, [r3, #0]
    PIDConfigReset(&pidTSlow);
 800254e:	48a0      	ldr	r0, [pc, #640]	; (80027d0 <RobotMoveDist+0x2a0>)
 8002550:	f7ff fe05 	bl	800215e <PIDConfigReset>
    PIDConfigReset(&pidSlow);
 8002554:	489f      	ldr	r0, [pc, #636]	; (80027d4 <RobotMoveDist+0x2a4>)
 8002556:	f7ff fe02 	bl	800215e <PIDConfigReset>
    PIDConfigReset(&pidFast);
 800255a:	489f      	ldr	r0, [pc, #636]	; (80027d8 <RobotMoveDist+0x2a8>)
 800255c:	f7ff fdff 	bl	800215e <PIDConfigReset>
    curDistTick = 0;
 8002560:	4b9e      	ldr	r3, [pc, #632]	; (80027dc <RobotMoveDist+0x2ac>)
 8002562:	2200      	movs	r2, #0
 8002564:	801a      	strh	r2, [r3, #0]

    __GET_TARGETTICK(*targetDist, targetDistTick);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4618      	mov	r0, r3
 800256c:	f7fd ffe4 	bl	8000538 <__aeabi_f2d>
 8002570:	a38f      	add	r3, pc, #572	; (adr r3, 80027b0 <RobotMoveDist+0x280>)
 8002572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002576:	f7fe f837 	bl	80005e8 <__aeabi_dmul>
 800257a:	4602      	mov	r2, r0
 800257c:	460b      	mov	r3, r1
 800257e:	4610      	mov	r0, r2
 8002580:	4619      	mov	r1, r3
 8002582:	a38d      	add	r3, pc, #564	; (adr r3, 80027b8 <RobotMoveDist+0x288>)
 8002584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002588:	f7fd fe76 	bl	8000278 <__aeabi_dsub>
 800258c:	4602      	mov	r2, r0
 800258e:	460b      	mov	r3, r1
 8002590:	4610      	mov	r0, r2
 8002592:	4619      	mov	r1, r3
 8002594:	f04f 0200 	mov.w	r2, #0
 8002598:	4b91      	ldr	r3, [pc, #580]	; (80027e0 <RobotMoveDist+0x2b0>)
 800259a:	f7fe f94f 	bl	800083c <__aeabi_ddiv>
 800259e:	4602      	mov	r2, r0
 80025a0:	460b      	mov	r3, r1
 80025a2:	4610      	mov	r0, r2
 80025a4:	4619      	mov	r1, r3
 80025a6:	f04f 0200 	mov.w	r2, #0
 80025aa:	4b8e      	ldr	r3, [pc, #568]	; (80027e4 <RobotMoveDist+0x2b4>)
 80025ac:	f7fe f81c 	bl	80005e8 <__aeabi_dmul>
 80025b0:	4602      	mov	r2, r0
 80025b2:	460b      	mov	r3, r1
 80025b4:	4610      	mov	r0, r2
 80025b6:	4619      	mov	r1, r3
 80025b8:	f04f 0200 	mov.w	r2, #0
 80025bc:	4b8a      	ldr	r3, [pc, #552]	; (80027e8 <RobotMoveDist+0x2b8>)
 80025be:	f7fd fe5b 	bl	8000278 <__aeabi_dsub>
 80025c2:	4602      	mov	r2, r0
 80025c4:	460b      	mov	r3, r1
 80025c6:	4610      	mov	r0, r2
 80025c8:	4619      	mov	r1, r3
 80025ca:	f7fe faa7 	bl	8000b1c <__aeabi_d2uiz>
 80025ce:	4603      	mov	r3, r0
 80025d0:	b29a      	uxth	r2, r3
 80025d2:	4b86      	ldr	r3, [pc, #536]	; (80027ec <RobotMoveDist+0x2bc>)
 80025d4:	801a      	strh	r2, [r3, #0]

    last_curTask_tick = HAL_GetTick();
 80025d6:	f002 f973 	bl	80048c0 <HAL_GetTick>
 80025da:	4603      	mov	r3, r0
 80025dc:	4a84      	ldr	r2, [pc, #528]	; (80027f0 <RobotMoveDist+0x2c0>)
 80025de:	6013      	str	r3, [r2, #0]
    __SET_MOTOR_DIRECTION(dir);
 80025e0:	78fb      	ldrb	r3, [r7, #3]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	bf0c      	ite	eq
 80025e6:	2301      	moveq	r3, #1
 80025e8:	2300      	movne	r3, #0
 80025ea:	b2db      	uxtb	r3, r3
 80025ec:	461a      	mov	r2, r3
 80025ee:	2104      	movs	r1, #4
 80025f0:	4880      	ldr	r0, [pc, #512]	; (80027f4 <RobotMoveDist+0x2c4>)
 80025f2:	f002 fca5 	bl	8004f40 <HAL_GPIO_WritePin>
 80025f6:	78fb      	ldrb	r3, [r7, #3]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	bf14      	ite	ne
 80025fc:	2301      	movne	r3, #1
 80025fe:	2300      	moveq	r3, #0
 8002600:	b2db      	uxtb	r3, r3
 8002602:	461a      	mov	r2, r3
 8002604:	2108      	movs	r1, #8
 8002606:	487b      	ldr	r0, [pc, #492]	; (80027f4 <RobotMoveDist+0x2c4>)
 8002608:	f002 fc9a 	bl	8004f40 <HAL_GPIO_WritePin>
 800260c:	78fb      	ldrb	r3, [r7, #3]
 800260e:	2b00      	cmp	r3, #0
 8002610:	bf0c      	ite	eq
 8002612:	2301      	moveq	r3, #1
 8002614:	2300      	movne	r3, #0
 8002616:	b2db      	uxtb	r3, r3
 8002618:	461a      	mov	r2, r3
 800261a:	2120      	movs	r1, #32
 800261c:	4875      	ldr	r0, [pc, #468]	; (80027f4 <RobotMoveDist+0x2c4>)
 800261e:	f002 fc8f 	bl	8004f40 <HAL_GPIO_WritePin>
 8002622:	78fb      	ldrb	r3, [r7, #3]
 8002624:	2b00      	cmp	r3, #0
 8002626:	bf14      	ite	ne
 8002628:	2301      	movne	r3, #1
 800262a:	2300      	moveq	r3, #0
 800262c:	b2db      	uxtb	r3, r3
 800262e:	461a      	mov	r2, r3
 8002630:	2110      	movs	r1, #16
 8002632:	4870      	ldr	r0, [pc, #448]	; (80027f4 <RobotMoveDist+0x2c4>)
 8002634:	f002 fc84 	bl	8004f40 <HAL_GPIO_WritePin>
    __SET_ENCODER_LAST_TICK(&htim2, lastDistTick_L);
 8002638:	4b6f      	ldr	r3, [pc, #444]	; (80027f8 <RobotMoveDist+0x2c8>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800263e:	b29a      	uxth	r2, r3
 8002640:	4b6e      	ldr	r3, [pc, #440]	; (80027fc <RobotMoveDist+0x2cc>)
 8002642:	801a      	strh	r2, [r3, #0]
    do
    {
      __GET_ENCODER_TICK_DELTA(&htim2, lastDistTick_L, dist_dL);
 8002644:	4b6c      	ldr	r3, [pc, #432]	; (80027f8 <RobotMoveDist+0x2c8>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800264a:	60fb      	str	r3, [r7, #12]
 800264c:	4b6a      	ldr	r3, [pc, #424]	; (80027f8 <RobotMoveDist+0x2c8>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f003 0310 	and.w	r3, r3, #16
 8002656:	2b10      	cmp	r3, #16
 8002658:	d117      	bne.n	800268a <RobotMoveDist+0x15a>
 800265a:	4b68      	ldr	r3, [pc, #416]	; (80027fc <RobotMoveDist+0x2cc>)
 800265c:	881b      	ldrh	r3, [r3, #0]
 800265e:	461a      	mov	r2, r3
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	4293      	cmp	r3, r2
 8002664:	d806      	bhi.n	8002674 <RobotMoveDist+0x144>
 8002666:	4b65      	ldr	r3, [pc, #404]	; (80027fc <RobotMoveDist+0x2cc>)
 8002668:	881a      	ldrh	r2, [r3, #0]
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	b29b      	uxth	r3, r3
 800266e:	1ad3      	subs	r3, r2, r3
 8002670:	b29b      	uxth	r3, r3
 8002672:	e007      	b.n	8002684 <RobotMoveDist+0x154>
 8002674:	4b61      	ldr	r3, [pc, #388]	; (80027fc <RobotMoveDist+0x2cc>)
 8002676:	881a      	ldrh	r2, [r3, #0]
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	b29b      	uxth	r3, r3
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	b29b      	uxth	r3, r3
 8002680:	3b01      	subs	r3, #1
 8002682:	b29b      	uxth	r3, r3
 8002684:	4a5e      	ldr	r2, [pc, #376]	; (8002800 <RobotMoveDist+0x2d0>)
 8002686:	8013      	strh	r3, [r2, #0]
 8002688:	e016      	b.n	80026b8 <RobotMoveDist+0x188>
 800268a:	4b5c      	ldr	r3, [pc, #368]	; (80027fc <RobotMoveDist+0x2cc>)
 800268c:	881b      	ldrh	r3, [r3, #0]
 800268e:	461a      	mov	r2, r3
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	4293      	cmp	r3, r2
 8002694:	d306      	bcc.n	80026a4 <RobotMoveDist+0x174>
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	b29a      	uxth	r2, r3
 800269a:	4b58      	ldr	r3, [pc, #352]	; (80027fc <RobotMoveDist+0x2cc>)
 800269c:	881b      	ldrh	r3, [r3, #0]
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	b29b      	uxth	r3, r3
 80026a2:	e007      	b.n	80026b4 <RobotMoveDist+0x184>
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	b29a      	uxth	r2, r3
 80026a8:	4b54      	ldr	r3, [pc, #336]	; (80027fc <RobotMoveDist+0x2cc>)
 80026aa:	881b      	ldrh	r3, [r3, #0]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	b29b      	uxth	r3, r3
 80026b0:	3b01      	subs	r3, #1
 80026b2:	b29b      	uxth	r3, r3
 80026b4:	4a52      	ldr	r2, [pc, #328]	; (8002800 <RobotMoveDist+0x2d0>)
 80026b6:	8013      	strh	r3, [r2, #0]
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	b29a      	uxth	r2, r3
 80026bc:	4b4f      	ldr	r3, [pc, #316]	; (80027fc <RobotMoveDist+0x2cc>)
 80026be:	801a      	strh	r2, [r3, #0]
      curDistTick += dist_dL;
 80026c0:	4b46      	ldr	r3, [pc, #280]	; (80027dc <RobotMoveDist+0x2ac>)
 80026c2:	881a      	ldrh	r2, [r3, #0]
 80026c4:	4b4e      	ldr	r3, [pc, #312]	; (8002800 <RobotMoveDist+0x2d0>)
 80026c6:	881b      	ldrh	r3, [r3, #0]
 80026c8:	4413      	add	r3, r2
 80026ca:	b29a      	uxth	r2, r3
 80026cc:	4b43      	ldr	r3, [pc, #268]	; (80027dc <RobotMoveDist+0x2ac>)
 80026ce:	801a      	strh	r2, [r3, #0]

      osDelay(10);
 80026d0:	200a      	movs	r0, #10
 80026d2:	f006 ff9d 	bl	8009610 <osDelay>

      if (curDistTick >= targetDistTick)
 80026d6:	4b41      	ldr	r3, [pc, #260]	; (80027dc <RobotMoveDist+0x2ac>)
 80026d8:	881a      	ldrh	r2, [r3, #0]
 80026da:	4b44      	ldr	r3, [pc, #272]	; (80027ec <RobotMoveDist+0x2bc>)
 80026dc:	881b      	ldrh	r3, [r3, #0]
 80026de:	429a      	cmp	r2, r3
 80026e0:	f080 80a5 	bcs.w	800282e <RobotMoveDist+0x2fe>
        break;

      if (HAL_GetTick() - last_curTask_tick >= 10)
 80026e4:	f002 f8ec 	bl	80048c0 <HAL_GetTick>
 80026e8:	4602      	mov	r2, r0
 80026ea:	4b41      	ldr	r3, [pc, #260]	; (80027f0 <RobotMoveDist+0x2c0>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	1ad3      	subs	r3, r2, r3
 80026f0:	2b09      	cmp	r3, #9
 80026f2:	d9a7      	bls.n	8002644 <RobotMoveDist+0x114>
      {
        if (speedMode == SPEED_MODE_T)
 80026f4:	78bb      	ldrb	r3, [r7, #2]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d103      	bne.n	8002702 <RobotMoveDist+0x1d2>
        {
          StraightLineMove(SPEED_MODE_T);
 80026fa:	2000      	movs	r0, #0
 80026fc:	f7ff fd60 	bl	80021c0 <StraightLineMove>
 8002700:	e08f      	b.n	8002822 <RobotMoveDist+0x2f2>
        }
        else
        {
          speedScale = abs(curDistTick - targetDistTick) / 1100; // start to slow down at last 1100 ticks (?cm)
 8002702:	4b36      	ldr	r3, [pc, #216]	; (80027dc <RobotMoveDist+0x2ac>)
 8002704:	881b      	ldrh	r3, [r3, #0]
 8002706:	461a      	mov	r2, r3
 8002708:	4b38      	ldr	r3, [pc, #224]	; (80027ec <RobotMoveDist+0x2bc>)
 800270a:	881b      	ldrh	r3, [r3, #0]
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	2b00      	cmp	r3, #0
 8002710:	bfb8      	it	lt
 8002712:	425b      	neglt	r3, r3
 8002714:	4a3b      	ldr	r2, [pc, #236]	; (8002804 <RobotMoveDist+0x2d4>)
 8002716:	fb82 1203 	smull	r1, r2, r2, r3
 800271a:	1252      	asrs	r2, r2, #9
 800271c:	17db      	asrs	r3, r3, #31
 800271e:	1ad3      	subs	r3, r2, r3
 8002720:	ee07 3a90 	vmov	s15, r3
 8002724:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002728:	4b37      	ldr	r3, [pc, #220]	; (8002808 <RobotMoveDist+0x2d8>)
 800272a:	edc3 7a00 	vstr	s15, [r3]
          if (speedMode == SPEED_MODE_1)
 800272e:	78bb      	ldrb	r3, [r7, #2]
 8002730:	2b01      	cmp	r3, #1
 8002732:	d11e      	bne.n	8002772 <RobotMoveDist+0x242>
            speedScale = speedScale > 1 ? 1 : (speedScale < 0.75 ? 0.75 : speedScale);
 8002734:	4b34      	ldr	r3, [pc, #208]	; (8002808 <RobotMoveDist+0x2d8>)
 8002736:	edd3 7a00 	vldr	s15, [r3]
 800273a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800273e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002746:	dd02      	ble.n	800274e <RobotMoveDist+0x21e>
 8002748:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800274c:	e00e      	b.n	800276c <RobotMoveDist+0x23c>
 800274e:	4b2e      	ldr	r3, [pc, #184]	; (8002808 <RobotMoveDist+0x2d8>)
 8002750:	edd3 7a00 	vldr	s15, [r3]
 8002754:	eeb6 7a08 	vmov.f32	s14, #104	; 0x3f400000  0.750
 8002758:	eef4 7ac7 	vcmpe.f32	s15, s14
 800275c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002760:	d502      	bpl.n	8002768 <RobotMoveDist+0x238>
 8002762:	f04f 537d 	mov.w	r3, #1061158912	; 0x3f400000
 8002766:	e001      	b.n	800276c <RobotMoveDist+0x23c>
 8002768:	4b27      	ldr	r3, [pc, #156]	; (8002808 <RobotMoveDist+0x2d8>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a26      	ldr	r2, [pc, #152]	; (8002808 <RobotMoveDist+0x2d8>)
 800276e:	6013      	str	r3, [r2, #0]
 8002770:	e052      	b.n	8002818 <RobotMoveDist+0x2e8>
          else if (speedMode == SPEED_MODE_2)
 8002772:	78bb      	ldrb	r3, [r7, #2]
 8002774:	2b02      	cmp	r3, #2
 8002776:	d14f      	bne.n	8002818 <RobotMoveDist+0x2e8>
            speedScale = speedScale > 1 ? 1 : (speedScale < 0.4 ? 0.4 : speedScale);
 8002778:	4b23      	ldr	r3, [pc, #140]	; (8002808 <RobotMoveDist+0x2d8>)
 800277a:	edd3 7a00 	vldr	s15, [r3]
 800277e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002782:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800278a:	dd02      	ble.n	8002792 <RobotMoveDist+0x262>
 800278c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002790:	e040      	b.n	8002814 <RobotMoveDist+0x2e4>
 8002792:	4b1d      	ldr	r3, [pc, #116]	; (8002808 <RobotMoveDist+0x2d8>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4618      	mov	r0, r3
 8002798:	f7fd fece 	bl	8000538 <__aeabi_f2d>
 800279c:	a308      	add	r3, pc, #32	; (adr r3, 80027c0 <RobotMoveDist+0x290>)
 800279e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027a2:	f7fe f993 	bl	8000acc <__aeabi_dcmplt>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d031      	beq.n	8002810 <RobotMoveDist+0x2e0>
 80027ac:	4b17      	ldr	r3, [pc, #92]	; (800280c <RobotMoveDist+0x2dc>)
 80027ae:	e031      	b.n	8002814 <RobotMoveDist+0x2e4>
 80027b0:	fc66b22a 	.word	0xfc66b22a
 80027b4:	3ff266ac 	.word	0x3ff266ac
 80027b8:	bb2526f8 	.word	0xbb2526f8
 80027bc:	3feee3d4 	.word	0x3feee3d4
 80027c0:	9999999a 	.word	0x9999999a
 80027c4:	3fd99999 	.word	0x3fd99999
 80027c8:	200003b0 	.word	0x200003b0
 80027cc:	200003b6 	.word	0x200003b6
 80027d0:	200003e4 	.word	0x200003e4
 80027d4:	200003d0 	.word	0x200003d0
 80027d8:	200003f8 	.word	0x200003f8
 80027dc:	200003c8 	.word	0x200003c8
 80027e0:	40340000 	.word	0x40340000
 80027e4:	4094a000 	.word	0x4094a000
 80027e8:	40240000 	.word	0x40240000
 80027ec:	200003ca 	.word	0x200003ca
 80027f0:	200003bc 	.word	0x200003bc
 80027f4:	40020000 	.word	0x40020000
 80027f8:	20000258 	.word	0x20000258
 80027fc:	200003ce 	.word	0x200003ce
 8002800:	200003cc 	.word	0x200003cc
 8002804:	77280773 	.word	0x77280773
 8002808:	20000138 	.word	0x20000138
 800280c:	3ecccccd 	.word	0x3ecccccd
 8002810:	4b0d      	ldr	r3, [pc, #52]	; (8002848 <RobotMoveDist+0x318>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a0c      	ldr	r2, [pc, #48]	; (8002848 <RobotMoveDist+0x318>)
 8002816:	6013      	str	r3, [r2, #0]
          StraightLineMoveSpeedScale(speedMode, &speedScale);
 8002818:	78bb      	ldrb	r3, [r7, #2]
 800281a:	490b      	ldr	r1, [pc, #44]	; (8002848 <RobotMoveDist+0x318>)
 800281c:	4618      	mov	r0, r3
 800281e:	f000 f819 	bl	8002854 <StraightLineMoveSpeedScale>
        }

        last_curTask_tick = HAL_GetTick();
 8002822:	f002 f84d 	bl	80048c0 <HAL_GetTick>
 8002826:	4603      	mov	r3, r0
 8002828:	4a08      	ldr	r2, [pc, #32]	; (800284c <RobotMoveDist+0x31c>)
 800282a:	6013      	str	r3, [r2, #0]
      __GET_ENCODER_TICK_DELTA(&htim2, lastDistTick_L, dist_dL);
 800282c:	e70a      	b.n	8002644 <RobotMoveDist+0x114>
        break;
 800282e:	bf00      	nop
      }
    } while (1);
    __SET_MOTOR_DUTY(&htim8, 0, 0);
 8002830:	4b07      	ldr	r3, [pc, #28]	; (8002850 <RobotMoveDist+0x320>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	2200      	movs	r2, #0
 8002836:	635a      	str	r2, [r3, #52]	; 0x34
 8002838:	4b05      	ldr	r3, [pc, #20]	; (8002850 <RobotMoveDist+0x320>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	2200      	movs	r2, #0
 800283e:	639a      	str	r2, [r3, #56]	; 0x38
  }
}
 8002840:	bf00      	nop
 8002842:	3710      	adds	r7, #16
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}
 8002848:	20000138 	.word	0x20000138
 800284c:	200003bc 	.word	0x200003bc
 8002850:	200002a0 	.word	0x200002a0

08002854 <StraightLineMoveSpeedScale>:

void StraightLineMoveSpeedScale(const uint8_t speedMode, float *speedScale)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b086      	sub	sp, #24
 8002858:	af04      	add	r7, sp, #16
 800285a:	4603      	mov	r3, r0
 800285c:	6039      	str	r1, [r7, #0]
 800285e:	71fb      	strb	r3, [r7, #7]
  __Gyro_Read_Z(&hi2c1, readGyroZData, gyroZ);            // polling
 8002860:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002864:	9302      	str	r3, [sp, #8]
 8002866:	2302      	movs	r3, #2
 8002868:	9301      	str	r3, [sp, #4]
 800286a:	4b9b      	ldr	r3, [pc, #620]	; (8002ad8 <StraightLineMoveSpeedScale+0x284>)
 800286c:	9300      	str	r3, [sp, #0]
 800286e:	2301      	movs	r3, #1
 8002870:	2237      	movs	r2, #55	; 0x37
 8002872:	21d0      	movs	r1, #208	; 0xd0
 8002874:	4899      	ldr	r0, [pc, #612]	; (8002adc <StraightLineMoveSpeedScale+0x288>)
 8002876:	f002 fdbb 	bl	80053f0 <HAL_I2C_Mem_Read>
 800287a:	4b97      	ldr	r3, [pc, #604]	; (8002ad8 <StraightLineMoveSpeedScale+0x284>)
 800287c:	781b      	ldrb	r3, [r3, #0]
 800287e:	021b      	lsls	r3, r3, #8
 8002880:	b21a      	sxth	r2, r3
 8002882:	4b95      	ldr	r3, [pc, #596]	; (8002ad8 <StraightLineMoveSpeedScale+0x284>)
 8002884:	785b      	ldrb	r3, [r3, #1]
 8002886:	b21b      	sxth	r3, r3
 8002888:	4313      	orrs	r3, r2
 800288a:	b21a      	sxth	r2, r3
 800288c:	4b94      	ldr	r3, [pc, #592]	; (8002ae0 <StraightLineMoveSpeedScale+0x28c>)
 800288e:	801a      	strh	r2, [r3, #0]
  dir = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2) ? 1 : -1;  // use only one of the wheel to determine car direction
 8002890:	4b94      	ldr	r3, [pc, #592]	; (8002ae4 <StraightLineMoveSpeedScale+0x290>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 0310 	and.w	r3, r3, #16
 800289a:	2b10      	cmp	r3, #16
 800289c:	d101      	bne.n	80028a2 <StraightLineMoveSpeedScale+0x4e>
 800289e:	2201      	movs	r2, #1
 80028a0:	e001      	b.n	80028a6 <StraightLineMoveSpeedScale+0x52>
 80028a2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80028a6:	4b90      	ldr	r3, [pc, #576]	; (8002ae8 <StraightLineMoveSpeedScale+0x294>)
 80028a8:	701a      	strb	r2, [r3, #0]
  angleNow += ((gyroZ >= -4 && gyroZ <= 11) ? 0 : gyroZ); // / GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS * 0.01;
 80028aa:	4b8d      	ldr	r3, [pc, #564]	; (8002ae0 <StraightLineMoveSpeedScale+0x28c>)
 80028ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028b0:	f113 0f04 	cmn.w	r3, #4
 80028b4:	db04      	blt.n	80028c0 <StraightLineMoveSpeedScale+0x6c>
 80028b6:	4b8a      	ldr	r3, [pc, #552]	; (8002ae0 <StraightLineMoveSpeedScale+0x28c>)
 80028b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028bc:	2b0b      	cmp	r3, #11
 80028be:	dd07      	ble.n	80028d0 <StraightLineMoveSpeedScale+0x7c>
 80028c0:	4b87      	ldr	r3, [pc, #540]	; (8002ae0 <StraightLineMoveSpeedScale+0x28c>)
 80028c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028c6:	ee07 3a90 	vmov	s15, r3
 80028ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028ce:	e001      	b.n	80028d4 <StraightLineMoveSpeedScale+0x80>
 80028d0:	eddf 7a86 	vldr	s15, [pc, #536]	; 8002aec <StraightLineMoveSpeedScale+0x298>
 80028d4:	4b86      	ldr	r3, [pc, #536]	; (8002af0 <StraightLineMoveSpeedScale+0x29c>)
 80028d6:	ed93 7a00 	vldr	s14, [r3]
 80028da:	ee77 7a87 	vadd.f32	s15, s15, s14
 80028de:	4b84      	ldr	r3, [pc, #528]	; (8002af0 <StraightLineMoveSpeedScale+0x29c>)
 80028e0:	edc3 7a00 	vstr	s15, [r3]
  if (speedMode == SPEED_MODE_1)
 80028e4:	79fb      	ldrb	r3, [r7, #7]
 80028e6:	2b01      	cmp	r3, #1
 80028e8:	d165      	bne.n	80029b6 <StraightLineMoveSpeedScale+0x162>
    __PID_SPEED_1(pidSlow, angleNow, correction, dir, newDutyL, newDutyR);
 80028ea:	4b82      	ldr	r3, [pc, #520]	; (8002af4 <StraightLineMoveSpeedScale+0x2a0>)
 80028ec:	ed93 7a00 	vldr	s14, [r3]
 80028f0:	4b7f      	ldr	r3, [pc, #508]	; (8002af0 <StraightLineMoveSpeedScale+0x29c>)
 80028f2:	edd3 7a00 	vldr	s15, [r3]
 80028f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028fa:	4b7e      	ldr	r3, [pc, #504]	; (8002af4 <StraightLineMoveSpeedScale+0x2a0>)
 80028fc:	edd3 6a01 	vldr	s13, [r3, #4]
 8002900:	4b7c      	ldr	r3, [pc, #496]	; (8002af4 <StraightLineMoveSpeedScale+0x2a0>)
 8002902:	edd3 7a04 	vldr	s15, [r3, #16]
 8002906:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800290a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800290e:	4b79      	ldr	r3, [pc, #484]	; (8002af4 <StraightLineMoveSpeedScale+0x2a0>)
 8002910:	edd3 6a02 	vldr	s13, [r3, #8]
 8002914:	4b77      	ldr	r3, [pc, #476]	; (8002af4 <StraightLineMoveSpeedScale+0x2a0>)
 8002916:	ed93 6a03 	vldr	s12, [r3, #12]
 800291a:	4b75      	ldr	r3, [pc, #468]	; (8002af0 <StraightLineMoveSpeedScale+0x29c>)
 800291c:	edd3 7a00 	vldr	s15, [r3]
 8002920:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002924:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002928:	ee77 7a27 	vadd.f32	s15, s14, s15
 800292c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002930:	ee17 2a90 	vmov	r2, s15
 8002934:	4b70      	ldr	r3, [pc, #448]	; (8002af8 <StraightLineMoveSpeedScale+0x2a4>)
 8002936:	601a      	str	r2, [r3, #0]
 8002938:	4b6d      	ldr	r3, [pc, #436]	; (8002af0 <StraightLineMoveSpeedScale+0x29c>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a6d      	ldr	r2, [pc, #436]	; (8002af4 <StraightLineMoveSpeedScale+0x2a0>)
 800293e:	60d3      	str	r3, [r2, #12]
 8002940:	4b6c      	ldr	r3, [pc, #432]	; (8002af4 <StraightLineMoveSpeedScale+0x2a0>)
 8002942:	ed93 7a04 	vldr	s14, [r3, #16]
 8002946:	4b6a      	ldr	r3, [pc, #424]	; (8002af0 <StraightLineMoveSpeedScale+0x29c>)
 8002948:	edd3 7a00 	vldr	s15, [r3]
 800294c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002950:	4b68      	ldr	r3, [pc, #416]	; (8002af4 <StraightLineMoveSpeedScale+0x2a0>)
 8002952:	edc3 7a04 	vstr	s15, [r3, #16]
 8002956:	4b68      	ldr	r3, [pc, #416]	; (8002af8 <StraightLineMoveSpeedScale+0x2a4>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 800295e:	dc06      	bgt.n	800296e <StraightLineMoveSpeedScale+0x11a>
 8002960:	4b65      	ldr	r3, [pc, #404]	; (8002af8 <StraightLineMoveSpeedScale+0x2a4>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a65      	ldr	r2, [pc, #404]	; (8002afc <StraightLineMoveSpeedScale+0x2a8>)
 8002966:	4293      	cmp	r3, r2
 8002968:	bfb8      	it	lt
 800296a:	4613      	movlt	r3, r2
 800296c:	e001      	b.n	8002972 <StraightLineMoveSpeedScale+0x11e>
 800296e:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 8002972:	4a61      	ldr	r2, [pc, #388]	; (8002af8 <StraightLineMoveSpeedScale+0x2a4>)
 8002974:	6013      	str	r3, [r2, #0]
 8002976:	4b5c      	ldr	r3, [pc, #368]	; (8002ae8 <StraightLineMoveSpeedScale+0x294>)
 8002978:	f993 3000 	ldrsb.w	r3, [r3]
 800297c:	b29a      	uxth	r2, r3
 800297e:	4b5e      	ldr	r3, [pc, #376]	; (8002af8 <StraightLineMoveSpeedScale+0x2a4>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	b29b      	uxth	r3, r3
 8002984:	fb12 f303 	smulbb	r3, r2, r3
 8002988:	b29b      	uxth	r3, r3
 800298a:	f603 03fc 	addw	r3, r3, #2300	; 0x8fc
 800298e:	b29a      	uxth	r2, r3
 8002990:	4b5b      	ldr	r3, [pc, #364]	; (8002b00 <StraightLineMoveSpeedScale+0x2ac>)
 8002992:	801a      	strh	r2, [r3, #0]
 8002994:	4b54      	ldr	r3, [pc, #336]	; (8002ae8 <StraightLineMoveSpeedScale+0x294>)
 8002996:	f993 3000 	ldrsb.w	r3, [r3]
 800299a:	b29a      	uxth	r2, r3
 800299c:	4b56      	ldr	r3, [pc, #344]	; (8002af8 <StraightLineMoveSpeedScale+0x2a4>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	b29b      	uxth	r3, r3
 80029a2:	fb12 f303 	smulbb	r3, r2, r3
 80029a6:	b29b      	uxth	r3, r3
 80029a8:	f5c3 630f 	rsb	r3, r3, #2288	; 0x8f0
 80029ac:	330c      	adds	r3, #12
 80029ae:	b29a      	uxth	r2, r3
 80029b0:	4b54      	ldr	r3, [pc, #336]	; (8002b04 <StraightLineMoveSpeedScale+0x2b0>)
 80029b2:	801a      	strh	r2, [r3, #0]
 80029b4:	e067      	b.n	8002a86 <StraightLineMoveSpeedScale+0x232>
  else if (speedMode == SPEED_MODE_2)
 80029b6:	79fb      	ldrb	r3, [r7, #7]
 80029b8:	2b02      	cmp	r3, #2
 80029ba:	d164      	bne.n	8002a86 <StraightLineMoveSpeedScale+0x232>
    __PID_SPEED_2(pidFast, angleNow, correction, dir, newDutyL, newDutyR);
 80029bc:	4b52      	ldr	r3, [pc, #328]	; (8002b08 <StraightLineMoveSpeedScale+0x2b4>)
 80029be:	ed93 7a00 	vldr	s14, [r3]
 80029c2:	4b4b      	ldr	r3, [pc, #300]	; (8002af0 <StraightLineMoveSpeedScale+0x29c>)
 80029c4:	edd3 7a00 	vldr	s15, [r3]
 80029c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80029cc:	4b4e      	ldr	r3, [pc, #312]	; (8002b08 <StraightLineMoveSpeedScale+0x2b4>)
 80029ce:	edd3 6a01 	vldr	s13, [r3, #4]
 80029d2:	4b4d      	ldr	r3, [pc, #308]	; (8002b08 <StraightLineMoveSpeedScale+0x2b4>)
 80029d4:	edd3 7a04 	vldr	s15, [r3, #16]
 80029d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029dc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80029e0:	4b49      	ldr	r3, [pc, #292]	; (8002b08 <StraightLineMoveSpeedScale+0x2b4>)
 80029e2:	edd3 6a02 	vldr	s13, [r3, #8]
 80029e6:	4b48      	ldr	r3, [pc, #288]	; (8002b08 <StraightLineMoveSpeedScale+0x2b4>)
 80029e8:	ed93 6a03 	vldr	s12, [r3, #12]
 80029ec:	4b40      	ldr	r3, [pc, #256]	; (8002af0 <StraightLineMoveSpeedScale+0x29c>)
 80029ee:	edd3 7a00 	vldr	s15, [r3]
 80029f2:	ee76 7a67 	vsub.f32	s15, s12, s15
 80029f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a02:	ee17 2a90 	vmov	r2, s15
 8002a06:	4b3c      	ldr	r3, [pc, #240]	; (8002af8 <StraightLineMoveSpeedScale+0x2a4>)
 8002a08:	601a      	str	r2, [r3, #0]
 8002a0a:	4b39      	ldr	r3, [pc, #228]	; (8002af0 <StraightLineMoveSpeedScale+0x29c>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a3e      	ldr	r2, [pc, #248]	; (8002b08 <StraightLineMoveSpeedScale+0x2b4>)
 8002a10:	60d3      	str	r3, [r2, #12]
 8002a12:	4b3d      	ldr	r3, [pc, #244]	; (8002b08 <StraightLineMoveSpeedScale+0x2b4>)
 8002a14:	ed93 7a04 	vldr	s14, [r3, #16]
 8002a18:	4b35      	ldr	r3, [pc, #212]	; (8002af0 <StraightLineMoveSpeedScale+0x29c>)
 8002a1a:	edd3 7a00 	vldr	s15, [r3]
 8002a1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a22:	4b39      	ldr	r3, [pc, #228]	; (8002b08 <StraightLineMoveSpeedScale+0x2b4>)
 8002a24:	edc3 7a04 	vstr	s15, [r3, #16]
 8002a28:	4b33      	ldr	r3, [pc, #204]	; (8002af8 <StraightLineMoveSpeedScale+0x2a4>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8002a30:	dc06      	bgt.n	8002a40 <StraightLineMoveSpeedScale+0x1ec>
 8002a32:	4b31      	ldr	r3, [pc, #196]	; (8002af8 <StraightLineMoveSpeedScale+0x2a4>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a31      	ldr	r2, [pc, #196]	; (8002afc <StraightLineMoveSpeedScale+0x2a8>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	bfb8      	it	lt
 8002a3c:	4613      	movlt	r3, r2
 8002a3e:	e001      	b.n	8002a44 <StraightLineMoveSpeedScale+0x1f0>
 8002a40:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 8002a44:	4a2c      	ldr	r2, [pc, #176]	; (8002af8 <StraightLineMoveSpeedScale+0x2a4>)
 8002a46:	6013      	str	r3, [r2, #0]
 8002a48:	4b27      	ldr	r3, [pc, #156]	; (8002ae8 <StraightLineMoveSpeedScale+0x294>)
 8002a4a:	f993 3000 	ldrsb.w	r3, [r3]
 8002a4e:	b29a      	uxth	r2, r3
 8002a50:	4b29      	ldr	r3, [pc, #164]	; (8002af8 <StraightLineMoveSpeedScale+0x2a4>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	b29b      	uxth	r3, r3
 8002a56:	fb12 f303 	smulbb	r3, r2, r3
 8002a5a:	b29b      	uxth	r3, r3
 8002a5c:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 8002a60:	b29a      	uxth	r2, r3
 8002a62:	4b27      	ldr	r3, [pc, #156]	; (8002b00 <StraightLineMoveSpeedScale+0x2ac>)
 8002a64:	801a      	strh	r2, [r3, #0]
 8002a66:	4b20      	ldr	r3, [pc, #128]	; (8002ae8 <StraightLineMoveSpeedScale+0x294>)
 8002a68:	f993 3000 	ldrsb.w	r3, [r3]
 8002a6c:	b29a      	uxth	r2, r3
 8002a6e:	4b22      	ldr	r3, [pc, #136]	; (8002af8 <StraightLineMoveSpeedScale+0x2a4>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	b29b      	uxth	r3, r3
 8002a74:	fb12 f303 	smulbb	r3, r2, r3
 8002a78:	b29b      	uxth	r3, r3
 8002a7a:	f5c3 633b 	rsb	r3, r3, #2992	; 0xbb0
 8002a7e:	3308      	adds	r3, #8
 8002a80:	b29a      	uxth	r2, r3
 8002a82:	4b20      	ldr	r3, [pc, #128]	; (8002b04 <StraightLineMoveSpeedScale+0x2b0>)
 8002a84:	801a      	strh	r2, [r3, #0]

  __SET_MOTOR_DUTY(&htim8, newDutyL * (*speedScale), newDutyR * (*speedScale));
 8002a86:	4b1e      	ldr	r3, [pc, #120]	; (8002b00 <StraightLineMoveSpeedScale+0x2ac>)
 8002a88:	881b      	ldrh	r3, [r3, #0]
 8002a8a:	ee07 3a90 	vmov	s15, r3
 8002a8e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	edd3 7a00 	vldr	s15, [r3]
 8002a98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a9c:	4b1b      	ldr	r3, [pc, #108]	; (8002b0c <StraightLineMoveSpeedScale+0x2b8>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002aa4:	ee17 2a90 	vmov	r2, s15
 8002aa8:	635a      	str	r2, [r3, #52]	; 0x34
 8002aaa:	4b16      	ldr	r3, [pc, #88]	; (8002b04 <StraightLineMoveSpeedScale+0x2b0>)
 8002aac:	881b      	ldrh	r3, [r3, #0]
 8002aae:	ee07 3a90 	vmov	s15, r3
 8002ab2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	edd3 7a00 	vldr	s15, [r3]
 8002abc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ac0:	4b12      	ldr	r3, [pc, #72]	; (8002b0c <StraightLineMoveSpeedScale+0x2b8>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ac8:	ee17 2a90 	vmov	r2, s15
 8002acc:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002ace:	bf00      	nop
 8002ad0:	3708      	adds	r7, #8
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	200003b4 	.word	0x200003b4
 8002adc:	200001bc 	.word	0x200001bc
 8002ae0:	200003b6 	.word	0x200003b6
 8002ae4:	20000258 	.word	0x20000258
 8002ae8:	2000013c 	.word	0x2000013c
 8002aec:	00000000 	.word	0x00000000
 8002af0:	200003b0 	.word	0x200003b0
 8002af4:	200003d0 	.word	0x200003d0
 8002af8:	20000424 	.word	0x20000424
 8002afc:	fffffd44 	.word	0xfffffd44
 8002b00:	200003b8 	.word	0x200003b8
 8002b04:	200003ba 	.word	0x200003ba
 8002b08:	200003f8 	.word	0x200003f8
 8002b0c:	200002a0 	.word	0x200002a0

08002b10 <RobotTurn>:

void RobotTurn(float *targetAngle)
{
 8002b10:	b5b0      	push	{r4, r5, r7, lr}
 8002b12:	b086      	sub	sp, #24
 8002b14:	af04      	add	r7, sp, #16
 8002b16:	6078      	str	r0, [r7, #4]
  angleNow = 0;
 8002b18:	4b4b      	ldr	r3, [pc, #300]	; (8002c48 <RobotTurn+0x138>)
 8002b1a:	f04f 0200 	mov.w	r2, #0
 8002b1e:	601a      	str	r2, [r3, #0]
  gyroZ = 0;
 8002b20:	4b4a      	ldr	r3, [pc, #296]	; (8002c4c <RobotTurn+0x13c>)
 8002b22:	2200      	movs	r2, #0
 8002b24:	801a      	strh	r2, [r3, #0]
  last_curTask_tick = HAL_GetTick();
 8002b26:	f001 fecb 	bl	80048c0 <HAL_GetTick>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	4a48      	ldr	r2, [pc, #288]	; (8002c50 <RobotTurn+0x140>)
 8002b2e:	6013      	str	r3, [r2, #0]
  do
  {
    if (HAL_GetTick() - last_curTask_tick >= 10)
 8002b30:	f001 fec6 	bl	80048c0 <HAL_GetTick>
 8002b34:	4602      	mov	r2, r0
 8002b36:	4b46      	ldr	r3, [pc, #280]	; (8002c50 <RobotTurn+0x140>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	1ad3      	subs	r3, r2, r3
 8002b3c:	2b09      	cmp	r3, #9
 8002b3e:	d9f7      	bls.n	8002b30 <RobotTurn+0x20>
    { // sample gyro every 10ms
      __Gyro_Read_Z(&hi2c1, readGyroZData, gyroZ);
 8002b40:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b44:	9302      	str	r3, [sp, #8]
 8002b46:	2302      	movs	r3, #2
 8002b48:	9301      	str	r3, [sp, #4]
 8002b4a:	4b42      	ldr	r3, [pc, #264]	; (8002c54 <RobotTurn+0x144>)
 8002b4c:	9300      	str	r3, [sp, #0]
 8002b4e:	2301      	movs	r3, #1
 8002b50:	2237      	movs	r2, #55	; 0x37
 8002b52:	21d0      	movs	r1, #208	; 0xd0
 8002b54:	4840      	ldr	r0, [pc, #256]	; (8002c58 <RobotTurn+0x148>)
 8002b56:	f002 fc4b 	bl	80053f0 <HAL_I2C_Mem_Read>
 8002b5a:	4b3e      	ldr	r3, [pc, #248]	; (8002c54 <RobotTurn+0x144>)
 8002b5c:	781b      	ldrb	r3, [r3, #0]
 8002b5e:	021b      	lsls	r3, r3, #8
 8002b60:	b21a      	sxth	r2, r3
 8002b62:	4b3c      	ldr	r3, [pc, #240]	; (8002c54 <RobotTurn+0x144>)
 8002b64:	785b      	ldrb	r3, [r3, #1]
 8002b66:	b21b      	sxth	r3, r3
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	b21a      	sxth	r2, r3
 8002b6c:	4b37      	ldr	r3, [pc, #220]	; (8002c4c <RobotTurn+0x13c>)
 8002b6e:	801a      	strh	r2, [r3, #0]
      angleNow += gyroZ / GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS * 0.01;
 8002b70:	4b35      	ldr	r3, [pc, #212]	; (8002c48 <RobotTurn+0x138>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4618      	mov	r0, r3
 8002b76:	f7fd fcdf 	bl	8000538 <__aeabi_f2d>
 8002b7a:	4604      	mov	r4, r0
 8002b7c:	460d      	mov	r5, r1
 8002b7e:	4b33      	ldr	r3, [pc, #204]	; (8002c4c <RobotTurn+0x13c>)
 8002b80:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b84:	4618      	mov	r0, r3
 8002b86:	f7fd fcc5 	bl	8000514 <__aeabi_i2d>
 8002b8a:	a32b      	add	r3, pc, #172	; (adr r3, 8002c38 <RobotTurn+0x128>)
 8002b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b90:	f7fd fe54 	bl	800083c <__aeabi_ddiv>
 8002b94:	4602      	mov	r2, r0
 8002b96:	460b      	mov	r3, r1
 8002b98:	4610      	mov	r0, r2
 8002b9a:	4619      	mov	r1, r3
 8002b9c:	a328      	add	r3, pc, #160	; (adr r3, 8002c40 <RobotTurn+0x130>)
 8002b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ba2:	f7fd fd21 	bl	80005e8 <__aeabi_dmul>
 8002ba6:	4602      	mov	r2, r0
 8002ba8:	460b      	mov	r3, r1
 8002baa:	4620      	mov	r0, r4
 8002bac:	4629      	mov	r1, r5
 8002bae:	f7fd fb65 	bl	800027c <__adddf3>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	460b      	mov	r3, r1
 8002bb6:	4610      	mov	r0, r2
 8002bb8:	4619      	mov	r1, r3
 8002bba:	f7fd ffcf 	bl	8000b5c <__aeabi_d2f>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	4a21      	ldr	r2, [pc, #132]	; (8002c48 <RobotTurn+0x138>)
 8002bc2:	6013      	str	r3, [r2, #0]
      if (abs(angleNow - *targetAngle) < 0.01)
 8002bc4:	4b20      	ldr	r3, [pc, #128]	; (8002c48 <RobotTurn+0x138>)
 8002bc6:	ed93 7a00 	vldr	s14, [r3]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	edd3 7a00 	vldr	s15, [r3]
 8002bd0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bd4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002bd8:	ee17 3a90 	vmov	r3, s15
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	db0d      	blt.n	8002bfc <RobotTurn+0xec>
 8002be0:	4b19      	ldr	r3, [pc, #100]	; (8002c48 <RobotTurn+0x138>)
 8002be2:	ed93 7a00 	vldr	s14, [r3]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	edd3 7a00 	vldr	s15, [r3]
 8002bec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bf0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002bf4:	ee17 3a90 	vmov	r3, s15
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	dd05      	ble.n	8002c08 <RobotTurn+0xf8>
        break;
      last_curTask_tick = HAL_GetTick();
 8002bfc:	f001 fe60 	bl	80048c0 <HAL_GetTick>
 8002c00:	4603      	mov	r3, r0
 8002c02:	4a13      	ldr	r2, [pc, #76]	; (8002c50 <RobotTurn+0x140>)
 8002c04:	6013      	str	r3, [r2, #0]
    if (HAL_GetTick() - last_curTask_tick >= 10)
 8002c06:	e793      	b.n	8002b30 <RobotTurn+0x20>
        break;
 8002c08:	bf00      	nop
    }
  } while (1);
  __SET_MOTOR_DUTY(&htim8, 0, 0);
 8002c0a:	4b14      	ldr	r3, [pc, #80]	; (8002c5c <RobotTurn+0x14c>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	635a      	str	r2, [r3, #52]	; 0x34
 8002c12:	4b12      	ldr	r3, [pc, #72]	; (8002c5c <RobotTurn+0x14c>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	2200      	movs	r2, #0
 8002c18:	639a      	str	r2, [r3, #56]	; 0x38
  __RESET_SERVO_TURN(&htim1);
 8002c1a:	4b11      	ldr	r3, [pc, #68]	; (8002c60 <RobotTurn+0x150>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	228e      	movs	r2, #142	; 0x8e
 8002c20:	641a      	str	r2, [r3, #64]	; 0x40
 8002c22:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002c26:	f001 fe57 	bl	80048d8 <HAL_Delay>
}
 8002c2a:	bf00      	nop
 8002c2c:	3708      	adds	r7, #8
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bdb0      	pop	{r4, r5, r7, pc}
 8002c32:	bf00      	nop
 8002c34:	f3af 8000 	nop.w
 8002c38:	66666666 	.word	0x66666666
 8002c3c:	40306666 	.word	0x40306666
 8002c40:	47ae147b 	.word	0x47ae147b
 8002c44:	3f847ae1 	.word	0x3f847ae1
 8002c48:	200003b0 	.word	0x200003b0
 8002c4c:	200003b6 	.word	0x200003b6
 8002c50:	200003bc 	.word	0x200003bc
 8002c54:	200003b4 	.word	0x200003b4
 8002c58:	200001bc 	.word	0x200001bc
 8002c5c:	200002a0 	.word	0x200002a0
 8002c60:	20000210 	.word	0x20000210

08002c64 <runEncoder>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_runEncoder */
void runEncoder(void *argument)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b08e      	sub	sp, #56	; 0x38
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  // HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
  int cnt1 = 0, cnt2 = 0, diff = 0;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	637b      	str	r3, [r7, #52]	; 0x34
 8002c70:	2300      	movs	r3, #0
 8002c72:	62bb      	str	r3, [r7, #40]	; 0x28
 8002c74:	2300      	movs	r3, #0
 8002c76:	633b      	str	r3, [r7, #48]	; 0x30

  uint32_t tick = 0;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	62fb      	str	r3, [r7, #44]	; 0x2c

  cnt1 = __HAL_TIM_GET_COUNTER(&htim2);
 8002c7c:	4b2a      	ldr	r3, [pc, #168]	; (8002d28 <runEncoder+0xc4>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c82:	637b      	str	r3, [r7, #52]	; 0x34
  tick = HAL_GetTick();
 8002c84:	f001 fe1c 	bl	80048c0 <HAL_GetTick>
 8002c88:	62f8      	str	r0, [r7, #44]	; 0x2c

  // uint8_t encoderBuffer[20];
  uint8_t speedBuffer[20];
  uint8_t directionBuffer[10];
  dir = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2);
 8002c8a:	4b27      	ldr	r3, [pc, #156]	; (8002d28 <runEncoder+0xc4>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f003 0310 	and.w	r3, r3, #16
 8002c94:	2b10      	cmp	r3, #16
 8002c96:	bf0c      	ite	eq
 8002c98:	2301      	moveq	r3, #1
 8002c9a:	2300      	movne	r3, #0
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	b25a      	sxtb	r2, r3
 8002ca0:	4b22      	ldr	r3, [pc, #136]	; (8002d2c <runEncoder+0xc8>)
 8002ca2:	701a      	strb	r2, [r3, #0]
  /* Infinite loop */

  for (;;)
  {
    // HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_10);
    if (HAL_GetTick() - tick > 1000L)
 8002ca4:	f001 fe0c 	bl	80048c0 <HAL_GetTick>
 8002ca8:	4602      	mov	r2, r0
 8002caa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cac:	1ad3      	subs	r3, r2, r3
 8002cae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002cb2:	d935      	bls.n	8002d20 <runEncoder+0xbc>
    {
      cnt2 = __HAL_TIM_GET_COUNTER(&htim2);
 8002cb4:	4b1c      	ldr	r3, [pc, #112]	; (8002d28 <runEncoder+0xc4>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cba:	62bb      	str	r3, [r7, #40]	; 0x28
      if (__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2))
 8002cbc:	4b1a      	ldr	r3, [pc, #104]	; (8002d28 <runEncoder+0xc4>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 0310 	and.w	r3, r3, #16
 8002cc6:	2b10      	cmp	r3, #16
 8002cc8:	d110      	bne.n	8002cec <runEncoder+0x88>
      {
        if (cnt2 < cnt1)
 8002cca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002ccc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	da04      	bge.n	8002cdc <runEncoder+0x78>
        {
          diff = cnt1 - cnt2;
 8002cd2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002cd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	633b      	str	r3, [r7, #48]	; 0x30
 8002cda:	e017      	b.n	8002d0c <runEncoder+0xa8>
        }
        else
          diff = (65535 - cnt2) + cnt1;
 8002cdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cde:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8002ce2:	33ff      	adds	r3, #255	; 0xff
 8002ce4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ce6:	4413      	add	r3, r2
 8002ce8:	633b      	str	r3, [r7, #48]	; 0x30
 8002cea:	e00f      	b.n	8002d0c <runEncoder+0xa8>
      }
      else
      {
        if (cnt2 > cnt1)
 8002cec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002cee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	dd04      	ble.n	8002cfe <runEncoder+0x9a>
        {
          diff = cnt2 - cnt1;
 8002cf4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002cf6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	633b      	str	r3, [r7, #48]	; 0x30
 8002cfc:	e006      	b.n	8002d0c <runEncoder+0xa8>
        }
        else
          diff = (65535 - cnt1) + cnt2;
 8002cfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d00:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8002d04:	33ff      	adds	r3, #255	; 0xff
 8002d06:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002d08:	4413      	add	r3, r2
 8002d0a:	633b      	str	r3, [r7, #48]	; 0x30
      }
      curSpeed = diff;
 8002d0c:	4a08      	ldr	r2, [pc, #32]	; (8002d30 <runEncoder+0xcc>)
 8002d0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d10:	6013      	str	r3, [r2, #0]
      // OLED_ShowString(0, 0, speedBuffer);
      // sprintf(directionBuffer, "Dir:%5d\0", dir);
      // OLED_ShowString(0, 15, directionBuffer);

      // OLED_Refresh_Gram();
      cnt1 = __HAL_TIM_GET_COUNTER(&htim2);
 8002d12:	4b05      	ldr	r3, [pc, #20]	; (8002d28 <runEncoder+0xc4>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d18:	637b      	str	r3, [r7, #52]	; 0x34
      tick = HAL_GetTick();
 8002d1a:	f001 fdd1 	bl	80048c0 <HAL_GetTick>
 8002d1e:	62f8      	str	r0, [r7, #44]	; 0x2c
    }

    osDelay(100);
 8002d20:	2064      	movs	r0, #100	; 0x64
 8002d22:	f006 fc75 	bl	8009610 <osDelay>
    if (HAL_GetTick() - tick > 1000L)
 8002d26:	e7bd      	b.n	8002ca4 <runEncoder+0x40>
 8002d28:	20000258 	.word	0x20000258
 8002d2c:	2000013c 	.word	0x2000013c
 8002d30:	200003c0 	.word	0x200003c0

08002d34 <runOledTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runOledTask */
void runOledTask(void *argument)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b084      	sub	sp, #16
 8002d38:	af02      	add	r7, sp, #8
 8002d3a:	6078      	str	r0, [r7, #4]
    //  OLED_ShowString(0, 40, (char *)ch);

    // uart received cmd
    // __ACK_TASK_DONE(&huart3, rxMsg);
    // HAL_UART_Transmit(&huart3, aRxBuffer, RX_BUFFER_SIZE, 0xFFFF);
    OLED_ShowString(0, 40, (char *)aRxBuffer);
 8002d3c:	4a0e      	ldr	r2, [pc, #56]	; (8002d78 <runOledTask+0x44>)
 8002d3e:	2128      	movs	r1, #40	; 0x28
 8002d40:	2000      	movs	r0, #0
 8002d42:	f009 fbd9 	bl	800c4f8 <OLED_ShowString>

    obsDist_US = 1000;
 8002d46:	4b0d      	ldr	r3, [pc, #52]	; (8002d7c <runOledTask+0x48>)
 8002d48:	4a0d      	ldr	r2, [pc, #52]	; (8002d80 <runOledTask+0x4c>)
 8002d4a:	601a      	str	r2, [r3, #0]

    HCSR04_Read();
 8002d4c:	f7ff fa1a 	bl	8002184 <HCSR04_Read>
    OLED_ShowNumber(0, 0, obsDist_US, 5, 12);
 8002d50:	4b0a      	ldr	r3, [pc, #40]	; (8002d7c <runOledTask+0x48>)
 8002d52:	edd3 7a00 	vldr	s15, [r3]
 8002d56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d5a:	230c      	movs	r3, #12
 8002d5c:	9300      	str	r3, [sp, #0]
 8002d5e:	2305      	movs	r3, #5
 8002d60:	ee17 2a90 	vmov	r2, s15
 8002d64:	2100      	movs	r1, #0
 8002d66:	2000      	movs	r0, #0
 8002d68:	f009 fb58 	bl	800c41c <OLED_ShowNumber>

    OLED_Refresh_Gram();
 8002d6c:	f009 f9c6 	bl	800c0fc <OLED_Refresh_Gram>
    osDelay(10);
 8002d70:	200a      	movs	r0, #10
 8002d72:	f006 fc4d 	bl	8009610 <osDelay>
    OLED_ShowString(0, 40, (char *)aRxBuffer);
 8002d76:	e7e1      	b.n	8002d3c <runOledTask+0x8>
 8002d78:	20000354 	.word	0x20000354
 8002d7c:	2000040c 	.word	0x2000040c
 8002d80:	447a0000 	.word	0x447a0000

08002d84 <runFWTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runFWTask */
void runFWTask(void *argument)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b082      	sub	sp, #8
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  // float targetAngle = 90;
  /* Infinite loop */
  for (;;)
  {

    if (curTask != TASK_MOVE_FOREWARD)
 8002d8c:	4b6d      	ldr	r3, [pc, #436]	; (8002f44 <runFWTask+0x1c0>)
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d004      	beq.n	8002d9e <runFWTask+0x1a>
      osDelay(1000);
 8002d94:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002d98:	f006 fc3a 	bl	8009610 <osDelay>
 8002d9c:	e7f6      	b.n	8002d8c <runFWTask+0x8>
    else
    {

      if (manualMode)
 8002d9e:	4b6a      	ldr	r3, [pc, #424]	; (8002f48 <runFWTask+0x1c4>)
 8002da0:	781b      	ldrb	r3, [r3, #0]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d061      	beq.n	8002e6a <runFWTask+0xe6>
      {

        angleNow = 0;
 8002da6:	4b69      	ldr	r3, [pc, #420]	; (8002f4c <runFWTask+0x1c8>)
 8002da8:	f04f 0200 	mov.w	r2, #0
 8002dac:	601a      	str	r2, [r3, #0]
        gyroZ = 0; // reset angle for PID
 8002dae:	4b68      	ldr	r3, [pc, #416]	; (8002f50 <runFWTask+0x1cc>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	801a      	strh	r2, [r3, #0]
        PIDConfigReset(&pidTSlow);
 8002db4:	4867      	ldr	r0, [pc, #412]	; (8002f54 <runFWTask+0x1d0>)
 8002db6:	f7ff f9d2 	bl	800215e <PIDConfigReset>
        PIDConfigReset(&pidSlow);
 8002dba:	4867      	ldr	r0, [pc, #412]	; (8002f58 <runFWTask+0x1d4>)
 8002dbc:	f7ff f9cf 	bl	800215e <PIDConfigReset>
        PIDConfigReset(&pidFast);
 8002dc0:	4866      	ldr	r0, [pc, #408]	; (8002f5c <runFWTask+0x1d8>)
 8002dc2:	f7ff f9cc 	bl	800215e <PIDConfigReset>

        __SET_MOTOR_DIRECTION(DIR_FORWARD);
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	2104      	movs	r1, #4
 8002dca:	4865      	ldr	r0, [pc, #404]	; (8002f60 <runFWTask+0x1dc>)
 8002dcc:	f002 f8b8 	bl	8004f40 <HAL_GPIO_WritePin>
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	2108      	movs	r1, #8
 8002dd4:	4862      	ldr	r0, [pc, #392]	; (8002f60 <runFWTask+0x1dc>)
 8002dd6:	f002 f8b3 	bl	8004f40 <HAL_GPIO_WritePin>
 8002dda:	2200      	movs	r2, #0
 8002ddc:	2120      	movs	r1, #32
 8002dde:	4860      	ldr	r0, [pc, #384]	; (8002f60 <runFWTask+0x1dc>)
 8002de0:	f002 f8ae 	bl	8004f40 <HAL_GPIO_WritePin>
 8002de4:	2201      	movs	r2, #1
 8002de6:	2110      	movs	r1, #16
 8002de8:	485d      	ldr	r0, [pc, #372]	; (8002f60 <runFWTask+0x1dc>)
 8002dea:	f002 f8a9 	bl	8004f40 <HAL_GPIO_WritePin>

        __ON_TASK_END(&htim8, prevTask, curTask);
 8002dee:	4b5d      	ldr	r3, [pc, #372]	; (8002f64 <runFWTask+0x1e0>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	2200      	movs	r2, #0
 8002df4:	635a      	str	r2, [r3, #52]	; 0x34
 8002df6:	4b5b      	ldr	r3, [pc, #364]	; (8002f64 <runFWTask+0x1e0>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	639a      	str	r2, [r3, #56]	; 0x38
 8002dfe:	4b51      	ldr	r3, [pc, #324]	; (8002f44 <runFWTask+0x1c0>)
 8002e00:	781a      	ldrb	r2, [r3, #0]
 8002e02:	4b59      	ldr	r3, [pc, #356]	; (8002f68 <runFWTask+0x1e4>)
 8002e04:	701a      	strb	r2, [r3, #0]
 8002e06:	4b4f      	ldr	r3, [pc, #316]	; (8002f44 <runFWTask+0x1c0>)
 8002e08:	2209      	movs	r2, #9
 8002e0a:	701a      	strb	r2, [r3, #0]
        clickOnce = 0;
 8002e0c:	4b57      	ldr	r3, [pc, #348]	; (8002f6c <runFWTask+0x1e8>)
 8002e0e:	2200      	movs	r2, #0
 8002e10:	601a      	str	r2, [r3, #0]

        __CLEAR_CURCMD(curCmd);
 8002e12:	4b57      	ldr	r3, [pc, #348]	; (8002f70 <runFWTask+0x1ec>)
 8002e14:	2264      	movs	r2, #100	; 0x64
 8002e16:	701a      	strb	r2, [r3, #0]
 8002e18:	4b55      	ldr	r3, [pc, #340]	; (8002f70 <runFWTask+0x1ec>)
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 8002e1e:	4a55      	ldr	r2, [pc, #340]	; (8002f74 <runFWTask+0x1f0>)
 8002e20:	210f      	movs	r1, #15
 8002e22:	4855      	ldr	r0, [pc, #340]	; (8002f78 <runFWTask+0x1f4>)
 8002e24:	f009 fc26 	bl	800c674 <sniprintf>
 8002e28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002e2c:	2206      	movs	r2, #6
 8002e2e:	4953      	ldr	r1, [pc, #332]	; (8002f7c <runFWTask+0x1f8>)
 8002e30:	4853      	ldr	r0, [pc, #332]	; (8002f80 <runFWTask+0x1fc>)
 8002e32:	f005 faa2 	bl	800837a <HAL_UART_Transmit>

        last_curTask_tick = HAL_GetTick();
 8002e36:	f001 fd43 	bl	80048c0 <HAL_GetTick>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	4a51      	ldr	r2, [pc, #324]	; (8002f84 <runFWTask+0x200>)
 8002e3e:	6013      	str	r3, [r2, #0]
        do
        {
          if (!manualMode)
 8002e40:	4b41      	ldr	r3, [pc, #260]	; (8002f48 <runFWTask+0x1c4>)
 8002e42:	781b      	ldrb	r3, [r3, #0]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d07b      	beq.n	8002f40 <runFWTask+0x1bc>
            break;
          if (HAL_GetTick() - last_curTask_tick >= 10)
 8002e48:	f001 fd3a 	bl	80048c0 <HAL_GetTick>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	4b4d      	ldr	r3, [pc, #308]	; (8002f84 <runFWTask+0x200>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	1ad3      	subs	r3, r2, r3
 8002e54:	2b09      	cmp	r3, #9
 8002e56:	d9f3      	bls.n	8002e40 <runFWTask+0xbc>
          {
            StraightLineMove(SPEED_MODE_T);
 8002e58:	2000      	movs	r0, #0
 8002e5a:	f7ff f9b1 	bl	80021c0 <StraightLineMove>
            last_curTask_tick = HAL_GetTick();
 8002e5e:	f001 fd2f 	bl	80048c0 <HAL_GetTick>
 8002e62:	4603      	mov	r3, r0
 8002e64:	4a47      	ldr	r2, [pc, #284]	; (8002f84 <runFWTask+0x200>)
 8002e66:	6013      	str	r3, [r2, #0]
          if (!manualMode)
 8002e68:	e7ea      	b.n	8002e40 <runFWTask+0xbc>
        } while (1);
      }
      else
      {
        //			  osDelay(5000); // for video demo only
        targetDist = (float)curCmd.val;
 8002e6a:	4b41      	ldr	r3, [pc, #260]	; (8002f70 <runFWTask+0x1ec>)
 8002e6c:	885b      	ldrh	r3, [r3, #2]
 8002e6e:	ee07 3a90 	vmov	s15, r3
 8002e72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e76:	4b44      	ldr	r3, [pc, #272]	; (8002f88 <runFWTask+0x204>)
 8002e78:	edc3 7a00 	vstr	s15, [r3]
        // for target distance lesser than 15, move mode must be forced to SLOW
        if (targetDist <= 15)
 8002e7c:	4b42      	ldr	r3, [pc, #264]	; (8002f88 <runFWTask+0x204>)
 8002e7e:	edd3 7a00 	vldr	s15, [r3]
 8002e82:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 8002e86:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e8e:	d802      	bhi.n	8002e96 <runFWTask+0x112>
          moveMode = SLOW;
 8002e90:	4b3e      	ldr	r3, [pc, #248]	; (8002f8c <runFWTask+0x208>)
 8002e92:	2200      	movs	r2, #0
 8002e94:	701a      	strb	r2, [r3, #0]

        if (moveMode == SLOW)
 8002e96:	4b3d      	ldr	r3, [pc, #244]	; (8002f8c <runFWTask+0x208>)
 8002e98:	781b      	ldrb	r3, [r3, #0]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d105      	bne.n	8002eaa <runFWTask+0x126>
        {
          RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_1);
 8002e9e:	2201      	movs	r2, #1
 8002ea0:	2101      	movs	r1, #1
 8002ea2:	4839      	ldr	r0, [pc, #228]	; (8002f88 <runFWTask+0x204>)
 8002ea4:	f7ff fb44 	bl	8002530 <RobotMoveDist>
 8002ea8:	e004      	b.n	8002eb4 <runFWTask+0x130>
        }
        else
        {
          RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_2);
 8002eaa:	2202      	movs	r2, #2
 8002eac:	2101      	movs	r1, #1
 8002eae:	4836      	ldr	r0, [pc, #216]	; (8002f88 <runFWTask+0x204>)
 8002eb0:	f7ff fb3e 	bl	8002530 <RobotMoveDist>
          // OLED_ShowString(40, 40, (uint8_t *)"FW");
        }

        __ON_TASK_END(&htim8, prevTask, curTask);
 8002eb4:	4b2b      	ldr	r3, [pc, #172]	; (8002f64 <runFWTask+0x1e0>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	635a      	str	r2, [r3, #52]	; 0x34
 8002ebc:	4b29      	ldr	r3, [pc, #164]	; (8002f64 <runFWTask+0x1e0>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	639a      	str	r2, [r3, #56]	; 0x38
 8002ec4:	4b1f      	ldr	r3, [pc, #124]	; (8002f44 <runFWTask+0x1c0>)
 8002ec6:	781a      	ldrb	r2, [r3, #0]
 8002ec8:	4b27      	ldr	r3, [pc, #156]	; (8002f68 <runFWTask+0x1e4>)
 8002eca:	701a      	strb	r2, [r3, #0]
 8002ecc:	4b1d      	ldr	r3, [pc, #116]	; (8002f44 <runFWTask+0x1c0>)
 8002ece:	2209      	movs	r2, #9
 8002ed0:	701a      	strb	r2, [r3, #0]
        clickOnce = 0;
 8002ed2:	4b26      	ldr	r3, [pc, #152]	; (8002f6c <runFWTask+0x1e8>)
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	601a      	str	r2, [r3, #0]

        if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8002ed8:	4b2d      	ldr	r3, [pc, #180]	; (8002f90 <runFWTask+0x20c>)
 8002eda:	781a      	ldrb	r2, [r3, #0]
 8002edc:	4b2c      	ldr	r3, [pc, #176]	; (8002f90 <runFWTask+0x20c>)
 8002ede:	785b      	ldrb	r3, [r3, #1]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d112      	bne.n	8002f0a <runFWTask+0x186>
        {
          __CLEAR_CURCMD(curCmd);
 8002ee4:	4b22      	ldr	r3, [pc, #136]	; (8002f70 <runFWTask+0x1ec>)
 8002ee6:	2264      	movs	r2, #100	; 0x64
 8002ee8:	701a      	strb	r2, [r3, #0]
 8002eea:	4b21      	ldr	r3, [pc, #132]	; (8002f70 <runFWTask+0x1ec>)
 8002eec:	2200      	movs	r2, #0
 8002eee:	805a      	strh	r2, [r3, #2]
          __ACK_TASK_DONE(&huart3, rxMsg);
 8002ef0:	4a20      	ldr	r2, [pc, #128]	; (8002f74 <runFWTask+0x1f0>)
 8002ef2:	210f      	movs	r1, #15
 8002ef4:	4820      	ldr	r0, [pc, #128]	; (8002f78 <runFWTask+0x1f4>)
 8002ef6:	f009 fbbd 	bl	800c674 <sniprintf>
 8002efa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002efe:	2206      	movs	r2, #6
 8002f00:	491e      	ldr	r1, [pc, #120]	; (8002f7c <runFWTask+0x1f8>)
 8002f02:	481f      	ldr	r0, [pc, #124]	; (8002f80 <runFWTask+0x1fc>)
 8002f04:	f005 fa39 	bl	800837a <HAL_UART_Transmit>
 8002f08:	e740      	b.n	8002d8c <runFWTask+0x8>
        }
        else
          __READ_COMMAND(cQueue, curCmd, rxMsg);
 8002f0a:	4b21      	ldr	r3, [pc, #132]	; (8002f90 <runFWTask+0x20c>)
 8002f0c:	785b      	ldrb	r3, [r3, #1]
 8002f0e:	4a18      	ldr	r2, [pc, #96]	; (8002f70 <runFWTask+0x1ec>)
 8002f10:	491f      	ldr	r1, [pc, #124]	; (8002f90 <runFWTask+0x20c>)
 8002f12:	009b      	lsls	r3, r3, #2
 8002f14:	440b      	add	r3, r1
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	6013      	str	r3, [r2, #0]
 8002f1a:	4b1d      	ldr	r3, [pc, #116]	; (8002f90 <runFWTask+0x20c>)
 8002f1c:	785b      	ldrb	r3, [r3, #1]
 8002f1e:	3301      	adds	r3, #1
 8002f20:	4a1b      	ldr	r2, [pc, #108]	; (8002f90 <runFWTask+0x20c>)
 8002f22:	7892      	ldrb	r2, [r2, #2]
 8002f24:	fb93 f1f2 	sdiv	r1, r3, r2
 8002f28:	fb01 f202 	mul.w	r2, r1, r2
 8002f2c:	1a9b      	subs	r3, r3, r2
 8002f2e:	b2da      	uxtb	r2, r3
 8002f30:	4b17      	ldr	r3, [pc, #92]	; (8002f90 <runFWTask+0x20c>)
 8002f32:	705a      	strb	r2, [r3, #1]
 8002f34:	4a17      	ldr	r2, [pc, #92]	; (8002f94 <runFWTask+0x210>)
 8002f36:	210f      	movs	r1, #15
 8002f38:	480f      	ldr	r0, [pc, #60]	; (8002f78 <runFWTask+0x1f4>)
 8002f3a:	f009 fb9b 	bl	800c674 <sniprintf>
 8002f3e:	e725      	b.n	8002d8c <runFWTask+0x8>
            break;
 8002f40:	bf00      	nop
    if (curTask != TASK_MOVE_FOREWARD)
 8002f42:	e723      	b.n	8002d8c <runFWTask+0x8>
 8002f44:	20000134 	.word	0x20000134
 8002f48:	200003a8 	.word	0x200003a8
 8002f4c:	200003b0 	.word	0x200003b0
 8002f50:	200003b6 	.word	0x200003b6
 8002f54:	200003e4 	.word	0x200003e4
 8002f58:	200003d0 	.word	0x200003d0
 8002f5c:	200003f8 	.word	0x200003f8
 8002f60:	40020000 	.word	0x40020000
 8002f64:	200002a0 	.word	0x200002a0
 8002f68:	20000135 	.word	0x20000135
 8002f6c:	20000420 	.word	0x20000420
 8002f70:	20000394 	.word	0x20000394
 8002f74:	0800d054 	.word	0x0800d054
 8002f78:	20000398 	.word	0x20000398
 8002f7c:	0800d05c 	.word	0x0800d05c
 8002f80:	200002e8 	.word	0x200002e8
 8002f84:	200003bc 	.word	0x200003bc
 8002f88:	200003c4 	.word	0x200003c4
 8002f8c:	20000136 	.word	0x20000136
 8002f90:	20000360 	.word	0x20000360
 8002f94:	0800d064 	.word	0x0800d064

08002f98 <runBWTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runBWTask */
void runBWTask(void *argument)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b082      	sub	sp, #8
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runBWTask */

  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_MOVE_BACKWARD)
 8002fa0:	4b6d      	ldr	r3, [pc, #436]	; (8003158 <runBWTask+0x1c0>)
 8002fa2:	781b      	ldrb	r3, [r3, #0]
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d004      	beq.n	8002fb2 <runBWTask+0x1a>
      osDelay(1000);
 8002fa8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002fac:	f006 fb30 	bl	8009610 <osDelay>
 8002fb0:	e7f6      	b.n	8002fa0 <runBWTask+0x8>
    else
    {
      if (manualMode)
 8002fb2:	4b6a      	ldr	r3, [pc, #424]	; (800315c <runBWTask+0x1c4>)
 8002fb4:	781b      	ldrb	r3, [r3, #0]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d061      	beq.n	800307e <runBWTask+0xe6>
      {
        angleNow = 0;
 8002fba:	4b69      	ldr	r3, [pc, #420]	; (8003160 <runBWTask+0x1c8>)
 8002fbc:	f04f 0200 	mov.w	r2, #0
 8002fc0:	601a      	str	r2, [r3, #0]
        gyroZ = 0; // reset angle for PID
 8002fc2:	4b68      	ldr	r3, [pc, #416]	; (8003164 <runBWTask+0x1cc>)
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	801a      	strh	r2, [r3, #0]
        PIDConfigReset(&pidTSlow);
 8002fc8:	4867      	ldr	r0, [pc, #412]	; (8003168 <runBWTask+0x1d0>)
 8002fca:	f7ff f8c8 	bl	800215e <PIDConfigReset>
        PIDConfigReset(&pidSlow);
 8002fce:	4867      	ldr	r0, [pc, #412]	; (800316c <runBWTask+0x1d4>)
 8002fd0:	f7ff f8c5 	bl	800215e <PIDConfigReset>
        PIDConfigReset(&pidFast);
 8002fd4:	4866      	ldr	r0, [pc, #408]	; (8003170 <runBWTask+0x1d8>)
 8002fd6:	f7ff f8c2 	bl	800215e <PIDConfigReset>

        __SET_MOTOR_DIRECTION(DIR_BACKWARD);
 8002fda:	2201      	movs	r2, #1
 8002fdc:	2104      	movs	r1, #4
 8002fde:	4865      	ldr	r0, [pc, #404]	; (8003174 <runBWTask+0x1dc>)
 8002fe0:	f001 ffae 	bl	8004f40 <HAL_GPIO_WritePin>
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	2108      	movs	r1, #8
 8002fe8:	4862      	ldr	r0, [pc, #392]	; (8003174 <runBWTask+0x1dc>)
 8002fea:	f001 ffa9 	bl	8004f40 <HAL_GPIO_WritePin>
 8002fee:	2201      	movs	r2, #1
 8002ff0:	2120      	movs	r1, #32
 8002ff2:	4860      	ldr	r0, [pc, #384]	; (8003174 <runBWTask+0x1dc>)
 8002ff4:	f001 ffa4 	bl	8004f40 <HAL_GPIO_WritePin>
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	2110      	movs	r1, #16
 8002ffc:	485d      	ldr	r0, [pc, #372]	; (8003174 <runBWTask+0x1dc>)
 8002ffe:	f001 ff9f 	bl	8004f40 <HAL_GPIO_WritePin>

        __ON_TASK_END(&htim8, prevTask, curTask);
 8003002:	4b5d      	ldr	r3, [pc, #372]	; (8003178 <runBWTask+0x1e0>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	2200      	movs	r2, #0
 8003008:	635a      	str	r2, [r3, #52]	; 0x34
 800300a:	4b5b      	ldr	r3, [pc, #364]	; (8003178 <runBWTask+0x1e0>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	2200      	movs	r2, #0
 8003010:	639a      	str	r2, [r3, #56]	; 0x38
 8003012:	4b51      	ldr	r3, [pc, #324]	; (8003158 <runBWTask+0x1c0>)
 8003014:	781a      	ldrb	r2, [r3, #0]
 8003016:	4b59      	ldr	r3, [pc, #356]	; (800317c <runBWTask+0x1e4>)
 8003018:	701a      	strb	r2, [r3, #0]
 800301a:	4b4f      	ldr	r3, [pc, #316]	; (8003158 <runBWTask+0x1c0>)
 800301c:	2209      	movs	r2, #9
 800301e:	701a      	strb	r2, [r3, #0]
        clickOnce = 0;
 8003020:	4b57      	ldr	r3, [pc, #348]	; (8003180 <runBWTask+0x1e8>)
 8003022:	2200      	movs	r2, #0
 8003024:	601a      	str	r2, [r3, #0]

        __CLEAR_CURCMD(curCmd);
 8003026:	4b57      	ldr	r3, [pc, #348]	; (8003184 <runBWTask+0x1ec>)
 8003028:	2264      	movs	r2, #100	; 0x64
 800302a:	701a      	strb	r2, [r3, #0]
 800302c:	4b55      	ldr	r3, [pc, #340]	; (8003184 <runBWTask+0x1ec>)
 800302e:	2200      	movs	r2, #0
 8003030:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 8003032:	4a55      	ldr	r2, [pc, #340]	; (8003188 <runBWTask+0x1f0>)
 8003034:	210f      	movs	r1, #15
 8003036:	4855      	ldr	r0, [pc, #340]	; (800318c <runBWTask+0x1f4>)
 8003038:	f009 fb1c 	bl	800c674 <sniprintf>
 800303c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003040:	2206      	movs	r2, #6
 8003042:	4953      	ldr	r1, [pc, #332]	; (8003190 <runBWTask+0x1f8>)
 8003044:	4853      	ldr	r0, [pc, #332]	; (8003194 <runBWTask+0x1fc>)
 8003046:	f005 f998 	bl	800837a <HAL_UART_Transmit>

        last_curTask_tick = HAL_GetTick();
 800304a:	f001 fc39 	bl	80048c0 <HAL_GetTick>
 800304e:	4603      	mov	r3, r0
 8003050:	4a51      	ldr	r2, [pc, #324]	; (8003198 <runBWTask+0x200>)
 8003052:	6013      	str	r3, [r2, #0]
        do
        {
          if (!manualMode)
 8003054:	4b41      	ldr	r3, [pc, #260]	; (800315c <runBWTask+0x1c4>)
 8003056:	781b      	ldrb	r3, [r3, #0]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d07b      	beq.n	8003154 <runBWTask+0x1bc>
            break;
          if (HAL_GetTick() - last_curTask_tick >= 10)
 800305c:	f001 fc30 	bl	80048c0 <HAL_GetTick>
 8003060:	4602      	mov	r2, r0
 8003062:	4b4d      	ldr	r3, [pc, #308]	; (8003198 <runBWTask+0x200>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	1ad3      	subs	r3, r2, r3
 8003068:	2b09      	cmp	r3, #9
 800306a:	d9f3      	bls.n	8003054 <runBWTask+0xbc>
          {
            StraightLineMove(SPEED_MODE_T);
 800306c:	2000      	movs	r0, #0
 800306e:	f7ff f8a7 	bl	80021c0 <StraightLineMove>
            last_curTask_tick = HAL_GetTick();
 8003072:	f001 fc25 	bl	80048c0 <HAL_GetTick>
 8003076:	4603      	mov	r3, r0
 8003078:	4a47      	ldr	r2, [pc, #284]	; (8003198 <runBWTask+0x200>)
 800307a:	6013      	str	r3, [r2, #0]
          if (!manualMode)
 800307c:	e7ea      	b.n	8003054 <runBWTask+0xbc>
        } while (1);
      }
      else
      {
        //			  osDelay(5000); // for video demo only
        targetDist = (float)curCmd.val;
 800307e:	4b41      	ldr	r3, [pc, #260]	; (8003184 <runBWTask+0x1ec>)
 8003080:	885b      	ldrh	r3, [r3, #2]
 8003082:	ee07 3a90 	vmov	s15, r3
 8003086:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800308a:	4b44      	ldr	r3, [pc, #272]	; (800319c <runBWTask+0x204>)
 800308c:	edc3 7a00 	vstr	s15, [r3]
        // for target distance lesser than 15, move mode must be forced to SLOW
        if (targetDist <= 15)
 8003090:	4b42      	ldr	r3, [pc, #264]	; (800319c <runBWTask+0x204>)
 8003092:	edd3 7a00 	vldr	s15, [r3]
 8003096:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 800309a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800309e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030a2:	d802      	bhi.n	80030aa <runBWTask+0x112>
          moveMode = SLOW;
 80030a4:	4b3e      	ldr	r3, [pc, #248]	; (80031a0 <runBWTask+0x208>)
 80030a6:	2200      	movs	r2, #0
 80030a8:	701a      	strb	r2, [r3, #0]

        if (moveMode == SLOW)
 80030aa:	4b3d      	ldr	r3, [pc, #244]	; (80031a0 <runBWTask+0x208>)
 80030ac:	781b      	ldrb	r3, [r3, #0]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d105      	bne.n	80030be <runBWTask+0x126>
        {
          RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_1);
 80030b2:	2201      	movs	r2, #1
 80030b4:	2100      	movs	r1, #0
 80030b6:	4839      	ldr	r0, [pc, #228]	; (800319c <runBWTask+0x204>)
 80030b8:	f7ff fa3a 	bl	8002530 <RobotMoveDist>
 80030bc:	e004      	b.n	80030c8 <runBWTask+0x130>
        }
        else
        {
          RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_2);
 80030be:	2202      	movs	r2, #2
 80030c0:	2100      	movs	r1, #0
 80030c2:	4836      	ldr	r0, [pc, #216]	; (800319c <runBWTask+0x204>)
 80030c4:	f7ff fa34 	bl	8002530 <RobotMoveDist>
          // OLED_ShowString(40, 40, (uint8_t *)"BW");
        }

        __ON_TASK_END(&htim8, prevTask, curTask);
 80030c8:	4b2b      	ldr	r3, [pc, #172]	; (8003178 <runBWTask+0x1e0>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	2200      	movs	r2, #0
 80030ce:	635a      	str	r2, [r3, #52]	; 0x34
 80030d0:	4b29      	ldr	r3, [pc, #164]	; (8003178 <runBWTask+0x1e0>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	2200      	movs	r2, #0
 80030d6:	639a      	str	r2, [r3, #56]	; 0x38
 80030d8:	4b1f      	ldr	r3, [pc, #124]	; (8003158 <runBWTask+0x1c0>)
 80030da:	781a      	ldrb	r2, [r3, #0]
 80030dc:	4b27      	ldr	r3, [pc, #156]	; (800317c <runBWTask+0x1e4>)
 80030de:	701a      	strb	r2, [r3, #0]
 80030e0:	4b1d      	ldr	r3, [pc, #116]	; (8003158 <runBWTask+0x1c0>)
 80030e2:	2209      	movs	r2, #9
 80030e4:	701a      	strb	r2, [r3, #0]
        clickOnce = 0;
 80030e6:	4b26      	ldr	r3, [pc, #152]	; (8003180 <runBWTask+0x1e8>)
 80030e8:	2200      	movs	r2, #0
 80030ea:	601a      	str	r2, [r3, #0]

        if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 80030ec:	4b2d      	ldr	r3, [pc, #180]	; (80031a4 <runBWTask+0x20c>)
 80030ee:	781a      	ldrb	r2, [r3, #0]
 80030f0:	4b2c      	ldr	r3, [pc, #176]	; (80031a4 <runBWTask+0x20c>)
 80030f2:	785b      	ldrb	r3, [r3, #1]
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d112      	bne.n	800311e <runBWTask+0x186>
        {
          __CLEAR_CURCMD(curCmd);
 80030f8:	4b22      	ldr	r3, [pc, #136]	; (8003184 <runBWTask+0x1ec>)
 80030fa:	2264      	movs	r2, #100	; 0x64
 80030fc:	701a      	strb	r2, [r3, #0]
 80030fe:	4b21      	ldr	r3, [pc, #132]	; (8003184 <runBWTask+0x1ec>)
 8003100:	2200      	movs	r2, #0
 8003102:	805a      	strh	r2, [r3, #2]
          __ACK_TASK_DONE(&huart3, rxMsg);
 8003104:	4a20      	ldr	r2, [pc, #128]	; (8003188 <runBWTask+0x1f0>)
 8003106:	210f      	movs	r1, #15
 8003108:	4820      	ldr	r0, [pc, #128]	; (800318c <runBWTask+0x1f4>)
 800310a:	f009 fab3 	bl	800c674 <sniprintf>
 800310e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003112:	2206      	movs	r2, #6
 8003114:	491e      	ldr	r1, [pc, #120]	; (8003190 <runBWTask+0x1f8>)
 8003116:	481f      	ldr	r0, [pc, #124]	; (8003194 <runBWTask+0x1fc>)
 8003118:	f005 f92f 	bl	800837a <HAL_UART_Transmit>
 800311c:	e740      	b.n	8002fa0 <runBWTask+0x8>
        }
        else
          __READ_COMMAND(cQueue, curCmd, rxMsg);
 800311e:	4b21      	ldr	r3, [pc, #132]	; (80031a4 <runBWTask+0x20c>)
 8003120:	785b      	ldrb	r3, [r3, #1]
 8003122:	4a18      	ldr	r2, [pc, #96]	; (8003184 <runBWTask+0x1ec>)
 8003124:	491f      	ldr	r1, [pc, #124]	; (80031a4 <runBWTask+0x20c>)
 8003126:	009b      	lsls	r3, r3, #2
 8003128:	440b      	add	r3, r1
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	6013      	str	r3, [r2, #0]
 800312e:	4b1d      	ldr	r3, [pc, #116]	; (80031a4 <runBWTask+0x20c>)
 8003130:	785b      	ldrb	r3, [r3, #1]
 8003132:	3301      	adds	r3, #1
 8003134:	4a1b      	ldr	r2, [pc, #108]	; (80031a4 <runBWTask+0x20c>)
 8003136:	7892      	ldrb	r2, [r2, #2]
 8003138:	fb93 f1f2 	sdiv	r1, r3, r2
 800313c:	fb01 f202 	mul.w	r2, r1, r2
 8003140:	1a9b      	subs	r3, r3, r2
 8003142:	b2da      	uxtb	r2, r3
 8003144:	4b17      	ldr	r3, [pc, #92]	; (80031a4 <runBWTask+0x20c>)
 8003146:	705a      	strb	r2, [r3, #1]
 8003148:	4a17      	ldr	r2, [pc, #92]	; (80031a8 <runBWTask+0x210>)
 800314a:	210f      	movs	r1, #15
 800314c:	480f      	ldr	r0, [pc, #60]	; (800318c <runBWTask+0x1f4>)
 800314e:	f009 fa91 	bl	800c674 <sniprintf>
 8003152:	e725      	b.n	8002fa0 <runBWTask+0x8>
            break;
 8003154:	bf00      	nop
    if (curTask != TASK_MOVE_BACKWARD)
 8003156:	e723      	b.n	8002fa0 <runBWTask+0x8>
 8003158:	20000134 	.word	0x20000134
 800315c:	200003a8 	.word	0x200003a8
 8003160:	200003b0 	.word	0x200003b0
 8003164:	200003b6 	.word	0x200003b6
 8003168:	200003e4 	.word	0x200003e4
 800316c:	200003d0 	.word	0x200003d0
 8003170:	200003f8 	.word	0x200003f8
 8003174:	40020000 	.word	0x40020000
 8003178:	200002a0 	.word	0x200002a0
 800317c:	20000135 	.word	0x20000135
 8003180:	20000420 	.word	0x20000420
 8003184:	20000394 	.word	0x20000394
 8003188:	0800d054 	.word	0x0800d054
 800318c:	20000398 	.word	0x20000398
 8003190:	0800d05c 	.word	0x0800d05c
 8003194:	200002e8 	.word	0x200002e8
 8003198:	200003bc 	.word	0x200003bc
 800319c:	200003c4 	.word	0x200003c4
 80031a0:	20000136 	.word	0x20000136
 80031a4:	20000360 	.word	0x20000360
 80031a8:	0800d064 	.word	0x0800d064

080031ac <runFLTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runFLTask */
void runFLTask(void *argument)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b082      	sub	sp, #8
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runFLTask */

  // for OLED refresh when debugging
  osDelay(100);
 80031b4:	2064      	movs	r0, #100	; 0x64
 80031b6:	f006 fa2b 	bl	8009610 <osDelay>

  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_FL)
 80031ba:	4b9d      	ldr	r3, [pc, #628]	; (8003430 <runFLTask+0x284>)
 80031bc:	781b      	ldrb	r3, [r3, #0]
 80031be:	2b02      	cmp	r3, #2
 80031c0:	d003      	beq.n	80031ca <runFLTask+0x1e>
      osDelay(100);
 80031c2:	2064      	movs	r0, #100	; 0x64
 80031c4:	f006 fa24 	bl	8009610 <osDelay>
 80031c8:	e7f7      	b.n	80031ba <runFLTask+0xe>
    else
    {

      switch (curCmd.val)
 80031ca:	4b9a      	ldr	r3, [pc, #616]	; (8003434 <runFLTask+0x288>)
 80031cc:	885b      	ldrh	r3, [r3, #2]
 80031ce:	2b14      	cmp	r3, #20
 80031d0:	f000 8081 	beq.w	80032d6 <runFLTask+0x12a>
 80031d4:	2b1e      	cmp	r3, #30
 80031d6:	f040 8107 	bne.w	80033e8 <runFLTask+0x23c>
      {
      case 30: // FL30 (4x2)
        __SET_CMD_CONFIG(cfgs[CONFIG_FL30], &htim8, &htim1, targetAngle);
 80031da:	4b97      	ldr	r3, [pc, #604]	; (8003438 <runFLTask+0x28c>)
 80031dc:	edd3 7a3d 	vldr	s15, [r3, #244]	; 0xf4
 80031e0:	ed9f 7a96 	vldr	s14, [pc, #600]	; 800343c <runFLTask+0x290>
 80031e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ec:	dd01      	ble.n	80031f2 <runFLTask+0x46>
 80031ee:	23e1      	movs	r3, #225	; 0xe1
 80031f0:	e012      	b.n	8003218 <runFLTask+0x6c>
 80031f2:	4b91      	ldr	r3, [pc, #580]	; (8003438 <runFLTask+0x28c>)
 80031f4:	edd3 7a3d 	vldr	s15, [r3, #244]	; 0xf4
 80031f8:	ed9f 7a91 	vldr	s14, [pc, #580]	; 8003440 <runFLTask+0x294>
 80031fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003200:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003204:	d501      	bpl.n	800320a <runFLTask+0x5e>
 8003206:	2355      	movs	r3, #85	; 0x55
 8003208:	e006      	b.n	8003218 <runFLTask+0x6c>
 800320a:	4b8b      	ldr	r3, [pc, #556]	; (8003438 <runFLTask+0x28c>)
 800320c:	edd3 7a3d 	vldr	s15, [r3, #244]	; 0xf4
 8003210:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003214:	ee17 3a90 	vmov	r3, s15
 8003218:	4a8a      	ldr	r2, [pc, #552]	; (8003444 <runFLTask+0x298>)
 800321a:	6812      	ldr	r2, [r2, #0]
 800321c:	6413      	str	r3, [r2, #64]	; 0x40
 800321e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003222:	f001 fb59 	bl	80048d8 <HAL_Delay>
 8003226:	4b84      	ldr	r3, [pc, #528]	; (8003438 <runFLTask+0x28c>)
 8003228:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 800322c:	4a86      	ldr	r2, [pc, #536]	; (8003448 <runFLTask+0x29c>)
 800322e:	6013      	str	r3, [r2, #0]
 8003230:	4b81      	ldr	r3, [pc, #516]	; (8003438 <runFLTask+0x28c>)
 8003232:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 8003236:	2b00      	cmp	r3, #0
 8003238:	bf0c      	ite	eq
 800323a:	2301      	moveq	r3, #1
 800323c:	2300      	movne	r3, #0
 800323e:	b2db      	uxtb	r3, r3
 8003240:	461a      	mov	r2, r3
 8003242:	2104      	movs	r1, #4
 8003244:	4881      	ldr	r0, [pc, #516]	; (800344c <runFLTask+0x2a0>)
 8003246:	f001 fe7b 	bl	8004f40 <HAL_GPIO_WritePin>
 800324a:	4b7b      	ldr	r3, [pc, #492]	; (8003438 <runFLTask+0x28c>)
 800324c:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 8003250:	2b00      	cmp	r3, #0
 8003252:	bf14      	ite	ne
 8003254:	2301      	movne	r3, #1
 8003256:	2300      	moveq	r3, #0
 8003258:	b2db      	uxtb	r3, r3
 800325a:	461a      	mov	r2, r3
 800325c:	2108      	movs	r1, #8
 800325e:	487b      	ldr	r0, [pc, #492]	; (800344c <runFLTask+0x2a0>)
 8003260:	f001 fe6e 	bl	8004f40 <HAL_GPIO_WritePin>
 8003264:	4b74      	ldr	r3, [pc, #464]	; (8003438 <runFLTask+0x28c>)
 8003266:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800326a:	2b00      	cmp	r3, #0
 800326c:	bf0c      	ite	eq
 800326e:	2301      	moveq	r3, #1
 8003270:	2300      	movne	r3, #0
 8003272:	b2db      	uxtb	r3, r3
 8003274:	461a      	mov	r2, r3
 8003276:	2120      	movs	r1, #32
 8003278:	4874      	ldr	r0, [pc, #464]	; (800344c <runFLTask+0x2a0>)
 800327a:	f001 fe61 	bl	8004f40 <HAL_GPIO_WritePin>
 800327e:	4b6e      	ldr	r3, [pc, #440]	; (8003438 <runFLTask+0x28c>)
 8003280:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 8003284:	2b00      	cmp	r3, #0
 8003286:	bf14      	ite	ne
 8003288:	2301      	movne	r3, #1
 800328a:	2300      	moveq	r3, #0
 800328c:	b2db      	uxtb	r3, r3
 800328e:	461a      	mov	r2, r3
 8003290:	2110      	movs	r1, #16
 8003292:	486e      	ldr	r0, [pc, #440]	; (800344c <runFLTask+0x2a0>)
 8003294:	f001 fe54 	bl	8004f40 <HAL_GPIO_WritePin>
 8003298:	4b67      	ldr	r3, [pc, #412]	; (8003438 <runFLTask+0x28c>)
 800329a:	f8b3 20f0 	ldrh.w	r2, [r3, #240]	; 0xf0
 800329e:	4b6c      	ldr	r3, [pc, #432]	; (8003450 <runFLTask+0x2a4>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	635a      	str	r2, [r3, #52]	; 0x34
 80032a4:	4b64      	ldr	r3, [pc, #400]	; (8003438 <runFLTask+0x28c>)
 80032a6:	f8b3 20f2 	ldrh.w	r2, [r3, #242]	; 0xf2
 80032aa:	4b69      	ldr	r3, [pc, #420]	; (8003450 <runFLTask+0x2a4>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	639a      	str	r2, [r3, #56]	; 0x38
        // OLED_ShowString(0, 50, (uint8_t *)"FL30");
        RobotTurn(&targetAngle);
 80032b0:	4865      	ldr	r0, [pc, #404]	; (8003448 <runFLTask+0x29c>)
 80032b2:	f7ff fc2d 	bl	8002b10 <RobotTurn>
        osDelay(10);
 80032b6:	200a      	movs	r0, #10
 80032b8:	f006 f9aa 	bl	8009610 <osDelay>
        targetDist = 4;
 80032bc:	4b65      	ldr	r3, [pc, #404]	; (8003454 <runFLTask+0x2a8>)
 80032be:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 80032c2:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 80032c4:	2200      	movs	r2, #0
 80032c6:	2101      	movs	r1, #1
 80032c8:	4862      	ldr	r0, [pc, #392]	; (8003454 <runFLTask+0x2a8>)
 80032ca:	f7ff f931 	bl	8002530 <RobotMoveDist>
        osDelay(10);
 80032ce:	200a      	movs	r0, #10
 80032d0:	f006 f99e 	bl	8009610 <osDelay>
        break;
 80032d4:	e126      	b.n	8003524 <runFLTask+0x378>
      case 20: // FL20 (outdoor 3x1)
        targetDist = 4;
 80032d6:	4b5f      	ldr	r3, [pc, #380]	; (8003454 <runFLTask+0x2a8>)
 80032d8:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 80032dc:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 80032de:	2200      	movs	r2, #0
 80032e0:	2101      	movs	r1, #1
 80032e2:	485c      	ldr	r0, [pc, #368]	; (8003454 <runFLTask+0x2a8>)
 80032e4:	f7ff f924 	bl	8002530 <RobotMoveDist>
        osDelay(10);
 80032e8:	200a      	movs	r0, #10
 80032ea:	f006 f991 	bl	8009610 <osDelay>
        __SET_CMD_CONFIG(cfgs[CONFIG_FL20], &htim8, &htim1, targetAngle);
 80032ee:	4b52      	ldr	r3, [pc, #328]	; (8003438 <runFLTask+0x28c>)
 80032f0:	edd3 7a2d 	vldr	s15, [r3, #180]	; 0xb4
 80032f4:	ed9f 7a51 	vldr	s14, [pc, #324]	; 800343c <runFLTask+0x290>
 80032f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003300:	dd01      	ble.n	8003306 <runFLTask+0x15a>
 8003302:	23e1      	movs	r3, #225	; 0xe1
 8003304:	e012      	b.n	800332c <runFLTask+0x180>
 8003306:	4b4c      	ldr	r3, [pc, #304]	; (8003438 <runFLTask+0x28c>)
 8003308:	edd3 7a2d 	vldr	s15, [r3, #180]	; 0xb4
 800330c:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8003440 <runFLTask+0x294>
 8003310:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003318:	d501      	bpl.n	800331e <runFLTask+0x172>
 800331a:	2355      	movs	r3, #85	; 0x55
 800331c:	e006      	b.n	800332c <runFLTask+0x180>
 800331e:	4b46      	ldr	r3, [pc, #280]	; (8003438 <runFLTask+0x28c>)
 8003320:	edd3 7a2d 	vldr	s15, [r3, #180]	; 0xb4
 8003324:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003328:	ee17 3a90 	vmov	r3, s15
 800332c:	4a45      	ldr	r2, [pc, #276]	; (8003444 <runFLTask+0x298>)
 800332e:	6812      	ldr	r2, [r2, #0]
 8003330:	6413      	str	r3, [r2, #64]	; 0x40
 8003332:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003336:	f001 facf 	bl	80048d8 <HAL_Delay>
 800333a:	4b3f      	ldr	r3, [pc, #252]	; (8003438 <runFLTask+0x28c>)
 800333c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8003340:	4a41      	ldr	r2, [pc, #260]	; (8003448 <runFLTask+0x29c>)
 8003342:	6013      	str	r3, [r2, #0]
 8003344:	4b3c      	ldr	r3, [pc, #240]	; (8003438 <runFLTask+0x28c>)
 8003346:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 800334a:	2b00      	cmp	r3, #0
 800334c:	bf0c      	ite	eq
 800334e:	2301      	moveq	r3, #1
 8003350:	2300      	movne	r3, #0
 8003352:	b2db      	uxtb	r3, r3
 8003354:	461a      	mov	r2, r3
 8003356:	2104      	movs	r1, #4
 8003358:	483c      	ldr	r0, [pc, #240]	; (800344c <runFLTask+0x2a0>)
 800335a:	f001 fdf1 	bl	8004f40 <HAL_GPIO_WritePin>
 800335e:	4b36      	ldr	r3, [pc, #216]	; (8003438 <runFLTask+0x28c>)
 8003360:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 8003364:	2b00      	cmp	r3, #0
 8003366:	bf14      	ite	ne
 8003368:	2301      	movne	r3, #1
 800336a:	2300      	moveq	r3, #0
 800336c:	b2db      	uxtb	r3, r3
 800336e:	461a      	mov	r2, r3
 8003370:	2108      	movs	r1, #8
 8003372:	4836      	ldr	r0, [pc, #216]	; (800344c <runFLTask+0x2a0>)
 8003374:	f001 fde4 	bl	8004f40 <HAL_GPIO_WritePin>
 8003378:	4b2f      	ldr	r3, [pc, #188]	; (8003438 <runFLTask+0x28c>)
 800337a:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 800337e:	2b00      	cmp	r3, #0
 8003380:	bf0c      	ite	eq
 8003382:	2301      	moveq	r3, #1
 8003384:	2300      	movne	r3, #0
 8003386:	b2db      	uxtb	r3, r3
 8003388:	461a      	mov	r2, r3
 800338a:	2120      	movs	r1, #32
 800338c:	482f      	ldr	r0, [pc, #188]	; (800344c <runFLTask+0x2a0>)
 800338e:	f001 fdd7 	bl	8004f40 <HAL_GPIO_WritePin>
 8003392:	4b29      	ldr	r3, [pc, #164]	; (8003438 <runFLTask+0x28c>)
 8003394:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 8003398:	2b00      	cmp	r3, #0
 800339a:	bf14      	ite	ne
 800339c:	2301      	movne	r3, #1
 800339e:	2300      	moveq	r3, #0
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	461a      	mov	r2, r3
 80033a4:	2110      	movs	r1, #16
 80033a6:	4829      	ldr	r0, [pc, #164]	; (800344c <runFLTask+0x2a0>)
 80033a8:	f001 fdca 	bl	8004f40 <HAL_GPIO_WritePin>
 80033ac:	4b22      	ldr	r3, [pc, #136]	; (8003438 <runFLTask+0x28c>)
 80033ae:	f8b3 20b0 	ldrh.w	r2, [r3, #176]	; 0xb0
 80033b2:	4b27      	ldr	r3, [pc, #156]	; (8003450 <runFLTask+0x2a4>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	635a      	str	r2, [r3, #52]	; 0x34
 80033b8:	4b1f      	ldr	r3, [pc, #124]	; (8003438 <runFLTask+0x28c>)
 80033ba:	f8b3 20b2 	ldrh.w	r2, [r3, #178]	; 0xb2
 80033be:	4b24      	ldr	r3, [pc, #144]	; (8003450 <runFLTask+0x2a4>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 80033c4:	4820      	ldr	r0, [pc, #128]	; (8003448 <runFLTask+0x29c>)
 80033c6:	f7ff fba3 	bl	8002b10 <RobotTurn>
        osDelay(10);
 80033ca:	200a      	movs	r0, #10
 80033cc:	f006 f920 	bl	8009610 <osDelay>
        targetDist = 7;
 80033d0:	4b20      	ldr	r3, [pc, #128]	; (8003454 <runFLTask+0x2a8>)
 80033d2:	4a21      	ldr	r2, [pc, #132]	; (8003458 <runFLTask+0x2ac>)
 80033d4:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 80033d6:	2200      	movs	r2, #0
 80033d8:	2101      	movs	r1, #1
 80033da:	481e      	ldr	r0, [pc, #120]	; (8003454 <runFLTask+0x2a8>)
 80033dc:	f7ff f8a8 	bl	8002530 <RobotMoveDist>
        osDelay(10);
 80033e0:	200a      	movs	r0, #10
 80033e2:	f006 f915 	bl	8009610 <osDelay>
        break;
 80033e6:	e09d      	b.n	8003524 <runFLTask+0x378>
      default: // FL00 (indoor 3x1)
        targetDist = 4;
 80033e8:	4b1a      	ldr	r3, [pc, #104]	; (8003454 <runFLTask+0x2a8>)
 80033ea:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 80033ee:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 80033f0:	2200      	movs	r2, #0
 80033f2:	2101      	movs	r1, #1
 80033f4:	4817      	ldr	r0, [pc, #92]	; (8003454 <runFLTask+0x2a8>)
 80033f6:	f7ff f89b 	bl	8002530 <RobotMoveDist>
        osDelay(10);
 80033fa:	200a      	movs	r0, #10
 80033fc:	f006 f908 	bl	8009610 <osDelay>
        __SET_CMD_CONFIG(cfgs[CONFIG_FL00], &htim8, &htim1, targetAngle);
 8003400:	4b0d      	ldr	r3, [pc, #52]	; (8003438 <runFLTask+0x28c>)
 8003402:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8003406:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 800343c <runFLTask+0x290>
 800340a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800340e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003412:	dd01      	ble.n	8003418 <runFLTask+0x26c>
 8003414:	23e1      	movs	r3, #225	; 0xe1
 8003416:	e028      	b.n	800346a <runFLTask+0x2be>
 8003418:	4b07      	ldr	r3, [pc, #28]	; (8003438 <runFLTask+0x28c>)
 800341a:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 800341e:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8003440 <runFLTask+0x294>
 8003422:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003426:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800342a:	d517      	bpl.n	800345c <runFLTask+0x2b0>
 800342c:	2355      	movs	r3, #85	; 0x55
 800342e:	e01c      	b.n	800346a <runFLTask+0x2be>
 8003430:	20000134 	.word	0x20000134
 8003434:	20000394 	.word	0x20000394
 8003438:	20000004 	.word	0x20000004
 800343c:	43610000 	.word	0x43610000
 8003440:	42aa0000 	.word	0x42aa0000
 8003444:	20000210 	.word	0x20000210
 8003448:	200003ac 	.word	0x200003ac
 800344c:	40020000 	.word	0x40020000
 8003450:	200002a0 	.word	0x200002a0
 8003454:	200003c4 	.word	0x200003c4
 8003458:	40e00000 	.word	0x40e00000
 800345c:	4b32      	ldr	r3, [pc, #200]	; (8003528 <runFLTask+0x37c>)
 800345e:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8003462:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003466:	ee17 3a90 	vmov	r3, s15
 800346a:	4a30      	ldr	r2, [pc, #192]	; (800352c <runFLTask+0x380>)
 800346c:	6812      	ldr	r2, [r2, #0]
 800346e:	6413      	str	r3, [r2, #64]	; 0x40
 8003470:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003474:	f001 fa30 	bl	80048d8 <HAL_Delay>
 8003478:	4b2b      	ldr	r3, [pc, #172]	; (8003528 <runFLTask+0x37c>)
 800347a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800347c:	4a2c      	ldr	r2, [pc, #176]	; (8003530 <runFLTask+0x384>)
 800347e:	6013      	str	r3, [r2, #0]
 8003480:	4b29      	ldr	r3, [pc, #164]	; (8003528 <runFLTask+0x37c>)
 8003482:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8003486:	2b00      	cmp	r3, #0
 8003488:	bf0c      	ite	eq
 800348a:	2301      	moveq	r3, #1
 800348c:	2300      	movne	r3, #0
 800348e:	b2db      	uxtb	r3, r3
 8003490:	461a      	mov	r2, r3
 8003492:	2104      	movs	r1, #4
 8003494:	4827      	ldr	r0, [pc, #156]	; (8003534 <runFLTask+0x388>)
 8003496:	f001 fd53 	bl	8004f40 <HAL_GPIO_WritePin>
 800349a:	4b23      	ldr	r3, [pc, #140]	; (8003528 <runFLTask+0x37c>)
 800349c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	bf14      	ite	ne
 80034a4:	2301      	movne	r3, #1
 80034a6:	2300      	moveq	r3, #0
 80034a8:	b2db      	uxtb	r3, r3
 80034aa:	461a      	mov	r2, r3
 80034ac:	2108      	movs	r1, #8
 80034ae:	4821      	ldr	r0, [pc, #132]	; (8003534 <runFLTask+0x388>)
 80034b0:	f001 fd46 	bl	8004f40 <HAL_GPIO_WritePin>
 80034b4:	4b1c      	ldr	r3, [pc, #112]	; (8003528 <runFLTask+0x37c>)
 80034b6:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	bf0c      	ite	eq
 80034be:	2301      	moveq	r3, #1
 80034c0:	2300      	movne	r3, #0
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	461a      	mov	r2, r3
 80034c6:	2120      	movs	r1, #32
 80034c8:	481a      	ldr	r0, [pc, #104]	; (8003534 <runFLTask+0x388>)
 80034ca:	f001 fd39 	bl	8004f40 <HAL_GPIO_WritePin>
 80034ce:	4b16      	ldr	r3, [pc, #88]	; (8003528 <runFLTask+0x37c>)
 80034d0:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	bf14      	ite	ne
 80034d8:	2301      	movne	r3, #1
 80034da:	2300      	moveq	r3, #0
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	461a      	mov	r2, r3
 80034e0:	2110      	movs	r1, #16
 80034e2:	4814      	ldr	r0, [pc, #80]	; (8003534 <runFLTask+0x388>)
 80034e4:	f001 fd2c 	bl	8004f40 <HAL_GPIO_WritePin>
 80034e8:	4b0f      	ldr	r3, [pc, #60]	; (8003528 <runFLTask+0x37c>)
 80034ea:	f8b3 2070 	ldrh.w	r2, [r3, #112]	; 0x70
 80034ee:	4b12      	ldr	r3, [pc, #72]	; (8003538 <runFLTask+0x38c>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	635a      	str	r2, [r3, #52]	; 0x34
 80034f4:	4b0c      	ldr	r3, [pc, #48]	; (8003528 <runFLTask+0x37c>)
 80034f6:	f8b3 2072 	ldrh.w	r2, [r3, #114]	; 0x72
 80034fa:	4b0f      	ldr	r3, [pc, #60]	; (8003538 <runFLTask+0x38c>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8003500:	480b      	ldr	r0, [pc, #44]	; (8003530 <runFLTask+0x384>)
 8003502:	f7ff fb05 	bl	8002b10 <RobotTurn>
        osDelay(10);
 8003506:	200a      	movs	r0, #10
 8003508:	f006 f882 	bl	8009610 <osDelay>
        targetDist = 7;
 800350c:	4b0b      	ldr	r3, [pc, #44]	; (800353c <runFLTask+0x390>)
 800350e:	4a0c      	ldr	r2, [pc, #48]	; (8003540 <runFLTask+0x394>)
 8003510:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 8003512:	2200      	movs	r2, #0
 8003514:	2101      	movs	r1, #1
 8003516:	4809      	ldr	r0, [pc, #36]	; (800353c <runFLTask+0x390>)
 8003518:	f7ff f80a 	bl	8002530 <RobotMoveDist>
        osDelay(10);
 800351c:	200a      	movs	r0, #10
 800351e:	f006 f877 	bl	8009610 <osDelay>
        break;
 8003522:	bf00      	nop
    if (curTask != TASK_FL)
 8003524:	e649      	b.n	80031ba <runFLTask+0xe>
 8003526:	bf00      	nop
 8003528:	20000004 	.word	0x20000004
 800352c:	20000210 	.word	0x20000210
 8003530:	200003ac 	.word	0x200003ac
 8003534:	40020000 	.word	0x40020000
 8003538:	200002a0 	.word	0x200002a0
 800353c:	200003c4 	.word	0x200003c4
 8003540:	40e00000 	.word	0x40e00000

08003544 <runFRTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runFRTask */
void runFRTask(void *argument)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b082      	sub	sp, #8
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runFRTask */
  /* Infinite loop */
  for (;;)
  {
    osDelay(1);
 800354c:	2001      	movs	r0, #1
 800354e:	f006 f85f 	bl	8009610 <osDelay>
 8003552:	e7fb      	b.n	800354c <runFRTask+0x8>

08003554 <runBLTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runBLTask */
void runBLTask(void *argument)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b082      	sub	sp, #8
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runBLTask */

  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_BL)
 800355c:	4b9d      	ldr	r3, [pc, #628]	; (80037d4 <runBLTask+0x280>)
 800355e:	781b      	ldrb	r3, [r3, #0]
 8003560:	2b04      	cmp	r3, #4
 8003562:	d003      	beq.n	800356c <runBLTask+0x18>
      osDelay(100);
 8003564:	2064      	movs	r0, #100	; 0x64
 8003566:	f006 f853 	bl	8009610 <osDelay>
 800356a:	e7f7      	b.n	800355c <runBLTask+0x8>
    else
    {

      switch (curCmd.val)
 800356c:	4b9a      	ldr	r3, [pc, #616]	; (80037d8 <runBLTask+0x284>)
 800356e:	885b      	ldrh	r3, [r3, #2]
 8003570:	2b14      	cmp	r3, #20
 8003572:	f000 8081 	beq.w	8003678 <runBLTask+0x124>
 8003576:	2b1e      	cmp	r3, #30
 8003578:	f040 8107 	bne.w	800378a <runBLTask+0x236>
      {
      case 30: // BL30 (4x2)
        __SET_CMD_CONFIG(cfgs[CONFIG_BL30], &htim8, &htim1, targetAngle);
 800357c:	4b97      	ldr	r3, [pc, #604]	; (80037dc <runBLTask+0x288>)
 800357e:	edd3 7a45 	vldr	s15, [r3, #276]	; 0x114
 8003582:	ed9f 7a97 	vldr	s14, [pc, #604]	; 80037e0 <runBLTask+0x28c>
 8003586:	eef4 7ac7 	vcmpe.f32	s15, s14
 800358a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800358e:	dd01      	ble.n	8003594 <runBLTask+0x40>
 8003590:	23e1      	movs	r3, #225	; 0xe1
 8003592:	e012      	b.n	80035ba <runBLTask+0x66>
 8003594:	4b91      	ldr	r3, [pc, #580]	; (80037dc <runBLTask+0x288>)
 8003596:	edd3 7a45 	vldr	s15, [r3, #276]	; 0x114
 800359a:	ed9f 7a92 	vldr	s14, [pc, #584]	; 80037e4 <runBLTask+0x290>
 800359e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035a6:	d501      	bpl.n	80035ac <runBLTask+0x58>
 80035a8:	2355      	movs	r3, #85	; 0x55
 80035aa:	e006      	b.n	80035ba <runBLTask+0x66>
 80035ac:	4b8b      	ldr	r3, [pc, #556]	; (80037dc <runBLTask+0x288>)
 80035ae:	edd3 7a45 	vldr	s15, [r3, #276]	; 0x114
 80035b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80035b6:	ee17 3a90 	vmov	r3, s15
 80035ba:	4a8b      	ldr	r2, [pc, #556]	; (80037e8 <runBLTask+0x294>)
 80035bc:	6812      	ldr	r2, [r2, #0]
 80035be:	6413      	str	r3, [r2, #64]	; 0x40
 80035c0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80035c4:	f001 f988 	bl	80048d8 <HAL_Delay>
 80035c8:	4b84      	ldr	r3, [pc, #528]	; (80037dc <runBLTask+0x288>)
 80035ca:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 80035ce:	4a87      	ldr	r2, [pc, #540]	; (80037ec <runBLTask+0x298>)
 80035d0:	6013      	str	r3, [r2, #0]
 80035d2:	4b82      	ldr	r3, [pc, #520]	; (80037dc <runBLTask+0x288>)
 80035d4:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 80035d8:	2b00      	cmp	r3, #0
 80035da:	bf0c      	ite	eq
 80035dc:	2301      	moveq	r3, #1
 80035de:	2300      	movne	r3, #0
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	461a      	mov	r2, r3
 80035e4:	2104      	movs	r1, #4
 80035e6:	4882      	ldr	r0, [pc, #520]	; (80037f0 <runBLTask+0x29c>)
 80035e8:	f001 fcaa 	bl	8004f40 <HAL_GPIO_WritePin>
 80035ec:	4b7b      	ldr	r3, [pc, #492]	; (80037dc <runBLTask+0x288>)
 80035ee:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	bf14      	ite	ne
 80035f6:	2301      	movne	r3, #1
 80035f8:	2300      	moveq	r3, #0
 80035fa:	b2db      	uxtb	r3, r3
 80035fc:	461a      	mov	r2, r3
 80035fe:	2108      	movs	r1, #8
 8003600:	487b      	ldr	r0, [pc, #492]	; (80037f0 <runBLTask+0x29c>)
 8003602:	f001 fc9d 	bl	8004f40 <HAL_GPIO_WritePin>
 8003606:	4b75      	ldr	r3, [pc, #468]	; (80037dc <runBLTask+0x288>)
 8003608:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 800360c:	2b00      	cmp	r3, #0
 800360e:	bf0c      	ite	eq
 8003610:	2301      	moveq	r3, #1
 8003612:	2300      	movne	r3, #0
 8003614:	b2db      	uxtb	r3, r3
 8003616:	461a      	mov	r2, r3
 8003618:	2120      	movs	r1, #32
 800361a:	4875      	ldr	r0, [pc, #468]	; (80037f0 <runBLTask+0x29c>)
 800361c:	f001 fc90 	bl	8004f40 <HAL_GPIO_WritePin>
 8003620:	4b6e      	ldr	r3, [pc, #440]	; (80037dc <runBLTask+0x288>)
 8003622:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 8003626:	2b00      	cmp	r3, #0
 8003628:	bf14      	ite	ne
 800362a:	2301      	movne	r3, #1
 800362c:	2300      	moveq	r3, #0
 800362e:	b2db      	uxtb	r3, r3
 8003630:	461a      	mov	r2, r3
 8003632:	2110      	movs	r1, #16
 8003634:	486e      	ldr	r0, [pc, #440]	; (80037f0 <runBLTask+0x29c>)
 8003636:	f001 fc83 	bl	8004f40 <HAL_GPIO_WritePin>
 800363a:	4b68      	ldr	r3, [pc, #416]	; (80037dc <runBLTask+0x288>)
 800363c:	f8b3 2110 	ldrh.w	r2, [r3, #272]	; 0x110
 8003640:	4b6c      	ldr	r3, [pc, #432]	; (80037f4 <runBLTask+0x2a0>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	635a      	str	r2, [r3, #52]	; 0x34
 8003646:	4b65      	ldr	r3, [pc, #404]	; (80037dc <runBLTask+0x288>)
 8003648:	f8b3 2112 	ldrh.w	r2, [r3, #274]	; 0x112
 800364c:	4b69      	ldr	r3, [pc, #420]	; (80037f4 <runBLTask+0x2a0>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8003652:	4866      	ldr	r0, [pc, #408]	; (80037ec <runBLTask+0x298>)
 8003654:	f7ff fa5c 	bl	8002b10 <RobotTurn>
        osDelay(10);
 8003658:	200a      	movs	r0, #10
 800365a:	f005 ffd9 	bl	8009610 <osDelay>
        targetDist = 4;
 800365e:	4b66      	ldr	r3, [pc, #408]	; (80037f8 <runBLTask+0x2a4>)
 8003660:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8003664:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 8003666:	2200      	movs	r2, #0
 8003668:	2100      	movs	r1, #0
 800366a:	4863      	ldr	r0, [pc, #396]	; (80037f8 <runBLTask+0x2a4>)
 800366c:	f7fe ff60 	bl	8002530 <RobotMoveDist>
        osDelay(10);
 8003670:	200a      	movs	r0, #10
 8003672:	f005 ffcd 	bl	8009610 <osDelay>
        break;
 8003676:	e128      	b.n	80038ca <runBLTask+0x376>
      case 20: // BL20 (outdoor 3x1)
        targetDist = 4;
 8003678:	4b5f      	ldr	r3, [pc, #380]	; (80037f8 <runBLTask+0x2a4>)
 800367a:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 800367e:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 8003680:	2200      	movs	r2, #0
 8003682:	2100      	movs	r1, #0
 8003684:	485c      	ldr	r0, [pc, #368]	; (80037f8 <runBLTask+0x2a4>)
 8003686:	f7fe ff53 	bl	8002530 <RobotMoveDist>
        osDelay(10);
 800368a:	200a      	movs	r0, #10
 800368c:	f005 ffc0 	bl	8009610 <osDelay>
        __SET_CMD_CONFIG(cfgs[CONFIG_BL20], &htim8, &htim1, targetAngle);
 8003690:	4b52      	ldr	r3, [pc, #328]	; (80037dc <runBLTask+0x288>)
 8003692:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 8003696:	ed9f 7a52 	vldr	s14, [pc, #328]	; 80037e0 <runBLTask+0x28c>
 800369a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800369e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036a2:	dd01      	ble.n	80036a8 <runBLTask+0x154>
 80036a4:	23e1      	movs	r3, #225	; 0xe1
 80036a6:	e012      	b.n	80036ce <runBLTask+0x17a>
 80036a8:	4b4c      	ldr	r3, [pc, #304]	; (80037dc <runBLTask+0x288>)
 80036aa:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 80036ae:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 80037e4 <runBLTask+0x290>
 80036b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036ba:	d501      	bpl.n	80036c0 <runBLTask+0x16c>
 80036bc:	2355      	movs	r3, #85	; 0x55
 80036be:	e006      	b.n	80036ce <runBLTask+0x17a>
 80036c0:	4b46      	ldr	r3, [pc, #280]	; (80037dc <runBLTask+0x288>)
 80036c2:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 80036c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036ca:	ee17 3a90 	vmov	r3, s15
 80036ce:	4a46      	ldr	r2, [pc, #280]	; (80037e8 <runBLTask+0x294>)
 80036d0:	6812      	ldr	r2, [r2, #0]
 80036d2:	6413      	str	r3, [r2, #64]	; 0x40
 80036d4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80036d8:	f001 f8fe 	bl	80048d8 <HAL_Delay>
 80036dc:	4b3f      	ldr	r3, [pc, #252]	; (80037dc <runBLTask+0x288>)
 80036de:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80036e2:	4a42      	ldr	r2, [pc, #264]	; (80037ec <runBLTask+0x298>)
 80036e4:	6013      	str	r3, [r2, #0]
 80036e6:	4b3d      	ldr	r3, [pc, #244]	; (80037dc <runBLTask+0x288>)
 80036e8:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	bf0c      	ite	eq
 80036f0:	2301      	moveq	r3, #1
 80036f2:	2300      	movne	r3, #0
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	461a      	mov	r2, r3
 80036f8:	2104      	movs	r1, #4
 80036fa:	483d      	ldr	r0, [pc, #244]	; (80037f0 <runBLTask+0x29c>)
 80036fc:	f001 fc20 	bl	8004f40 <HAL_GPIO_WritePin>
 8003700:	4b36      	ldr	r3, [pc, #216]	; (80037dc <runBLTask+0x288>)
 8003702:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8003706:	2b00      	cmp	r3, #0
 8003708:	bf14      	ite	ne
 800370a:	2301      	movne	r3, #1
 800370c:	2300      	moveq	r3, #0
 800370e:	b2db      	uxtb	r3, r3
 8003710:	461a      	mov	r2, r3
 8003712:	2108      	movs	r1, #8
 8003714:	4836      	ldr	r0, [pc, #216]	; (80037f0 <runBLTask+0x29c>)
 8003716:	f001 fc13 	bl	8004f40 <HAL_GPIO_WritePin>
 800371a:	4b30      	ldr	r3, [pc, #192]	; (80037dc <runBLTask+0x288>)
 800371c:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8003720:	2b00      	cmp	r3, #0
 8003722:	bf0c      	ite	eq
 8003724:	2301      	moveq	r3, #1
 8003726:	2300      	movne	r3, #0
 8003728:	b2db      	uxtb	r3, r3
 800372a:	461a      	mov	r2, r3
 800372c:	2120      	movs	r1, #32
 800372e:	4830      	ldr	r0, [pc, #192]	; (80037f0 <runBLTask+0x29c>)
 8003730:	f001 fc06 	bl	8004f40 <HAL_GPIO_WritePin>
 8003734:	4b29      	ldr	r3, [pc, #164]	; (80037dc <runBLTask+0x288>)
 8003736:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 800373a:	2b00      	cmp	r3, #0
 800373c:	bf14      	ite	ne
 800373e:	2301      	movne	r3, #1
 8003740:	2300      	moveq	r3, #0
 8003742:	b2db      	uxtb	r3, r3
 8003744:	461a      	mov	r2, r3
 8003746:	2110      	movs	r1, #16
 8003748:	4829      	ldr	r0, [pc, #164]	; (80037f0 <runBLTask+0x29c>)
 800374a:	f001 fbf9 	bl	8004f40 <HAL_GPIO_WritePin>
 800374e:	4b23      	ldr	r3, [pc, #140]	; (80037dc <runBLTask+0x288>)
 8003750:	f8b3 20d0 	ldrh.w	r2, [r3, #208]	; 0xd0
 8003754:	4b27      	ldr	r3, [pc, #156]	; (80037f4 <runBLTask+0x2a0>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	635a      	str	r2, [r3, #52]	; 0x34
 800375a:	4b20      	ldr	r3, [pc, #128]	; (80037dc <runBLTask+0x288>)
 800375c:	f8b3 20d2 	ldrh.w	r2, [r3, #210]	; 0xd2
 8003760:	4b24      	ldr	r3, [pc, #144]	; (80037f4 <runBLTask+0x2a0>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8003766:	4821      	ldr	r0, [pc, #132]	; (80037ec <runBLTask+0x298>)
 8003768:	f7ff f9d2 	bl	8002b10 <RobotTurn>
        osDelay(10);
 800376c:	200a      	movs	r0, #10
 800376e:	f005 ff4f 	bl	8009610 <osDelay>
        targetDist = 7;
 8003772:	4b21      	ldr	r3, [pc, #132]	; (80037f8 <runBLTask+0x2a4>)
 8003774:	4a21      	ldr	r2, [pc, #132]	; (80037fc <runBLTask+0x2a8>)
 8003776:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 8003778:	2200      	movs	r2, #0
 800377a:	2100      	movs	r1, #0
 800377c:	481e      	ldr	r0, [pc, #120]	; (80037f8 <runBLTask+0x2a4>)
 800377e:	f7fe fed7 	bl	8002530 <RobotMoveDist>
        osDelay(10);
 8003782:	200a      	movs	r0, #10
 8003784:	f005 ff44 	bl	8009610 <osDelay>
        break;
 8003788:	e09f      	b.n	80038ca <runBLTask+0x376>
      default: // BL00 (indoor 3x1)
        targetDist = 4;
 800378a:	4b1b      	ldr	r3, [pc, #108]	; (80037f8 <runBLTask+0x2a4>)
 800378c:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8003790:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 8003792:	2200      	movs	r2, #0
 8003794:	2100      	movs	r1, #0
 8003796:	4818      	ldr	r0, [pc, #96]	; (80037f8 <runBLTask+0x2a4>)
 8003798:	f7fe feca 	bl	8002530 <RobotMoveDist>
        osDelay(10);
 800379c:	200a      	movs	r0, #10
 800379e:	f005 ff37 	bl	8009610 <osDelay>
        __SET_CMD_CONFIG(cfgs[CONFIG_BL00], &htim8, &htim1, targetAngle);
 80037a2:	4b0e      	ldr	r3, [pc, #56]	; (80037dc <runBLTask+0x288>)
 80037a4:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 80037a8:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 80037e0 <runBLTask+0x28c>
 80037ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80037b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037b4:	dd01      	ble.n	80037ba <runBLTask+0x266>
 80037b6:	23e1      	movs	r3, #225	; 0xe1
 80037b8:	e029      	b.n	800380e <runBLTask+0x2ba>
 80037ba:	4b08      	ldr	r3, [pc, #32]	; (80037dc <runBLTask+0x288>)
 80037bc:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 80037c0:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80037e4 <runBLTask+0x290>
 80037c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80037c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037cc:	d518      	bpl.n	8003800 <runBLTask+0x2ac>
 80037ce:	2355      	movs	r3, #85	; 0x55
 80037d0:	e01d      	b.n	800380e <runBLTask+0x2ba>
 80037d2:	bf00      	nop
 80037d4:	20000134 	.word	0x20000134
 80037d8:	20000394 	.word	0x20000394
 80037dc:	20000004 	.word	0x20000004
 80037e0:	43610000 	.word	0x43610000
 80037e4:	42aa0000 	.word	0x42aa0000
 80037e8:	20000210 	.word	0x20000210
 80037ec:	200003ac 	.word	0x200003ac
 80037f0:	40020000 	.word	0x40020000
 80037f4:	200002a0 	.word	0x200002a0
 80037f8:	200003c4 	.word	0x200003c4
 80037fc:	40e00000 	.word	0x40e00000
 8003800:	4b32      	ldr	r3, [pc, #200]	; (80038cc <runBLTask+0x378>)
 8003802:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 8003806:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800380a:	ee17 3a90 	vmov	r3, s15
 800380e:	4a30      	ldr	r2, [pc, #192]	; (80038d0 <runBLTask+0x37c>)
 8003810:	6812      	ldr	r2, [r2, #0]
 8003812:	6413      	str	r3, [r2, #64]	; 0x40
 8003814:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003818:	f001 f85e 	bl	80048d8 <HAL_Delay>
 800381c:	4b2b      	ldr	r3, [pc, #172]	; (80038cc <runBLTask+0x378>)
 800381e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003822:	4a2c      	ldr	r2, [pc, #176]	; (80038d4 <runBLTask+0x380>)
 8003824:	6013      	str	r3, [r2, #0]
 8003826:	4b29      	ldr	r3, [pc, #164]	; (80038cc <runBLTask+0x378>)
 8003828:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 800382c:	2b00      	cmp	r3, #0
 800382e:	bf0c      	ite	eq
 8003830:	2301      	moveq	r3, #1
 8003832:	2300      	movne	r3, #0
 8003834:	b2db      	uxtb	r3, r3
 8003836:	461a      	mov	r2, r3
 8003838:	2104      	movs	r1, #4
 800383a:	4827      	ldr	r0, [pc, #156]	; (80038d8 <runBLTask+0x384>)
 800383c:	f001 fb80 	bl	8004f40 <HAL_GPIO_WritePin>
 8003840:	4b22      	ldr	r3, [pc, #136]	; (80038cc <runBLTask+0x378>)
 8003842:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 8003846:	2b00      	cmp	r3, #0
 8003848:	bf14      	ite	ne
 800384a:	2301      	movne	r3, #1
 800384c:	2300      	moveq	r3, #0
 800384e:	b2db      	uxtb	r3, r3
 8003850:	461a      	mov	r2, r3
 8003852:	2108      	movs	r1, #8
 8003854:	4820      	ldr	r0, [pc, #128]	; (80038d8 <runBLTask+0x384>)
 8003856:	f001 fb73 	bl	8004f40 <HAL_GPIO_WritePin>
 800385a:	4b1c      	ldr	r3, [pc, #112]	; (80038cc <runBLTask+0x378>)
 800385c:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 8003860:	2b00      	cmp	r3, #0
 8003862:	bf0c      	ite	eq
 8003864:	2301      	moveq	r3, #1
 8003866:	2300      	movne	r3, #0
 8003868:	b2db      	uxtb	r3, r3
 800386a:	461a      	mov	r2, r3
 800386c:	2120      	movs	r1, #32
 800386e:	481a      	ldr	r0, [pc, #104]	; (80038d8 <runBLTask+0x384>)
 8003870:	f001 fb66 	bl	8004f40 <HAL_GPIO_WritePin>
 8003874:	4b15      	ldr	r3, [pc, #84]	; (80038cc <runBLTask+0x378>)
 8003876:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 800387a:	2b00      	cmp	r3, #0
 800387c:	bf14      	ite	ne
 800387e:	2301      	movne	r3, #1
 8003880:	2300      	moveq	r3, #0
 8003882:	b2db      	uxtb	r3, r3
 8003884:	461a      	mov	r2, r3
 8003886:	2110      	movs	r1, #16
 8003888:	4813      	ldr	r0, [pc, #76]	; (80038d8 <runBLTask+0x384>)
 800388a:	f001 fb59 	bl	8004f40 <HAL_GPIO_WritePin>
 800388e:	4b0f      	ldr	r3, [pc, #60]	; (80038cc <runBLTask+0x378>)
 8003890:	f8b3 2090 	ldrh.w	r2, [r3, #144]	; 0x90
 8003894:	4b11      	ldr	r3, [pc, #68]	; (80038dc <runBLTask+0x388>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	635a      	str	r2, [r3, #52]	; 0x34
 800389a:	4b0c      	ldr	r3, [pc, #48]	; (80038cc <runBLTask+0x378>)
 800389c:	f8b3 2092 	ldrh.w	r2, [r3, #146]	; 0x92
 80038a0:	4b0e      	ldr	r3, [pc, #56]	; (80038dc <runBLTask+0x388>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 80038a6:	480b      	ldr	r0, [pc, #44]	; (80038d4 <runBLTask+0x380>)
 80038a8:	f7ff f932 	bl	8002b10 <RobotTurn>
        osDelay(10);
 80038ac:	200a      	movs	r0, #10
 80038ae:	f005 feaf 	bl	8009610 <osDelay>
        targetDist = 7;
 80038b2:	4b0b      	ldr	r3, [pc, #44]	; (80038e0 <runBLTask+0x38c>)
 80038b4:	4a0b      	ldr	r2, [pc, #44]	; (80038e4 <runBLTask+0x390>)
 80038b6:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 80038b8:	2200      	movs	r2, #0
 80038ba:	2100      	movs	r1, #0
 80038bc:	4808      	ldr	r0, [pc, #32]	; (80038e0 <runBLTask+0x38c>)
 80038be:	f7fe fe37 	bl	8002530 <RobotMoveDist>
        osDelay(10);
 80038c2:	200a      	movs	r0, #10
 80038c4:	f005 fea4 	bl	8009610 <osDelay>
        break;
 80038c8:	bf00      	nop
    if (curTask != TASK_BL)
 80038ca:	e647      	b.n	800355c <runBLTask+0x8>
 80038cc:	20000004 	.word	0x20000004
 80038d0:	20000210 	.word	0x20000210
 80038d4:	200003ac 	.word	0x200003ac
 80038d8:	40020000 	.word	0x40020000
 80038dc:	200002a0 	.word	0x200002a0
 80038e0:	200003c4 	.word	0x200003c4
 80038e4:	40e00000 	.word	0x40e00000

080038e8 <runBRTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runBRTask */
void runBRTask(void *argument)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b082      	sub	sp, #8
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runBRTask */

  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_BR)
 80038f0:	4b9d      	ldr	r3, [pc, #628]	; (8003b68 <runBRTask+0x280>)
 80038f2:	781b      	ldrb	r3, [r3, #0]
 80038f4:	2b05      	cmp	r3, #5
 80038f6:	d003      	beq.n	8003900 <runBRTask+0x18>
      osDelay(100);
 80038f8:	2064      	movs	r0, #100	; 0x64
 80038fa:	f005 fe89 	bl	8009610 <osDelay>
 80038fe:	e7f7      	b.n	80038f0 <runBRTask+0x8>
    else
    {

      switch (curCmd.val)
 8003900:	4b9a      	ldr	r3, [pc, #616]	; (8003b6c <runBRTask+0x284>)
 8003902:	885b      	ldrh	r3, [r3, #2]
 8003904:	2b14      	cmp	r3, #20
 8003906:	f000 8081 	beq.w	8003a0c <runBRTask+0x124>
 800390a:	2b1e      	cmp	r3, #30
 800390c:	f040 8107 	bne.w	8003b1e <runBRTask+0x236>
      {
      case 30: // BR30 (4x2)
        __SET_CMD_CONFIG(cfgs[CONFIG_BR30], &htim8, &htim1, targetAngle);
 8003910:	4b97      	ldr	r3, [pc, #604]	; (8003b70 <runBRTask+0x288>)
 8003912:	edd3 7a49 	vldr	s15, [r3, #292]	; 0x124
 8003916:	ed9f 7a97 	vldr	s14, [pc, #604]	; 8003b74 <runBRTask+0x28c>
 800391a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800391e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003922:	dd01      	ble.n	8003928 <runBRTask+0x40>
 8003924:	23e1      	movs	r3, #225	; 0xe1
 8003926:	e012      	b.n	800394e <runBRTask+0x66>
 8003928:	4b91      	ldr	r3, [pc, #580]	; (8003b70 <runBRTask+0x288>)
 800392a:	edd3 7a49 	vldr	s15, [r3, #292]	; 0x124
 800392e:	ed9f 7a92 	vldr	s14, [pc, #584]	; 8003b78 <runBRTask+0x290>
 8003932:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003936:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800393a:	d501      	bpl.n	8003940 <runBRTask+0x58>
 800393c:	2355      	movs	r3, #85	; 0x55
 800393e:	e006      	b.n	800394e <runBRTask+0x66>
 8003940:	4b8b      	ldr	r3, [pc, #556]	; (8003b70 <runBRTask+0x288>)
 8003942:	edd3 7a49 	vldr	s15, [r3, #292]	; 0x124
 8003946:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800394a:	ee17 3a90 	vmov	r3, s15
 800394e:	4a8b      	ldr	r2, [pc, #556]	; (8003b7c <runBRTask+0x294>)
 8003950:	6812      	ldr	r2, [r2, #0]
 8003952:	6413      	str	r3, [r2, #64]	; 0x40
 8003954:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003958:	f000 ffbe 	bl	80048d8 <HAL_Delay>
 800395c:	4b84      	ldr	r3, [pc, #528]	; (8003b70 <runBRTask+0x288>)
 800395e:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8003962:	4a87      	ldr	r2, [pc, #540]	; (8003b80 <runBRTask+0x298>)
 8003964:	6013      	str	r3, [r2, #0]
 8003966:	4b82      	ldr	r3, [pc, #520]	; (8003b70 <runBRTask+0x288>)
 8003968:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
 800396c:	2b00      	cmp	r3, #0
 800396e:	bf0c      	ite	eq
 8003970:	2301      	moveq	r3, #1
 8003972:	2300      	movne	r3, #0
 8003974:	b2db      	uxtb	r3, r3
 8003976:	461a      	mov	r2, r3
 8003978:	2104      	movs	r1, #4
 800397a:	4882      	ldr	r0, [pc, #520]	; (8003b84 <runBRTask+0x29c>)
 800397c:	f001 fae0 	bl	8004f40 <HAL_GPIO_WritePin>
 8003980:	4b7b      	ldr	r3, [pc, #492]	; (8003b70 <runBRTask+0x288>)
 8003982:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
 8003986:	2b00      	cmp	r3, #0
 8003988:	bf14      	ite	ne
 800398a:	2301      	movne	r3, #1
 800398c:	2300      	moveq	r3, #0
 800398e:	b2db      	uxtb	r3, r3
 8003990:	461a      	mov	r2, r3
 8003992:	2108      	movs	r1, #8
 8003994:	487b      	ldr	r0, [pc, #492]	; (8003b84 <runBRTask+0x29c>)
 8003996:	f001 fad3 	bl	8004f40 <HAL_GPIO_WritePin>
 800399a:	4b75      	ldr	r3, [pc, #468]	; (8003b70 <runBRTask+0x288>)
 800399c:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	bf0c      	ite	eq
 80039a4:	2301      	moveq	r3, #1
 80039a6:	2300      	movne	r3, #0
 80039a8:	b2db      	uxtb	r3, r3
 80039aa:	461a      	mov	r2, r3
 80039ac:	2120      	movs	r1, #32
 80039ae:	4875      	ldr	r0, [pc, #468]	; (8003b84 <runBRTask+0x29c>)
 80039b0:	f001 fac6 	bl	8004f40 <HAL_GPIO_WritePin>
 80039b4:	4b6e      	ldr	r3, [pc, #440]	; (8003b70 <runBRTask+0x288>)
 80039b6:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	bf14      	ite	ne
 80039be:	2301      	movne	r3, #1
 80039c0:	2300      	moveq	r3, #0
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	461a      	mov	r2, r3
 80039c6:	2110      	movs	r1, #16
 80039c8:	486e      	ldr	r0, [pc, #440]	; (8003b84 <runBRTask+0x29c>)
 80039ca:	f001 fab9 	bl	8004f40 <HAL_GPIO_WritePin>
 80039ce:	4b68      	ldr	r3, [pc, #416]	; (8003b70 <runBRTask+0x288>)
 80039d0:	f8b3 2120 	ldrh.w	r2, [r3, #288]	; 0x120
 80039d4:	4b6c      	ldr	r3, [pc, #432]	; (8003b88 <runBRTask+0x2a0>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	635a      	str	r2, [r3, #52]	; 0x34
 80039da:	4b65      	ldr	r3, [pc, #404]	; (8003b70 <runBRTask+0x288>)
 80039dc:	f8b3 2122 	ldrh.w	r2, [r3, #290]	; 0x122
 80039e0:	4b69      	ldr	r3, [pc, #420]	; (8003b88 <runBRTask+0x2a0>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 80039e6:	4866      	ldr	r0, [pc, #408]	; (8003b80 <runBRTask+0x298>)
 80039e8:	f7ff f892 	bl	8002b10 <RobotTurn>
        osDelay(10);
 80039ec:	200a      	movs	r0, #10
 80039ee:	f005 fe0f 	bl	8009610 <osDelay>
        targetDist = 4;
 80039f2:	4b66      	ldr	r3, [pc, #408]	; (8003b8c <runBRTask+0x2a4>)
 80039f4:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 80039f8:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 80039fa:	2200      	movs	r2, #0
 80039fc:	2100      	movs	r1, #0
 80039fe:	4863      	ldr	r0, [pc, #396]	; (8003b8c <runBRTask+0x2a4>)
 8003a00:	f7fe fd96 	bl	8002530 <RobotMoveDist>
        osDelay(10);
 8003a04:	200a      	movs	r0, #10
 8003a06:	f005 fe03 	bl	8009610 <osDelay>
        break;
 8003a0a:	e128      	b.n	8003c5e <runBRTask+0x376>
      case 20: // BR20 (outdoor 3x1)
        targetDist = 4;
 8003a0c:	4b5f      	ldr	r3, [pc, #380]	; (8003b8c <runBRTask+0x2a4>)
 8003a0e:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8003a12:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 8003a14:	2200      	movs	r2, #0
 8003a16:	2100      	movs	r1, #0
 8003a18:	485c      	ldr	r0, [pc, #368]	; (8003b8c <runBRTask+0x2a4>)
 8003a1a:	f7fe fd89 	bl	8002530 <RobotMoveDist>
        osDelay(10);
 8003a1e:	200a      	movs	r0, #10
 8003a20:	f005 fdf6 	bl	8009610 <osDelay>
        __SET_CMD_CONFIG(cfgs[CONFIG_BR20], &htim8, &htim1, targetAngle);
 8003a24:	4b52      	ldr	r3, [pc, #328]	; (8003b70 <runBRTask+0x288>)
 8003a26:	edd3 7a39 	vldr	s15, [r3, #228]	; 0xe4
 8003a2a:	ed9f 7a52 	vldr	s14, [pc, #328]	; 8003b74 <runBRTask+0x28c>
 8003a2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a36:	dd01      	ble.n	8003a3c <runBRTask+0x154>
 8003a38:	23e1      	movs	r3, #225	; 0xe1
 8003a3a:	e012      	b.n	8003a62 <runBRTask+0x17a>
 8003a3c:	4b4c      	ldr	r3, [pc, #304]	; (8003b70 <runBRTask+0x288>)
 8003a3e:	edd3 7a39 	vldr	s15, [r3, #228]	; 0xe4
 8003a42:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8003b78 <runBRTask+0x290>
 8003a46:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a4e:	d501      	bpl.n	8003a54 <runBRTask+0x16c>
 8003a50:	2355      	movs	r3, #85	; 0x55
 8003a52:	e006      	b.n	8003a62 <runBRTask+0x17a>
 8003a54:	4b46      	ldr	r3, [pc, #280]	; (8003b70 <runBRTask+0x288>)
 8003a56:	edd3 7a39 	vldr	s15, [r3, #228]	; 0xe4
 8003a5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a5e:	ee17 3a90 	vmov	r3, s15
 8003a62:	4a46      	ldr	r2, [pc, #280]	; (8003b7c <runBRTask+0x294>)
 8003a64:	6812      	ldr	r2, [r2, #0]
 8003a66:	6413      	str	r3, [r2, #64]	; 0x40
 8003a68:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003a6c:	f000 ff34 	bl	80048d8 <HAL_Delay>
 8003a70:	4b3f      	ldr	r3, [pc, #252]	; (8003b70 <runBRTask+0x288>)
 8003a72:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003a76:	4a42      	ldr	r2, [pc, #264]	; (8003b80 <runBRTask+0x298>)
 8003a78:	6013      	str	r3, [r2, #0]
 8003a7a:	4b3d      	ldr	r3, [pc, #244]	; (8003b70 <runBRTask+0x288>)
 8003a7c:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	bf0c      	ite	eq
 8003a84:	2301      	moveq	r3, #1
 8003a86:	2300      	movne	r3, #0
 8003a88:	b2db      	uxtb	r3, r3
 8003a8a:	461a      	mov	r2, r3
 8003a8c:	2104      	movs	r1, #4
 8003a8e:	483d      	ldr	r0, [pc, #244]	; (8003b84 <runBRTask+0x29c>)
 8003a90:	f001 fa56 	bl	8004f40 <HAL_GPIO_WritePin>
 8003a94:	4b36      	ldr	r3, [pc, #216]	; (8003b70 <runBRTask+0x288>)
 8003a96:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	bf14      	ite	ne
 8003a9e:	2301      	movne	r3, #1
 8003aa0:	2300      	moveq	r3, #0
 8003aa2:	b2db      	uxtb	r3, r3
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	2108      	movs	r1, #8
 8003aa8:	4836      	ldr	r0, [pc, #216]	; (8003b84 <runBRTask+0x29c>)
 8003aaa:	f001 fa49 	bl	8004f40 <HAL_GPIO_WritePin>
 8003aae:	4b30      	ldr	r3, [pc, #192]	; (8003b70 <runBRTask+0x288>)
 8003ab0:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	bf0c      	ite	eq
 8003ab8:	2301      	moveq	r3, #1
 8003aba:	2300      	movne	r3, #0
 8003abc:	b2db      	uxtb	r3, r3
 8003abe:	461a      	mov	r2, r3
 8003ac0:	2120      	movs	r1, #32
 8003ac2:	4830      	ldr	r0, [pc, #192]	; (8003b84 <runBRTask+0x29c>)
 8003ac4:	f001 fa3c 	bl	8004f40 <HAL_GPIO_WritePin>
 8003ac8:	4b29      	ldr	r3, [pc, #164]	; (8003b70 <runBRTask+0x288>)
 8003aca:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	bf14      	ite	ne
 8003ad2:	2301      	movne	r3, #1
 8003ad4:	2300      	moveq	r3, #0
 8003ad6:	b2db      	uxtb	r3, r3
 8003ad8:	461a      	mov	r2, r3
 8003ada:	2110      	movs	r1, #16
 8003adc:	4829      	ldr	r0, [pc, #164]	; (8003b84 <runBRTask+0x29c>)
 8003ade:	f001 fa2f 	bl	8004f40 <HAL_GPIO_WritePin>
 8003ae2:	4b23      	ldr	r3, [pc, #140]	; (8003b70 <runBRTask+0x288>)
 8003ae4:	f8b3 20e0 	ldrh.w	r2, [r3, #224]	; 0xe0
 8003ae8:	4b27      	ldr	r3, [pc, #156]	; (8003b88 <runBRTask+0x2a0>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	635a      	str	r2, [r3, #52]	; 0x34
 8003aee:	4b20      	ldr	r3, [pc, #128]	; (8003b70 <runBRTask+0x288>)
 8003af0:	f8b3 20e2 	ldrh.w	r2, [r3, #226]	; 0xe2
 8003af4:	4b24      	ldr	r3, [pc, #144]	; (8003b88 <runBRTask+0x2a0>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8003afa:	4821      	ldr	r0, [pc, #132]	; (8003b80 <runBRTask+0x298>)
 8003afc:	f7ff f808 	bl	8002b10 <RobotTurn>
        osDelay(10);
 8003b00:	200a      	movs	r0, #10
 8003b02:	f005 fd85 	bl	8009610 <osDelay>
        targetDist = 7;
 8003b06:	4b21      	ldr	r3, [pc, #132]	; (8003b8c <runBRTask+0x2a4>)
 8003b08:	4a21      	ldr	r2, [pc, #132]	; (8003b90 <runBRTask+0x2a8>)
 8003b0a:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	2100      	movs	r1, #0
 8003b10:	481e      	ldr	r0, [pc, #120]	; (8003b8c <runBRTask+0x2a4>)
 8003b12:	f7fe fd0d 	bl	8002530 <RobotMoveDist>
        osDelay(10);
 8003b16:	200a      	movs	r0, #10
 8003b18:	f005 fd7a 	bl	8009610 <osDelay>
        break;
 8003b1c:	e09f      	b.n	8003c5e <runBRTask+0x376>
      default: // BR00 (indoor 3x1)
        targetDist = 4;
 8003b1e:	4b1b      	ldr	r3, [pc, #108]	; (8003b8c <runBRTask+0x2a4>)
 8003b20:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8003b24:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 8003b26:	2200      	movs	r2, #0
 8003b28:	2100      	movs	r1, #0
 8003b2a:	4818      	ldr	r0, [pc, #96]	; (8003b8c <runBRTask+0x2a4>)
 8003b2c:	f7fe fd00 	bl	8002530 <RobotMoveDist>
        osDelay(10);
 8003b30:	200a      	movs	r0, #10
 8003b32:	f005 fd6d 	bl	8009610 <osDelay>
        __SET_CMD_CONFIG(cfgs[CONFIG_BR00], &htim8, &htim1, targetAngle);
 8003b36:	4b0e      	ldr	r3, [pc, #56]	; (8003b70 <runBRTask+0x288>)
 8003b38:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 8003b3c:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8003b74 <runBRTask+0x28c>
 8003b40:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b48:	dd01      	ble.n	8003b4e <runBRTask+0x266>
 8003b4a:	23e1      	movs	r3, #225	; 0xe1
 8003b4c:	e029      	b.n	8003ba2 <runBRTask+0x2ba>
 8003b4e:	4b08      	ldr	r3, [pc, #32]	; (8003b70 <runBRTask+0x288>)
 8003b50:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 8003b54:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8003b78 <runBRTask+0x290>
 8003b58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b60:	d518      	bpl.n	8003b94 <runBRTask+0x2ac>
 8003b62:	2355      	movs	r3, #85	; 0x55
 8003b64:	e01d      	b.n	8003ba2 <runBRTask+0x2ba>
 8003b66:	bf00      	nop
 8003b68:	20000134 	.word	0x20000134
 8003b6c:	20000394 	.word	0x20000394
 8003b70:	20000004 	.word	0x20000004
 8003b74:	43610000 	.word	0x43610000
 8003b78:	42aa0000 	.word	0x42aa0000
 8003b7c:	20000210 	.word	0x20000210
 8003b80:	200003ac 	.word	0x200003ac
 8003b84:	40020000 	.word	0x40020000
 8003b88:	200002a0 	.word	0x200002a0
 8003b8c:	200003c4 	.word	0x200003c4
 8003b90:	40e00000 	.word	0x40e00000
 8003b94:	4b32      	ldr	r3, [pc, #200]	; (8003c60 <runBRTask+0x378>)
 8003b96:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 8003b9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b9e:	ee17 3a90 	vmov	r3, s15
 8003ba2:	4a30      	ldr	r2, [pc, #192]	; (8003c64 <runBRTask+0x37c>)
 8003ba4:	6812      	ldr	r2, [r2, #0]
 8003ba6:	6413      	str	r3, [r2, #64]	; 0x40
 8003ba8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003bac:	f000 fe94 	bl	80048d8 <HAL_Delay>
 8003bb0:	4b2b      	ldr	r3, [pc, #172]	; (8003c60 <runBRTask+0x378>)
 8003bb2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003bb6:	4a2c      	ldr	r2, [pc, #176]	; (8003c68 <runBRTask+0x380>)
 8003bb8:	6013      	str	r3, [r2, #0]
 8003bba:	4b29      	ldr	r3, [pc, #164]	; (8003c60 <runBRTask+0x378>)
 8003bbc:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	bf0c      	ite	eq
 8003bc4:	2301      	moveq	r3, #1
 8003bc6:	2300      	movne	r3, #0
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	461a      	mov	r2, r3
 8003bcc:	2104      	movs	r1, #4
 8003bce:	4827      	ldr	r0, [pc, #156]	; (8003c6c <runBRTask+0x384>)
 8003bd0:	f001 f9b6 	bl	8004f40 <HAL_GPIO_WritePin>
 8003bd4:	4b22      	ldr	r3, [pc, #136]	; (8003c60 <runBRTask+0x378>)
 8003bd6:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	bf14      	ite	ne
 8003bde:	2301      	movne	r3, #1
 8003be0:	2300      	moveq	r3, #0
 8003be2:	b2db      	uxtb	r3, r3
 8003be4:	461a      	mov	r2, r3
 8003be6:	2108      	movs	r1, #8
 8003be8:	4820      	ldr	r0, [pc, #128]	; (8003c6c <runBRTask+0x384>)
 8003bea:	f001 f9a9 	bl	8004f40 <HAL_GPIO_WritePin>
 8003bee:	4b1c      	ldr	r3, [pc, #112]	; (8003c60 <runBRTask+0x378>)
 8003bf0:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	bf0c      	ite	eq
 8003bf8:	2301      	moveq	r3, #1
 8003bfa:	2300      	movne	r3, #0
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	461a      	mov	r2, r3
 8003c00:	2120      	movs	r1, #32
 8003c02:	481a      	ldr	r0, [pc, #104]	; (8003c6c <runBRTask+0x384>)
 8003c04:	f001 f99c 	bl	8004f40 <HAL_GPIO_WritePin>
 8003c08:	4b15      	ldr	r3, [pc, #84]	; (8003c60 <runBRTask+0x378>)
 8003c0a:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	bf14      	ite	ne
 8003c12:	2301      	movne	r3, #1
 8003c14:	2300      	moveq	r3, #0
 8003c16:	b2db      	uxtb	r3, r3
 8003c18:	461a      	mov	r2, r3
 8003c1a:	2110      	movs	r1, #16
 8003c1c:	4813      	ldr	r0, [pc, #76]	; (8003c6c <runBRTask+0x384>)
 8003c1e:	f001 f98f 	bl	8004f40 <HAL_GPIO_WritePin>
 8003c22:	4b0f      	ldr	r3, [pc, #60]	; (8003c60 <runBRTask+0x378>)
 8003c24:	f8b3 20a0 	ldrh.w	r2, [r3, #160]	; 0xa0
 8003c28:	4b11      	ldr	r3, [pc, #68]	; (8003c70 <runBRTask+0x388>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	635a      	str	r2, [r3, #52]	; 0x34
 8003c2e:	4b0c      	ldr	r3, [pc, #48]	; (8003c60 <runBRTask+0x378>)
 8003c30:	f8b3 20a2 	ldrh.w	r2, [r3, #162]	; 0xa2
 8003c34:	4b0e      	ldr	r3, [pc, #56]	; (8003c70 <runBRTask+0x388>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8003c3a:	480b      	ldr	r0, [pc, #44]	; (8003c68 <runBRTask+0x380>)
 8003c3c:	f7fe ff68 	bl	8002b10 <RobotTurn>
        osDelay(10);
 8003c40:	200a      	movs	r0, #10
 8003c42:	f005 fce5 	bl	8009610 <osDelay>
        targetDist = 7;
 8003c46:	4b0b      	ldr	r3, [pc, #44]	; (8003c74 <runBRTask+0x38c>)
 8003c48:	4a0b      	ldr	r2, [pc, #44]	; (8003c78 <runBRTask+0x390>)
 8003c4a:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	2100      	movs	r1, #0
 8003c50:	4808      	ldr	r0, [pc, #32]	; (8003c74 <runBRTask+0x38c>)
 8003c52:	f7fe fc6d 	bl	8002530 <RobotMoveDist>
        osDelay(10);
 8003c56:	200a      	movs	r0, #10
 8003c58:	f005 fcda 	bl	8009610 <osDelay>
        break;
 8003c5c:	bf00      	nop
    if (curTask != TASK_BR)
 8003c5e:	e647      	b.n	80038f0 <runBRTask+0x8>
 8003c60:	20000004 	.word	0x20000004
 8003c64:	20000210 	.word	0x20000210
 8003c68:	200003ac 	.word	0x200003ac
 8003c6c:	40020000 	.word	0x40020000
 8003c70:	200002a0 	.word	0x200002a0
 8003c74:	200003c4 	.word	0x200003c4
 8003c78:	40e00000 	.word	0x40e00000

08003c7c <runADCTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runADCTask */
void runADCTask(void *argument)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b082      	sub	sp, #8
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runADCTask */
  for (;;)
  {
    if (curTask != TASK_ADC)
 8003c84:	4b26      	ldr	r3, [pc, #152]	; (8003d20 <runADCTask+0xa4>)
 8003c86:	781b      	ldrb	r3, [r3, #0]
 8003c88:	2b08      	cmp	r3, #8
 8003c8a:	d004      	beq.n	8003c96 <runADCTask+0x1a>
      osDelay(1000);
 8003c8c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003c90:	f005 fcbe 	bl	8009610 <osDelay>
 8003c94:	e7f6      	b.n	8003c84 <runADCTask+0x8>
    else
    {
      //			dataPoint = 0; IR_data_raw_acc = 0; obsDist_IR = 1000;
      //			last_curTask_tick = HAL_GetTick();
      __PEND_CURCMD(curCmd);
 8003c96:	4b23      	ldr	r3, [pc, #140]	; (8003d24 <runADCTask+0xa8>)
 8003c98:	2263      	movs	r2, #99	; 0x63
 8003c9a:	701a      	strb	r2, [r3, #0]
      targetDist = 40;
 8003c9c:	4b22      	ldr	r3, [pc, #136]	; (8003d28 <runADCTask+0xac>)
 8003c9e:	4a23      	ldr	r2, [pc, #140]	; (8003d2c <runADCTask+0xb0>)
 8003ca0:	601a      	str	r2, [r3, #0]
      //			  osDelay(5);
      //			} while (1);
      //
      //		  __ON_TASK_END(&htim8, prevTask, curTask);
      //		  HAL_ADC_Stop(&hadc1);
      clickOnce = 0;
 8003ca2:	4b23      	ldr	r3, [pc, #140]	; (8003d30 <runADCTask+0xb4>)
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	601a      	str	r2, [r3, #0]
      prevTask = curTask;
 8003ca8:	4b1d      	ldr	r3, [pc, #116]	; (8003d20 <runADCTask+0xa4>)
 8003caa:	781a      	ldrb	r2, [r3, #0]
 8003cac:	4b21      	ldr	r3, [pc, #132]	; (8003d34 <runADCTask+0xb8>)
 8003cae:	701a      	strb	r2, [r3, #0]
      curTask = TASK_NONE;
 8003cb0:	4b1b      	ldr	r3, [pc, #108]	; (8003d20 <runADCTask+0xa4>)
 8003cb2:	2209      	movs	r2, #9
 8003cb4:	701a      	strb	r2, [r3, #0]
      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8003cb6:	4b20      	ldr	r3, [pc, #128]	; (8003d38 <runADCTask+0xbc>)
 8003cb8:	781a      	ldrb	r2, [r3, #0]
 8003cba:	4b1f      	ldr	r3, [pc, #124]	; (8003d38 <runADCTask+0xbc>)
 8003cbc:	785b      	ldrb	r3, [r3, #1]
 8003cbe:	429a      	cmp	r2, r3
 8003cc0:	d112      	bne.n	8003ce8 <runADCTask+0x6c>
      {
        __CLEAR_CURCMD(curCmd);
 8003cc2:	4b18      	ldr	r3, [pc, #96]	; (8003d24 <runADCTask+0xa8>)
 8003cc4:	2264      	movs	r2, #100	; 0x64
 8003cc6:	701a      	strb	r2, [r3, #0]
 8003cc8:	4b16      	ldr	r3, [pc, #88]	; (8003d24 <runADCTask+0xa8>)
 8003cca:	2200      	movs	r2, #0
 8003ccc:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 8003cce:	4a1b      	ldr	r2, [pc, #108]	; (8003d3c <runADCTask+0xc0>)
 8003cd0:	210f      	movs	r1, #15
 8003cd2:	481b      	ldr	r0, [pc, #108]	; (8003d40 <runADCTask+0xc4>)
 8003cd4:	f008 fcce 	bl	800c674 <sniprintf>
 8003cd8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003cdc:	2206      	movs	r2, #6
 8003cde:	4919      	ldr	r1, [pc, #100]	; (8003d44 <runADCTask+0xc8>)
 8003ce0:	4819      	ldr	r0, [pc, #100]	; (8003d48 <runADCTask+0xcc>)
 8003ce2:	f004 fb4a 	bl	800837a <HAL_UART_Transmit>
 8003ce6:	e7cd      	b.n	8003c84 <runADCTask+0x8>
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 8003ce8:	4b13      	ldr	r3, [pc, #76]	; (8003d38 <runADCTask+0xbc>)
 8003cea:	785b      	ldrb	r3, [r3, #1]
 8003cec:	4a0d      	ldr	r2, [pc, #52]	; (8003d24 <runADCTask+0xa8>)
 8003cee:	4912      	ldr	r1, [pc, #72]	; (8003d38 <runADCTask+0xbc>)
 8003cf0:	009b      	lsls	r3, r3, #2
 8003cf2:	440b      	add	r3, r1
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	6013      	str	r3, [r2, #0]
 8003cf8:	4b0f      	ldr	r3, [pc, #60]	; (8003d38 <runADCTask+0xbc>)
 8003cfa:	785b      	ldrb	r3, [r3, #1]
 8003cfc:	3301      	adds	r3, #1
 8003cfe:	4a0e      	ldr	r2, [pc, #56]	; (8003d38 <runADCTask+0xbc>)
 8003d00:	7892      	ldrb	r2, [r2, #2]
 8003d02:	fb93 f1f2 	sdiv	r1, r3, r2
 8003d06:	fb01 f202 	mul.w	r2, r1, r2
 8003d0a:	1a9b      	subs	r3, r3, r2
 8003d0c:	b2da      	uxtb	r2, r3
 8003d0e:	4b0a      	ldr	r3, [pc, #40]	; (8003d38 <runADCTask+0xbc>)
 8003d10:	705a      	strb	r2, [r3, #1]
 8003d12:	4a0e      	ldr	r2, [pc, #56]	; (8003d4c <runADCTask+0xd0>)
 8003d14:	210f      	movs	r1, #15
 8003d16:	480a      	ldr	r0, [pc, #40]	; (8003d40 <runADCTask+0xc4>)
 8003d18:	f008 fcac 	bl	800c674 <sniprintf>
    if (curTask != TASK_ADC)
 8003d1c:	e7b2      	b.n	8003c84 <runADCTask+0x8>
 8003d1e:	bf00      	nop
 8003d20:	20000134 	.word	0x20000134
 8003d24:	20000394 	.word	0x20000394
 8003d28:	200003c4 	.word	0x200003c4
 8003d2c:	42200000 	.word	0x42200000
 8003d30:	20000420 	.word	0x20000420
 8003d34:	20000135 	.word	0x20000135
 8003d38:	20000360 	.word	0x20000360
 8003d3c:	0800d054 	.word	0x0800d054
 8003d40:	20000398 	.word	0x20000398
 8003d44:	0800d05c 	.word	0x0800d05c
 8003d48:	200002e8 	.word	0x200002e8
 8003d4c:	0800d064 	.word	0x0800d064

08003d50 <runCmdTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runCmdTask */
void runCmdTask(void *argument)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b082      	sub	sp, #8
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runCmdTask */
  /* Infinite loop */
  for (;;)
  {
    switch (curCmd.index)
 8003d58:	4bc6      	ldr	r3, [pc, #792]	; (8004074 <runCmdTask+0x324>)
 8003d5a:	781b      	ldrb	r3, [r3, #0]
 8003d5c:	3b01      	subs	r3, #1
 8003d5e:	2b63      	cmp	r3, #99	; 0x63
 8003d60:	f200 825b 	bhi.w	800421a <runCmdTask+0x4ca>
 8003d64:	a201      	add	r2, pc, #4	; (adr r2, 8003d6c <runCmdTask+0x1c>)
 8003d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d6a:	bf00      	nop
 8003d6c:	08003efd 	.word	0x08003efd
 8003d70:	08003efd 	.word	0x08003efd
 8003d74:	08003f19 	.word	0x08003f19
 8003d78:	08003f19 	.word	0x08003f19
 8003d7c:	08003f19 	.word	0x08003f19
 8003d80:	08003f19 	.word	0x08003f19
 8003d84:	080040e9 	.word	0x080040e9
 8003d88:	080040f7 	.word	0x080040f7
 8003d8c:	08004105 	.word	0x08004105
 8003d90:	08004113 	.word	0x08004113
 8003d94:	08004121 	.word	0x08004121
 8003d98:	08004121 	.word	0x08004121
 8003d9c:	08004169 	.word	0x08004169
 8003da0:	0800421b 	.word	0x0800421b
 8003da4:	0800421b 	.word	0x0800421b
 8003da8:	0800421b 	.word	0x0800421b
 8003dac:	0800421b 	.word	0x0800421b
 8003db0:	0800421b 	.word	0x0800421b
 8003db4:	0800421b 	.word	0x0800421b
 8003db8:	0800421b 	.word	0x0800421b
 8003dbc:	0800421b 	.word	0x0800421b
 8003dc0:	0800421b 	.word	0x0800421b
 8003dc4:	0800421b 	.word	0x0800421b
 8003dc8:	0800421b 	.word	0x0800421b
 8003dcc:	0800421b 	.word	0x0800421b
 8003dd0:	0800421b 	.word	0x0800421b
 8003dd4:	0800421b 	.word	0x0800421b
 8003dd8:	0800421b 	.word	0x0800421b
 8003ddc:	0800421b 	.word	0x0800421b
 8003de0:	0800421b 	.word	0x0800421b
 8003de4:	0800421b 	.word	0x0800421b
 8003de8:	0800421b 	.word	0x0800421b
 8003dec:	0800421b 	.word	0x0800421b
 8003df0:	0800421b 	.word	0x0800421b
 8003df4:	0800421b 	.word	0x0800421b
 8003df8:	0800421b 	.word	0x0800421b
 8003dfc:	0800421b 	.word	0x0800421b
 8003e00:	0800421b 	.word	0x0800421b
 8003e04:	0800421b 	.word	0x0800421b
 8003e08:	0800421b 	.word	0x0800421b
 8003e0c:	0800421b 	.word	0x0800421b
 8003e10:	0800421b 	.word	0x0800421b
 8003e14:	0800421b 	.word	0x0800421b
 8003e18:	0800421b 	.word	0x0800421b
 8003e1c:	0800421b 	.word	0x0800421b
 8003e20:	0800421b 	.word	0x0800421b
 8003e24:	0800421b 	.word	0x0800421b
 8003e28:	0800421b 	.word	0x0800421b
 8003e2c:	0800421b 	.word	0x0800421b
 8003e30:	0800421b 	.word	0x0800421b
 8003e34:	0800421b 	.word	0x0800421b
 8003e38:	0800421b 	.word	0x0800421b
 8003e3c:	0800421b 	.word	0x0800421b
 8003e40:	0800421b 	.word	0x0800421b
 8003e44:	0800421b 	.word	0x0800421b
 8003e48:	0800421b 	.word	0x0800421b
 8003e4c:	0800421b 	.word	0x0800421b
 8003e50:	0800421b 	.word	0x0800421b
 8003e54:	0800421b 	.word	0x0800421b
 8003e58:	0800421b 	.word	0x0800421b
 8003e5c:	0800421b 	.word	0x0800421b
 8003e60:	0800421b 	.word	0x0800421b
 8003e64:	0800421b 	.word	0x0800421b
 8003e68:	0800421b 	.word	0x0800421b
 8003e6c:	0800421b 	.word	0x0800421b
 8003e70:	0800421b 	.word	0x0800421b
 8003e74:	0800421b 	.word	0x0800421b
 8003e78:	0800421b 	.word	0x0800421b
 8003e7c:	0800421b 	.word	0x0800421b
 8003e80:	0800421b 	.word	0x0800421b
 8003e84:	0800421b 	.word	0x0800421b
 8003e88:	0800421b 	.word	0x0800421b
 8003e8c:	0800421b 	.word	0x0800421b
 8003e90:	0800421b 	.word	0x0800421b
 8003e94:	0800421b 	.word	0x0800421b
 8003e98:	0800421b 	.word	0x0800421b
 8003e9c:	0800421b 	.word	0x0800421b
 8003ea0:	0800421b 	.word	0x0800421b
 8003ea4:	0800421b 	.word	0x0800421b
 8003ea8:	0800421b 	.word	0x0800421b
 8003eac:	0800421b 	.word	0x0800421b
 8003eb0:	0800421b 	.word	0x0800421b
 8003eb4:	0800421b 	.word	0x0800421b
 8003eb8:	0800421b 	.word	0x0800421b
 8003ebc:	0800421b 	.word	0x0800421b
 8003ec0:	0800421b 	.word	0x0800421b
 8003ec4:	0800421b 	.word	0x0800421b
 8003ec8:	08004171 	.word	0x08004171
 8003ecc:	08004171 	.word	0x08004171
 8003ed0:	0800421b 	.word	0x0800421b
 8003ed4:	0800421b 	.word	0x0800421b
 8003ed8:	0800421b 	.word	0x0800421b
 8003edc:	0800421b 	.word	0x0800421b
 8003ee0:	0800421b 	.word	0x0800421b
 8003ee4:	0800421b 	.word	0x0800421b
 8003ee8:	0800421b 	.word	0x0800421b
 8003eec:	0800421b 	.word	0x0800421b
 8003ef0:	0800421b 	.word	0x0800421b
 8003ef4:	0800421b 	.word	0x0800421b
 8003ef8:	0800421b 	.word	0x0800421b
    {
      //	  	 case 0: // STOP handled in UART IRQ directly
      //	  	  	  break;
    case 1: // FW
    case 2: // BW
      curTask = curCmd.index == 1 ? TASK_MOVE_FOREWARD : TASK_MOVE_BACKWARD;
 8003efc:	4b5d      	ldr	r3, [pc, #372]	; (8004074 <runCmdTask+0x324>)
 8003efe:	781b      	ldrb	r3, [r3, #0]
 8003f00:	2b01      	cmp	r3, #1
 8003f02:	bf14      	ite	ne
 8003f04:	2301      	movne	r3, #1
 8003f06:	2300      	moveq	r3, #0
 8003f08:	b2db      	uxtb	r3, r3
 8003f0a:	461a      	mov	r2, r3
 8003f0c:	4b5a      	ldr	r3, [pc, #360]	; (8004078 <runCmdTask+0x328>)
 8003f0e:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 8003f10:	4b58      	ldr	r3, [pc, #352]	; (8004074 <runCmdTask+0x324>)
 8003f12:	2263      	movs	r2, #99	; 0x63
 8003f14:	701a      	strb	r2, [r3, #0]
      break;
 8003f16:	e181      	b.n	800421c <runCmdTask+0x4cc>
    case 3: // FL manual
    case 4: // FR manual
    case 5: // BL manual
    case 6: // BR manual
      __SET_CMD_CONFIG(cfgs[curCmd.index], &htim8, &htim1, targetAngle);
 8003f18:	4b56      	ldr	r3, [pc, #344]	; (8004074 <runCmdTask+0x324>)
 8003f1a:	781b      	ldrb	r3, [r3, #0]
 8003f1c:	4a57      	ldr	r2, [pc, #348]	; (800407c <runCmdTask+0x32c>)
 8003f1e:	011b      	lsls	r3, r3, #4
 8003f20:	4413      	add	r3, r2
 8003f22:	3304      	adds	r3, #4
 8003f24:	edd3 7a00 	vldr	s15, [r3]
 8003f28:	ed9f 7a55 	vldr	s14, [pc, #340]	; 8004080 <runCmdTask+0x330>
 8003f2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003f30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f34:	dd01      	ble.n	8003f3a <runCmdTask+0x1ea>
 8003f36:	23e1      	movs	r3, #225	; 0xe1
 8003f38:	e01c      	b.n	8003f74 <runCmdTask+0x224>
 8003f3a:	4b4e      	ldr	r3, [pc, #312]	; (8004074 <runCmdTask+0x324>)
 8003f3c:	781b      	ldrb	r3, [r3, #0]
 8003f3e:	4a4f      	ldr	r2, [pc, #316]	; (800407c <runCmdTask+0x32c>)
 8003f40:	011b      	lsls	r3, r3, #4
 8003f42:	4413      	add	r3, r2
 8003f44:	3304      	adds	r3, #4
 8003f46:	edd3 7a00 	vldr	s15, [r3]
 8003f4a:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8004084 <runCmdTask+0x334>
 8003f4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003f52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f56:	d501      	bpl.n	8003f5c <runCmdTask+0x20c>
 8003f58:	2355      	movs	r3, #85	; 0x55
 8003f5a:	e00b      	b.n	8003f74 <runCmdTask+0x224>
 8003f5c:	4b45      	ldr	r3, [pc, #276]	; (8004074 <runCmdTask+0x324>)
 8003f5e:	781b      	ldrb	r3, [r3, #0]
 8003f60:	4a46      	ldr	r2, [pc, #280]	; (800407c <runCmdTask+0x32c>)
 8003f62:	011b      	lsls	r3, r3, #4
 8003f64:	4413      	add	r3, r2
 8003f66:	3304      	adds	r3, #4
 8003f68:	edd3 7a00 	vldr	s15, [r3]
 8003f6c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003f70:	ee17 3a90 	vmov	r3, s15
 8003f74:	4a44      	ldr	r2, [pc, #272]	; (8004088 <runCmdTask+0x338>)
 8003f76:	6812      	ldr	r2, [r2, #0]
 8003f78:	6413      	str	r3, [r2, #64]	; 0x40
 8003f7a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003f7e:	f000 fcab 	bl	80048d8 <HAL_Delay>
 8003f82:	4b3c      	ldr	r3, [pc, #240]	; (8004074 <runCmdTask+0x324>)
 8003f84:	781b      	ldrb	r3, [r3, #0]
 8003f86:	4a3d      	ldr	r2, [pc, #244]	; (800407c <runCmdTask+0x32c>)
 8003f88:	011b      	lsls	r3, r3, #4
 8003f8a:	4413      	add	r3, r2
 8003f8c:	3308      	adds	r3, #8
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a3e      	ldr	r2, [pc, #248]	; (800408c <runCmdTask+0x33c>)
 8003f92:	6013      	str	r3, [r2, #0]
 8003f94:	4b37      	ldr	r3, [pc, #220]	; (8004074 <runCmdTask+0x324>)
 8003f96:	781b      	ldrb	r3, [r3, #0]
 8003f98:	4a38      	ldr	r2, [pc, #224]	; (800407c <runCmdTask+0x32c>)
 8003f9a:	011b      	lsls	r3, r3, #4
 8003f9c:	4413      	add	r3, r2
 8003f9e:	330c      	adds	r3, #12
 8003fa0:	781b      	ldrb	r3, [r3, #0]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	bf0c      	ite	eq
 8003fa6:	2301      	moveq	r3, #1
 8003fa8:	2300      	movne	r3, #0
 8003faa:	b2db      	uxtb	r3, r3
 8003fac:	461a      	mov	r2, r3
 8003fae:	2104      	movs	r1, #4
 8003fb0:	4837      	ldr	r0, [pc, #220]	; (8004090 <runCmdTask+0x340>)
 8003fb2:	f000 ffc5 	bl	8004f40 <HAL_GPIO_WritePin>
 8003fb6:	4b2f      	ldr	r3, [pc, #188]	; (8004074 <runCmdTask+0x324>)
 8003fb8:	781b      	ldrb	r3, [r3, #0]
 8003fba:	4a30      	ldr	r2, [pc, #192]	; (800407c <runCmdTask+0x32c>)
 8003fbc:	011b      	lsls	r3, r3, #4
 8003fbe:	4413      	add	r3, r2
 8003fc0:	330c      	adds	r3, #12
 8003fc2:	781b      	ldrb	r3, [r3, #0]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	bf14      	ite	ne
 8003fc8:	2301      	movne	r3, #1
 8003fca:	2300      	moveq	r3, #0
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	461a      	mov	r2, r3
 8003fd0:	2108      	movs	r1, #8
 8003fd2:	482f      	ldr	r0, [pc, #188]	; (8004090 <runCmdTask+0x340>)
 8003fd4:	f000 ffb4 	bl	8004f40 <HAL_GPIO_WritePin>
 8003fd8:	4b26      	ldr	r3, [pc, #152]	; (8004074 <runCmdTask+0x324>)
 8003fda:	781b      	ldrb	r3, [r3, #0]
 8003fdc:	4a27      	ldr	r2, [pc, #156]	; (800407c <runCmdTask+0x32c>)
 8003fde:	011b      	lsls	r3, r3, #4
 8003fe0:	4413      	add	r3, r2
 8003fe2:	330c      	adds	r3, #12
 8003fe4:	781b      	ldrb	r3, [r3, #0]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	bf0c      	ite	eq
 8003fea:	2301      	moveq	r3, #1
 8003fec:	2300      	movne	r3, #0
 8003fee:	b2db      	uxtb	r3, r3
 8003ff0:	461a      	mov	r2, r3
 8003ff2:	2120      	movs	r1, #32
 8003ff4:	4826      	ldr	r0, [pc, #152]	; (8004090 <runCmdTask+0x340>)
 8003ff6:	f000 ffa3 	bl	8004f40 <HAL_GPIO_WritePin>
 8003ffa:	4b1e      	ldr	r3, [pc, #120]	; (8004074 <runCmdTask+0x324>)
 8003ffc:	781b      	ldrb	r3, [r3, #0]
 8003ffe:	4a1f      	ldr	r2, [pc, #124]	; (800407c <runCmdTask+0x32c>)
 8004000:	011b      	lsls	r3, r3, #4
 8004002:	4413      	add	r3, r2
 8004004:	330c      	adds	r3, #12
 8004006:	781b      	ldrb	r3, [r3, #0]
 8004008:	2b00      	cmp	r3, #0
 800400a:	bf14      	ite	ne
 800400c:	2301      	movne	r3, #1
 800400e:	2300      	moveq	r3, #0
 8004010:	b2db      	uxtb	r3, r3
 8004012:	461a      	mov	r2, r3
 8004014:	2110      	movs	r1, #16
 8004016:	481e      	ldr	r0, [pc, #120]	; (8004090 <runCmdTask+0x340>)
 8004018:	f000 ff92 	bl	8004f40 <HAL_GPIO_WritePin>
 800401c:	4b15      	ldr	r3, [pc, #84]	; (8004074 <runCmdTask+0x324>)
 800401e:	781b      	ldrb	r3, [r3, #0]
 8004020:	4a16      	ldr	r2, [pc, #88]	; (800407c <runCmdTask+0x32c>)
 8004022:	011b      	lsls	r3, r3, #4
 8004024:	4413      	add	r3, r2
 8004026:	881a      	ldrh	r2, [r3, #0]
 8004028:	4b1a      	ldr	r3, [pc, #104]	; (8004094 <runCmdTask+0x344>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	635a      	str	r2, [r3, #52]	; 0x34
 800402e:	4b11      	ldr	r3, [pc, #68]	; (8004074 <runCmdTask+0x324>)
 8004030:	781b      	ldrb	r3, [r3, #0]
 8004032:	4a12      	ldr	r2, [pc, #72]	; (800407c <runCmdTask+0x32c>)
 8004034:	011b      	lsls	r3, r3, #4
 8004036:	4413      	add	r3, r2
 8004038:	3302      	adds	r3, #2
 800403a:	881a      	ldrh	r2, [r3, #0]
 800403c:	4b15      	ldr	r3, [pc, #84]	; (8004094 <runCmdTask+0x344>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	639a      	str	r2, [r3, #56]	; 0x38
      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8004042:	4b15      	ldr	r3, [pc, #84]	; (8004098 <runCmdTask+0x348>)
 8004044:	781a      	ldrb	r2, [r3, #0]
 8004046:	4b14      	ldr	r3, [pc, #80]	; (8004098 <runCmdTask+0x348>)
 8004048:	785b      	ldrb	r3, [r3, #1]
 800404a:	429a      	cmp	r2, r3
 800404c:	d12e      	bne.n	80040ac <runCmdTask+0x35c>
      {
        __CLEAR_CURCMD(curCmd);
 800404e:	4b09      	ldr	r3, [pc, #36]	; (8004074 <runCmdTask+0x324>)
 8004050:	2264      	movs	r2, #100	; 0x64
 8004052:	701a      	strb	r2, [r3, #0]
 8004054:	4b07      	ldr	r3, [pc, #28]	; (8004074 <runCmdTask+0x324>)
 8004056:	2200      	movs	r2, #0
 8004058:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 800405a:	4a10      	ldr	r2, [pc, #64]	; (800409c <runCmdTask+0x34c>)
 800405c:	210f      	movs	r1, #15
 800405e:	4810      	ldr	r0, [pc, #64]	; (80040a0 <runCmdTask+0x350>)
 8004060:	f008 fb08 	bl	800c674 <sniprintf>
 8004064:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004068:	2206      	movs	r2, #6
 800406a:	490e      	ldr	r1, [pc, #56]	; (80040a4 <runCmdTask+0x354>)
 800406c:	480e      	ldr	r0, [pc, #56]	; (80040a8 <runCmdTask+0x358>)
 800406e:	f004 f984 	bl	800837a <HAL_UART_Transmit>
 8004072:	e035      	b.n	80040e0 <runCmdTask+0x390>
 8004074:	20000394 	.word	0x20000394
 8004078:	20000134 	.word	0x20000134
 800407c:	20000004 	.word	0x20000004
 8004080:	43610000 	.word	0x43610000
 8004084:	42aa0000 	.word	0x42aa0000
 8004088:	20000210 	.word	0x20000210
 800408c:	200003ac 	.word	0x200003ac
 8004090:	40020000 	.word	0x40020000
 8004094:	200002a0 	.word	0x200002a0
 8004098:	20000360 	.word	0x20000360
 800409c:	0800d054 	.word	0x0800d054
 80040a0:	20000398 	.word	0x20000398
 80040a4:	0800d05c 	.word	0x0800d05c
 80040a8:	200002e8 	.word	0x200002e8
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 80040ac:	4b5d      	ldr	r3, [pc, #372]	; (8004224 <runCmdTask+0x4d4>)
 80040ae:	785b      	ldrb	r3, [r3, #1]
 80040b0:	4a5d      	ldr	r2, [pc, #372]	; (8004228 <runCmdTask+0x4d8>)
 80040b2:	495c      	ldr	r1, [pc, #368]	; (8004224 <runCmdTask+0x4d4>)
 80040b4:	009b      	lsls	r3, r3, #2
 80040b6:	440b      	add	r3, r1
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	6013      	str	r3, [r2, #0]
 80040bc:	4b59      	ldr	r3, [pc, #356]	; (8004224 <runCmdTask+0x4d4>)
 80040be:	785b      	ldrb	r3, [r3, #1]
 80040c0:	3301      	adds	r3, #1
 80040c2:	4a58      	ldr	r2, [pc, #352]	; (8004224 <runCmdTask+0x4d4>)
 80040c4:	7892      	ldrb	r2, [r2, #2]
 80040c6:	fb93 f1f2 	sdiv	r1, r3, r2
 80040ca:	fb01 f202 	mul.w	r2, r1, r2
 80040ce:	1a9b      	subs	r3, r3, r2
 80040d0:	b2da      	uxtb	r2, r3
 80040d2:	4b54      	ldr	r3, [pc, #336]	; (8004224 <runCmdTask+0x4d4>)
 80040d4:	705a      	strb	r2, [r3, #1]
 80040d6:	4a55      	ldr	r2, [pc, #340]	; (800422c <runCmdTask+0x4dc>)
 80040d8:	210f      	movs	r1, #15
 80040da:	4855      	ldr	r0, [pc, #340]	; (8004230 <runCmdTask+0x4e0>)
 80040dc:	f008 faca 	bl	800c674 <sniprintf>
      __PEND_CURCMD(curCmd);
 80040e0:	4b51      	ldr	r3, [pc, #324]	; (8004228 <runCmdTask+0x4d8>)
 80040e2:	2263      	movs	r2, #99	; 0x63
 80040e4:	701a      	strb	r2, [r3, #0]
      break;
 80040e6:	e099      	b.n	800421c <runCmdTask+0x4cc>
    case 7: // FL
      curTask = TASK_FL;
 80040e8:	4b52      	ldr	r3, [pc, #328]	; (8004234 <runCmdTask+0x4e4>)
 80040ea:	2202      	movs	r2, #2
 80040ec:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 80040ee:	4b4e      	ldr	r3, [pc, #312]	; (8004228 <runCmdTask+0x4d8>)
 80040f0:	2263      	movs	r2, #99	; 0x63
 80040f2:	701a      	strb	r2, [r3, #0]
      break;
 80040f4:	e092      	b.n	800421c <runCmdTask+0x4cc>
    case 8: // FR
      curTask = TASK_FR;
 80040f6:	4b4f      	ldr	r3, [pc, #316]	; (8004234 <runCmdTask+0x4e4>)
 80040f8:	2203      	movs	r2, #3
 80040fa:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 80040fc:	4b4a      	ldr	r3, [pc, #296]	; (8004228 <runCmdTask+0x4d8>)
 80040fe:	2263      	movs	r2, #99	; 0x63
 8004100:	701a      	strb	r2, [r3, #0]
      break;
 8004102:	e08b      	b.n	800421c <runCmdTask+0x4cc>
    case 9: // BL
      curTask = TASK_BL;
 8004104:	4b4b      	ldr	r3, [pc, #300]	; (8004234 <runCmdTask+0x4e4>)
 8004106:	2204      	movs	r2, #4
 8004108:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 800410a:	4b47      	ldr	r3, [pc, #284]	; (8004228 <runCmdTask+0x4d8>)
 800410c:	2263      	movs	r2, #99	; 0x63
 800410e:	701a      	strb	r2, [r3, #0]
      break;
 8004110:	e084      	b.n	800421c <runCmdTask+0x4cc>
    case 10: // BR
      curTask = TASK_BR;
 8004112:	4b48      	ldr	r3, [pc, #288]	; (8004234 <runCmdTask+0x4e4>)
 8004114:	2205      	movs	r2, #5
 8004116:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 8004118:	4b43      	ldr	r3, [pc, #268]	; (8004228 <runCmdTask+0x4d8>)
 800411a:	2263      	movs	r2, #99	; 0x63
 800411c:	701a      	strb	r2, [r3, #0]
      break;
 800411e:	e07d      	b.n	800421c <runCmdTask+0x4cc>
    case 11: // TL
    case 12: // TR
      __SET_SERVO_TURN_MAX(&htim1, curCmd.index - 11 ? 1 : 0);
 8004120:	4b41      	ldr	r3, [pc, #260]	; (8004228 <runCmdTask+0x4d8>)
 8004122:	781b      	ldrb	r3, [r3, #0]
 8004124:	2b0b      	cmp	r3, #11
 8004126:	d004      	beq.n	8004132 <runCmdTask+0x3e2>
 8004128:	4b43      	ldr	r3, [pc, #268]	; (8004238 <runCmdTask+0x4e8>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	22e1      	movs	r2, #225	; 0xe1
 800412e:	641a      	str	r2, [r3, #64]	; 0x40
 8004130:	e003      	b.n	800413a <runCmdTask+0x3ea>
 8004132:	4b41      	ldr	r3, [pc, #260]	; (8004238 <runCmdTask+0x4e8>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	2255      	movs	r2, #85	; 0x55
 8004138:	641a      	str	r2, [r3, #64]	; 0x40
 800413a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800413e:	f000 fbcb 	bl	80048d8 <HAL_Delay>
      __CLEAR_CURCMD(curCmd);
 8004142:	4b39      	ldr	r3, [pc, #228]	; (8004228 <runCmdTask+0x4d8>)
 8004144:	2264      	movs	r2, #100	; 0x64
 8004146:	701a      	strb	r2, [r3, #0]
 8004148:	4b37      	ldr	r3, [pc, #220]	; (8004228 <runCmdTask+0x4d8>)
 800414a:	2200      	movs	r2, #0
 800414c:	805a      	strh	r2, [r3, #2]
      __ACK_TASK_DONE(&huart3, rxMsg);
 800414e:	4a3b      	ldr	r2, [pc, #236]	; (800423c <runCmdTask+0x4ec>)
 8004150:	210f      	movs	r1, #15
 8004152:	4837      	ldr	r0, [pc, #220]	; (8004230 <runCmdTask+0x4e0>)
 8004154:	f008 fa8e 	bl	800c674 <sniprintf>
 8004158:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800415c:	2206      	movs	r2, #6
 800415e:	4938      	ldr	r1, [pc, #224]	; (8004240 <runCmdTask+0x4f0>)
 8004160:	4838      	ldr	r0, [pc, #224]	; (8004244 <runCmdTask+0x4f4>)
 8004162:	f004 f90a 	bl	800837a <HAL_UART_Transmit>
      break;
 8004166:	e059      	b.n	800421c <runCmdTask+0x4cc>
    case 13: // debug IR sensor
      curTask = TASK_ADC;
 8004168:	4b32      	ldr	r3, [pc, #200]	; (8004234 <runCmdTask+0x4e4>)
 800416a:	2208      	movs	r2, #8
 800416c:	701a      	strb	r2, [r3, #0]
      break;
 800416e:	e055      	b.n	800421c <runCmdTask+0x4cc>
    //   curTask = TASK_FASTESTPATH_V2;
    //   __PEND_CURCMD(curCmd);
    //   break;
    case 88: // Axxx, rotate left by xxx degree
    case 89: // Cxxx, rotate right by xxx degree
      __SET_SERVO_TURN_MAX(&htim1, curCmd.index - 88);
 8004170:	4b2d      	ldr	r3, [pc, #180]	; (8004228 <runCmdTask+0x4d8>)
 8004172:	781b      	ldrb	r3, [r3, #0]
 8004174:	2b58      	cmp	r3, #88	; 0x58
 8004176:	d004      	beq.n	8004182 <runCmdTask+0x432>
 8004178:	4b2f      	ldr	r3, [pc, #188]	; (8004238 <runCmdTask+0x4e8>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	22e1      	movs	r2, #225	; 0xe1
 800417e:	641a      	str	r2, [r3, #64]	; 0x40
 8004180:	e003      	b.n	800418a <runCmdTask+0x43a>
 8004182:	4b2d      	ldr	r3, [pc, #180]	; (8004238 <runCmdTask+0x4e8>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	2255      	movs	r2, #85	; 0x55
 8004188:	641a      	str	r2, [r3, #64]	; 0x40
 800418a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800418e:	f000 fba3 	bl	80048d8 <HAL_Delay>
      __SET_MOTOR_DIRECTION(DIR_FORWARD);
 8004192:	2200      	movs	r2, #0
 8004194:	2104      	movs	r1, #4
 8004196:	482c      	ldr	r0, [pc, #176]	; (8004248 <runCmdTask+0x4f8>)
 8004198:	f000 fed2 	bl	8004f40 <HAL_GPIO_WritePin>
 800419c:	2201      	movs	r2, #1
 800419e:	2108      	movs	r1, #8
 80041a0:	4829      	ldr	r0, [pc, #164]	; (8004248 <runCmdTask+0x4f8>)
 80041a2:	f000 fecd 	bl	8004f40 <HAL_GPIO_WritePin>
 80041a6:	2200      	movs	r2, #0
 80041a8:	2120      	movs	r1, #32
 80041aa:	4827      	ldr	r0, [pc, #156]	; (8004248 <runCmdTask+0x4f8>)
 80041ac:	f000 fec8 	bl	8004f40 <HAL_GPIO_WritePin>
 80041b0:	2201      	movs	r2, #1
 80041b2:	2110      	movs	r1, #16
 80041b4:	4824      	ldr	r0, [pc, #144]	; (8004248 <runCmdTask+0x4f8>)
 80041b6:	f000 fec3 	bl	8004f40 <HAL_GPIO_WritePin>
      if (curCmd.index == 88)
 80041ba:	4b1b      	ldr	r3, [pc, #108]	; (8004228 <runCmdTask+0x4d8>)
 80041bc:	781b      	ldrb	r3, [r3, #0]
 80041be:	2b58      	cmp	r3, #88	; 0x58
 80041c0:	d113      	bne.n	80041ea <runCmdTask+0x49a>
      {
        targetAngle = curCmd.val;
 80041c2:	4b19      	ldr	r3, [pc, #100]	; (8004228 <runCmdTask+0x4d8>)
 80041c4:	885b      	ldrh	r3, [r3, #2]
 80041c6:	ee07 3a90 	vmov	s15, r3
 80041ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041ce:	4b1f      	ldr	r3, [pc, #124]	; (800424c <runCmdTask+0x4fc>)
 80041d0:	edc3 7a00 	vstr	s15, [r3]
        __SET_MOTOR_DUTY(&htim8, 800, 1200);
 80041d4:	4b1e      	ldr	r3, [pc, #120]	; (8004250 <runCmdTask+0x500>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f44f 7248 	mov.w	r2, #800	; 0x320
 80041dc:	635a      	str	r2, [r3, #52]	; 0x34
 80041de:	4b1c      	ldr	r3, [pc, #112]	; (8004250 <runCmdTask+0x500>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 80041e6:	639a      	str	r2, [r3, #56]	; 0x38
 80041e8:	e013      	b.n	8004212 <runCmdTask+0x4c2>
      }
      else
      {
        targetAngle = -curCmd.val;
 80041ea:	4b0f      	ldr	r3, [pc, #60]	; (8004228 <runCmdTask+0x4d8>)
 80041ec:	885b      	ldrh	r3, [r3, #2]
 80041ee:	425b      	negs	r3, r3
 80041f0:	ee07 3a90 	vmov	s15, r3
 80041f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80041f8:	4b14      	ldr	r3, [pc, #80]	; (800424c <runCmdTask+0x4fc>)
 80041fa:	edc3 7a00 	vstr	s15, [r3]
        __SET_MOTOR_DUTY(&htim8, 1200, 800);
 80041fe:	4b14      	ldr	r3, [pc, #80]	; (8004250 <runCmdTask+0x500>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8004206:	635a      	str	r2, [r3, #52]	; 0x34
 8004208:	4b11      	ldr	r3, [pc, #68]	; (8004250 <runCmdTask+0x500>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f44f 7248 	mov.w	r2, #800	; 0x320
 8004210:	639a      	str	r2, [r3, #56]	; 0x38
      }
      __PEND_CURCMD(curCmd);
 8004212:	4b05      	ldr	r3, [pc, #20]	; (8004228 <runCmdTask+0x4d8>)
 8004214:	2263      	movs	r2, #99	; 0x63
 8004216:	701a      	strb	r2, [r3, #0]
      // RobotTurn(&targetAngle);
      break;
 8004218:	e000      	b.n	800421c <runCmdTask+0x4cc>
      break;
    case 100:
      break;
    default:
      //		 curCmd.index = 99;
      break;
 800421a:	bf00      	nop
    }
    osDelay(1);
 800421c:	2001      	movs	r0, #1
 800421e:	f005 f9f7 	bl	8009610 <osDelay>
    switch (curCmd.index)
 8004222:	e599      	b.n	8003d58 <runCmdTask+0x8>
 8004224:	20000360 	.word	0x20000360
 8004228:	20000394 	.word	0x20000394
 800422c:	0800d064 	.word	0x0800d064
 8004230:	20000398 	.word	0x20000398
 8004234:	20000134 	.word	0x20000134
 8004238:	20000210 	.word	0x20000210
 800423c:	0800d054 	.word	0x0800d054
 8004240:	0800d05c 	.word	0x0800d05c
 8004244:	200002e8 	.word	0x200002e8
 8004248:	40020000 	.word	0x40020000
 800424c:	200003ac 	.word	0x200003ac
 8004250:	200002a0 	.word	0x200002a0

08004254 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b082      	sub	sp, #8
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a04      	ldr	r2, [pc, #16]	; (8004274 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d101      	bne.n	800426a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8004266:	f000 fb17 	bl	8004898 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800426a:	bf00      	nop
 800426c:	3708      	adds	r7, #8
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}
 8004272:	bf00      	nop
 8004274:	40000800 	.word	0x40000800

08004278 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004278:	b480      	push	{r7}
 800427a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800427c:	b672      	cpsid	i
}
 800427e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004280:	e7fe      	b.n	8004280 <Error_Handler+0x8>
	...

08004284 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b082      	sub	sp, #8
 8004288:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800428a:	2300      	movs	r3, #0
 800428c:	607b      	str	r3, [r7, #4]
 800428e:	4b12      	ldr	r3, [pc, #72]	; (80042d8 <HAL_MspInit+0x54>)
 8004290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004292:	4a11      	ldr	r2, [pc, #68]	; (80042d8 <HAL_MspInit+0x54>)
 8004294:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004298:	6453      	str	r3, [r2, #68]	; 0x44
 800429a:	4b0f      	ldr	r3, [pc, #60]	; (80042d8 <HAL_MspInit+0x54>)
 800429c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800429e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042a2:	607b      	str	r3, [r7, #4]
 80042a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80042a6:	2300      	movs	r3, #0
 80042a8:	603b      	str	r3, [r7, #0]
 80042aa:	4b0b      	ldr	r3, [pc, #44]	; (80042d8 <HAL_MspInit+0x54>)
 80042ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ae:	4a0a      	ldr	r2, [pc, #40]	; (80042d8 <HAL_MspInit+0x54>)
 80042b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042b4:	6413      	str	r3, [r2, #64]	; 0x40
 80042b6:	4b08      	ldr	r3, [pc, #32]	; (80042d8 <HAL_MspInit+0x54>)
 80042b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042be:	603b      	str	r3, [r7, #0]
 80042c0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80042c2:	2200      	movs	r2, #0
 80042c4:	210f      	movs	r1, #15
 80042c6:	f06f 0001 	mvn.w	r0, #1
 80042ca:	f000 fbe1 	bl	8004a90 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80042ce:	bf00      	nop
 80042d0:	3708      	adds	r7, #8
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	bf00      	nop
 80042d8:	40023800 	.word	0x40023800

080042dc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b08a      	sub	sp, #40	; 0x28
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042e4:	f107 0314 	add.w	r3, r7, #20
 80042e8:	2200      	movs	r2, #0
 80042ea:	601a      	str	r2, [r3, #0]
 80042ec:	605a      	str	r2, [r3, #4]
 80042ee:	609a      	str	r2, [r3, #8]
 80042f0:	60da      	str	r2, [r3, #12]
 80042f2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a19      	ldr	r2, [pc, #100]	; (8004360 <HAL_I2C_MspInit+0x84>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d12c      	bne.n	8004358 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042fe:	2300      	movs	r3, #0
 8004300:	613b      	str	r3, [r7, #16]
 8004302:	4b18      	ldr	r3, [pc, #96]	; (8004364 <HAL_I2C_MspInit+0x88>)
 8004304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004306:	4a17      	ldr	r2, [pc, #92]	; (8004364 <HAL_I2C_MspInit+0x88>)
 8004308:	f043 0302 	orr.w	r3, r3, #2
 800430c:	6313      	str	r3, [r2, #48]	; 0x30
 800430e:	4b15      	ldr	r3, [pc, #84]	; (8004364 <HAL_I2C_MspInit+0x88>)
 8004310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004312:	f003 0302 	and.w	r3, r3, #2
 8004316:	613b      	str	r3, [r7, #16]
 8004318:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800431a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800431e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004320:	2312      	movs	r3, #18
 8004322:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004324:	2300      	movs	r3, #0
 8004326:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004328:	2303      	movs	r3, #3
 800432a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800432c:	2304      	movs	r3, #4
 800432e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004330:	f107 0314 	add.w	r3, r7, #20
 8004334:	4619      	mov	r1, r3
 8004336:	480c      	ldr	r0, [pc, #48]	; (8004368 <HAL_I2C_MspInit+0x8c>)
 8004338:	f000 fc66 	bl	8004c08 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800433c:	2300      	movs	r3, #0
 800433e:	60fb      	str	r3, [r7, #12]
 8004340:	4b08      	ldr	r3, [pc, #32]	; (8004364 <HAL_I2C_MspInit+0x88>)
 8004342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004344:	4a07      	ldr	r2, [pc, #28]	; (8004364 <HAL_I2C_MspInit+0x88>)
 8004346:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800434a:	6413      	str	r3, [r2, #64]	; 0x40
 800434c:	4b05      	ldr	r3, [pc, #20]	; (8004364 <HAL_I2C_MspInit+0x88>)
 800434e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004350:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004354:	60fb      	str	r3, [r7, #12]
 8004356:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004358:	bf00      	nop
 800435a:	3728      	adds	r7, #40	; 0x28
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}
 8004360:	40005400 	.word	0x40005400
 8004364:	40023800 	.word	0x40023800
 8004368:	40020400 	.word	0x40020400

0800436c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b08c      	sub	sp, #48	; 0x30
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004374:	f107 031c 	add.w	r3, r7, #28
 8004378:	2200      	movs	r2, #0
 800437a:	601a      	str	r2, [r3, #0]
 800437c:	605a      	str	r2, [r3, #4]
 800437e:	609a      	str	r2, [r3, #8]
 8004380:	60da      	str	r2, [r3, #12]
 8004382:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a36      	ldr	r2, [pc, #216]	; (8004464 <HAL_TIM_Base_MspInit+0xf8>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d135      	bne.n	80043fa <HAL_TIM_Base_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800438e:	2300      	movs	r3, #0
 8004390:	61bb      	str	r3, [r7, #24]
 8004392:	4b35      	ldr	r3, [pc, #212]	; (8004468 <HAL_TIM_Base_MspInit+0xfc>)
 8004394:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004396:	4a34      	ldr	r2, [pc, #208]	; (8004468 <HAL_TIM_Base_MspInit+0xfc>)
 8004398:	f043 0301 	orr.w	r3, r3, #1
 800439c:	6453      	str	r3, [r2, #68]	; 0x44
 800439e:	4b32      	ldr	r3, [pc, #200]	; (8004468 <HAL_TIM_Base_MspInit+0xfc>)
 80043a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043a2:	f003 0301 	and.w	r3, r3, #1
 80043a6:	61bb      	str	r3, [r7, #24]
 80043a8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80043aa:	2300      	movs	r3, #0
 80043ac:	617b      	str	r3, [r7, #20]
 80043ae:	4b2e      	ldr	r3, [pc, #184]	; (8004468 <HAL_TIM_Base_MspInit+0xfc>)
 80043b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043b2:	4a2d      	ldr	r2, [pc, #180]	; (8004468 <HAL_TIM_Base_MspInit+0xfc>)
 80043b4:	f043 0310 	orr.w	r3, r3, #16
 80043b8:	6313      	str	r3, [r2, #48]	; 0x30
 80043ba:	4b2b      	ldr	r3, [pc, #172]	; (8004468 <HAL_TIM_Base_MspInit+0xfc>)
 80043bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043be:	f003 0310 	and.w	r3, r3, #16
 80043c2:	617b      	str	r3, [r7, #20]
 80043c4:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80043c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80043ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043cc:	2302      	movs	r3, #2
 80043ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043d0:	2300      	movs	r3, #0
 80043d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043d4:	2300      	movs	r3, #0
 80043d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80043d8:	2301      	movs	r3, #1
 80043da:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80043dc:	f107 031c 	add.w	r3, r7, #28
 80043e0:	4619      	mov	r1, r3
 80043e2:	4822      	ldr	r0, [pc, #136]	; (800446c <HAL_TIM_Base_MspInit+0x100>)
 80043e4:	f000 fc10 	bl	8004c08 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 80043e8:	2200      	movs	r2, #0
 80043ea:	2105      	movs	r1, #5
 80043ec:	201b      	movs	r0, #27
 80043ee:	f000 fb4f 	bl	8004a90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80043f2:	201b      	movs	r0, #27
 80043f4:	f000 fb68 	bl	8004ac8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80043f8:	e030      	b.n	800445c <HAL_TIM_Base_MspInit+0xf0>
  else if(htim_base->Instance==TIM8)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4a1c      	ldr	r2, [pc, #112]	; (8004470 <HAL_TIM_Base_MspInit+0x104>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d12b      	bne.n	800445c <HAL_TIM_Base_MspInit+0xf0>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004404:	2300      	movs	r3, #0
 8004406:	613b      	str	r3, [r7, #16]
 8004408:	4b17      	ldr	r3, [pc, #92]	; (8004468 <HAL_TIM_Base_MspInit+0xfc>)
 800440a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800440c:	4a16      	ldr	r2, [pc, #88]	; (8004468 <HAL_TIM_Base_MspInit+0xfc>)
 800440e:	f043 0302 	orr.w	r3, r3, #2
 8004412:	6453      	str	r3, [r2, #68]	; 0x44
 8004414:	4b14      	ldr	r3, [pc, #80]	; (8004468 <HAL_TIM_Base_MspInit+0xfc>)
 8004416:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004418:	f003 0302 	and.w	r3, r3, #2
 800441c:	613b      	str	r3, [r7, #16]
 800441e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004420:	2300      	movs	r3, #0
 8004422:	60fb      	str	r3, [r7, #12]
 8004424:	4b10      	ldr	r3, [pc, #64]	; (8004468 <HAL_TIM_Base_MspInit+0xfc>)
 8004426:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004428:	4a0f      	ldr	r2, [pc, #60]	; (8004468 <HAL_TIM_Base_MspInit+0xfc>)
 800442a:	f043 0304 	orr.w	r3, r3, #4
 800442e:	6313      	str	r3, [r2, #48]	; 0x30
 8004430:	4b0d      	ldr	r3, [pc, #52]	; (8004468 <HAL_TIM_Base_MspInit+0xfc>)
 8004432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004434:	f003 0304 	and.w	r3, r3, #4
 8004438:	60fb      	str	r3, [r7, #12]
 800443a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWMA_Pin|PWMB_Pin;
 800443c:	23c0      	movs	r3, #192	; 0xc0
 800443e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004440:	2302      	movs	r3, #2
 8004442:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004444:	2300      	movs	r3, #0
 8004446:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004448:	2300      	movs	r3, #0
 800444a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800444c:	2303      	movs	r3, #3
 800444e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004450:	f107 031c 	add.w	r3, r7, #28
 8004454:	4619      	mov	r1, r3
 8004456:	4807      	ldr	r0, [pc, #28]	; (8004474 <HAL_TIM_Base_MspInit+0x108>)
 8004458:	f000 fbd6 	bl	8004c08 <HAL_GPIO_Init>
}
 800445c:	bf00      	nop
 800445e:	3730      	adds	r7, #48	; 0x30
 8004460:	46bd      	mov	sp, r7
 8004462:	bd80      	pop	{r7, pc}
 8004464:	40010000 	.word	0x40010000
 8004468:	40023800 	.word	0x40023800
 800446c:	40021000 	.word	0x40021000
 8004470:	40010400 	.word	0x40010400
 8004474:	40020800 	.word	0x40020800

08004478 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b08a      	sub	sp, #40	; 0x28
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004480:	f107 0314 	add.w	r3, r7, #20
 8004484:	2200      	movs	r2, #0
 8004486:	601a      	str	r2, [r3, #0]
 8004488:	605a      	str	r2, [r3, #4]
 800448a:	609a      	str	r2, [r3, #8]
 800448c:	60da      	str	r2, [r3, #12]
 800448e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004498:	d14a      	bne.n	8004530 <HAL_TIM_Encoder_MspInit+0xb8>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800449a:	2300      	movs	r3, #0
 800449c:	613b      	str	r3, [r7, #16]
 800449e:	4b26      	ldr	r3, [pc, #152]	; (8004538 <HAL_TIM_Encoder_MspInit+0xc0>)
 80044a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a2:	4a25      	ldr	r2, [pc, #148]	; (8004538 <HAL_TIM_Encoder_MspInit+0xc0>)
 80044a4:	f043 0301 	orr.w	r3, r3, #1
 80044a8:	6413      	str	r3, [r2, #64]	; 0x40
 80044aa:	4b23      	ldr	r3, [pc, #140]	; (8004538 <HAL_TIM_Encoder_MspInit+0xc0>)
 80044ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ae:	f003 0301 	and.w	r3, r3, #1
 80044b2:	613b      	str	r3, [r7, #16]
 80044b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044b6:	2300      	movs	r3, #0
 80044b8:	60fb      	str	r3, [r7, #12]
 80044ba:	4b1f      	ldr	r3, [pc, #124]	; (8004538 <HAL_TIM_Encoder_MspInit+0xc0>)
 80044bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044be:	4a1e      	ldr	r2, [pc, #120]	; (8004538 <HAL_TIM_Encoder_MspInit+0xc0>)
 80044c0:	f043 0301 	orr.w	r3, r3, #1
 80044c4:	6313      	str	r3, [r2, #48]	; 0x30
 80044c6:	4b1c      	ldr	r3, [pc, #112]	; (8004538 <HAL_TIM_Encoder_MspInit+0xc0>)
 80044c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ca:	f003 0301 	and.w	r3, r3, #1
 80044ce:	60fb      	str	r3, [r7, #12]
 80044d0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044d2:	2300      	movs	r3, #0
 80044d4:	60bb      	str	r3, [r7, #8]
 80044d6:	4b18      	ldr	r3, [pc, #96]	; (8004538 <HAL_TIM_Encoder_MspInit+0xc0>)
 80044d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044da:	4a17      	ldr	r2, [pc, #92]	; (8004538 <HAL_TIM_Encoder_MspInit+0xc0>)
 80044dc:	f043 0302 	orr.w	r3, r3, #2
 80044e0:	6313      	str	r3, [r2, #48]	; 0x30
 80044e2:	4b15      	ldr	r3, [pc, #84]	; (8004538 <HAL_TIM_Encoder_MspInit+0xc0>)
 80044e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044e6:	f003 0302 	and.w	r3, r3, #2
 80044ea:	60bb      	str	r3, [r7, #8]
 80044ec:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80044ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80044f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044f4:	2302      	movs	r3, #2
 80044f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044f8:	2300      	movs	r3, #0
 80044fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044fc:	2300      	movs	r3, #0
 80044fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004500:	2301      	movs	r3, #1
 8004502:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004504:	f107 0314 	add.w	r3, r7, #20
 8004508:	4619      	mov	r1, r3
 800450a:	480c      	ldr	r0, [pc, #48]	; (800453c <HAL_TIM_Encoder_MspInit+0xc4>)
 800450c:	f000 fb7c 	bl	8004c08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004510:	2308      	movs	r3, #8
 8004512:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004514:	2302      	movs	r3, #2
 8004516:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004518:	2300      	movs	r3, #0
 800451a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800451c:	2300      	movs	r3, #0
 800451e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004520:	2301      	movs	r3, #1
 8004522:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004524:	f107 0314 	add.w	r3, r7, #20
 8004528:	4619      	mov	r1, r3
 800452a:	4805      	ldr	r0, [pc, #20]	; (8004540 <HAL_TIM_Encoder_MspInit+0xc8>)
 800452c:	f000 fb6c 	bl	8004c08 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8004530:	bf00      	nop
 8004532:	3728      	adds	r7, #40	; 0x28
 8004534:	46bd      	mov	sp, r7
 8004536:	bd80      	pop	{r7, pc}
 8004538:	40023800 	.word	0x40023800
 800453c:	40020000 	.word	0x40020000
 8004540:	40020400 	.word	0x40020400

08004544 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b088      	sub	sp, #32
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800454c:	f107 030c 	add.w	r3, r7, #12
 8004550:	2200      	movs	r2, #0
 8004552:	601a      	str	r2, [r3, #0]
 8004554:	605a      	str	r2, [r3, #4]
 8004556:	609a      	str	r2, [r3, #8]
 8004558:	60da      	str	r2, [r3, #12]
 800455a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a12      	ldr	r2, [pc, #72]	; (80045ac <HAL_TIM_MspPostInit+0x68>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d11e      	bne.n	80045a4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004566:	2300      	movs	r3, #0
 8004568:	60bb      	str	r3, [r7, #8]
 800456a:	4b11      	ldr	r3, [pc, #68]	; (80045b0 <HAL_TIM_MspPostInit+0x6c>)
 800456c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800456e:	4a10      	ldr	r2, [pc, #64]	; (80045b0 <HAL_TIM_MspPostInit+0x6c>)
 8004570:	f043 0310 	orr.w	r3, r3, #16
 8004574:	6313      	str	r3, [r2, #48]	; 0x30
 8004576:	4b0e      	ldr	r3, [pc, #56]	; (80045b0 <HAL_TIM_MspPostInit+0x6c>)
 8004578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800457a:	f003 0310 	and.w	r3, r3, #16
 800457e:	60bb      	str	r3, [r7, #8]
 8004580:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8004582:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004586:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004588:	2302      	movs	r3, #2
 800458a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800458c:	2300      	movs	r3, #0
 800458e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004590:	2300      	movs	r3, #0
 8004592:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004594:	2301      	movs	r3, #1
 8004596:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004598:	f107 030c 	add.w	r3, r7, #12
 800459c:	4619      	mov	r1, r3
 800459e:	4805      	ldr	r0, [pc, #20]	; (80045b4 <HAL_TIM_MspPostInit+0x70>)
 80045a0:	f000 fb32 	bl	8004c08 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80045a4:	bf00      	nop
 80045a6:	3720      	adds	r7, #32
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bd80      	pop	{r7, pc}
 80045ac:	40010000 	.word	0x40010000
 80045b0:	40023800 	.word	0x40023800
 80045b4:	40021000 	.word	0x40021000

080045b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b08a      	sub	sp, #40	; 0x28
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045c0:	f107 0314 	add.w	r3, r7, #20
 80045c4:	2200      	movs	r2, #0
 80045c6:	601a      	str	r2, [r3, #0]
 80045c8:	605a      	str	r2, [r3, #4]
 80045ca:	609a      	str	r2, [r3, #8]
 80045cc:	60da      	str	r2, [r3, #12]
 80045ce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a1d      	ldr	r2, [pc, #116]	; (800464c <HAL_UART_MspInit+0x94>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d134      	bne.n	8004644 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80045da:	2300      	movs	r3, #0
 80045dc:	613b      	str	r3, [r7, #16]
 80045de:	4b1c      	ldr	r3, [pc, #112]	; (8004650 <HAL_UART_MspInit+0x98>)
 80045e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045e2:	4a1b      	ldr	r2, [pc, #108]	; (8004650 <HAL_UART_MspInit+0x98>)
 80045e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80045e8:	6413      	str	r3, [r2, #64]	; 0x40
 80045ea:	4b19      	ldr	r3, [pc, #100]	; (8004650 <HAL_UART_MspInit+0x98>)
 80045ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80045f2:	613b      	str	r3, [r7, #16]
 80045f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80045f6:	2300      	movs	r3, #0
 80045f8:	60fb      	str	r3, [r7, #12]
 80045fa:	4b15      	ldr	r3, [pc, #84]	; (8004650 <HAL_UART_MspInit+0x98>)
 80045fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045fe:	4a14      	ldr	r2, [pc, #80]	; (8004650 <HAL_UART_MspInit+0x98>)
 8004600:	f043 0304 	orr.w	r3, r3, #4
 8004604:	6313      	str	r3, [r2, #48]	; 0x30
 8004606:	4b12      	ldr	r3, [pc, #72]	; (8004650 <HAL_UART_MspInit+0x98>)
 8004608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800460a:	f003 0304 	and.w	r3, r3, #4
 800460e:	60fb      	str	r3, [r7, #12]
 8004610:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004612:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004616:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004618:	2302      	movs	r3, #2
 800461a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800461c:	2300      	movs	r3, #0
 800461e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004620:	2303      	movs	r3, #3
 8004622:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004624:	2307      	movs	r3, #7
 8004626:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004628:	f107 0314 	add.w	r3, r7, #20
 800462c:	4619      	mov	r1, r3
 800462e:	4809      	ldr	r0, [pc, #36]	; (8004654 <HAL_UART_MspInit+0x9c>)
 8004630:	f000 faea 	bl	8004c08 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8004634:	2200      	movs	r2, #0
 8004636:	2105      	movs	r1, #5
 8004638:	2027      	movs	r0, #39	; 0x27
 800463a:	f000 fa29 	bl	8004a90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800463e:	2027      	movs	r0, #39	; 0x27
 8004640:	f000 fa42 	bl	8004ac8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004644:	bf00      	nop
 8004646:	3728      	adds	r7, #40	; 0x28
 8004648:	46bd      	mov	sp, r7
 800464a:	bd80      	pop	{r7, pc}
 800464c:	40004800 	.word	0x40004800
 8004650:	40023800 	.word	0x40023800
 8004654:	40020800 	.word	0x40020800

08004658 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b08c      	sub	sp, #48	; 0x30
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004660:	2300      	movs	r3, #0
 8004662:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8004664:	2300      	movs	r3, #0
 8004666:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 8004668:	2200      	movs	r2, #0
 800466a:	6879      	ldr	r1, [r7, #4]
 800466c:	201e      	movs	r0, #30
 800466e:	f000 fa0f 	bl	8004a90 <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004672:	201e      	movs	r0, #30
 8004674:	f000 fa28 	bl	8004ac8 <HAL_NVIC_EnableIRQ>

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8004678:	2300      	movs	r3, #0
 800467a:	60fb      	str	r3, [r7, #12]
 800467c:	4b1e      	ldr	r3, [pc, #120]	; (80046f8 <HAL_InitTick+0xa0>)
 800467e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004680:	4a1d      	ldr	r2, [pc, #116]	; (80046f8 <HAL_InitTick+0xa0>)
 8004682:	f043 0304 	orr.w	r3, r3, #4
 8004686:	6413      	str	r3, [r2, #64]	; 0x40
 8004688:	4b1b      	ldr	r3, [pc, #108]	; (80046f8 <HAL_InitTick+0xa0>)
 800468a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468c:	f003 0304 	and.w	r3, r3, #4
 8004690:	60fb      	str	r3, [r7, #12]
 8004692:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004694:	f107 0210 	add.w	r2, r7, #16
 8004698:	f107 0314 	add.w	r3, r7, #20
 800469c:	4611      	mov	r1, r2
 800469e:	4618      	mov	r0, r3
 80046a0:	f002 f8a8 	bl	80067f4 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80046a4:	f002 f87e 	bl	80067a4 <HAL_RCC_GetPCLK1Freq>
 80046a8:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80046aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046ac:	4a13      	ldr	r2, [pc, #76]	; (80046fc <HAL_InitTick+0xa4>)
 80046ae:	fba2 2303 	umull	r2, r3, r2, r3
 80046b2:	0c9b      	lsrs	r3, r3, #18
 80046b4:	3b01      	subs	r3, #1
 80046b6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80046b8:	4b11      	ldr	r3, [pc, #68]	; (8004700 <HAL_InitTick+0xa8>)
 80046ba:	4a12      	ldr	r2, [pc, #72]	; (8004704 <HAL_InitTick+0xac>)
 80046bc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80046be:	4b10      	ldr	r3, [pc, #64]	; (8004700 <HAL_InitTick+0xa8>)
 80046c0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80046c4:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80046c6:	4a0e      	ldr	r2, [pc, #56]	; (8004700 <HAL_InitTick+0xa8>)
 80046c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046ca:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 80046cc:	4b0c      	ldr	r3, [pc, #48]	; (8004700 <HAL_InitTick+0xa8>)
 80046ce:	2200      	movs	r2, #0
 80046d0:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80046d2:	4b0b      	ldr	r3, [pc, #44]	; (8004700 <HAL_InitTick+0xa8>)
 80046d4:	2200      	movs	r2, #0
 80046d6:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 80046d8:	4809      	ldr	r0, [pc, #36]	; (8004700 <HAL_InitTick+0xa8>)
 80046da:	f002 f8bd 	bl	8006858 <HAL_TIM_Base_Init>
 80046de:	4603      	mov	r3, r0
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d104      	bne.n	80046ee <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 80046e4:	4806      	ldr	r0, [pc, #24]	; (8004700 <HAL_InitTick+0xa8>)
 80046e6:	f002 f907 	bl	80068f8 <HAL_TIM_Base_Start_IT>
 80046ea:	4603      	mov	r3, r0
 80046ec:	e000      	b.n	80046f0 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80046ee:	2301      	movs	r3, #1
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	3730      	adds	r7, #48	; 0x30
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bd80      	pop	{r7, pc}
 80046f8:	40023800 	.word	0x40023800
 80046fc:	431bde83 	.word	0x431bde83
 8004700:	20000428 	.word	0x20000428
 8004704:	40000800 	.word	0x40000800

08004708 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004708:	b480      	push	{r7}
 800470a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800470c:	e7fe      	b.n	800470c <NMI_Handler+0x4>

0800470e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800470e:	b480      	push	{r7}
 8004710:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004712:	e7fe      	b.n	8004712 <HardFault_Handler+0x4>

08004714 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004714:	b480      	push	{r7}
 8004716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004718:	e7fe      	b.n	8004718 <MemManage_Handler+0x4>

0800471a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800471a:	b480      	push	{r7}
 800471c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800471e:	e7fe      	b.n	800471e <BusFault_Handler+0x4>

08004720 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004720:	b480      	push	{r7}
 8004722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004724:	e7fe      	b.n	8004724 <UsageFault_Handler+0x4>

08004726 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004726:	b480      	push	{r7}
 8004728:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800472a:	bf00      	nop
 800472c:	46bd      	mov	sp, r7
 800472e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004732:	4770      	bx	lr

08004734 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004738:	4802      	ldr	r0, [pc, #8]	; (8004744 <TIM1_CC_IRQHandler+0x10>)
 800473a:	f002 fd25 	bl	8007188 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800473e:	bf00      	nop
 8004740:	bd80      	pop	{r7, pc}
 8004742:	bf00      	nop
 8004744:	20000210 	.word	0x20000210

08004748 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800474c:	4802      	ldr	r0, [pc, #8]	; (8004758 <TIM4_IRQHandler+0x10>)
 800474e:	f002 fd1b 	bl	8007188 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8004752:	bf00      	nop
 8004754:	bd80      	pop	{r7, pc}
 8004756:	bf00      	nop
 8004758:	20000428 	.word	0x20000428

0800475c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004760:	4802      	ldr	r0, [pc, #8]	; (800476c <USART3_IRQHandler+0x10>)
 8004762:	f003 fecd 	bl	8008500 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004766:	bf00      	nop
 8004768:	bd80      	pop	{r7, pc}
 800476a:	bf00      	nop
 800476c:	200002e8 	.word	0x200002e8

08004770 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b086      	sub	sp, #24
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004778:	4a14      	ldr	r2, [pc, #80]	; (80047cc <_sbrk+0x5c>)
 800477a:	4b15      	ldr	r3, [pc, #84]	; (80047d0 <_sbrk+0x60>)
 800477c:	1ad3      	subs	r3, r2, r3
 800477e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004784:	4b13      	ldr	r3, [pc, #76]	; (80047d4 <_sbrk+0x64>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d102      	bne.n	8004792 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800478c:	4b11      	ldr	r3, [pc, #68]	; (80047d4 <_sbrk+0x64>)
 800478e:	4a12      	ldr	r2, [pc, #72]	; (80047d8 <_sbrk+0x68>)
 8004790:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004792:	4b10      	ldr	r3, [pc, #64]	; (80047d4 <_sbrk+0x64>)
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	4413      	add	r3, r2
 800479a:	693a      	ldr	r2, [r7, #16]
 800479c:	429a      	cmp	r2, r3
 800479e:	d207      	bcs.n	80047b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80047a0:	f007 ffa4 	bl	800c6ec <__errno>
 80047a4:	4603      	mov	r3, r0
 80047a6:	220c      	movs	r2, #12
 80047a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80047aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80047ae:	e009      	b.n	80047c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80047b0:	4b08      	ldr	r3, [pc, #32]	; (80047d4 <_sbrk+0x64>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80047b6:	4b07      	ldr	r3, [pc, #28]	; (80047d4 <_sbrk+0x64>)
 80047b8:	681a      	ldr	r2, [r3, #0]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	4413      	add	r3, r2
 80047be:	4a05      	ldr	r2, [pc, #20]	; (80047d4 <_sbrk+0x64>)
 80047c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80047c2:	68fb      	ldr	r3, [r7, #12]
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3718      	adds	r7, #24
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}
 80047cc:	20020000 	.word	0x20020000
 80047d0:	00000400 	.word	0x00000400
 80047d4:	20000470 	.word	0x20000470
 80047d8:	20005310 	.word	0x20005310

080047dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80047dc:	b480      	push	{r7}
 80047de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80047e0:	4b06      	ldr	r3, [pc, #24]	; (80047fc <SystemInit+0x20>)
 80047e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047e6:	4a05      	ldr	r2, [pc, #20]	; (80047fc <SystemInit+0x20>)
 80047e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80047ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80047f0:	bf00      	nop
 80047f2:	46bd      	mov	sp, r7
 80047f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f8:	4770      	bx	lr
 80047fa:	bf00      	nop
 80047fc:	e000ed00 	.word	0xe000ed00

08004800 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004800:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004838 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004804:	480d      	ldr	r0, [pc, #52]	; (800483c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004806:	490e      	ldr	r1, [pc, #56]	; (8004840 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004808:	4a0e      	ldr	r2, [pc, #56]	; (8004844 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800480a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800480c:	e002      	b.n	8004814 <LoopCopyDataInit>

0800480e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800480e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004810:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004812:	3304      	adds	r3, #4

08004814 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004814:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004816:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004818:	d3f9      	bcc.n	800480e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800481a:	4a0b      	ldr	r2, [pc, #44]	; (8004848 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800481c:	4c0b      	ldr	r4, [pc, #44]	; (800484c <LoopFillZerobss+0x26>)
  movs r3, #0
 800481e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004820:	e001      	b.n	8004826 <LoopFillZerobss>

08004822 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004822:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004824:	3204      	adds	r2, #4

08004826 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004826:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004828:	d3fb      	bcc.n	8004822 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800482a:	f7ff ffd7 	bl	80047dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800482e:	f007 ff63 	bl	800c6f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004832:	f7fc fb61 	bl	8000ef8 <main>
  bx  lr    
 8004836:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004838:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800483c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004840:	200001a0 	.word	0x200001a0
  ldr r2, =_sidata
 8004844:	0800dcac 	.word	0x0800dcac
  ldr r2, =_sbss
 8004848:	200001a0 	.word	0x200001a0
  ldr r4, =_ebss
 800484c:	20005310 	.word	0x20005310

08004850 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004850:	e7fe      	b.n	8004850 <ADC_IRQHandler>
	...

08004854 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004858:	4b0e      	ldr	r3, [pc, #56]	; (8004894 <HAL_Init+0x40>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4a0d      	ldr	r2, [pc, #52]	; (8004894 <HAL_Init+0x40>)
 800485e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004862:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004864:	4b0b      	ldr	r3, [pc, #44]	; (8004894 <HAL_Init+0x40>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a0a      	ldr	r2, [pc, #40]	; (8004894 <HAL_Init+0x40>)
 800486a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800486e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004870:	4b08      	ldr	r3, [pc, #32]	; (8004894 <HAL_Init+0x40>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a07      	ldr	r2, [pc, #28]	; (8004894 <HAL_Init+0x40>)
 8004876:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800487a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800487c:	2003      	movs	r0, #3
 800487e:	f000 f8fc 	bl	8004a7a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004882:	200f      	movs	r0, #15
 8004884:	f7ff fee8 	bl	8004658 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004888:	f7ff fcfc 	bl	8004284 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800488c:	2300      	movs	r3, #0
}
 800488e:	4618      	mov	r0, r3
 8004890:	bd80      	pop	{r7, pc}
 8004892:	bf00      	nop
 8004894:	40023c00 	.word	0x40023c00

08004898 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004898:	b480      	push	{r7}
 800489a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800489c:	4b06      	ldr	r3, [pc, #24]	; (80048b8 <HAL_IncTick+0x20>)
 800489e:	781b      	ldrb	r3, [r3, #0]
 80048a0:	461a      	mov	r2, r3
 80048a2:	4b06      	ldr	r3, [pc, #24]	; (80048bc <HAL_IncTick+0x24>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4413      	add	r3, r2
 80048a8:	4a04      	ldr	r2, [pc, #16]	; (80048bc <HAL_IncTick+0x24>)
 80048aa:	6013      	str	r3, [r2, #0]
}
 80048ac:	bf00      	nop
 80048ae:	46bd      	mov	sp, r7
 80048b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b4:	4770      	bx	lr
 80048b6:	bf00      	nop
 80048b8:	20000148 	.word	0x20000148
 80048bc:	20000474 	.word	0x20000474

080048c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80048c0:	b480      	push	{r7}
 80048c2:	af00      	add	r7, sp, #0
  return uwTick;
 80048c4:	4b03      	ldr	r3, [pc, #12]	; (80048d4 <HAL_GetTick+0x14>)
 80048c6:	681b      	ldr	r3, [r3, #0]
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	46bd      	mov	sp, r7
 80048cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d0:	4770      	bx	lr
 80048d2:	bf00      	nop
 80048d4:	20000474 	.word	0x20000474

080048d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b084      	sub	sp, #16
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80048e0:	f7ff ffee 	bl	80048c0 <HAL_GetTick>
 80048e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80048f0:	d005      	beq.n	80048fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80048f2:	4b0a      	ldr	r3, [pc, #40]	; (800491c <HAL_Delay+0x44>)
 80048f4:	781b      	ldrb	r3, [r3, #0]
 80048f6:	461a      	mov	r2, r3
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	4413      	add	r3, r2
 80048fc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80048fe:	bf00      	nop
 8004900:	f7ff ffde 	bl	80048c0 <HAL_GetTick>
 8004904:	4602      	mov	r2, r0
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	1ad3      	subs	r3, r2, r3
 800490a:	68fa      	ldr	r2, [r7, #12]
 800490c:	429a      	cmp	r2, r3
 800490e:	d8f7      	bhi.n	8004900 <HAL_Delay+0x28>
  {
  }
}
 8004910:	bf00      	nop
 8004912:	bf00      	nop
 8004914:	3710      	adds	r7, #16
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}
 800491a:	bf00      	nop
 800491c:	20000148 	.word	0x20000148

08004920 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004920:	b480      	push	{r7}
 8004922:	b085      	sub	sp, #20
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	f003 0307 	and.w	r3, r3, #7
 800492e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004930:	4b0c      	ldr	r3, [pc, #48]	; (8004964 <__NVIC_SetPriorityGrouping+0x44>)
 8004932:	68db      	ldr	r3, [r3, #12]
 8004934:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004936:	68ba      	ldr	r2, [r7, #8]
 8004938:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800493c:	4013      	ands	r3, r2
 800493e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004948:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800494c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004950:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004952:	4a04      	ldr	r2, [pc, #16]	; (8004964 <__NVIC_SetPriorityGrouping+0x44>)
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	60d3      	str	r3, [r2, #12]
}
 8004958:	bf00      	nop
 800495a:	3714      	adds	r7, #20
 800495c:	46bd      	mov	sp, r7
 800495e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004962:	4770      	bx	lr
 8004964:	e000ed00 	.word	0xe000ed00

08004968 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004968:	b480      	push	{r7}
 800496a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800496c:	4b04      	ldr	r3, [pc, #16]	; (8004980 <__NVIC_GetPriorityGrouping+0x18>)
 800496e:	68db      	ldr	r3, [r3, #12]
 8004970:	0a1b      	lsrs	r3, r3, #8
 8004972:	f003 0307 	and.w	r3, r3, #7
}
 8004976:	4618      	mov	r0, r3
 8004978:	46bd      	mov	sp, r7
 800497a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497e:	4770      	bx	lr
 8004980:	e000ed00 	.word	0xe000ed00

08004984 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004984:	b480      	push	{r7}
 8004986:	b083      	sub	sp, #12
 8004988:	af00      	add	r7, sp, #0
 800498a:	4603      	mov	r3, r0
 800498c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800498e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004992:	2b00      	cmp	r3, #0
 8004994:	db0b      	blt.n	80049ae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004996:	79fb      	ldrb	r3, [r7, #7]
 8004998:	f003 021f 	and.w	r2, r3, #31
 800499c:	4907      	ldr	r1, [pc, #28]	; (80049bc <__NVIC_EnableIRQ+0x38>)
 800499e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049a2:	095b      	lsrs	r3, r3, #5
 80049a4:	2001      	movs	r0, #1
 80049a6:	fa00 f202 	lsl.w	r2, r0, r2
 80049aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80049ae:	bf00      	nop
 80049b0:	370c      	adds	r7, #12
 80049b2:	46bd      	mov	sp, r7
 80049b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b8:	4770      	bx	lr
 80049ba:	bf00      	nop
 80049bc:	e000e100 	.word	0xe000e100

080049c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b083      	sub	sp, #12
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	4603      	mov	r3, r0
 80049c8:	6039      	str	r1, [r7, #0]
 80049ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	db0a      	blt.n	80049ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	b2da      	uxtb	r2, r3
 80049d8:	490c      	ldr	r1, [pc, #48]	; (8004a0c <__NVIC_SetPriority+0x4c>)
 80049da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049de:	0112      	lsls	r2, r2, #4
 80049e0:	b2d2      	uxtb	r2, r2
 80049e2:	440b      	add	r3, r1
 80049e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80049e8:	e00a      	b.n	8004a00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	b2da      	uxtb	r2, r3
 80049ee:	4908      	ldr	r1, [pc, #32]	; (8004a10 <__NVIC_SetPriority+0x50>)
 80049f0:	79fb      	ldrb	r3, [r7, #7]
 80049f2:	f003 030f 	and.w	r3, r3, #15
 80049f6:	3b04      	subs	r3, #4
 80049f8:	0112      	lsls	r2, r2, #4
 80049fa:	b2d2      	uxtb	r2, r2
 80049fc:	440b      	add	r3, r1
 80049fe:	761a      	strb	r2, [r3, #24]
}
 8004a00:	bf00      	nop
 8004a02:	370c      	adds	r7, #12
 8004a04:	46bd      	mov	sp, r7
 8004a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0a:	4770      	bx	lr
 8004a0c:	e000e100 	.word	0xe000e100
 8004a10:	e000ed00 	.word	0xe000ed00

08004a14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a14:	b480      	push	{r7}
 8004a16:	b089      	sub	sp, #36	; 0x24
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	60f8      	str	r0, [r7, #12]
 8004a1c:	60b9      	str	r1, [r7, #8]
 8004a1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	f003 0307 	and.w	r3, r3, #7
 8004a26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004a28:	69fb      	ldr	r3, [r7, #28]
 8004a2a:	f1c3 0307 	rsb	r3, r3, #7
 8004a2e:	2b04      	cmp	r3, #4
 8004a30:	bf28      	it	cs
 8004a32:	2304      	movcs	r3, #4
 8004a34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a36:	69fb      	ldr	r3, [r7, #28]
 8004a38:	3304      	adds	r3, #4
 8004a3a:	2b06      	cmp	r3, #6
 8004a3c:	d902      	bls.n	8004a44 <NVIC_EncodePriority+0x30>
 8004a3e:	69fb      	ldr	r3, [r7, #28]
 8004a40:	3b03      	subs	r3, #3
 8004a42:	e000      	b.n	8004a46 <NVIC_EncodePriority+0x32>
 8004a44:	2300      	movs	r3, #0
 8004a46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a48:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004a4c:	69bb      	ldr	r3, [r7, #24]
 8004a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a52:	43da      	mvns	r2, r3
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	401a      	ands	r2, r3
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004a5c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	fa01 f303 	lsl.w	r3, r1, r3
 8004a66:	43d9      	mvns	r1, r3
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a6c:	4313      	orrs	r3, r2
         );
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3724      	adds	r7, #36	; 0x24
 8004a72:	46bd      	mov	sp, r7
 8004a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a78:	4770      	bx	lr

08004a7a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a7a:	b580      	push	{r7, lr}
 8004a7c:	b082      	sub	sp, #8
 8004a7e:	af00      	add	r7, sp, #0
 8004a80:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f7ff ff4c 	bl	8004920 <__NVIC_SetPriorityGrouping>
}
 8004a88:	bf00      	nop
 8004a8a:	3708      	adds	r7, #8
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bd80      	pop	{r7, pc}

08004a90 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b086      	sub	sp, #24
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	4603      	mov	r3, r0
 8004a98:	60b9      	str	r1, [r7, #8]
 8004a9a:	607a      	str	r2, [r7, #4]
 8004a9c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004aa2:	f7ff ff61 	bl	8004968 <__NVIC_GetPriorityGrouping>
 8004aa6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004aa8:	687a      	ldr	r2, [r7, #4]
 8004aaa:	68b9      	ldr	r1, [r7, #8]
 8004aac:	6978      	ldr	r0, [r7, #20]
 8004aae:	f7ff ffb1 	bl	8004a14 <NVIC_EncodePriority>
 8004ab2:	4602      	mov	r2, r0
 8004ab4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ab8:	4611      	mov	r1, r2
 8004aba:	4618      	mov	r0, r3
 8004abc:	f7ff ff80 	bl	80049c0 <__NVIC_SetPriority>
}
 8004ac0:	bf00      	nop
 8004ac2:	3718      	adds	r7, #24
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}

08004ac8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b082      	sub	sp, #8
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	4603      	mov	r3, r0
 8004ad0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	f7ff ff54 	bl	8004984 <__NVIC_EnableIRQ>
}
 8004adc:	bf00      	nop
 8004ade:	3708      	adds	r7, #8
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}

08004ae4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b084      	sub	sp, #16
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004af0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004af2:	f7ff fee5 	bl	80048c0 <HAL_GetTick>
 8004af6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004afe:	b2db      	uxtb	r3, r3
 8004b00:	2b02      	cmp	r3, #2
 8004b02:	d008      	beq.n	8004b16 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2280      	movs	r2, #128	; 0x80
 8004b08:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	e052      	b.n	8004bbc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	681a      	ldr	r2, [r3, #0]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f022 0216 	bic.w	r2, r2, #22
 8004b24:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	695a      	ldr	r2, [r3, #20]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004b34:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d103      	bne.n	8004b46 <HAL_DMA_Abort+0x62>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d007      	beq.n	8004b56 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	681a      	ldr	r2, [r3, #0]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f022 0208 	bic.w	r2, r2, #8
 8004b54:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	681a      	ldr	r2, [r3, #0]
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f022 0201 	bic.w	r2, r2, #1
 8004b64:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004b66:	e013      	b.n	8004b90 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004b68:	f7ff feaa 	bl	80048c0 <HAL_GetTick>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	68bb      	ldr	r3, [r7, #8]
 8004b70:	1ad3      	subs	r3, r2, r3
 8004b72:	2b05      	cmp	r3, #5
 8004b74:	d90c      	bls.n	8004b90 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2220      	movs	r2, #32
 8004b7a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2203      	movs	r2, #3
 8004b80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2200      	movs	r2, #0
 8004b88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004b8c:	2303      	movs	r3, #3
 8004b8e:	e015      	b.n	8004bbc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f003 0301 	and.w	r3, r3, #1
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d1e4      	bne.n	8004b68 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ba2:	223f      	movs	r2, #63	; 0x3f
 8004ba4:	409a      	lsls	r2, r3
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2201      	movs	r2, #1
 8004bae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004bba:	2300      	movs	r3, #0
}
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	3710      	adds	r7, #16
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	bd80      	pop	{r7, pc}

08004bc4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b083      	sub	sp, #12
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004bd2:	b2db      	uxtb	r3, r3
 8004bd4:	2b02      	cmp	r3, #2
 8004bd6:	d004      	beq.n	8004be2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2280      	movs	r2, #128	; 0x80
 8004bdc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004bde:	2301      	movs	r3, #1
 8004be0:	e00c      	b.n	8004bfc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2205      	movs	r2, #5
 8004be6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681a      	ldr	r2, [r3, #0]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f022 0201 	bic.w	r2, r2, #1
 8004bf8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004bfa:	2300      	movs	r3, #0
}
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	370c      	adds	r7, #12
 8004c00:	46bd      	mov	sp, r7
 8004c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c06:	4770      	bx	lr

08004c08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b089      	sub	sp, #36	; 0x24
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
 8004c10:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004c12:	2300      	movs	r3, #0
 8004c14:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004c16:	2300      	movs	r3, #0
 8004c18:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004c1e:	2300      	movs	r3, #0
 8004c20:	61fb      	str	r3, [r7, #28]
 8004c22:	e16b      	b.n	8004efc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004c24:	2201      	movs	r2, #1
 8004c26:	69fb      	ldr	r3, [r7, #28]
 8004c28:	fa02 f303 	lsl.w	r3, r2, r3
 8004c2c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	697a      	ldr	r2, [r7, #20]
 8004c34:	4013      	ands	r3, r2
 8004c36:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004c38:	693a      	ldr	r2, [r7, #16]
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	429a      	cmp	r2, r3
 8004c3e:	f040 815a 	bne.w	8004ef6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	f003 0303 	and.w	r3, r3, #3
 8004c4a:	2b01      	cmp	r3, #1
 8004c4c:	d005      	beq.n	8004c5a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004c56:	2b02      	cmp	r3, #2
 8004c58:	d130      	bne.n	8004cbc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	689b      	ldr	r3, [r3, #8]
 8004c5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004c60:	69fb      	ldr	r3, [r7, #28]
 8004c62:	005b      	lsls	r3, r3, #1
 8004c64:	2203      	movs	r2, #3
 8004c66:	fa02 f303 	lsl.w	r3, r2, r3
 8004c6a:	43db      	mvns	r3, r3
 8004c6c:	69ba      	ldr	r2, [r7, #24]
 8004c6e:	4013      	ands	r3, r2
 8004c70:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	68da      	ldr	r2, [r3, #12]
 8004c76:	69fb      	ldr	r3, [r7, #28]
 8004c78:	005b      	lsls	r3, r3, #1
 8004c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c7e:	69ba      	ldr	r2, [r7, #24]
 8004c80:	4313      	orrs	r3, r2
 8004c82:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	69ba      	ldr	r2, [r7, #24]
 8004c88:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004c90:	2201      	movs	r2, #1
 8004c92:	69fb      	ldr	r3, [r7, #28]
 8004c94:	fa02 f303 	lsl.w	r3, r2, r3
 8004c98:	43db      	mvns	r3, r3
 8004c9a:	69ba      	ldr	r2, [r7, #24]
 8004c9c:	4013      	ands	r3, r2
 8004c9e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	091b      	lsrs	r3, r3, #4
 8004ca6:	f003 0201 	and.w	r2, r3, #1
 8004caa:	69fb      	ldr	r3, [r7, #28]
 8004cac:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb0:	69ba      	ldr	r2, [r7, #24]
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	69ba      	ldr	r2, [r7, #24]
 8004cba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	685b      	ldr	r3, [r3, #4]
 8004cc0:	f003 0303 	and.w	r3, r3, #3
 8004cc4:	2b03      	cmp	r3, #3
 8004cc6:	d017      	beq.n	8004cf8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	68db      	ldr	r3, [r3, #12]
 8004ccc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004cce:	69fb      	ldr	r3, [r7, #28]
 8004cd0:	005b      	lsls	r3, r3, #1
 8004cd2:	2203      	movs	r2, #3
 8004cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd8:	43db      	mvns	r3, r3
 8004cda:	69ba      	ldr	r2, [r7, #24]
 8004cdc:	4013      	ands	r3, r2
 8004cde:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	689a      	ldr	r2, [r3, #8]
 8004ce4:	69fb      	ldr	r3, [r7, #28]
 8004ce6:	005b      	lsls	r3, r3, #1
 8004ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cec:	69ba      	ldr	r2, [r7, #24]
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	69ba      	ldr	r2, [r7, #24]
 8004cf6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	f003 0303 	and.w	r3, r3, #3
 8004d00:	2b02      	cmp	r3, #2
 8004d02:	d123      	bne.n	8004d4c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004d04:	69fb      	ldr	r3, [r7, #28]
 8004d06:	08da      	lsrs	r2, r3, #3
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	3208      	adds	r2, #8
 8004d0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d10:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004d12:	69fb      	ldr	r3, [r7, #28]
 8004d14:	f003 0307 	and.w	r3, r3, #7
 8004d18:	009b      	lsls	r3, r3, #2
 8004d1a:	220f      	movs	r2, #15
 8004d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d20:	43db      	mvns	r3, r3
 8004d22:	69ba      	ldr	r2, [r7, #24]
 8004d24:	4013      	ands	r3, r2
 8004d26:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	691a      	ldr	r2, [r3, #16]
 8004d2c:	69fb      	ldr	r3, [r7, #28]
 8004d2e:	f003 0307 	and.w	r3, r3, #7
 8004d32:	009b      	lsls	r3, r3, #2
 8004d34:	fa02 f303 	lsl.w	r3, r2, r3
 8004d38:	69ba      	ldr	r2, [r7, #24]
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004d3e:	69fb      	ldr	r3, [r7, #28]
 8004d40:	08da      	lsrs	r2, r3, #3
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	3208      	adds	r2, #8
 8004d46:	69b9      	ldr	r1, [r7, #24]
 8004d48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004d52:	69fb      	ldr	r3, [r7, #28]
 8004d54:	005b      	lsls	r3, r3, #1
 8004d56:	2203      	movs	r2, #3
 8004d58:	fa02 f303 	lsl.w	r3, r2, r3
 8004d5c:	43db      	mvns	r3, r3
 8004d5e:	69ba      	ldr	r2, [r7, #24]
 8004d60:	4013      	ands	r3, r2
 8004d62:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	f003 0203 	and.w	r2, r3, #3
 8004d6c:	69fb      	ldr	r3, [r7, #28]
 8004d6e:	005b      	lsls	r3, r3, #1
 8004d70:	fa02 f303 	lsl.w	r3, r2, r3
 8004d74:	69ba      	ldr	r2, [r7, #24]
 8004d76:	4313      	orrs	r3, r2
 8004d78:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	69ba      	ldr	r2, [r7, #24]
 8004d7e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	f000 80b4 	beq.w	8004ef6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d8e:	2300      	movs	r3, #0
 8004d90:	60fb      	str	r3, [r7, #12]
 8004d92:	4b60      	ldr	r3, [pc, #384]	; (8004f14 <HAL_GPIO_Init+0x30c>)
 8004d94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d96:	4a5f      	ldr	r2, [pc, #380]	; (8004f14 <HAL_GPIO_Init+0x30c>)
 8004d98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004d9c:	6453      	str	r3, [r2, #68]	; 0x44
 8004d9e:	4b5d      	ldr	r3, [pc, #372]	; (8004f14 <HAL_GPIO_Init+0x30c>)
 8004da0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004da2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004da6:	60fb      	str	r3, [r7, #12]
 8004da8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004daa:	4a5b      	ldr	r2, [pc, #364]	; (8004f18 <HAL_GPIO_Init+0x310>)
 8004dac:	69fb      	ldr	r3, [r7, #28]
 8004dae:	089b      	lsrs	r3, r3, #2
 8004db0:	3302      	adds	r3, #2
 8004db2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004db6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004db8:	69fb      	ldr	r3, [r7, #28]
 8004dba:	f003 0303 	and.w	r3, r3, #3
 8004dbe:	009b      	lsls	r3, r3, #2
 8004dc0:	220f      	movs	r2, #15
 8004dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc6:	43db      	mvns	r3, r3
 8004dc8:	69ba      	ldr	r2, [r7, #24]
 8004dca:	4013      	ands	r3, r2
 8004dcc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	4a52      	ldr	r2, [pc, #328]	; (8004f1c <HAL_GPIO_Init+0x314>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d02b      	beq.n	8004e2e <HAL_GPIO_Init+0x226>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	4a51      	ldr	r2, [pc, #324]	; (8004f20 <HAL_GPIO_Init+0x318>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d025      	beq.n	8004e2a <HAL_GPIO_Init+0x222>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	4a50      	ldr	r2, [pc, #320]	; (8004f24 <HAL_GPIO_Init+0x31c>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d01f      	beq.n	8004e26 <HAL_GPIO_Init+0x21e>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	4a4f      	ldr	r2, [pc, #316]	; (8004f28 <HAL_GPIO_Init+0x320>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d019      	beq.n	8004e22 <HAL_GPIO_Init+0x21a>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	4a4e      	ldr	r2, [pc, #312]	; (8004f2c <HAL_GPIO_Init+0x324>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d013      	beq.n	8004e1e <HAL_GPIO_Init+0x216>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	4a4d      	ldr	r2, [pc, #308]	; (8004f30 <HAL_GPIO_Init+0x328>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d00d      	beq.n	8004e1a <HAL_GPIO_Init+0x212>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	4a4c      	ldr	r2, [pc, #304]	; (8004f34 <HAL_GPIO_Init+0x32c>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d007      	beq.n	8004e16 <HAL_GPIO_Init+0x20e>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	4a4b      	ldr	r2, [pc, #300]	; (8004f38 <HAL_GPIO_Init+0x330>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d101      	bne.n	8004e12 <HAL_GPIO_Init+0x20a>
 8004e0e:	2307      	movs	r3, #7
 8004e10:	e00e      	b.n	8004e30 <HAL_GPIO_Init+0x228>
 8004e12:	2308      	movs	r3, #8
 8004e14:	e00c      	b.n	8004e30 <HAL_GPIO_Init+0x228>
 8004e16:	2306      	movs	r3, #6
 8004e18:	e00a      	b.n	8004e30 <HAL_GPIO_Init+0x228>
 8004e1a:	2305      	movs	r3, #5
 8004e1c:	e008      	b.n	8004e30 <HAL_GPIO_Init+0x228>
 8004e1e:	2304      	movs	r3, #4
 8004e20:	e006      	b.n	8004e30 <HAL_GPIO_Init+0x228>
 8004e22:	2303      	movs	r3, #3
 8004e24:	e004      	b.n	8004e30 <HAL_GPIO_Init+0x228>
 8004e26:	2302      	movs	r3, #2
 8004e28:	e002      	b.n	8004e30 <HAL_GPIO_Init+0x228>
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	e000      	b.n	8004e30 <HAL_GPIO_Init+0x228>
 8004e2e:	2300      	movs	r3, #0
 8004e30:	69fa      	ldr	r2, [r7, #28]
 8004e32:	f002 0203 	and.w	r2, r2, #3
 8004e36:	0092      	lsls	r2, r2, #2
 8004e38:	4093      	lsls	r3, r2
 8004e3a:	69ba      	ldr	r2, [r7, #24]
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004e40:	4935      	ldr	r1, [pc, #212]	; (8004f18 <HAL_GPIO_Init+0x310>)
 8004e42:	69fb      	ldr	r3, [r7, #28]
 8004e44:	089b      	lsrs	r3, r3, #2
 8004e46:	3302      	adds	r3, #2
 8004e48:	69ba      	ldr	r2, [r7, #24]
 8004e4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004e4e:	4b3b      	ldr	r3, [pc, #236]	; (8004f3c <HAL_GPIO_Init+0x334>)
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	43db      	mvns	r3, r3
 8004e58:	69ba      	ldr	r2, [r7, #24]
 8004e5a:	4013      	ands	r3, r2
 8004e5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d003      	beq.n	8004e72 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004e6a:	69ba      	ldr	r2, [r7, #24]
 8004e6c:	693b      	ldr	r3, [r7, #16]
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004e72:	4a32      	ldr	r2, [pc, #200]	; (8004f3c <HAL_GPIO_Init+0x334>)
 8004e74:	69bb      	ldr	r3, [r7, #24]
 8004e76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004e78:	4b30      	ldr	r3, [pc, #192]	; (8004f3c <HAL_GPIO_Init+0x334>)
 8004e7a:	68db      	ldr	r3, [r3, #12]
 8004e7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e7e:	693b      	ldr	r3, [r7, #16]
 8004e80:	43db      	mvns	r3, r3
 8004e82:	69ba      	ldr	r2, [r7, #24]
 8004e84:	4013      	ands	r3, r2
 8004e86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d003      	beq.n	8004e9c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004e94:	69ba      	ldr	r2, [r7, #24]
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004e9c:	4a27      	ldr	r2, [pc, #156]	; (8004f3c <HAL_GPIO_Init+0x334>)
 8004e9e:	69bb      	ldr	r3, [r7, #24]
 8004ea0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004ea2:	4b26      	ldr	r3, [pc, #152]	; (8004f3c <HAL_GPIO_Init+0x334>)
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	43db      	mvns	r3, r3
 8004eac:	69ba      	ldr	r2, [r7, #24]
 8004eae:	4013      	ands	r3, r2
 8004eb0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d003      	beq.n	8004ec6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004ebe:	69ba      	ldr	r2, [r7, #24]
 8004ec0:	693b      	ldr	r3, [r7, #16]
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004ec6:	4a1d      	ldr	r2, [pc, #116]	; (8004f3c <HAL_GPIO_Init+0x334>)
 8004ec8:	69bb      	ldr	r3, [r7, #24]
 8004eca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004ecc:	4b1b      	ldr	r3, [pc, #108]	; (8004f3c <HAL_GPIO_Init+0x334>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	43db      	mvns	r3, r3
 8004ed6:	69ba      	ldr	r2, [r7, #24]
 8004ed8:	4013      	ands	r3, r2
 8004eda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d003      	beq.n	8004ef0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004ee8:	69ba      	ldr	r2, [r7, #24]
 8004eea:	693b      	ldr	r3, [r7, #16]
 8004eec:	4313      	orrs	r3, r2
 8004eee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004ef0:	4a12      	ldr	r2, [pc, #72]	; (8004f3c <HAL_GPIO_Init+0x334>)
 8004ef2:	69bb      	ldr	r3, [r7, #24]
 8004ef4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004ef6:	69fb      	ldr	r3, [r7, #28]
 8004ef8:	3301      	adds	r3, #1
 8004efa:	61fb      	str	r3, [r7, #28]
 8004efc:	69fb      	ldr	r3, [r7, #28]
 8004efe:	2b0f      	cmp	r3, #15
 8004f00:	f67f ae90 	bls.w	8004c24 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004f04:	bf00      	nop
 8004f06:	bf00      	nop
 8004f08:	3724      	adds	r7, #36	; 0x24
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f10:	4770      	bx	lr
 8004f12:	bf00      	nop
 8004f14:	40023800 	.word	0x40023800
 8004f18:	40013800 	.word	0x40013800
 8004f1c:	40020000 	.word	0x40020000
 8004f20:	40020400 	.word	0x40020400
 8004f24:	40020800 	.word	0x40020800
 8004f28:	40020c00 	.word	0x40020c00
 8004f2c:	40021000 	.word	0x40021000
 8004f30:	40021400 	.word	0x40021400
 8004f34:	40021800 	.word	0x40021800
 8004f38:	40021c00 	.word	0x40021c00
 8004f3c:	40013c00 	.word	0x40013c00

08004f40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b083      	sub	sp, #12
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
 8004f48:	460b      	mov	r3, r1
 8004f4a:	807b      	strh	r3, [r7, #2]
 8004f4c:	4613      	mov	r3, r2
 8004f4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004f50:	787b      	ldrb	r3, [r7, #1]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d003      	beq.n	8004f5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004f56:	887a      	ldrh	r2, [r7, #2]
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004f5c:	e003      	b.n	8004f66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004f5e:	887b      	ldrh	r3, [r7, #2]
 8004f60:	041a      	lsls	r2, r3, #16
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	619a      	str	r2, [r3, #24]
}
 8004f66:	bf00      	nop
 8004f68:	370c      	adds	r7, #12
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f70:	4770      	bx	lr
	...

08004f74 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b084      	sub	sp, #16
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d101      	bne.n	8004f86 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
 8004f84:	e12b      	b.n	80051de <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f8c:	b2db      	uxtb	r3, r3
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d106      	bne.n	8004fa0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2200      	movs	r2, #0
 8004f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004f9a:	6878      	ldr	r0, [r7, #4]
 8004f9c:	f7ff f99e 	bl	80042dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2224      	movs	r2, #36	; 0x24
 8004fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f022 0201 	bic.w	r2, r2, #1
 8004fb6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	681a      	ldr	r2, [r3, #0]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004fc6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	681a      	ldr	r2, [r3, #0]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004fd6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004fd8:	f001 fbe4 	bl	80067a4 <HAL_RCC_GetPCLK1Freq>
 8004fdc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	4a81      	ldr	r2, [pc, #516]	; (80051e8 <HAL_I2C_Init+0x274>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d807      	bhi.n	8004ff8 <HAL_I2C_Init+0x84>
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	4a80      	ldr	r2, [pc, #512]	; (80051ec <HAL_I2C_Init+0x278>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	bf94      	ite	ls
 8004ff0:	2301      	movls	r3, #1
 8004ff2:	2300      	movhi	r3, #0
 8004ff4:	b2db      	uxtb	r3, r3
 8004ff6:	e006      	b.n	8005006 <HAL_I2C_Init+0x92>
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	4a7d      	ldr	r2, [pc, #500]	; (80051f0 <HAL_I2C_Init+0x27c>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	bf94      	ite	ls
 8005000:	2301      	movls	r3, #1
 8005002:	2300      	movhi	r3, #0
 8005004:	b2db      	uxtb	r3, r3
 8005006:	2b00      	cmp	r3, #0
 8005008:	d001      	beq.n	800500e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	e0e7      	b.n	80051de <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	4a78      	ldr	r2, [pc, #480]	; (80051f4 <HAL_I2C_Init+0x280>)
 8005012:	fba2 2303 	umull	r2, r3, r2, r3
 8005016:	0c9b      	lsrs	r3, r3, #18
 8005018:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	68ba      	ldr	r2, [r7, #8]
 800502a:	430a      	orrs	r2, r1
 800502c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	6a1b      	ldr	r3, [r3, #32]
 8005034:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	4a6a      	ldr	r2, [pc, #424]	; (80051e8 <HAL_I2C_Init+0x274>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d802      	bhi.n	8005048 <HAL_I2C_Init+0xd4>
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	3301      	adds	r3, #1
 8005046:	e009      	b.n	800505c <HAL_I2C_Init+0xe8>
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800504e:	fb02 f303 	mul.w	r3, r2, r3
 8005052:	4a69      	ldr	r2, [pc, #420]	; (80051f8 <HAL_I2C_Init+0x284>)
 8005054:	fba2 2303 	umull	r2, r3, r2, r3
 8005058:	099b      	lsrs	r3, r3, #6
 800505a:	3301      	adds	r3, #1
 800505c:	687a      	ldr	r2, [r7, #4]
 800505e:	6812      	ldr	r2, [r2, #0]
 8005060:	430b      	orrs	r3, r1
 8005062:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	69db      	ldr	r3, [r3, #28]
 800506a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800506e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	495c      	ldr	r1, [pc, #368]	; (80051e8 <HAL_I2C_Init+0x274>)
 8005078:	428b      	cmp	r3, r1
 800507a:	d819      	bhi.n	80050b0 <HAL_I2C_Init+0x13c>
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	1e59      	subs	r1, r3, #1
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	005b      	lsls	r3, r3, #1
 8005086:	fbb1 f3f3 	udiv	r3, r1, r3
 800508a:	1c59      	adds	r1, r3, #1
 800508c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005090:	400b      	ands	r3, r1
 8005092:	2b00      	cmp	r3, #0
 8005094:	d00a      	beq.n	80050ac <HAL_I2C_Init+0x138>
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	1e59      	subs	r1, r3, #1
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	005b      	lsls	r3, r3, #1
 80050a0:	fbb1 f3f3 	udiv	r3, r1, r3
 80050a4:	3301      	adds	r3, #1
 80050a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050aa:	e051      	b.n	8005150 <HAL_I2C_Init+0x1dc>
 80050ac:	2304      	movs	r3, #4
 80050ae:	e04f      	b.n	8005150 <HAL_I2C_Init+0x1dc>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	689b      	ldr	r3, [r3, #8]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d111      	bne.n	80050dc <HAL_I2C_Init+0x168>
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	1e58      	subs	r0, r3, #1
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6859      	ldr	r1, [r3, #4]
 80050c0:	460b      	mov	r3, r1
 80050c2:	005b      	lsls	r3, r3, #1
 80050c4:	440b      	add	r3, r1
 80050c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80050ca:	3301      	adds	r3, #1
 80050cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	bf0c      	ite	eq
 80050d4:	2301      	moveq	r3, #1
 80050d6:	2300      	movne	r3, #0
 80050d8:	b2db      	uxtb	r3, r3
 80050da:	e012      	b.n	8005102 <HAL_I2C_Init+0x18e>
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	1e58      	subs	r0, r3, #1
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6859      	ldr	r1, [r3, #4]
 80050e4:	460b      	mov	r3, r1
 80050e6:	009b      	lsls	r3, r3, #2
 80050e8:	440b      	add	r3, r1
 80050ea:	0099      	lsls	r1, r3, #2
 80050ec:	440b      	add	r3, r1
 80050ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80050f2:	3301      	adds	r3, #1
 80050f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	bf0c      	ite	eq
 80050fc:	2301      	moveq	r3, #1
 80050fe:	2300      	movne	r3, #0
 8005100:	b2db      	uxtb	r3, r3
 8005102:	2b00      	cmp	r3, #0
 8005104:	d001      	beq.n	800510a <HAL_I2C_Init+0x196>
 8005106:	2301      	movs	r3, #1
 8005108:	e022      	b.n	8005150 <HAL_I2C_Init+0x1dc>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	689b      	ldr	r3, [r3, #8]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d10e      	bne.n	8005130 <HAL_I2C_Init+0x1bc>
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	1e58      	subs	r0, r3, #1
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6859      	ldr	r1, [r3, #4]
 800511a:	460b      	mov	r3, r1
 800511c:	005b      	lsls	r3, r3, #1
 800511e:	440b      	add	r3, r1
 8005120:	fbb0 f3f3 	udiv	r3, r0, r3
 8005124:	3301      	adds	r3, #1
 8005126:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800512a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800512e:	e00f      	b.n	8005150 <HAL_I2C_Init+0x1dc>
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	1e58      	subs	r0, r3, #1
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6859      	ldr	r1, [r3, #4]
 8005138:	460b      	mov	r3, r1
 800513a:	009b      	lsls	r3, r3, #2
 800513c:	440b      	add	r3, r1
 800513e:	0099      	lsls	r1, r3, #2
 8005140:	440b      	add	r3, r1
 8005142:	fbb0 f3f3 	udiv	r3, r0, r3
 8005146:	3301      	adds	r3, #1
 8005148:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800514c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005150:	6879      	ldr	r1, [r7, #4]
 8005152:	6809      	ldr	r1, [r1, #0]
 8005154:	4313      	orrs	r3, r2
 8005156:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	69da      	ldr	r2, [r3, #28]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6a1b      	ldr	r3, [r3, #32]
 800516a:	431a      	orrs	r2, r3
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	430a      	orrs	r2, r1
 8005172:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	689b      	ldr	r3, [r3, #8]
 800517a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800517e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005182:	687a      	ldr	r2, [r7, #4]
 8005184:	6911      	ldr	r1, [r2, #16]
 8005186:	687a      	ldr	r2, [r7, #4]
 8005188:	68d2      	ldr	r2, [r2, #12]
 800518a:	4311      	orrs	r1, r2
 800518c:	687a      	ldr	r2, [r7, #4]
 800518e:	6812      	ldr	r2, [r2, #0]
 8005190:	430b      	orrs	r3, r1
 8005192:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	68db      	ldr	r3, [r3, #12]
 800519a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	695a      	ldr	r2, [r3, #20]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	699b      	ldr	r3, [r3, #24]
 80051a6:	431a      	orrs	r2, r3
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	430a      	orrs	r2, r1
 80051ae:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f042 0201 	orr.w	r2, r2, #1
 80051be:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2200      	movs	r2, #0
 80051c4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2220      	movs	r2, #32
 80051ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2200      	movs	r2, #0
 80051d2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2200      	movs	r2, #0
 80051d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80051dc:	2300      	movs	r3, #0
}
 80051de:	4618      	mov	r0, r3
 80051e0:	3710      	adds	r7, #16
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bd80      	pop	{r7, pc}
 80051e6:	bf00      	nop
 80051e8:	000186a0 	.word	0x000186a0
 80051ec:	001e847f 	.word	0x001e847f
 80051f0:	003d08ff 	.word	0x003d08ff
 80051f4:	431bde83 	.word	0x431bde83
 80051f8:	10624dd3 	.word	0x10624dd3

080051fc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b088      	sub	sp, #32
 8005200:	af02      	add	r7, sp, #8
 8005202:	60f8      	str	r0, [r7, #12]
 8005204:	4608      	mov	r0, r1
 8005206:	4611      	mov	r1, r2
 8005208:	461a      	mov	r2, r3
 800520a:	4603      	mov	r3, r0
 800520c:	817b      	strh	r3, [r7, #10]
 800520e:	460b      	mov	r3, r1
 8005210:	813b      	strh	r3, [r7, #8]
 8005212:	4613      	mov	r3, r2
 8005214:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005216:	f7ff fb53 	bl	80048c0 <HAL_GetTick>
 800521a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005222:	b2db      	uxtb	r3, r3
 8005224:	2b20      	cmp	r3, #32
 8005226:	f040 80d9 	bne.w	80053dc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800522a:	697b      	ldr	r3, [r7, #20]
 800522c:	9300      	str	r3, [sp, #0]
 800522e:	2319      	movs	r3, #25
 8005230:	2201      	movs	r2, #1
 8005232:	496d      	ldr	r1, [pc, #436]	; (80053e8 <HAL_I2C_Mem_Write+0x1ec>)
 8005234:	68f8      	ldr	r0, [r7, #12]
 8005236:	f000 fc7f 	bl	8005b38 <I2C_WaitOnFlagUntilTimeout>
 800523a:	4603      	mov	r3, r0
 800523c:	2b00      	cmp	r3, #0
 800523e:	d001      	beq.n	8005244 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005240:	2302      	movs	r3, #2
 8005242:	e0cc      	b.n	80053de <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800524a:	2b01      	cmp	r3, #1
 800524c:	d101      	bne.n	8005252 <HAL_I2C_Mem_Write+0x56>
 800524e:	2302      	movs	r3, #2
 8005250:	e0c5      	b.n	80053de <HAL_I2C_Mem_Write+0x1e2>
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	2201      	movs	r2, #1
 8005256:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f003 0301 	and.w	r3, r3, #1
 8005264:	2b01      	cmp	r3, #1
 8005266:	d007      	beq.n	8005278 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	681a      	ldr	r2, [r3, #0]
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f042 0201 	orr.w	r2, r2, #1
 8005276:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005286:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	2221      	movs	r2, #33	; 0x21
 800528c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	2240      	movs	r2, #64	; 0x40
 8005294:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	2200      	movs	r2, #0
 800529c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	6a3a      	ldr	r2, [r7, #32]
 80052a2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80052a8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052ae:	b29a      	uxth	r2, r3
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	4a4d      	ldr	r2, [pc, #308]	; (80053ec <HAL_I2C_Mem_Write+0x1f0>)
 80052b8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80052ba:	88f8      	ldrh	r0, [r7, #6]
 80052bc:	893a      	ldrh	r2, [r7, #8]
 80052be:	8979      	ldrh	r1, [r7, #10]
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	9301      	str	r3, [sp, #4]
 80052c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052c6:	9300      	str	r3, [sp, #0]
 80052c8:	4603      	mov	r3, r0
 80052ca:	68f8      	ldr	r0, [r7, #12]
 80052cc:	f000 fab6 	bl	800583c <I2C_RequestMemoryWrite>
 80052d0:	4603      	mov	r3, r0
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d052      	beq.n	800537c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	e081      	b.n	80053de <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052da:	697a      	ldr	r2, [r7, #20]
 80052dc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80052de:	68f8      	ldr	r0, [r7, #12]
 80052e0:	f000 fd00 	bl	8005ce4 <I2C_WaitOnTXEFlagUntilTimeout>
 80052e4:	4603      	mov	r3, r0
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d00d      	beq.n	8005306 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ee:	2b04      	cmp	r3, #4
 80052f0:	d107      	bne.n	8005302 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	681a      	ldr	r2, [r3, #0]
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005300:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005302:	2301      	movs	r3, #1
 8005304:	e06b      	b.n	80053de <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800530a:	781a      	ldrb	r2, [r3, #0]
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005316:	1c5a      	adds	r2, r3, #1
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005320:	3b01      	subs	r3, #1
 8005322:	b29a      	uxth	r2, r3
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800532c:	b29b      	uxth	r3, r3
 800532e:	3b01      	subs	r3, #1
 8005330:	b29a      	uxth	r2, r3
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	695b      	ldr	r3, [r3, #20]
 800533c:	f003 0304 	and.w	r3, r3, #4
 8005340:	2b04      	cmp	r3, #4
 8005342:	d11b      	bne.n	800537c <HAL_I2C_Mem_Write+0x180>
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005348:	2b00      	cmp	r3, #0
 800534a:	d017      	beq.n	800537c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005350:	781a      	ldrb	r2, [r3, #0]
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800535c:	1c5a      	adds	r2, r3, #1
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005366:	3b01      	subs	r3, #1
 8005368:	b29a      	uxth	r2, r3
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005372:	b29b      	uxth	r3, r3
 8005374:	3b01      	subs	r3, #1
 8005376:	b29a      	uxth	r2, r3
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005380:	2b00      	cmp	r3, #0
 8005382:	d1aa      	bne.n	80052da <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005384:	697a      	ldr	r2, [r7, #20]
 8005386:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005388:	68f8      	ldr	r0, [r7, #12]
 800538a:	f000 fcec 	bl	8005d66 <I2C_WaitOnBTFFlagUntilTimeout>
 800538e:	4603      	mov	r3, r0
 8005390:	2b00      	cmp	r3, #0
 8005392:	d00d      	beq.n	80053b0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005398:	2b04      	cmp	r3, #4
 800539a:	d107      	bne.n	80053ac <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	681a      	ldr	r2, [r3, #0]
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053aa:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80053ac:	2301      	movs	r3, #1
 80053ae:	e016      	b.n	80053de <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2220      	movs	r2, #32
 80053c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2200      	movs	r2, #0
 80053cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2200      	movs	r2, #0
 80053d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80053d8:	2300      	movs	r3, #0
 80053da:	e000      	b.n	80053de <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80053dc:	2302      	movs	r3, #2
  }
}
 80053de:	4618      	mov	r0, r3
 80053e0:	3718      	adds	r7, #24
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}
 80053e6:	bf00      	nop
 80053e8:	00100002 	.word	0x00100002
 80053ec:	ffff0000 	.word	0xffff0000

080053f0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b08c      	sub	sp, #48	; 0x30
 80053f4:	af02      	add	r7, sp, #8
 80053f6:	60f8      	str	r0, [r7, #12]
 80053f8:	4608      	mov	r0, r1
 80053fa:	4611      	mov	r1, r2
 80053fc:	461a      	mov	r2, r3
 80053fe:	4603      	mov	r3, r0
 8005400:	817b      	strh	r3, [r7, #10]
 8005402:	460b      	mov	r3, r1
 8005404:	813b      	strh	r3, [r7, #8]
 8005406:	4613      	mov	r3, r2
 8005408:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800540a:	f7ff fa59 	bl	80048c0 <HAL_GetTick>
 800540e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005416:	b2db      	uxtb	r3, r3
 8005418:	2b20      	cmp	r3, #32
 800541a:	f040 8208 	bne.w	800582e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800541e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005420:	9300      	str	r3, [sp, #0]
 8005422:	2319      	movs	r3, #25
 8005424:	2201      	movs	r2, #1
 8005426:	497b      	ldr	r1, [pc, #492]	; (8005614 <HAL_I2C_Mem_Read+0x224>)
 8005428:	68f8      	ldr	r0, [r7, #12]
 800542a:	f000 fb85 	bl	8005b38 <I2C_WaitOnFlagUntilTimeout>
 800542e:	4603      	mov	r3, r0
 8005430:	2b00      	cmp	r3, #0
 8005432:	d001      	beq.n	8005438 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005434:	2302      	movs	r3, #2
 8005436:	e1fb      	b.n	8005830 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800543e:	2b01      	cmp	r3, #1
 8005440:	d101      	bne.n	8005446 <HAL_I2C_Mem_Read+0x56>
 8005442:	2302      	movs	r3, #2
 8005444:	e1f4      	b.n	8005830 <HAL_I2C_Mem_Read+0x440>
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	2201      	movs	r2, #1
 800544a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f003 0301 	and.w	r3, r3, #1
 8005458:	2b01      	cmp	r3, #1
 800545a:	d007      	beq.n	800546c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	681a      	ldr	r2, [r3, #0]
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f042 0201 	orr.w	r2, r2, #1
 800546a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	681a      	ldr	r2, [r3, #0]
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800547a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2222      	movs	r2, #34	; 0x22
 8005480:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2240      	movs	r2, #64	; 0x40
 8005488:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2200      	movs	r2, #0
 8005490:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005496:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800549c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054a2:	b29a      	uxth	r2, r3
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	4a5b      	ldr	r2, [pc, #364]	; (8005618 <HAL_I2C_Mem_Read+0x228>)
 80054ac:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80054ae:	88f8      	ldrh	r0, [r7, #6]
 80054b0:	893a      	ldrh	r2, [r7, #8]
 80054b2:	8979      	ldrh	r1, [r7, #10]
 80054b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054b6:	9301      	str	r3, [sp, #4]
 80054b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054ba:	9300      	str	r3, [sp, #0]
 80054bc:	4603      	mov	r3, r0
 80054be:	68f8      	ldr	r0, [r7, #12]
 80054c0:	f000 fa52 	bl	8005968 <I2C_RequestMemoryRead>
 80054c4:	4603      	mov	r3, r0
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d001      	beq.n	80054ce <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80054ca:	2301      	movs	r3, #1
 80054cc:	e1b0      	b.n	8005830 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d113      	bne.n	80054fe <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054d6:	2300      	movs	r3, #0
 80054d8:	623b      	str	r3, [r7, #32]
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	695b      	ldr	r3, [r3, #20]
 80054e0:	623b      	str	r3, [r7, #32]
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	699b      	ldr	r3, [r3, #24]
 80054e8:	623b      	str	r3, [r7, #32]
 80054ea:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	681a      	ldr	r2, [r3, #0]
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054fa:	601a      	str	r2, [r3, #0]
 80054fc:	e184      	b.n	8005808 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005502:	2b01      	cmp	r3, #1
 8005504:	d11b      	bne.n	800553e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	681a      	ldr	r2, [r3, #0]
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005514:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005516:	2300      	movs	r3, #0
 8005518:	61fb      	str	r3, [r7, #28]
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	695b      	ldr	r3, [r3, #20]
 8005520:	61fb      	str	r3, [r7, #28]
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	699b      	ldr	r3, [r3, #24]
 8005528:	61fb      	str	r3, [r7, #28]
 800552a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	681a      	ldr	r2, [r3, #0]
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800553a:	601a      	str	r2, [r3, #0]
 800553c:	e164      	b.n	8005808 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005542:	2b02      	cmp	r3, #2
 8005544:	d11b      	bne.n	800557e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	681a      	ldr	r2, [r3, #0]
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005554:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	681a      	ldr	r2, [r3, #0]
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005564:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005566:	2300      	movs	r3, #0
 8005568:	61bb      	str	r3, [r7, #24]
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	695b      	ldr	r3, [r3, #20]
 8005570:	61bb      	str	r3, [r7, #24]
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	699b      	ldr	r3, [r3, #24]
 8005578:	61bb      	str	r3, [r7, #24]
 800557a:	69bb      	ldr	r3, [r7, #24]
 800557c:	e144      	b.n	8005808 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800557e:	2300      	movs	r3, #0
 8005580:	617b      	str	r3, [r7, #20]
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	695b      	ldr	r3, [r3, #20]
 8005588:	617b      	str	r3, [r7, #20]
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	699b      	ldr	r3, [r3, #24]
 8005590:	617b      	str	r3, [r7, #20]
 8005592:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005594:	e138      	b.n	8005808 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800559a:	2b03      	cmp	r3, #3
 800559c:	f200 80f1 	bhi.w	8005782 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055a4:	2b01      	cmp	r3, #1
 80055a6:	d123      	bne.n	80055f0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80055a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055aa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80055ac:	68f8      	ldr	r0, [r7, #12]
 80055ae:	f000 fc1b 	bl	8005de8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80055b2:	4603      	mov	r3, r0
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d001      	beq.n	80055bc <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80055b8:	2301      	movs	r3, #1
 80055ba:	e139      	b.n	8005830 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	691a      	ldr	r2, [r3, #16]
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055c6:	b2d2      	uxtb	r2, r2
 80055c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ce:	1c5a      	adds	r2, r3, #1
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055d8:	3b01      	subs	r3, #1
 80055da:	b29a      	uxth	r2, r3
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055e4:	b29b      	uxth	r3, r3
 80055e6:	3b01      	subs	r3, #1
 80055e8:	b29a      	uxth	r2, r3
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	855a      	strh	r2, [r3, #42]	; 0x2a
 80055ee:	e10b      	b.n	8005808 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055f4:	2b02      	cmp	r3, #2
 80055f6:	d14e      	bne.n	8005696 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80055f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055fa:	9300      	str	r3, [sp, #0]
 80055fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055fe:	2200      	movs	r2, #0
 8005600:	4906      	ldr	r1, [pc, #24]	; (800561c <HAL_I2C_Mem_Read+0x22c>)
 8005602:	68f8      	ldr	r0, [r7, #12]
 8005604:	f000 fa98 	bl	8005b38 <I2C_WaitOnFlagUntilTimeout>
 8005608:	4603      	mov	r3, r0
 800560a:	2b00      	cmp	r3, #0
 800560c:	d008      	beq.n	8005620 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	e10e      	b.n	8005830 <HAL_I2C_Mem_Read+0x440>
 8005612:	bf00      	nop
 8005614:	00100002 	.word	0x00100002
 8005618:	ffff0000 	.word	0xffff0000
 800561c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	681a      	ldr	r2, [r3, #0]
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800562e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	691a      	ldr	r2, [r3, #16]
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800563a:	b2d2      	uxtb	r2, r2
 800563c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005642:	1c5a      	adds	r2, r3, #1
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800564c:	3b01      	subs	r3, #1
 800564e:	b29a      	uxth	r2, r3
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005658:	b29b      	uxth	r3, r3
 800565a:	3b01      	subs	r3, #1
 800565c:	b29a      	uxth	r2, r3
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	691a      	ldr	r2, [r3, #16]
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800566c:	b2d2      	uxtb	r2, r2
 800566e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005674:	1c5a      	adds	r2, r3, #1
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800567e:	3b01      	subs	r3, #1
 8005680:	b29a      	uxth	r2, r3
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800568a:	b29b      	uxth	r3, r3
 800568c:	3b01      	subs	r3, #1
 800568e:	b29a      	uxth	r2, r3
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005694:	e0b8      	b.n	8005808 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005698:	9300      	str	r3, [sp, #0]
 800569a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800569c:	2200      	movs	r2, #0
 800569e:	4966      	ldr	r1, [pc, #408]	; (8005838 <HAL_I2C_Mem_Read+0x448>)
 80056a0:	68f8      	ldr	r0, [r7, #12]
 80056a2:	f000 fa49 	bl	8005b38 <I2C_WaitOnFlagUntilTimeout>
 80056a6:	4603      	mov	r3, r0
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d001      	beq.n	80056b0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80056ac:	2301      	movs	r3, #1
 80056ae:	e0bf      	b.n	8005830 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	681a      	ldr	r2, [r3, #0]
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	691a      	ldr	r2, [r3, #16]
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ca:	b2d2      	uxtb	r2, r2
 80056cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056d2:	1c5a      	adds	r2, r3, #1
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056dc:	3b01      	subs	r3, #1
 80056de:	b29a      	uxth	r2, r3
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056e8:	b29b      	uxth	r3, r3
 80056ea:	3b01      	subs	r3, #1
 80056ec:	b29a      	uxth	r2, r3
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80056f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056f4:	9300      	str	r3, [sp, #0]
 80056f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056f8:	2200      	movs	r2, #0
 80056fa:	494f      	ldr	r1, [pc, #316]	; (8005838 <HAL_I2C_Mem_Read+0x448>)
 80056fc:	68f8      	ldr	r0, [r7, #12]
 80056fe:	f000 fa1b 	bl	8005b38 <I2C_WaitOnFlagUntilTimeout>
 8005702:	4603      	mov	r3, r0
 8005704:	2b00      	cmp	r3, #0
 8005706:	d001      	beq.n	800570c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005708:	2301      	movs	r3, #1
 800570a:	e091      	b.n	8005830 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	681a      	ldr	r2, [r3, #0]
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800571a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	691a      	ldr	r2, [r3, #16]
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005726:	b2d2      	uxtb	r2, r2
 8005728:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800572e:	1c5a      	adds	r2, r3, #1
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005738:	3b01      	subs	r3, #1
 800573a:	b29a      	uxth	r2, r3
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005744:	b29b      	uxth	r3, r3
 8005746:	3b01      	subs	r3, #1
 8005748:	b29a      	uxth	r2, r3
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	691a      	ldr	r2, [r3, #16]
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005758:	b2d2      	uxtb	r2, r2
 800575a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005760:	1c5a      	adds	r2, r3, #1
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800576a:	3b01      	subs	r3, #1
 800576c:	b29a      	uxth	r2, r3
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005776:	b29b      	uxth	r3, r3
 8005778:	3b01      	subs	r3, #1
 800577a:	b29a      	uxth	r2, r3
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005780:	e042      	b.n	8005808 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005782:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005784:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005786:	68f8      	ldr	r0, [r7, #12]
 8005788:	f000 fb2e 	bl	8005de8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800578c:	4603      	mov	r3, r0
 800578e:	2b00      	cmp	r3, #0
 8005790:	d001      	beq.n	8005796 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005792:	2301      	movs	r3, #1
 8005794:	e04c      	b.n	8005830 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	691a      	ldr	r2, [r3, #16]
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057a0:	b2d2      	uxtb	r2, r2
 80057a2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057a8:	1c5a      	adds	r2, r3, #1
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057b2:	3b01      	subs	r3, #1
 80057b4:	b29a      	uxth	r2, r3
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057be:	b29b      	uxth	r3, r3
 80057c0:	3b01      	subs	r3, #1
 80057c2:	b29a      	uxth	r2, r3
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	695b      	ldr	r3, [r3, #20]
 80057ce:	f003 0304 	and.w	r3, r3, #4
 80057d2:	2b04      	cmp	r3, #4
 80057d4:	d118      	bne.n	8005808 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	691a      	ldr	r2, [r3, #16]
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057e0:	b2d2      	uxtb	r2, r2
 80057e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057e8:	1c5a      	adds	r2, r3, #1
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057f2:	3b01      	subs	r3, #1
 80057f4:	b29a      	uxth	r2, r3
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057fe:	b29b      	uxth	r3, r3
 8005800:	3b01      	subs	r3, #1
 8005802:	b29a      	uxth	r2, r3
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800580c:	2b00      	cmp	r3, #0
 800580e:	f47f aec2 	bne.w	8005596 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	2220      	movs	r2, #32
 8005816:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	2200      	movs	r2, #0
 800581e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	2200      	movs	r2, #0
 8005826:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800582a:	2300      	movs	r3, #0
 800582c:	e000      	b.n	8005830 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800582e:	2302      	movs	r3, #2
  }
}
 8005830:	4618      	mov	r0, r3
 8005832:	3728      	adds	r7, #40	; 0x28
 8005834:	46bd      	mov	sp, r7
 8005836:	bd80      	pop	{r7, pc}
 8005838:	00010004 	.word	0x00010004

0800583c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b088      	sub	sp, #32
 8005840:	af02      	add	r7, sp, #8
 8005842:	60f8      	str	r0, [r7, #12]
 8005844:	4608      	mov	r0, r1
 8005846:	4611      	mov	r1, r2
 8005848:	461a      	mov	r2, r3
 800584a:	4603      	mov	r3, r0
 800584c:	817b      	strh	r3, [r7, #10]
 800584e:	460b      	mov	r3, r1
 8005850:	813b      	strh	r3, [r7, #8]
 8005852:	4613      	mov	r3, r2
 8005854:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	681a      	ldr	r2, [r3, #0]
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005864:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005868:	9300      	str	r3, [sp, #0]
 800586a:	6a3b      	ldr	r3, [r7, #32]
 800586c:	2200      	movs	r2, #0
 800586e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005872:	68f8      	ldr	r0, [r7, #12]
 8005874:	f000 f960 	bl	8005b38 <I2C_WaitOnFlagUntilTimeout>
 8005878:	4603      	mov	r3, r0
 800587a:	2b00      	cmp	r3, #0
 800587c:	d00d      	beq.n	800589a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005888:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800588c:	d103      	bne.n	8005896 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005894:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005896:	2303      	movs	r3, #3
 8005898:	e05f      	b.n	800595a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800589a:	897b      	ldrh	r3, [r7, #10]
 800589c:	b2db      	uxtb	r3, r3
 800589e:	461a      	mov	r2, r3
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80058a8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80058aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ac:	6a3a      	ldr	r2, [r7, #32]
 80058ae:	492d      	ldr	r1, [pc, #180]	; (8005964 <I2C_RequestMemoryWrite+0x128>)
 80058b0:	68f8      	ldr	r0, [r7, #12]
 80058b2:	f000 f998 	bl	8005be6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80058b6:	4603      	mov	r3, r0
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d001      	beq.n	80058c0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80058bc:	2301      	movs	r3, #1
 80058be:	e04c      	b.n	800595a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058c0:	2300      	movs	r3, #0
 80058c2:	617b      	str	r3, [r7, #20]
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	695b      	ldr	r3, [r3, #20]
 80058ca:	617b      	str	r3, [r7, #20]
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	699b      	ldr	r3, [r3, #24]
 80058d2:	617b      	str	r3, [r7, #20]
 80058d4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80058d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058d8:	6a39      	ldr	r1, [r7, #32]
 80058da:	68f8      	ldr	r0, [r7, #12]
 80058dc:	f000 fa02 	bl	8005ce4 <I2C_WaitOnTXEFlagUntilTimeout>
 80058e0:	4603      	mov	r3, r0
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d00d      	beq.n	8005902 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ea:	2b04      	cmp	r3, #4
 80058ec:	d107      	bne.n	80058fe <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	681a      	ldr	r2, [r3, #0]
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058fc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80058fe:	2301      	movs	r3, #1
 8005900:	e02b      	b.n	800595a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005902:	88fb      	ldrh	r3, [r7, #6]
 8005904:	2b01      	cmp	r3, #1
 8005906:	d105      	bne.n	8005914 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005908:	893b      	ldrh	r3, [r7, #8]
 800590a:	b2da      	uxtb	r2, r3
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	611a      	str	r2, [r3, #16]
 8005912:	e021      	b.n	8005958 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005914:	893b      	ldrh	r3, [r7, #8]
 8005916:	0a1b      	lsrs	r3, r3, #8
 8005918:	b29b      	uxth	r3, r3
 800591a:	b2da      	uxtb	r2, r3
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005922:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005924:	6a39      	ldr	r1, [r7, #32]
 8005926:	68f8      	ldr	r0, [r7, #12]
 8005928:	f000 f9dc 	bl	8005ce4 <I2C_WaitOnTXEFlagUntilTimeout>
 800592c:	4603      	mov	r3, r0
 800592e:	2b00      	cmp	r3, #0
 8005930:	d00d      	beq.n	800594e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005936:	2b04      	cmp	r3, #4
 8005938:	d107      	bne.n	800594a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	681a      	ldr	r2, [r3, #0]
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005948:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800594a:	2301      	movs	r3, #1
 800594c:	e005      	b.n	800595a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800594e:	893b      	ldrh	r3, [r7, #8]
 8005950:	b2da      	uxtb	r2, r3
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005958:	2300      	movs	r3, #0
}
 800595a:	4618      	mov	r0, r3
 800595c:	3718      	adds	r7, #24
 800595e:	46bd      	mov	sp, r7
 8005960:	bd80      	pop	{r7, pc}
 8005962:	bf00      	nop
 8005964:	00010002 	.word	0x00010002

08005968 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b088      	sub	sp, #32
 800596c:	af02      	add	r7, sp, #8
 800596e:	60f8      	str	r0, [r7, #12]
 8005970:	4608      	mov	r0, r1
 8005972:	4611      	mov	r1, r2
 8005974:	461a      	mov	r2, r3
 8005976:	4603      	mov	r3, r0
 8005978:	817b      	strh	r3, [r7, #10]
 800597a:	460b      	mov	r3, r1
 800597c:	813b      	strh	r3, [r7, #8]
 800597e:	4613      	mov	r3, r2
 8005980:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	681a      	ldr	r2, [r3, #0]
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005990:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	681a      	ldr	r2, [r3, #0]
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80059a0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80059a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a4:	9300      	str	r3, [sp, #0]
 80059a6:	6a3b      	ldr	r3, [r7, #32]
 80059a8:	2200      	movs	r2, #0
 80059aa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80059ae:	68f8      	ldr	r0, [r7, #12]
 80059b0:	f000 f8c2 	bl	8005b38 <I2C_WaitOnFlagUntilTimeout>
 80059b4:	4603      	mov	r3, r0
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d00d      	beq.n	80059d6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80059c8:	d103      	bne.n	80059d2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80059d0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80059d2:	2303      	movs	r3, #3
 80059d4:	e0aa      	b.n	8005b2c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80059d6:	897b      	ldrh	r3, [r7, #10]
 80059d8:	b2db      	uxtb	r3, r3
 80059da:	461a      	mov	r2, r3
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80059e4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80059e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059e8:	6a3a      	ldr	r2, [r7, #32]
 80059ea:	4952      	ldr	r1, [pc, #328]	; (8005b34 <I2C_RequestMemoryRead+0x1cc>)
 80059ec:	68f8      	ldr	r0, [r7, #12]
 80059ee:	f000 f8fa 	bl	8005be6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80059f2:	4603      	mov	r3, r0
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d001      	beq.n	80059fc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80059f8:	2301      	movs	r3, #1
 80059fa:	e097      	b.n	8005b2c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059fc:	2300      	movs	r3, #0
 80059fe:	617b      	str	r3, [r7, #20]
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	695b      	ldr	r3, [r3, #20]
 8005a06:	617b      	str	r3, [r7, #20]
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	699b      	ldr	r3, [r3, #24]
 8005a0e:	617b      	str	r3, [r7, #20]
 8005a10:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a14:	6a39      	ldr	r1, [r7, #32]
 8005a16:	68f8      	ldr	r0, [r7, #12]
 8005a18:	f000 f964 	bl	8005ce4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005a1c:	4603      	mov	r3, r0
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d00d      	beq.n	8005a3e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a26:	2b04      	cmp	r3, #4
 8005a28:	d107      	bne.n	8005a3a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	681a      	ldr	r2, [r3, #0]
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a38:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	e076      	b.n	8005b2c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005a3e:	88fb      	ldrh	r3, [r7, #6]
 8005a40:	2b01      	cmp	r3, #1
 8005a42:	d105      	bne.n	8005a50 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005a44:	893b      	ldrh	r3, [r7, #8]
 8005a46:	b2da      	uxtb	r2, r3
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	611a      	str	r2, [r3, #16]
 8005a4e:	e021      	b.n	8005a94 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005a50:	893b      	ldrh	r3, [r7, #8]
 8005a52:	0a1b      	lsrs	r3, r3, #8
 8005a54:	b29b      	uxth	r3, r3
 8005a56:	b2da      	uxtb	r2, r3
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a60:	6a39      	ldr	r1, [r7, #32]
 8005a62:	68f8      	ldr	r0, [r7, #12]
 8005a64:	f000 f93e 	bl	8005ce4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005a68:	4603      	mov	r3, r0
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d00d      	beq.n	8005a8a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a72:	2b04      	cmp	r3, #4
 8005a74:	d107      	bne.n	8005a86 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	681a      	ldr	r2, [r3, #0]
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a84:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005a86:	2301      	movs	r3, #1
 8005a88:	e050      	b.n	8005b2c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005a8a:	893b      	ldrh	r3, [r7, #8]
 8005a8c:	b2da      	uxtb	r2, r3
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a96:	6a39      	ldr	r1, [r7, #32]
 8005a98:	68f8      	ldr	r0, [r7, #12]
 8005a9a:	f000 f923 	bl	8005ce4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d00d      	beq.n	8005ac0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aa8:	2b04      	cmp	r3, #4
 8005aaa:	d107      	bne.n	8005abc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005aba:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005abc:	2301      	movs	r3, #1
 8005abe:	e035      	b.n	8005b2c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	681a      	ldr	r2, [r3, #0]
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ace:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ad2:	9300      	str	r3, [sp, #0]
 8005ad4:	6a3b      	ldr	r3, [r7, #32]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005adc:	68f8      	ldr	r0, [r7, #12]
 8005ade:	f000 f82b 	bl	8005b38 <I2C_WaitOnFlagUntilTimeout>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d00d      	beq.n	8005b04 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005af2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005af6:	d103      	bne.n	8005b00 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005afe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005b00:	2303      	movs	r3, #3
 8005b02:	e013      	b.n	8005b2c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005b04:	897b      	ldrh	r3, [r7, #10]
 8005b06:	b2db      	uxtb	r3, r3
 8005b08:	f043 0301 	orr.w	r3, r3, #1
 8005b0c:	b2da      	uxtb	r2, r3
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b16:	6a3a      	ldr	r2, [r7, #32]
 8005b18:	4906      	ldr	r1, [pc, #24]	; (8005b34 <I2C_RequestMemoryRead+0x1cc>)
 8005b1a:	68f8      	ldr	r0, [r7, #12]
 8005b1c:	f000 f863 	bl	8005be6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b20:	4603      	mov	r3, r0
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d001      	beq.n	8005b2a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005b26:	2301      	movs	r3, #1
 8005b28:	e000      	b.n	8005b2c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005b2a:	2300      	movs	r3, #0
}
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	3718      	adds	r7, #24
 8005b30:	46bd      	mov	sp, r7
 8005b32:	bd80      	pop	{r7, pc}
 8005b34:	00010002 	.word	0x00010002

08005b38 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b084      	sub	sp, #16
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	60f8      	str	r0, [r7, #12]
 8005b40:	60b9      	str	r1, [r7, #8]
 8005b42:	603b      	str	r3, [r7, #0]
 8005b44:	4613      	mov	r3, r2
 8005b46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005b48:	e025      	b.n	8005b96 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005b50:	d021      	beq.n	8005b96 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b52:	f7fe feb5 	bl	80048c0 <HAL_GetTick>
 8005b56:	4602      	mov	r2, r0
 8005b58:	69bb      	ldr	r3, [r7, #24]
 8005b5a:	1ad3      	subs	r3, r2, r3
 8005b5c:	683a      	ldr	r2, [r7, #0]
 8005b5e:	429a      	cmp	r2, r3
 8005b60:	d302      	bcc.n	8005b68 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d116      	bne.n	8005b96 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2220      	movs	r2, #32
 8005b72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b82:	f043 0220 	orr.w	r2, r3, #32
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005b92:	2301      	movs	r3, #1
 8005b94:	e023      	b.n	8005bde <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005b96:	68bb      	ldr	r3, [r7, #8]
 8005b98:	0c1b      	lsrs	r3, r3, #16
 8005b9a:	b2db      	uxtb	r3, r3
 8005b9c:	2b01      	cmp	r3, #1
 8005b9e:	d10d      	bne.n	8005bbc <I2C_WaitOnFlagUntilTimeout+0x84>
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	695b      	ldr	r3, [r3, #20]
 8005ba6:	43da      	mvns	r2, r3
 8005ba8:	68bb      	ldr	r3, [r7, #8]
 8005baa:	4013      	ands	r3, r2
 8005bac:	b29b      	uxth	r3, r3
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	bf0c      	ite	eq
 8005bb2:	2301      	moveq	r3, #1
 8005bb4:	2300      	movne	r3, #0
 8005bb6:	b2db      	uxtb	r3, r3
 8005bb8:	461a      	mov	r2, r3
 8005bba:	e00c      	b.n	8005bd6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	699b      	ldr	r3, [r3, #24]
 8005bc2:	43da      	mvns	r2, r3
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	4013      	ands	r3, r2
 8005bc8:	b29b      	uxth	r3, r3
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	bf0c      	ite	eq
 8005bce:	2301      	moveq	r3, #1
 8005bd0:	2300      	movne	r3, #0
 8005bd2:	b2db      	uxtb	r3, r3
 8005bd4:	461a      	mov	r2, r3
 8005bd6:	79fb      	ldrb	r3, [r7, #7]
 8005bd8:	429a      	cmp	r2, r3
 8005bda:	d0b6      	beq.n	8005b4a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005bdc:	2300      	movs	r3, #0
}
 8005bde:	4618      	mov	r0, r3
 8005be0:	3710      	adds	r7, #16
 8005be2:	46bd      	mov	sp, r7
 8005be4:	bd80      	pop	{r7, pc}

08005be6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005be6:	b580      	push	{r7, lr}
 8005be8:	b084      	sub	sp, #16
 8005bea:	af00      	add	r7, sp, #0
 8005bec:	60f8      	str	r0, [r7, #12]
 8005bee:	60b9      	str	r1, [r7, #8]
 8005bf0:	607a      	str	r2, [r7, #4]
 8005bf2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005bf4:	e051      	b.n	8005c9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	695b      	ldr	r3, [r3, #20]
 8005bfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c04:	d123      	bne.n	8005c4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	681a      	ldr	r2, [r3, #0]
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c14:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005c1e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2200      	movs	r2, #0
 8005c24:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	2220      	movs	r2, #32
 8005c2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	2200      	movs	r2, #0
 8005c32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c3a:	f043 0204 	orr.w	r2, r3, #4
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	2200      	movs	r2, #0
 8005c46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	e046      	b.n	8005cdc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005c54:	d021      	beq.n	8005c9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c56:	f7fe fe33 	bl	80048c0 <HAL_GetTick>
 8005c5a:	4602      	mov	r2, r0
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	1ad3      	subs	r3, r2, r3
 8005c60:	687a      	ldr	r2, [r7, #4]
 8005c62:	429a      	cmp	r2, r3
 8005c64:	d302      	bcc.n	8005c6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d116      	bne.n	8005c9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2200      	movs	r2, #0
 8005c70:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	2220      	movs	r2, #32
 8005c76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c86:	f043 0220 	orr.w	r2, r3, #32
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2200      	movs	r2, #0
 8005c92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005c96:	2301      	movs	r3, #1
 8005c98:	e020      	b.n	8005cdc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005c9a:	68bb      	ldr	r3, [r7, #8]
 8005c9c:	0c1b      	lsrs	r3, r3, #16
 8005c9e:	b2db      	uxtb	r3, r3
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	d10c      	bne.n	8005cbe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	695b      	ldr	r3, [r3, #20]
 8005caa:	43da      	mvns	r2, r3
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	4013      	ands	r3, r2
 8005cb0:	b29b      	uxth	r3, r3
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	bf14      	ite	ne
 8005cb6:	2301      	movne	r3, #1
 8005cb8:	2300      	moveq	r3, #0
 8005cba:	b2db      	uxtb	r3, r3
 8005cbc:	e00b      	b.n	8005cd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	699b      	ldr	r3, [r3, #24]
 8005cc4:	43da      	mvns	r2, r3
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	4013      	ands	r3, r2
 8005cca:	b29b      	uxth	r3, r3
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	bf14      	ite	ne
 8005cd0:	2301      	movne	r3, #1
 8005cd2:	2300      	moveq	r3, #0
 8005cd4:	b2db      	uxtb	r3, r3
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d18d      	bne.n	8005bf6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005cda:	2300      	movs	r3, #0
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	3710      	adds	r7, #16
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bd80      	pop	{r7, pc}

08005ce4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b084      	sub	sp, #16
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	60f8      	str	r0, [r7, #12]
 8005cec:	60b9      	str	r1, [r7, #8]
 8005cee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005cf0:	e02d      	b.n	8005d4e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005cf2:	68f8      	ldr	r0, [r7, #12]
 8005cf4:	f000 f8ce 	bl	8005e94 <I2C_IsAcknowledgeFailed>
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d001      	beq.n	8005d02 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	e02d      	b.n	8005d5e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005d08:	d021      	beq.n	8005d4e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d0a:	f7fe fdd9 	bl	80048c0 <HAL_GetTick>
 8005d0e:	4602      	mov	r2, r0
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	1ad3      	subs	r3, r2, r3
 8005d14:	68ba      	ldr	r2, [r7, #8]
 8005d16:	429a      	cmp	r2, r3
 8005d18:	d302      	bcc.n	8005d20 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d116      	bne.n	8005d4e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	2200      	movs	r2, #0
 8005d24:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	2220      	movs	r2, #32
 8005d2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2200      	movs	r2, #0
 8005d32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d3a:	f043 0220 	orr.w	r2, r3, #32
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	2200      	movs	r2, #0
 8005d46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	e007      	b.n	8005d5e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	695b      	ldr	r3, [r3, #20]
 8005d54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d58:	2b80      	cmp	r3, #128	; 0x80
 8005d5a:	d1ca      	bne.n	8005cf2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005d5c:	2300      	movs	r3, #0
}
 8005d5e:	4618      	mov	r0, r3
 8005d60:	3710      	adds	r7, #16
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}

08005d66 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005d66:	b580      	push	{r7, lr}
 8005d68:	b084      	sub	sp, #16
 8005d6a:	af00      	add	r7, sp, #0
 8005d6c:	60f8      	str	r0, [r7, #12]
 8005d6e:	60b9      	str	r1, [r7, #8]
 8005d70:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005d72:	e02d      	b.n	8005dd0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005d74:	68f8      	ldr	r0, [r7, #12]
 8005d76:	f000 f88d 	bl	8005e94 <I2C_IsAcknowledgeFailed>
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d001      	beq.n	8005d84 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005d80:	2301      	movs	r3, #1
 8005d82:	e02d      	b.n	8005de0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005d8a:	d021      	beq.n	8005dd0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d8c:	f7fe fd98 	bl	80048c0 <HAL_GetTick>
 8005d90:	4602      	mov	r2, r0
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	1ad3      	subs	r3, r2, r3
 8005d96:	68ba      	ldr	r2, [r7, #8]
 8005d98:	429a      	cmp	r2, r3
 8005d9a:	d302      	bcc.n	8005da2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d116      	bne.n	8005dd0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	2200      	movs	r2, #0
 8005da6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	2220      	movs	r2, #32
 8005dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	2200      	movs	r2, #0
 8005db4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dbc:	f043 0220 	orr.w	r2, r3, #32
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005dcc:	2301      	movs	r3, #1
 8005dce:	e007      	b.n	8005de0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	695b      	ldr	r3, [r3, #20]
 8005dd6:	f003 0304 	and.w	r3, r3, #4
 8005dda:	2b04      	cmp	r3, #4
 8005ddc:	d1ca      	bne.n	8005d74 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005dde:	2300      	movs	r3, #0
}
 8005de0:	4618      	mov	r0, r3
 8005de2:	3710      	adds	r7, #16
 8005de4:	46bd      	mov	sp, r7
 8005de6:	bd80      	pop	{r7, pc}

08005de8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b084      	sub	sp, #16
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	60f8      	str	r0, [r7, #12]
 8005df0:	60b9      	str	r1, [r7, #8]
 8005df2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005df4:	e042      	b.n	8005e7c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	695b      	ldr	r3, [r3, #20]
 8005dfc:	f003 0310 	and.w	r3, r3, #16
 8005e00:	2b10      	cmp	r3, #16
 8005e02:	d119      	bne.n	8005e38 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f06f 0210 	mvn.w	r2, #16
 8005e0c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	2200      	movs	r2, #0
 8005e12:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2220      	movs	r2, #32
 8005e18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	2200      	movs	r2, #0
 8005e20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005e34:	2301      	movs	r3, #1
 8005e36:	e029      	b.n	8005e8c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e38:	f7fe fd42 	bl	80048c0 <HAL_GetTick>
 8005e3c:	4602      	mov	r2, r0
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	1ad3      	subs	r3, r2, r3
 8005e42:	68ba      	ldr	r2, [r7, #8]
 8005e44:	429a      	cmp	r2, r3
 8005e46:	d302      	bcc.n	8005e4e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d116      	bne.n	8005e7c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	2200      	movs	r2, #0
 8005e52:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	2220      	movs	r2, #32
 8005e58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e68:	f043 0220 	orr.w	r2, r3, #32
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2200      	movs	r2, #0
 8005e74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005e78:	2301      	movs	r3, #1
 8005e7a:	e007      	b.n	8005e8c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	695b      	ldr	r3, [r3, #20]
 8005e82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e86:	2b40      	cmp	r3, #64	; 0x40
 8005e88:	d1b5      	bne.n	8005df6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005e8a:	2300      	movs	r3, #0
}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	3710      	adds	r7, #16
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bd80      	pop	{r7, pc}

08005e94 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b083      	sub	sp, #12
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	695b      	ldr	r3, [r3, #20]
 8005ea2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ea6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005eaa:	d11b      	bne.n	8005ee4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005eb4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2220      	movs	r2, #32
 8005ec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ed0:	f043 0204 	orr.w	r2, r3, #4
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2200      	movs	r2, #0
 8005edc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	e000      	b.n	8005ee6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005ee4:	2300      	movs	r3, #0
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	370c      	adds	r7, #12
 8005eea:	46bd      	mov	sp, r7
 8005eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef0:	4770      	bx	lr
	...

08005ef4 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b083      	sub	sp, #12
 8005ef8:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8005efa:	4b06      	ldr	r3, [pc, #24]	; (8005f14 <HAL_PWR_EnableBkUpAccess+0x20>)
 8005efc:	2201      	movs	r2, #1
 8005efe:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8005f00:	4b05      	ldr	r3, [pc, #20]	; (8005f18 <HAL_PWR_EnableBkUpAccess+0x24>)
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8005f06:	687b      	ldr	r3, [r7, #4]
}
 8005f08:	bf00      	nop
 8005f0a:	370c      	adds	r7, #12
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f12:	4770      	bx	lr
 8005f14:	420e0020 	.word	0x420e0020
 8005f18:	40007000 	.word	0x40007000

08005f1c <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b083      	sub	sp, #12
 8005f20:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 8005f22:	4b06      	ldr	r3, [pc, #24]	; (8005f3c <HAL_PWR_DisableBkUpAccess+0x20>)
 8005f24:	2200      	movs	r2, #0
 8005f26:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8005f28:	4b05      	ldr	r3, [pc, #20]	; (8005f40 <HAL_PWR_DisableBkUpAccess+0x24>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8005f2e:	687b      	ldr	r3, [r7, #4]
}
 8005f30:	bf00      	nop
 8005f32:	370c      	adds	r7, #12
 8005f34:	46bd      	mov	sp, r7
 8005f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3a:	4770      	bx	lr
 8005f3c:	420e0020 	.word	0x420e0020
 8005f40:	40007000 	.word	0x40007000

08005f44 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b086      	sub	sp, #24
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d101      	bne.n	8005f56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005f52:	2301      	movs	r3, #1
 8005f54:	e267      	b.n	8006426 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f003 0301 	and.w	r3, r3, #1
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d075      	beq.n	800604e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005f62:	4b88      	ldr	r3, [pc, #544]	; (8006184 <HAL_RCC_OscConfig+0x240>)
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	f003 030c 	and.w	r3, r3, #12
 8005f6a:	2b04      	cmp	r3, #4
 8005f6c:	d00c      	beq.n	8005f88 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005f6e:	4b85      	ldr	r3, [pc, #532]	; (8006184 <HAL_RCC_OscConfig+0x240>)
 8005f70:	689b      	ldr	r3, [r3, #8]
 8005f72:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005f76:	2b08      	cmp	r3, #8
 8005f78:	d112      	bne.n	8005fa0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005f7a:	4b82      	ldr	r3, [pc, #520]	; (8006184 <HAL_RCC_OscConfig+0x240>)
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f82:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005f86:	d10b      	bne.n	8005fa0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f88:	4b7e      	ldr	r3, [pc, #504]	; (8006184 <HAL_RCC_OscConfig+0x240>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d05b      	beq.n	800604c <HAL_RCC_OscConfig+0x108>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d157      	bne.n	800604c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	e242      	b.n	8006426 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	685b      	ldr	r3, [r3, #4]
 8005fa4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005fa8:	d106      	bne.n	8005fb8 <HAL_RCC_OscConfig+0x74>
 8005faa:	4b76      	ldr	r3, [pc, #472]	; (8006184 <HAL_RCC_OscConfig+0x240>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	4a75      	ldr	r2, [pc, #468]	; (8006184 <HAL_RCC_OscConfig+0x240>)
 8005fb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005fb4:	6013      	str	r3, [r2, #0]
 8005fb6:	e01d      	b.n	8005ff4 <HAL_RCC_OscConfig+0xb0>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	685b      	ldr	r3, [r3, #4]
 8005fbc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005fc0:	d10c      	bne.n	8005fdc <HAL_RCC_OscConfig+0x98>
 8005fc2:	4b70      	ldr	r3, [pc, #448]	; (8006184 <HAL_RCC_OscConfig+0x240>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4a6f      	ldr	r2, [pc, #444]	; (8006184 <HAL_RCC_OscConfig+0x240>)
 8005fc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005fcc:	6013      	str	r3, [r2, #0]
 8005fce:	4b6d      	ldr	r3, [pc, #436]	; (8006184 <HAL_RCC_OscConfig+0x240>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a6c      	ldr	r2, [pc, #432]	; (8006184 <HAL_RCC_OscConfig+0x240>)
 8005fd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005fd8:	6013      	str	r3, [r2, #0]
 8005fda:	e00b      	b.n	8005ff4 <HAL_RCC_OscConfig+0xb0>
 8005fdc:	4b69      	ldr	r3, [pc, #420]	; (8006184 <HAL_RCC_OscConfig+0x240>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4a68      	ldr	r2, [pc, #416]	; (8006184 <HAL_RCC_OscConfig+0x240>)
 8005fe2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005fe6:	6013      	str	r3, [r2, #0]
 8005fe8:	4b66      	ldr	r3, [pc, #408]	; (8006184 <HAL_RCC_OscConfig+0x240>)
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a65      	ldr	r2, [pc, #404]	; (8006184 <HAL_RCC_OscConfig+0x240>)
 8005fee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005ff2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d013      	beq.n	8006024 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ffc:	f7fe fc60 	bl	80048c0 <HAL_GetTick>
 8006000:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006002:	e008      	b.n	8006016 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006004:	f7fe fc5c 	bl	80048c0 <HAL_GetTick>
 8006008:	4602      	mov	r2, r0
 800600a:	693b      	ldr	r3, [r7, #16]
 800600c:	1ad3      	subs	r3, r2, r3
 800600e:	2b64      	cmp	r3, #100	; 0x64
 8006010:	d901      	bls.n	8006016 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006012:	2303      	movs	r3, #3
 8006014:	e207      	b.n	8006426 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006016:	4b5b      	ldr	r3, [pc, #364]	; (8006184 <HAL_RCC_OscConfig+0x240>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800601e:	2b00      	cmp	r3, #0
 8006020:	d0f0      	beq.n	8006004 <HAL_RCC_OscConfig+0xc0>
 8006022:	e014      	b.n	800604e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006024:	f7fe fc4c 	bl	80048c0 <HAL_GetTick>
 8006028:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800602a:	e008      	b.n	800603e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800602c:	f7fe fc48 	bl	80048c0 <HAL_GetTick>
 8006030:	4602      	mov	r2, r0
 8006032:	693b      	ldr	r3, [r7, #16]
 8006034:	1ad3      	subs	r3, r2, r3
 8006036:	2b64      	cmp	r3, #100	; 0x64
 8006038:	d901      	bls.n	800603e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800603a:	2303      	movs	r3, #3
 800603c:	e1f3      	b.n	8006426 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800603e:	4b51      	ldr	r3, [pc, #324]	; (8006184 <HAL_RCC_OscConfig+0x240>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006046:	2b00      	cmp	r3, #0
 8006048:	d1f0      	bne.n	800602c <HAL_RCC_OscConfig+0xe8>
 800604a:	e000      	b.n	800604e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800604c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f003 0302 	and.w	r3, r3, #2
 8006056:	2b00      	cmp	r3, #0
 8006058:	d063      	beq.n	8006122 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800605a:	4b4a      	ldr	r3, [pc, #296]	; (8006184 <HAL_RCC_OscConfig+0x240>)
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	f003 030c 	and.w	r3, r3, #12
 8006062:	2b00      	cmp	r3, #0
 8006064:	d00b      	beq.n	800607e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006066:	4b47      	ldr	r3, [pc, #284]	; (8006184 <HAL_RCC_OscConfig+0x240>)
 8006068:	689b      	ldr	r3, [r3, #8]
 800606a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800606e:	2b08      	cmp	r3, #8
 8006070:	d11c      	bne.n	80060ac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006072:	4b44      	ldr	r3, [pc, #272]	; (8006184 <HAL_RCC_OscConfig+0x240>)
 8006074:	685b      	ldr	r3, [r3, #4]
 8006076:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800607a:	2b00      	cmp	r3, #0
 800607c:	d116      	bne.n	80060ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800607e:	4b41      	ldr	r3, [pc, #260]	; (8006184 <HAL_RCC_OscConfig+0x240>)
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f003 0302 	and.w	r3, r3, #2
 8006086:	2b00      	cmp	r3, #0
 8006088:	d005      	beq.n	8006096 <HAL_RCC_OscConfig+0x152>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	68db      	ldr	r3, [r3, #12]
 800608e:	2b01      	cmp	r3, #1
 8006090:	d001      	beq.n	8006096 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006092:	2301      	movs	r3, #1
 8006094:	e1c7      	b.n	8006426 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006096:	4b3b      	ldr	r3, [pc, #236]	; (8006184 <HAL_RCC_OscConfig+0x240>)
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	691b      	ldr	r3, [r3, #16]
 80060a2:	00db      	lsls	r3, r3, #3
 80060a4:	4937      	ldr	r1, [pc, #220]	; (8006184 <HAL_RCC_OscConfig+0x240>)
 80060a6:	4313      	orrs	r3, r2
 80060a8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80060aa:	e03a      	b.n	8006122 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	68db      	ldr	r3, [r3, #12]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d020      	beq.n	80060f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80060b4:	4b34      	ldr	r3, [pc, #208]	; (8006188 <HAL_RCC_OscConfig+0x244>)
 80060b6:	2201      	movs	r2, #1
 80060b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060ba:	f7fe fc01 	bl	80048c0 <HAL_GetTick>
 80060be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060c0:	e008      	b.n	80060d4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80060c2:	f7fe fbfd 	bl	80048c0 <HAL_GetTick>
 80060c6:	4602      	mov	r2, r0
 80060c8:	693b      	ldr	r3, [r7, #16]
 80060ca:	1ad3      	subs	r3, r2, r3
 80060cc:	2b02      	cmp	r3, #2
 80060ce:	d901      	bls.n	80060d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80060d0:	2303      	movs	r3, #3
 80060d2:	e1a8      	b.n	8006426 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060d4:	4b2b      	ldr	r3, [pc, #172]	; (8006184 <HAL_RCC_OscConfig+0x240>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f003 0302 	and.w	r3, r3, #2
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d0f0      	beq.n	80060c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060e0:	4b28      	ldr	r3, [pc, #160]	; (8006184 <HAL_RCC_OscConfig+0x240>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	691b      	ldr	r3, [r3, #16]
 80060ec:	00db      	lsls	r3, r3, #3
 80060ee:	4925      	ldr	r1, [pc, #148]	; (8006184 <HAL_RCC_OscConfig+0x240>)
 80060f0:	4313      	orrs	r3, r2
 80060f2:	600b      	str	r3, [r1, #0]
 80060f4:	e015      	b.n	8006122 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80060f6:	4b24      	ldr	r3, [pc, #144]	; (8006188 <HAL_RCC_OscConfig+0x244>)
 80060f8:	2200      	movs	r2, #0
 80060fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060fc:	f7fe fbe0 	bl	80048c0 <HAL_GetTick>
 8006100:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006102:	e008      	b.n	8006116 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006104:	f7fe fbdc 	bl	80048c0 <HAL_GetTick>
 8006108:	4602      	mov	r2, r0
 800610a:	693b      	ldr	r3, [r7, #16]
 800610c:	1ad3      	subs	r3, r2, r3
 800610e:	2b02      	cmp	r3, #2
 8006110:	d901      	bls.n	8006116 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006112:	2303      	movs	r3, #3
 8006114:	e187      	b.n	8006426 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006116:	4b1b      	ldr	r3, [pc, #108]	; (8006184 <HAL_RCC_OscConfig+0x240>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f003 0302 	and.w	r3, r3, #2
 800611e:	2b00      	cmp	r3, #0
 8006120:	d1f0      	bne.n	8006104 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f003 0308 	and.w	r3, r3, #8
 800612a:	2b00      	cmp	r3, #0
 800612c:	d036      	beq.n	800619c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	695b      	ldr	r3, [r3, #20]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d016      	beq.n	8006164 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006136:	4b15      	ldr	r3, [pc, #84]	; (800618c <HAL_RCC_OscConfig+0x248>)
 8006138:	2201      	movs	r2, #1
 800613a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800613c:	f7fe fbc0 	bl	80048c0 <HAL_GetTick>
 8006140:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006142:	e008      	b.n	8006156 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006144:	f7fe fbbc 	bl	80048c0 <HAL_GetTick>
 8006148:	4602      	mov	r2, r0
 800614a:	693b      	ldr	r3, [r7, #16]
 800614c:	1ad3      	subs	r3, r2, r3
 800614e:	2b02      	cmp	r3, #2
 8006150:	d901      	bls.n	8006156 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006152:	2303      	movs	r3, #3
 8006154:	e167      	b.n	8006426 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006156:	4b0b      	ldr	r3, [pc, #44]	; (8006184 <HAL_RCC_OscConfig+0x240>)
 8006158:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800615a:	f003 0302 	and.w	r3, r3, #2
 800615e:	2b00      	cmp	r3, #0
 8006160:	d0f0      	beq.n	8006144 <HAL_RCC_OscConfig+0x200>
 8006162:	e01b      	b.n	800619c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006164:	4b09      	ldr	r3, [pc, #36]	; (800618c <HAL_RCC_OscConfig+0x248>)
 8006166:	2200      	movs	r2, #0
 8006168:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800616a:	f7fe fba9 	bl	80048c0 <HAL_GetTick>
 800616e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006170:	e00e      	b.n	8006190 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006172:	f7fe fba5 	bl	80048c0 <HAL_GetTick>
 8006176:	4602      	mov	r2, r0
 8006178:	693b      	ldr	r3, [r7, #16]
 800617a:	1ad3      	subs	r3, r2, r3
 800617c:	2b02      	cmp	r3, #2
 800617e:	d907      	bls.n	8006190 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006180:	2303      	movs	r3, #3
 8006182:	e150      	b.n	8006426 <HAL_RCC_OscConfig+0x4e2>
 8006184:	40023800 	.word	0x40023800
 8006188:	42470000 	.word	0x42470000
 800618c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006190:	4b88      	ldr	r3, [pc, #544]	; (80063b4 <HAL_RCC_OscConfig+0x470>)
 8006192:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006194:	f003 0302 	and.w	r3, r3, #2
 8006198:	2b00      	cmp	r3, #0
 800619a:	d1ea      	bne.n	8006172 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f003 0304 	and.w	r3, r3, #4
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	f000 8097 	beq.w	80062d8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80061aa:	2300      	movs	r3, #0
 80061ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80061ae:	4b81      	ldr	r3, [pc, #516]	; (80063b4 <HAL_RCC_OscConfig+0x470>)
 80061b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d10f      	bne.n	80061da <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80061ba:	2300      	movs	r3, #0
 80061bc:	60bb      	str	r3, [r7, #8]
 80061be:	4b7d      	ldr	r3, [pc, #500]	; (80063b4 <HAL_RCC_OscConfig+0x470>)
 80061c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061c2:	4a7c      	ldr	r2, [pc, #496]	; (80063b4 <HAL_RCC_OscConfig+0x470>)
 80061c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80061c8:	6413      	str	r3, [r2, #64]	; 0x40
 80061ca:	4b7a      	ldr	r3, [pc, #488]	; (80063b4 <HAL_RCC_OscConfig+0x470>)
 80061cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061d2:	60bb      	str	r3, [r7, #8]
 80061d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80061d6:	2301      	movs	r3, #1
 80061d8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061da:	4b77      	ldr	r3, [pc, #476]	; (80063b8 <HAL_RCC_OscConfig+0x474>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d118      	bne.n	8006218 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80061e6:	4b74      	ldr	r3, [pc, #464]	; (80063b8 <HAL_RCC_OscConfig+0x474>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4a73      	ldr	r2, [pc, #460]	; (80063b8 <HAL_RCC_OscConfig+0x474>)
 80061ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80061f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80061f2:	f7fe fb65 	bl	80048c0 <HAL_GetTick>
 80061f6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061f8:	e008      	b.n	800620c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80061fa:	f7fe fb61 	bl	80048c0 <HAL_GetTick>
 80061fe:	4602      	mov	r2, r0
 8006200:	693b      	ldr	r3, [r7, #16]
 8006202:	1ad3      	subs	r3, r2, r3
 8006204:	2b02      	cmp	r3, #2
 8006206:	d901      	bls.n	800620c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006208:	2303      	movs	r3, #3
 800620a:	e10c      	b.n	8006426 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800620c:	4b6a      	ldr	r3, [pc, #424]	; (80063b8 <HAL_RCC_OscConfig+0x474>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006214:	2b00      	cmp	r3, #0
 8006216:	d0f0      	beq.n	80061fa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	2b01      	cmp	r3, #1
 800621e:	d106      	bne.n	800622e <HAL_RCC_OscConfig+0x2ea>
 8006220:	4b64      	ldr	r3, [pc, #400]	; (80063b4 <HAL_RCC_OscConfig+0x470>)
 8006222:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006224:	4a63      	ldr	r2, [pc, #396]	; (80063b4 <HAL_RCC_OscConfig+0x470>)
 8006226:	f043 0301 	orr.w	r3, r3, #1
 800622a:	6713      	str	r3, [r2, #112]	; 0x70
 800622c:	e01c      	b.n	8006268 <HAL_RCC_OscConfig+0x324>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	689b      	ldr	r3, [r3, #8]
 8006232:	2b05      	cmp	r3, #5
 8006234:	d10c      	bne.n	8006250 <HAL_RCC_OscConfig+0x30c>
 8006236:	4b5f      	ldr	r3, [pc, #380]	; (80063b4 <HAL_RCC_OscConfig+0x470>)
 8006238:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800623a:	4a5e      	ldr	r2, [pc, #376]	; (80063b4 <HAL_RCC_OscConfig+0x470>)
 800623c:	f043 0304 	orr.w	r3, r3, #4
 8006240:	6713      	str	r3, [r2, #112]	; 0x70
 8006242:	4b5c      	ldr	r3, [pc, #368]	; (80063b4 <HAL_RCC_OscConfig+0x470>)
 8006244:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006246:	4a5b      	ldr	r2, [pc, #364]	; (80063b4 <HAL_RCC_OscConfig+0x470>)
 8006248:	f043 0301 	orr.w	r3, r3, #1
 800624c:	6713      	str	r3, [r2, #112]	; 0x70
 800624e:	e00b      	b.n	8006268 <HAL_RCC_OscConfig+0x324>
 8006250:	4b58      	ldr	r3, [pc, #352]	; (80063b4 <HAL_RCC_OscConfig+0x470>)
 8006252:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006254:	4a57      	ldr	r2, [pc, #348]	; (80063b4 <HAL_RCC_OscConfig+0x470>)
 8006256:	f023 0301 	bic.w	r3, r3, #1
 800625a:	6713      	str	r3, [r2, #112]	; 0x70
 800625c:	4b55      	ldr	r3, [pc, #340]	; (80063b4 <HAL_RCC_OscConfig+0x470>)
 800625e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006260:	4a54      	ldr	r2, [pc, #336]	; (80063b4 <HAL_RCC_OscConfig+0x470>)
 8006262:	f023 0304 	bic.w	r3, r3, #4
 8006266:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	689b      	ldr	r3, [r3, #8]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d015      	beq.n	800629c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006270:	f7fe fb26 	bl	80048c0 <HAL_GetTick>
 8006274:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006276:	e00a      	b.n	800628e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006278:	f7fe fb22 	bl	80048c0 <HAL_GetTick>
 800627c:	4602      	mov	r2, r0
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	1ad3      	subs	r3, r2, r3
 8006282:	f241 3288 	movw	r2, #5000	; 0x1388
 8006286:	4293      	cmp	r3, r2
 8006288:	d901      	bls.n	800628e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800628a:	2303      	movs	r3, #3
 800628c:	e0cb      	b.n	8006426 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800628e:	4b49      	ldr	r3, [pc, #292]	; (80063b4 <HAL_RCC_OscConfig+0x470>)
 8006290:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006292:	f003 0302 	and.w	r3, r3, #2
 8006296:	2b00      	cmp	r3, #0
 8006298:	d0ee      	beq.n	8006278 <HAL_RCC_OscConfig+0x334>
 800629a:	e014      	b.n	80062c6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800629c:	f7fe fb10 	bl	80048c0 <HAL_GetTick>
 80062a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80062a2:	e00a      	b.n	80062ba <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80062a4:	f7fe fb0c 	bl	80048c0 <HAL_GetTick>
 80062a8:	4602      	mov	r2, r0
 80062aa:	693b      	ldr	r3, [r7, #16]
 80062ac:	1ad3      	subs	r3, r2, r3
 80062ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d901      	bls.n	80062ba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80062b6:	2303      	movs	r3, #3
 80062b8:	e0b5      	b.n	8006426 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80062ba:	4b3e      	ldr	r3, [pc, #248]	; (80063b4 <HAL_RCC_OscConfig+0x470>)
 80062bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062be:	f003 0302 	and.w	r3, r3, #2
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d1ee      	bne.n	80062a4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80062c6:	7dfb      	ldrb	r3, [r7, #23]
 80062c8:	2b01      	cmp	r3, #1
 80062ca:	d105      	bne.n	80062d8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80062cc:	4b39      	ldr	r3, [pc, #228]	; (80063b4 <HAL_RCC_OscConfig+0x470>)
 80062ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062d0:	4a38      	ldr	r2, [pc, #224]	; (80063b4 <HAL_RCC_OscConfig+0x470>)
 80062d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80062d6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	699b      	ldr	r3, [r3, #24]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	f000 80a1 	beq.w	8006424 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80062e2:	4b34      	ldr	r3, [pc, #208]	; (80063b4 <HAL_RCC_OscConfig+0x470>)
 80062e4:	689b      	ldr	r3, [r3, #8]
 80062e6:	f003 030c 	and.w	r3, r3, #12
 80062ea:	2b08      	cmp	r3, #8
 80062ec:	d05c      	beq.n	80063a8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	699b      	ldr	r3, [r3, #24]
 80062f2:	2b02      	cmp	r3, #2
 80062f4:	d141      	bne.n	800637a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80062f6:	4b31      	ldr	r3, [pc, #196]	; (80063bc <HAL_RCC_OscConfig+0x478>)
 80062f8:	2200      	movs	r2, #0
 80062fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062fc:	f7fe fae0 	bl	80048c0 <HAL_GetTick>
 8006300:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006302:	e008      	b.n	8006316 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006304:	f7fe fadc 	bl	80048c0 <HAL_GetTick>
 8006308:	4602      	mov	r2, r0
 800630a:	693b      	ldr	r3, [r7, #16]
 800630c:	1ad3      	subs	r3, r2, r3
 800630e:	2b02      	cmp	r3, #2
 8006310:	d901      	bls.n	8006316 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006312:	2303      	movs	r3, #3
 8006314:	e087      	b.n	8006426 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006316:	4b27      	ldr	r3, [pc, #156]	; (80063b4 <HAL_RCC_OscConfig+0x470>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800631e:	2b00      	cmp	r3, #0
 8006320:	d1f0      	bne.n	8006304 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	69da      	ldr	r2, [r3, #28]
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6a1b      	ldr	r3, [r3, #32]
 800632a:	431a      	orrs	r2, r3
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006330:	019b      	lsls	r3, r3, #6
 8006332:	431a      	orrs	r2, r3
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006338:	085b      	lsrs	r3, r3, #1
 800633a:	3b01      	subs	r3, #1
 800633c:	041b      	lsls	r3, r3, #16
 800633e:	431a      	orrs	r2, r3
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006344:	061b      	lsls	r3, r3, #24
 8006346:	491b      	ldr	r1, [pc, #108]	; (80063b4 <HAL_RCC_OscConfig+0x470>)
 8006348:	4313      	orrs	r3, r2
 800634a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800634c:	4b1b      	ldr	r3, [pc, #108]	; (80063bc <HAL_RCC_OscConfig+0x478>)
 800634e:	2201      	movs	r2, #1
 8006350:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006352:	f7fe fab5 	bl	80048c0 <HAL_GetTick>
 8006356:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006358:	e008      	b.n	800636c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800635a:	f7fe fab1 	bl	80048c0 <HAL_GetTick>
 800635e:	4602      	mov	r2, r0
 8006360:	693b      	ldr	r3, [r7, #16]
 8006362:	1ad3      	subs	r3, r2, r3
 8006364:	2b02      	cmp	r3, #2
 8006366:	d901      	bls.n	800636c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006368:	2303      	movs	r3, #3
 800636a:	e05c      	b.n	8006426 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800636c:	4b11      	ldr	r3, [pc, #68]	; (80063b4 <HAL_RCC_OscConfig+0x470>)
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006374:	2b00      	cmp	r3, #0
 8006376:	d0f0      	beq.n	800635a <HAL_RCC_OscConfig+0x416>
 8006378:	e054      	b.n	8006424 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800637a:	4b10      	ldr	r3, [pc, #64]	; (80063bc <HAL_RCC_OscConfig+0x478>)
 800637c:	2200      	movs	r2, #0
 800637e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006380:	f7fe fa9e 	bl	80048c0 <HAL_GetTick>
 8006384:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006386:	e008      	b.n	800639a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006388:	f7fe fa9a 	bl	80048c0 <HAL_GetTick>
 800638c:	4602      	mov	r2, r0
 800638e:	693b      	ldr	r3, [r7, #16]
 8006390:	1ad3      	subs	r3, r2, r3
 8006392:	2b02      	cmp	r3, #2
 8006394:	d901      	bls.n	800639a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006396:	2303      	movs	r3, #3
 8006398:	e045      	b.n	8006426 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800639a:	4b06      	ldr	r3, [pc, #24]	; (80063b4 <HAL_RCC_OscConfig+0x470>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d1f0      	bne.n	8006388 <HAL_RCC_OscConfig+0x444>
 80063a6:	e03d      	b.n	8006424 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	699b      	ldr	r3, [r3, #24]
 80063ac:	2b01      	cmp	r3, #1
 80063ae:	d107      	bne.n	80063c0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80063b0:	2301      	movs	r3, #1
 80063b2:	e038      	b.n	8006426 <HAL_RCC_OscConfig+0x4e2>
 80063b4:	40023800 	.word	0x40023800
 80063b8:	40007000 	.word	0x40007000
 80063bc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80063c0:	4b1b      	ldr	r3, [pc, #108]	; (8006430 <HAL_RCC_OscConfig+0x4ec>)
 80063c2:	685b      	ldr	r3, [r3, #4]
 80063c4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	699b      	ldr	r3, [r3, #24]
 80063ca:	2b01      	cmp	r3, #1
 80063cc:	d028      	beq.n	8006420 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80063d8:	429a      	cmp	r2, r3
 80063da:	d121      	bne.n	8006420 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063e6:	429a      	cmp	r2, r3
 80063e8:	d11a      	bne.n	8006420 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80063ea:	68fa      	ldr	r2, [r7, #12]
 80063ec:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80063f0:	4013      	ands	r3, r2
 80063f2:	687a      	ldr	r2, [r7, #4]
 80063f4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80063f6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d111      	bne.n	8006420 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006406:	085b      	lsrs	r3, r3, #1
 8006408:	3b01      	subs	r3, #1
 800640a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800640c:	429a      	cmp	r2, r3
 800640e:	d107      	bne.n	8006420 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800641a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800641c:	429a      	cmp	r2, r3
 800641e:	d001      	beq.n	8006424 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006420:	2301      	movs	r3, #1
 8006422:	e000      	b.n	8006426 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006424:	2300      	movs	r3, #0
}
 8006426:	4618      	mov	r0, r3
 8006428:	3718      	adds	r7, #24
 800642a:	46bd      	mov	sp, r7
 800642c:	bd80      	pop	{r7, pc}
 800642e:	bf00      	nop
 8006430:	40023800 	.word	0x40023800

08006434 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b084      	sub	sp, #16
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
 800643c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d101      	bne.n	8006448 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006444:	2301      	movs	r3, #1
 8006446:	e0cc      	b.n	80065e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006448:	4b68      	ldr	r3, [pc, #416]	; (80065ec <HAL_RCC_ClockConfig+0x1b8>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f003 0307 	and.w	r3, r3, #7
 8006450:	683a      	ldr	r2, [r7, #0]
 8006452:	429a      	cmp	r2, r3
 8006454:	d90c      	bls.n	8006470 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006456:	4b65      	ldr	r3, [pc, #404]	; (80065ec <HAL_RCC_ClockConfig+0x1b8>)
 8006458:	683a      	ldr	r2, [r7, #0]
 800645a:	b2d2      	uxtb	r2, r2
 800645c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800645e:	4b63      	ldr	r3, [pc, #396]	; (80065ec <HAL_RCC_ClockConfig+0x1b8>)
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f003 0307 	and.w	r3, r3, #7
 8006466:	683a      	ldr	r2, [r7, #0]
 8006468:	429a      	cmp	r2, r3
 800646a:	d001      	beq.n	8006470 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800646c:	2301      	movs	r3, #1
 800646e:	e0b8      	b.n	80065e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f003 0302 	and.w	r3, r3, #2
 8006478:	2b00      	cmp	r3, #0
 800647a:	d020      	beq.n	80064be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f003 0304 	and.w	r3, r3, #4
 8006484:	2b00      	cmp	r3, #0
 8006486:	d005      	beq.n	8006494 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006488:	4b59      	ldr	r3, [pc, #356]	; (80065f0 <HAL_RCC_ClockConfig+0x1bc>)
 800648a:	689b      	ldr	r3, [r3, #8]
 800648c:	4a58      	ldr	r2, [pc, #352]	; (80065f0 <HAL_RCC_ClockConfig+0x1bc>)
 800648e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006492:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f003 0308 	and.w	r3, r3, #8
 800649c:	2b00      	cmp	r3, #0
 800649e:	d005      	beq.n	80064ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80064a0:	4b53      	ldr	r3, [pc, #332]	; (80065f0 <HAL_RCC_ClockConfig+0x1bc>)
 80064a2:	689b      	ldr	r3, [r3, #8]
 80064a4:	4a52      	ldr	r2, [pc, #328]	; (80065f0 <HAL_RCC_ClockConfig+0x1bc>)
 80064a6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80064aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80064ac:	4b50      	ldr	r3, [pc, #320]	; (80065f0 <HAL_RCC_ClockConfig+0x1bc>)
 80064ae:	689b      	ldr	r3, [r3, #8]
 80064b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	689b      	ldr	r3, [r3, #8]
 80064b8:	494d      	ldr	r1, [pc, #308]	; (80065f0 <HAL_RCC_ClockConfig+0x1bc>)
 80064ba:	4313      	orrs	r3, r2
 80064bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f003 0301 	and.w	r3, r3, #1
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d044      	beq.n	8006554 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	685b      	ldr	r3, [r3, #4]
 80064ce:	2b01      	cmp	r3, #1
 80064d0:	d107      	bne.n	80064e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80064d2:	4b47      	ldr	r3, [pc, #284]	; (80065f0 <HAL_RCC_ClockConfig+0x1bc>)
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d119      	bne.n	8006512 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80064de:	2301      	movs	r3, #1
 80064e0:	e07f      	b.n	80065e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	2b02      	cmp	r3, #2
 80064e8:	d003      	beq.n	80064f2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80064ee:	2b03      	cmp	r3, #3
 80064f0:	d107      	bne.n	8006502 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80064f2:	4b3f      	ldr	r3, [pc, #252]	; (80065f0 <HAL_RCC_ClockConfig+0x1bc>)
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d109      	bne.n	8006512 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80064fe:	2301      	movs	r3, #1
 8006500:	e06f      	b.n	80065e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006502:	4b3b      	ldr	r3, [pc, #236]	; (80065f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f003 0302 	and.w	r3, r3, #2
 800650a:	2b00      	cmp	r3, #0
 800650c:	d101      	bne.n	8006512 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800650e:	2301      	movs	r3, #1
 8006510:	e067      	b.n	80065e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006512:	4b37      	ldr	r3, [pc, #220]	; (80065f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006514:	689b      	ldr	r3, [r3, #8]
 8006516:	f023 0203 	bic.w	r2, r3, #3
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	685b      	ldr	r3, [r3, #4]
 800651e:	4934      	ldr	r1, [pc, #208]	; (80065f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006520:	4313      	orrs	r3, r2
 8006522:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006524:	f7fe f9cc 	bl	80048c0 <HAL_GetTick>
 8006528:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800652a:	e00a      	b.n	8006542 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800652c:	f7fe f9c8 	bl	80048c0 <HAL_GetTick>
 8006530:	4602      	mov	r2, r0
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	1ad3      	subs	r3, r2, r3
 8006536:	f241 3288 	movw	r2, #5000	; 0x1388
 800653a:	4293      	cmp	r3, r2
 800653c:	d901      	bls.n	8006542 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800653e:	2303      	movs	r3, #3
 8006540:	e04f      	b.n	80065e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006542:	4b2b      	ldr	r3, [pc, #172]	; (80065f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006544:	689b      	ldr	r3, [r3, #8]
 8006546:	f003 020c 	and.w	r2, r3, #12
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	685b      	ldr	r3, [r3, #4]
 800654e:	009b      	lsls	r3, r3, #2
 8006550:	429a      	cmp	r2, r3
 8006552:	d1eb      	bne.n	800652c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006554:	4b25      	ldr	r3, [pc, #148]	; (80065ec <HAL_RCC_ClockConfig+0x1b8>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f003 0307 	and.w	r3, r3, #7
 800655c:	683a      	ldr	r2, [r7, #0]
 800655e:	429a      	cmp	r2, r3
 8006560:	d20c      	bcs.n	800657c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006562:	4b22      	ldr	r3, [pc, #136]	; (80065ec <HAL_RCC_ClockConfig+0x1b8>)
 8006564:	683a      	ldr	r2, [r7, #0]
 8006566:	b2d2      	uxtb	r2, r2
 8006568:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800656a:	4b20      	ldr	r3, [pc, #128]	; (80065ec <HAL_RCC_ClockConfig+0x1b8>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f003 0307 	and.w	r3, r3, #7
 8006572:	683a      	ldr	r2, [r7, #0]
 8006574:	429a      	cmp	r2, r3
 8006576:	d001      	beq.n	800657c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006578:	2301      	movs	r3, #1
 800657a:	e032      	b.n	80065e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f003 0304 	and.w	r3, r3, #4
 8006584:	2b00      	cmp	r3, #0
 8006586:	d008      	beq.n	800659a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006588:	4b19      	ldr	r3, [pc, #100]	; (80065f0 <HAL_RCC_ClockConfig+0x1bc>)
 800658a:	689b      	ldr	r3, [r3, #8]
 800658c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	68db      	ldr	r3, [r3, #12]
 8006594:	4916      	ldr	r1, [pc, #88]	; (80065f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006596:	4313      	orrs	r3, r2
 8006598:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f003 0308 	and.w	r3, r3, #8
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d009      	beq.n	80065ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80065a6:	4b12      	ldr	r3, [pc, #72]	; (80065f0 <HAL_RCC_ClockConfig+0x1bc>)
 80065a8:	689b      	ldr	r3, [r3, #8]
 80065aa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	691b      	ldr	r3, [r3, #16]
 80065b2:	00db      	lsls	r3, r3, #3
 80065b4:	490e      	ldr	r1, [pc, #56]	; (80065f0 <HAL_RCC_ClockConfig+0x1bc>)
 80065b6:	4313      	orrs	r3, r2
 80065b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80065ba:	f000 f821 	bl	8006600 <HAL_RCC_GetSysClockFreq>
 80065be:	4602      	mov	r2, r0
 80065c0:	4b0b      	ldr	r3, [pc, #44]	; (80065f0 <HAL_RCC_ClockConfig+0x1bc>)
 80065c2:	689b      	ldr	r3, [r3, #8]
 80065c4:	091b      	lsrs	r3, r3, #4
 80065c6:	f003 030f 	and.w	r3, r3, #15
 80065ca:	490a      	ldr	r1, [pc, #40]	; (80065f4 <HAL_RCC_ClockConfig+0x1c0>)
 80065cc:	5ccb      	ldrb	r3, [r1, r3]
 80065ce:	fa22 f303 	lsr.w	r3, r2, r3
 80065d2:	4a09      	ldr	r2, [pc, #36]	; (80065f8 <HAL_RCC_ClockConfig+0x1c4>)
 80065d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80065d6:	4b09      	ldr	r3, [pc, #36]	; (80065fc <HAL_RCC_ClockConfig+0x1c8>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4618      	mov	r0, r3
 80065dc:	f7fe f83c 	bl	8004658 <HAL_InitTick>

  return HAL_OK;
 80065e0:	2300      	movs	r3, #0
}
 80065e2:	4618      	mov	r0, r3
 80065e4:	3710      	adds	r7, #16
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bd80      	pop	{r7, pc}
 80065ea:	bf00      	nop
 80065ec:	40023c00 	.word	0x40023c00
 80065f0:	40023800 	.word	0x40023800
 80065f4:	0800d1ec 	.word	0x0800d1ec
 80065f8:	20000140 	.word	0x20000140
 80065fc:	20000144 	.word	0x20000144

08006600 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006600:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006604:	b090      	sub	sp, #64	; 0x40
 8006606:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006608:	2300      	movs	r3, #0
 800660a:	637b      	str	r3, [r7, #52]	; 0x34
 800660c:	2300      	movs	r3, #0
 800660e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006610:	2300      	movs	r3, #0
 8006612:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8006614:	2300      	movs	r3, #0
 8006616:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006618:	4b59      	ldr	r3, [pc, #356]	; (8006780 <HAL_RCC_GetSysClockFreq+0x180>)
 800661a:	689b      	ldr	r3, [r3, #8]
 800661c:	f003 030c 	and.w	r3, r3, #12
 8006620:	2b08      	cmp	r3, #8
 8006622:	d00d      	beq.n	8006640 <HAL_RCC_GetSysClockFreq+0x40>
 8006624:	2b08      	cmp	r3, #8
 8006626:	f200 80a1 	bhi.w	800676c <HAL_RCC_GetSysClockFreq+0x16c>
 800662a:	2b00      	cmp	r3, #0
 800662c:	d002      	beq.n	8006634 <HAL_RCC_GetSysClockFreq+0x34>
 800662e:	2b04      	cmp	r3, #4
 8006630:	d003      	beq.n	800663a <HAL_RCC_GetSysClockFreq+0x3a>
 8006632:	e09b      	b.n	800676c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006634:	4b53      	ldr	r3, [pc, #332]	; (8006784 <HAL_RCC_GetSysClockFreq+0x184>)
 8006636:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8006638:	e09b      	b.n	8006772 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800663a:	4b53      	ldr	r3, [pc, #332]	; (8006788 <HAL_RCC_GetSysClockFreq+0x188>)
 800663c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800663e:	e098      	b.n	8006772 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006640:	4b4f      	ldr	r3, [pc, #316]	; (8006780 <HAL_RCC_GetSysClockFreq+0x180>)
 8006642:	685b      	ldr	r3, [r3, #4]
 8006644:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006648:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800664a:	4b4d      	ldr	r3, [pc, #308]	; (8006780 <HAL_RCC_GetSysClockFreq+0x180>)
 800664c:	685b      	ldr	r3, [r3, #4]
 800664e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006652:	2b00      	cmp	r3, #0
 8006654:	d028      	beq.n	80066a8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006656:	4b4a      	ldr	r3, [pc, #296]	; (8006780 <HAL_RCC_GetSysClockFreq+0x180>)
 8006658:	685b      	ldr	r3, [r3, #4]
 800665a:	099b      	lsrs	r3, r3, #6
 800665c:	2200      	movs	r2, #0
 800665e:	623b      	str	r3, [r7, #32]
 8006660:	627a      	str	r2, [r7, #36]	; 0x24
 8006662:	6a3b      	ldr	r3, [r7, #32]
 8006664:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006668:	2100      	movs	r1, #0
 800666a:	4b47      	ldr	r3, [pc, #284]	; (8006788 <HAL_RCC_GetSysClockFreq+0x188>)
 800666c:	fb03 f201 	mul.w	r2, r3, r1
 8006670:	2300      	movs	r3, #0
 8006672:	fb00 f303 	mul.w	r3, r0, r3
 8006676:	4413      	add	r3, r2
 8006678:	4a43      	ldr	r2, [pc, #268]	; (8006788 <HAL_RCC_GetSysClockFreq+0x188>)
 800667a:	fba0 1202 	umull	r1, r2, r0, r2
 800667e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006680:	460a      	mov	r2, r1
 8006682:	62ba      	str	r2, [r7, #40]	; 0x28
 8006684:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006686:	4413      	add	r3, r2
 8006688:	62fb      	str	r3, [r7, #44]	; 0x2c
 800668a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800668c:	2200      	movs	r2, #0
 800668e:	61bb      	str	r3, [r7, #24]
 8006690:	61fa      	str	r2, [r7, #28]
 8006692:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006696:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800669a:	f7fa faaf 	bl	8000bfc <__aeabi_uldivmod>
 800669e:	4602      	mov	r2, r0
 80066a0:	460b      	mov	r3, r1
 80066a2:	4613      	mov	r3, r2
 80066a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80066a6:	e053      	b.n	8006750 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80066a8:	4b35      	ldr	r3, [pc, #212]	; (8006780 <HAL_RCC_GetSysClockFreq+0x180>)
 80066aa:	685b      	ldr	r3, [r3, #4]
 80066ac:	099b      	lsrs	r3, r3, #6
 80066ae:	2200      	movs	r2, #0
 80066b0:	613b      	str	r3, [r7, #16]
 80066b2:	617a      	str	r2, [r7, #20]
 80066b4:	693b      	ldr	r3, [r7, #16]
 80066b6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80066ba:	f04f 0b00 	mov.w	fp, #0
 80066be:	4652      	mov	r2, sl
 80066c0:	465b      	mov	r3, fp
 80066c2:	f04f 0000 	mov.w	r0, #0
 80066c6:	f04f 0100 	mov.w	r1, #0
 80066ca:	0159      	lsls	r1, r3, #5
 80066cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80066d0:	0150      	lsls	r0, r2, #5
 80066d2:	4602      	mov	r2, r0
 80066d4:	460b      	mov	r3, r1
 80066d6:	ebb2 080a 	subs.w	r8, r2, sl
 80066da:	eb63 090b 	sbc.w	r9, r3, fp
 80066de:	f04f 0200 	mov.w	r2, #0
 80066e2:	f04f 0300 	mov.w	r3, #0
 80066e6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80066ea:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80066ee:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80066f2:	ebb2 0408 	subs.w	r4, r2, r8
 80066f6:	eb63 0509 	sbc.w	r5, r3, r9
 80066fa:	f04f 0200 	mov.w	r2, #0
 80066fe:	f04f 0300 	mov.w	r3, #0
 8006702:	00eb      	lsls	r3, r5, #3
 8006704:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006708:	00e2      	lsls	r2, r4, #3
 800670a:	4614      	mov	r4, r2
 800670c:	461d      	mov	r5, r3
 800670e:	eb14 030a 	adds.w	r3, r4, sl
 8006712:	603b      	str	r3, [r7, #0]
 8006714:	eb45 030b 	adc.w	r3, r5, fp
 8006718:	607b      	str	r3, [r7, #4]
 800671a:	f04f 0200 	mov.w	r2, #0
 800671e:	f04f 0300 	mov.w	r3, #0
 8006722:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006726:	4629      	mov	r1, r5
 8006728:	028b      	lsls	r3, r1, #10
 800672a:	4621      	mov	r1, r4
 800672c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006730:	4621      	mov	r1, r4
 8006732:	028a      	lsls	r2, r1, #10
 8006734:	4610      	mov	r0, r2
 8006736:	4619      	mov	r1, r3
 8006738:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800673a:	2200      	movs	r2, #0
 800673c:	60bb      	str	r3, [r7, #8]
 800673e:	60fa      	str	r2, [r7, #12]
 8006740:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006744:	f7fa fa5a 	bl	8000bfc <__aeabi_uldivmod>
 8006748:	4602      	mov	r2, r0
 800674a:	460b      	mov	r3, r1
 800674c:	4613      	mov	r3, r2
 800674e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006750:	4b0b      	ldr	r3, [pc, #44]	; (8006780 <HAL_RCC_GetSysClockFreq+0x180>)
 8006752:	685b      	ldr	r3, [r3, #4]
 8006754:	0c1b      	lsrs	r3, r3, #16
 8006756:	f003 0303 	and.w	r3, r3, #3
 800675a:	3301      	adds	r3, #1
 800675c:	005b      	lsls	r3, r3, #1
 800675e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8006760:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006762:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006764:	fbb2 f3f3 	udiv	r3, r2, r3
 8006768:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800676a:	e002      	b.n	8006772 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800676c:	4b05      	ldr	r3, [pc, #20]	; (8006784 <HAL_RCC_GetSysClockFreq+0x184>)
 800676e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006770:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006772:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8006774:	4618      	mov	r0, r3
 8006776:	3740      	adds	r7, #64	; 0x40
 8006778:	46bd      	mov	sp, r7
 800677a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800677e:	bf00      	nop
 8006780:	40023800 	.word	0x40023800
 8006784:	00f42400 	.word	0x00f42400
 8006788:	017d7840 	.word	0x017d7840

0800678c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800678c:	b480      	push	{r7}
 800678e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006790:	4b03      	ldr	r3, [pc, #12]	; (80067a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8006792:	681b      	ldr	r3, [r3, #0]
}
 8006794:	4618      	mov	r0, r3
 8006796:	46bd      	mov	sp, r7
 8006798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679c:	4770      	bx	lr
 800679e:	bf00      	nop
 80067a0:	20000140 	.word	0x20000140

080067a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80067a8:	f7ff fff0 	bl	800678c <HAL_RCC_GetHCLKFreq>
 80067ac:	4602      	mov	r2, r0
 80067ae:	4b05      	ldr	r3, [pc, #20]	; (80067c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80067b0:	689b      	ldr	r3, [r3, #8]
 80067b2:	0a9b      	lsrs	r3, r3, #10
 80067b4:	f003 0307 	and.w	r3, r3, #7
 80067b8:	4903      	ldr	r1, [pc, #12]	; (80067c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80067ba:	5ccb      	ldrb	r3, [r1, r3]
 80067bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80067c0:	4618      	mov	r0, r3
 80067c2:	bd80      	pop	{r7, pc}
 80067c4:	40023800 	.word	0x40023800
 80067c8:	0800d1fc 	.word	0x0800d1fc

080067cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80067d0:	f7ff ffdc 	bl	800678c <HAL_RCC_GetHCLKFreq>
 80067d4:	4602      	mov	r2, r0
 80067d6:	4b05      	ldr	r3, [pc, #20]	; (80067ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80067d8:	689b      	ldr	r3, [r3, #8]
 80067da:	0b5b      	lsrs	r3, r3, #13
 80067dc:	f003 0307 	and.w	r3, r3, #7
 80067e0:	4903      	ldr	r1, [pc, #12]	; (80067f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80067e2:	5ccb      	ldrb	r3, [r1, r3]
 80067e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80067e8:	4618      	mov	r0, r3
 80067ea:	bd80      	pop	{r7, pc}
 80067ec:	40023800 	.word	0x40023800
 80067f0:	0800d1fc 	.word	0x0800d1fc

080067f4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80067f4:	b480      	push	{r7}
 80067f6:	b083      	sub	sp, #12
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
 80067fc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	220f      	movs	r2, #15
 8006802:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006804:	4b12      	ldr	r3, [pc, #72]	; (8006850 <HAL_RCC_GetClockConfig+0x5c>)
 8006806:	689b      	ldr	r3, [r3, #8]
 8006808:	f003 0203 	and.w	r2, r3, #3
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006810:	4b0f      	ldr	r3, [pc, #60]	; (8006850 <HAL_RCC_GetClockConfig+0x5c>)
 8006812:	689b      	ldr	r3, [r3, #8]
 8006814:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800681c:	4b0c      	ldr	r3, [pc, #48]	; (8006850 <HAL_RCC_GetClockConfig+0x5c>)
 800681e:	689b      	ldr	r3, [r3, #8]
 8006820:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006828:	4b09      	ldr	r3, [pc, #36]	; (8006850 <HAL_RCC_GetClockConfig+0x5c>)
 800682a:	689b      	ldr	r3, [r3, #8]
 800682c:	08db      	lsrs	r3, r3, #3
 800682e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006836:	4b07      	ldr	r3, [pc, #28]	; (8006854 <HAL_RCC_GetClockConfig+0x60>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f003 0207 	and.w	r2, r3, #7
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	601a      	str	r2, [r3, #0]
}
 8006842:	bf00      	nop
 8006844:	370c      	adds	r7, #12
 8006846:	46bd      	mov	sp, r7
 8006848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684c:	4770      	bx	lr
 800684e:	bf00      	nop
 8006850:	40023800 	.word	0x40023800
 8006854:	40023c00 	.word	0x40023c00

08006858 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b082      	sub	sp, #8
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d101      	bne.n	800686a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006866:	2301      	movs	r3, #1
 8006868:	e041      	b.n	80068ee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006870:	b2db      	uxtb	r3, r3
 8006872:	2b00      	cmp	r3, #0
 8006874:	d106      	bne.n	8006884 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2200      	movs	r2, #0
 800687a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800687e:	6878      	ldr	r0, [r7, #4]
 8006880:	f7fd fd74 	bl	800436c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2202      	movs	r2, #2
 8006888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681a      	ldr	r2, [r3, #0]
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	3304      	adds	r3, #4
 8006894:	4619      	mov	r1, r3
 8006896:	4610      	mov	r0, r2
 8006898:	f001 f806 	bl	80078a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2201      	movs	r2, #1
 80068a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2201      	movs	r2, #1
 80068a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2201      	movs	r2, #1
 80068b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2201      	movs	r2, #1
 80068b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2201      	movs	r2, #1
 80068c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2201      	movs	r2, #1
 80068c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2201      	movs	r2, #1
 80068d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2201      	movs	r2, #1
 80068d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2201      	movs	r2, #1
 80068e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2201      	movs	r2, #1
 80068e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80068ec:	2300      	movs	r3, #0
}
 80068ee:	4618      	mov	r0, r3
 80068f0:	3708      	adds	r7, #8
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bd80      	pop	{r7, pc}
	...

080068f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80068f8:	b480      	push	{r7}
 80068fa:	b085      	sub	sp, #20
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006906:	b2db      	uxtb	r3, r3
 8006908:	2b01      	cmp	r3, #1
 800690a:	d001      	beq.n	8006910 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800690c:	2301      	movs	r3, #1
 800690e:	e04e      	b.n	80069ae <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2202      	movs	r2, #2
 8006914:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	68da      	ldr	r2, [r3, #12]
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f042 0201 	orr.w	r2, r2, #1
 8006926:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	4a23      	ldr	r2, [pc, #140]	; (80069bc <HAL_TIM_Base_Start_IT+0xc4>)
 800692e:	4293      	cmp	r3, r2
 8006930:	d022      	beq.n	8006978 <HAL_TIM_Base_Start_IT+0x80>
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800693a:	d01d      	beq.n	8006978 <HAL_TIM_Base_Start_IT+0x80>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	4a1f      	ldr	r2, [pc, #124]	; (80069c0 <HAL_TIM_Base_Start_IT+0xc8>)
 8006942:	4293      	cmp	r3, r2
 8006944:	d018      	beq.n	8006978 <HAL_TIM_Base_Start_IT+0x80>
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	4a1e      	ldr	r2, [pc, #120]	; (80069c4 <HAL_TIM_Base_Start_IT+0xcc>)
 800694c:	4293      	cmp	r3, r2
 800694e:	d013      	beq.n	8006978 <HAL_TIM_Base_Start_IT+0x80>
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	4a1c      	ldr	r2, [pc, #112]	; (80069c8 <HAL_TIM_Base_Start_IT+0xd0>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d00e      	beq.n	8006978 <HAL_TIM_Base_Start_IT+0x80>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	4a1b      	ldr	r2, [pc, #108]	; (80069cc <HAL_TIM_Base_Start_IT+0xd4>)
 8006960:	4293      	cmp	r3, r2
 8006962:	d009      	beq.n	8006978 <HAL_TIM_Base_Start_IT+0x80>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	4a19      	ldr	r2, [pc, #100]	; (80069d0 <HAL_TIM_Base_Start_IT+0xd8>)
 800696a:	4293      	cmp	r3, r2
 800696c:	d004      	beq.n	8006978 <HAL_TIM_Base_Start_IT+0x80>
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	4a18      	ldr	r2, [pc, #96]	; (80069d4 <HAL_TIM_Base_Start_IT+0xdc>)
 8006974:	4293      	cmp	r3, r2
 8006976:	d111      	bne.n	800699c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	689b      	ldr	r3, [r3, #8]
 800697e:	f003 0307 	and.w	r3, r3, #7
 8006982:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	2b06      	cmp	r3, #6
 8006988:	d010      	beq.n	80069ac <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	681a      	ldr	r2, [r3, #0]
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f042 0201 	orr.w	r2, r2, #1
 8006998:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800699a:	e007      	b.n	80069ac <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	681a      	ldr	r2, [r3, #0]
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f042 0201 	orr.w	r2, r2, #1
 80069aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80069ac:	2300      	movs	r3, #0
}
 80069ae:	4618      	mov	r0, r3
 80069b0:	3714      	adds	r7, #20
 80069b2:	46bd      	mov	sp, r7
 80069b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b8:	4770      	bx	lr
 80069ba:	bf00      	nop
 80069bc:	40010000 	.word	0x40010000
 80069c0:	40000400 	.word	0x40000400
 80069c4:	40000800 	.word	0x40000800
 80069c8:	40000c00 	.word	0x40000c00
 80069cc:	40010400 	.word	0x40010400
 80069d0:	40014000 	.word	0x40014000
 80069d4:	40001800 	.word	0x40001800

080069d8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b082      	sub	sp, #8
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d101      	bne.n	80069ea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80069e6:	2301      	movs	r3, #1
 80069e8:	e041      	b.n	8006a6e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069f0:	b2db      	uxtb	r3, r3
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d106      	bne.n	8006a04 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2200      	movs	r2, #0
 80069fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80069fe:	6878      	ldr	r0, [r7, #4]
 8006a00:	f000 f839 	bl	8006a76 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2202      	movs	r2, #2
 8006a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681a      	ldr	r2, [r3, #0]
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	3304      	adds	r3, #4
 8006a14:	4619      	mov	r1, r3
 8006a16:	4610      	mov	r0, r2
 8006a18:	f000 ff46 	bl	80078a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2201      	movs	r2, #1
 8006a20:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2201      	movs	r2, #1
 8006a28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2201      	movs	r2, #1
 8006a30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2201      	movs	r2, #1
 8006a38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2201      	movs	r2, #1
 8006a40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2201      	movs	r2, #1
 8006a48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2201      	movs	r2, #1
 8006a50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2201      	movs	r2, #1
 8006a58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2201      	movs	r2, #1
 8006a60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2201      	movs	r2, #1
 8006a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006a6c:	2300      	movs	r3, #0
}
 8006a6e:	4618      	mov	r0, r3
 8006a70:	3708      	adds	r7, #8
 8006a72:	46bd      	mov	sp, r7
 8006a74:	bd80      	pop	{r7, pc}

08006a76 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006a76:	b480      	push	{r7}
 8006a78:	b083      	sub	sp, #12
 8006a7a:	af00      	add	r7, sp, #0
 8006a7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006a7e:	bf00      	nop
 8006a80:	370c      	adds	r7, #12
 8006a82:	46bd      	mov	sp, r7
 8006a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a88:	4770      	bx	lr
	...

08006a8c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b084      	sub	sp, #16
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
 8006a94:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d109      	bne.n	8006ab0 <HAL_TIM_PWM_Start+0x24>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006aa2:	b2db      	uxtb	r3, r3
 8006aa4:	2b01      	cmp	r3, #1
 8006aa6:	bf14      	ite	ne
 8006aa8:	2301      	movne	r3, #1
 8006aaa:	2300      	moveq	r3, #0
 8006aac:	b2db      	uxtb	r3, r3
 8006aae:	e022      	b.n	8006af6 <HAL_TIM_PWM_Start+0x6a>
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	2b04      	cmp	r3, #4
 8006ab4:	d109      	bne.n	8006aca <HAL_TIM_PWM_Start+0x3e>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006abc:	b2db      	uxtb	r3, r3
 8006abe:	2b01      	cmp	r3, #1
 8006ac0:	bf14      	ite	ne
 8006ac2:	2301      	movne	r3, #1
 8006ac4:	2300      	moveq	r3, #0
 8006ac6:	b2db      	uxtb	r3, r3
 8006ac8:	e015      	b.n	8006af6 <HAL_TIM_PWM_Start+0x6a>
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	2b08      	cmp	r3, #8
 8006ace:	d109      	bne.n	8006ae4 <HAL_TIM_PWM_Start+0x58>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006ad6:	b2db      	uxtb	r3, r3
 8006ad8:	2b01      	cmp	r3, #1
 8006ada:	bf14      	ite	ne
 8006adc:	2301      	movne	r3, #1
 8006ade:	2300      	moveq	r3, #0
 8006ae0:	b2db      	uxtb	r3, r3
 8006ae2:	e008      	b.n	8006af6 <HAL_TIM_PWM_Start+0x6a>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006aea:	b2db      	uxtb	r3, r3
 8006aec:	2b01      	cmp	r3, #1
 8006aee:	bf14      	ite	ne
 8006af0:	2301      	movne	r3, #1
 8006af2:	2300      	moveq	r3, #0
 8006af4:	b2db      	uxtb	r3, r3
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d001      	beq.n	8006afe <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006afa:	2301      	movs	r3, #1
 8006afc:	e07c      	b.n	8006bf8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006afe:	683b      	ldr	r3, [r7, #0]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d104      	bne.n	8006b0e <HAL_TIM_PWM_Start+0x82>
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2202      	movs	r2, #2
 8006b08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006b0c:	e013      	b.n	8006b36 <HAL_TIM_PWM_Start+0xaa>
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	2b04      	cmp	r3, #4
 8006b12:	d104      	bne.n	8006b1e <HAL_TIM_PWM_Start+0x92>
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2202      	movs	r2, #2
 8006b18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006b1c:	e00b      	b.n	8006b36 <HAL_TIM_PWM_Start+0xaa>
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	2b08      	cmp	r3, #8
 8006b22:	d104      	bne.n	8006b2e <HAL_TIM_PWM_Start+0xa2>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2202      	movs	r2, #2
 8006b28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006b2c:	e003      	b.n	8006b36 <HAL_TIM_PWM_Start+0xaa>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2202      	movs	r2, #2
 8006b32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	2201      	movs	r2, #1
 8006b3c:	6839      	ldr	r1, [r7, #0]
 8006b3e:	4618      	mov	r0, r3
 8006b40:	f001 fac6 	bl	80080d0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	4a2d      	ldr	r2, [pc, #180]	; (8006c00 <HAL_TIM_PWM_Start+0x174>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d004      	beq.n	8006b58 <HAL_TIM_PWM_Start+0xcc>
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	4a2c      	ldr	r2, [pc, #176]	; (8006c04 <HAL_TIM_PWM_Start+0x178>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d101      	bne.n	8006b5c <HAL_TIM_PWM_Start+0xd0>
 8006b58:	2301      	movs	r3, #1
 8006b5a:	e000      	b.n	8006b5e <HAL_TIM_PWM_Start+0xd2>
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d007      	beq.n	8006b72 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006b70:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	4a22      	ldr	r2, [pc, #136]	; (8006c00 <HAL_TIM_PWM_Start+0x174>)
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d022      	beq.n	8006bc2 <HAL_TIM_PWM_Start+0x136>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b84:	d01d      	beq.n	8006bc2 <HAL_TIM_PWM_Start+0x136>
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	4a1f      	ldr	r2, [pc, #124]	; (8006c08 <HAL_TIM_PWM_Start+0x17c>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d018      	beq.n	8006bc2 <HAL_TIM_PWM_Start+0x136>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	4a1d      	ldr	r2, [pc, #116]	; (8006c0c <HAL_TIM_PWM_Start+0x180>)
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d013      	beq.n	8006bc2 <HAL_TIM_PWM_Start+0x136>
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	4a1c      	ldr	r2, [pc, #112]	; (8006c10 <HAL_TIM_PWM_Start+0x184>)
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	d00e      	beq.n	8006bc2 <HAL_TIM_PWM_Start+0x136>
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	4a16      	ldr	r2, [pc, #88]	; (8006c04 <HAL_TIM_PWM_Start+0x178>)
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d009      	beq.n	8006bc2 <HAL_TIM_PWM_Start+0x136>
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	4a18      	ldr	r2, [pc, #96]	; (8006c14 <HAL_TIM_PWM_Start+0x188>)
 8006bb4:	4293      	cmp	r3, r2
 8006bb6:	d004      	beq.n	8006bc2 <HAL_TIM_PWM_Start+0x136>
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	4a16      	ldr	r2, [pc, #88]	; (8006c18 <HAL_TIM_PWM_Start+0x18c>)
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	d111      	bne.n	8006be6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	689b      	ldr	r3, [r3, #8]
 8006bc8:	f003 0307 	and.w	r3, r3, #7
 8006bcc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	2b06      	cmp	r3, #6
 8006bd2:	d010      	beq.n	8006bf6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	681a      	ldr	r2, [r3, #0]
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f042 0201 	orr.w	r2, r2, #1
 8006be2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006be4:	e007      	b.n	8006bf6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	681a      	ldr	r2, [r3, #0]
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f042 0201 	orr.w	r2, r2, #1
 8006bf4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006bf6:	2300      	movs	r3, #0
}
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	3710      	adds	r7, #16
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	bd80      	pop	{r7, pc}
 8006c00:	40010000 	.word	0x40010000
 8006c04:	40010400 	.word	0x40010400
 8006c08:	40000400 	.word	0x40000400
 8006c0c:	40000800 	.word	0x40000800
 8006c10:	40000c00 	.word	0x40000c00
 8006c14:	40014000 	.word	0x40014000
 8006c18:	40001800 	.word	0x40001800

08006c1c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b082      	sub	sp, #8
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d101      	bne.n	8006c2e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	e041      	b.n	8006cb2 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c34:	b2db      	uxtb	r3, r3
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d106      	bne.n	8006c48 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f000 f839 	bl	8006cba <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2202      	movs	r2, #2
 8006c4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681a      	ldr	r2, [r3, #0]
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	3304      	adds	r3, #4
 8006c58:	4619      	mov	r1, r3
 8006c5a:	4610      	mov	r0, r2
 8006c5c:	f000 fe24 	bl	80078a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2201      	movs	r2, #1
 8006c64:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2201      	movs	r2, #1
 8006c74:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2201      	movs	r2, #1
 8006c7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2201      	movs	r2, #1
 8006c84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2201      	movs	r2, #1
 8006c8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2201      	movs	r2, #1
 8006c94:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2201      	movs	r2, #1
 8006c9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2201      	movs	r2, #1
 8006ca4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2201      	movs	r2, #1
 8006cac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006cb0:	2300      	movs	r3, #0
}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	3708      	adds	r7, #8
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bd80      	pop	{r7, pc}

08006cba <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006cba:	b480      	push	{r7}
 8006cbc:	b083      	sub	sp, #12
 8006cbe:	af00      	add	r7, sp, #0
 8006cc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006cc2:	bf00      	nop
 8006cc4:	370c      	adds	r7, #12
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ccc:	4770      	bx	lr
	...

08006cd0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b084      	sub	sp, #16
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
 8006cd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d104      	bne.n	8006cee <HAL_TIM_IC_Start_IT+0x1e>
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006cea:	b2db      	uxtb	r3, r3
 8006cec:	e013      	b.n	8006d16 <HAL_TIM_IC_Start_IT+0x46>
 8006cee:	683b      	ldr	r3, [r7, #0]
 8006cf0:	2b04      	cmp	r3, #4
 8006cf2:	d104      	bne.n	8006cfe <HAL_TIM_IC_Start_IT+0x2e>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006cfa:	b2db      	uxtb	r3, r3
 8006cfc:	e00b      	b.n	8006d16 <HAL_TIM_IC_Start_IT+0x46>
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	2b08      	cmp	r3, #8
 8006d02:	d104      	bne.n	8006d0e <HAL_TIM_IC_Start_IT+0x3e>
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006d0a:	b2db      	uxtb	r3, r3
 8006d0c:	e003      	b.n	8006d16 <HAL_TIM_IC_Start_IT+0x46>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d14:	b2db      	uxtb	r3, r3
 8006d16:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d104      	bne.n	8006d28 <HAL_TIM_IC_Start_IT+0x58>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006d24:	b2db      	uxtb	r3, r3
 8006d26:	e013      	b.n	8006d50 <HAL_TIM_IC_Start_IT+0x80>
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	2b04      	cmp	r3, #4
 8006d2c:	d104      	bne.n	8006d38 <HAL_TIM_IC_Start_IT+0x68>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006d34:	b2db      	uxtb	r3, r3
 8006d36:	e00b      	b.n	8006d50 <HAL_TIM_IC_Start_IT+0x80>
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	2b08      	cmp	r3, #8
 8006d3c:	d104      	bne.n	8006d48 <HAL_TIM_IC_Start_IT+0x78>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006d44:	b2db      	uxtb	r3, r3
 8006d46:	e003      	b.n	8006d50 <HAL_TIM_IC_Start_IT+0x80>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006d4e:	b2db      	uxtb	r3, r3
 8006d50:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006d52:	7bbb      	ldrb	r3, [r7, #14]
 8006d54:	2b01      	cmp	r3, #1
 8006d56:	d102      	bne.n	8006d5e <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006d58:	7b7b      	ldrb	r3, [r7, #13]
 8006d5a:	2b01      	cmp	r3, #1
 8006d5c:	d001      	beq.n	8006d62 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8006d5e:	2301      	movs	r3, #1
 8006d60:	e0cc      	b.n	8006efc <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d104      	bne.n	8006d72 <HAL_TIM_IC_Start_IT+0xa2>
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2202      	movs	r2, #2
 8006d6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006d70:	e013      	b.n	8006d9a <HAL_TIM_IC_Start_IT+0xca>
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	2b04      	cmp	r3, #4
 8006d76:	d104      	bne.n	8006d82 <HAL_TIM_IC_Start_IT+0xb2>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2202      	movs	r2, #2
 8006d7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006d80:	e00b      	b.n	8006d9a <HAL_TIM_IC_Start_IT+0xca>
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	2b08      	cmp	r3, #8
 8006d86:	d104      	bne.n	8006d92 <HAL_TIM_IC_Start_IT+0xc2>
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2202      	movs	r2, #2
 8006d8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006d90:	e003      	b.n	8006d9a <HAL_TIM_IC_Start_IT+0xca>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2202      	movs	r2, #2
 8006d96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d104      	bne.n	8006daa <HAL_TIM_IC_Start_IT+0xda>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2202      	movs	r2, #2
 8006da4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006da8:	e013      	b.n	8006dd2 <HAL_TIM_IC_Start_IT+0x102>
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	2b04      	cmp	r3, #4
 8006dae:	d104      	bne.n	8006dba <HAL_TIM_IC_Start_IT+0xea>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2202      	movs	r2, #2
 8006db4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006db8:	e00b      	b.n	8006dd2 <HAL_TIM_IC_Start_IT+0x102>
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	2b08      	cmp	r3, #8
 8006dbe:	d104      	bne.n	8006dca <HAL_TIM_IC_Start_IT+0xfa>
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2202      	movs	r2, #2
 8006dc4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006dc8:	e003      	b.n	8006dd2 <HAL_TIM_IC_Start_IT+0x102>
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	2202      	movs	r2, #2
 8006dce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	2b0c      	cmp	r3, #12
 8006dd6:	d841      	bhi.n	8006e5c <HAL_TIM_IC_Start_IT+0x18c>
 8006dd8:	a201      	add	r2, pc, #4	; (adr r2, 8006de0 <HAL_TIM_IC_Start_IT+0x110>)
 8006dda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dde:	bf00      	nop
 8006de0:	08006e15 	.word	0x08006e15
 8006de4:	08006e5d 	.word	0x08006e5d
 8006de8:	08006e5d 	.word	0x08006e5d
 8006dec:	08006e5d 	.word	0x08006e5d
 8006df0:	08006e27 	.word	0x08006e27
 8006df4:	08006e5d 	.word	0x08006e5d
 8006df8:	08006e5d 	.word	0x08006e5d
 8006dfc:	08006e5d 	.word	0x08006e5d
 8006e00:	08006e39 	.word	0x08006e39
 8006e04:	08006e5d 	.word	0x08006e5d
 8006e08:	08006e5d 	.word	0x08006e5d
 8006e0c:	08006e5d 	.word	0x08006e5d
 8006e10:	08006e4b 	.word	0x08006e4b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	68da      	ldr	r2, [r3, #12]
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f042 0202 	orr.w	r2, r2, #2
 8006e22:	60da      	str	r2, [r3, #12]
      break;
 8006e24:	e01d      	b.n	8006e62 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	68da      	ldr	r2, [r3, #12]
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f042 0204 	orr.w	r2, r2, #4
 8006e34:	60da      	str	r2, [r3, #12]
      break;
 8006e36:	e014      	b.n	8006e62 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	68da      	ldr	r2, [r3, #12]
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f042 0208 	orr.w	r2, r2, #8
 8006e46:	60da      	str	r2, [r3, #12]
      break;
 8006e48:	e00b      	b.n	8006e62 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	68da      	ldr	r2, [r3, #12]
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f042 0210 	orr.w	r2, r2, #16
 8006e58:	60da      	str	r2, [r3, #12]
      break;
 8006e5a:	e002      	b.n	8006e62 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	73fb      	strb	r3, [r7, #15]
      break;
 8006e60:	bf00      	nop
  }

  if (status == HAL_OK)
 8006e62:	7bfb      	ldrb	r3, [r7, #15]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d148      	bne.n	8006efa <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	2201      	movs	r2, #1
 8006e6e:	6839      	ldr	r1, [r7, #0]
 8006e70:	4618      	mov	r0, r3
 8006e72:	f001 f92d 	bl	80080d0 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	4a22      	ldr	r2, [pc, #136]	; (8006f04 <HAL_TIM_IC_Start_IT+0x234>)
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d022      	beq.n	8006ec6 <HAL_TIM_IC_Start_IT+0x1f6>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e88:	d01d      	beq.n	8006ec6 <HAL_TIM_IC_Start_IT+0x1f6>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	4a1e      	ldr	r2, [pc, #120]	; (8006f08 <HAL_TIM_IC_Start_IT+0x238>)
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d018      	beq.n	8006ec6 <HAL_TIM_IC_Start_IT+0x1f6>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	4a1c      	ldr	r2, [pc, #112]	; (8006f0c <HAL_TIM_IC_Start_IT+0x23c>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d013      	beq.n	8006ec6 <HAL_TIM_IC_Start_IT+0x1f6>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	4a1b      	ldr	r2, [pc, #108]	; (8006f10 <HAL_TIM_IC_Start_IT+0x240>)
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	d00e      	beq.n	8006ec6 <HAL_TIM_IC_Start_IT+0x1f6>
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	4a19      	ldr	r2, [pc, #100]	; (8006f14 <HAL_TIM_IC_Start_IT+0x244>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d009      	beq.n	8006ec6 <HAL_TIM_IC_Start_IT+0x1f6>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	4a18      	ldr	r2, [pc, #96]	; (8006f18 <HAL_TIM_IC_Start_IT+0x248>)
 8006eb8:	4293      	cmp	r3, r2
 8006eba:	d004      	beq.n	8006ec6 <HAL_TIM_IC_Start_IT+0x1f6>
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	4a16      	ldr	r2, [pc, #88]	; (8006f1c <HAL_TIM_IC_Start_IT+0x24c>)
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d111      	bne.n	8006eea <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	689b      	ldr	r3, [r3, #8]
 8006ecc:	f003 0307 	and.w	r3, r3, #7
 8006ed0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ed2:	68bb      	ldr	r3, [r7, #8]
 8006ed4:	2b06      	cmp	r3, #6
 8006ed6:	d010      	beq.n	8006efa <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	681a      	ldr	r2, [r3, #0]
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f042 0201 	orr.w	r2, r2, #1
 8006ee6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ee8:	e007      	b.n	8006efa <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	681a      	ldr	r2, [r3, #0]
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f042 0201 	orr.w	r2, r2, #1
 8006ef8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006efa:	7bfb      	ldrb	r3, [r7, #15]
}
 8006efc:	4618      	mov	r0, r3
 8006efe:	3710      	adds	r7, #16
 8006f00:	46bd      	mov	sp, r7
 8006f02:	bd80      	pop	{r7, pc}
 8006f04:	40010000 	.word	0x40010000
 8006f08:	40000400 	.word	0x40000400
 8006f0c:	40000800 	.word	0x40000800
 8006f10:	40000c00 	.word	0x40000c00
 8006f14:	40010400 	.word	0x40010400
 8006f18:	40014000 	.word	0x40014000
 8006f1c:	40001800 	.word	0x40001800

08006f20 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b086      	sub	sp, #24
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
 8006f28:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d101      	bne.n	8006f34 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006f30:	2301      	movs	r3, #1
 8006f32:	e097      	b.n	8007064 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f3a:	b2db      	uxtb	r3, r3
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d106      	bne.n	8006f4e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2200      	movs	r2, #0
 8006f44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006f48:	6878      	ldr	r0, [r7, #4]
 8006f4a:	f7fd fa95 	bl	8004478 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2202      	movs	r2, #2
 8006f52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	689b      	ldr	r3, [r3, #8]
 8006f5c:	687a      	ldr	r2, [r7, #4]
 8006f5e:	6812      	ldr	r2, [r2, #0]
 8006f60:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006f64:	f023 0307 	bic.w	r3, r3, #7
 8006f68:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681a      	ldr	r2, [r3, #0]
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	3304      	adds	r3, #4
 8006f72:	4619      	mov	r1, r3
 8006f74:	4610      	mov	r0, r2
 8006f76:	f000 fc97 	bl	80078a8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	689b      	ldr	r3, [r3, #8]
 8006f80:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	699b      	ldr	r3, [r3, #24]
 8006f88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	6a1b      	ldr	r3, [r3, #32]
 8006f90:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	697a      	ldr	r2, [r7, #20]
 8006f98:	4313      	orrs	r3, r2
 8006f9a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006f9c:	693b      	ldr	r3, [r7, #16]
 8006f9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fa2:	f023 0303 	bic.w	r3, r3, #3
 8006fa6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	689a      	ldr	r2, [r3, #8]
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	699b      	ldr	r3, [r3, #24]
 8006fb0:	021b      	lsls	r3, r3, #8
 8006fb2:	4313      	orrs	r3, r2
 8006fb4:	693a      	ldr	r2, [r7, #16]
 8006fb6:	4313      	orrs	r3, r2
 8006fb8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006fba:	693b      	ldr	r3, [r7, #16]
 8006fbc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006fc0:	f023 030c 	bic.w	r3, r3, #12
 8006fc4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006fc6:	693b      	ldr	r3, [r7, #16]
 8006fc8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006fcc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006fd0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	68da      	ldr	r2, [r3, #12]
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	69db      	ldr	r3, [r3, #28]
 8006fda:	021b      	lsls	r3, r3, #8
 8006fdc:	4313      	orrs	r3, r2
 8006fde:	693a      	ldr	r2, [r7, #16]
 8006fe0:	4313      	orrs	r3, r2
 8006fe2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	691b      	ldr	r3, [r3, #16]
 8006fe8:	011a      	lsls	r2, r3, #4
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	6a1b      	ldr	r3, [r3, #32]
 8006fee:	031b      	lsls	r3, r3, #12
 8006ff0:	4313      	orrs	r3, r2
 8006ff2:	693a      	ldr	r2, [r7, #16]
 8006ff4:	4313      	orrs	r3, r2
 8006ff6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006ffe:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8007006:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	685a      	ldr	r2, [r3, #4]
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	695b      	ldr	r3, [r3, #20]
 8007010:	011b      	lsls	r3, r3, #4
 8007012:	4313      	orrs	r3, r2
 8007014:	68fa      	ldr	r2, [r7, #12]
 8007016:	4313      	orrs	r3, r2
 8007018:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	697a      	ldr	r2, [r7, #20]
 8007020:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	693a      	ldr	r2, [r7, #16]
 8007028:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	68fa      	ldr	r2, [r7, #12]
 8007030:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2201      	movs	r2, #1
 8007036:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2201      	movs	r2, #1
 800703e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2201      	movs	r2, #1
 8007046:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2201      	movs	r2, #1
 800704e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2201      	movs	r2, #1
 8007056:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2201      	movs	r2, #1
 800705e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007062:	2300      	movs	r3, #0
}
 8007064:	4618      	mov	r0, r3
 8007066:	3718      	adds	r7, #24
 8007068:	46bd      	mov	sp, r7
 800706a:	bd80      	pop	{r7, pc}

0800706c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b084      	sub	sp, #16
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
 8007074:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800707c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007084:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800708c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007094:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d110      	bne.n	80070be <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800709c:	7bfb      	ldrb	r3, [r7, #15]
 800709e:	2b01      	cmp	r3, #1
 80070a0:	d102      	bne.n	80070a8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80070a2:	7b7b      	ldrb	r3, [r7, #13]
 80070a4:	2b01      	cmp	r3, #1
 80070a6:	d001      	beq.n	80070ac <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80070a8:	2301      	movs	r3, #1
 80070aa:	e069      	b.n	8007180 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2202      	movs	r2, #2
 80070b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2202      	movs	r2, #2
 80070b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80070bc:	e031      	b.n	8007122 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	2b04      	cmp	r3, #4
 80070c2:	d110      	bne.n	80070e6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80070c4:	7bbb      	ldrb	r3, [r7, #14]
 80070c6:	2b01      	cmp	r3, #1
 80070c8:	d102      	bne.n	80070d0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80070ca:	7b3b      	ldrb	r3, [r7, #12]
 80070cc:	2b01      	cmp	r3, #1
 80070ce:	d001      	beq.n	80070d4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80070d0:	2301      	movs	r3, #1
 80070d2:	e055      	b.n	8007180 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2202      	movs	r2, #2
 80070d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2202      	movs	r2, #2
 80070e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80070e4:	e01d      	b.n	8007122 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80070e6:	7bfb      	ldrb	r3, [r7, #15]
 80070e8:	2b01      	cmp	r3, #1
 80070ea:	d108      	bne.n	80070fe <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80070ec:	7bbb      	ldrb	r3, [r7, #14]
 80070ee:	2b01      	cmp	r3, #1
 80070f0:	d105      	bne.n	80070fe <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80070f2:	7b7b      	ldrb	r3, [r7, #13]
 80070f4:	2b01      	cmp	r3, #1
 80070f6:	d102      	bne.n	80070fe <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80070f8:	7b3b      	ldrb	r3, [r7, #12]
 80070fa:	2b01      	cmp	r3, #1
 80070fc:	d001      	beq.n	8007102 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80070fe:	2301      	movs	r3, #1
 8007100:	e03e      	b.n	8007180 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2202      	movs	r2, #2
 8007106:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2202      	movs	r2, #2
 800710e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2202      	movs	r2, #2
 8007116:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2202      	movs	r2, #2
 800711e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d003      	beq.n	8007130 <HAL_TIM_Encoder_Start+0xc4>
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	2b04      	cmp	r3, #4
 800712c:	d008      	beq.n	8007140 <HAL_TIM_Encoder_Start+0xd4>
 800712e:	e00f      	b.n	8007150 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	2201      	movs	r2, #1
 8007136:	2100      	movs	r1, #0
 8007138:	4618      	mov	r0, r3
 800713a:	f000 ffc9 	bl	80080d0 <TIM_CCxChannelCmd>
      break;
 800713e:	e016      	b.n	800716e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	2201      	movs	r2, #1
 8007146:	2104      	movs	r1, #4
 8007148:	4618      	mov	r0, r3
 800714a:	f000 ffc1 	bl	80080d0 <TIM_CCxChannelCmd>
      break;
 800714e:	e00e      	b.n	800716e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	2201      	movs	r2, #1
 8007156:	2100      	movs	r1, #0
 8007158:	4618      	mov	r0, r3
 800715a:	f000 ffb9 	bl	80080d0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	2201      	movs	r2, #1
 8007164:	2104      	movs	r1, #4
 8007166:	4618      	mov	r0, r3
 8007168:	f000 ffb2 	bl	80080d0 <TIM_CCxChannelCmd>
      break;
 800716c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	681a      	ldr	r2, [r3, #0]
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f042 0201 	orr.w	r2, r2, #1
 800717c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800717e:	2300      	movs	r3, #0
}
 8007180:	4618      	mov	r0, r3
 8007182:	3710      	adds	r7, #16
 8007184:	46bd      	mov	sp, r7
 8007186:	bd80      	pop	{r7, pc}

08007188 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b082      	sub	sp, #8
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	691b      	ldr	r3, [r3, #16]
 8007196:	f003 0302 	and.w	r3, r3, #2
 800719a:	2b02      	cmp	r3, #2
 800719c:	d122      	bne.n	80071e4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	68db      	ldr	r3, [r3, #12]
 80071a4:	f003 0302 	and.w	r3, r3, #2
 80071a8:	2b02      	cmp	r3, #2
 80071aa:	d11b      	bne.n	80071e4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f06f 0202 	mvn.w	r2, #2
 80071b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2201      	movs	r2, #1
 80071ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	699b      	ldr	r3, [r3, #24]
 80071c2:	f003 0303 	and.w	r3, r3, #3
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d003      	beq.n	80071d2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80071ca:	6878      	ldr	r0, [r7, #4]
 80071cc:	f7fa faec 	bl	80017a8 <HAL_TIM_IC_CaptureCallback>
 80071d0:	e005      	b.n	80071de <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80071d2:	6878      	ldr	r0, [r7, #4]
 80071d4:	f000 fb4a 	bl	800786c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071d8:	6878      	ldr	r0, [r7, #4]
 80071da:	f000 fb51 	bl	8007880 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2200      	movs	r2, #0
 80071e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	691b      	ldr	r3, [r3, #16]
 80071ea:	f003 0304 	and.w	r3, r3, #4
 80071ee:	2b04      	cmp	r3, #4
 80071f0:	d122      	bne.n	8007238 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	68db      	ldr	r3, [r3, #12]
 80071f8:	f003 0304 	and.w	r3, r3, #4
 80071fc:	2b04      	cmp	r3, #4
 80071fe:	d11b      	bne.n	8007238 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f06f 0204 	mvn.w	r2, #4
 8007208:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2202      	movs	r2, #2
 800720e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	699b      	ldr	r3, [r3, #24]
 8007216:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800721a:	2b00      	cmp	r3, #0
 800721c:	d003      	beq.n	8007226 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800721e:	6878      	ldr	r0, [r7, #4]
 8007220:	f7fa fac2 	bl	80017a8 <HAL_TIM_IC_CaptureCallback>
 8007224:	e005      	b.n	8007232 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007226:	6878      	ldr	r0, [r7, #4]
 8007228:	f000 fb20 	bl	800786c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800722c:	6878      	ldr	r0, [r7, #4]
 800722e:	f000 fb27 	bl	8007880 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2200      	movs	r2, #0
 8007236:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	691b      	ldr	r3, [r3, #16]
 800723e:	f003 0308 	and.w	r3, r3, #8
 8007242:	2b08      	cmp	r3, #8
 8007244:	d122      	bne.n	800728c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	68db      	ldr	r3, [r3, #12]
 800724c:	f003 0308 	and.w	r3, r3, #8
 8007250:	2b08      	cmp	r3, #8
 8007252:	d11b      	bne.n	800728c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f06f 0208 	mvn.w	r2, #8
 800725c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2204      	movs	r2, #4
 8007262:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	69db      	ldr	r3, [r3, #28]
 800726a:	f003 0303 	and.w	r3, r3, #3
 800726e:	2b00      	cmp	r3, #0
 8007270:	d003      	beq.n	800727a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007272:	6878      	ldr	r0, [r7, #4]
 8007274:	f7fa fa98 	bl	80017a8 <HAL_TIM_IC_CaptureCallback>
 8007278:	e005      	b.n	8007286 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800727a:	6878      	ldr	r0, [r7, #4]
 800727c:	f000 faf6 	bl	800786c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007280:	6878      	ldr	r0, [r7, #4]
 8007282:	f000 fafd 	bl	8007880 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2200      	movs	r2, #0
 800728a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	691b      	ldr	r3, [r3, #16]
 8007292:	f003 0310 	and.w	r3, r3, #16
 8007296:	2b10      	cmp	r3, #16
 8007298:	d122      	bne.n	80072e0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	68db      	ldr	r3, [r3, #12]
 80072a0:	f003 0310 	and.w	r3, r3, #16
 80072a4:	2b10      	cmp	r3, #16
 80072a6:	d11b      	bne.n	80072e0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f06f 0210 	mvn.w	r2, #16
 80072b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2208      	movs	r2, #8
 80072b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	69db      	ldr	r3, [r3, #28]
 80072be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d003      	beq.n	80072ce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072c6:	6878      	ldr	r0, [r7, #4]
 80072c8:	f7fa fa6e 	bl	80017a8 <HAL_TIM_IC_CaptureCallback>
 80072cc:	e005      	b.n	80072da <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	f000 facc 	bl	800786c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072d4:	6878      	ldr	r0, [r7, #4]
 80072d6:	f000 fad3 	bl	8007880 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2200      	movs	r2, #0
 80072de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	691b      	ldr	r3, [r3, #16]
 80072e6:	f003 0301 	and.w	r3, r3, #1
 80072ea:	2b01      	cmp	r3, #1
 80072ec:	d10e      	bne.n	800730c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	68db      	ldr	r3, [r3, #12]
 80072f4:	f003 0301 	and.w	r3, r3, #1
 80072f8:	2b01      	cmp	r3, #1
 80072fa:	d107      	bne.n	800730c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f06f 0201 	mvn.w	r2, #1
 8007304:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f7fc ffa4 	bl	8004254 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	691b      	ldr	r3, [r3, #16]
 8007312:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007316:	2b80      	cmp	r3, #128	; 0x80
 8007318:	d10e      	bne.n	8007338 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	68db      	ldr	r3, [r3, #12]
 8007320:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007324:	2b80      	cmp	r3, #128	; 0x80
 8007326:	d107      	bne.n	8007338 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007330:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007332:	6878      	ldr	r0, [r7, #4]
 8007334:	f000 ffca 	bl	80082cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	691b      	ldr	r3, [r3, #16]
 800733e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007342:	2b40      	cmp	r3, #64	; 0x40
 8007344:	d10e      	bne.n	8007364 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	68db      	ldr	r3, [r3, #12]
 800734c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007350:	2b40      	cmp	r3, #64	; 0x40
 8007352:	d107      	bne.n	8007364 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800735c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800735e:	6878      	ldr	r0, [r7, #4]
 8007360:	f000 fa98 	bl	8007894 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	691b      	ldr	r3, [r3, #16]
 800736a:	f003 0320 	and.w	r3, r3, #32
 800736e:	2b20      	cmp	r3, #32
 8007370:	d10e      	bne.n	8007390 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	68db      	ldr	r3, [r3, #12]
 8007378:	f003 0320 	and.w	r3, r3, #32
 800737c:	2b20      	cmp	r3, #32
 800737e:	d107      	bne.n	8007390 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f06f 0220 	mvn.w	r2, #32
 8007388:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	f000 ff94 	bl	80082b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007390:	bf00      	nop
 8007392:	3708      	adds	r7, #8
 8007394:	46bd      	mov	sp, r7
 8007396:	bd80      	pop	{r7, pc}

08007398 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b086      	sub	sp, #24
 800739c:	af00      	add	r7, sp, #0
 800739e:	60f8      	str	r0, [r7, #12]
 80073a0:	60b9      	str	r1, [r7, #8]
 80073a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80073a4:	2300      	movs	r3, #0
 80073a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073ae:	2b01      	cmp	r3, #1
 80073b0:	d101      	bne.n	80073b6 <HAL_TIM_IC_ConfigChannel+0x1e>
 80073b2:	2302      	movs	r3, #2
 80073b4:	e088      	b.n	80074c8 <HAL_TIM_IC_ConfigChannel+0x130>
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	2201      	movs	r2, #1
 80073ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d11b      	bne.n	80073fc <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	6818      	ldr	r0, [r3, #0]
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	6819      	ldr	r1, [r3, #0]
 80073cc:	68bb      	ldr	r3, [r7, #8]
 80073ce:	685a      	ldr	r2, [r3, #4]
 80073d0:	68bb      	ldr	r3, [r7, #8]
 80073d2:	68db      	ldr	r3, [r3, #12]
 80073d4:	f000 fcb8 	bl	8007d48 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	699a      	ldr	r2, [r3, #24]
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f022 020c 	bic.w	r2, r2, #12
 80073e6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	6999      	ldr	r1, [r3, #24]
 80073ee:	68bb      	ldr	r3, [r7, #8]
 80073f0:	689a      	ldr	r2, [r3, #8]
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	430a      	orrs	r2, r1
 80073f8:	619a      	str	r2, [r3, #24]
 80073fa:	e060      	b.n	80074be <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2b04      	cmp	r3, #4
 8007400:	d11c      	bne.n	800743c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	6818      	ldr	r0, [r3, #0]
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	6819      	ldr	r1, [r3, #0]
 800740a:	68bb      	ldr	r3, [r7, #8]
 800740c:	685a      	ldr	r2, [r3, #4]
 800740e:	68bb      	ldr	r3, [r7, #8]
 8007410:	68db      	ldr	r3, [r3, #12]
 8007412:	f000 fd3c 	bl	8007e8e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	699a      	ldr	r2, [r3, #24]
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007424:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	6999      	ldr	r1, [r3, #24]
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	689b      	ldr	r3, [r3, #8]
 8007430:	021a      	lsls	r2, r3, #8
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	430a      	orrs	r2, r1
 8007438:	619a      	str	r2, [r3, #24]
 800743a:	e040      	b.n	80074be <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2b08      	cmp	r3, #8
 8007440:	d11b      	bne.n	800747a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	6818      	ldr	r0, [r3, #0]
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	6819      	ldr	r1, [r3, #0]
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	685a      	ldr	r2, [r3, #4]
 800744e:	68bb      	ldr	r3, [r7, #8]
 8007450:	68db      	ldr	r3, [r3, #12]
 8007452:	f000 fd89 	bl	8007f68 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	69da      	ldr	r2, [r3, #28]
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f022 020c 	bic.w	r2, r2, #12
 8007464:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	69d9      	ldr	r1, [r3, #28]
 800746c:	68bb      	ldr	r3, [r7, #8]
 800746e:	689a      	ldr	r2, [r3, #8]
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	430a      	orrs	r2, r1
 8007476:	61da      	str	r2, [r3, #28]
 8007478:	e021      	b.n	80074be <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2b0c      	cmp	r3, #12
 800747e:	d11c      	bne.n	80074ba <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	6818      	ldr	r0, [r3, #0]
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	6819      	ldr	r1, [r3, #0]
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	685a      	ldr	r2, [r3, #4]
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	68db      	ldr	r3, [r3, #12]
 8007490:	f000 fda6 	bl	8007fe0 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	69da      	ldr	r2, [r3, #28]
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80074a2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	69d9      	ldr	r1, [r3, #28]
 80074aa:	68bb      	ldr	r3, [r7, #8]
 80074ac:	689b      	ldr	r3, [r3, #8]
 80074ae:	021a      	lsls	r2, r3, #8
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	430a      	orrs	r2, r1
 80074b6:	61da      	str	r2, [r3, #28]
 80074b8:	e001      	b.n	80074be <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80074ba:	2301      	movs	r3, #1
 80074bc:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	2200      	movs	r2, #0
 80074c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80074c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80074c8:	4618      	mov	r0, r3
 80074ca:	3718      	adds	r7, #24
 80074cc:	46bd      	mov	sp, r7
 80074ce:	bd80      	pop	{r7, pc}

080074d0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b086      	sub	sp, #24
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	60f8      	str	r0, [r7, #12]
 80074d8:	60b9      	str	r1, [r7, #8]
 80074da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80074dc:	2300      	movs	r3, #0
 80074de:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80074e6:	2b01      	cmp	r3, #1
 80074e8:	d101      	bne.n	80074ee <HAL_TIM_PWM_ConfigChannel+0x1e>
 80074ea:	2302      	movs	r3, #2
 80074ec:	e0ae      	b.n	800764c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	2201      	movs	r2, #1
 80074f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2b0c      	cmp	r3, #12
 80074fa:	f200 809f 	bhi.w	800763c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80074fe:	a201      	add	r2, pc, #4	; (adr r2, 8007504 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007504:	08007539 	.word	0x08007539
 8007508:	0800763d 	.word	0x0800763d
 800750c:	0800763d 	.word	0x0800763d
 8007510:	0800763d 	.word	0x0800763d
 8007514:	08007579 	.word	0x08007579
 8007518:	0800763d 	.word	0x0800763d
 800751c:	0800763d 	.word	0x0800763d
 8007520:	0800763d 	.word	0x0800763d
 8007524:	080075bb 	.word	0x080075bb
 8007528:	0800763d 	.word	0x0800763d
 800752c:	0800763d 	.word	0x0800763d
 8007530:	0800763d 	.word	0x0800763d
 8007534:	080075fb 	.word	0x080075fb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	68b9      	ldr	r1, [r7, #8]
 800753e:	4618      	mov	r0, r3
 8007540:	f000 fa52 	bl	80079e8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	699a      	ldr	r2, [r3, #24]
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f042 0208 	orr.w	r2, r2, #8
 8007552:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	699a      	ldr	r2, [r3, #24]
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f022 0204 	bic.w	r2, r2, #4
 8007562:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	6999      	ldr	r1, [r3, #24]
 800756a:	68bb      	ldr	r3, [r7, #8]
 800756c:	691a      	ldr	r2, [r3, #16]
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	430a      	orrs	r2, r1
 8007574:	619a      	str	r2, [r3, #24]
      break;
 8007576:	e064      	b.n	8007642 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	68b9      	ldr	r1, [r7, #8]
 800757e:	4618      	mov	r0, r3
 8007580:	f000 faa2 	bl	8007ac8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	699a      	ldr	r2, [r3, #24]
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007592:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	699a      	ldr	r2, [r3, #24]
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	6999      	ldr	r1, [r3, #24]
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	691b      	ldr	r3, [r3, #16]
 80075ae:	021a      	lsls	r2, r3, #8
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	430a      	orrs	r2, r1
 80075b6:	619a      	str	r2, [r3, #24]
      break;
 80075b8:	e043      	b.n	8007642 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	68b9      	ldr	r1, [r7, #8]
 80075c0:	4618      	mov	r0, r3
 80075c2:	f000 faf7 	bl	8007bb4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	69da      	ldr	r2, [r3, #28]
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f042 0208 	orr.w	r2, r2, #8
 80075d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	69da      	ldr	r2, [r3, #28]
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	f022 0204 	bic.w	r2, r2, #4
 80075e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	69d9      	ldr	r1, [r3, #28]
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	691a      	ldr	r2, [r3, #16]
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	430a      	orrs	r2, r1
 80075f6:	61da      	str	r2, [r3, #28]
      break;
 80075f8:	e023      	b.n	8007642 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	68b9      	ldr	r1, [r7, #8]
 8007600:	4618      	mov	r0, r3
 8007602:	f000 fb4b 	bl	8007c9c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	69da      	ldr	r2, [r3, #28]
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007614:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	69da      	ldr	r2, [r3, #28]
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007624:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	69d9      	ldr	r1, [r3, #28]
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	691b      	ldr	r3, [r3, #16]
 8007630:	021a      	lsls	r2, r3, #8
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	430a      	orrs	r2, r1
 8007638:	61da      	str	r2, [r3, #28]
      break;
 800763a:	e002      	b.n	8007642 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800763c:	2301      	movs	r3, #1
 800763e:	75fb      	strb	r3, [r7, #23]
      break;
 8007640:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	2200      	movs	r2, #0
 8007646:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800764a:	7dfb      	ldrb	r3, [r7, #23]
}
 800764c:	4618      	mov	r0, r3
 800764e:	3718      	adds	r7, #24
 8007650:	46bd      	mov	sp, r7
 8007652:	bd80      	pop	{r7, pc}

08007654 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b084      	sub	sp, #16
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
 800765c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800765e:	2300      	movs	r3, #0
 8007660:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007668:	2b01      	cmp	r3, #1
 800766a:	d101      	bne.n	8007670 <HAL_TIM_ConfigClockSource+0x1c>
 800766c:	2302      	movs	r3, #2
 800766e:	e0b4      	b.n	80077da <HAL_TIM_ConfigClockSource+0x186>
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2201      	movs	r2, #1
 8007674:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2202      	movs	r2, #2
 800767c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	689b      	ldr	r3, [r3, #8]
 8007686:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800768e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007696:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	68ba      	ldr	r2, [r7, #8]
 800769e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076a8:	d03e      	beq.n	8007728 <HAL_TIM_ConfigClockSource+0xd4>
 80076aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076ae:	f200 8087 	bhi.w	80077c0 <HAL_TIM_ConfigClockSource+0x16c>
 80076b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076b6:	f000 8086 	beq.w	80077c6 <HAL_TIM_ConfigClockSource+0x172>
 80076ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076be:	d87f      	bhi.n	80077c0 <HAL_TIM_ConfigClockSource+0x16c>
 80076c0:	2b70      	cmp	r3, #112	; 0x70
 80076c2:	d01a      	beq.n	80076fa <HAL_TIM_ConfigClockSource+0xa6>
 80076c4:	2b70      	cmp	r3, #112	; 0x70
 80076c6:	d87b      	bhi.n	80077c0 <HAL_TIM_ConfigClockSource+0x16c>
 80076c8:	2b60      	cmp	r3, #96	; 0x60
 80076ca:	d050      	beq.n	800776e <HAL_TIM_ConfigClockSource+0x11a>
 80076cc:	2b60      	cmp	r3, #96	; 0x60
 80076ce:	d877      	bhi.n	80077c0 <HAL_TIM_ConfigClockSource+0x16c>
 80076d0:	2b50      	cmp	r3, #80	; 0x50
 80076d2:	d03c      	beq.n	800774e <HAL_TIM_ConfigClockSource+0xfa>
 80076d4:	2b50      	cmp	r3, #80	; 0x50
 80076d6:	d873      	bhi.n	80077c0 <HAL_TIM_ConfigClockSource+0x16c>
 80076d8:	2b40      	cmp	r3, #64	; 0x40
 80076da:	d058      	beq.n	800778e <HAL_TIM_ConfigClockSource+0x13a>
 80076dc:	2b40      	cmp	r3, #64	; 0x40
 80076de:	d86f      	bhi.n	80077c0 <HAL_TIM_ConfigClockSource+0x16c>
 80076e0:	2b30      	cmp	r3, #48	; 0x30
 80076e2:	d064      	beq.n	80077ae <HAL_TIM_ConfigClockSource+0x15a>
 80076e4:	2b30      	cmp	r3, #48	; 0x30
 80076e6:	d86b      	bhi.n	80077c0 <HAL_TIM_ConfigClockSource+0x16c>
 80076e8:	2b20      	cmp	r3, #32
 80076ea:	d060      	beq.n	80077ae <HAL_TIM_ConfigClockSource+0x15a>
 80076ec:	2b20      	cmp	r3, #32
 80076ee:	d867      	bhi.n	80077c0 <HAL_TIM_ConfigClockSource+0x16c>
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d05c      	beq.n	80077ae <HAL_TIM_ConfigClockSource+0x15a>
 80076f4:	2b10      	cmp	r3, #16
 80076f6:	d05a      	beq.n	80077ae <HAL_TIM_ConfigClockSource+0x15a>
 80076f8:	e062      	b.n	80077c0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6818      	ldr	r0, [r3, #0]
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	6899      	ldr	r1, [r3, #8]
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	685a      	ldr	r2, [r3, #4]
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	68db      	ldr	r3, [r3, #12]
 800770a:	f000 fcc1 	bl	8008090 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	689b      	ldr	r3, [r3, #8]
 8007714:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007716:	68bb      	ldr	r3, [r7, #8]
 8007718:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800771c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	68ba      	ldr	r2, [r7, #8]
 8007724:	609a      	str	r2, [r3, #8]
      break;
 8007726:	e04f      	b.n	80077c8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	6818      	ldr	r0, [r3, #0]
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	6899      	ldr	r1, [r3, #8]
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	685a      	ldr	r2, [r3, #4]
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	68db      	ldr	r3, [r3, #12]
 8007738:	f000 fcaa 	bl	8008090 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	689a      	ldr	r2, [r3, #8]
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800774a:	609a      	str	r2, [r3, #8]
      break;
 800774c:	e03c      	b.n	80077c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6818      	ldr	r0, [r3, #0]
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	6859      	ldr	r1, [r3, #4]
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	68db      	ldr	r3, [r3, #12]
 800775a:	461a      	mov	r2, r3
 800775c:	f000 fb68 	bl	8007e30 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	2150      	movs	r1, #80	; 0x50
 8007766:	4618      	mov	r0, r3
 8007768:	f000 fc77 	bl	800805a <TIM_ITRx_SetConfig>
      break;
 800776c:	e02c      	b.n	80077c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6818      	ldr	r0, [r3, #0]
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	6859      	ldr	r1, [r3, #4]
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	68db      	ldr	r3, [r3, #12]
 800777a:	461a      	mov	r2, r3
 800777c:	f000 fbc4 	bl	8007f08 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	2160      	movs	r1, #96	; 0x60
 8007786:	4618      	mov	r0, r3
 8007788:	f000 fc67 	bl	800805a <TIM_ITRx_SetConfig>
      break;
 800778c:	e01c      	b.n	80077c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6818      	ldr	r0, [r3, #0]
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	6859      	ldr	r1, [r3, #4]
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	68db      	ldr	r3, [r3, #12]
 800779a:	461a      	mov	r2, r3
 800779c:	f000 fb48 	bl	8007e30 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	2140      	movs	r1, #64	; 0x40
 80077a6:	4618      	mov	r0, r3
 80077a8:	f000 fc57 	bl	800805a <TIM_ITRx_SetConfig>
      break;
 80077ac:	e00c      	b.n	80077c8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681a      	ldr	r2, [r3, #0]
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	4619      	mov	r1, r3
 80077b8:	4610      	mov	r0, r2
 80077ba:	f000 fc4e 	bl	800805a <TIM_ITRx_SetConfig>
      break;
 80077be:	e003      	b.n	80077c8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80077c0:	2301      	movs	r3, #1
 80077c2:	73fb      	strb	r3, [r7, #15]
      break;
 80077c4:	e000      	b.n	80077c8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80077c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2201      	movs	r2, #1
 80077cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2200      	movs	r2, #0
 80077d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80077d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80077da:	4618      	mov	r0, r3
 80077dc:	3710      	adds	r7, #16
 80077de:	46bd      	mov	sp, r7
 80077e0:	bd80      	pop	{r7, pc}
	...

080077e4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80077e4:	b480      	push	{r7}
 80077e6:	b085      	sub	sp, #20
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
 80077ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80077ee:	2300      	movs	r3, #0
 80077f0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	2b0c      	cmp	r3, #12
 80077f6:	d831      	bhi.n	800785c <HAL_TIM_ReadCapturedValue+0x78>
 80077f8:	a201      	add	r2, pc, #4	; (adr r2, 8007800 <HAL_TIM_ReadCapturedValue+0x1c>)
 80077fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077fe:	bf00      	nop
 8007800:	08007835 	.word	0x08007835
 8007804:	0800785d 	.word	0x0800785d
 8007808:	0800785d 	.word	0x0800785d
 800780c:	0800785d 	.word	0x0800785d
 8007810:	0800783f 	.word	0x0800783f
 8007814:	0800785d 	.word	0x0800785d
 8007818:	0800785d 	.word	0x0800785d
 800781c:	0800785d 	.word	0x0800785d
 8007820:	08007849 	.word	0x08007849
 8007824:	0800785d 	.word	0x0800785d
 8007828:	0800785d 	.word	0x0800785d
 800782c:	0800785d 	.word	0x0800785d
 8007830:	08007853 	.word	0x08007853
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800783a:	60fb      	str	r3, [r7, #12]

      break;
 800783c:	e00f      	b.n	800785e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007844:	60fb      	str	r3, [r7, #12]

      break;
 8007846:	e00a      	b.n	800785e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800784e:	60fb      	str	r3, [r7, #12]

      break;
 8007850:	e005      	b.n	800785e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007858:	60fb      	str	r3, [r7, #12]

      break;
 800785a:	e000      	b.n	800785e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800785c:	bf00      	nop
  }

  return tmpreg;
 800785e:	68fb      	ldr	r3, [r7, #12]
}
 8007860:	4618      	mov	r0, r3
 8007862:	3714      	adds	r7, #20
 8007864:	46bd      	mov	sp, r7
 8007866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786a:	4770      	bx	lr

0800786c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800786c:	b480      	push	{r7}
 800786e:	b083      	sub	sp, #12
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007874:	bf00      	nop
 8007876:	370c      	adds	r7, #12
 8007878:	46bd      	mov	sp, r7
 800787a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787e:	4770      	bx	lr

08007880 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007880:	b480      	push	{r7}
 8007882:	b083      	sub	sp, #12
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007888:	bf00      	nop
 800788a:	370c      	adds	r7, #12
 800788c:	46bd      	mov	sp, r7
 800788e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007892:	4770      	bx	lr

08007894 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007894:	b480      	push	{r7}
 8007896:	b083      	sub	sp, #12
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800789c:	bf00      	nop
 800789e:	370c      	adds	r7, #12
 80078a0:	46bd      	mov	sp, r7
 80078a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a6:	4770      	bx	lr

080078a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80078a8:	b480      	push	{r7}
 80078aa:	b085      	sub	sp, #20
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
 80078b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	4a40      	ldr	r2, [pc, #256]	; (80079bc <TIM_Base_SetConfig+0x114>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d013      	beq.n	80078e8 <TIM_Base_SetConfig+0x40>
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80078c6:	d00f      	beq.n	80078e8 <TIM_Base_SetConfig+0x40>
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	4a3d      	ldr	r2, [pc, #244]	; (80079c0 <TIM_Base_SetConfig+0x118>)
 80078cc:	4293      	cmp	r3, r2
 80078ce:	d00b      	beq.n	80078e8 <TIM_Base_SetConfig+0x40>
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	4a3c      	ldr	r2, [pc, #240]	; (80079c4 <TIM_Base_SetConfig+0x11c>)
 80078d4:	4293      	cmp	r3, r2
 80078d6:	d007      	beq.n	80078e8 <TIM_Base_SetConfig+0x40>
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	4a3b      	ldr	r2, [pc, #236]	; (80079c8 <TIM_Base_SetConfig+0x120>)
 80078dc:	4293      	cmp	r3, r2
 80078de:	d003      	beq.n	80078e8 <TIM_Base_SetConfig+0x40>
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	4a3a      	ldr	r2, [pc, #232]	; (80079cc <TIM_Base_SetConfig+0x124>)
 80078e4:	4293      	cmp	r3, r2
 80078e6:	d108      	bne.n	80078fa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80078f0:	683b      	ldr	r3, [r7, #0]
 80078f2:	685b      	ldr	r3, [r3, #4]
 80078f4:	68fa      	ldr	r2, [r7, #12]
 80078f6:	4313      	orrs	r3, r2
 80078f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	4a2f      	ldr	r2, [pc, #188]	; (80079bc <TIM_Base_SetConfig+0x114>)
 80078fe:	4293      	cmp	r3, r2
 8007900:	d02b      	beq.n	800795a <TIM_Base_SetConfig+0xb2>
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007908:	d027      	beq.n	800795a <TIM_Base_SetConfig+0xb2>
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	4a2c      	ldr	r2, [pc, #176]	; (80079c0 <TIM_Base_SetConfig+0x118>)
 800790e:	4293      	cmp	r3, r2
 8007910:	d023      	beq.n	800795a <TIM_Base_SetConfig+0xb2>
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	4a2b      	ldr	r2, [pc, #172]	; (80079c4 <TIM_Base_SetConfig+0x11c>)
 8007916:	4293      	cmp	r3, r2
 8007918:	d01f      	beq.n	800795a <TIM_Base_SetConfig+0xb2>
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	4a2a      	ldr	r2, [pc, #168]	; (80079c8 <TIM_Base_SetConfig+0x120>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d01b      	beq.n	800795a <TIM_Base_SetConfig+0xb2>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	4a29      	ldr	r2, [pc, #164]	; (80079cc <TIM_Base_SetConfig+0x124>)
 8007926:	4293      	cmp	r3, r2
 8007928:	d017      	beq.n	800795a <TIM_Base_SetConfig+0xb2>
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	4a28      	ldr	r2, [pc, #160]	; (80079d0 <TIM_Base_SetConfig+0x128>)
 800792e:	4293      	cmp	r3, r2
 8007930:	d013      	beq.n	800795a <TIM_Base_SetConfig+0xb2>
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	4a27      	ldr	r2, [pc, #156]	; (80079d4 <TIM_Base_SetConfig+0x12c>)
 8007936:	4293      	cmp	r3, r2
 8007938:	d00f      	beq.n	800795a <TIM_Base_SetConfig+0xb2>
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	4a26      	ldr	r2, [pc, #152]	; (80079d8 <TIM_Base_SetConfig+0x130>)
 800793e:	4293      	cmp	r3, r2
 8007940:	d00b      	beq.n	800795a <TIM_Base_SetConfig+0xb2>
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	4a25      	ldr	r2, [pc, #148]	; (80079dc <TIM_Base_SetConfig+0x134>)
 8007946:	4293      	cmp	r3, r2
 8007948:	d007      	beq.n	800795a <TIM_Base_SetConfig+0xb2>
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	4a24      	ldr	r2, [pc, #144]	; (80079e0 <TIM_Base_SetConfig+0x138>)
 800794e:	4293      	cmp	r3, r2
 8007950:	d003      	beq.n	800795a <TIM_Base_SetConfig+0xb2>
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	4a23      	ldr	r2, [pc, #140]	; (80079e4 <TIM_Base_SetConfig+0x13c>)
 8007956:	4293      	cmp	r3, r2
 8007958:	d108      	bne.n	800796c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007960:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007962:	683b      	ldr	r3, [r7, #0]
 8007964:	68db      	ldr	r3, [r3, #12]
 8007966:	68fa      	ldr	r2, [r7, #12]
 8007968:	4313      	orrs	r3, r2
 800796a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	695b      	ldr	r3, [r3, #20]
 8007976:	4313      	orrs	r3, r2
 8007978:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	68fa      	ldr	r2, [r7, #12]
 800797e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	689a      	ldr	r2, [r3, #8]
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	681a      	ldr	r2, [r3, #0]
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	4a0a      	ldr	r2, [pc, #40]	; (80079bc <TIM_Base_SetConfig+0x114>)
 8007994:	4293      	cmp	r3, r2
 8007996:	d003      	beq.n	80079a0 <TIM_Base_SetConfig+0xf8>
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	4a0c      	ldr	r2, [pc, #48]	; (80079cc <TIM_Base_SetConfig+0x124>)
 800799c:	4293      	cmp	r3, r2
 800799e:	d103      	bne.n	80079a8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	691a      	ldr	r2, [r3, #16]
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2201      	movs	r2, #1
 80079ac:	615a      	str	r2, [r3, #20]
}
 80079ae:	bf00      	nop
 80079b0:	3714      	adds	r7, #20
 80079b2:	46bd      	mov	sp, r7
 80079b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b8:	4770      	bx	lr
 80079ba:	bf00      	nop
 80079bc:	40010000 	.word	0x40010000
 80079c0:	40000400 	.word	0x40000400
 80079c4:	40000800 	.word	0x40000800
 80079c8:	40000c00 	.word	0x40000c00
 80079cc:	40010400 	.word	0x40010400
 80079d0:	40014000 	.word	0x40014000
 80079d4:	40014400 	.word	0x40014400
 80079d8:	40014800 	.word	0x40014800
 80079dc:	40001800 	.word	0x40001800
 80079e0:	40001c00 	.word	0x40001c00
 80079e4:	40002000 	.word	0x40002000

080079e8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80079e8:	b480      	push	{r7}
 80079ea:	b087      	sub	sp, #28
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
 80079f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	6a1b      	ldr	r3, [r3, #32]
 80079f6:	f023 0201 	bic.w	r2, r3, #1
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	6a1b      	ldr	r3, [r3, #32]
 8007a02:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	685b      	ldr	r3, [r3, #4]
 8007a08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	699b      	ldr	r3, [r3, #24]
 8007a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	f023 0303 	bic.w	r3, r3, #3
 8007a1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	68fa      	ldr	r2, [r7, #12]
 8007a26:	4313      	orrs	r3, r2
 8007a28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007a2a:	697b      	ldr	r3, [r7, #20]
 8007a2c:	f023 0302 	bic.w	r3, r3, #2
 8007a30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007a32:	683b      	ldr	r3, [r7, #0]
 8007a34:	689b      	ldr	r3, [r3, #8]
 8007a36:	697a      	ldr	r2, [r7, #20]
 8007a38:	4313      	orrs	r3, r2
 8007a3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	4a20      	ldr	r2, [pc, #128]	; (8007ac0 <TIM_OC1_SetConfig+0xd8>)
 8007a40:	4293      	cmp	r3, r2
 8007a42:	d003      	beq.n	8007a4c <TIM_OC1_SetConfig+0x64>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	4a1f      	ldr	r2, [pc, #124]	; (8007ac4 <TIM_OC1_SetConfig+0xdc>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d10c      	bne.n	8007a66 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007a4c:	697b      	ldr	r3, [r7, #20]
 8007a4e:	f023 0308 	bic.w	r3, r3, #8
 8007a52:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	68db      	ldr	r3, [r3, #12]
 8007a58:	697a      	ldr	r2, [r7, #20]
 8007a5a:	4313      	orrs	r3, r2
 8007a5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007a5e:	697b      	ldr	r3, [r7, #20]
 8007a60:	f023 0304 	bic.w	r3, r3, #4
 8007a64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	4a15      	ldr	r2, [pc, #84]	; (8007ac0 <TIM_OC1_SetConfig+0xd8>)
 8007a6a:	4293      	cmp	r3, r2
 8007a6c:	d003      	beq.n	8007a76 <TIM_OC1_SetConfig+0x8e>
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	4a14      	ldr	r2, [pc, #80]	; (8007ac4 <TIM_OC1_SetConfig+0xdc>)
 8007a72:	4293      	cmp	r3, r2
 8007a74:	d111      	bne.n	8007a9a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007a76:	693b      	ldr	r3, [r7, #16]
 8007a78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007a7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007a7e:	693b      	ldr	r3, [r7, #16]
 8007a80:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007a84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	695b      	ldr	r3, [r3, #20]
 8007a8a:	693a      	ldr	r2, [r7, #16]
 8007a8c:	4313      	orrs	r3, r2
 8007a8e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	699b      	ldr	r3, [r3, #24]
 8007a94:	693a      	ldr	r2, [r7, #16]
 8007a96:	4313      	orrs	r3, r2
 8007a98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	693a      	ldr	r2, [r7, #16]
 8007a9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	68fa      	ldr	r2, [r7, #12]
 8007aa4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	685a      	ldr	r2, [r3, #4]
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	697a      	ldr	r2, [r7, #20]
 8007ab2:	621a      	str	r2, [r3, #32]
}
 8007ab4:	bf00      	nop
 8007ab6:	371c      	adds	r7, #28
 8007ab8:	46bd      	mov	sp, r7
 8007aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abe:	4770      	bx	lr
 8007ac0:	40010000 	.word	0x40010000
 8007ac4:	40010400 	.word	0x40010400

08007ac8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b087      	sub	sp, #28
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
 8007ad0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6a1b      	ldr	r3, [r3, #32]
 8007ad6:	f023 0210 	bic.w	r2, r3, #16
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6a1b      	ldr	r3, [r3, #32]
 8007ae2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	685b      	ldr	r3, [r3, #4]
 8007ae8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	699b      	ldr	r3, [r3, #24]
 8007aee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007af6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007afe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	021b      	lsls	r3, r3, #8
 8007b06:	68fa      	ldr	r2, [r7, #12]
 8007b08:	4313      	orrs	r3, r2
 8007b0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	f023 0320 	bic.w	r3, r3, #32
 8007b12:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	689b      	ldr	r3, [r3, #8]
 8007b18:	011b      	lsls	r3, r3, #4
 8007b1a:	697a      	ldr	r2, [r7, #20]
 8007b1c:	4313      	orrs	r3, r2
 8007b1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	4a22      	ldr	r2, [pc, #136]	; (8007bac <TIM_OC2_SetConfig+0xe4>)
 8007b24:	4293      	cmp	r3, r2
 8007b26:	d003      	beq.n	8007b30 <TIM_OC2_SetConfig+0x68>
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	4a21      	ldr	r2, [pc, #132]	; (8007bb0 <TIM_OC2_SetConfig+0xe8>)
 8007b2c:	4293      	cmp	r3, r2
 8007b2e:	d10d      	bne.n	8007b4c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007b30:	697b      	ldr	r3, [r7, #20]
 8007b32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007b36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	68db      	ldr	r3, [r3, #12]
 8007b3c:	011b      	lsls	r3, r3, #4
 8007b3e:	697a      	ldr	r2, [r7, #20]
 8007b40:	4313      	orrs	r3, r2
 8007b42:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007b44:	697b      	ldr	r3, [r7, #20]
 8007b46:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b4a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	4a17      	ldr	r2, [pc, #92]	; (8007bac <TIM_OC2_SetConfig+0xe4>)
 8007b50:	4293      	cmp	r3, r2
 8007b52:	d003      	beq.n	8007b5c <TIM_OC2_SetConfig+0x94>
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	4a16      	ldr	r2, [pc, #88]	; (8007bb0 <TIM_OC2_SetConfig+0xe8>)
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d113      	bne.n	8007b84 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007b5c:	693b      	ldr	r3, [r7, #16]
 8007b5e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007b62:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007b64:	693b      	ldr	r3, [r7, #16]
 8007b66:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007b6a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	695b      	ldr	r3, [r3, #20]
 8007b70:	009b      	lsls	r3, r3, #2
 8007b72:	693a      	ldr	r2, [r7, #16]
 8007b74:	4313      	orrs	r3, r2
 8007b76:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	699b      	ldr	r3, [r3, #24]
 8007b7c:	009b      	lsls	r3, r3, #2
 8007b7e:	693a      	ldr	r2, [r7, #16]
 8007b80:	4313      	orrs	r3, r2
 8007b82:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	693a      	ldr	r2, [r7, #16]
 8007b88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	68fa      	ldr	r2, [r7, #12]
 8007b8e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007b90:	683b      	ldr	r3, [r7, #0]
 8007b92:	685a      	ldr	r2, [r3, #4]
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	697a      	ldr	r2, [r7, #20]
 8007b9c:	621a      	str	r2, [r3, #32]
}
 8007b9e:	bf00      	nop
 8007ba0:	371c      	adds	r7, #28
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba8:	4770      	bx	lr
 8007baa:	bf00      	nop
 8007bac:	40010000 	.word	0x40010000
 8007bb0:	40010400 	.word	0x40010400

08007bb4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	b087      	sub	sp, #28
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
 8007bbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6a1b      	ldr	r3, [r3, #32]
 8007bc2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6a1b      	ldr	r3, [r3, #32]
 8007bce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	685b      	ldr	r3, [r3, #4]
 8007bd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	69db      	ldr	r3, [r3, #28]
 8007bda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007be2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	f023 0303 	bic.w	r3, r3, #3
 8007bea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007bec:	683b      	ldr	r3, [r7, #0]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	68fa      	ldr	r2, [r7, #12]
 8007bf2:	4313      	orrs	r3, r2
 8007bf4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007bf6:	697b      	ldr	r3, [r7, #20]
 8007bf8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007bfc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007bfe:	683b      	ldr	r3, [r7, #0]
 8007c00:	689b      	ldr	r3, [r3, #8]
 8007c02:	021b      	lsls	r3, r3, #8
 8007c04:	697a      	ldr	r2, [r7, #20]
 8007c06:	4313      	orrs	r3, r2
 8007c08:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	4a21      	ldr	r2, [pc, #132]	; (8007c94 <TIM_OC3_SetConfig+0xe0>)
 8007c0e:	4293      	cmp	r3, r2
 8007c10:	d003      	beq.n	8007c1a <TIM_OC3_SetConfig+0x66>
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	4a20      	ldr	r2, [pc, #128]	; (8007c98 <TIM_OC3_SetConfig+0xe4>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d10d      	bne.n	8007c36 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007c1a:	697b      	ldr	r3, [r7, #20]
 8007c1c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007c20:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	68db      	ldr	r3, [r3, #12]
 8007c26:	021b      	lsls	r3, r3, #8
 8007c28:	697a      	ldr	r2, [r7, #20]
 8007c2a:	4313      	orrs	r3, r2
 8007c2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007c2e:	697b      	ldr	r3, [r7, #20]
 8007c30:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007c34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	4a16      	ldr	r2, [pc, #88]	; (8007c94 <TIM_OC3_SetConfig+0xe0>)
 8007c3a:	4293      	cmp	r3, r2
 8007c3c:	d003      	beq.n	8007c46 <TIM_OC3_SetConfig+0x92>
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	4a15      	ldr	r2, [pc, #84]	; (8007c98 <TIM_OC3_SetConfig+0xe4>)
 8007c42:	4293      	cmp	r3, r2
 8007c44:	d113      	bne.n	8007c6e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007c46:	693b      	ldr	r3, [r7, #16]
 8007c48:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007c4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007c4e:	693b      	ldr	r3, [r7, #16]
 8007c50:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007c54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	695b      	ldr	r3, [r3, #20]
 8007c5a:	011b      	lsls	r3, r3, #4
 8007c5c:	693a      	ldr	r2, [r7, #16]
 8007c5e:	4313      	orrs	r3, r2
 8007c60:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	699b      	ldr	r3, [r3, #24]
 8007c66:	011b      	lsls	r3, r3, #4
 8007c68:	693a      	ldr	r2, [r7, #16]
 8007c6a:	4313      	orrs	r3, r2
 8007c6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	693a      	ldr	r2, [r7, #16]
 8007c72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	68fa      	ldr	r2, [r7, #12]
 8007c78:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007c7a:	683b      	ldr	r3, [r7, #0]
 8007c7c:	685a      	ldr	r2, [r3, #4]
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	697a      	ldr	r2, [r7, #20]
 8007c86:	621a      	str	r2, [r3, #32]
}
 8007c88:	bf00      	nop
 8007c8a:	371c      	adds	r7, #28
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c92:	4770      	bx	lr
 8007c94:	40010000 	.word	0x40010000
 8007c98:	40010400 	.word	0x40010400

08007c9c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007c9c:	b480      	push	{r7}
 8007c9e:	b087      	sub	sp, #28
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
 8007ca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	6a1b      	ldr	r3, [r3, #32]
 8007caa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	6a1b      	ldr	r3, [r3, #32]
 8007cb6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	685b      	ldr	r3, [r3, #4]
 8007cbc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	69db      	ldr	r3, [r3, #28]
 8007cc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007cca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007cd2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	021b      	lsls	r3, r3, #8
 8007cda:	68fa      	ldr	r2, [r7, #12]
 8007cdc:	4313      	orrs	r3, r2
 8007cde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007ce0:	693b      	ldr	r3, [r7, #16]
 8007ce2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007ce6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	689b      	ldr	r3, [r3, #8]
 8007cec:	031b      	lsls	r3, r3, #12
 8007cee:	693a      	ldr	r2, [r7, #16]
 8007cf0:	4313      	orrs	r3, r2
 8007cf2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	4a12      	ldr	r2, [pc, #72]	; (8007d40 <TIM_OC4_SetConfig+0xa4>)
 8007cf8:	4293      	cmp	r3, r2
 8007cfa:	d003      	beq.n	8007d04 <TIM_OC4_SetConfig+0x68>
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	4a11      	ldr	r2, [pc, #68]	; (8007d44 <TIM_OC4_SetConfig+0xa8>)
 8007d00:	4293      	cmp	r3, r2
 8007d02:	d109      	bne.n	8007d18 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007d04:	697b      	ldr	r3, [r7, #20]
 8007d06:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007d0a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	695b      	ldr	r3, [r3, #20]
 8007d10:	019b      	lsls	r3, r3, #6
 8007d12:	697a      	ldr	r2, [r7, #20]
 8007d14:	4313      	orrs	r3, r2
 8007d16:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	697a      	ldr	r2, [r7, #20]
 8007d1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	68fa      	ldr	r2, [r7, #12]
 8007d22:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	685a      	ldr	r2, [r3, #4]
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	693a      	ldr	r2, [r7, #16]
 8007d30:	621a      	str	r2, [r3, #32]
}
 8007d32:	bf00      	nop
 8007d34:	371c      	adds	r7, #28
 8007d36:	46bd      	mov	sp, r7
 8007d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3c:	4770      	bx	lr
 8007d3e:	bf00      	nop
 8007d40:	40010000 	.word	0x40010000
 8007d44:	40010400 	.word	0x40010400

08007d48 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007d48:	b480      	push	{r7}
 8007d4a:	b087      	sub	sp, #28
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	60f8      	str	r0, [r7, #12]
 8007d50:	60b9      	str	r1, [r7, #8]
 8007d52:	607a      	str	r2, [r7, #4]
 8007d54:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	6a1b      	ldr	r3, [r3, #32]
 8007d5a:	f023 0201 	bic.w	r2, r3, #1
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	699b      	ldr	r3, [r3, #24]
 8007d66:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	6a1b      	ldr	r3, [r3, #32]
 8007d6c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	4a28      	ldr	r2, [pc, #160]	; (8007e14 <TIM_TI1_SetConfig+0xcc>)
 8007d72:	4293      	cmp	r3, r2
 8007d74:	d01b      	beq.n	8007dae <TIM_TI1_SetConfig+0x66>
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d7c:	d017      	beq.n	8007dae <TIM_TI1_SetConfig+0x66>
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	4a25      	ldr	r2, [pc, #148]	; (8007e18 <TIM_TI1_SetConfig+0xd0>)
 8007d82:	4293      	cmp	r3, r2
 8007d84:	d013      	beq.n	8007dae <TIM_TI1_SetConfig+0x66>
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	4a24      	ldr	r2, [pc, #144]	; (8007e1c <TIM_TI1_SetConfig+0xd4>)
 8007d8a:	4293      	cmp	r3, r2
 8007d8c:	d00f      	beq.n	8007dae <TIM_TI1_SetConfig+0x66>
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	4a23      	ldr	r2, [pc, #140]	; (8007e20 <TIM_TI1_SetConfig+0xd8>)
 8007d92:	4293      	cmp	r3, r2
 8007d94:	d00b      	beq.n	8007dae <TIM_TI1_SetConfig+0x66>
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	4a22      	ldr	r2, [pc, #136]	; (8007e24 <TIM_TI1_SetConfig+0xdc>)
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	d007      	beq.n	8007dae <TIM_TI1_SetConfig+0x66>
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	4a21      	ldr	r2, [pc, #132]	; (8007e28 <TIM_TI1_SetConfig+0xe0>)
 8007da2:	4293      	cmp	r3, r2
 8007da4:	d003      	beq.n	8007dae <TIM_TI1_SetConfig+0x66>
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	4a20      	ldr	r2, [pc, #128]	; (8007e2c <TIM_TI1_SetConfig+0xe4>)
 8007daa:	4293      	cmp	r3, r2
 8007dac:	d101      	bne.n	8007db2 <TIM_TI1_SetConfig+0x6a>
 8007dae:	2301      	movs	r3, #1
 8007db0:	e000      	b.n	8007db4 <TIM_TI1_SetConfig+0x6c>
 8007db2:	2300      	movs	r3, #0
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d008      	beq.n	8007dca <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007db8:	697b      	ldr	r3, [r7, #20]
 8007dba:	f023 0303 	bic.w	r3, r3, #3
 8007dbe:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007dc0:	697a      	ldr	r2, [r7, #20]
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	4313      	orrs	r3, r2
 8007dc6:	617b      	str	r3, [r7, #20]
 8007dc8:	e003      	b.n	8007dd2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007dca:	697b      	ldr	r3, [r7, #20]
 8007dcc:	f043 0301 	orr.w	r3, r3, #1
 8007dd0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007dd2:	697b      	ldr	r3, [r7, #20]
 8007dd4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007dd8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007dda:	683b      	ldr	r3, [r7, #0]
 8007ddc:	011b      	lsls	r3, r3, #4
 8007dde:	b2db      	uxtb	r3, r3
 8007de0:	697a      	ldr	r2, [r7, #20]
 8007de2:	4313      	orrs	r3, r2
 8007de4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007de6:	693b      	ldr	r3, [r7, #16]
 8007de8:	f023 030a 	bic.w	r3, r3, #10
 8007dec:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	f003 030a 	and.w	r3, r3, #10
 8007df4:	693a      	ldr	r2, [r7, #16]
 8007df6:	4313      	orrs	r3, r2
 8007df8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	697a      	ldr	r2, [r7, #20]
 8007dfe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	693a      	ldr	r2, [r7, #16]
 8007e04:	621a      	str	r2, [r3, #32]
}
 8007e06:	bf00      	nop
 8007e08:	371c      	adds	r7, #28
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e10:	4770      	bx	lr
 8007e12:	bf00      	nop
 8007e14:	40010000 	.word	0x40010000
 8007e18:	40000400 	.word	0x40000400
 8007e1c:	40000800 	.word	0x40000800
 8007e20:	40000c00 	.word	0x40000c00
 8007e24:	40010400 	.word	0x40010400
 8007e28:	40014000 	.word	0x40014000
 8007e2c:	40001800 	.word	0x40001800

08007e30 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e30:	b480      	push	{r7}
 8007e32:	b087      	sub	sp, #28
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	60f8      	str	r0, [r7, #12]
 8007e38:	60b9      	str	r1, [r7, #8]
 8007e3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	6a1b      	ldr	r3, [r3, #32]
 8007e40:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	6a1b      	ldr	r3, [r3, #32]
 8007e46:	f023 0201 	bic.w	r2, r3, #1
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	699b      	ldr	r3, [r3, #24]
 8007e52:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007e54:	693b      	ldr	r3, [r7, #16]
 8007e56:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007e5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	011b      	lsls	r3, r3, #4
 8007e60:	693a      	ldr	r2, [r7, #16]
 8007e62:	4313      	orrs	r3, r2
 8007e64:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007e66:	697b      	ldr	r3, [r7, #20]
 8007e68:	f023 030a 	bic.w	r3, r3, #10
 8007e6c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007e6e:	697a      	ldr	r2, [r7, #20]
 8007e70:	68bb      	ldr	r3, [r7, #8]
 8007e72:	4313      	orrs	r3, r2
 8007e74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	693a      	ldr	r2, [r7, #16]
 8007e7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	697a      	ldr	r2, [r7, #20]
 8007e80:	621a      	str	r2, [r3, #32]
}
 8007e82:	bf00      	nop
 8007e84:	371c      	adds	r7, #28
 8007e86:	46bd      	mov	sp, r7
 8007e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8c:	4770      	bx	lr

08007e8e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007e8e:	b480      	push	{r7}
 8007e90:	b087      	sub	sp, #28
 8007e92:	af00      	add	r7, sp, #0
 8007e94:	60f8      	str	r0, [r7, #12]
 8007e96:	60b9      	str	r1, [r7, #8]
 8007e98:	607a      	str	r2, [r7, #4]
 8007e9a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	6a1b      	ldr	r3, [r3, #32]
 8007ea0:	f023 0210 	bic.w	r2, r3, #16
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	699b      	ldr	r3, [r3, #24]
 8007eac:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	6a1b      	ldr	r3, [r3, #32]
 8007eb2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007eb4:	697b      	ldr	r3, [r7, #20]
 8007eb6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007eba:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	021b      	lsls	r3, r3, #8
 8007ec0:	697a      	ldr	r2, [r7, #20]
 8007ec2:	4313      	orrs	r3, r2
 8007ec4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007ecc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	031b      	lsls	r3, r3, #12
 8007ed2:	b29b      	uxth	r3, r3
 8007ed4:	697a      	ldr	r2, [r7, #20]
 8007ed6:	4313      	orrs	r3, r2
 8007ed8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007eda:	693b      	ldr	r3, [r7, #16]
 8007edc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007ee0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007ee2:	68bb      	ldr	r3, [r7, #8]
 8007ee4:	011b      	lsls	r3, r3, #4
 8007ee6:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007eea:	693a      	ldr	r2, [r7, #16]
 8007eec:	4313      	orrs	r3, r2
 8007eee:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	697a      	ldr	r2, [r7, #20]
 8007ef4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	693a      	ldr	r2, [r7, #16]
 8007efa:	621a      	str	r2, [r3, #32]
}
 8007efc:	bf00      	nop
 8007efe:	371c      	adds	r7, #28
 8007f00:	46bd      	mov	sp, r7
 8007f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f06:	4770      	bx	lr

08007f08 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007f08:	b480      	push	{r7}
 8007f0a:	b087      	sub	sp, #28
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	60f8      	str	r0, [r7, #12]
 8007f10:	60b9      	str	r1, [r7, #8]
 8007f12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	6a1b      	ldr	r3, [r3, #32]
 8007f18:	f023 0210 	bic.w	r2, r3, #16
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	699b      	ldr	r3, [r3, #24]
 8007f24:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	6a1b      	ldr	r3, [r3, #32]
 8007f2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007f2c:	697b      	ldr	r3, [r7, #20]
 8007f2e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007f32:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	031b      	lsls	r3, r3, #12
 8007f38:	697a      	ldr	r2, [r7, #20]
 8007f3a:	4313      	orrs	r3, r2
 8007f3c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007f3e:	693b      	ldr	r3, [r7, #16]
 8007f40:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007f44:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007f46:	68bb      	ldr	r3, [r7, #8]
 8007f48:	011b      	lsls	r3, r3, #4
 8007f4a:	693a      	ldr	r2, [r7, #16]
 8007f4c:	4313      	orrs	r3, r2
 8007f4e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	697a      	ldr	r2, [r7, #20]
 8007f54:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	693a      	ldr	r2, [r7, #16]
 8007f5a:	621a      	str	r2, [r3, #32]
}
 8007f5c:	bf00      	nop
 8007f5e:	371c      	adds	r7, #28
 8007f60:	46bd      	mov	sp, r7
 8007f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f66:	4770      	bx	lr

08007f68 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007f68:	b480      	push	{r7}
 8007f6a:	b087      	sub	sp, #28
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	60f8      	str	r0, [r7, #12]
 8007f70:	60b9      	str	r1, [r7, #8]
 8007f72:	607a      	str	r2, [r7, #4]
 8007f74:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	6a1b      	ldr	r3, [r3, #32]
 8007f7a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	69db      	ldr	r3, [r3, #28]
 8007f86:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	6a1b      	ldr	r3, [r3, #32]
 8007f8c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007f8e:	697b      	ldr	r3, [r7, #20]
 8007f90:	f023 0303 	bic.w	r3, r3, #3
 8007f94:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007f96:	697a      	ldr	r2, [r7, #20]
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	4313      	orrs	r3, r2
 8007f9c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007f9e:	697b      	ldr	r3, [r7, #20]
 8007fa0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007fa4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007fa6:	683b      	ldr	r3, [r7, #0]
 8007fa8:	011b      	lsls	r3, r3, #4
 8007faa:	b2db      	uxtb	r3, r3
 8007fac:	697a      	ldr	r2, [r7, #20]
 8007fae:	4313      	orrs	r3, r2
 8007fb0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007fb2:	693b      	ldr	r3, [r7, #16]
 8007fb4:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007fb8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007fba:	68bb      	ldr	r3, [r7, #8]
 8007fbc:	021b      	lsls	r3, r3, #8
 8007fbe:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007fc2:	693a      	ldr	r2, [r7, #16]
 8007fc4:	4313      	orrs	r3, r2
 8007fc6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	697a      	ldr	r2, [r7, #20]
 8007fcc:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	693a      	ldr	r2, [r7, #16]
 8007fd2:	621a      	str	r2, [r3, #32]
}
 8007fd4:	bf00      	nop
 8007fd6:	371c      	adds	r7, #28
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fde:	4770      	bx	lr

08007fe0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	b087      	sub	sp, #28
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	60f8      	str	r0, [r7, #12]
 8007fe8:	60b9      	str	r1, [r7, #8]
 8007fea:	607a      	str	r2, [r7, #4]
 8007fec:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	6a1b      	ldr	r3, [r3, #32]
 8007ff2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	69db      	ldr	r3, [r3, #28]
 8007ffe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	6a1b      	ldr	r3, [r3, #32]
 8008004:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800800c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	021b      	lsls	r3, r3, #8
 8008012:	697a      	ldr	r2, [r7, #20]
 8008014:	4313      	orrs	r3, r2
 8008016:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008018:	697b      	ldr	r3, [r7, #20]
 800801a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800801e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	031b      	lsls	r3, r3, #12
 8008024:	b29b      	uxth	r3, r3
 8008026:	697a      	ldr	r2, [r7, #20]
 8008028:	4313      	orrs	r3, r2
 800802a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800802c:	693b      	ldr	r3, [r7, #16]
 800802e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8008032:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008034:	68bb      	ldr	r3, [r7, #8]
 8008036:	031b      	lsls	r3, r3, #12
 8008038:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800803c:	693a      	ldr	r2, [r7, #16]
 800803e:	4313      	orrs	r3, r2
 8008040:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	697a      	ldr	r2, [r7, #20]
 8008046:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	693a      	ldr	r2, [r7, #16]
 800804c:	621a      	str	r2, [r3, #32]
}
 800804e:	bf00      	nop
 8008050:	371c      	adds	r7, #28
 8008052:	46bd      	mov	sp, r7
 8008054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008058:	4770      	bx	lr

0800805a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800805a:	b480      	push	{r7}
 800805c:	b085      	sub	sp, #20
 800805e:	af00      	add	r7, sp, #0
 8008060:	6078      	str	r0, [r7, #4]
 8008062:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	689b      	ldr	r3, [r3, #8]
 8008068:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008070:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008072:	683a      	ldr	r2, [r7, #0]
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	4313      	orrs	r3, r2
 8008078:	f043 0307 	orr.w	r3, r3, #7
 800807c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	68fa      	ldr	r2, [r7, #12]
 8008082:	609a      	str	r2, [r3, #8]
}
 8008084:	bf00      	nop
 8008086:	3714      	adds	r7, #20
 8008088:	46bd      	mov	sp, r7
 800808a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808e:	4770      	bx	lr

08008090 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008090:	b480      	push	{r7}
 8008092:	b087      	sub	sp, #28
 8008094:	af00      	add	r7, sp, #0
 8008096:	60f8      	str	r0, [r7, #12]
 8008098:	60b9      	str	r1, [r7, #8]
 800809a:	607a      	str	r2, [r7, #4]
 800809c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	689b      	ldr	r3, [r3, #8]
 80080a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80080a4:	697b      	ldr	r3, [r7, #20]
 80080a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80080aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	021a      	lsls	r2, r3, #8
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	431a      	orrs	r2, r3
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	4313      	orrs	r3, r2
 80080b8:	697a      	ldr	r2, [r7, #20]
 80080ba:	4313      	orrs	r3, r2
 80080bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	697a      	ldr	r2, [r7, #20]
 80080c2:	609a      	str	r2, [r3, #8]
}
 80080c4:	bf00      	nop
 80080c6:	371c      	adds	r7, #28
 80080c8:	46bd      	mov	sp, r7
 80080ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ce:	4770      	bx	lr

080080d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80080d0:	b480      	push	{r7}
 80080d2:	b087      	sub	sp, #28
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	60f8      	str	r0, [r7, #12]
 80080d8:	60b9      	str	r1, [r7, #8]
 80080da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80080dc:	68bb      	ldr	r3, [r7, #8]
 80080de:	f003 031f 	and.w	r3, r3, #31
 80080e2:	2201      	movs	r2, #1
 80080e4:	fa02 f303 	lsl.w	r3, r2, r3
 80080e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	6a1a      	ldr	r2, [r3, #32]
 80080ee:	697b      	ldr	r3, [r7, #20]
 80080f0:	43db      	mvns	r3, r3
 80080f2:	401a      	ands	r2, r3
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	6a1a      	ldr	r2, [r3, #32]
 80080fc:	68bb      	ldr	r3, [r7, #8]
 80080fe:	f003 031f 	and.w	r3, r3, #31
 8008102:	6879      	ldr	r1, [r7, #4]
 8008104:	fa01 f303 	lsl.w	r3, r1, r3
 8008108:	431a      	orrs	r2, r3
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	621a      	str	r2, [r3, #32]
}
 800810e:	bf00      	nop
 8008110:	371c      	adds	r7, #28
 8008112:	46bd      	mov	sp, r7
 8008114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008118:	4770      	bx	lr
	...

0800811c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800811c:	b480      	push	{r7}
 800811e:	b085      	sub	sp, #20
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
 8008124:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800812c:	2b01      	cmp	r3, #1
 800812e:	d101      	bne.n	8008134 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008130:	2302      	movs	r3, #2
 8008132:	e05a      	b.n	80081ea <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2201      	movs	r2, #1
 8008138:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2202      	movs	r2, #2
 8008140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	685b      	ldr	r3, [r3, #4]
 800814a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	689b      	ldr	r3, [r3, #8]
 8008152:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800815a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800815c:	683b      	ldr	r3, [r7, #0]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	68fa      	ldr	r2, [r7, #12]
 8008162:	4313      	orrs	r3, r2
 8008164:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	68fa      	ldr	r2, [r7, #12]
 800816c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	4a21      	ldr	r2, [pc, #132]	; (80081f8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008174:	4293      	cmp	r3, r2
 8008176:	d022      	beq.n	80081be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008180:	d01d      	beq.n	80081be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	4a1d      	ldr	r2, [pc, #116]	; (80081fc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008188:	4293      	cmp	r3, r2
 800818a:	d018      	beq.n	80081be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	4a1b      	ldr	r2, [pc, #108]	; (8008200 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008192:	4293      	cmp	r3, r2
 8008194:	d013      	beq.n	80081be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	4a1a      	ldr	r2, [pc, #104]	; (8008204 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800819c:	4293      	cmp	r3, r2
 800819e:	d00e      	beq.n	80081be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	4a18      	ldr	r2, [pc, #96]	; (8008208 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d009      	beq.n	80081be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	4a17      	ldr	r2, [pc, #92]	; (800820c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80081b0:	4293      	cmp	r3, r2
 80081b2:	d004      	beq.n	80081be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	4a15      	ldr	r2, [pc, #84]	; (8008210 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d10c      	bne.n	80081d8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80081be:	68bb      	ldr	r3, [r7, #8]
 80081c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80081c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80081c6:	683b      	ldr	r3, [r7, #0]
 80081c8:	685b      	ldr	r3, [r3, #4]
 80081ca:	68ba      	ldr	r2, [r7, #8]
 80081cc:	4313      	orrs	r3, r2
 80081ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	68ba      	ldr	r2, [r7, #8]
 80081d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2201      	movs	r2, #1
 80081dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2200      	movs	r2, #0
 80081e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80081e8:	2300      	movs	r3, #0
}
 80081ea:	4618      	mov	r0, r3
 80081ec:	3714      	adds	r7, #20
 80081ee:	46bd      	mov	sp, r7
 80081f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f4:	4770      	bx	lr
 80081f6:	bf00      	nop
 80081f8:	40010000 	.word	0x40010000
 80081fc:	40000400 	.word	0x40000400
 8008200:	40000800 	.word	0x40000800
 8008204:	40000c00 	.word	0x40000c00
 8008208:	40010400 	.word	0x40010400
 800820c:	40014000 	.word	0x40014000
 8008210:	40001800 	.word	0x40001800

08008214 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008214:	b480      	push	{r7}
 8008216:	b085      	sub	sp, #20
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
 800821c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800821e:	2300      	movs	r3, #0
 8008220:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008228:	2b01      	cmp	r3, #1
 800822a:	d101      	bne.n	8008230 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800822c:	2302      	movs	r3, #2
 800822e:	e03d      	b.n	80082ac <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2201      	movs	r2, #1
 8008234:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	68db      	ldr	r3, [r3, #12]
 8008242:	4313      	orrs	r3, r2
 8008244:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	689b      	ldr	r3, [r3, #8]
 8008250:	4313      	orrs	r3, r2
 8008252:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	685b      	ldr	r3, [r3, #4]
 800825e:	4313      	orrs	r3, r2
 8008260:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008268:	683b      	ldr	r3, [r7, #0]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	4313      	orrs	r3, r2
 800826e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	691b      	ldr	r3, [r3, #16]
 800827a:	4313      	orrs	r3, r2
 800827c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	695b      	ldr	r3, [r3, #20]
 8008288:	4313      	orrs	r3, r2
 800828a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008292:	683b      	ldr	r3, [r7, #0]
 8008294:	69db      	ldr	r3, [r3, #28]
 8008296:	4313      	orrs	r3, r2
 8008298:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	68fa      	ldr	r2, [r7, #12]
 80082a0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	2200      	movs	r2, #0
 80082a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80082aa:	2300      	movs	r3, #0
}
 80082ac:	4618      	mov	r0, r3
 80082ae:	3714      	adds	r7, #20
 80082b0:	46bd      	mov	sp, r7
 80082b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b6:	4770      	bx	lr

080082b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80082b8:	b480      	push	{r7}
 80082ba:	b083      	sub	sp, #12
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80082c0:	bf00      	nop
 80082c2:	370c      	adds	r7, #12
 80082c4:	46bd      	mov	sp, r7
 80082c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ca:	4770      	bx	lr

080082cc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80082cc:	b480      	push	{r7}
 80082ce:	b083      	sub	sp, #12
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80082d4:	bf00      	nop
 80082d6:	370c      	adds	r7, #12
 80082d8:	46bd      	mov	sp, r7
 80082da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082de:	4770      	bx	lr

080082e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b082      	sub	sp, #8
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d101      	bne.n	80082f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80082ee:	2301      	movs	r3, #1
 80082f0:	e03f      	b.n	8008372 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80082f8:	b2db      	uxtb	r3, r3
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d106      	bne.n	800830c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	2200      	movs	r2, #0
 8008302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008306:	6878      	ldr	r0, [r7, #4]
 8008308:	f7fc f956 	bl	80045b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2224      	movs	r2, #36	; 0x24
 8008310:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	68da      	ldr	r2, [r3, #12]
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008322:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f000 fddf 	bl	8008ee8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	691a      	ldr	r2, [r3, #16]
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008338:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	695a      	ldr	r2, [r3, #20]
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008348:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	68da      	ldr	r2, [r3, #12]
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008358:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2200      	movs	r2, #0
 800835e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2220      	movs	r2, #32
 8008364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	2220      	movs	r2, #32
 800836c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008370:	2300      	movs	r3, #0
}
 8008372:	4618      	mov	r0, r3
 8008374:	3708      	adds	r7, #8
 8008376:	46bd      	mov	sp, r7
 8008378:	bd80      	pop	{r7, pc}

0800837a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800837a:	b580      	push	{r7, lr}
 800837c:	b08a      	sub	sp, #40	; 0x28
 800837e:	af02      	add	r7, sp, #8
 8008380:	60f8      	str	r0, [r7, #12]
 8008382:	60b9      	str	r1, [r7, #8]
 8008384:	603b      	str	r3, [r7, #0]
 8008386:	4613      	mov	r3, r2
 8008388:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800838a:	2300      	movs	r3, #0
 800838c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008394:	b2db      	uxtb	r3, r3
 8008396:	2b20      	cmp	r3, #32
 8008398:	d17c      	bne.n	8008494 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800839a:	68bb      	ldr	r3, [r7, #8]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d002      	beq.n	80083a6 <HAL_UART_Transmit+0x2c>
 80083a0:	88fb      	ldrh	r3, [r7, #6]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d101      	bne.n	80083aa <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80083a6:	2301      	movs	r3, #1
 80083a8:	e075      	b.n	8008496 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80083b0:	2b01      	cmp	r3, #1
 80083b2:	d101      	bne.n	80083b8 <HAL_UART_Transmit+0x3e>
 80083b4:	2302      	movs	r3, #2
 80083b6:	e06e      	b.n	8008496 <HAL_UART_Transmit+0x11c>
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	2201      	movs	r2, #1
 80083bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	2200      	movs	r2, #0
 80083c4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	2221      	movs	r2, #33	; 0x21
 80083ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80083ce:	f7fc fa77 	bl	80048c0 <HAL_GetTick>
 80083d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	88fa      	ldrh	r2, [r7, #6]
 80083d8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	88fa      	ldrh	r2, [r7, #6]
 80083de:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	689b      	ldr	r3, [r3, #8]
 80083e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083e8:	d108      	bne.n	80083fc <HAL_UART_Transmit+0x82>
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	691b      	ldr	r3, [r3, #16]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d104      	bne.n	80083fc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80083f2:	2300      	movs	r3, #0
 80083f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80083f6:	68bb      	ldr	r3, [r7, #8]
 80083f8:	61bb      	str	r3, [r7, #24]
 80083fa:	e003      	b.n	8008404 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80083fc:	68bb      	ldr	r3, [r7, #8]
 80083fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008400:	2300      	movs	r3, #0
 8008402:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	2200      	movs	r2, #0
 8008408:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800840c:	e02a      	b.n	8008464 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	9300      	str	r3, [sp, #0]
 8008412:	697b      	ldr	r3, [r7, #20]
 8008414:	2200      	movs	r2, #0
 8008416:	2180      	movs	r1, #128	; 0x80
 8008418:	68f8      	ldr	r0, [r7, #12]
 800841a:	f000 fb1f 	bl	8008a5c <UART_WaitOnFlagUntilTimeout>
 800841e:	4603      	mov	r3, r0
 8008420:	2b00      	cmp	r3, #0
 8008422:	d001      	beq.n	8008428 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8008424:	2303      	movs	r3, #3
 8008426:	e036      	b.n	8008496 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008428:	69fb      	ldr	r3, [r7, #28]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d10b      	bne.n	8008446 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800842e:	69bb      	ldr	r3, [r7, #24]
 8008430:	881b      	ldrh	r3, [r3, #0]
 8008432:	461a      	mov	r2, r3
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800843c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800843e:	69bb      	ldr	r3, [r7, #24]
 8008440:	3302      	adds	r3, #2
 8008442:	61bb      	str	r3, [r7, #24]
 8008444:	e007      	b.n	8008456 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008446:	69fb      	ldr	r3, [r7, #28]
 8008448:	781a      	ldrb	r2, [r3, #0]
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008450:	69fb      	ldr	r3, [r7, #28]
 8008452:	3301      	adds	r3, #1
 8008454:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800845a:	b29b      	uxth	r3, r3
 800845c:	3b01      	subs	r3, #1
 800845e:	b29a      	uxth	r2, r3
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008468:	b29b      	uxth	r3, r3
 800846a:	2b00      	cmp	r3, #0
 800846c:	d1cf      	bne.n	800840e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	9300      	str	r3, [sp, #0]
 8008472:	697b      	ldr	r3, [r7, #20]
 8008474:	2200      	movs	r2, #0
 8008476:	2140      	movs	r1, #64	; 0x40
 8008478:	68f8      	ldr	r0, [r7, #12]
 800847a:	f000 faef 	bl	8008a5c <UART_WaitOnFlagUntilTimeout>
 800847e:	4603      	mov	r3, r0
 8008480:	2b00      	cmp	r3, #0
 8008482:	d001      	beq.n	8008488 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008484:	2303      	movs	r3, #3
 8008486:	e006      	b.n	8008496 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	2220      	movs	r2, #32
 800848c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008490:	2300      	movs	r3, #0
 8008492:	e000      	b.n	8008496 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008494:	2302      	movs	r3, #2
  }
}
 8008496:	4618      	mov	r0, r3
 8008498:	3720      	adds	r7, #32
 800849a:	46bd      	mov	sp, r7
 800849c:	bd80      	pop	{r7, pc}

0800849e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800849e:	b580      	push	{r7, lr}
 80084a0:	b084      	sub	sp, #16
 80084a2:	af00      	add	r7, sp, #0
 80084a4:	60f8      	str	r0, [r7, #12]
 80084a6:	60b9      	str	r1, [r7, #8]
 80084a8:	4613      	mov	r3, r2
 80084aa:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80084b2:	b2db      	uxtb	r3, r3
 80084b4:	2b20      	cmp	r3, #32
 80084b6:	d11d      	bne.n	80084f4 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80084b8:	68bb      	ldr	r3, [r7, #8]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d002      	beq.n	80084c4 <HAL_UART_Receive_IT+0x26>
 80084be:	88fb      	ldrh	r3, [r7, #6]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d101      	bne.n	80084c8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80084c4:	2301      	movs	r3, #1
 80084c6:	e016      	b.n	80084f6 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80084ce:	2b01      	cmp	r3, #1
 80084d0:	d101      	bne.n	80084d6 <HAL_UART_Receive_IT+0x38>
 80084d2:	2302      	movs	r3, #2
 80084d4:	e00f      	b.n	80084f6 <HAL_UART_Receive_IT+0x58>
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	2201      	movs	r2, #1
 80084da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	2200      	movs	r2, #0
 80084e2:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80084e4:	88fb      	ldrh	r3, [r7, #6]
 80084e6:	461a      	mov	r2, r3
 80084e8:	68b9      	ldr	r1, [r7, #8]
 80084ea:	68f8      	ldr	r0, [r7, #12]
 80084ec:	f000 fb24 	bl	8008b38 <UART_Start_Receive_IT>
 80084f0:	4603      	mov	r3, r0
 80084f2:	e000      	b.n	80084f6 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80084f4:	2302      	movs	r3, #2
  }
}
 80084f6:	4618      	mov	r0, r3
 80084f8:	3710      	adds	r7, #16
 80084fa:	46bd      	mov	sp, r7
 80084fc:	bd80      	pop	{r7, pc}
	...

08008500 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008500:	b580      	push	{r7, lr}
 8008502:	b0ba      	sub	sp, #232	; 0xe8
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	68db      	ldr	r3, [r3, #12]
 8008518:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	695b      	ldr	r3, [r3, #20]
 8008522:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8008526:	2300      	movs	r3, #0
 8008528:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800852c:	2300      	movs	r3, #0
 800852e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008532:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008536:	f003 030f 	and.w	r3, r3, #15
 800853a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800853e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008542:	2b00      	cmp	r3, #0
 8008544:	d10f      	bne.n	8008566 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008546:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800854a:	f003 0320 	and.w	r3, r3, #32
 800854e:	2b00      	cmp	r3, #0
 8008550:	d009      	beq.n	8008566 <HAL_UART_IRQHandler+0x66>
 8008552:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008556:	f003 0320 	and.w	r3, r3, #32
 800855a:	2b00      	cmp	r3, #0
 800855c:	d003      	beq.n	8008566 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800855e:	6878      	ldr	r0, [r7, #4]
 8008560:	f000 fc07 	bl	8008d72 <UART_Receive_IT>
      return;
 8008564:	e256      	b.n	8008a14 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008566:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800856a:	2b00      	cmp	r3, #0
 800856c:	f000 80de 	beq.w	800872c <HAL_UART_IRQHandler+0x22c>
 8008570:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008574:	f003 0301 	and.w	r3, r3, #1
 8008578:	2b00      	cmp	r3, #0
 800857a:	d106      	bne.n	800858a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800857c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008580:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008584:	2b00      	cmp	r3, #0
 8008586:	f000 80d1 	beq.w	800872c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800858a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800858e:	f003 0301 	and.w	r3, r3, #1
 8008592:	2b00      	cmp	r3, #0
 8008594:	d00b      	beq.n	80085ae <HAL_UART_IRQHandler+0xae>
 8008596:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800859a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d005      	beq.n	80085ae <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085a6:	f043 0201 	orr.w	r2, r3, #1
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80085ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80085b2:	f003 0304 	and.w	r3, r3, #4
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d00b      	beq.n	80085d2 <HAL_UART_IRQHandler+0xd2>
 80085ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80085be:	f003 0301 	and.w	r3, r3, #1
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d005      	beq.n	80085d2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085ca:	f043 0202 	orr.w	r2, r3, #2
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80085d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80085d6:	f003 0302 	and.w	r3, r3, #2
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d00b      	beq.n	80085f6 <HAL_UART_IRQHandler+0xf6>
 80085de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80085e2:	f003 0301 	and.w	r3, r3, #1
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d005      	beq.n	80085f6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085ee:	f043 0204 	orr.w	r2, r3, #4
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80085f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80085fa:	f003 0308 	and.w	r3, r3, #8
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d011      	beq.n	8008626 <HAL_UART_IRQHandler+0x126>
 8008602:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008606:	f003 0320 	and.w	r3, r3, #32
 800860a:	2b00      	cmp	r3, #0
 800860c:	d105      	bne.n	800861a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800860e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008612:	f003 0301 	and.w	r3, r3, #1
 8008616:	2b00      	cmp	r3, #0
 8008618:	d005      	beq.n	8008626 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800861e:	f043 0208 	orr.w	r2, r3, #8
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800862a:	2b00      	cmp	r3, #0
 800862c:	f000 81ed 	beq.w	8008a0a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008630:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008634:	f003 0320 	and.w	r3, r3, #32
 8008638:	2b00      	cmp	r3, #0
 800863a:	d008      	beq.n	800864e <HAL_UART_IRQHandler+0x14e>
 800863c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008640:	f003 0320 	and.w	r3, r3, #32
 8008644:	2b00      	cmp	r3, #0
 8008646:	d002      	beq.n	800864e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008648:	6878      	ldr	r0, [r7, #4]
 800864a:	f000 fb92 	bl	8008d72 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	695b      	ldr	r3, [r3, #20]
 8008654:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008658:	2b40      	cmp	r3, #64	; 0x40
 800865a:	bf0c      	ite	eq
 800865c:	2301      	moveq	r3, #1
 800865e:	2300      	movne	r3, #0
 8008660:	b2db      	uxtb	r3, r3
 8008662:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800866a:	f003 0308 	and.w	r3, r3, #8
 800866e:	2b00      	cmp	r3, #0
 8008670:	d103      	bne.n	800867a <HAL_UART_IRQHandler+0x17a>
 8008672:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008676:	2b00      	cmp	r3, #0
 8008678:	d04f      	beq.n	800871a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	f000 fa9a 	bl	8008bb4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	695b      	ldr	r3, [r3, #20]
 8008686:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800868a:	2b40      	cmp	r3, #64	; 0x40
 800868c:	d141      	bne.n	8008712 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	3314      	adds	r3, #20
 8008694:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008698:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800869c:	e853 3f00 	ldrex	r3, [r3]
 80086a0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80086a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80086a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80086ac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	3314      	adds	r3, #20
 80086b6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80086ba:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80086be:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086c2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80086c6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80086ca:	e841 2300 	strex	r3, r2, [r1]
 80086ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80086d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d1d9      	bne.n	800868e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d013      	beq.n	800870a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086e6:	4a7d      	ldr	r2, [pc, #500]	; (80088dc <HAL_UART_IRQHandler+0x3dc>)
 80086e8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086ee:	4618      	mov	r0, r3
 80086f0:	f7fc fa68 	bl	8004bc4 <HAL_DMA_Abort_IT>
 80086f4:	4603      	mov	r3, r0
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d016      	beq.n	8008728 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008700:	687a      	ldr	r2, [r7, #4]
 8008702:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008704:	4610      	mov	r0, r2
 8008706:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008708:	e00e      	b.n	8008728 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800870a:	6878      	ldr	r0, [r7, #4]
 800870c:	f000 f990 	bl	8008a30 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008710:	e00a      	b.n	8008728 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008712:	6878      	ldr	r0, [r7, #4]
 8008714:	f000 f98c 	bl	8008a30 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008718:	e006      	b.n	8008728 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800871a:	6878      	ldr	r0, [r7, #4]
 800871c:	f000 f988 	bl	8008a30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2200      	movs	r2, #0
 8008724:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008726:	e170      	b.n	8008a0a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008728:	bf00      	nop
    return;
 800872a:	e16e      	b.n	8008a0a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008730:	2b01      	cmp	r3, #1
 8008732:	f040 814a 	bne.w	80089ca <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008736:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800873a:	f003 0310 	and.w	r3, r3, #16
 800873e:	2b00      	cmp	r3, #0
 8008740:	f000 8143 	beq.w	80089ca <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008744:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008748:	f003 0310 	and.w	r3, r3, #16
 800874c:	2b00      	cmp	r3, #0
 800874e:	f000 813c 	beq.w	80089ca <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008752:	2300      	movs	r3, #0
 8008754:	60bb      	str	r3, [r7, #8]
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	60bb      	str	r3, [r7, #8]
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	685b      	ldr	r3, [r3, #4]
 8008764:	60bb      	str	r3, [r7, #8]
 8008766:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	695b      	ldr	r3, [r3, #20]
 800876e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008772:	2b40      	cmp	r3, #64	; 0x40
 8008774:	f040 80b4 	bne.w	80088e0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	685b      	ldr	r3, [r3, #4]
 8008780:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008784:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008788:	2b00      	cmp	r3, #0
 800878a:	f000 8140 	beq.w	8008a0e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008792:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008796:	429a      	cmp	r2, r3
 8008798:	f080 8139 	bcs.w	8008a0e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80087a2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087a8:	69db      	ldr	r3, [r3, #28]
 80087aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80087ae:	f000 8088 	beq.w	80088c2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	330c      	adds	r3, #12
 80087b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80087c0:	e853 3f00 	ldrex	r3, [r3]
 80087c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80087c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80087cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80087d0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	330c      	adds	r3, #12
 80087da:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80087de:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80087e2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087e6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80087ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80087ee:	e841 2300 	strex	r3, r2, [r1]
 80087f2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80087f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d1d9      	bne.n	80087b2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	3314      	adds	r3, #20
 8008804:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008806:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008808:	e853 3f00 	ldrex	r3, [r3]
 800880c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800880e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008810:	f023 0301 	bic.w	r3, r3, #1
 8008814:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	3314      	adds	r3, #20
 800881e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008822:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008826:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008828:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800882a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800882e:	e841 2300 	strex	r3, r2, [r1]
 8008832:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008834:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008836:	2b00      	cmp	r3, #0
 8008838:	d1e1      	bne.n	80087fe <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	3314      	adds	r3, #20
 8008840:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008842:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008844:	e853 3f00 	ldrex	r3, [r3]
 8008848:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800884a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800884c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008850:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	3314      	adds	r3, #20
 800885a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800885e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008860:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008862:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008864:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008866:	e841 2300 	strex	r3, r2, [r1]
 800886a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800886c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800886e:	2b00      	cmp	r3, #0
 8008870:	d1e3      	bne.n	800883a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2220      	movs	r2, #32
 8008876:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	2200      	movs	r2, #0
 800887e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	330c      	adds	r3, #12
 8008886:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008888:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800888a:	e853 3f00 	ldrex	r3, [r3]
 800888e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008890:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008892:	f023 0310 	bic.w	r3, r3, #16
 8008896:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	330c      	adds	r3, #12
 80088a0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80088a4:	65ba      	str	r2, [r7, #88]	; 0x58
 80088a6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088a8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80088aa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80088ac:	e841 2300 	strex	r3, r2, [r1]
 80088b0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80088b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d1e3      	bne.n	8008880 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088bc:	4618      	mov	r0, r3
 80088be:	f7fc f911 	bl	8004ae4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80088ca:	b29b      	uxth	r3, r3
 80088cc:	1ad3      	subs	r3, r2, r3
 80088ce:	b29b      	uxth	r3, r3
 80088d0:	4619      	mov	r1, r3
 80088d2:	6878      	ldr	r0, [r7, #4]
 80088d4:	f000 f8b6 	bl	8008a44 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80088d8:	e099      	b.n	8008a0e <HAL_UART_IRQHandler+0x50e>
 80088da:	bf00      	nop
 80088dc:	08008c7b 	.word	0x08008c7b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80088e8:	b29b      	uxth	r3, r3
 80088ea:	1ad3      	subs	r3, r2, r3
 80088ec:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80088f4:	b29b      	uxth	r3, r3
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	f000 808b 	beq.w	8008a12 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80088fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008900:	2b00      	cmp	r3, #0
 8008902:	f000 8086 	beq.w	8008a12 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	330c      	adds	r3, #12
 800890c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800890e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008910:	e853 3f00 	ldrex	r3, [r3]
 8008914:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008916:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008918:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800891c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	330c      	adds	r3, #12
 8008926:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800892a:	647a      	str	r2, [r7, #68]	; 0x44
 800892c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800892e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008930:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008932:	e841 2300 	strex	r3, r2, [r1]
 8008936:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008938:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800893a:	2b00      	cmp	r3, #0
 800893c:	d1e3      	bne.n	8008906 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	3314      	adds	r3, #20
 8008944:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008948:	e853 3f00 	ldrex	r3, [r3]
 800894c:	623b      	str	r3, [r7, #32]
   return(result);
 800894e:	6a3b      	ldr	r3, [r7, #32]
 8008950:	f023 0301 	bic.w	r3, r3, #1
 8008954:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	3314      	adds	r3, #20
 800895e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008962:	633a      	str	r2, [r7, #48]	; 0x30
 8008964:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008966:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008968:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800896a:	e841 2300 	strex	r3, r2, [r1]
 800896e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008970:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008972:	2b00      	cmp	r3, #0
 8008974:	d1e3      	bne.n	800893e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	2220      	movs	r2, #32
 800897a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	2200      	movs	r2, #0
 8008982:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	330c      	adds	r3, #12
 800898a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800898c:	693b      	ldr	r3, [r7, #16]
 800898e:	e853 3f00 	ldrex	r3, [r3]
 8008992:	60fb      	str	r3, [r7, #12]
   return(result);
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	f023 0310 	bic.w	r3, r3, #16
 800899a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	330c      	adds	r3, #12
 80089a4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80089a8:	61fa      	str	r2, [r7, #28]
 80089aa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089ac:	69b9      	ldr	r1, [r7, #24]
 80089ae:	69fa      	ldr	r2, [r7, #28]
 80089b0:	e841 2300 	strex	r3, r2, [r1]
 80089b4:	617b      	str	r3, [r7, #20]
   return(result);
 80089b6:	697b      	ldr	r3, [r7, #20]
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d1e3      	bne.n	8008984 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80089bc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80089c0:	4619      	mov	r1, r3
 80089c2:	6878      	ldr	r0, [r7, #4]
 80089c4:	f000 f83e 	bl	8008a44 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80089c8:	e023      	b.n	8008a12 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80089ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80089ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d009      	beq.n	80089ea <HAL_UART_IRQHandler+0x4ea>
 80089d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80089da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d003      	beq.n	80089ea <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80089e2:	6878      	ldr	r0, [r7, #4]
 80089e4:	f000 f95d 	bl	8008ca2 <UART_Transmit_IT>
    return;
 80089e8:	e014      	b.n	8008a14 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80089ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80089ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d00e      	beq.n	8008a14 <HAL_UART_IRQHandler+0x514>
 80089f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80089fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d008      	beq.n	8008a14 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008a02:	6878      	ldr	r0, [r7, #4]
 8008a04:	f000 f99d 	bl	8008d42 <UART_EndTransmit_IT>
    return;
 8008a08:	e004      	b.n	8008a14 <HAL_UART_IRQHandler+0x514>
    return;
 8008a0a:	bf00      	nop
 8008a0c:	e002      	b.n	8008a14 <HAL_UART_IRQHandler+0x514>
      return;
 8008a0e:	bf00      	nop
 8008a10:	e000      	b.n	8008a14 <HAL_UART_IRQHandler+0x514>
      return;
 8008a12:	bf00      	nop
  }
}
 8008a14:	37e8      	adds	r7, #232	; 0xe8
 8008a16:	46bd      	mov	sp, r7
 8008a18:	bd80      	pop	{r7, pc}
 8008a1a:	bf00      	nop

08008a1c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008a1c:	b480      	push	{r7}
 8008a1e:	b083      	sub	sp, #12
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008a24:	bf00      	nop
 8008a26:	370c      	adds	r7, #12
 8008a28:	46bd      	mov	sp, r7
 8008a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2e:	4770      	bx	lr

08008a30 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008a30:	b480      	push	{r7}
 8008a32:	b083      	sub	sp, #12
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008a38:	bf00      	nop
 8008a3a:	370c      	adds	r7, #12
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a42:	4770      	bx	lr

08008a44 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008a44:	b480      	push	{r7}
 8008a46:	b083      	sub	sp, #12
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	6078      	str	r0, [r7, #4]
 8008a4c:	460b      	mov	r3, r1
 8008a4e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008a50:	bf00      	nop
 8008a52:	370c      	adds	r7, #12
 8008a54:	46bd      	mov	sp, r7
 8008a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5a:	4770      	bx	lr

08008a5c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b090      	sub	sp, #64	; 0x40
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	60f8      	str	r0, [r7, #12]
 8008a64:	60b9      	str	r1, [r7, #8]
 8008a66:	603b      	str	r3, [r7, #0]
 8008a68:	4613      	mov	r3, r2
 8008a6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a6c:	e050      	b.n	8008b10 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008a6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008a70:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008a74:	d04c      	beq.n	8008b10 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008a76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d007      	beq.n	8008a8c <UART_WaitOnFlagUntilTimeout+0x30>
 8008a7c:	f7fb ff20 	bl	80048c0 <HAL_GetTick>
 8008a80:	4602      	mov	r2, r0
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	1ad3      	subs	r3, r2, r3
 8008a86:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008a88:	429a      	cmp	r2, r3
 8008a8a:	d241      	bcs.n	8008b10 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	330c      	adds	r3, #12
 8008a92:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a96:	e853 3f00 	ldrex	r3, [r3]
 8008a9a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a9e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008aa2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	330c      	adds	r3, #12
 8008aaa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008aac:	637a      	str	r2, [r7, #52]	; 0x34
 8008aae:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ab0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008ab2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008ab4:	e841 2300 	strex	r3, r2, [r1]
 8008ab8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008aba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d1e5      	bne.n	8008a8c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	3314      	adds	r3, #20
 8008ac6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ac8:	697b      	ldr	r3, [r7, #20]
 8008aca:	e853 3f00 	ldrex	r3, [r3]
 8008ace:	613b      	str	r3, [r7, #16]
   return(result);
 8008ad0:	693b      	ldr	r3, [r7, #16]
 8008ad2:	f023 0301 	bic.w	r3, r3, #1
 8008ad6:	63bb      	str	r3, [r7, #56]	; 0x38
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	3314      	adds	r3, #20
 8008ade:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008ae0:	623a      	str	r2, [r7, #32]
 8008ae2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ae4:	69f9      	ldr	r1, [r7, #28]
 8008ae6:	6a3a      	ldr	r2, [r7, #32]
 8008ae8:	e841 2300 	strex	r3, r2, [r1]
 8008aec:	61bb      	str	r3, [r7, #24]
   return(result);
 8008aee:	69bb      	ldr	r3, [r7, #24]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d1e5      	bne.n	8008ac0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	2220      	movs	r2, #32
 8008af8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	2220      	movs	r2, #32
 8008b00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	2200      	movs	r2, #0
 8008b08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008b0c:	2303      	movs	r3, #3
 8008b0e:	e00f      	b.n	8008b30 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	681a      	ldr	r2, [r3, #0]
 8008b16:	68bb      	ldr	r3, [r7, #8]
 8008b18:	4013      	ands	r3, r2
 8008b1a:	68ba      	ldr	r2, [r7, #8]
 8008b1c:	429a      	cmp	r2, r3
 8008b1e:	bf0c      	ite	eq
 8008b20:	2301      	moveq	r3, #1
 8008b22:	2300      	movne	r3, #0
 8008b24:	b2db      	uxtb	r3, r3
 8008b26:	461a      	mov	r2, r3
 8008b28:	79fb      	ldrb	r3, [r7, #7]
 8008b2a:	429a      	cmp	r2, r3
 8008b2c:	d09f      	beq.n	8008a6e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008b2e:	2300      	movs	r3, #0
}
 8008b30:	4618      	mov	r0, r3
 8008b32:	3740      	adds	r7, #64	; 0x40
 8008b34:	46bd      	mov	sp, r7
 8008b36:	bd80      	pop	{r7, pc}

08008b38 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008b38:	b480      	push	{r7}
 8008b3a:	b085      	sub	sp, #20
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	60f8      	str	r0, [r7, #12]
 8008b40:	60b9      	str	r1, [r7, #8]
 8008b42:	4613      	mov	r3, r2
 8008b44:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	68ba      	ldr	r2, [r7, #8]
 8008b4a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	88fa      	ldrh	r2, [r7, #6]
 8008b50:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	88fa      	ldrh	r2, [r7, #6]
 8008b56:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	2222      	movs	r2, #34	; 0x22
 8008b62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	2200      	movs	r2, #0
 8008b6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	691b      	ldr	r3, [r3, #16]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d007      	beq.n	8008b86 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	68da      	ldr	r2, [r3, #12]
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008b84:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	695a      	ldr	r2, [r3, #20]
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	f042 0201 	orr.w	r2, r2, #1
 8008b94:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	68da      	ldr	r2, [r3, #12]
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	f042 0220 	orr.w	r2, r2, #32
 8008ba4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008ba6:	2300      	movs	r3, #0
}
 8008ba8:	4618      	mov	r0, r3
 8008baa:	3714      	adds	r7, #20
 8008bac:	46bd      	mov	sp, r7
 8008bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb2:	4770      	bx	lr

08008bb4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008bb4:	b480      	push	{r7}
 8008bb6:	b095      	sub	sp, #84	; 0x54
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	330c      	adds	r3, #12
 8008bc2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bc6:	e853 3f00 	ldrex	r3, [r3]
 8008bca:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008bcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bce:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008bd2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	330c      	adds	r3, #12
 8008bda:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008bdc:	643a      	str	r2, [r7, #64]	; 0x40
 8008bde:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008be0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008be2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008be4:	e841 2300 	strex	r3, r2, [r1]
 8008be8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008bea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d1e5      	bne.n	8008bbc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	3314      	adds	r3, #20
 8008bf6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bf8:	6a3b      	ldr	r3, [r7, #32]
 8008bfa:	e853 3f00 	ldrex	r3, [r3]
 8008bfe:	61fb      	str	r3, [r7, #28]
   return(result);
 8008c00:	69fb      	ldr	r3, [r7, #28]
 8008c02:	f023 0301 	bic.w	r3, r3, #1
 8008c06:	64bb      	str	r3, [r7, #72]	; 0x48
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	3314      	adds	r3, #20
 8008c0e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008c10:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008c12:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c14:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008c16:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008c18:	e841 2300 	strex	r3, r2, [r1]
 8008c1c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d1e5      	bne.n	8008bf0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c28:	2b01      	cmp	r3, #1
 8008c2a:	d119      	bne.n	8008c60 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	330c      	adds	r3, #12
 8008c32:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	e853 3f00 	ldrex	r3, [r3]
 8008c3a:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c3c:	68bb      	ldr	r3, [r7, #8]
 8008c3e:	f023 0310 	bic.w	r3, r3, #16
 8008c42:	647b      	str	r3, [r7, #68]	; 0x44
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	330c      	adds	r3, #12
 8008c4a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008c4c:	61ba      	str	r2, [r7, #24]
 8008c4e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c50:	6979      	ldr	r1, [r7, #20]
 8008c52:	69ba      	ldr	r2, [r7, #24]
 8008c54:	e841 2300 	strex	r3, r2, [r1]
 8008c58:	613b      	str	r3, [r7, #16]
   return(result);
 8008c5a:	693b      	ldr	r3, [r7, #16]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d1e5      	bne.n	8008c2c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2220      	movs	r2, #32
 8008c64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008c6e:	bf00      	nop
 8008c70:	3754      	adds	r7, #84	; 0x54
 8008c72:	46bd      	mov	sp, r7
 8008c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c78:	4770      	bx	lr

08008c7a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008c7a:	b580      	push	{r7, lr}
 8008c7c:	b084      	sub	sp, #16
 8008c7e:	af00      	add	r7, sp, #0
 8008c80:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c86:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	2200      	movs	r2, #0
 8008c92:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008c94:	68f8      	ldr	r0, [r7, #12]
 8008c96:	f7ff fecb 	bl	8008a30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c9a:	bf00      	nop
 8008c9c:	3710      	adds	r7, #16
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	bd80      	pop	{r7, pc}

08008ca2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008ca2:	b480      	push	{r7}
 8008ca4:	b085      	sub	sp, #20
 8008ca6:	af00      	add	r7, sp, #0
 8008ca8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008cb0:	b2db      	uxtb	r3, r3
 8008cb2:	2b21      	cmp	r3, #33	; 0x21
 8008cb4:	d13e      	bne.n	8008d34 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	689b      	ldr	r3, [r3, #8]
 8008cba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008cbe:	d114      	bne.n	8008cea <UART_Transmit_IT+0x48>
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	691b      	ldr	r3, [r3, #16]
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d110      	bne.n	8008cea <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	6a1b      	ldr	r3, [r3, #32]
 8008ccc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	881b      	ldrh	r3, [r3, #0]
 8008cd2:	461a      	mov	r2, r3
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008cdc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	6a1b      	ldr	r3, [r3, #32]
 8008ce2:	1c9a      	adds	r2, r3, #2
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	621a      	str	r2, [r3, #32]
 8008ce8:	e008      	b.n	8008cfc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	6a1b      	ldr	r3, [r3, #32]
 8008cee:	1c59      	adds	r1, r3, #1
 8008cf0:	687a      	ldr	r2, [r7, #4]
 8008cf2:	6211      	str	r1, [r2, #32]
 8008cf4:	781a      	ldrb	r2, [r3, #0]
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008d00:	b29b      	uxth	r3, r3
 8008d02:	3b01      	subs	r3, #1
 8008d04:	b29b      	uxth	r3, r3
 8008d06:	687a      	ldr	r2, [r7, #4]
 8008d08:	4619      	mov	r1, r3
 8008d0a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d10f      	bne.n	8008d30 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	68da      	ldr	r2, [r3, #12]
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008d1e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	68da      	ldr	r2, [r3, #12]
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008d2e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008d30:	2300      	movs	r3, #0
 8008d32:	e000      	b.n	8008d36 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008d34:	2302      	movs	r3, #2
  }
}
 8008d36:	4618      	mov	r0, r3
 8008d38:	3714      	adds	r7, #20
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d40:	4770      	bx	lr

08008d42 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008d42:	b580      	push	{r7, lr}
 8008d44:	b082      	sub	sp, #8
 8008d46:	af00      	add	r7, sp, #0
 8008d48:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	68da      	ldr	r2, [r3, #12]
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008d58:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	2220      	movs	r2, #32
 8008d5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008d62:	6878      	ldr	r0, [r7, #4]
 8008d64:	f7ff fe5a 	bl	8008a1c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008d68:	2300      	movs	r3, #0
}
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	3708      	adds	r7, #8
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	bd80      	pop	{r7, pc}

08008d72 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008d72:	b580      	push	{r7, lr}
 8008d74:	b08c      	sub	sp, #48	; 0x30
 8008d76:	af00      	add	r7, sp, #0
 8008d78:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008d80:	b2db      	uxtb	r3, r3
 8008d82:	2b22      	cmp	r3, #34	; 0x22
 8008d84:	f040 80ab 	bne.w	8008ede <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	689b      	ldr	r3, [r3, #8]
 8008d8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d90:	d117      	bne.n	8008dc2 <UART_Receive_IT+0x50>
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	691b      	ldr	r3, [r3, #16]
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d113      	bne.n	8008dc2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008d9a:	2300      	movs	r3, #0
 8008d9c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008da2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	685b      	ldr	r3, [r3, #4]
 8008daa:	b29b      	uxth	r3, r3
 8008dac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008db0:	b29a      	uxth	r2, r3
 8008db2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008db4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dba:	1c9a      	adds	r2, r3, #2
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	629a      	str	r2, [r3, #40]	; 0x28
 8008dc0:	e026      	b.n	8008e10 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dc6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008dc8:	2300      	movs	r3, #0
 8008dca:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	689b      	ldr	r3, [r3, #8]
 8008dd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008dd4:	d007      	beq.n	8008de6 <UART_Receive_IT+0x74>
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	689b      	ldr	r3, [r3, #8]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d10a      	bne.n	8008df4 <UART_Receive_IT+0x82>
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	691b      	ldr	r3, [r3, #16]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d106      	bne.n	8008df4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	685b      	ldr	r3, [r3, #4]
 8008dec:	b2da      	uxtb	r2, r3
 8008dee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008df0:	701a      	strb	r2, [r3, #0]
 8008df2:	e008      	b.n	8008e06 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	685b      	ldr	r3, [r3, #4]
 8008dfa:	b2db      	uxtb	r3, r3
 8008dfc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008e00:	b2da      	uxtb	r2, r3
 8008e02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e04:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e0a:	1c5a      	adds	r2, r3, #1
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008e14:	b29b      	uxth	r3, r3
 8008e16:	3b01      	subs	r3, #1
 8008e18:	b29b      	uxth	r3, r3
 8008e1a:	687a      	ldr	r2, [r7, #4]
 8008e1c:	4619      	mov	r1, r3
 8008e1e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d15a      	bne.n	8008eda <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	68da      	ldr	r2, [r3, #12]
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	f022 0220 	bic.w	r2, r2, #32
 8008e32:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	68da      	ldr	r2, [r3, #12]
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008e42:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	695a      	ldr	r2, [r3, #20]
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	f022 0201 	bic.w	r2, r2, #1
 8008e52:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	2220      	movs	r2, #32
 8008e58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e60:	2b01      	cmp	r3, #1
 8008e62:	d135      	bne.n	8008ed0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	2200      	movs	r2, #0
 8008e68:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	330c      	adds	r3, #12
 8008e70:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e72:	697b      	ldr	r3, [r7, #20]
 8008e74:	e853 3f00 	ldrex	r3, [r3]
 8008e78:	613b      	str	r3, [r7, #16]
   return(result);
 8008e7a:	693b      	ldr	r3, [r7, #16]
 8008e7c:	f023 0310 	bic.w	r3, r3, #16
 8008e80:	627b      	str	r3, [r7, #36]	; 0x24
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	330c      	adds	r3, #12
 8008e88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e8a:	623a      	str	r2, [r7, #32]
 8008e8c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e8e:	69f9      	ldr	r1, [r7, #28]
 8008e90:	6a3a      	ldr	r2, [r7, #32]
 8008e92:	e841 2300 	strex	r3, r2, [r1]
 8008e96:	61bb      	str	r3, [r7, #24]
   return(result);
 8008e98:	69bb      	ldr	r3, [r7, #24]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d1e5      	bne.n	8008e6a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	f003 0310 	and.w	r3, r3, #16
 8008ea8:	2b10      	cmp	r3, #16
 8008eaa:	d10a      	bne.n	8008ec2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008eac:	2300      	movs	r3, #0
 8008eae:	60fb      	str	r3, [r7, #12]
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	60fb      	str	r3, [r7, #12]
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	685b      	ldr	r3, [r3, #4]
 8008ebe:	60fb      	str	r3, [r7, #12]
 8008ec0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008ec6:	4619      	mov	r1, r3
 8008ec8:	6878      	ldr	r0, [r7, #4]
 8008eca:	f7ff fdbb 	bl	8008a44 <HAL_UARTEx_RxEventCallback>
 8008ece:	e002      	b.n	8008ed6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008ed0:	6878      	ldr	r0, [r7, #4]
 8008ed2:	f7f8 fd09 	bl	80018e8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	e002      	b.n	8008ee0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008eda:	2300      	movs	r3, #0
 8008edc:	e000      	b.n	8008ee0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008ede:	2302      	movs	r3, #2
  }
}
 8008ee0:	4618      	mov	r0, r3
 8008ee2:	3730      	adds	r7, #48	; 0x30
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	bd80      	pop	{r7, pc}

08008ee8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008ee8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008eec:	b0c0      	sub	sp, #256	; 0x100
 8008eee:	af00      	add	r7, sp, #0
 8008ef0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008ef4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	691b      	ldr	r3, [r3, #16]
 8008efc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008f00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f04:	68d9      	ldr	r1, [r3, #12]
 8008f06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f0a:	681a      	ldr	r2, [r3, #0]
 8008f0c:	ea40 0301 	orr.w	r3, r0, r1
 8008f10:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008f12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f16:	689a      	ldr	r2, [r3, #8]
 8008f18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f1c:	691b      	ldr	r3, [r3, #16]
 8008f1e:	431a      	orrs	r2, r3
 8008f20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f24:	695b      	ldr	r3, [r3, #20]
 8008f26:	431a      	orrs	r2, r3
 8008f28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f2c:	69db      	ldr	r3, [r3, #28]
 8008f2e:	4313      	orrs	r3, r2
 8008f30:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008f34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	68db      	ldr	r3, [r3, #12]
 8008f3c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008f40:	f021 010c 	bic.w	r1, r1, #12
 8008f44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f48:	681a      	ldr	r2, [r3, #0]
 8008f4a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008f4e:	430b      	orrs	r3, r1
 8008f50:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008f52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	695b      	ldr	r3, [r3, #20]
 8008f5a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008f5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f62:	6999      	ldr	r1, [r3, #24]
 8008f64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f68:	681a      	ldr	r2, [r3, #0]
 8008f6a:	ea40 0301 	orr.w	r3, r0, r1
 8008f6e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008f70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f74:	681a      	ldr	r2, [r3, #0]
 8008f76:	4b8f      	ldr	r3, [pc, #572]	; (80091b4 <UART_SetConfig+0x2cc>)
 8008f78:	429a      	cmp	r2, r3
 8008f7a:	d005      	beq.n	8008f88 <UART_SetConfig+0xa0>
 8008f7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f80:	681a      	ldr	r2, [r3, #0]
 8008f82:	4b8d      	ldr	r3, [pc, #564]	; (80091b8 <UART_SetConfig+0x2d0>)
 8008f84:	429a      	cmp	r2, r3
 8008f86:	d104      	bne.n	8008f92 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008f88:	f7fd fc20 	bl	80067cc <HAL_RCC_GetPCLK2Freq>
 8008f8c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008f90:	e003      	b.n	8008f9a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008f92:	f7fd fc07 	bl	80067a4 <HAL_RCC_GetPCLK1Freq>
 8008f96:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008f9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f9e:	69db      	ldr	r3, [r3, #28]
 8008fa0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008fa4:	f040 810c 	bne.w	80091c0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008fa8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008fac:	2200      	movs	r2, #0
 8008fae:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008fb2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008fb6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008fba:	4622      	mov	r2, r4
 8008fbc:	462b      	mov	r3, r5
 8008fbe:	1891      	adds	r1, r2, r2
 8008fc0:	65b9      	str	r1, [r7, #88]	; 0x58
 8008fc2:	415b      	adcs	r3, r3
 8008fc4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008fc6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008fca:	4621      	mov	r1, r4
 8008fcc:	eb12 0801 	adds.w	r8, r2, r1
 8008fd0:	4629      	mov	r1, r5
 8008fd2:	eb43 0901 	adc.w	r9, r3, r1
 8008fd6:	f04f 0200 	mov.w	r2, #0
 8008fda:	f04f 0300 	mov.w	r3, #0
 8008fde:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008fe2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008fe6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008fea:	4690      	mov	r8, r2
 8008fec:	4699      	mov	r9, r3
 8008fee:	4623      	mov	r3, r4
 8008ff0:	eb18 0303 	adds.w	r3, r8, r3
 8008ff4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008ff8:	462b      	mov	r3, r5
 8008ffa:	eb49 0303 	adc.w	r3, r9, r3
 8008ffe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009002:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009006:	685b      	ldr	r3, [r3, #4]
 8009008:	2200      	movs	r2, #0
 800900a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800900e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8009012:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8009016:	460b      	mov	r3, r1
 8009018:	18db      	adds	r3, r3, r3
 800901a:	653b      	str	r3, [r7, #80]	; 0x50
 800901c:	4613      	mov	r3, r2
 800901e:	eb42 0303 	adc.w	r3, r2, r3
 8009022:	657b      	str	r3, [r7, #84]	; 0x54
 8009024:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009028:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800902c:	f7f7 fde6 	bl	8000bfc <__aeabi_uldivmod>
 8009030:	4602      	mov	r2, r0
 8009032:	460b      	mov	r3, r1
 8009034:	4b61      	ldr	r3, [pc, #388]	; (80091bc <UART_SetConfig+0x2d4>)
 8009036:	fba3 2302 	umull	r2, r3, r3, r2
 800903a:	095b      	lsrs	r3, r3, #5
 800903c:	011c      	lsls	r4, r3, #4
 800903e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009042:	2200      	movs	r2, #0
 8009044:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009048:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800904c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8009050:	4642      	mov	r2, r8
 8009052:	464b      	mov	r3, r9
 8009054:	1891      	adds	r1, r2, r2
 8009056:	64b9      	str	r1, [r7, #72]	; 0x48
 8009058:	415b      	adcs	r3, r3
 800905a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800905c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009060:	4641      	mov	r1, r8
 8009062:	eb12 0a01 	adds.w	sl, r2, r1
 8009066:	4649      	mov	r1, r9
 8009068:	eb43 0b01 	adc.w	fp, r3, r1
 800906c:	f04f 0200 	mov.w	r2, #0
 8009070:	f04f 0300 	mov.w	r3, #0
 8009074:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009078:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800907c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009080:	4692      	mov	sl, r2
 8009082:	469b      	mov	fp, r3
 8009084:	4643      	mov	r3, r8
 8009086:	eb1a 0303 	adds.w	r3, sl, r3
 800908a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800908e:	464b      	mov	r3, r9
 8009090:	eb4b 0303 	adc.w	r3, fp, r3
 8009094:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009098:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800909c:	685b      	ldr	r3, [r3, #4]
 800909e:	2200      	movs	r2, #0
 80090a0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80090a4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80090a8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80090ac:	460b      	mov	r3, r1
 80090ae:	18db      	adds	r3, r3, r3
 80090b0:	643b      	str	r3, [r7, #64]	; 0x40
 80090b2:	4613      	mov	r3, r2
 80090b4:	eb42 0303 	adc.w	r3, r2, r3
 80090b8:	647b      	str	r3, [r7, #68]	; 0x44
 80090ba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80090be:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80090c2:	f7f7 fd9b 	bl	8000bfc <__aeabi_uldivmod>
 80090c6:	4602      	mov	r2, r0
 80090c8:	460b      	mov	r3, r1
 80090ca:	4611      	mov	r1, r2
 80090cc:	4b3b      	ldr	r3, [pc, #236]	; (80091bc <UART_SetConfig+0x2d4>)
 80090ce:	fba3 2301 	umull	r2, r3, r3, r1
 80090d2:	095b      	lsrs	r3, r3, #5
 80090d4:	2264      	movs	r2, #100	; 0x64
 80090d6:	fb02 f303 	mul.w	r3, r2, r3
 80090da:	1acb      	subs	r3, r1, r3
 80090dc:	00db      	lsls	r3, r3, #3
 80090de:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80090e2:	4b36      	ldr	r3, [pc, #216]	; (80091bc <UART_SetConfig+0x2d4>)
 80090e4:	fba3 2302 	umull	r2, r3, r3, r2
 80090e8:	095b      	lsrs	r3, r3, #5
 80090ea:	005b      	lsls	r3, r3, #1
 80090ec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80090f0:	441c      	add	r4, r3
 80090f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80090f6:	2200      	movs	r2, #0
 80090f8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80090fc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009100:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009104:	4642      	mov	r2, r8
 8009106:	464b      	mov	r3, r9
 8009108:	1891      	adds	r1, r2, r2
 800910a:	63b9      	str	r1, [r7, #56]	; 0x38
 800910c:	415b      	adcs	r3, r3
 800910e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009110:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009114:	4641      	mov	r1, r8
 8009116:	1851      	adds	r1, r2, r1
 8009118:	6339      	str	r1, [r7, #48]	; 0x30
 800911a:	4649      	mov	r1, r9
 800911c:	414b      	adcs	r3, r1
 800911e:	637b      	str	r3, [r7, #52]	; 0x34
 8009120:	f04f 0200 	mov.w	r2, #0
 8009124:	f04f 0300 	mov.w	r3, #0
 8009128:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800912c:	4659      	mov	r1, fp
 800912e:	00cb      	lsls	r3, r1, #3
 8009130:	4651      	mov	r1, sl
 8009132:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009136:	4651      	mov	r1, sl
 8009138:	00ca      	lsls	r2, r1, #3
 800913a:	4610      	mov	r0, r2
 800913c:	4619      	mov	r1, r3
 800913e:	4603      	mov	r3, r0
 8009140:	4642      	mov	r2, r8
 8009142:	189b      	adds	r3, r3, r2
 8009144:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009148:	464b      	mov	r3, r9
 800914a:	460a      	mov	r2, r1
 800914c:	eb42 0303 	adc.w	r3, r2, r3
 8009150:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009158:	685b      	ldr	r3, [r3, #4]
 800915a:	2200      	movs	r2, #0
 800915c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009160:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8009164:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009168:	460b      	mov	r3, r1
 800916a:	18db      	adds	r3, r3, r3
 800916c:	62bb      	str	r3, [r7, #40]	; 0x28
 800916e:	4613      	mov	r3, r2
 8009170:	eb42 0303 	adc.w	r3, r2, r3
 8009174:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009176:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800917a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800917e:	f7f7 fd3d 	bl	8000bfc <__aeabi_uldivmod>
 8009182:	4602      	mov	r2, r0
 8009184:	460b      	mov	r3, r1
 8009186:	4b0d      	ldr	r3, [pc, #52]	; (80091bc <UART_SetConfig+0x2d4>)
 8009188:	fba3 1302 	umull	r1, r3, r3, r2
 800918c:	095b      	lsrs	r3, r3, #5
 800918e:	2164      	movs	r1, #100	; 0x64
 8009190:	fb01 f303 	mul.w	r3, r1, r3
 8009194:	1ad3      	subs	r3, r2, r3
 8009196:	00db      	lsls	r3, r3, #3
 8009198:	3332      	adds	r3, #50	; 0x32
 800919a:	4a08      	ldr	r2, [pc, #32]	; (80091bc <UART_SetConfig+0x2d4>)
 800919c:	fba2 2303 	umull	r2, r3, r2, r3
 80091a0:	095b      	lsrs	r3, r3, #5
 80091a2:	f003 0207 	and.w	r2, r3, #7
 80091a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	4422      	add	r2, r4
 80091ae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80091b0:	e106      	b.n	80093c0 <UART_SetConfig+0x4d8>
 80091b2:	bf00      	nop
 80091b4:	40011000 	.word	0x40011000
 80091b8:	40011400 	.word	0x40011400
 80091bc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80091c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80091c4:	2200      	movs	r2, #0
 80091c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80091ca:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80091ce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80091d2:	4642      	mov	r2, r8
 80091d4:	464b      	mov	r3, r9
 80091d6:	1891      	adds	r1, r2, r2
 80091d8:	6239      	str	r1, [r7, #32]
 80091da:	415b      	adcs	r3, r3
 80091dc:	627b      	str	r3, [r7, #36]	; 0x24
 80091de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80091e2:	4641      	mov	r1, r8
 80091e4:	1854      	adds	r4, r2, r1
 80091e6:	4649      	mov	r1, r9
 80091e8:	eb43 0501 	adc.w	r5, r3, r1
 80091ec:	f04f 0200 	mov.w	r2, #0
 80091f0:	f04f 0300 	mov.w	r3, #0
 80091f4:	00eb      	lsls	r3, r5, #3
 80091f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80091fa:	00e2      	lsls	r2, r4, #3
 80091fc:	4614      	mov	r4, r2
 80091fe:	461d      	mov	r5, r3
 8009200:	4643      	mov	r3, r8
 8009202:	18e3      	adds	r3, r4, r3
 8009204:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009208:	464b      	mov	r3, r9
 800920a:	eb45 0303 	adc.w	r3, r5, r3
 800920e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009212:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009216:	685b      	ldr	r3, [r3, #4]
 8009218:	2200      	movs	r2, #0
 800921a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800921e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009222:	f04f 0200 	mov.w	r2, #0
 8009226:	f04f 0300 	mov.w	r3, #0
 800922a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800922e:	4629      	mov	r1, r5
 8009230:	008b      	lsls	r3, r1, #2
 8009232:	4621      	mov	r1, r4
 8009234:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009238:	4621      	mov	r1, r4
 800923a:	008a      	lsls	r2, r1, #2
 800923c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009240:	f7f7 fcdc 	bl	8000bfc <__aeabi_uldivmod>
 8009244:	4602      	mov	r2, r0
 8009246:	460b      	mov	r3, r1
 8009248:	4b60      	ldr	r3, [pc, #384]	; (80093cc <UART_SetConfig+0x4e4>)
 800924a:	fba3 2302 	umull	r2, r3, r3, r2
 800924e:	095b      	lsrs	r3, r3, #5
 8009250:	011c      	lsls	r4, r3, #4
 8009252:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009256:	2200      	movs	r2, #0
 8009258:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800925c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009260:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009264:	4642      	mov	r2, r8
 8009266:	464b      	mov	r3, r9
 8009268:	1891      	adds	r1, r2, r2
 800926a:	61b9      	str	r1, [r7, #24]
 800926c:	415b      	adcs	r3, r3
 800926e:	61fb      	str	r3, [r7, #28]
 8009270:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009274:	4641      	mov	r1, r8
 8009276:	1851      	adds	r1, r2, r1
 8009278:	6139      	str	r1, [r7, #16]
 800927a:	4649      	mov	r1, r9
 800927c:	414b      	adcs	r3, r1
 800927e:	617b      	str	r3, [r7, #20]
 8009280:	f04f 0200 	mov.w	r2, #0
 8009284:	f04f 0300 	mov.w	r3, #0
 8009288:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800928c:	4659      	mov	r1, fp
 800928e:	00cb      	lsls	r3, r1, #3
 8009290:	4651      	mov	r1, sl
 8009292:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009296:	4651      	mov	r1, sl
 8009298:	00ca      	lsls	r2, r1, #3
 800929a:	4610      	mov	r0, r2
 800929c:	4619      	mov	r1, r3
 800929e:	4603      	mov	r3, r0
 80092a0:	4642      	mov	r2, r8
 80092a2:	189b      	adds	r3, r3, r2
 80092a4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80092a8:	464b      	mov	r3, r9
 80092aa:	460a      	mov	r2, r1
 80092ac:	eb42 0303 	adc.w	r3, r2, r3
 80092b0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80092b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092b8:	685b      	ldr	r3, [r3, #4]
 80092ba:	2200      	movs	r2, #0
 80092bc:	67bb      	str	r3, [r7, #120]	; 0x78
 80092be:	67fa      	str	r2, [r7, #124]	; 0x7c
 80092c0:	f04f 0200 	mov.w	r2, #0
 80092c4:	f04f 0300 	mov.w	r3, #0
 80092c8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80092cc:	4649      	mov	r1, r9
 80092ce:	008b      	lsls	r3, r1, #2
 80092d0:	4641      	mov	r1, r8
 80092d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80092d6:	4641      	mov	r1, r8
 80092d8:	008a      	lsls	r2, r1, #2
 80092da:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80092de:	f7f7 fc8d 	bl	8000bfc <__aeabi_uldivmod>
 80092e2:	4602      	mov	r2, r0
 80092e4:	460b      	mov	r3, r1
 80092e6:	4611      	mov	r1, r2
 80092e8:	4b38      	ldr	r3, [pc, #224]	; (80093cc <UART_SetConfig+0x4e4>)
 80092ea:	fba3 2301 	umull	r2, r3, r3, r1
 80092ee:	095b      	lsrs	r3, r3, #5
 80092f0:	2264      	movs	r2, #100	; 0x64
 80092f2:	fb02 f303 	mul.w	r3, r2, r3
 80092f6:	1acb      	subs	r3, r1, r3
 80092f8:	011b      	lsls	r3, r3, #4
 80092fa:	3332      	adds	r3, #50	; 0x32
 80092fc:	4a33      	ldr	r2, [pc, #204]	; (80093cc <UART_SetConfig+0x4e4>)
 80092fe:	fba2 2303 	umull	r2, r3, r2, r3
 8009302:	095b      	lsrs	r3, r3, #5
 8009304:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009308:	441c      	add	r4, r3
 800930a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800930e:	2200      	movs	r2, #0
 8009310:	673b      	str	r3, [r7, #112]	; 0x70
 8009312:	677a      	str	r2, [r7, #116]	; 0x74
 8009314:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009318:	4642      	mov	r2, r8
 800931a:	464b      	mov	r3, r9
 800931c:	1891      	adds	r1, r2, r2
 800931e:	60b9      	str	r1, [r7, #8]
 8009320:	415b      	adcs	r3, r3
 8009322:	60fb      	str	r3, [r7, #12]
 8009324:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009328:	4641      	mov	r1, r8
 800932a:	1851      	adds	r1, r2, r1
 800932c:	6039      	str	r1, [r7, #0]
 800932e:	4649      	mov	r1, r9
 8009330:	414b      	adcs	r3, r1
 8009332:	607b      	str	r3, [r7, #4]
 8009334:	f04f 0200 	mov.w	r2, #0
 8009338:	f04f 0300 	mov.w	r3, #0
 800933c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009340:	4659      	mov	r1, fp
 8009342:	00cb      	lsls	r3, r1, #3
 8009344:	4651      	mov	r1, sl
 8009346:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800934a:	4651      	mov	r1, sl
 800934c:	00ca      	lsls	r2, r1, #3
 800934e:	4610      	mov	r0, r2
 8009350:	4619      	mov	r1, r3
 8009352:	4603      	mov	r3, r0
 8009354:	4642      	mov	r2, r8
 8009356:	189b      	adds	r3, r3, r2
 8009358:	66bb      	str	r3, [r7, #104]	; 0x68
 800935a:	464b      	mov	r3, r9
 800935c:	460a      	mov	r2, r1
 800935e:	eb42 0303 	adc.w	r3, r2, r3
 8009362:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009364:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009368:	685b      	ldr	r3, [r3, #4]
 800936a:	2200      	movs	r2, #0
 800936c:	663b      	str	r3, [r7, #96]	; 0x60
 800936e:	667a      	str	r2, [r7, #100]	; 0x64
 8009370:	f04f 0200 	mov.w	r2, #0
 8009374:	f04f 0300 	mov.w	r3, #0
 8009378:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800937c:	4649      	mov	r1, r9
 800937e:	008b      	lsls	r3, r1, #2
 8009380:	4641      	mov	r1, r8
 8009382:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009386:	4641      	mov	r1, r8
 8009388:	008a      	lsls	r2, r1, #2
 800938a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800938e:	f7f7 fc35 	bl	8000bfc <__aeabi_uldivmod>
 8009392:	4602      	mov	r2, r0
 8009394:	460b      	mov	r3, r1
 8009396:	4b0d      	ldr	r3, [pc, #52]	; (80093cc <UART_SetConfig+0x4e4>)
 8009398:	fba3 1302 	umull	r1, r3, r3, r2
 800939c:	095b      	lsrs	r3, r3, #5
 800939e:	2164      	movs	r1, #100	; 0x64
 80093a0:	fb01 f303 	mul.w	r3, r1, r3
 80093a4:	1ad3      	subs	r3, r2, r3
 80093a6:	011b      	lsls	r3, r3, #4
 80093a8:	3332      	adds	r3, #50	; 0x32
 80093aa:	4a08      	ldr	r2, [pc, #32]	; (80093cc <UART_SetConfig+0x4e4>)
 80093ac:	fba2 2303 	umull	r2, r3, r2, r3
 80093b0:	095b      	lsrs	r3, r3, #5
 80093b2:	f003 020f 	and.w	r2, r3, #15
 80093b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	4422      	add	r2, r4
 80093be:	609a      	str	r2, [r3, #8]
}
 80093c0:	bf00      	nop
 80093c2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80093c6:	46bd      	mov	sp, r7
 80093c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80093cc:	51eb851f 	.word	0x51eb851f

080093d0 <__NVIC_SetPriority>:
{
 80093d0:	b480      	push	{r7}
 80093d2:	b083      	sub	sp, #12
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	4603      	mov	r3, r0
 80093d8:	6039      	str	r1, [r7, #0]
 80093da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80093dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	db0a      	blt.n	80093fa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80093e4:	683b      	ldr	r3, [r7, #0]
 80093e6:	b2da      	uxtb	r2, r3
 80093e8:	490c      	ldr	r1, [pc, #48]	; (800941c <__NVIC_SetPriority+0x4c>)
 80093ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80093ee:	0112      	lsls	r2, r2, #4
 80093f0:	b2d2      	uxtb	r2, r2
 80093f2:	440b      	add	r3, r1
 80093f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80093f8:	e00a      	b.n	8009410 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80093fa:	683b      	ldr	r3, [r7, #0]
 80093fc:	b2da      	uxtb	r2, r3
 80093fe:	4908      	ldr	r1, [pc, #32]	; (8009420 <__NVIC_SetPriority+0x50>)
 8009400:	79fb      	ldrb	r3, [r7, #7]
 8009402:	f003 030f 	and.w	r3, r3, #15
 8009406:	3b04      	subs	r3, #4
 8009408:	0112      	lsls	r2, r2, #4
 800940a:	b2d2      	uxtb	r2, r2
 800940c:	440b      	add	r3, r1
 800940e:	761a      	strb	r2, [r3, #24]
}
 8009410:	bf00      	nop
 8009412:	370c      	adds	r7, #12
 8009414:	46bd      	mov	sp, r7
 8009416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941a:	4770      	bx	lr
 800941c:	e000e100 	.word	0xe000e100
 8009420:	e000ed00 	.word	0xe000ed00

08009424 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009424:	b580      	push	{r7, lr}
 8009426:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8009428:	4b05      	ldr	r3, [pc, #20]	; (8009440 <SysTick_Handler+0x1c>)
 800942a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800942c:	f001 fcfe 	bl	800ae2c <xTaskGetSchedulerState>
 8009430:	4603      	mov	r3, r0
 8009432:	2b01      	cmp	r3, #1
 8009434:	d001      	beq.n	800943a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8009436:	f002 fae7 	bl	800ba08 <xPortSysTickHandler>
  }
}
 800943a:	bf00      	nop
 800943c:	bd80      	pop	{r7, pc}
 800943e:	bf00      	nop
 8009440:	e000e010 	.word	0xe000e010

08009444 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009444:	b580      	push	{r7, lr}
 8009446:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009448:	2100      	movs	r1, #0
 800944a:	f06f 0004 	mvn.w	r0, #4
 800944e:	f7ff ffbf 	bl	80093d0 <__NVIC_SetPriority>
#endif
}
 8009452:	bf00      	nop
 8009454:	bd80      	pop	{r7, pc}
	...

08009458 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009458:	b480      	push	{r7}
 800945a:	b083      	sub	sp, #12
 800945c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800945e:	f3ef 8305 	mrs	r3, IPSR
 8009462:	603b      	str	r3, [r7, #0]
  return(result);
 8009464:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009466:	2b00      	cmp	r3, #0
 8009468:	d003      	beq.n	8009472 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800946a:	f06f 0305 	mvn.w	r3, #5
 800946e:	607b      	str	r3, [r7, #4]
 8009470:	e00c      	b.n	800948c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009472:	4b0a      	ldr	r3, [pc, #40]	; (800949c <osKernelInitialize+0x44>)
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	2b00      	cmp	r3, #0
 8009478:	d105      	bne.n	8009486 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800947a:	4b08      	ldr	r3, [pc, #32]	; (800949c <osKernelInitialize+0x44>)
 800947c:	2201      	movs	r2, #1
 800947e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009480:	2300      	movs	r3, #0
 8009482:	607b      	str	r3, [r7, #4]
 8009484:	e002      	b.n	800948c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8009486:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800948a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800948c:	687b      	ldr	r3, [r7, #4]
}
 800948e:	4618      	mov	r0, r3
 8009490:	370c      	adds	r7, #12
 8009492:	46bd      	mov	sp, r7
 8009494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009498:	4770      	bx	lr
 800949a:	bf00      	nop
 800949c:	20000478 	.word	0x20000478

080094a0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80094a0:	b580      	push	{r7, lr}
 80094a2:	b082      	sub	sp, #8
 80094a4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80094a6:	f3ef 8305 	mrs	r3, IPSR
 80094aa:	603b      	str	r3, [r7, #0]
  return(result);
 80094ac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d003      	beq.n	80094ba <osKernelStart+0x1a>
    stat = osErrorISR;
 80094b2:	f06f 0305 	mvn.w	r3, #5
 80094b6:	607b      	str	r3, [r7, #4]
 80094b8:	e010      	b.n	80094dc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80094ba:	4b0b      	ldr	r3, [pc, #44]	; (80094e8 <osKernelStart+0x48>)
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	2b01      	cmp	r3, #1
 80094c0:	d109      	bne.n	80094d6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80094c2:	f7ff ffbf 	bl	8009444 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80094c6:	4b08      	ldr	r3, [pc, #32]	; (80094e8 <osKernelStart+0x48>)
 80094c8:	2202      	movs	r2, #2
 80094ca:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80094cc:	f001 f866 	bl	800a59c <vTaskStartScheduler>
      stat = osOK;
 80094d0:	2300      	movs	r3, #0
 80094d2:	607b      	str	r3, [r7, #4]
 80094d4:	e002      	b.n	80094dc <osKernelStart+0x3c>
    } else {
      stat = osError;
 80094d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80094da:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80094dc:	687b      	ldr	r3, [r7, #4]
}
 80094de:	4618      	mov	r0, r3
 80094e0:	3708      	adds	r7, #8
 80094e2:	46bd      	mov	sp, r7
 80094e4:	bd80      	pop	{r7, pc}
 80094e6:	bf00      	nop
 80094e8:	20000478 	.word	0x20000478

080094ec <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80094ec:	b580      	push	{r7, lr}
 80094ee:	b08e      	sub	sp, #56	; 0x38
 80094f0:	af04      	add	r7, sp, #16
 80094f2:	60f8      	str	r0, [r7, #12]
 80094f4:	60b9      	str	r1, [r7, #8]
 80094f6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80094f8:	2300      	movs	r3, #0
 80094fa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80094fc:	f3ef 8305 	mrs	r3, IPSR
 8009500:	617b      	str	r3, [r7, #20]
  return(result);
 8009502:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009504:	2b00      	cmp	r3, #0
 8009506:	d17e      	bne.n	8009606 <osThreadNew+0x11a>
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d07b      	beq.n	8009606 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800950e:	2380      	movs	r3, #128	; 0x80
 8009510:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009512:	2318      	movs	r3, #24
 8009514:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8009516:	2300      	movs	r3, #0
 8009518:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800951a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800951e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	2b00      	cmp	r3, #0
 8009524:	d045      	beq.n	80095b2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	2b00      	cmp	r3, #0
 800952c:	d002      	beq.n	8009534 <osThreadNew+0x48>
        name = attr->name;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	699b      	ldr	r3, [r3, #24]
 8009538:	2b00      	cmp	r3, #0
 800953a:	d002      	beq.n	8009542 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	699b      	ldr	r3, [r3, #24]
 8009540:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009542:	69fb      	ldr	r3, [r7, #28]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d008      	beq.n	800955a <osThreadNew+0x6e>
 8009548:	69fb      	ldr	r3, [r7, #28]
 800954a:	2b38      	cmp	r3, #56	; 0x38
 800954c:	d805      	bhi.n	800955a <osThreadNew+0x6e>
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	685b      	ldr	r3, [r3, #4]
 8009552:	f003 0301 	and.w	r3, r3, #1
 8009556:	2b00      	cmp	r3, #0
 8009558:	d001      	beq.n	800955e <osThreadNew+0x72>
        return (NULL);
 800955a:	2300      	movs	r3, #0
 800955c:	e054      	b.n	8009608 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	695b      	ldr	r3, [r3, #20]
 8009562:	2b00      	cmp	r3, #0
 8009564:	d003      	beq.n	800956e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	695b      	ldr	r3, [r3, #20]
 800956a:	089b      	lsrs	r3, r3, #2
 800956c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	689b      	ldr	r3, [r3, #8]
 8009572:	2b00      	cmp	r3, #0
 8009574:	d00e      	beq.n	8009594 <osThreadNew+0xa8>
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	68db      	ldr	r3, [r3, #12]
 800957a:	2b5b      	cmp	r3, #91	; 0x5b
 800957c:	d90a      	bls.n	8009594 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009582:	2b00      	cmp	r3, #0
 8009584:	d006      	beq.n	8009594 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	695b      	ldr	r3, [r3, #20]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d002      	beq.n	8009594 <osThreadNew+0xa8>
        mem = 1;
 800958e:	2301      	movs	r3, #1
 8009590:	61bb      	str	r3, [r7, #24]
 8009592:	e010      	b.n	80095b6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	689b      	ldr	r3, [r3, #8]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d10c      	bne.n	80095b6 <osThreadNew+0xca>
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	68db      	ldr	r3, [r3, #12]
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d108      	bne.n	80095b6 <osThreadNew+0xca>
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	691b      	ldr	r3, [r3, #16]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d104      	bne.n	80095b6 <osThreadNew+0xca>
          mem = 0;
 80095ac:	2300      	movs	r3, #0
 80095ae:	61bb      	str	r3, [r7, #24]
 80095b0:	e001      	b.n	80095b6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80095b2:	2300      	movs	r3, #0
 80095b4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80095b6:	69bb      	ldr	r3, [r7, #24]
 80095b8:	2b01      	cmp	r3, #1
 80095ba:	d110      	bne.n	80095de <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80095c0:	687a      	ldr	r2, [r7, #4]
 80095c2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80095c4:	9202      	str	r2, [sp, #8]
 80095c6:	9301      	str	r3, [sp, #4]
 80095c8:	69fb      	ldr	r3, [r7, #28]
 80095ca:	9300      	str	r3, [sp, #0]
 80095cc:	68bb      	ldr	r3, [r7, #8]
 80095ce:	6a3a      	ldr	r2, [r7, #32]
 80095d0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80095d2:	68f8      	ldr	r0, [r7, #12]
 80095d4:	f000 fe0c 	bl	800a1f0 <xTaskCreateStatic>
 80095d8:	4603      	mov	r3, r0
 80095da:	613b      	str	r3, [r7, #16]
 80095dc:	e013      	b.n	8009606 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80095de:	69bb      	ldr	r3, [r7, #24]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d110      	bne.n	8009606 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80095e4:	6a3b      	ldr	r3, [r7, #32]
 80095e6:	b29a      	uxth	r2, r3
 80095e8:	f107 0310 	add.w	r3, r7, #16
 80095ec:	9301      	str	r3, [sp, #4]
 80095ee:	69fb      	ldr	r3, [r7, #28]
 80095f0:	9300      	str	r3, [sp, #0]
 80095f2:	68bb      	ldr	r3, [r7, #8]
 80095f4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80095f6:	68f8      	ldr	r0, [r7, #12]
 80095f8:	f000 fe57 	bl	800a2aa <xTaskCreate>
 80095fc:	4603      	mov	r3, r0
 80095fe:	2b01      	cmp	r3, #1
 8009600:	d001      	beq.n	8009606 <osThreadNew+0x11a>
            hTask = NULL;
 8009602:	2300      	movs	r3, #0
 8009604:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009606:	693b      	ldr	r3, [r7, #16]
}
 8009608:	4618      	mov	r0, r3
 800960a:	3728      	adds	r7, #40	; 0x28
 800960c:	46bd      	mov	sp, r7
 800960e:	bd80      	pop	{r7, pc}

08009610 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009610:	b580      	push	{r7, lr}
 8009612:	b084      	sub	sp, #16
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009618:	f3ef 8305 	mrs	r3, IPSR
 800961c:	60bb      	str	r3, [r7, #8]
  return(result);
 800961e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009620:	2b00      	cmp	r3, #0
 8009622:	d003      	beq.n	800962c <osDelay+0x1c>
    stat = osErrorISR;
 8009624:	f06f 0305 	mvn.w	r3, #5
 8009628:	60fb      	str	r3, [r7, #12]
 800962a:	e007      	b.n	800963c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800962c:	2300      	movs	r3, #0
 800962e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d002      	beq.n	800963c <osDelay+0x2c>
      vTaskDelay(ticks);
 8009636:	6878      	ldr	r0, [r7, #4]
 8009638:	f000 ff7c 	bl	800a534 <vTaskDelay>
    }
  }

  return (stat);
 800963c:	68fb      	ldr	r3, [r7, #12]
}
 800963e:	4618      	mov	r0, r3
 8009640:	3710      	adds	r7, #16
 8009642:	46bd      	mov	sp, r7
 8009644:	bd80      	pop	{r7, pc}
	...

08009648 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009648:	b480      	push	{r7}
 800964a:	b085      	sub	sp, #20
 800964c:	af00      	add	r7, sp, #0
 800964e:	60f8      	str	r0, [r7, #12]
 8009650:	60b9      	str	r1, [r7, #8]
 8009652:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	4a07      	ldr	r2, [pc, #28]	; (8009674 <vApplicationGetIdleTaskMemory+0x2c>)
 8009658:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800965a:	68bb      	ldr	r3, [r7, #8]
 800965c:	4a06      	ldr	r2, [pc, #24]	; (8009678 <vApplicationGetIdleTaskMemory+0x30>)
 800965e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	2280      	movs	r2, #128	; 0x80
 8009664:	601a      	str	r2, [r3, #0]
}
 8009666:	bf00      	nop
 8009668:	3714      	adds	r7, #20
 800966a:	46bd      	mov	sp, r7
 800966c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009670:	4770      	bx	lr
 8009672:	bf00      	nop
 8009674:	2000047c 	.word	0x2000047c
 8009678:	200004d8 	.word	0x200004d8

0800967c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800967c:	b480      	push	{r7}
 800967e:	b085      	sub	sp, #20
 8009680:	af00      	add	r7, sp, #0
 8009682:	60f8      	str	r0, [r7, #12]
 8009684:	60b9      	str	r1, [r7, #8]
 8009686:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	4a07      	ldr	r2, [pc, #28]	; (80096a8 <vApplicationGetTimerTaskMemory+0x2c>)
 800968c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800968e:	68bb      	ldr	r3, [r7, #8]
 8009690:	4a06      	ldr	r2, [pc, #24]	; (80096ac <vApplicationGetTimerTaskMemory+0x30>)
 8009692:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	f44f 7280 	mov.w	r2, #256	; 0x100
 800969a:	601a      	str	r2, [r3, #0]
}
 800969c:	bf00      	nop
 800969e:	3714      	adds	r7, #20
 80096a0:	46bd      	mov	sp, r7
 80096a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a6:	4770      	bx	lr
 80096a8:	200006d8 	.word	0x200006d8
 80096ac:	20000734 	.word	0x20000734

080096b0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80096b0:	b480      	push	{r7}
 80096b2:	b083      	sub	sp, #12
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	f103 0208 	add.w	r2, r3, #8
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80096c8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	f103 0208 	add.w	r2, r3, #8
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	f103 0208 	add.w	r2, r3, #8
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	2200      	movs	r2, #0
 80096e2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80096e4:	bf00      	nop
 80096e6:	370c      	adds	r7, #12
 80096e8:	46bd      	mov	sp, r7
 80096ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ee:	4770      	bx	lr

080096f0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80096f0:	b480      	push	{r7}
 80096f2:	b083      	sub	sp, #12
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	2200      	movs	r2, #0
 80096fc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80096fe:	bf00      	nop
 8009700:	370c      	adds	r7, #12
 8009702:	46bd      	mov	sp, r7
 8009704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009708:	4770      	bx	lr

0800970a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800970a:	b480      	push	{r7}
 800970c:	b085      	sub	sp, #20
 800970e:	af00      	add	r7, sp, #0
 8009710:	6078      	str	r0, [r7, #4]
 8009712:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	685b      	ldr	r3, [r3, #4]
 8009718:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800971a:	683b      	ldr	r3, [r7, #0]
 800971c:	68fa      	ldr	r2, [r7, #12]
 800971e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	689a      	ldr	r2, [r3, #8]
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	689b      	ldr	r3, [r3, #8]
 800972c:	683a      	ldr	r2, [r7, #0]
 800972e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	683a      	ldr	r2, [r7, #0]
 8009734:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009736:	683b      	ldr	r3, [r7, #0]
 8009738:	687a      	ldr	r2, [r7, #4]
 800973a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	1c5a      	adds	r2, r3, #1
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	601a      	str	r2, [r3, #0]
}
 8009746:	bf00      	nop
 8009748:	3714      	adds	r7, #20
 800974a:	46bd      	mov	sp, r7
 800974c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009750:	4770      	bx	lr

08009752 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009752:	b480      	push	{r7}
 8009754:	b085      	sub	sp, #20
 8009756:	af00      	add	r7, sp, #0
 8009758:	6078      	str	r0, [r7, #4]
 800975a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800975c:	683b      	ldr	r3, [r7, #0]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009762:	68bb      	ldr	r3, [r7, #8]
 8009764:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009768:	d103      	bne.n	8009772 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	691b      	ldr	r3, [r3, #16]
 800976e:	60fb      	str	r3, [r7, #12]
 8009770:	e00c      	b.n	800978c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	3308      	adds	r3, #8
 8009776:	60fb      	str	r3, [r7, #12]
 8009778:	e002      	b.n	8009780 <vListInsert+0x2e>
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	685b      	ldr	r3, [r3, #4]
 800977e:	60fb      	str	r3, [r7, #12]
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	685b      	ldr	r3, [r3, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	68ba      	ldr	r2, [r7, #8]
 8009788:	429a      	cmp	r2, r3
 800978a:	d2f6      	bcs.n	800977a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	685a      	ldr	r2, [r3, #4]
 8009790:	683b      	ldr	r3, [r7, #0]
 8009792:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	685b      	ldr	r3, [r3, #4]
 8009798:	683a      	ldr	r2, [r7, #0]
 800979a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	68fa      	ldr	r2, [r7, #12]
 80097a0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	683a      	ldr	r2, [r7, #0]
 80097a6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	687a      	ldr	r2, [r7, #4]
 80097ac:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	1c5a      	adds	r2, r3, #1
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	601a      	str	r2, [r3, #0]
}
 80097b8:	bf00      	nop
 80097ba:	3714      	adds	r7, #20
 80097bc:	46bd      	mov	sp, r7
 80097be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c2:	4770      	bx	lr

080097c4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80097c4:	b480      	push	{r7}
 80097c6:	b085      	sub	sp, #20
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	691b      	ldr	r3, [r3, #16]
 80097d0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	685b      	ldr	r3, [r3, #4]
 80097d6:	687a      	ldr	r2, [r7, #4]
 80097d8:	6892      	ldr	r2, [r2, #8]
 80097da:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	689b      	ldr	r3, [r3, #8]
 80097e0:	687a      	ldr	r2, [r7, #4]
 80097e2:	6852      	ldr	r2, [r2, #4]
 80097e4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	685b      	ldr	r3, [r3, #4]
 80097ea:	687a      	ldr	r2, [r7, #4]
 80097ec:	429a      	cmp	r2, r3
 80097ee:	d103      	bne.n	80097f8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	689a      	ldr	r2, [r3, #8]
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	2200      	movs	r2, #0
 80097fc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	1e5a      	subs	r2, r3, #1
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	681b      	ldr	r3, [r3, #0]
}
 800980c:	4618      	mov	r0, r3
 800980e:	3714      	adds	r7, #20
 8009810:	46bd      	mov	sp, r7
 8009812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009816:	4770      	bx	lr

08009818 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009818:	b580      	push	{r7, lr}
 800981a:	b084      	sub	sp, #16
 800981c:	af00      	add	r7, sp, #0
 800981e:	6078      	str	r0, [r7, #4]
 8009820:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	2b00      	cmp	r3, #0
 800982a:	d10a      	bne.n	8009842 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800982c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009830:	f383 8811 	msr	BASEPRI, r3
 8009834:	f3bf 8f6f 	isb	sy
 8009838:	f3bf 8f4f 	dsb	sy
 800983c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800983e:	bf00      	nop
 8009840:	e7fe      	b.n	8009840 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009842:	f002 f84f 	bl	800b8e4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	681a      	ldr	r2, [r3, #0]
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800984e:	68f9      	ldr	r1, [r7, #12]
 8009850:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009852:	fb01 f303 	mul.w	r3, r1, r3
 8009856:	441a      	add	r2, r3
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	2200      	movs	r2, #0
 8009860:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	681a      	ldr	r2, [r3, #0]
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	681a      	ldr	r2, [r3, #0]
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009872:	3b01      	subs	r3, #1
 8009874:	68f9      	ldr	r1, [r7, #12]
 8009876:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009878:	fb01 f303 	mul.w	r3, r1, r3
 800987c:	441a      	add	r2, r3
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	22ff      	movs	r2, #255	; 0xff
 8009886:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	22ff      	movs	r2, #255	; 0xff
 800988e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d114      	bne.n	80098c2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	691b      	ldr	r3, [r3, #16]
 800989c:	2b00      	cmp	r3, #0
 800989e:	d01a      	beq.n	80098d6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	3310      	adds	r3, #16
 80098a4:	4618      	mov	r0, r3
 80098a6:	f001 f903 	bl	800aab0 <xTaskRemoveFromEventList>
 80098aa:	4603      	mov	r3, r0
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d012      	beq.n	80098d6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80098b0:	4b0c      	ldr	r3, [pc, #48]	; (80098e4 <xQueueGenericReset+0xcc>)
 80098b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80098b6:	601a      	str	r2, [r3, #0]
 80098b8:	f3bf 8f4f 	dsb	sy
 80098bc:	f3bf 8f6f 	isb	sy
 80098c0:	e009      	b.n	80098d6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	3310      	adds	r3, #16
 80098c6:	4618      	mov	r0, r3
 80098c8:	f7ff fef2 	bl	80096b0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	3324      	adds	r3, #36	; 0x24
 80098d0:	4618      	mov	r0, r3
 80098d2:	f7ff feed 	bl	80096b0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80098d6:	f002 f835 	bl	800b944 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80098da:	2301      	movs	r3, #1
}
 80098dc:	4618      	mov	r0, r3
 80098de:	3710      	adds	r7, #16
 80098e0:	46bd      	mov	sp, r7
 80098e2:	bd80      	pop	{r7, pc}
 80098e4:	e000ed04 	.word	0xe000ed04

080098e8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80098e8:	b580      	push	{r7, lr}
 80098ea:	b08e      	sub	sp, #56	; 0x38
 80098ec:	af02      	add	r7, sp, #8
 80098ee:	60f8      	str	r0, [r7, #12]
 80098f0:	60b9      	str	r1, [r7, #8]
 80098f2:	607a      	str	r2, [r7, #4]
 80098f4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d10a      	bne.n	8009912 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80098fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009900:	f383 8811 	msr	BASEPRI, r3
 8009904:	f3bf 8f6f 	isb	sy
 8009908:	f3bf 8f4f 	dsb	sy
 800990c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800990e:	bf00      	nop
 8009910:	e7fe      	b.n	8009910 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009912:	683b      	ldr	r3, [r7, #0]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d10a      	bne.n	800992e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8009918:	f04f 0350 	mov.w	r3, #80	; 0x50
 800991c:	f383 8811 	msr	BASEPRI, r3
 8009920:	f3bf 8f6f 	isb	sy
 8009924:	f3bf 8f4f 	dsb	sy
 8009928:	627b      	str	r3, [r7, #36]	; 0x24
}
 800992a:	bf00      	nop
 800992c:	e7fe      	b.n	800992c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d002      	beq.n	800993a <xQueueGenericCreateStatic+0x52>
 8009934:	68bb      	ldr	r3, [r7, #8]
 8009936:	2b00      	cmp	r3, #0
 8009938:	d001      	beq.n	800993e <xQueueGenericCreateStatic+0x56>
 800993a:	2301      	movs	r3, #1
 800993c:	e000      	b.n	8009940 <xQueueGenericCreateStatic+0x58>
 800993e:	2300      	movs	r3, #0
 8009940:	2b00      	cmp	r3, #0
 8009942:	d10a      	bne.n	800995a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8009944:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009948:	f383 8811 	msr	BASEPRI, r3
 800994c:	f3bf 8f6f 	isb	sy
 8009950:	f3bf 8f4f 	dsb	sy
 8009954:	623b      	str	r3, [r7, #32]
}
 8009956:	bf00      	nop
 8009958:	e7fe      	b.n	8009958 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	2b00      	cmp	r3, #0
 800995e:	d102      	bne.n	8009966 <xQueueGenericCreateStatic+0x7e>
 8009960:	68bb      	ldr	r3, [r7, #8]
 8009962:	2b00      	cmp	r3, #0
 8009964:	d101      	bne.n	800996a <xQueueGenericCreateStatic+0x82>
 8009966:	2301      	movs	r3, #1
 8009968:	e000      	b.n	800996c <xQueueGenericCreateStatic+0x84>
 800996a:	2300      	movs	r3, #0
 800996c:	2b00      	cmp	r3, #0
 800996e:	d10a      	bne.n	8009986 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8009970:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009974:	f383 8811 	msr	BASEPRI, r3
 8009978:	f3bf 8f6f 	isb	sy
 800997c:	f3bf 8f4f 	dsb	sy
 8009980:	61fb      	str	r3, [r7, #28]
}
 8009982:	bf00      	nop
 8009984:	e7fe      	b.n	8009984 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009986:	2350      	movs	r3, #80	; 0x50
 8009988:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800998a:	697b      	ldr	r3, [r7, #20]
 800998c:	2b50      	cmp	r3, #80	; 0x50
 800998e:	d00a      	beq.n	80099a6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8009990:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009994:	f383 8811 	msr	BASEPRI, r3
 8009998:	f3bf 8f6f 	isb	sy
 800999c:	f3bf 8f4f 	dsb	sy
 80099a0:	61bb      	str	r3, [r7, #24]
}
 80099a2:	bf00      	nop
 80099a4:	e7fe      	b.n	80099a4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80099a6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80099a8:	683b      	ldr	r3, [r7, #0]
 80099aa:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80099ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d00d      	beq.n	80099ce <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80099b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099b4:	2201      	movs	r2, #1
 80099b6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80099ba:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80099be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099c0:	9300      	str	r3, [sp, #0]
 80099c2:	4613      	mov	r3, r2
 80099c4:	687a      	ldr	r2, [r7, #4]
 80099c6:	68b9      	ldr	r1, [r7, #8]
 80099c8:	68f8      	ldr	r0, [r7, #12]
 80099ca:	f000 f805 	bl	80099d8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80099ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80099d0:	4618      	mov	r0, r3
 80099d2:	3730      	adds	r7, #48	; 0x30
 80099d4:	46bd      	mov	sp, r7
 80099d6:	bd80      	pop	{r7, pc}

080099d8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80099d8:	b580      	push	{r7, lr}
 80099da:	b084      	sub	sp, #16
 80099dc:	af00      	add	r7, sp, #0
 80099de:	60f8      	str	r0, [r7, #12]
 80099e0:	60b9      	str	r1, [r7, #8]
 80099e2:	607a      	str	r2, [r7, #4]
 80099e4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80099e6:	68bb      	ldr	r3, [r7, #8]
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d103      	bne.n	80099f4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80099ec:	69bb      	ldr	r3, [r7, #24]
 80099ee:	69ba      	ldr	r2, [r7, #24]
 80099f0:	601a      	str	r2, [r3, #0]
 80099f2:	e002      	b.n	80099fa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80099f4:	69bb      	ldr	r3, [r7, #24]
 80099f6:	687a      	ldr	r2, [r7, #4]
 80099f8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80099fa:	69bb      	ldr	r3, [r7, #24]
 80099fc:	68fa      	ldr	r2, [r7, #12]
 80099fe:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009a00:	69bb      	ldr	r3, [r7, #24]
 8009a02:	68ba      	ldr	r2, [r7, #8]
 8009a04:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009a06:	2101      	movs	r1, #1
 8009a08:	69b8      	ldr	r0, [r7, #24]
 8009a0a:	f7ff ff05 	bl	8009818 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009a0e:	69bb      	ldr	r3, [r7, #24]
 8009a10:	78fa      	ldrb	r2, [r7, #3]
 8009a12:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009a16:	bf00      	nop
 8009a18:	3710      	adds	r7, #16
 8009a1a:	46bd      	mov	sp, r7
 8009a1c:	bd80      	pop	{r7, pc}
	...

08009a20 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009a20:	b580      	push	{r7, lr}
 8009a22:	b08e      	sub	sp, #56	; 0x38
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	60f8      	str	r0, [r7, #12]
 8009a28:	60b9      	str	r1, [r7, #8]
 8009a2a:	607a      	str	r2, [r7, #4]
 8009a2c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009a2e:	2300      	movs	r3, #0
 8009a30:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009a36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d10a      	bne.n	8009a52 <xQueueGenericSend+0x32>
	__asm volatile
 8009a3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a40:	f383 8811 	msr	BASEPRI, r3
 8009a44:	f3bf 8f6f 	isb	sy
 8009a48:	f3bf 8f4f 	dsb	sy
 8009a4c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009a4e:	bf00      	nop
 8009a50:	e7fe      	b.n	8009a50 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009a52:	68bb      	ldr	r3, [r7, #8]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d103      	bne.n	8009a60 <xQueueGenericSend+0x40>
 8009a58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d101      	bne.n	8009a64 <xQueueGenericSend+0x44>
 8009a60:	2301      	movs	r3, #1
 8009a62:	e000      	b.n	8009a66 <xQueueGenericSend+0x46>
 8009a64:	2300      	movs	r3, #0
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d10a      	bne.n	8009a80 <xQueueGenericSend+0x60>
	__asm volatile
 8009a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a6e:	f383 8811 	msr	BASEPRI, r3
 8009a72:	f3bf 8f6f 	isb	sy
 8009a76:	f3bf 8f4f 	dsb	sy
 8009a7a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009a7c:	bf00      	nop
 8009a7e:	e7fe      	b.n	8009a7e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009a80:	683b      	ldr	r3, [r7, #0]
 8009a82:	2b02      	cmp	r3, #2
 8009a84:	d103      	bne.n	8009a8e <xQueueGenericSend+0x6e>
 8009a86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a8a:	2b01      	cmp	r3, #1
 8009a8c:	d101      	bne.n	8009a92 <xQueueGenericSend+0x72>
 8009a8e:	2301      	movs	r3, #1
 8009a90:	e000      	b.n	8009a94 <xQueueGenericSend+0x74>
 8009a92:	2300      	movs	r3, #0
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d10a      	bne.n	8009aae <xQueueGenericSend+0x8e>
	__asm volatile
 8009a98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a9c:	f383 8811 	msr	BASEPRI, r3
 8009aa0:	f3bf 8f6f 	isb	sy
 8009aa4:	f3bf 8f4f 	dsb	sy
 8009aa8:	623b      	str	r3, [r7, #32]
}
 8009aaa:	bf00      	nop
 8009aac:	e7fe      	b.n	8009aac <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009aae:	f001 f9bd 	bl	800ae2c <xTaskGetSchedulerState>
 8009ab2:	4603      	mov	r3, r0
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d102      	bne.n	8009abe <xQueueGenericSend+0x9e>
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d101      	bne.n	8009ac2 <xQueueGenericSend+0xa2>
 8009abe:	2301      	movs	r3, #1
 8009ac0:	e000      	b.n	8009ac4 <xQueueGenericSend+0xa4>
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d10a      	bne.n	8009ade <xQueueGenericSend+0xbe>
	__asm volatile
 8009ac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009acc:	f383 8811 	msr	BASEPRI, r3
 8009ad0:	f3bf 8f6f 	isb	sy
 8009ad4:	f3bf 8f4f 	dsb	sy
 8009ad8:	61fb      	str	r3, [r7, #28]
}
 8009ada:	bf00      	nop
 8009adc:	e7fe      	b.n	8009adc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009ade:	f001 ff01 	bl	800b8e4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009ae2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ae4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009ae6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ae8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009aea:	429a      	cmp	r2, r3
 8009aec:	d302      	bcc.n	8009af4 <xQueueGenericSend+0xd4>
 8009aee:	683b      	ldr	r3, [r7, #0]
 8009af0:	2b02      	cmp	r3, #2
 8009af2:	d129      	bne.n	8009b48 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009af4:	683a      	ldr	r2, [r7, #0]
 8009af6:	68b9      	ldr	r1, [r7, #8]
 8009af8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009afa:	f000 fa0b 	bl	8009f14 <prvCopyDataToQueue>
 8009afe:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009b00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d010      	beq.n	8009b2a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009b08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b0a:	3324      	adds	r3, #36	; 0x24
 8009b0c:	4618      	mov	r0, r3
 8009b0e:	f000 ffcf 	bl	800aab0 <xTaskRemoveFromEventList>
 8009b12:	4603      	mov	r3, r0
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d013      	beq.n	8009b40 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009b18:	4b3f      	ldr	r3, [pc, #252]	; (8009c18 <xQueueGenericSend+0x1f8>)
 8009b1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b1e:	601a      	str	r2, [r3, #0]
 8009b20:	f3bf 8f4f 	dsb	sy
 8009b24:	f3bf 8f6f 	isb	sy
 8009b28:	e00a      	b.n	8009b40 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009b2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d007      	beq.n	8009b40 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009b30:	4b39      	ldr	r3, [pc, #228]	; (8009c18 <xQueueGenericSend+0x1f8>)
 8009b32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b36:	601a      	str	r2, [r3, #0]
 8009b38:	f3bf 8f4f 	dsb	sy
 8009b3c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009b40:	f001 ff00 	bl	800b944 <vPortExitCritical>
				return pdPASS;
 8009b44:	2301      	movs	r3, #1
 8009b46:	e063      	b.n	8009c10 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d103      	bne.n	8009b56 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009b4e:	f001 fef9 	bl	800b944 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009b52:	2300      	movs	r3, #0
 8009b54:	e05c      	b.n	8009c10 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009b56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d106      	bne.n	8009b6a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009b5c:	f107 0314 	add.w	r3, r7, #20
 8009b60:	4618      	mov	r0, r3
 8009b62:	f001 f809 	bl	800ab78 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009b66:	2301      	movs	r3, #1
 8009b68:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009b6a:	f001 feeb 	bl	800b944 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009b6e:	f000 fd7b 	bl	800a668 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009b72:	f001 feb7 	bl	800b8e4 <vPortEnterCritical>
 8009b76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b78:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009b7c:	b25b      	sxtb	r3, r3
 8009b7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009b82:	d103      	bne.n	8009b8c <xQueueGenericSend+0x16c>
 8009b84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b86:	2200      	movs	r2, #0
 8009b88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009b8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b8e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009b92:	b25b      	sxtb	r3, r3
 8009b94:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009b98:	d103      	bne.n	8009ba2 <xQueueGenericSend+0x182>
 8009b9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009ba2:	f001 fecf 	bl	800b944 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009ba6:	1d3a      	adds	r2, r7, #4
 8009ba8:	f107 0314 	add.w	r3, r7, #20
 8009bac:	4611      	mov	r1, r2
 8009bae:	4618      	mov	r0, r3
 8009bb0:	f000 fff8 	bl	800aba4 <xTaskCheckForTimeOut>
 8009bb4:	4603      	mov	r3, r0
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d124      	bne.n	8009c04 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009bba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009bbc:	f000 faa2 	bl	800a104 <prvIsQueueFull>
 8009bc0:	4603      	mov	r3, r0
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d018      	beq.n	8009bf8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009bc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bc8:	3310      	adds	r3, #16
 8009bca:	687a      	ldr	r2, [r7, #4]
 8009bcc:	4611      	mov	r1, r2
 8009bce:	4618      	mov	r0, r3
 8009bd0:	f000 ff1e 	bl	800aa10 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009bd4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009bd6:	f000 fa2d 	bl	800a034 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009bda:	f000 fd53 	bl	800a684 <xTaskResumeAll>
 8009bde:	4603      	mov	r3, r0
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	f47f af7c 	bne.w	8009ade <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8009be6:	4b0c      	ldr	r3, [pc, #48]	; (8009c18 <xQueueGenericSend+0x1f8>)
 8009be8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009bec:	601a      	str	r2, [r3, #0]
 8009bee:	f3bf 8f4f 	dsb	sy
 8009bf2:	f3bf 8f6f 	isb	sy
 8009bf6:	e772      	b.n	8009ade <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009bf8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009bfa:	f000 fa1b 	bl	800a034 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009bfe:	f000 fd41 	bl	800a684 <xTaskResumeAll>
 8009c02:	e76c      	b.n	8009ade <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009c04:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009c06:	f000 fa15 	bl	800a034 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009c0a:	f000 fd3b 	bl	800a684 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009c0e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009c10:	4618      	mov	r0, r3
 8009c12:	3738      	adds	r7, #56	; 0x38
 8009c14:	46bd      	mov	sp, r7
 8009c16:	bd80      	pop	{r7, pc}
 8009c18:	e000ed04 	.word	0xe000ed04

08009c1c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009c1c:	b580      	push	{r7, lr}
 8009c1e:	b090      	sub	sp, #64	; 0x40
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	60f8      	str	r0, [r7, #12]
 8009c24:	60b9      	str	r1, [r7, #8]
 8009c26:	607a      	str	r2, [r7, #4]
 8009c28:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8009c2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d10a      	bne.n	8009c4a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8009c34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c38:	f383 8811 	msr	BASEPRI, r3
 8009c3c:	f3bf 8f6f 	isb	sy
 8009c40:	f3bf 8f4f 	dsb	sy
 8009c44:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009c46:	bf00      	nop
 8009c48:	e7fe      	b.n	8009c48 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009c4a:	68bb      	ldr	r3, [r7, #8]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d103      	bne.n	8009c58 <xQueueGenericSendFromISR+0x3c>
 8009c50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d101      	bne.n	8009c5c <xQueueGenericSendFromISR+0x40>
 8009c58:	2301      	movs	r3, #1
 8009c5a:	e000      	b.n	8009c5e <xQueueGenericSendFromISR+0x42>
 8009c5c:	2300      	movs	r3, #0
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d10a      	bne.n	8009c78 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8009c62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c66:	f383 8811 	msr	BASEPRI, r3
 8009c6a:	f3bf 8f6f 	isb	sy
 8009c6e:	f3bf 8f4f 	dsb	sy
 8009c72:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009c74:	bf00      	nop
 8009c76:	e7fe      	b.n	8009c76 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009c78:	683b      	ldr	r3, [r7, #0]
 8009c7a:	2b02      	cmp	r3, #2
 8009c7c:	d103      	bne.n	8009c86 <xQueueGenericSendFromISR+0x6a>
 8009c7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c82:	2b01      	cmp	r3, #1
 8009c84:	d101      	bne.n	8009c8a <xQueueGenericSendFromISR+0x6e>
 8009c86:	2301      	movs	r3, #1
 8009c88:	e000      	b.n	8009c8c <xQueueGenericSendFromISR+0x70>
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d10a      	bne.n	8009ca6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8009c90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c94:	f383 8811 	msr	BASEPRI, r3
 8009c98:	f3bf 8f6f 	isb	sy
 8009c9c:	f3bf 8f4f 	dsb	sy
 8009ca0:	623b      	str	r3, [r7, #32]
}
 8009ca2:	bf00      	nop
 8009ca4:	e7fe      	b.n	8009ca4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009ca6:	f001 feff 	bl	800baa8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009caa:	f3ef 8211 	mrs	r2, BASEPRI
 8009cae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cb2:	f383 8811 	msr	BASEPRI, r3
 8009cb6:	f3bf 8f6f 	isb	sy
 8009cba:	f3bf 8f4f 	dsb	sy
 8009cbe:	61fa      	str	r2, [r7, #28]
 8009cc0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009cc2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009cc4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009cc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cc8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009cca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ccc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009cce:	429a      	cmp	r2, r3
 8009cd0:	d302      	bcc.n	8009cd8 <xQueueGenericSendFromISR+0xbc>
 8009cd2:	683b      	ldr	r3, [r7, #0]
 8009cd4:	2b02      	cmp	r3, #2
 8009cd6:	d12f      	bne.n	8009d38 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009cd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cda:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009cde:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009ce2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ce4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ce6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009ce8:	683a      	ldr	r2, [r7, #0]
 8009cea:	68b9      	ldr	r1, [r7, #8]
 8009cec:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009cee:	f000 f911 	bl	8009f14 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009cf2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8009cf6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009cfa:	d112      	bne.n	8009d22 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009cfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d016      	beq.n	8009d32 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009d04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d06:	3324      	adds	r3, #36	; 0x24
 8009d08:	4618      	mov	r0, r3
 8009d0a:	f000 fed1 	bl	800aab0 <xTaskRemoveFromEventList>
 8009d0e:	4603      	mov	r3, r0
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d00e      	beq.n	8009d32 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d00b      	beq.n	8009d32 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	2201      	movs	r2, #1
 8009d1e:	601a      	str	r2, [r3, #0]
 8009d20:	e007      	b.n	8009d32 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009d22:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009d26:	3301      	adds	r3, #1
 8009d28:	b2db      	uxtb	r3, r3
 8009d2a:	b25a      	sxtb	r2, r3
 8009d2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d2e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009d32:	2301      	movs	r3, #1
 8009d34:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8009d36:	e001      	b.n	8009d3c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009d38:	2300      	movs	r3, #0
 8009d3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009d3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d3e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009d40:	697b      	ldr	r3, [r7, #20]
 8009d42:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009d46:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009d48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8009d4a:	4618      	mov	r0, r3
 8009d4c:	3740      	adds	r7, #64	; 0x40
 8009d4e:	46bd      	mov	sp, r7
 8009d50:	bd80      	pop	{r7, pc}
	...

08009d54 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009d54:	b580      	push	{r7, lr}
 8009d56:	b08c      	sub	sp, #48	; 0x30
 8009d58:	af00      	add	r7, sp, #0
 8009d5a:	60f8      	str	r0, [r7, #12]
 8009d5c:	60b9      	str	r1, [r7, #8]
 8009d5e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009d60:	2300      	movs	r3, #0
 8009d62:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009d68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d10a      	bne.n	8009d84 <xQueueReceive+0x30>
	__asm volatile
 8009d6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d72:	f383 8811 	msr	BASEPRI, r3
 8009d76:	f3bf 8f6f 	isb	sy
 8009d7a:	f3bf 8f4f 	dsb	sy
 8009d7e:	623b      	str	r3, [r7, #32]
}
 8009d80:	bf00      	nop
 8009d82:	e7fe      	b.n	8009d82 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009d84:	68bb      	ldr	r3, [r7, #8]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d103      	bne.n	8009d92 <xQueueReceive+0x3e>
 8009d8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d101      	bne.n	8009d96 <xQueueReceive+0x42>
 8009d92:	2301      	movs	r3, #1
 8009d94:	e000      	b.n	8009d98 <xQueueReceive+0x44>
 8009d96:	2300      	movs	r3, #0
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d10a      	bne.n	8009db2 <xQueueReceive+0x5e>
	__asm volatile
 8009d9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009da0:	f383 8811 	msr	BASEPRI, r3
 8009da4:	f3bf 8f6f 	isb	sy
 8009da8:	f3bf 8f4f 	dsb	sy
 8009dac:	61fb      	str	r3, [r7, #28]
}
 8009dae:	bf00      	nop
 8009db0:	e7fe      	b.n	8009db0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009db2:	f001 f83b 	bl	800ae2c <xTaskGetSchedulerState>
 8009db6:	4603      	mov	r3, r0
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d102      	bne.n	8009dc2 <xQueueReceive+0x6e>
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d101      	bne.n	8009dc6 <xQueueReceive+0x72>
 8009dc2:	2301      	movs	r3, #1
 8009dc4:	e000      	b.n	8009dc8 <xQueueReceive+0x74>
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d10a      	bne.n	8009de2 <xQueueReceive+0x8e>
	__asm volatile
 8009dcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dd0:	f383 8811 	msr	BASEPRI, r3
 8009dd4:	f3bf 8f6f 	isb	sy
 8009dd8:	f3bf 8f4f 	dsb	sy
 8009ddc:	61bb      	str	r3, [r7, #24]
}
 8009dde:	bf00      	nop
 8009de0:	e7fe      	b.n	8009de0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009de2:	f001 fd7f 	bl	800b8e4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009de6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009de8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dea:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d01f      	beq.n	8009e32 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009df2:	68b9      	ldr	r1, [r7, #8]
 8009df4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009df6:	f000 f8f7 	bl	8009fe8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dfc:	1e5a      	subs	r2, r3, #1
 8009dfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e00:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009e02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e04:	691b      	ldr	r3, [r3, #16]
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d00f      	beq.n	8009e2a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009e0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e0c:	3310      	adds	r3, #16
 8009e0e:	4618      	mov	r0, r3
 8009e10:	f000 fe4e 	bl	800aab0 <xTaskRemoveFromEventList>
 8009e14:	4603      	mov	r3, r0
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d007      	beq.n	8009e2a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009e1a:	4b3d      	ldr	r3, [pc, #244]	; (8009f10 <xQueueReceive+0x1bc>)
 8009e1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e20:	601a      	str	r2, [r3, #0]
 8009e22:	f3bf 8f4f 	dsb	sy
 8009e26:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009e2a:	f001 fd8b 	bl	800b944 <vPortExitCritical>
				return pdPASS;
 8009e2e:	2301      	movs	r3, #1
 8009e30:	e069      	b.n	8009f06 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d103      	bne.n	8009e40 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009e38:	f001 fd84 	bl	800b944 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009e3c:	2300      	movs	r3, #0
 8009e3e:	e062      	b.n	8009f06 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009e40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d106      	bne.n	8009e54 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009e46:	f107 0310 	add.w	r3, r7, #16
 8009e4a:	4618      	mov	r0, r3
 8009e4c:	f000 fe94 	bl	800ab78 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009e50:	2301      	movs	r3, #1
 8009e52:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009e54:	f001 fd76 	bl	800b944 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009e58:	f000 fc06 	bl	800a668 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009e5c:	f001 fd42 	bl	800b8e4 <vPortEnterCritical>
 8009e60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e62:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009e66:	b25b      	sxtb	r3, r3
 8009e68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009e6c:	d103      	bne.n	8009e76 <xQueueReceive+0x122>
 8009e6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e70:	2200      	movs	r2, #0
 8009e72:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009e76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e78:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009e7c:	b25b      	sxtb	r3, r3
 8009e7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009e82:	d103      	bne.n	8009e8c <xQueueReceive+0x138>
 8009e84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e86:	2200      	movs	r2, #0
 8009e88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009e8c:	f001 fd5a 	bl	800b944 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009e90:	1d3a      	adds	r2, r7, #4
 8009e92:	f107 0310 	add.w	r3, r7, #16
 8009e96:	4611      	mov	r1, r2
 8009e98:	4618      	mov	r0, r3
 8009e9a:	f000 fe83 	bl	800aba4 <xTaskCheckForTimeOut>
 8009e9e:	4603      	mov	r3, r0
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d123      	bne.n	8009eec <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009ea4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009ea6:	f000 f917 	bl	800a0d8 <prvIsQueueEmpty>
 8009eaa:	4603      	mov	r3, r0
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d017      	beq.n	8009ee0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009eb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009eb2:	3324      	adds	r3, #36	; 0x24
 8009eb4:	687a      	ldr	r2, [r7, #4]
 8009eb6:	4611      	mov	r1, r2
 8009eb8:	4618      	mov	r0, r3
 8009eba:	f000 fda9 	bl	800aa10 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009ebe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009ec0:	f000 f8b8 	bl	800a034 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009ec4:	f000 fbde 	bl	800a684 <xTaskResumeAll>
 8009ec8:	4603      	mov	r3, r0
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d189      	bne.n	8009de2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8009ece:	4b10      	ldr	r3, [pc, #64]	; (8009f10 <xQueueReceive+0x1bc>)
 8009ed0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009ed4:	601a      	str	r2, [r3, #0]
 8009ed6:	f3bf 8f4f 	dsb	sy
 8009eda:	f3bf 8f6f 	isb	sy
 8009ede:	e780      	b.n	8009de2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009ee0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009ee2:	f000 f8a7 	bl	800a034 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009ee6:	f000 fbcd 	bl	800a684 <xTaskResumeAll>
 8009eea:	e77a      	b.n	8009de2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009eec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009eee:	f000 f8a1 	bl	800a034 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009ef2:	f000 fbc7 	bl	800a684 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009ef6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009ef8:	f000 f8ee 	bl	800a0d8 <prvIsQueueEmpty>
 8009efc:	4603      	mov	r3, r0
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	f43f af6f 	beq.w	8009de2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009f04:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009f06:	4618      	mov	r0, r3
 8009f08:	3730      	adds	r7, #48	; 0x30
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	bd80      	pop	{r7, pc}
 8009f0e:	bf00      	nop
 8009f10:	e000ed04 	.word	0xe000ed04

08009f14 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b086      	sub	sp, #24
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	60f8      	str	r0, [r7, #12]
 8009f1c:	60b9      	str	r1, [r7, #8]
 8009f1e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009f20:	2300      	movs	r3, #0
 8009f22:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f28:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d10d      	bne.n	8009f4e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d14d      	bne.n	8009fd6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	689b      	ldr	r3, [r3, #8]
 8009f3e:	4618      	mov	r0, r3
 8009f40:	f000 ff92 	bl	800ae68 <xTaskPriorityDisinherit>
 8009f44:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	2200      	movs	r2, #0
 8009f4a:	609a      	str	r2, [r3, #8]
 8009f4c:	e043      	b.n	8009fd6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d119      	bne.n	8009f88 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	6858      	ldr	r0, [r3, #4]
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f5c:	461a      	mov	r2, r3
 8009f5e:	68b9      	ldr	r1, [r7, #8]
 8009f60:	f002 fbf0 	bl	800c744 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	685a      	ldr	r2, [r3, #4]
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f6c:	441a      	add	r2, r3
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	685a      	ldr	r2, [r3, #4]
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	689b      	ldr	r3, [r3, #8]
 8009f7a:	429a      	cmp	r2, r3
 8009f7c:	d32b      	bcc.n	8009fd6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	681a      	ldr	r2, [r3, #0]
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	605a      	str	r2, [r3, #4]
 8009f86:	e026      	b.n	8009fd6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	68d8      	ldr	r0, [r3, #12]
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f90:	461a      	mov	r2, r3
 8009f92:	68b9      	ldr	r1, [r7, #8]
 8009f94:	f002 fbd6 	bl	800c744 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	68da      	ldr	r2, [r3, #12]
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fa0:	425b      	negs	r3, r3
 8009fa2:	441a      	add	r2, r3
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	68da      	ldr	r2, [r3, #12]
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	429a      	cmp	r2, r3
 8009fb2:	d207      	bcs.n	8009fc4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	689a      	ldr	r2, [r3, #8]
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fbc:	425b      	negs	r3, r3
 8009fbe:	441a      	add	r2, r3
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	2b02      	cmp	r3, #2
 8009fc8:	d105      	bne.n	8009fd6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009fca:	693b      	ldr	r3, [r7, #16]
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d002      	beq.n	8009fd6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009fd0:	693b      	ldr	r3, [r7, #16]
 8009fd2:	3b01      	subs	r3, #1
 8009fd4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009fd6:	693b      	ldr	r3, [r7, #16]
 8009fd8:	1c5a      	adds	r2, r3, #1
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8009fde:	697b      	ldr	r3, [r7, #20]
}
 8009fe0:	4618      	mov	r0, r3
 8009fe2:	3718      	adds	r7, #24
 8009fe4:	46bd      	mov	sp, r7
 8009fe6:	bd80      	pop	{r7, pc}

08009fe8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009fe8:	b580      	push	{r7, lr}
 8009fea:	b082      	sub	sp, #8
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	6078      	str	r0, [r7, #4]
 8009ff0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d018      	beq.n	800a02c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	68da      	ldr	r2, [r3, #12]
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a002:	441a      	add	r2, r3
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	68da      	ldr	r2, [r3, #12]
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	689b      	ldr	r3, [r3, #8]
 800a010:	429a      	cmp	r2, r3
 800a012:	d303      	bcc.n	800a01c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	681a      	ldr	r2, [r3, #0]
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	68d9      	ldr	r1, [r3, #12]
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a024:	461a      	mov	r2, r3
 800a026:	6838      	ldr	r0, [r7, #0]
 800a028:	f002 fb8c 	bl	800c744 <memcpy>
	}
}
 800a02c:	bf00      	nop
 800a02e:	3708      	adds	r7, #8
 800a030:	46bd      	mov	sp, r7
 800a032:	bd80      	pop	{r7, pc}

0800a034 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a034:	b580      	push	{r7, lr}
 800a036:	b084      	sub	sp, #16
 800a038:	af00      	add	r7, sp, #0
 800a03a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a03c:	f001 fc52 	bl	800b8e4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a046:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a048:	e011      	b.n	800a06e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d012      	beq.n	800a078 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	3324      	adds	r3, #36	; 0x24
 800a056:	4618      	mov	r0, r3
 800a058:	f000 fd2a 	bl	800aab0 <xTaskRemoveFromEventList>
 800a05c:	4603      	mov	r3, r0
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d001      	beq.n	800a066 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a062:	f000 fe01 	bl	800ac68 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a066:	7bfb      	ldrb	r3, [r7, #15]
 800a068:	3b01      	subs	r3, #1
 800a06a:	b2db      	uxtb	r3, r3
 800a06c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a06e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a072:	2b00      	cmp	r3, #0
 800a074:	dce9      	bgt.n	800a04a <prvUnlockQueue+0x16>
 800a076:	e000      	b.n	800a07a <prvUnlockQueue+0x46>
					break;
 800a078:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	22ff      	movs	r2, #255	; 0xff
 800a07e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a082:	f001 fc5f 	bl	800b944 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a086:	f001 fc2d 	bl	800b8e4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a090:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a092:	e011      	b.n	800a0b8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	691b      	ldr	r3, [r3, #16]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d012      	beq.n	800a0c2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	3310      	adds	r3, #16
 800a0a0:	4618      	mov	r0, r3
 800a0a2:	f000 fd05 	bl	800aab0 <xTaskRemoveFromEventList>
 800a0a6:	4603      	mov	r3, r0
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d001      	beq.n	800a0b0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a0ac:	f000 fddc 	bl	800ac68 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a0b0:	7bbb      	ldrb	r3, [r7, #14]
 800a0b2:	3b01      	subs	r3, #1
 800a0b4:	b2db      	uxtb	r3, r3
 800a0b6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a0b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	dce9      	bgt.n	800a094 <prvUnlockQueue+0x60>
 800a0c0:	e000      	b.n	800a0c4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a0c2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	22ff      	movs	r2, #255	; 0xff
 800a0c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a0cc:	f001 fc3a 	bl	800b944 <vPortExitCritical>
}
 800a0d0:	bf00      	nop
 800a0d2:	3710      	adds	r7, #16
 800a0d4:	46bd      	mov	sp, r7
 800a0d6:	bd80      	pop	{r7, pc}

0800a0d8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a0d8:	b580      	push	{r7, lr}
 800a0da:	b084      	sub	sp, #16
 800a0dc:	af00      	add	r7, sp, #0
 800a0de:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a0e0:	f001 fc00 	bl	800b8e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d102      	bne.n	800a0f2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a0ec:	2301      	movs	r3, #1
 800a0ee:	60fb      	str	r3, [r7, #12]
 800a0f0:	e001      	b.n	800a0f6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a0f2:	2300      	movs	r3, #0
 800a0f4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a0f6:	f001 fc25 	bl	800b944 <vPortExitCritical>

	return xReturn;
 800a0fa:	68fb      	ldr	r3, [r7, #12]
}
 800a0fc:	4618      	mov	r0, r3
 800a0fe:	3710      	adds	r7, #16
 800a100:	46bd      	mov	sp, r7
 800a102:	bd80      	pop	{r7, pc}

0800a104 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a104:	b580      	push	{r7, lr}
 800a106:	b084      	sub	sp, #16
 800a108:	af00      	add	r7, sp, #0
 800a10a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a10c:	f001 fbea 	bl	800b8e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a118:	429a      	cmp	r2, r3
 800a11a:	d102      	bne.n	800a122 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a11c:	2301      	movs	r3, #1
 800a11e:	60fb      	str	r3, [r7, #12]
 800a120:	e001      	b.n	800a126 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a122:	2300      	movs	r3, #0
 800a124:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a126:	f001 fc0d 	bl	800b944 <vPortExitCritical>

	return xReturn;
 800a12a:	68fb      	ldr	r3, [r7, #12]
}
 800a12c:	4618      	mov	r0, r3
 800a12e:	3710      	adds	r7, #16
 800a130:	46bd      	mov	sp, r7
 800a132:	bd80      	pop	{r7, pc}

0800a134 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a134:	b480      	push	{r7}
 800a136:	b085      	sub	sp, #20
 800a138:	af00      	add	r7, sp, #0
 800a13a:	6078      	str	r0, [r7, #4]
 800a13c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a13e:	2300      	movs	r3, #0
 800a140:	60fb      	str	r3, [r7, #12]
 800a142:	e014      	b.n	800a16e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a144:	4a0f      	ldr	r2, [pc, #60]	; (800a184 <vQueueAddToRegistry+0x50>)
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d10b      	bne.n	800a168 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a150:	490c      	ldr	r1, [pc, #48]	; (800a184 <vQueueAddToRegistry+0x50>)
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	683a      	ldr	r2, [r7, #0]
 800a156:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a15a:	4a0a      	ldr	r2, [pc, #40]	; (800a184 <vQueueAddToRegistry+0x50>)
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	00db      	lsls	r3, r3, #3
 800a160:	4413      	add	r3, r2
 800a162:	687a      	ldr	r2, [r7, #4]
 800a164:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a166:	e006      	b.n	800a176 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	3301      	adds	r3, #1
 800a16c:	60fb      	str	r3, [r7, #12]
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	2b07      	cmp	r3, #7
 800a172:	d9e7      	bls.n	800a144 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a174:	bf00      	nop
 800a176:	bf00      	nop
 800a178:	3714      	adds	r7, #20
 800a17a:	46bd      	mov	sp, r7
 800a17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a180:	4770      	bx	lr
 800a182:	bf00      	nop
 800a184:	20000b34 	.word	0x20000b34

0800a188 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a188:	b580      	push	{r7, lr}
 800a18a:	b086      	sub	sp, #24
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	60f8      	str	r0, [r7, #12]
 800a190:	60b9      	str	r1, [r7, #8]
 800a192:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a198:	f001 fba4 	bl	800b8e4 <vPortEnterCritical>
 800a19c:	697b      	ldr	r3, [r7, #20]
 800a19e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a1a2:	b25b      	sxtb	r3, r3
 800a1a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a1a8:	d103      	bne.n	800a1b2 <vQueueWaitForMessageRestricted+0x2a>
 800a1aa:	697b      	ldr	r3, [r7, #20]
 800a1ac:	2200      	movs	r2, #0
 800a1ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a1b2:	697b      	ldr	r3, [r7, #20]
 800a1b4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a1b8:	b25b      	sxtb	r3, r3
 800a1ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a1be:	d103      	bne.n	800a1c8 <vQueueWaitForMessageRestricted+0x40>
 800a1c0:	697b      	ldr	r3, [r7, #20]
 800a1c2:	2200      	movs	r2, #0
 800a1c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a1c8:	f001 fbbc 	bl	800b944 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a1cc:	697b      	ldr	r3, [r7, #20]
 800a1ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d106      	bne.n	800a1e2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a1d4:	697b      	ldr	r3, [r7, #20]
 800a1d6:	3324      	adds	r3, #36	; 0x24
 800a1d8:	687a      	ldr	r2, [r7, #4]
 800a1da:	68b9      	ldr	r1, [r7, #8]
 800a1dc:	4618      	mov	r0, r3
 800a1de:	f000 fc3b 	bl	800aa58 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a1e2:	6978      	ldr	r0, [r7, #20]
 800a1e4:	f7ff ff26 	bl	800a034 <prvUnlockQueue>
	}
 800a1e8:	bf00      	nop
 800a1ea:	3718      	adds	r7, #24
 800a1ec:	46bd      	mov	sp, r7
 800a1ee:	bd80      	pop	{r7, pc}

0800a1f0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a1f0:	b580      	push	{r7, lr}
 800a1f2:	b08e      	sub	sp, #56	; 0x38
 800a1f4:	af04      	add	r7, sp, #16
 800a1f6:	60f8      	str	r0, [r7, #12]
 800a1f8:	60b9      	str	r1, [r7, #8]
 800a1fa:	607a      	str	r2, [r7, #4]
 800a1fc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a1fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a200:	2b00      	cmp	r3, #0
 800a202:	d10a      	bne.n	800a21a <xTaskCreateStatic+0x2a>
	__asm volatile
 800a204:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a208:	f383 8811 	msr	BASEPRI, r3
 800a20c:	f3bf 8f6f 	isb	sy
 800a210:	f3bf 8f4f 	dsb	sy
 800a214:	623b      	str	r3, [r7, #32]
}
 800a216:	bf00      	nop
 800a218:	e7fe      	b.n	800a218 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a21a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d10a      	bne.n	800a236 <xTaskCreateStatic+0x46>
	__asm volatile
 800a220:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a224:	f383 8811 	msr	BASEPRI, r3
 800a228:	f3bf 8f6f 	isb	sy
 800a22c:	f3bf 8f4f 	dsb	sy
 800a230:	61fb      	str	r3, [r7, #28]
}
 800a232:	bf00      	nop
 800a234:	e7fe      	b.n	800a234 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a236:	235c      	movs	r3, #92	; 0x5c
 800a238:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a23a:	693b      	ldr	r3, [r7, #16]
 800a23c:	2b5c      	cmp	r3, #92	; 0x5c
 800a23e:	d00a      	beq.n	800a256 <xTaskCreateStatic+0x66>
	__asm volatile
 800a240:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a244:	f383 8811 	msr	BASEPRI, r3
 800a248:	f3bf 8f6f 	isb	sy
 800a24c:	f3bf 8f4f 	dsb	sy
 800a250:	61bb      	str	r3, [r7, #24]
}
 800a252:	bf00      	nop
 800a254:	e7fe      	b.n	800a254 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a256:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a258:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d01e      	beq.n	800a29c <xTaskCreateStatic+0xac>
 800a25e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a260:	2b00      	cmp	r3, #0
 800a262:	d01b      	beq.n	800a29c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a264:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a266:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a26a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a26c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a26e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a270:	2202      	movs	r2, #2
 800a272:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a276:	2300      	movs	r3, #0
 800a278:	9303      	str	r3, [sp, #12]
 800a27a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a27c:	9302      	str	r3, [sp, #8]
 800a27e:	f107 0314 	add.w	r3, r7, #20
 800a282:	9301      	str	r3, [sp, #4]
 800a284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a286:	9300      	str	r3, [sp, #0]
 800a288:	683b      	ldr	r3, [r7, #0]
 800a28a:	687a      	ldr	r2, [r7, #4]
 800a28c:	68b9      	ldr	r1, [r7, #8]
 800a28e:	68f8      	ldr	r0, [r7, #12]
 800a290:	f000 f850 	bl	800a334 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a294:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a296:	f000 f8dd 	bl	800a454 <prvAddNewTaskToReadyList>
 800a29a:	e001      	b.n	800a2a0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800a29c:	2300      	movs	r3, #0
 800a29e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a2a0:	697b      	ldr	r3, [r7, #20]
	}
 800a2a2:	4618      	mov	r0, r3
 800a2a4:	3728      	adds	r7, #40	; 0x28
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	bd80      	pop	{r7, pc}

0800a2aa <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a2aa:	b580      	push	{r7, lr}
 800a2ac:	b08c      	sub	sp, #48	; 0x30
 800a2ae:	af04      	add	r7, sp, #16
 800a2b0:	60f8      	str	r0, [r7, #12]
 800a2b2:	60b9      	str	r1, [r7, #8]
 800a2b4:	603b      	str	r3, [r7, #0]
 800a2b6:	4613      	mov	r3, r2
 800a2b8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a2ba:	88fb      	ldrh	r3, [r7, #6]
 800a2bc:	009b      	lsls	r3, r3, #2
 800a2be:	4618      	mov	r0, r3
 800a2c0:	f001 fc32 	bl	800bb28 <pvPortMalloc>
 800a2c4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a2c6:	697b      	ldr	r3, [r7, #20]
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d00e      	beq.n	800a2ea <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a2cc:	205c      	movs	r0, #92	; 0x5c
 800a2ce:	f001 fc2b 	bl	800bb28 <pvPortMalloc>
 800a2d2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a2d4:	69fb      	ldr	r3, [r7, #28]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d003      	beq.n	800a2e2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a2da:	69fb      	ldr	r3, [r7, #28]
 800a2dc:	697a      	ldr	r2, [r7, #20]
 800a2de:	631a      	str	r2, [r3, #48]	; 0x30
 800a2e0:	e005      	b.n	800a2ee <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a2e2:	6978      	ldr	r0, [r7, #20]
 800a2e4:	f001 fcec 	bl	800bcc0 <vPortFree>
 800a2e8:	e001      	b.n	800a2ee <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a2ee:	69fb      	ldr	r3, [r7, #28]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d017      	beq.n	800a324 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a2f4:	69fb      	ldr	r3, [r7, #28]
 800a2f6:	2200      	movs	r2, #0
 800a2f8:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a2fc:	88fa      	ldrh	r2, [r7, #6]
 800a2fe:	2300      	movs	r3, #0
 800a300:	9303      	str	r3, [sp, #12]
 800a302:	69fb      	ldr	r3, [r7, #28]
 800a304:	9302      	str	r3, [sp, #8]
 800a306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a308:	9301      	str	r3, [sp, #4]
 800a30a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a30c:	9300      	str	r3, [sp, #0]
 800a30e:	683b      	ldr	r3, [r7, #0]
 800a310:	68b9      	ldr	r1, [r7, #8]
 800a312:	68f8      	ldr	r0, [r7, #12]
 800a314:	f000 f80e 	bl	800a334 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a318:	69f8      	ldr	r0, [r7, #28]
 800a31a:	f000 f89b 	bl	800a454 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a31e:	2301      	movs	r3, #1
 800a320:	61bb      	str	r3, [r7, #24]
 800a322:	e002      	b.n	800a32a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a324:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a328:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a32a:	69bb      	ldr	r3, [r7, #24]
	}
 800a32c:	4618      	mov	r0, r3
 800a32e:	3720      	adds	r7, #32
 800a330:	46bd      	mov	sp, r7
 800a332:	bd80      	pop	{r7, pc}

0800a334 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a334:	b580      	push	{r7, lr}
 800a336:	b088      	sub	sp, #32
 800a338:	af00      	add	r7, sp, #0
 800a33a:	60f8      	str	r0, [r7, #12]
 800a33c:	60b9      	str	r1, [r7, #8]
 800a33e:	607a      	str	r2, [r7, #4]
 800a340:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a344:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	009b      	lsls	r3, r3, #2
 800a34a:	461a      	mov	r2, r3
 800a34c:	21a5      	movs	r1, #165	; 0xa5
 800a34e:	f002 f9c5 	bl	800c6dc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a352:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a354:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a35c:	3b01      	subs	r3, #1
 800a35e:	009b      	lsls	r3, r3, #2
 800a360:	4413      	add	r3, r2
 800a362:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a364:	69bb      	ldr	r3, [r7, #24]
 800a366:	f023 0307 	bic.w	r3, r3, #7
 800a36a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a36c:	69bb      	ldr	r3, [r7, #24]
 800a36e:	f003 0307 	and.w	r3, r3, #7
 800a372:	2b00      	cmp	r3, #0
 800a374:	d00a      	beq.n	800a38c <prvInitialiseNewTask+0x58>
	__asm volatile
 800a376:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a37a:	f383 8811 	msr	BASEPRI, r3
 800a37e:	f3bf 8f6f 	isb	sy
 800a382:	f3bf 8f4f 	dsb	sy
 800a386:	617b      	str	r3, [r7, #20]
}
 800a388:	bf00      	nop
 800a38a:	e7fe      	b.n	800a38a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a38c:	68bb      	ldr	r3, [r7, #8]
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d01f      	beq.n	800a3d2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a392:	2300      	movs	r3, #0
 800a394:	61fb      	str	r3, [r7, #28]
 800a396:	e012      	b.n	800a3be <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a398:	68ba      	ldr	r2, [r7, #8]
 800a39a:	69fb      	ldr	r3, [r7, #28]
 800a39c:	4413      	add	r3, r2
 800a39e:	7819      	ldrb	r1, [r3, #0]
 800a3a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a3a2:	69fb      	ldr	r3, [r7, #28]
 800a3a4:	4413      	add	r3, r2
 800a3a6:	3334      	adds	r3, #52	; 0x34
 800a3a8:	460a      	mov	r2, r1
 800a3aa:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a3ac:	68ba      	ldr	r2, [r7, #8]
 800a3ae:	69fb      	ldr	r3, [r7, #28]
 800a3b0:	4413      	add	r3, r2
 800a3b2:	781b      	ldrb	r3, [r3, #0]
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d006      	beq.n	800a3c6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a3b8:	69fb      	ldr	r3, [r7, #28]
 800a3ba:	3301      	adds	r3, #1
 800a3bc:	61fb      	str	r3, [r7, #28]
 800a3be:	69fb      	ldr	r3, [r7, #28]
 800a3c0:	2b0f      	cmp	r3, #15
 800a3c2:	d9e9      	bls.n	800a398 <prvInitialiseNewTask+0x64>
 800a3c4:	e000      	b.n	800a3c8 <prvInitialiseNewTask+0x94>
			{
				break;
 800a3c6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a3c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3ca:	2200      	movs	r2, #0
 800a3cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a3d0:	e003      	b.n	800a3da <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a3d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3d4:	2200      	movs	r2, #0
 800a3d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a3da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3dc:	2b37      	cmp	r3, #55	; 0x37
 800a3de:	d901      	bls.n	800a3e4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a3e0:	2337      	movs	r3, #55	; 0x37
 800a3e2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a3e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a3e8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a3ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a3ee:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a3f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a3f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3f8:	3304      	adds	r3, #4
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	f7ff f978 	bl	80096f0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a402:	3318      	adds	r3, #24
 800a404:	4618      	mov	r0, r3
 800a406:	f7ff f973 	bl	80096f0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a40a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a40c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a40e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a410:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a412:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a416:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a418:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a41a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a41c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a41e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a422:	2200      	movs	r2, #0
 800a424:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a428:	2200      	movs	r2, #0
 800a42a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a42e:	683a      	ldr	r2, [r7, #0]
 800a430:	68f9      	ldr	r1, [r7, #12]
 800a432:	69b8      	ldr	r0, [r7, #24]
 800a434:	f001 f928 	bl	800b688 <pxPortInitialiseStack>
 800a438:	4602      	mov	r2, r0
 800a43a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a43c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a43e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a440:	2b00      	cmp	r3, #0
 800a442:	d002      	beq.n	800a44a <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a446:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a448:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a44a:	bf00      	nop
 800a44c:	3720      	adds	r7, #32
 800a44e:	46bd      	mov	sp, r7
 800a450:	bd80      	pop	{r7, pc}
	...

0800a454 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a454:	b580      	push	{r7, lr}
 800a456:	b082      	sub	sp, #8
 800a458:	af00      	add	r7, sp, #0
 800a45a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a45c:	f001 fa42 	bl	800b8e4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a460:	4b2d      	ldr	r3, [pc, #180]	; (800a518 <prvAddNewTaskToReadyList+0xc4>)
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	3301      	adds	r3, #1
 800a466:	4a2c      	ldr	r2, [pc, #176]	; (800a518 <prvAddNewTaskToReadyList+0xc4>)
 800a468:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a46a:	4b2c      	ldr	r3, [pc, #176]	; (800a51c <prvAddNewTaskToReadyList+0xc8>)
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d109      	bne.n	800a486 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a472:	4a2a      	ldr	r2, [pc, #168]	; (800a51c <prvAddNewTaskToReadyList+0xc8>)
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a478:	4b27      	ldr	r3, [pc, #156]	; (800a518 <prvAddNewTaskToReadyList+0xc4>)
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	2b01      	cmp	r3, #1
 800a47e:	d110      	bne.n	800a4a2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a480:	f000 fc16 	bl	800acb0 <prvInitialiseTaskLists>
 800a484:	e00d      	b.n	800a4a2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a486:	4b26      	ldr	r3, [pc, #152]	; (800a520 <prvAddNewTaskToReadyList+0xcc>)
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d109      	bne.n	800a4a2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a48e:	4b23      	ldr	r3, [pc, #140]	; (800a51c <prvAddNewTaskToReadyList+0xc8>)
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a498:	429a      	cmp	r2, r3
 800a49a:	d802      	bhi.n	800a4a2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a49c:	4a1f      	ldr	r2, [pc, #124]	; (800a51c <prvAddNewTaskToReadyList+0xc8>)
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a4a2:	4b20      	ldr	r3, [pc, #128]	; (800a524 <prvAddNewTaskToReadyList+0xd0>)
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	3301      	adds	r3, #1
 800a4a8:	4a1e      	ldr	r2, [pc, #120]	; (800a524 <prvAddNewTaskToReadyList+0xd0>)
 800a4aa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a4ac:	4b1d      	ldr	r3, [pc, #116]	; (800a524 <prvAddNewTaskToReadyList+0xd0>)
 800a4ae:	681a      	ldr	r2, [r3, #0]
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4b8:	4b1b      	ldr	r3, [pc, #108]	; (800a528 <prvAddNewTaskToReadyList+0xd4>)
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	429a      	cmp	r2, r3
 800a4be:	d903      	bls.n	800a4c8 <prvAddNewTaskToReadyList+0x74>
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4c4:	4a18      	ldr	r2, [pc, #96]	; (800a528 <prvAddNewTaskToReadyList+0xd4>)
 800a4c6:	6013      	str	r3, [r2, #0]
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4cc:	4613      	mov	r3, r2
 800a4ce:	009b      	lsls	r3, r3, #2
 800a4d0:	4413      	add	r3, r2
 800a4d2:	009b      	lsls	r3, r3, #2
 800a4d4:	4a15      	ldr	r2, [pc, #84]	; (800a52c <prvAddNewTaskToReadyList+0xd8>)
 800a4d6:	441a      	add	r2, r3
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	3304      	adds	r3, #4
 800a4dc:	4619      	mov	r1, r3
 800a4de:	4610      	mov	r0, r2
 800a4e0:	f7ff f913 	bl	800970a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a4e4:	f001 fa2e 	bl	800b944 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a4e8:	4b0d      	ldr	r3, [pc, #52]	; (800a520 <prvAddNewTaskToReadyList+0xcc>)
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d00e      	beq.n	800a50e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a4f0:	4b0a      	ldr	r3, [pc, #40]	; (800a51c <prvAddNewTaskToReadyList+0xc8>)
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4fa:	429a      	cmp	r2, r3
 800a4fc:	d207      	bcs.n	800a50e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a4fe:	4b0c      	ldr	r3, [pc, #48]	; (800a530 <prvAddNewTaskToReadyList+0xdc>)
 800a500:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a504:	601a      	str	r2, [r3, #0]
 800a506:	f3bf 8f4f 	dsb	sy
 800a50a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a50e:	bf00      	nop
 800a510:	3708      	adds	r7, #8
 800a512:	46bd      	mov	sp, r7
 800a514:	bd80      	pop	{r7, pc}
 800a516:	bf00      	nop
 800a518:	20001048 	.word	0x20001048
 800a51c:	20000b74 	.word	0x20000b74
 800a520:	20001054 	.word	0x20001054
 800a524:	20001064 	.word	0x20001064
 800a528:	20001050 	.word	0x20001050
 800a52c:	20000b78 	.word	0x20000b78
 800a530:	e000ed04 	.word	0xe000ed04

0800a534 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a534:	b580      	push	{r7, lr}
 800a536:	b084      	sub	sp, #16
 800a538:	af00      	add	r7, sp, #0
 800a53a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a53c:	2300      	movs	r3, #0
 800a53e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	2b00      	cmp	r3, #0
 800a544:	d017      	beq.n	800a576 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a546:	4b13      	ldr	r3, [pc, #76]	; (800a594 <vTaskDelay+0x60>)
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d00a      	beq.n	800a564 <vTaskDelay+0x30>
	__asm volatile
 800a54e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a552:	f383 8811 	msr	BASEPRI, r3
 800a556:	f3bf 8f6f 	isb	sy
 800a55a:	f3bf 8f4f 	dsb	sy
 800a55e:	60bb      	str	r3, [r7, #8]
}
 800a560:	bf00      	nop
 800a562:	e7fe      	b.n	800a562 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a564:	f000 f880 	bl	800a668 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a568:	2100      	movs	r1, #0
 800a56a:	6878      	ldr	r0, [r7, #4]
 800a56c:	f000 fcea 	bl	800af44 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a570:	f000 f888 	bl	800a684 <xTaskResumeAll>
 800a574:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d107      	bne.n	800a58c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800a57c:	4b06      	ldr	r3, [pc, #24]	; (800a598 <vTaskDelay+0x64>)
 800a57e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a582:	601a      	str	r2, [r3, #0]
 800a584:	f3bf 8f4f 	dsb	sy
 800a588:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a58c:	bf00      	nop
 800a58e:	3710      	adds	r7, #16
 800a590:	46bd      	mov	sp, r7
 800a592:	bd80      	pop	{r7, pc}
 800a594:	20001070 	.word	0x20001070
 800a598:	e000ed04 	.word	0xe000ed04

0800a59c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b08a      	sub	sp, #40	; 0x28
 800a5a0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a5a6:	2300      	movs	r3, #0
 800a5a8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a5aa:	463a      	mov	r2, r7
 800a5ac:	1d39      	adds	r1, r7, #4
 800a5ae:	f107 0308 	add.w	r3, r7, #8
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	f7ff f848 	bl	8009648 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a5b8:	6839      	ldr	r1, [r7, #0]
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	68ba      	ldr	r2, [r7, #8]
 800a5be:	9202      	str	r2, [sp, #8]
 800a5c0:	9301      	str	r3, [sp, #4]
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	9300      	str	r3, [sp, #0]
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	460a      	mov	r2, r1
 800a5ca:	4921      	ldr	r1, [pc, #132]	; (800a650 <vTaskStartScheduler+0xb4>)
 800a5cc:	4821      	ldr	r0, [pc, #132]	; (800a654 <vTaskStartScheduler+0xb8>)
 800a5ce:	f7ff fe0f 	bl	800a1f0 <xTaskCreateStatic>
 800a5d2:	4603      	mov	r3, r0
 800a5d4:	4a20      	ldr	r2, [pc, #128]	; (800a658 <vTaskStartScheduler+0xbc>)
 800a5d6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a5d8:	4b1f      	ldr	r3, [pc, #124]	; (800a658 <vTaskStartScheduler+0xbc>)
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d002      	beq.n	800a5e6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a5e0:	2301      	movs	r3, #1
 800a5e2:	617b      	str	r3, [r7, #20]
 800a5e4:	e001      	b.n	800a5ea <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a5ea:	697b      	ldr	r3, [r7, #20]
 800a5ec:	2b01      	cmp	r3, #1
 800a5ee:	d102      	bne.n	800a5f6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a5f0:	f000 fcfc 	bl	800afec <xTimerCreateTimerTask>
 800a5f4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a5f6:	697b      	ldr	r3, [r7, #20]
 800a5f8:	2b01      	cmp	r3, #1
 800a5fa:	d116      	bne.n	800a62a <vTaskStartScheduler+0x8e>
	__asm volatile
 800a5fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a600:	f383 8811 	msr	BASEPRI, r3
 800a604:	f3bf 8f6f 	isb	sy
 800a608:	f3bf 8f4f 	dsb	sy
 800a60c:	613b      	str	r3, [r7, #16]
}
 800a60e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a610:	4b12      	ldr	r3, [pc, #72]	; (800a65c <vTaskStartScheduler+0xc0>)
 800a612:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a616:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a618:	4b11      	ldr	r3, [pc, #68]	; (800a660 <vTaskStartScheduler+0xc4>)
 800a61a:	2201      	movs	r2, #1
 800a61c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a61e:	4b11      	ldr	r3, [pc, #68]	; (800a664 <vTaskStartScheduler+0xc8>)
 800a620:	2200      	movs	r2, #0
 800a622:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a624:	f001 f8bc 	bl	800b7a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a628:	e00e      	b.n	800a648 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a62a:	697b      	ldr	r3, [r7, #20]
 800a62c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a630:	d10a      	bne.n	800a648 <vTaskStartScheduler+0xac>
	__asm volatile
 800a632:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a636:	f383 8811 	msr	BASEPRI, r3
 800a63a:	f3bf 8f6f 	isb	sy
 800a63e:	f3bf 8f4f 	dsb	sy
 800a642:	60fb      	str	r3, [r7, #12]
}
 800a644:	bf00      	nop
 800a646:	e7fe      	b.n	800a646 <vTaskStartScheduler+0xaa>
}
 800a648:	bf00      	nop
 800a64a:	3718      	adds	r7, #24
 800a64c:	46bd      	mov	sp, r7
 800a64e:	bd80      	pop	{r7, pc}
 800a650:	0800d06c 	.word	0x0800d06c
 800a654:	0800ac81 	.word	0x0800ac81
 800a658:	2000106c 	.word	0x2000106c
 800a65c:	20001068 	.word	0x20001068
 800a660:	20001054 	.word	0x20001054
 800a664:	2000104c 	.word	0x2000104c

0800a668 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a668:	b480      	push	{r7}
 800a66a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a66c:	4b04      	ldr	r3, [pc, #16]	; (800a680 <vTaskSuspendAll+0x18>)
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	3301      	adds	r3, #1
 800a672:	4a03      	ldr	r2, [pc, #12]	; (800a680 <vTaskSuspendAll+0x18>)
 800a674:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a676:	bf00      	nop
 800a678:	46bd      	mov	sp, r7
 800a67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a67e:	4770      	bx	lr
 800a680:	20001070 	.word	0x20001070

0800a684 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a684:	b580      	push	{r7, lr}
 800a686:	b084      	sub	sp, #16
 800a688:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a68a:	2300      	movs	r3, #0
 800a68c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a68e:	2300      	movs	r3, #0
 800a690:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a692:	4b42      	ldr	r3, [pc, #264]	; (800a79c <xTaskResumeAll+0x118>)
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	2b00      	cmp	r3, #0
 800a698:	d10a      	bne.n	800a6b0 <xTaskResumeAll+0x2c>
	__asm volatile
 800a69a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a69e:	f383 8811 	msr	BASEPRI, r3
 800a6a2:	f3bf 8f6f 	isb	sy
 800a6a6:	f3bf 8f4f 	dsb	sy
 800a6aa:	603b      	str	r3, [r7, #0]
}
 800a6ac:	bf00      	nop
 800a6ae:	e7fe      	b.n	800a6ae <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a6b0:	f001 f918 	bl	800b8e4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a6b4:	4b39      	ldr	r3, [pc, #228]	; (800a79c <xTaskResumeAll+0x118>)
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	3b01      	subs	r3, #1
 800a6ba:	4a38      	ldr	r2, [pc, #224]	; (800a79c <xTaskResumeAll+0x118>)
 800a6bc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a6be:	4b37      	ldr	r3, [pc, #220]	; (800a79c <xTaskResumeAll+0x118>)
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d162      	bne.n	800a78c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a6c6:	4b36      	ldr	r3, [pc, #216]	; (800a7a0 <xTaskResumeAll+0x11c>)
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d05e      	beq.n	800a78c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a6ce:	e02f      	b.n	800a730 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a6d0:	4b34      	ldr	r3, [pc, #208]	; (800a7a4 <xTaskResumeAll+0x120>)
 800a6d2:	68db      	ldr	r3, [r3, #12]
 800a6d4:	68db      	ldr	r3, [r3, #12]
 800a6d6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	3318      	adds	r3, #24
 800a6dc:	4618      	mov	r0, r3
 800a6de:	f7ff f871 	bl	80097c4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	3304      	adds	r3, #4
 800a6e6:	4618      	mov	r0, r3
 800a6e8:	f7ff f86c 	bl	80097c4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6f0:	4b2d      	ldr	r3, [pc, #180]	; (800a7a8 <xTaskResumeAll+0x124>)
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	429a      	cmp	r2, r3
 800a6f6:	d903      	bls.n	800a700 <xTaskResumeAll+0x7c>
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6fc:	4a2a      	ldr	r2, [pc, #168]	; (800a7a8 <xTaskResumeAll+0x124>)
 800a6fe:	6013      	str	r3, [r2, #0]
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a704:	4613      	mov	r3, r2
 800a706:	009b      	lsls	r3, r3, #2
 800a708:	4413      	add	r3, r2
 800a70a:	009b      	lsls	r3, r3, #2
 800a70c:	4a27      	ldr	r2, [pc, #156]	; (800a7ac <xTaskResumeAll+0x128>)
 800a70e:	441a      	add	r2, r3
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	3304      	adds	r3, #4
 800a714:	4619      	mov	r1, r3
 800a716:	4610      	mov	r0, r2
 800a718:	f7fe fff7 	bl	800970a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a720:	4b23      	ldr	r3, [pc, #140]	; (800a7b0 <xTaskResumeAll+0x12c>)
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a726:	429a      	cmp	r2, r3
 800a728:	d302      	bcc.n	800a730 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800a72a:	4b22      	ldr	r3, [pc, #136]	; (800a7b4 <xTaskResumeAll+0x130>)
 800a72c:	2201      	movs	r2, #1
 800a72e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a730:	4b1c      	ldr	r3, [pc, #112]	; (800a7a4 <xTaskResumeAll+0x120>)
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d1cb      	bne.n	800a6d0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d001      	beq.n	800a742 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a73e:	f000 fb55 	bl	800adec <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a742:	4b1d      	ldr	r3, [pc, #116]	; (800a7b8 <xTaskResumeAll+0x134>)
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d010      	beq.n	800a770 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a74e:	f000 f847 	bl	800a7e0 <xTaskIncrementTick>
 800a752:	4603      	mov	r3, r0
 800a754:	2b00      	cmp	r3, #0
 800a756:	d002      	beq.n	800a75e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800a758:	4b16      	ldr	r3, [pc, #88]	; (800a7b4 <xTaskResumeAll+0x130>)
 800a75a:	2201      	movs	r2, #1
 800a75c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	3b01      	subs	r3, #1
 800a762:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	2b00      	cmp	r3, #0
 800a768:	d1f1      	bne.n	800a74e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800a76a:	4b13      	ldr	r3, [pc, #76]	; (800a7b8 <xTaskResumeAll+0x134>)
 800a76c:	2200      	movs	r2, #0
 800a76e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a770:	4b10      	ldr	r3, [pc, #64]	; (800a7b4 <xTaskResumeAll+0x130>)
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	2b00      	cmp	r3, #0
 800a776:	d009      	beq.n	800a78c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a778:	2301      	movs	r3, #1
 800a77a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a77c:	4b0f      	ldr	r3, [pc, #60]	; (800a7bc <xTaskResumeAll+0x138>)
 800a77e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a782:	601a      	str	r2, [r3, #0]
 800a784:	f3bf 8f4f 	dsb	sy
 800a788:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a78c:	f001 f8da 	bl	800b944 <vPortExitCritical>

	return xAlreadyYielded;
 800a790:	68bb      	ldr	r3, [r7, #8]
}
 800a792:	4618      	mov	r0, r3
 800a794:	3710      	adds	r7, #16
 800a796:	46bd      	mov	sp, r7
 800a798:	bd80      	pop	{r7, pc}
 800a79a:	bf00      	nop
 800a79c:	20001070 	.word	0x20001070
 800a7a0:	20001048 	.word	0x20001048
 800a7a4:	20001008 	.word	0x20001008
 800a7a8:	20001050 	.word	0x20001050
 800a7ac:	20000b78 	.word	0x20000b78
 800a7b0:	20000b74 	.word	0x20000b74
 800a7b4:	2000105c 	.word	0x2000105c
 800a7b8:	20001058 	.word	0x20001058
 800a7bc:	e000ed04 	.word	0xe000ed04

0800a7c0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a7c0:	b480      	push	{r7}
 800a7c2:	b083      	sub	sp, #12
 800a7c4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a7c6:	4b05      	ldr	r3, [pc, #20]	; (800a7dc <xTaskGetTickCount+0x1c>)
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a7cc:	687b      	ldr	r3, [r7, #4]
}
 800a7ce:	4618      	mov	r0, r3
 800a7d0:	370c      	adds	r7, #12
 800a7d2:	46bd      	mov	sp, r7
 800a7d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d8:	4770      	bx	lr
 800a7da:	bf00      	nop
 800a7dc:	2000104c 	.word	0x2000104c

0800a7e0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a7e0:	b580      	push	{r7, lr}
 800a7e2:	b086      	sub	sp, #24
 800a7e4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a7ea:	4b4f      	ldr	r3, [pc, #316]	; (800a928 <xTaskIncrementTick+0x148>)
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	f040 808f 	bne.w	800a912 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a7f4:	4b4d      	ldr	r3, [pc, #308]	; (800a92c <xTaskIncrementTick+0x14c>)
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	3301      	adds	r3, #1
 800a7fa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a7fc:	4a4b      	ldr	r2, [pc, #300]	; (800a92c <xTaskIncrementTick+0x14c>)
 800a7fe:	693b      	ldr	r3, [r7, #16]
 800a800:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a802:	693b      	ldr	r3, [r7, #16]
 800a804:	2b00      	cmp	r3, #0
 800a806:	d120      	bne.n	800a84a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800a808:	4b49      	ldr	r3, [pc, #292]	; (800a930 <xTaskIncrementTick+0x150>)
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d00a      	beq.n	800a828 <xTaskIncrementTick+0x48>
	__asm volatile
 800a812:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a816:	f383 8811 	msr	BASEPRI, r3
 800a81a:	f3bf 8f6f 	isb	sy
 800a81e:	f3bf 8f4f 	dsb	sy
 800a822:	603b      	str	r3, [r7, #0]
}
 800a824:	bf00      	nop
 800a826:	e7fe      	b.n	800a826 <xTaskIncrementTick+0x46>
 800a828:	4b41      	ldr	r3, [pc, #260]	; (800a930 <xTaskIncrementTick+0x150>)
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	60fb      	str	r3, [r7, #12]
 800a82e:	4b41      	ldr	r3, [pc, #260]	; (800a934 <xTaskIncrementTick+0x154>)
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	4a3f      	ldr	r2, [pc, #252]	; (800a930 <xTaskIncrementTick+0x150>)
 800a834:	6013      	str	r3, [r2, #0]
 800a836:	4a3f      	ldr	r2, [pc, #252]	; (800a934 <xTaskIncrementTick+0x154>)
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	6013      	str	r3, [r2, #0]
 800a83c:	4b3e      	ldr	r3, [pc, #248]	; (800a938 <xTaskIncrementTick+0x158>)
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	3301      	adds	r3, #1
 800a842:	4a3d      	ldr	r2, [pc, #244]	; (800a938 <xTaskIncrementTick+0x158>)
 800a844:	6013      	str	r3, [r2, #0]
 800a846:	f000 fad1 	bl	800adec <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a84a:	4b3c      	ldr	r3, [pc, #240]	; (800a93c <xTaskIncrementTick+0x15c>)
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	693a      	ldr	r2, [r7, #16]
 800a850:	429a      	cmp	r2, r3
 800a852:	d349      	bcc.n	800a8e8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a854:	4b36      	ldr	r3, [pc, #216]	; (800a930 <xTaskIncrementTick+0x150>)
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d104      	bne.n	800a868 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a85e:	4b37      	ldr	r3, [pc, #220]	; (800a93c <xTaskIncrementTick+0x15c>)
 800a860:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a864:	601a      	str	r2, [r3, #0]
					break;
 800a866:	e03f      	b.n	800a8e8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a868:	4b31      	ldr	r3, [pc, #196]	; (800a930 <xTaskIncrementTick+0x150>)
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	68db      	ldr	r3, [r3, #12]
 800a86e:	68db      	ldr	r3, [r3, #12]
 800a870:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a872:	68bb      	ldr	r3, [r7, #8]
 800a874:	685b      	ldr	r3, [r3, #4]
 800a876:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a878:	693a      	ldr	r2, [r7, #16]
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	429a      	cmp	r2, r3
 800a87e:	d203      	bcs.n	800a888 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a880:	4a2e      	ldr	r2, [pc, #184]	; (800a93c <xTaskIncrementTick+0x15c>)
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a886:	e02f      	b.n	800a8e8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a888:	68bb      	ldr	r3, [r7, #8]
 800a88a:	3304      	adds	r3, #4
 800a88c:	4618      	mov	r0, r3
 800a88e:	f7fe ff99 	bl	80097c4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a892:	68bb      	ldr	r3, [r7, #8]
 800a894:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a896:	2b00      	cmp	r3, #0
 800a898:	d004      	beq.n	800a8a4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a89a:	68bb      	ldr	r3, [r7, #8]
 800a89c:	3318      	adds	r3, #24
 800a89e:	4618      	mov	r0, r3
 800a8a0:	f7fe ff90 	bl	80097c4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a8a4:	68bb      	ldr	r3, [r7, #8]
 800a8a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8a8:	4b25      	ldr	r3, [pc, #148]	; (800a940 <xTaskIncrementTick+0x160>)
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	429a      	cmp	r2, r3
 800a8ae:	d903      	bls.n	800a8b8 <xTaskIncrementTick+0xd8>
 800a8b0:	68bb      	ldr	r3, [r7, #8]
 800a8b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8b4:	4a22      	ldr	r2, [pc, #136]	; (800a940 <xTaskIncrementTick+0x160>)
 800a8b6:	6013      	str	r3, [r2, #0]
 800a8b8:	68bb      	ldr	r3, [r7, #8]
 800a8ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8bc:	4613      	mov	r3, r2
 800a8be:	009b      	lsls	r3, r3, #2
 800a8c0:	4413      	add	r3, r2
 800a8c2:	009b      	lsls	r3, r3, #2
 800a8c4:	4a1f      	ldr	r2, [pc, #124]	; (800a944 <xTaskIncrementTick+0x164>)
 800a8c6:	441a      	add	r2, r3
 800a8c8:	68bb      	ldr	r3, [r7, #8]
 800a8ca:	3304      	adds	r3, #4
 800a8cc:	4619      	mov	r1, r3
 800a8ce:	4610      	mov	r0, r2
 800a8d0:	f7fe ff1b 	bl	800970a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a8d4:	68bb      	ldr	r3, [r7, #8]
 800a8d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8d8:	4b1b      	ldr	r3, [pc, #108]	; (800a948 <xTaskIncrementTick+0x168>)
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8de:	429a      	cmp	r2, r3
 800a8e0:	d3b8      	bcc.n	800a854 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800a8e2:	2301      	movs	r3, #1
 800a8e4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a8e6:	e7b5      	b.n	800a854 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a8e8:	4b17      	ldr	r3, [pc, #92]	; (800a948 <xTaskIncrementTick+0x168>)
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8ee:	4915      	ldr	r1, [pc, #84]	; (800a944 <xTaskIncrementTick+0x164>)
 800a8f0:	4613      	mov	r3, r2
 800a8f2:	009b      	lsls	r3, r3, #2
 800a8f4:	4413      	add	r3, r2
 800a8f6:	009b      	lsls	r3, r3, #2
 800a8f8:	440b      	add	r3, r1
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	2b01      	cmp	r3, #1
 800a8fe:	d901      	bls.n	800a904 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800a900:	2301      	movs	r3, #1
 800a902:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a904:	4b11      	ldr	r3, [pc, #68]	; (800a94c <xTaskIncrementTick+0x16c>)
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d007      	beq.n	800a91c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800a90c:	2301      	movs	r3, #1
 800a90e:	617b      	str	r3, [r7, #20]
 800a910:	e004      	b.n	800a91c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a912:	4b0f      	ldr	r3, [pc, #60]	; (800a950 <xTaskIncrementTick+0x170>)
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	3301      	adds	r3, #1
 800a918:	4a0d      	ldr	r2, [pc, #52]	; (800a950 <xTaskIncrementTick+0x170>)
 800a91a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a91c:	697b      	ldr	r3, [r7, #20]
}
 800a91e:	4618      	mov	r0, r3
 800a920:	3718      	adds	r7, #24
 800a922:	46bd      	mov	sp, r7
 800a924:	bd80      	pop	{r7, pc}
 800a926:	bf00      	nop
 800a928:	20001070 	.word	0x20001070
 800a92c:	2000104c 	.word	0x2000104c
 800a930:	20001000 	.word	0x20001000
 800a934:	20001004 	.word	0x20001004
 800a938:	20001060 	.word	0x20001060
 800a93c:	20001068 	.word	0x20001068
 800a940:	20001050 	.word	0x20001050
 800a944:	20000b78 	.word	0x20000b78
 800a948:	20000b74 	.word	0x20000b74
 800a94c:	2000105c 	.word	0x2000105c
 800a950:	20001058 	.word	0x20001058

0800a954 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a954:	b480      	push	{r7}
 800a956:	b085      	sub	sp, #20
 800a958:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a95a:	4b28      	ldr	r3, [pc, #160]	; (800a9fc <vTaskSwitchContext+0xa8>)
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d003      	beq.n	800a96a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a962:	4b27      	ldr	r3, [pc, #156]	; (800aa00 <vTaskSwitchContext+0xac>)
 800a964:	2201      	movs	r2, #1
 800a966:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a968:	e041      	b.n	800a9ee <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800a96a:	4b25      	ldr	r3, [pc, #148]	; (800aa00 <vTaskSwitchContext+0xac>)
 800a96c:	2200      	movs	r2, #0
 800a96e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a970:	4b24      	ldr	r3, [pc, #144]	; (800aa04 <vTaskSwitchContext+0xb0>)
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	60fb      	str	r3, [r7, #12]
 800a976:	e010      	b.n	800a99a <vTaskSwitchContext+0x46>
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d10a      	bne.n	800a994 <vTaskSwitchContext+0x40>
	__asm volatile
 800a97e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a982:	f383 8811 	msr	BASEPRI, r3
 800a986:	f3bf 8f6f 	isb	sy
 800a98a:	f3bf 8f4f 	dsb	sy
 800a98e:	607b      	str	r3, [r7, #4]
}
 800a990:	bf00      	nop
 800a992:	e7fe      	b.n	800a992 <vTaskSwitchContext+0x3e>
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	3b01      	subs	r3, #1
 800a998:	60fb      	str	r3, [r7, #12]
 800a99a:	491b      	ldr	r1, [pc, #108]	; (800aa08 <vTaskSwitchContext+0xb4>)
 800a99c:	68fa      	ldr	r2, [r7, #12]
 800a99e:	4613      	mov	r3, r2
 800a9a0:	009b      	lsls	r3, r3, #2
 800a9a2:	4413      	add	r3, r2
 800a9a4:	009b      	lsls	r3, r3, #2
 800a9a6:	440b      	add	r3, r1
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d0e4      	beq.n	800a978 <vTaskSwitchContext+0x24>
 800a9ae:	68fa      	ldr	r2, [r7, #12]
 800a9b0:	4613      	mov	r3, r2
 800a9b2:	009b      	lsls	r3, r3, #2
 800a9b4:	4413      	add	r3, r2
 800a9b6:	009b      	lsls	r3, r3, #2
 800a9b8:	4a13      	ldr	r2, [pc, #76]	; (800aa08 <vTaskSwitchContext+0xb4>)
 800a9ba:	4413      	add	r3, r2
 800a9bc:	60bb      	str	r3, [r7, #8]
 800a9be:	68bb      	ldr	r3, [r7, #8]
 800a9c0:	685b      	ldr	r3, [r3, #4]
 800a9c2:	685a      	ldr	r2, [r3, #4]
 800a9c4:	68bb      	ldr	r3, [r7, #8]
 800a9c6:	605a      	str	r2, [r3, #4]
 800a9c8:	68bb      	ldr	r3, [r7, #8]
 800a9ca:	685a      	ldr	r2, [r3, #4]
 800a9cc:	68bb      	ldr	r3, [r7, #8]
 800a9ce:	3308      	adds	r3, #8
 800a9d0:	429a      	cmp	r2, r3
 800a9d2:	d104      	bne.n	800a9de <vTaskSwitchContext+0x8a>
 800a9d4:	68bb      	ldr	r3, [r7, #8]
 800a9d6:	685b      	ldr	r3, [r3, #4]
 800a9d8:	685a      	ldr	r2, [r3, #4]
 800a9da:	68bb      	ldr	r3, [r7, #8]
 800a9dc:	605a      	str	r2, [r3, #4]
 800a9de:	68bb      	ldr	r3, [r7, #8]
 800a9e0:	685b      	ldr	r3, [r3, #4]
 800a9e2:	68db      	ldr	r3, [r3, #12]
 800a9e4:	4a09      	ldr	r2, [pc, #36]	; (800aa0c <vTaskSwitchContext+0xb8>)
 800a9e6:	6013      	str	r3, [r2, #0]
 800a9e8:	4a06      	ldr	r2, [pc, #24]	; (800aa04 <vTaskSwitchContext+0xb0>)
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	6013      	str	r3, [r2, #0]
}
 800a9ee:	bf00      	nop
 800a9f0:	3714      	adds	r7, #20
 800a9f2:	46bd      	mov	sp, r7
 800a9f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f8:	4770      	bx	lr
 800a9fa:	bf00      	nop
 800a9fc:	20001070 	.word	0x20001070
 800aa00:	2000105c 	.word	0x2000105c
 800aa04:	20001050 	.word	0x20001050
 800aa08:	20000b78 	.word	0x20000b78
 800aa0c:	20000b74 	.word	0x20000b74

0800aa10 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800aa10:	b580      	push	{r7, lr}
 800aa12:	b084      	sub	sp, #16
 800aa14:	af00      	add	r7, sp, #0
 800aa16:	6078      	str	r0, [r7, #4]
 800aa18:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d10a      	bne.n	800aa36 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800aa20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa24:	f383 8811 	msr	BASEPRI, r3
 800aa28:	f3bf 8f6f 	isb	sy
 800aa2c:	f3bf 8f4f 	dsb	sy
 800aa30:	60fb      	str	r3, [r7, #12]
}
 800aa32:	bf00      	nop
 800aa34:	e7fe      	b.n	800aa34 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800aa36:	4b07      	ldr	r3, [pc, #28]	; (800aa54 <vTaskPlaceOnEventList+0x44>)
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	3318      	adds	r3, #24
 800aa3c:	4619      	mov	r1, r3
 800aa3e:	6878      	ldr	r0, [r7, #4]
 800aa40:	f7fe fe87 	bl	8009752 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800aa44:	2101      	movs	r1, #1
 800aa46:	6838      	ldr	r0, [r7, #0]
 800aa48:	f000 fa7c 	bl	800af44 <prvAddCurrentTaskToDelayedList>
}
 800aa4c:	bf00      	nop
 800aa4e:	3710      	adds	r7, #16
 800aa50:	46bd      	mov	sp, r7
 800aa52:	bd80      	pop	{r7, pc}
 800aa54:	20000b74 	.word	0x20000b74

0800aa58 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800aa58:	b580      	push	{r7, lr}
 800aa5a:	b086      	sub	sp, #24
 800aa5c:	af00      	add	r7, sp, #0
 800aa5e:	60f8      	str	r0, [r7, #12]
 800aa60:	60b9      	str	r1, [r7, #8]
 800aa62:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d10a      	bne.n	800aa80 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800aa6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa6e:	f383 8811 	msr	BASEPRI, r3
 800aa72:	f3bf 8f6f 	isb	sy
 800aa76:	f3bf 8f4f 	dsb	sy
 800aa7a:	617b      	str	r3, [r7, #20]
}
 800aa7c:	bf00      	nop
 800aa7e:	e7fe      	b.n	800aa7e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800aa80:	4b0a      	ldr	r3, [pc, #40]	; (800aaac <vTaskPlaceOnEventListRestricted+0x54>)
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	3318      	adds	r3, #24
 800aa86:	4619      	mov	r1, r3
 800aa88:	68f8      	ldr	r0, [r7, #12]
 800aa8a:	f7fe fe3e 	bl	800970a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d002      	beq.n	800aa9a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800aa94:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800aa98:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800aa9a:	6879      	ldr	r1, [r7, #4]
 800aa9c:	68b8      	ldr	r0, [r7, #8]
 800aa9e:	f000 fa51 	bl	800af44 <prvAddCurrentTaskToDelayedList>
	}
 800aaa2:	bf00      	nop
 800aaa4:	3718      	adds	r7, #24
 800aaa6:	46bd      	mov	sp, r7
 800aaa8:	bd80      	pop	{r7, pc}
 800aaaa:	bf00      	nop
 800aaac:	20000b74 	.word	0x20000b74

0800aab0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800aab0:	b580      	push	{r7, lr}
 800aab2:	b086      	sub	sp, #24
 800aab4:	af00      	add	r7, sp, #0
 800aab6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	68db      	ldr	r3, [r3, #12]
 800aabc:	68db      	ldr	r3, [r3, #12]
 800aabe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800aac0:	693b      	ldr	r3, [r7, #16]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d10a      	bne.n	800aadc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800aac6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaca:	f383 8811 	msr	BASEPRI, r3
 800aace:	f3bf 8f6f 	isb	sy
 800aad2:	f3bf 8f4f 	dsb	sy
 800aad6:	60fb      	str	r3, [r7, #12]
}
 800aad8:	bf00      	nop
 800aada:	e7fe      	b.n	800aada <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800aadc:	693b      	ldr	r3, [r7, #16]
 800aade:	3318      	adds	r3, #24
 800aae0:	4618      	mov	r0, r3
 800aae2:	f7fe fe6f 	bl	80097c4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aae6:	4b1e      	ldr	r3, [pc, #120]	; (800ab60 <xTaskRemoveFromEventList+0xb0>)
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d11d      	bne.n	800ab2a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800aaee:	693b      	ldr	r3, [r7, #16]
 800aaf0:	3304      	adds	r3, #4
 800aaf2:	4618      	mov	r0, r3
 800aaf4:	f7fe fe66 	bl	80097c4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800aaf8:	693b      	ldr	r3, [r7, #16]
 800aafa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aafc:	4b19      	ldr	r3, [pc, #100]	; (800ab64 <xTaskRemoveFromEventList+0xb4>)
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	429a      	cmp	r2, r3
 800ab02:	d903      	bls.n	800ab0c <xTaskRemoveFromEventList+0x5c>
 800ab04:	693b      	ldr	r3, [r7, #16]
 800ab06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab08:	4a16      	ldr	r2, [pc, #88]	; (800ab64 <xTaskRemoveFromEventList+0xb4>)
 800ab0a:	6013      	str	r3, [r2, #0]
 800ab0c:	693b      	ldr	r3, [r7, #16]
 800ab0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab10:	4613      	mov	r3, r2
 800ab12:	009b      	lsls	r3, r3, #2
 800ab14:	4413      	add	r3, r2
 800ab16:	009b      	lsls	r3, r3, #2
 800ab18:	4a13      	ldr	r2, [pc, #76]	; (800ab68 <xTaskRemoveFromEventList+0xb8>)
 800ab1a:	441a      	add	r2, r3
 800ab1c:	693b      	ldr	r3, [r7, #16]
 800ab1e:	3304      	adds	r3, #4
 800ab20:	4619      	mov	r1, r3
 800ab22:	4610      	mov	r0, r2
 800ab24:	f7fe fdf1 	bl	800970a <vListInsertEnd>
 800ab28:	e005      	b.n	800ab36 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ab2a:	693b      	ldr	r3, [r7, #16]
 800ab2c:	3318      	adds	r3, #24
 800ab2e:	4619      	mov	r1, r3
 800ab30:	480e      	ldr	r0, [pc, #56]	; (800ab6c <xTaskRemoveFromEventList+0xbc>)
 800ab32:	f7fe fdea 	bl	800970a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ab36:	693b      	ldr	r3, [r7, #16]
 800ab38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab3a:	4b0d      	ldr	r3, [pc, #52]	; (800ab70 <xTaskRemoveFromEventList+0xc0>)
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab40:	429a      	cmp	r2, r3
 800ab42:	d905      	bls.n	800ab50 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ab44:	2301      	movs	r3, #1
 800ab46:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ab48:	4b0a      	ldr	r3, [pc, #40]	; (800ab74 <xTaskRemoveFromEventList+0xc4>)
 800ab4a:	2201      	movs	r2, #1
 800ab4c:	601a      	str	r2, [r3, #0]
 800ab4e:	e001      	b.n	800ab54 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800ab50:	2300      	movs	r3, #0
 800ab52:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ab54:	697b      	ldr	r3, [r7, #20]
}
 800ab56:	4618      	mov	r0, r3
 800ab58:	3718      	adds	r7, #24
 800ab5a:	46bd      	mov	sp, r7
 800ab5c:	bd80      	pop	{r7, pc}
 800ab5e:	bf00      	nop
 800ab60:	20001070 	.word	0x20001070
 800ab64:	20001050 	.word	0x20001050
 800ab68:	20000b78 	.word	0x20000b78
 800ab6c:	20001008 	.word	0x20001008
 800ab70:	20000b74 	.word	0x20000b74
 800ab74:	2000105c 	.word	0x2000105c

0800ab78 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ab78:	b480      	push	{r7}
 800ab7a:	b083      	sub	sp, #12
 800ab7c:	af00      	add	r7, sp, #0
 800ab7e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ab80:	4b06      	ldr	r3, [pc, #24]	; (800ab9c <vTaskInternalSetTimeOutState+0x24>)
 800ab82:	681a      	ldr	r2, [r3, #0]
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ab88:	4b05      	ldr	r3, [pc, #20]	; (800aba0 <vTaskInternalSetTimeOutState+0x28>)
 800ab8a:	681a      	ldr	r2, [r3, #0]
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	605a      	str	r2, [r3, #4]
}
 800ab90:	bf00      	nop
 800ab92:	370c      	adds	r7, #12
 800ab94:	46bd      	mov	sp, r7
 800ab96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab9a:	4770      	bx	lr
 800ab9c:	20001060 	.word	0x20001060
 800aba0:	2000104c 	.word	0x2000104c

0800aba4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800aba4:	b580      	push	{r7, lr}
 800aba6:	b088      	sub	sp, #32
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	6078      	str	r0, [r7, #4]
 800abac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d10a      	bne.n	800abca <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800abb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abb8:	f383 8811 	msr	BASEPRI, r3
 800abbc:	f3bf 8f6f 	isb	sy
 800abc0:	f3bf 8f4f 	dsb	sy
 800abc4:	613b      	str	r3, [r7, #16]
}
 800abc6:	bf00      	nop
 800abc8:	e7fe      	b.n	800abc8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800abca:	683b      	ldr	r3, [r7, #0]
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d10a      	bne.n	800abe6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800abd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abd4:	f383 8811 	msr	BASEPRI, r3
 800abd8:	f3bf 8f6f 	isb	sy
 800abdc:	f3bf 8f4f 	dsb	sy
 800abe0:	60fb      	str	r3, [r7, #12]
}
 800abe2:	bf00      	nop
 800abe4:	e7fe      	b.n	800abe4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800abe6:	f000 fe7d 	bl	800b8e4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800abea:	4b1d      	ldr	r3, [pc, #116]	; (800ac60 <xTaskCheckForTimeOut+0xbc>)
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	685b      	ldr	r3, [r3, #4]
 800abf4:	69ba      	ldr	r2, [r7, #24]
 800abf6:	1ad3      	subs	r3, r2, r3
 800abf8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800abfa:	683b      	ldr	r3, [r7, #0]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ac02:	d102      	bne.n	800ac0a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ac04:	2300      	movs	r3, #0
 800ac06:	61fb      	str	r3, [r7, #28]
 800ac08:	e023      	b.n	800ac52 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681a      	ldr	r2, [r3, #0]
 800ac0e:	4b15      	ldr	r3, [pc, #84]	; (800ac64 <xTaskCheckForTimeOut+0xc0>)
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	429a      	cmp	r2, r3
 800ac14:	d007      	beq.n	800ac26 <xTaskCheckForTimeOut+0x82>
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	685b      	ldr	r3, [r3, #4]
 800ac1a:	69ba      	ldr	r2, [r7, #24]
 800ac1c:	429a      	cmp	r2, r3
 800ac1e:	d302      	bcc.n	800ac26 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ac20:	2301      	movs	r3, #1
 800ac22:	61fb      	str	r3, [r7, #28]
 800ac24:	e015      	b.n	800ac52 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ac26:	683b      	ldr	r3, [r7, #0]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	697a      	ldr	r2, [r7, #20]
 800ac2c:	429a      	cmp	r2, r3
 800ac2e:	d20b      	bcs.n	800ac48 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ac30:	683b      	ldr	r3, [r7, #0]
 800ac32:	681a      	ldr	r2, [r3, #0]
 800ac34:	697b      	ldr	r3, [r7, #20]
 800ac36:	1ad2      	subs	r2, r2, r3
 800ac38:	683b      	ldr	r3, [r7, #0]
 800ac3a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ac3c:	6878      	ldr	r0, [r7, #4]
 800ac3e:	f7ff ff9b 	bl	800ab78 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ac42:	2300      	movs	r3, #0
 800ac44:	61fb      	str	r3, [r7, #28]
 800ac46:	e004      	b.n	800ac52 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800ac48:	683b      	ldr	r3, [r7, #0]
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ac4e:	2301      	movs	r3, #1
 800ac50:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ac52:	f000 fe77 	bl	800b944 <vPortExitCritical>

	return xReturn;
 800ac56:	69fb      	ldr	r3, [r7, #28]
}
 800ac58:	4618      	mov	r0, r3
 800ac5a:	3720      	adds	r7, #32
 800ac5c:	46bd      	mov	sp, r7
 800ac5e:	bd80      	pop	{r7, pc}
 800ac60:	2000104c 	.word	0x2000104c
 800ac64:	20001060 	.word	0x20001060

0800ac68 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ac68:	b480      	push	{r7}
 800ac6a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ac6c:	4b03      	ldr	r3, [pc, #12]	; (800ac7c <vTaskMissedYield+0x14>)
 800ac6e:	2201      	movs	r2, #1
 800ac70:	601a      	str	r2, [r3, #0]
}
 800ac72:	bf00      	nop
 800ac74:	46bd      	mov	sp, r7
 800ac76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac7a:	4770      	bx	lr
 800ac7c:	2000105c 	.word	0x2000105c

0800ac80 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ac80:	b580      	push	{r7, lr}
 800ac82:	b082      	sub	sp, #8
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ac88:	f000 f852 	bl	800ad30 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ac8c:	4b06      	ldr	r3, [pc, #24]	; (800aca8 <prvIdleTask+0x28>)
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	2b01      	cmp	r3, #1
 800ac92:	d9f9      	bls.n	800ac88 <prvIdleTask+0x8>
			{
				taskYIELD();
 800ac94:	4b05      	ldr	r3, [pc, #20]	; (800acac <prvIdleTask+0x2c>)
 800ac96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac9a:	601a      	str	r2, [r3, #0]
 800ac9c:	f3bf 8f4f 	dsb	sy
 800aca0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800aca4:	e7f0      	b.n	800ac88 <prvIdleTask+0x8>
 800aca6:	bf00      	nop
 800aca8:	20000b78 	.word	0x20000b78
 800acac:	e000ed04 	.word	0xe000ed04

0800acb0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800acb0:	b580      	push	{r7, lr}
 800acb2:	b082      	sub	sp, #8
 800acb4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800acb6:	2300      	movs	r3, #0
 800acb8:	607b      	str	r3, [r7, #4]
 800acba:	e00c      	b.n	800acd6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800acbc:	687a      	ldr	r2, [r7, #4]
 800acbe:	4613      	mov	r3, r2
 800acc0:	009b      	lsls	r3, r3, #2
 800acc2:	4413      	add	r3, r2
 800acc4:	009b      	lsls	r3, r3, #2
 800acc6:	4a12      	ldr	r2, [pc, #72]	; (800ad10 <prvInitialiseTaskLists+0x60>)
 800acc8:	4413      	add	r3, r2
 800acca:	4618      	mov	r0, r3
 800accc:	f7fe fcf0 	bl	80096b0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	3301      	adds	r3, #1
 800acd4:	607b      	str	r3, [r7, #4]
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	2b37      	cmp	r3, #55	; 0x37
 800acda:	d9ef      	bls.n	800acbc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800acdc:	480d      	ldr	r0, [pc, #52]	; (800ad14 <prvInitialiseTaskLists+0x64>)
 800acde:	f7fe fce7 	bl	80096b0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ace2:	480d      	ldr	r0, [pc, #52]	; (800ad18 <prvInitialiseTaskLists+0x68>)
 800ace4:	f7fe fce4 	bl	80096b0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ace8:	480c      	ldr	r0, [pc, #48]	; (800ad1c <prvInitialiseTaskLists+0x6c>)
 800acea:	f7fe fce1 	bl	80096b0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800acee:	480c      	ldr	r0, [pc, #48]	; (800ad20 <prvInitialiseTaskLists+0x70>)
 800acf0:	f7fe fcde 	bl	80096b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800acf4:	480b      	ldr	r0, [pc, #44]	; (800ad24 <prvInitialiseTaskLists+0x74>)
 800acf6:	f7fe fcdb 	bl	80096b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800acfa:	4b0b      	ldr	r3, [pc, #44]	; (800ad28 <prvInitialiseTaskLists+0x78>)
 800acfc:	4a05      	ldr	r2, [pc, #20]	; (800ad14 <prvInitialiseTaskLists+0x64>)
 800acfe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ad00:	4b0a      	ldr	r3, [pc, #40]	; (800ad2c <prvInitialiseTaskLists+0x7c>)
 800ad02:	4a05      	ldr	r2, [pc, #20]	; (800ad18 <prvInitialiseTaskLists+0x68>)
 800ad04:	601a      	str	r2, [r3, #0]
}
 800ad06:	bf00      	nop
 800ad08:	3708      	adds	r7, #8
 800ad0a:	46bd      	mov	sp, r7
 800ad0c:	bd80      	pop	{r7, pc}
 800ad0e:	bf00      	nop
 800ad10:	20000b78 	.word	0x20000b78
 800ad14:	20000fd8 	.word	0x20000fd8
 800ad18:	20000fec 	.word	0x20000fec
 800ad1c:	20001008 	.word	0x20001008
 800ad20:	2000101c 	.word	0x2000101c
 800ad24:	20001034 	.word	0x20001034
 800ad28:	20001000 	.word	0x20001000
 800ad2c:	20001004 	.word	0x20001004

0800ad30 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ad30:	b580      	push	{r7, lr}
 800ad32:	b082      	sub	sp, #8
 800ad34:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ad36:	e019      	b.n	800ad6c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ad38:	f000 fdd4 	bl	800b8e4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad3c:	4b10      	ldr	r3, [pc, #64]	; (800ad80 <prvCheckTasksWaitingTermination+0x50>)
 800ad3e:	68db      	ldr	r3, [r3, #12]
 800ad40:	68db      	ldr	r3, [r3, #12]
 800ad42:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	3304      	adds	r3, #4
 800ad48:	4618      	mov	r0, r3
 800ad4a:	f7fe fd3b 	bl	80097c4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ad4e:	4b0d      	ldr	r3, [pc, #52]	; (800ad84 <prvCheckTasksWaitingTermination+0x54>)
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	3b01      	subs	r3, #1
 800ad54:	4a0b      	ldr	r2, [pc, #44]	; (800ad84 <prvCheckTasksWaitingTermination+0x54>)
 800ad56:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ad58:	4b0b      	ldr	r3, [pc, #44]	; (800ad88 <prvCheckTasksWaitingTermination+0x58>)
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	3b01      	subs	r3, #1
 800ad5e:	4a0a      	ldr	r2, [pc, #40]	; (800ad88 <prvCheckTasksWaitingTermination+0x58>)
 800ad60:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ad62:	f000 fdef 	bl	800b944 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ad66:	6878      	ldr	r0, [r7, #4]
 800ad68:	f000 f810 	bl	800ad8c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ad6c:	4b06      	ldr	r3, [pc, #24]	; (800ad88 <prvCheckTasksWaitingTermination+0x58>)
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d1e1      	bne.n	800ad38 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ad74:	bf00      	nop
 800ad76:	bf00      	nop
 800ad78:	3708      	adds	r7, #8
 800ad7a:	46bd      	mov	sp, r7
 800ad7c:	bd80      	pop	{r7, pc}
 800ad7e:	bf00      	nop
 800ad80:	2000101c 	.word	0x2000101c
 800ad84:	20001048 	.word	0x20001048
 800ad88:	20001030 	.word	0x20001030

0800ad8c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ad8c:	b580      	push	{r7, lr}
 800ad8e:	b084      	sub	sp, #16
 800ad90:	af00      	add	r7, sp, #0
 800ad92:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d108      	bne.n	800adb0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ada2:	4618      	mov	r0, r3
 800ada4:	f000 ff8c 	bl	800bcc0 <vPortFree>
				vPortFree( pxTCB );
 800ada8:	6878      	ldr	r0, [r7, #4]
 800adaa:	f000 ff89 	bl	800bcc0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800adae:	e018      	b.n	800ade2 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800adb6:	2b01      	cmp	r3, #1
 800adb8:	d103      	bne.n	800adc2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800adba:	6878      	ldr	r0, [r7, #4]
 800adbc:	f000 ff80 	bl	800bcc0 <vPortFree>
	}
 800adc0:	e00f      	b.n	800ade2 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800adc8:	2b02      	cmp	r3, #2
 800adca:	d00a      	beq.n	800ade2 <prvDeleteTCB+0x56>
	__asm volatile
 800adcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800add0:	f383 8811 	msr	BASEPRI, r3
 800add4:	f3bf 8f6f 	isb	sy
 800add8:	f3bf 8f4f 	dsb	sy
 800addc:	60fb      	str	r3, [r7, #12]
}
 800adde:	bf00      	nop
 800ade0:	e7fe      	b.n	800ade0 <prvDeleteTCB+0x54>
	}
 800ade2:	bf00      	nop
 800ade4:	3710      	adds	r7, #16
 800ade6:	46bd      	mov	sp, r7
 800ade8:	bd80      	pop	{r7, pc}
	...

0800adec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800adec:	b480      	push	{r7}
 800adee:	b083      	sub	sp, #12
 800adf0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800adf2:	4b0c      	ldr	r3, [pc, #48]	; (800ae24 <prvResetNextTaskUnblockTime+0x38>)
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d104      	bne.n	800ae06 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800adfc:	4b0a      	ldr	r3, [pc, #40]	; (800ae28 <prvResetNextTaskUnblockTime+0x3c>)
 800adfe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ae02:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ae04:	e008      	b.n	800ae18 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae06:	4b07      	ldr	r3, [pc, #28]	; (800ae24 <prvResetNextTaskUnblockTime+0x38>)
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	68db      	ldr	r3, [r3, #12]
 800ae0c:	68db      	ldr	r3, [r3, #12]
 800ae0e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	685b      	ldr	r3, [r3, #4]
 800ae14:	4a04      	ldr	r2, [pc, #16]	; (800ae28 <prvResetNextTaskUnblockTime+0x3c>)
 800ae16:	6013      	str	r3, [r2, #0]
}
 800ae18:	bf00      	nop
 800ae1a:	370c      	adds	r7, #12
 800ae1c:	46bd      	mov	sp, r7
 800ae1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae22:	4770      	bx	lr
 800ae24:	20001000 	.word	0x20001000
 800ae28:	20001068 	.word	0x20001068

0800ae2c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ae2c:	b480      	push	{r7}
 800ae2e:	b083      	sub	sp, #12
 800ae30:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ae32:	4b0b      	ldr	r3, [pc, #44]	; (800ae60 <xTaskGetSchedulerState+0x34>)
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d102      	bne.n	800ae40 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ae3a:	2301      	movs	r3, #1
 800ae3c:	607b      	str	r3, [r7, #4]
 800ae3e:	e008      	b.n	800ae52 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ae40:	4b08      	ldr	r3, [pc, #32]	; (800ae64 <xTaskGetSchedulerState+0x38>)
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d102      	bne.n	800ae4e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ae48:	2302      	movs	r3, #2
 800ae4a:	607b      	str	r3, [r7, #4]
 800ae4c:	e001      	b.n	800ae52 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ae4e:	2300      	movs	r3, #0
 800ae50:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ae52:	687b      	ldr	r3, [r7, #4]
	}
 800ae54:	4618      	mov	r0, r3
 800ae56:	370c      	adds	r7, #12
 800ae58:	46bd      	mov	sp, r7
 800ae5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae5e:	4770      	bx	lr
 800ae60:	20001054 	.word	0x20001054
 800ae64:	20001070 	.word	0x20001070

0800ae68 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ae68:	b580      	push	{r7, lr}
 800ae6a:	b086      	sub	sp, #24
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ae74:	2300      	movs	r3, #0
 800ae76:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d056      	beq.n	800af2c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ae7e:	4b2e      	ldr	r3, [pc, #184]	; (800af38 <xTaskPriorityDisinherit+0xd0>)
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	693a      	ldr	r2, [r7, #16]
 800ae84:	429a      	cmp	r2, r3
 800ae86:	d00a      	beq.n	800ae9e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800ae88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae8c:	f383 8811 	msr	BASEPRI, r3
 800ae90:	f3bf 8f6f 	isb	sy
 800ae94:	f3bf 8f4f 	dsb	sy
 800ae98:	60fb      	str	r3, [r7, #12]
}
 800ae9a:	bf00      	nop
 800ae9c:	e7fe      	b.n	800ae9c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ae9e:	693b      	ldr	r3, [r7, #16]
 800aea0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d10a      	bne.n	800aebc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800aea6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aeaa:	f383 8811 	msr	BASEPRI, r3
 800aeae:	f3bf 8f6f 	isb	sy
 800aeb2:	f3bf 8f4f 	dsb	sy
 800aeb6:	60bb      	str	r3, [r7, #8]
}
 800aeb8:	bf00      	nop
 800aeba:	e7fe      	b.n	800aeba <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800aebc:	693b      	ldr	r3, [r7, #16]
 800aebe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aec0:	1e5a      	subs	r2, r3, #1
 800aec2:	693b      	ldr	r3, [r7, #16]
 800aec4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800aec6:	693b      	ldr	r3, [r7, #16]
 800aec8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aeca:	693b      	ldr	r3, [r7, #16]
 800aecc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aece:	429a      	cmp	r2, r3
 800aed0:	d02c      	beq.n	800af2c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800aed2:	693b      	ldr	r3, [r7, #16]
 800aed4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d128      	bne.n	800af2c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aeda:	693b      	ldr	r3, [r7, #16]
 800aedc:	3304      	adds	r3, #4
 800aede:	4618      	mov	r0, r3
 800aee0:	f7fe fc70 	bl	80097c4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800aee4:	693b      	ldr	r3, [r7, #16]
 800aee6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800aee8:	693b      	ldr	r3, [r7, #16]
 800aeea:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aeec:	693b      	ldr	r3, [r7, #16]
 800aeee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aef0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800aef4:	693b      	ldr	r3, [r7, #16]
 800aef6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800aef8:	693b      	ldr	r3, [r7, #16]
 800aefa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aefc:	4b0f      	ldr	r3, [pc, #60]	; (800af3c <xTaskPriorityDisinherit+0xd4>)
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	429a      	cmp	r2, r3
 800af02:	d903      	bls.n	800af0c <xTaskPriorityDisinherit+0xa4>
 800af04:	693b      	ldr	r3, [r7, #16]
 800af06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af08:	4a0c      	ldr	r2, [pc, #48]	; (800af3c <xTaskPriorityDisinherit+0xd4>)
 800af0a:	6013      	str	r3, [r2, #0]
 800af0c:	693b      	ldr	r3, [r7, #16]
 800af0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af10:	4613      	mov	r3, r2
 800af12:	009b      	lsls	r3, r3, #2
 800af14:	4413      	add	r3, r2
 800af16:	009b      	lsls	r3, r3, #2
 800af18:	4a09      	ldr	r2, [pc, #36]	; (800af40 <xTaskPriorityDisinherit+0xd8>)
 800af1a:	441a      	add	r2, r3
 800af1c:	693b      	ldr	r3, [r7, #16]
 800af1e:	3304      	adds	r3, #4
 800af20:	4619      	mov	r1, r3
 800af22:	4610      	mov	r0, r2
 800af24:	f7fe fbf1 	bl	800970a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800af28:	2301      	movs	r3, #1
 800af2a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800af2c:	697b      	ldr	r3, [r7, #20]
	}
 800af2e:	4618      	mov	r0, r3
 800af30:	3718      	adds	r7, #24
 800af32:	46bd      	mov	sp, r7
 800af34:	bd80      	pop	{r7, pc}
 800af36:	bf00      	nop
 800af38:	20000b74 	.word	0x20000b74
 800af3c:	20001050 	.word	0x20001050
 800af40:	20000b78 	.word	0x20000b78

0800af44 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800af44:	b580      	push	{r7, lr}
 800af46:	b084      	sub	sp, #16
 800af48:	af00      	add	r7, sp, #0
 800af4a:	6078      	str	r0, [r7, #4]
 800af4c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800af4e:	4b21      	ldr	r3, [pc, #132]	; (800afd4 <prvAddCurrentTaskToDelayedList+0x90>)
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800af54:	4b20      	ldr	r3, [pc, #128]	; (800afd8 <prvAddCurrentTaskToDelayedList+0x94>)
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	3304      	adds	r3, #4
 800af5a:	4618      	mov	r0, r3
 800af5c:	f7fe fc32 	bl	80097c4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800af66:	d10a      	bne.n	800af7e <prvAddCurrentTaskToDelayedList+0x3a>
 800af68:	683b      	ldr	r3, [r7, #0]
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d007      	beq.n	800af7e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800af6e:	4b1a      	ldr	r3, [pc, #104]	; (800afd8 <prvAddCurrentTaskToDelayedList+0x94>)
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	3304      	adds	r3, #4
 800af74:	4619      	mov	r1, r3
 800af76:	4819      	ldr	r0, [pc, #100]	; (800afdc <prvAddCurrentTaskToDelayedList+0x98>)
 800af78:	f7fe fbc7 	bl	800970a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800af7c:	e026      	b.n	800afcc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800af7e:	68fa      	ldr	r2, [r7, #12]
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	4413      	add	r3, r2
 800af84:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800af86:	4b14      	ldr	r3, [pc, #80]	; (800afd8 <prvAddCurrentTaskToDelayedList+0x94>)
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	68ba      	ldr	r2, [r7, #8]
 800af8c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800af8e:	68ba      	ldr	r2, [r7, #8]
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	429a      	cmp	r2, r3
 800af94:	d209      	bcs.n	800afaa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800af96:	4b12      	ldr	r3, [pc, #72]	; (800afe0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800af98:	681a      	ldr	r2, [r3, #0]
 800af9a:	4b0f      	ldr	r3, [pc, #60]	; (800afd8 <prvAddCurrentTaskToDelayedList+0x94>)
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	3304      	adds	r3, #4
 800afa0:	4619      	mov	r1, r3
 800afa2:	4610      	mov	r0, r2
 800afa4:	f7fe fbd5 	bl	8009752 <vListInsert>
}
 800afa8:	e010      	b.n	800afcc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800afaa:	4b0e      	ldr	r3, [pc, #56]	; (800afe4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800afac:	681a      	ldr	r2, [r3, #0]
 800afae:	4b0a      	ldr	r3, [pc, #40]	; (800afd8 <prvAddCurrentTaskToDelayedList+0x94>)
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	3304      	adds	r3, #4
 800afb4:	4619      	mov	r1, r3
 800afb6:	4610      	mov	r0, r2
 800afb8:	f7fe fbcb 	bl	8009752 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800afbc:	4b0a      	ldr	r3, [pc, #40]	; (800afe8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	68ba      	ldr	r2, [r7, #8]
 800afc2:	429a      	cmp	r2, r3
 800afc4:	d202      	bcs.n	800afcc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800afc6:	4a08      	ldr	r2, [pc, #32]	; (800afe8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800afc8:	68bb      	ldr	r3, [r7, #8]
 800afca:	6013      	str	r3, [r2, #0]
}
 800afcc:	bf00      	nop
 800afce:	3710      	adds	r7, #16
 800afd0:	46bd      	mov	sp, r7
 800afd2:	bd80      	pop	{r7, pc}
 800afd4:	2000104c 	.word	0x2000104c
 800afd8:	20000b74 	.word	0x20000b74
 800afdc:	20001034 	.word	0x20001034
 800afe0:	20001004 	.word	0x20001004
 800afe4:	20001000 	.word	0x20001000
 800afe8:	20001068 	.word	0x20001068

0800afec <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800afec:	b580      	push	{r7, lr}
 800afee:	b08a      	sub	sp, #40	; 0x28
 800aff0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800aff2:	2300      	movs	r3, #0
 800aff4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800aff6:	f000 fb07 	bl	800b608 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800affa:	4b1c      	ldr	r3, [pc, #112]	; (800b06c <xTimerCreateTimerTask+0x80>)
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	2b00      	cmp	r3, #0
 800b000:	d021      	beq.n	800b046 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b002:	2300      	movs	r3, #0
 800b004:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b006:	2300      	movs	r3, #0
 800b008:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b00a:	1d3a      	adds	r2, r7, #4
 800b00c:	f107 0108 	add.w	r1, r7, #8
 800b010:	f107 030c 	add.w	r3, r7, #12
 800b014:	4618      	mov	r0, r3
 800b016:	f7fe fb31 	bl	800967c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b01a:	6879      	ldr	r1, [r7, #4]
 800b01c:	68bb      	ldr	r3, [r7, #8]
 800b01e:	68fa      	ldr	r2, [r7, #12]
 800b020:	9202      	str	r2, [sp, #8]
 800b022:	9301      	str	r3, [sp, #4]
 800b024:	2302      	movs	r3, #2
 800b026:	9300      	str	r3, [sp, #0]
 800b028:	2300      	movs	r3, #0
 800b02a:	460a      	mov	r2, r1
 800b02c:	4910      	ldr	r1, [pc, #64]	; (800b070 <xTimerCreateTimerTask+0x84>)
 800b02e:	4811      	ldr	r0, [pc, #68]	; (800b074 <xTimerCreateTimerTask+0x88>)
 800b030:	f7ff f8de 	bl	800a1f0 <xTaskCreateStatic>
 800b034:	4603      	mov	r3, r0
 800b036:	4a10      	ldr	r2, [pc, #64]	; (800b078 <xTimerCreateTimerTask+0x8c>)
 800b038:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b03a:	4b0f      	ldr	r3, [pc, #60]	; (800b078 <xTimerCreateTimerTask+0x8c>)
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d001      	beq.n	800b046 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b042:	2301      	movs	r3, #1
 800b044:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b046:	697b      	ldr	r3, [r7, #20]
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d10a      	bne.n	800b062 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800b04c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b050:	f383 8811 	msr	BASEPRI, r3
 800b054:	f3bf 8f6f 	isb	sy
 800b058:	f3bf 8f4f 	dsb	sy
 800b05c:	613b      	str	r3, [r7, #16]
}
 800b05e:	bf00      	nop
 800b060:	e7fe      	b.n	800b060 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b062:	697b      	ldr	r3, [r7, #20]
}
 800b064:	4618      	mov	r0, r3
 800b066:	3718      	adds	r7, #24
 800b068:	46bd      	mov	sp, r7
 800b06a:	bd80      	pop	{r7, pc}
 800b06c:	200010a4 	.word	0x200010a4
 800b070:	0800d074 	.word	0x0800d074
 800b074:	0800b1b1 	.word	0x0800b1b1
 800b078:	200010a8 	.word	0x200010a8

0800b07c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b07c:	b580      	push	{r7, lr}
 800b07e:	b08a      	sub	sp, #40	; 0x28
 800b080:	af00      	add	r7, sp, #0
 800b082:	60f8      	str	r0, [r7, #12]
 800b084:	60b9      	str	r1, [r7, #8]
 800b086:	607a      	str	r2, [r7, #4]
 800b088:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b08a:	2300      	movs	r3, #0
 800b08c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	2b00      	cmp	r3, #0
 800b092:	d10a      	bne.n	800b0aa <xTimerGenericCommand+0x2e>
	__asm volatile
 800b094:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b098:	f383 8811 	msr	BASEPRI, r3
 800b09c:	f3bf 8f6f 	isb	sy
 800b0a0:	f3bf 8f4f 	dsb	sy
 800b0a4:	623b      	str	r3, [r7, #32]
}
 800b0a6:	bf00      	nop
 800b0a8:	e7fe      	b.n	800b0a8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b0aa:	4b1a      	ldr	r3, [pc, #104]	; (800b114 <xTimerGenericCommand+0x98>)
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d02a      	beq.n	800b108 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b0b2:	68bb      	ldr	r3, [r7, #8]
 800b0b4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b0be:	68bb      	ldr	r3, [r7, #8]
 800b0c0:	2b05      	cmp	r3, #5
 800b0c2:	dc18      	bgt.n	800b0f6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b0c4:	f7ff feb2 	bl	800ae2c <xTaskGetSchedulerState>
 800b0c8:	4603      	mov	r3, r0
 800b0ca:	2b02      	cmp	r3, #2
 800b0cc:	d109      	bne.n	800b0e2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b0ce:	4b11      	ldr	r3, [pc, #68]	; (800b114 <xTimerGenericCommand+0x98>)
 800b0d0:	6818      	ldr	r0, [r3, #0]
 800b0d2:	f107 0110 	add.w	r1, r7, #16
 800b0d6:	2300      	movs	r3, #0
 800b0d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b0da:	f7fe fca1 	bl	8009a20 <xQueueGenericSend>
 800b0de:	6278      	str	r0, [r7, #36]	; 0x24
 800b0e0:	e012      	b.n	800b108 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b0e2:	4b0c      	ldr	r3, [pc, #48]	; (800b114 <xTimerGenericCommand+0x98>)
 800b0e4:	6818      	ldr	r0, [r3, #0]
 800b0e6:	f107 0110 	add.w	r1, r7, #16
 800b0ea:	2300      	movs	r3, #0
 800b0ec:	2200      	movs	r2, #0
 800b0ee:	f7fe fc97 	bl	8009a20 <xQueueGenericSend>
 800b0f2:	6278      	str	r0, [r7, #36]	; 0x24
 800b0f4:	e008      	b.n	800b108 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b0f6:	4b07      	ldr	r3, [pc, #28]	; (800b114 <xTimerGenericCommand+0x98>)
 800b0f8:	6818      	ldr	r0, [r3, #0]
 800b0fa:	f107 0110 	add.w	r1, r7, #16
 800b0fe:	2300      	movs	r3, #0
 800b100:	683a      	ldr	r2, [r7, #0]
 800b102:	f7fe fd8b 	bl	8009c1c <xQueueGenericSendFromISR>
 800b106:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b10a:	4618      	mov	r0, r3
 800b10c:	3728      	adds	r7, #40	; 0x28
 800b10e:	46bd      	mov	sp, r7
 800b110:	bd80      	pop	{r7, pc}
 800b112:	bf00      	nop
 800b114:	200010a4 	.word	0x200010a4

0800b118 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b118:	b580      	push	{r7, lr}
 800b11a:	b088      	sub	sp, #32
 800b11c:	af02      	add	r7, sp, #8
 800b11e:	6078      	str	r0, [r7, #4]
 800b120:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b122:	4b22      	ldr	r3, [pc, #136]	; (800b1ac <prvProcessExpiredTimer+0x94>)
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	68db      	ldr	r3, [r3, #12]
 800b128:	68db      	ldr	r3, [r3, #12]
 800b12a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b12c:	697b      	ldr	r3, [r7, #20]
 800b12e:	3304      	adds	r3, #4
 800b130:	4618      	mov	r0, r3
 800b132:	f7fe fb47 	bl	80097c4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b136:	697b      	ldr	r3, [r7, #20]
 800b138:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b13c:	f003 0304 	and.w	r3, r3, #4
 800b140:	2b00      	cmp	r3, #0
 800b142:	d022      	beq.n	800b18a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b144:	697b      	ldr	r3, [r7, #20]
 800b146:	699a      	ldr	r2, [r3, #24]
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	18d1      	adds	r1, r2, r3
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	683a      	ldr	r2, [r7, #0]
 800b150:	6978      	ldr	r0, [r7, #20]
 800b152:	f000 f8d1 	bl	800b2f8 <prvInsertTimerInActiveList>
 800b156:	4603      	mov	r3, r0
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d01f      	beq.n	800b19c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b15c:	2300      	movs	r3, #0
 800b15e:	9300      	str	r3, [sp, #0]
 800b160:	2300      	movs	r3, #0
 800b162:	687a      	ldr	r2, [r7, #4]
 800b164:	2100      	movs	r1, #0
 800b166:	6978      	ldr	r0, [r7, #20]
 800b168:	f7ff ff88 	bl	800b07c <xTimerGenericCommand>
 800b16c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b16e:	693b      	ldr	r3, [r7, #16]
 800b170:	2b00      	cmp	r3, #0
 800b172:	d113      	bne.n	800b19c <prvProcessExpiredTimer+0x84>
	__asm volatile
 800b174:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b178:	f383 8811 	msr	BASEPRI, r3
 800b17c:	f3bf 8f6f 	isb	sy
 800b180:	f3bf 8f4f 	dsb	sy
 800b184:	60fb      	str	r3, [r7, #12]
}
 800b186:	bf00      	nop
 800b188:	e7fe      	b.n	800b188 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b18a:	697b      	ldr	r3, [r7, #20]
 800b18c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b190:	f023 0301 	bic.w	r3, r3, #1
 800b194:	b2da      	uxtb	r2, r3
 800b196:	697b      	ldr	r3, [r7, #20]
 800b198:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b19c:	697b      	ldr	r3, [r7, #20]
 800b19e:	6a1b      	ldr	r3, [r3, #32]
 800b1a0:	6978      	ldr	r0, [r7, #20]
 800b1a2:	4798      	blx	r3
}
 800b1a4:	bf00      	nop
 800b1a6:	3718      	adds	r7, #24
 800b1a8:	46bd      	mov	sp, r7
 800b1aa:	bd80      	pop	{r7, pc}
 800b1ac:	2000109c 	.word	0x2000109c

0800b1b0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b1b0:	b580      	push	{r7, lr}
 800b1b2:	b084      	sub	sp, #16
 800b1b4:	af00      	add	r7, sp, #0
 800b1b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b1b8:	f107 0308 	add.w	r3, r7, #8
 800b1bc:	4618      	mov	r0, r3
 800b1be:	f000 f857 	bl	800b270 <prvGetNextExpireTime>
 800b1c2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b1c4:	68bb      	ldr	r3, [r7, #8]
 800b1c6:	4619      	mov	r1, r3
 800b1c8:	68f8      	ldr	r0, [r7, #12]
 800b1ca:	f000 f803 	bl	800b1d4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b1ce:	f000 f8d5 	bl	800b37c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b1d2:	e7f1      	b.n	800b1b8 <prvTimerTask+0x8>

0800b1d4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b1d4:	b580      	push	{r7, lr}
 800b1d6:	b084      	sub	sp, #16
 800b1d8:	af00      	add	r7, sp, #0
 800b1da:	6078      	str	r0, [r7, #4]
 800b1dc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b1de:	f7ff fa43 	bl	800a668 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b1e2:	f107 0308 	add.w	r3, r7, #8
 800b1e6:	4618      	mov	r0, r3
 800b1e8:	f000 f866 	bl	800b2b8 <prvSampleTimeNow>
 800b1ec:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b1ee:	68bb      	ldr	r3, [r7, #8]
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d130      	bne.n	800b256 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b1f4:	683b      	ldr	r3, [r7, #0]
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d10a      	bne.n	800b210 <prvProcessTimerOrBlockTask+0x3c>
 800b1fa:	687a      	ldr	r2, [r7, #4]
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	429a      	cmp	r2, r3
 800b200:	d806      	bhi.n	800b210 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b202:	f7ff fa3f 	bl	800a684 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b206:	68f9      	ldr	r1, [r7, #12]
 800b208:	6878      	ldr	r0, [r7, #4]
 800b20a:	f7ff ff85 	bl	800b118 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b20e:	e024      	b.n	800b25a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b210:	683b      	ldr	r3, [r7, #0]
 800b212:	2b00      	cmp	r3, #0
 800b214:	d008      	beq.n	800b228 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b216:	4b13      	ldr	r3, [pc, #76]	; (800b264 <prvProcessTimerOrBlockTask+0x90>)
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d101      	bne.n	800b224 <prvProcessTimerOrBlockTask+0x50>
 800b220:	2301      	movs	r3, #1
 800b222:	e000      	b.n	800b226 <prvProcessTimerOrBlockTask+0x52>
 800b224:	2300      	movs	r3, #0
 800b226:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b228:	4b0f      	ldr	r3, [pc, #60]	; (800b268 <prvProcessTimerOrBlockTask+0x94>)
 800b22a:	6818      	ldr	r0, [r3, #0]
 800b22c:	687a      	ldr	r2, [r7, #4]
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	1ad3      	subs	r3, r2, r3
 800b232:	683a      	ldr	r2, [r7, #0]
 800b234:	4619      	mov	r1, r3
 800b236:	f7fe ffa7 	bl	800a188 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b23a:	f7ff fa23 	bl	800a684 <xTaskResumeAll>
 800b23e:	4603      	mov	r3, r0
 800b240:	2b00      	cmp	r3, #0
 800b242:	d10a      	bne.n	800b25a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b244:	4b09      	ldr	r3, [pc, #36]	; (800b26c <prvProcessTimerOrBlockTask+0x98>)
 800b246:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b24a:	601a      	str	r2, [r3, #0]
 800b24c:	f3bf 8f4f 	dsb	sy
 800b250:	f3bf 8f6f 	isb	sy
}
 800b254:	e001      	b.n	800b25a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b256:	f7ff fa15 	bl	800a684 <xTaskResumeAll>
}
 800b25a:	bf00      	nop
 800b25c:	3710      	adds	r7, #16
 800b25e:	46bd      	mov	sp, r7
 800b260:	bd80      	pop	{r7, pc}
 800b262:	bf00      	nop
 800b264:	200010a0 	.word	0x200010a0
 800b268:	200010a4 	.word	0x200010a4
 800b26c:	e000ed04 	.word	0xe000ed04

0800b270 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b270:	b480      	push	{r7}
 800b272:	b085      	sub	sp, #20
 800b274:	af00      	add	r7, sp, #0
 800b276:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b278:	4b0e      	ldr	r3, [pc, #56]	; (800b2b4 <prvGetNextExpireTime+0x44>)
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d101      	bne.n	800b286 <prvGetNextExpireTime+0x16>
 800b282:	2201      	movs	r2, #1
 800b284:	e000      	b.n	800b288 <prvGetNextExpireTime+0x18>
 800b286:	2200      	movs	r2, #0
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	2b00      	cmp	r3, #0
 800b292:	d105      	bne.n	800b2a0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b294:	4b07      	ldr	r3, [pc, #28]	; (800b2b4 <prvGetNextExpireTime+0x44>)
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	68db      	ldr	r3, [r3, #12]
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	60fb      	str	r3, [r7, #12]
 800b29e:	e001      	b.n	800b2a4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b2a0:	2300      	movs	r3, #0
 800b2a2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b2a4:	68fb      	ldr	r3, [r7, #12]
}
 800b2a6:	4618      	mov	r0, r3
 800b2a8:	3714      	adds	r7, #20
 800b2aa:	46bd      	mov	sp, r7
 800b2ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b0:	4770      	bx	lr
 800b2b2:	bf00      	nop
 800b2b4:	2000109c 	.word	0x2000109c

0800b2b8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b2b8:	b580      	push	{r7, lr}
 800b2ba:	b084      	sub	sp, #16
 800b2bc:	af00      	add	r7, sp, #0
 800b2be:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b2c0:	f7ff fa7e 	bl	800a7c0 <xTaskGetTickCount>
 800b2c4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b2c6:	4b0b      	ldr	r3, [pc, #44]	; (800b2f4 <prvSampleTimeNow+0x3c>)
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	68fa      	ldr	r2, [r7, #12]
 800b2cc:	429a      	cmp	r2, r3
 800b2ce:	d205      	bcs.n	800b2dc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b2d0:	f000 f936 	bl	800b540 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	2201      	movs	r2, #1
 800b2d8:	601a      	str	r2, [r3, #0]
 800b2da:	e002      	b.n	800b2e2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	2200      	movs	r2, #0
 800b2e0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b2e2:	4a04      	ldr	r2, [pc, #16]	; (800b2f4 <prvSampleTimeNow+0x3c>)
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b2e8:	68fb      	ldr	r3, [r7, #12]
}
 800b2ea:	4618      	mov	r0, r3
 800b2ec:	3710      	adds	r7, #16
 800b2ee:	46bd      	mov	sp, r7
 800b2f0:	bd80      	pop	{r7, pc}
 800b2f2:	bf00      	nop
 800b2f4:	200010ac 	.word	0x200010ac

0800b2f8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b2f8:	b580      	push	{r7, lr}
 800b2fa:	b086      	sub	sp, #24
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	60f8      	str	r0, [r7, #12]
 800b300:	60b9      	str	r1, [r7, #8]
 800b302:	607a      	str	r2, [r7, #4]
 800b304:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b306:	2300      	movs	r3, #0
 800b308:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	68ba      	ldr	r2, [r7, #8]
 800b30e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	68fa      	ldr	r2, [r7, #12]
 800b314:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b316:	68ba      	ldr	r2, [r7, #8]
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	429a      	cmp	r2, r3
 800b31c:	d812      	bhi.n	800b344 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b31e:	687a      	ldr	r2, [r7, #4]
 800b320:	683b      	ldr	r3, [r7, #0]
 800b322:	1ad2      	subs	r2, r2, r3
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	699b      	ldr	r3, [r3, #24]
 800b328:	429a      	cmp	r2, r3
 800b32a:	d302      	bcc.n	800b332 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b32c:	2301      	movs	r3, #1
 800b32e:	617b      	str	r3, [r7, #20]
 800b330:	e01b      	b.n	800b36a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b332:	4b10      	ldr	r3, [pc, #64]	; (800b374 <prvInsertTimerInActiveList+0x7c>)
 800b334:	681a      	ldr	r2, [r3, #0]
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	3304      	adds	r3, #4
 800b33a:	4619      	mov	r1, r3
 800b33c:	4610      	mov	r0, r2
 800b33e:	f7fe fa08 	bl	8009752 <vListInsert>
 800b342:	e012      	b.n	800b36a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b344:	687a      	ldr	r2, [r7, #4]
 800b346:	683b      	ldr	r3, [r7, #0]
 800b348:	429a      	cmp	r2, r3
 800b34a:	d206      	bcs.n	800b35a <prvInsertTimerInActiveList+0x62>
 800b34c:	68ba      	ldr	r2, [r7, #8]
 800b34e:	683b      	ldr	r3, [r7, #0]
 800b350:	429a      	cmp	r2, r3
 800b352:	d302      	bcc.n	800b35a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b354:	2301      	movs	r3, #1
 800b356:	617b      	str	r3, [r7, #20]
 800b358:	e007      	b.n	800b36a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b35a:	4b07      	ldr	r3, [pc, #28]	; (800b378 <prvInsertTimerInActiveList+0x80>)
 800b35c:	681a      	ldr	r2, [r3, #0]
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	3304      	adds	r3, #4
 800b362:	4619      	mov	r1, r3
 800b364:	4610      	mov	r0, r2
 800b366:	f7fe f9f4 	bl	8009752 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b36a:	697b      	ldr	r3, [r7, #20]
}
 800b36c:	4618      	mov	r0, r3
 800b36e:	3718      	adds	r7, #24
 800b370:	46bd      	mov	sp, r7
 800b372:	bd80      	pop	{r7, pc}
 800b374:	200010a0 	.word	0x200010a0
 800b378:	2000109c 	.word	0x2000109c

0800b37c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b37c:	b580      	push	{r7, lr}
 800b37e:	b08e      	sub	sp, #56	; 0x38
 800b380:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b382:	e0ca      	b.n	800b51a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	2b00      	cmp	r3, #0
 800b388:	da18      	bge.n	800b3bc <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b38a:	1d3b      	adds	r3, r7, #4
 800b38c:	3304      	adds	r3, #4
 800b38e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b390:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b392:	2b00      	cmp	r3, #0
 800b394:	d10a      	bne.n	800b3ac <prvProcessReceivedCommands+0x30>
	__asm volatile
 800b396:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b39a:	f383 8811 	msr	BASEPRI, r3
 800b39e:	f3bf 8f6f 	isb	sy
 800b3a2:	f3bf 8f4f 	dsb	sy
 800b3a6:	61fb      	str	r3, [r7, #28]
}
 800b3a8:	bf00      	nop
 800b3aa:	e7fe      	b.n	800b3aa <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b3ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b3b2:	6850      	ldr	r0, [r2, #4]
 800b3b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b3b6:	6892      	ldr	r2, [r2, #8]
 800b3b8:	4611      	mov	r1, r2
 800b3ba:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	f2c0 80ab 	blt.w	800b51a <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b3c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3ca:	695b      	ldr	r3, [r3, #20]
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d004      	beq.n	800b3da <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b3d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3d2:	3304      	adds	r3, #4
 800b3d4:	4618      	mov	r0, r3
 800b3d6:	f7fe f9f5 	bl	80097c4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b3da:	463b      	mov	r3, r7
 800b3dc:	4618      	mov	r0, r3
 800b3de:	f7ff ff6b 	bl	800b2b8 <prvSampleTimeNow>
 800b3e2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	2b09      	cmp	r3, #9
 800b3e8:	f200 8096 	bhi.w	800b518 <prvProcessReceivedCommands+0x19c>
 800b3ec:	a201      	add	r2, pc, #4	; (adr r2, 800b3f4 <prvProcessReceivedCommands+0x78>)
 800b3ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3f2:	bf00      	nop
 800b3f4:	0800b41d 	.word	0x0800b41d
 800b3f8:	0800b41d 	.word	0x0800b41d
 800b3fc:	0800b41d 	.word	0x0800b41d
 800b400:	0800b491 	.word	0x0800b491
 800b404:	0800b4a5 	.word	0x0800b4a5
 800b408:	0800b4ef 	.word	0x0800b4ef
 800b40c:	0800b41d 	.word	0x0800b41d
 800b410:	0800b41d 	.word	0x0800b41d
 800b414:	0800b491 	.word	0x0800b491
 800b418:	0800b4a5 	.word	0x0800b4a5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b41c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b41e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b422:	f043 0301 	orr.w	r3, r3, #1
 800b426:	b2da      	uxtb	r2, r3
 800b428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b42a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b42e:	68ba      	ldr	r2, [r7, #8]
 800b430:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b432:	699b      	ldr	r3, [r3, #24]
 800b434:	18d1      	adds	r1, r2, r3
 800b436:	68bb      	ldr	r3, [r7, #8]
 800b438:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b43a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b43c:	f7ff ff5c 	bl	800b2f8 <prvInsertTimerInActiveList>
 800b440:	4603      	mov	r3, r0
 800b442:	2b00      	cmp	r3, #0
 800b444:	d069      	beq.n	800b51a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b448:	6a1b      	ldr	r3, [r3, #32]
 800b44a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b44c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b44e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b450:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b454:	f003 0304 	and.w	r3, r3, #4
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d05e      	beq.n	800b51a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b45c:	68ba      	ldr	r2, [r7, #8]
 800b45e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b460:	699b      	ldr	r3, [r3, #24]
 800b462:	441a      	add	r2, r3
 800b464:	2300      	movs	r3, #0
 800b466:	9300      	str	r3, [sp, #0]
 800b468:	2300      	movs	r3, #0
 800b46a:	2100      	movs	r1, #0
 800b46c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b46e:	f7ff fe05 	bl	800b07c <xTimerGenericCommand>
 800b472:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b474:	6a3b      	ldr	r3, [r7, #32]
 800b476:	2b00      	cmp	r3, #0
 800b478:	d14f      	bne.n	800b51a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800b47a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b47e:	f383 8811 	msr	BASEPRI, r3
 800b482:	f3bf 8f6f 	isb	sy
 800b486:	f3bf 8f4f 	dsb	sy
 800b48a:	61bb      	str	r3, [r7, #24]
}
 800b48c:	bf00      	nop
 800b48e:	e7fe      	b.n	800b48e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b490:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b492:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b496:	f023 0301 	bic.w	r3, r3, #1
 800b49a:	b2da      	uxtb	r2, r3
 800b49c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b49e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800b4a2:	e03a      	b.n	800b51a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b4a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4a6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b4aa:	f043 0301 	orr.w	r3, r3, #1
 800b4ae:	b2da      	uxtb	r2, r3
 800b4b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4b2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b4b6:	68ba      	ldr	r2, [r7, #8]
 800b4b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4ba:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b4bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4be:	699b      	ldr	r3, [r3, #24]
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d10a      	bne.n	800b4da <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800b4c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4c8:	f383 8811 	msr	BASEPRI, r3
 800b4cc:	f3bf 8f6f 	isb	sy
 800b4d0:	f3bf 8f4f 	dsb	sy
 800b4d4:	617b      	str	r3, [r7, #20]
}
 800b4d6:	bf00      	nop
 800b4d8:	e7fe      	b.n	800b4d8 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b4da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4dc:	699a      	ldr	r2, [r3, #24]
 800b4de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4e0:	18d1      	adds	r1, r2, r3
 800b4e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b4e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b4e8:	f7ff ff06 	bl	800b2f8 <prvInsertTimerInActiveList>
					break;
 800b4ec:	e015      	b.n	800b51a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b4ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4f0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b4f4:	f003 0302 	and.w	r3, r3, #2
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d103      	bne.n	800b504 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800b4fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b4fe:	f000 fbdf 	bl	800bcc0 <vPortFree>
 800b502:	e00a      	b.n	800b51a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b504:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b506:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b50a:	f023 0301 	bic.w	r3, r3, #1
 800b50e:	b2da      	uxtb	r2, r3
 800b510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b512:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b516:	e000      	b.n	800b51a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800b518:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b51a:	4b08      	ldr	r3, [pc, #32]	; (800b53c <prvProcessReceivedCommands+0x1c0>)
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	1d39      	adds	r1, r7, #4
 800b520:	2200      	movs	r2, #0
 800b522:	4618      	mov	r0, r3
 800b524:	f7fe fc16 	bl	8009d54 <xQueueReceive>
 800b528:	4603      	mov	r3, r0
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	f47f af2a 	bne.w	800b384 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800b530:	bf00      	nop
 800b532:	bf00      	nop
 800b534:	3730      	adds	r7, #48	; 0x30
 800b536:	46bd      	mov	sp, r7
 800b538:	bd80      	pop	{r7, pc}
 800b53a:	bf00      	nop
 800b53c:	200010a4 	.word	0x200010a4

0800b540 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b540:	b580      	push	{r7, lr}
 800b542:	b088      	sub	sp, #32
 800b544:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b546:	e048      	b.n	800b5da <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b548:	4b2d      	ldr	r3, [pc, #180]	; (800b600 <prvSwitchTimerLists+0xc0>)
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	68db      	ldr	r3, [r3, #12]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b552:	4b2b      	ldr	r3, [pc, #172]	; (800b600 <prvSwitchTimerLists+0xc0>)
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	68db      	ldr	r3, [r3, #12]
 800b558:	68db      	ldr	r3, [r3, #12]
 800b55a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	3304      	adds	r3, #4
 800b560:	4618      	mov	r0, r3
 800b562:	f7fe f92f 	bl	80097c4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	6a1b      	ldr	r3, [r3, #32]
 800b56a:	68f8      	ldr	r0, [r7, #12]
 800b56c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b574:	f003 0304 	and.w	r3, r3, #4
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d02e      	beq.n	800b5da <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	699b      	ldr	r3, [r3, #24]
 800b580:	693a      	ldr	r2, [r7, #16]
 800b582:	4413      	add	r3, r2
 800b584:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b586:	68ba      	ldr	r2, [r7, #8]
 800b588:	693b      	ldr	r3, [r7, #16]
 800b58a:	429a      	cmp	r2, r3
 800b58c:	d90e      	bls.n	800b5ac <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	68ba      	ldr	r2, [r7, #8]
 800b592:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	68fa      	ldr	r2, [r7, #12]
 800b598:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b59a:	4b19      	ldr	r3, [pc, #100]	; (800b600 <prvSwitchTimerLists+0xc0>)
 800b59c:	681a      	ldr	r2, [r3, #0]
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	3304      	adds	r3, #4
 800b5a2:	4619      	mov	r1, r3
 800b5a4:	4610      	mov	r0, r2
 800b5a6:	f7fe f8d4 	bl	8009752 <vListInsert>
 800b5aa:	e016      	b.n	800b5da <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b5ac:	2300      	movs	r3, #0
 800b5ae:	9300      	str	r3, [sp, #0]
 800b5b0:	2300      	movs	r3, #0
 800b5b2:	693a      	ldr	r2, [r7, #16]
 800b5b4:	2100      	movs	r1, #0
 800b5b6:	68f8      	ldr	r0, [r7, #12]
 800b5b8:	f7ff fd60 	bl	800b07c <xTimerGenericCommand>
 800b5bc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d10a      	bne.n	800b5da <prvSwitchTimerLists+0x9a>
	__asm volatile
 800b5c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5c8:	f383 8811 	msr	BASEPRI, r3
 800b5cc:	f3bf 8f6f 	isb	sy
 800b5d0:	f3bf 8f4f 	dsb	sy
 800b5d4:	603b      	str	r3, [r7, #0]
}
 800b5d6:	bf00      	nop
 800b5d8:	e7fe      	b.n	800b5d8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b5da:	4b09      	ldr	r3, [pc, #36]	; (800b600 <prvSwitchTimerLists+0xc0>)
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d1b1      	bne.n	800b548 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b5e4:	4b06      	ldr	r3, [pc, #24]	; (800b600 <prvSwitchTimerLists+0xc0>)
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b5ea:	4b06      	ldr	r3, [pc, #24]	; (800b604 <prvSwitchTimerLists+0xc4>)
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	4a04      	ldr	r2, [pc, #16]	; (800b600 <prvSwitchTimerLists+0xc0>)
 800b5f0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b5f2:	4a04      	ldr	r2, [pc, #16]	; (800b604 <prvSwitchTimerLists+0xc4>)
 800b5f4:	697b      	ldr	r3, [r7, #20]
 800b5f6:	6013      	str	r3, [r2, #0]
}
 800b5f8:	bf00      	nop
 800b5fa:	3718      	adds	r7, #24
 800b5fc:	46bd      	mov	sp, r7
 800b5fe:	bd80      	pop	{r7, pc}
 800b600:	2000109c 	.word	0x2000109c
 800b604:	200010a0 	.word	0x200010a0

0800b608 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b608:	b580      	push	{r7, lr}
 800b60a:	b082      	sub	sp, #8
 800b60c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b60e:	f000 f969 	bl	800b8e4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b612:	4b15      	ldr	r3, [pc, #84]	; (800b668 <prvCheckForValidListAndQueue+0x60>)
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	2b00      	cmp	r3, #0
 800b618:	d120      	bne.n	800b65c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b61a:	4814      	ldr	r0, [pc, #80]	; (800b66c <prvCheckForValidListAndQueue+0x64>)
 800b61c:	f7fe f848 	bl	80096b0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b620:	4813      	ldr	r0, [pc, #76]	; (800b670 <prvCheckForValidListAndQueue+0x68>)
 800b622:	f7fe f845 	bl	80096b0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b626:	4b13      	ldr	r3, [pc, #76]	; (800b674 <prvCheckForValidListAndQueue+0x6c>)
 800b628:	4a10      	ldr	r2, [pc, #64]	; (800b66c <prvCheckForValidListAndQueue+0x64>)
 800b62a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b62c:	4b12      	ldr	r3, [pc, #72]	; (800b678 <prvCheckForValidListAndQueue+0x70>)
 800b62e:	4a10      	ldr	r2, [pc, #64]	; (800b670 <prvCheckForValidListAndQueue+0x68>)
 800b630:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b632:	2300      	movs	r3, #0
 800b634:	9300      	str	r3, [sp, #0]
 800b636:	4b11      	ldr	r3, [pc, #68]	; (800b67c <prvCheckForValidListAndQueue+0x74>)
 800b638:	4a11      	ldr	r2, [pc, #68]	; (800b680 <prvCheckForValidListAndQueue+0x78>)
 800b63a:	2110      	movs	r1, #16
 800b63c:	200a      	movs	r0, #10
 800b63e:	f7fe f953 	bl	80098e8 <xQueueGenericCreateStatic>
 800b642:	4603      	mov	r3, r0
 800b644:	4a08      	ldr	r2, [pc, #32]	; (800b668 <prvCheckForValidListAndQueue+0x60>)
 800b646:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b648:	4b07      	ldr	r3, [pc, #28]	; (800b668 <prvCheckForValidListAndQueue+0x60>)
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d005      	beq.n	800b65c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b650:	4b05      	ldr	r3, [pc, #20]	; (800b668 <prvCheckForValidListAndQueue+0x60>)
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	490b      	ldr	r1, [pc, #44]	; (800b684 <prvCheckForValidListAndQueue+0x7c>)
 800b656:	4618      	mov	r0, r3
 800b658:	f7fe fd6c 	bl	800a134 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b65c:	f000 f972 	bl	800b944 <vPortExitCritical>
}
 800b660:	bf00      	nop
 800b662:	46bd      	mov	sp, r7
 800b664:	bd80      	pop	{r7, pc}
 800b666:	bf00      	nop
 800b668:	200010a4 	.word	0x200010a4
 800b66c:	20001074 	.word	0x20001074
 800b670:	20001088 	.word	0x20001088
 800b674:	2000109c 	.word	0x2000109c
 800b678:	200010a0 	.word	0x200010a0
 800b67c:	20001150 	.word	0x20001150
 800b680:	200010b0 	.word	0x200010b0
 800b684:	0800d07c 	.word	0x0800d07c

0800b688 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b688:	b480      	push	{r7}
 800b68a:	b085      	sub	sp, #20
 800b68c:	af00      	add	r7, sp, #0
 800b68e:	60f8      	str	r0, [r7, #12]
 800b690:	60b9      	str	r1, [r7, #8]
 800b692:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	3b04      	subs	r3, #4
 800b698:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b6a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	3b04      	subs	r3, #4
 800b6a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b6a8:	68bb      	ldr	r3, [r7, #8]
 800b6aa:	f023 0201 	bic.w	r2, r3, #1
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	3b04      	subs	r3, #4
 800b6b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b6b8:	4a0c      	ldr	r2, [pc, #48]	; (800b6ec <pxPortInitialiseStack+0x64>)
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	3b14      	subs	r3, #20
 800b6c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b6c4:	687a      	ldr	r2, [r7, #4]
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	3b04      	subs	r3, #4
 800b6ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	f06f 0202 	mvn.w	r2, #2
 800b6d6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	3b20      	subs	r3, #32
 800b6dc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b6de:	68fb      	ldr	r3, [r7, #12]
}
 800b6e0:	4618      	mov	r0, r3
 800b6e2:	3714      	adds	r7, #20
 800b6e4:	46bd      	mov	sp, r7
 800b6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ea:	4770      	bx	lr
 800b6ec:	0800b6f1 	.word	0x0800b6f1

0800b6f0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b6f0:	b480      	push	{r7}
 800b6f2:	b085      	sub	sp, #20
 800b6f4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b6f6:	2300      	movs	r3, #0
 800b6f8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b6fa:	4b12      	ldr	r3, [pc, #72]	; (800b744 <prvTaskExitError+0x54>)
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b702:	d00a      	beq.n	800b71a <prvTaskExitError+0x2a>
	__asm volatile
 800b704:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b708:	f383 8811 	msr	BASEPRI, r3
 800b70c:	f3bf 8f6f 	isb	sy
 800b710:	f3bf 8f4f 	dsb	sy
 800b714:	60fb      	str	r3, [r7, #12]
}
 800b716:	bf00      	nop
 800b718:	e7fe      	b.n	800b718 <prvTaskExitError+0x28>
	__asm volatile
 800b71a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b71e:	f383 8811 	msr	BASEPRI, r3
 800b722:	f3bf 8f6f 	isb	sy
 800b726:	f3bf 8f4f 	dsb	sy
 800b72a:	60bb      	str	r3, [r7, #8]
}
 800b72c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b72e:	bf00      	nop
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	2b00      	cmp	r3, #0
 800b734:	d0fc      	beq.n	800b730 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b736:	bf00      	nop
 800b738:	bf00      	nop
 800b73a:	3714      	adds	r7, #20
 800b73c:	46bd      	mov	sp, r7
 800b73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b742:	4770      	bx	lr
 800b744:	2000014c 	.word	0x2000014c
	...

0800b750 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b750:	4b07      	ldr	r3, [pc, #28]	; (800b770 <pxCurrentTCBConst2>)
 800b752:	6819      	ldr	r1, [r3, #0]
 800b754:	6808      	ldr	r0, [r1, #0]
 800b756:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b75a:	f380 8809 	msr	PSP, r0
 800b75e:	f3bf 8f6f 	isb	sy
 800b762:	f04f 0000 	mov.w	r0, #0
 800b766:	f380 8811 	msr	BASEPRI, r0
 800b76a:	4770      	bx	lr
 800b76c:	f3af 8000 	nop.w

0800b770 <pxCurrentTCBConst2>:
 800b770:	20000b74 	.word	0x20000b74
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b774:	bf00      	nop
 800b776:	bf00      	nop

0800b778 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b778:	4808      	ldr	r0, [pc, #32]	; (800b79c <prvPortStartFirstTask+0x24>)
 800b77a:	6800      	ldr	r0, [r0, #0]
 800b77c:	6800      	ldr	r0, [r0, #0]
 800b77e:	f380 8808 	msr	MSP, r0
 800b782:	f04f 0000 	mov.w	r0, #0
 800b786:	f380 8814 	msr	CONTROL, r0
 800b78a:	b662      	cpsie	i
 800b78c:	b661      	cpsie	f
 800b78e:	f3bf 8f4f 	dsb	sy
 800b792:	f3bf 8f6f 	isb	sy
 800b796:	df00      	svc	0
 800b798:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b79a:	bf00      	nop
 800b79c:	e000ed08 	.word	0xe000ed08

0800b7a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b7a0:	b580      	push	{r7, lr}
 800b7a2:	b086      	sub	sp, #24
 800b7a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b7a6:	4b46      	ldr	r3, [pc, #280]	; (800b8c0 <xPortStartScheduler+0x120>)
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	4a46      	ldr	r2, [pc, #280]	; (800b8c4 <xPortStartScheduler+0x124>)
 800b7ac:	4293      	cmp	r3, r2
 800b7ae:	d10a      	bne.n	800b7c6 <xPortStartScheduler+0x26>
	__asm volatile
 800b7b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7b4:	f383 8811 	msr	BASEPRI, r3
 800b7b8:	f3bf 8f6f 	isb	sy
 800b7bc:	f3bf 8f4f 	dsb	sy
 800b7c0:	613b      	str	r3, [r7, #16]
}
 800b7c2:	bf00      	nop
 800b7c4:	e7fe      	b.n	800b7c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b7c6:	4b3e      	ldr	r3, [pc, #248]	; (800b8c0 <xPortStartScheduler+0x120>)
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	4a3f      	ldr	r2, [pc, #252]	; (800b8c8 <xPortStartScheduler+0x128>)
 800b7cc:	4293      	cmp	r3, r2
 800b7ce:	d10a      	bne.n	800b7e6 <xPortStartScheduler+0x46>
	__asm volatile
 800b7d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7d4:	f383 8811 	msr	BASEPRI, r3
 800b7d8:	f3bf 8f6f 	isb	sy
 800b7dc:	f3bf 8f4f 	dsb	sy
 800b7e0:	60fb      	str	r3, [r7, #12]
}
 800b7e2:	bf00      	nop
 800b7e4:	e7fe      	b.n	800b7e4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b7e6:	4b39      	ldr	r3, [pc, #228]	; (800b8cc <xPortStartScheduler+0x12c>)
 800b7e8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b7ea:	697b      	ldr	r3, [r7, #20]
 800b7ec:	781b      	ldrb	r3, [r3, #0]
 800b7ee:	b2db      	uxtb	r3, r3
 800b7f0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b7f2:	697b      	ldr	r3, [r7, #20]
 800b7f4:	22ff      	movs	r2, #255	; 0xff
 800b7f6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b7f8:	697b      	ldr	r3, [r7, #20]
 800b7fa:	781b      	ldrb	r3, [r3, #0]
 800b7fc:	b2db      	uxtb	r3, r3
 800b7fe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b800:	78fb      	ldrb	r3, [r7, #3]
 800b802:	b2db      	uxtb	r3, r3
 800b804:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b808:	b2da      	uxtb	r2, r3
 800b80a:	4b31      	ldr	r3, [pc, #196]	; (800b8d0 <xPortStartScheduler+0x130>)
 800b80c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b80e:	4b31      	ldr	r3, [pc, #196]	; (800b8d4 <xPortStartScheduler+0x134>)
 800b810:	2207      	movs	r2, #7
 800b812:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b814:	e009      	b.n	800b82a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800b816:	4b2f      	ldr	r3, [pc, #188]	; (800b8d4 <xPortStartScheduler+0x134>)
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	3b01      	subs	r3, #1
 800b81c:	4a2d      	ldr	r2, [pc, #180]	; (800b8d4 <xPortStartScheduler+0x134>)
 800b81e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b820:	78fb      	ldrb	r3, [r7, #3]
 800b822:	b2db      	uxtb	r3, r3
 800b824:	005b      	lsls	r3, r3, #1
 800b826:	b2db      	uxtb	r3, r3
 800b828:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b82a:	78fb      	ldrb	r3, [r7, #3]
 800b82c:	b2db      	uxtb	r3, r3
 800b82e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b832:	2b80      	cmp	r3, #128	; 0x80
 800b834:	d0ef      	beq.n	800b816 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b836:	4b27      	ldr	r3, [pc, #156]	; (800b8d4 <xPortStartScheduler+0x134>)
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	f1c3 0307 	rsb	r3, r3, #7
 800b83e:	2b04      	cmp	r3, #4
 800b840:	d00a      	beq.n	800b858 <xPortStartScheduler+0xb8>
	__asm volatile
 800b842:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b846:	f383 8811 	msr	BASEPRI, r3
 800b84a:	f3bf 8f6f 	isb	sy
 800b84e:	f3bf 8f4f 	dsb	sy
 800b852:	60bb      	str	r3, [r7, #8]
}
 800b854:	bf00      	nop
 800b856:	e7fe      	b.n	800b856 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b858:	4b1e      	ldr	r3, [pc, #120]	; (800b8d4 <xPortStartScheduler+0x134>)
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	021b      	lsls	r3, r3, #8
 800b85e:	4a1d      	ldr	r2, [pc, #116]	; (800b8d4 <xPortStartScheduler+0x134>)
 800b860:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b862:	4b1c      	ldr	r3, [pc, #112]	; (800b8d4 <xPortStartScheduler+0x134>)
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b86a:	4a1a      	ldr	r2, [pc, #104]	; (800b8d4 <xPortStartScheduler+0x134>)
 800b86c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	b2da      	uxtb	r2, r3
 800b872:	697b      	ldr	r3, [r7, #20]
 800b874:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b876:	4b18      	ldr	r3, [pc, #96]	; (800b8d8 <xPortStartScheduler+0x138>)
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	4a17      	ldr	r2, [pc, #92]	; (800b8d8 <xPortStartScheduler+0x138>)
 800b87c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b880:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b882:	4b15      	ldr	r3, [pc, #84]	; (800b8d8 <xPortStartScheduler+0x138>)
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	4a14      	ldr	r2, [pc, #80]	; (800b8d8 <xPortStartScheduler+0x138>)
 800b888:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b88c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b88e:	f000 f8dd 	bl	800ba4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b892:	4b12      	ldr	r3, [pc, #72]	; (800b8dc <xPortStartScheduler+0x13c>)
 800b894:	2200      	movs	r2, #0
 800b896:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b898:	f000 f8fc 	bl	800ba94 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b89c:	4b10      	ldr	r3, [pc, #64]	; (800b8e0 <xPortStartScheduler+0x140>)
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	4a0f      	ldr	r2, [pc, #60]	; (800b8e0 <xPortStartScheduler+0x140>)
 800b8a2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b8a6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b8a8:	f7ff ff66 	bl	800b778 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b8ac:	f7ff f852 	bl	800a954 <vTaskSwitchContext>
	prvTaskExitError();
 800b8b0:	f7ff ff1e 	bl	800b6f0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b8b4:	2300      	movs	r3, #0
}
 800b8b6:	4618      	mov	r0, r3
 800b8b8:	3718      	adds	r7, #24
 800b8ba:	46bd      	mov	sp, r7
 800b8bc:	bd80      	pop	{r7, pc}
 800b8be:	bf00      	nop
 800b8c0:	e000ed00 	.word	0xe000ed00
 800b8c4:	410fc271 	.word	0x410fc271
 800b8c8:	410fc270 	.word	0x410fc270
 800b8cc:	e000e400 	.word	0xe000e400
 800b8d0:	200011a0 	.word	0x200011a0
 800b8d4:	200011a4 	.word	0x200011a4
 800b8d8:	e000ed20 	.word	0xe000ed20
 800b8dc:	2000014c 	.word	0x2000014c
 800b8e0:	e000ef34 	.word	0xe000ef34

0800b8e4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b8e4:	b480      	push	{r7}
 800b8e6:	b083      	sub	sp, #12
 800b8e8:	af00      	add	r7, sp, #0
	__asm volatile
 800b8ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8ee:	f383 8811 	msr	BASEPRI, r3
 800b8f2:	f3bf 8f6f 	isb	sy
 800b8f6:	f3bf 8f4f 	dsb	sy
 800b8fa:	607b      	str	r3, [r7, #4]
}
 800b8fc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b8fe:	4b0f      	ldr	r3, [pc, #60]	; (800b93c <vPortEnterCritical+0x58>)
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	3301      	adds	r3, #1
 800b904:	4a0d      	ldr	r2, [pc, #52]	; (800b93c <vPortEnterCritical+0x58>)
 800b906:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b908:	4b0c      	ldr	r3, [pc, #48]	; (800b93c <vPortEnterCritical+0x58>)
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	2b01      	cmp	r3, #1
 800b90e:	d10f      	bne.n	800b930 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b910:	4b0b      	ldr	r3, [pc, #44]	; (800b940 <vPortEnterCritical+0x5c>)
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	b2db      	uxtb	r3, r3
 800b916:	2b00      	cmp	r3, #0
 800b918:	d00a      	beq.n	800b930 <vPortEnterCritical+0x4c>
	__asm volatile
 800b91a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b91e:	f383 8811 	msr	BASEPRI, r3
 800b922:	f3bf 8f6f 	isb	sy
 800b926:	f3bf 8f4f 	dsb	sy
 800b92a:	603b      	str	r3, [r7, #0]
}
 800b92c:	bf00      	nop
 800b92e:	e7fe      	b.n	800b92e <vPortEnterCritical+0x4a>
	}
}
 800b930:	bf00      	nop
 800b932:	370c      	adds	r7, #12
 800b934:	46bd      	mov	sp, r7
 800b936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b93a:	4770      	bx	lr
 800b93c:	2000014c 	.word	0x2000014c
 800b940:	e000ed04 	.word	0xe000ed04

0800b944 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b944:	b480      	push	{r7}
 800b946:	b083      	sub	sp, #12
 800b948:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b94a:	4b12      	ldr	r3, [pc, #72]	; (800b994 <vPortExitCritical+0x50>)
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d10a      	bne.n	800b968 <vPortExitCritical+0x24>
	__asm volatile
 800b952:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b956:	f383 8811 	msr	BASEPRI, r3
 800b95a:	f3bf 8f6f 	isb	sy
 800b95e:	f3bf 8f4f 	dsb	sy
 800b962:	607b      	str	r3, [r7, #4]
}
 800b964:	bf00      	nop
 800b966:	e7fe      	b.n	800b966 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b968:	4b0a      	ldr	r3, [pc, #40]	; (800b994 <vPortExitCritical+0x50>)
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	3b01      	subs	r3, #1
 800b96e:	4a09      	ldr	r2, [pc, #36]	; (800b994 <vPortExitCritical+0x50>)
 800b970:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b972:	4b08      	ldr	r3, [pc, #32]	; (800b994 <vPortExitCritical+0x50>)
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	2b00      	cmp	r3, #0
 800b978:	d105      	bne.n	800b986 <vPortExitCritical+0x42>
 800b97a:	2300      	movs	r3, #0
 800b97c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b97e:	683b      	ldr	r3, [r7, #0]
 800b980:	f383 8811 	msr	BASEPRI, r3
}
 800b984:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b986:	bf00      	nop
 800b988:	370c      	adds	r7, #12
 800b98a:	46bd      	mov	sp, r7
 800b98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b990:	4770      	bx	lr
 800b992:	bf00      	nop
 800b994:	2000014c 	.word	0x2000014c
	...

0800b9a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b9a0:	f3ef 8009 	mrs	r0, PSP
 800b9a4:	f3bf 8f6f 	isb	sy
 800b9a8:	4b15      	ldr	r3, [pc, #84]	; (800ba00 <pxCurrentTCBConst>)
 800b9aa:	681a      	ldr	r2, [r3, #0]
 800b9ac:	f01e 0f10 	tst.w	lr, #16
 800b9b0:	bf08      	it	eq
 800b9b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b9b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9ba:	6010      	str	r0, [r2, #0]
 800b9bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b9c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b9c4:	f380 8811 	msr	BASEPRI, r0
 800b9c8:	f3bf 8f4f 	dsb	sy
 800b9cc:	f3bf 8f6f 	isb	sy
 800b9d0:	f7fe ffc0 	bl	800a954 <vTaskSwitchContext>
 800b9d4:	f04f 0000 	mov.w	r0, #0
 800b9d8:	f380 8811 	msr	BASEPRI, r0
 800b9dc:	bc09      	pop	{r0, r3}
 800b9de:	6819      	ldr	r1, [r3, #0]
 800b9e0:	6808      	ldr	r0, [r1, #0]
 800b9e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9e6:	f01e 0f10 	tst.w	lr, #16
 800b9ea:	bf08      	it	eq
 800b9ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b9f0:	f380 8809 	msr	PSP, r0
 800b9f4:	f3bf 8f6f 	isb	sy
 800b9f8:	4770      	bx	lr
 800b9fa:	bf00      	nop
 800b9fc:	f3af 8000 	nop.w

0800ba00 <pxCurrentTCBConst>:
 800ba00:	20000b74 	.word	0x20000b74
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ba04:	bf00      	nop
 800ba06:	bf00      	nop

0800ba08 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ba08:	b580      	push	{r7, lr}
 800ba0a:	b082      	sub	sp, #8
 800ba0c:	af00      	add	r7, sp, #0
	__asm volatile
 800ba0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba12:	f383 8811 	msr	BASEPRI, r3
 800ba16:	f3bf 8f6f 	isb	sy
 800ba1a:	f3bf 8f4f 	dsb	sy
 800ba1e:	607b      	str	r3, [r7, #4]
}
 800ba20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ba22:	f7fe fedd 	bl	800a7e0 <xTaskIncrementTick>
 800ba26:	4603      	mov	r3, r0
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d003      	beq.n	800ba34 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ba2c:	4b06      	ldr	r3, [pc, #24]	; (800ba48 <xPortSysTickHandler+0x40>)
 800ba2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba32:	601a      	str	r2, [r3, #0]
 800ba34:	2300      	movs	r3, #0
 800ba36:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ba38:	683b      	ldr	r3, [r7, #0]
 800ba3a:	f383 8811 	msr	BASEPRI, r3
}
 800ba3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ba40:	bf00      	nop
 800ba42:	3708      	adds	r7, #8
 800ba44:	46bd      	mov	sp, r7
 800ba46:	bd80      	pop	{r7, pc}
 800ba48:	e000ed04 	.word	0xe000ed04

0800ba4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ba4c:	b480      	push	{r7}
 800ba4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ba50:	4b0b      	ldr	r3, [pc, #44]	; (800ba80 <vPortSetupTimerInterrupt+0x34>)
 800ba52:	2200      	movs	r2, #0
 800ba54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ba56:	4b0b      	ldr	r3, [pc, #44]	; (800ba84 <vPortSetupTimerInterrupt+0x38>)
 800ba58:	2200      	movs	r2, #0
 800ba5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ba5c:	4b0a      	ldr	r3, [pc, #40]	; (800ba88 <vPortSetupTimerInterrupt+0x3c>)
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	4a0a      	ldr	r2, [pc, #40]	; (800ba8c <vPortSetupTimerInterrupt+0x40>)
 800ba62:	fba2 2303 	umull	r2, r3, r2, r3
 800ba66:	099b      	lsrs	r3, r3, #6
 800ba68:	4a09      	ldr	r2, [pc, #36]	; (800ba90 <vPortSetupTimerInterrupt+0x44>)
 800ba6a:	3b01      	subs	r3, #1
 800ba6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ba6e:	4b04      	ldr	r3, [pc, #16]	; (800ba80 <vPortSetupTimerInterrupt+0x34>)
 800ba70:	2207      	movs	r2, #7
 800ba72:	601a      	str	r2, [r3, #0]
}
 800ba74:	bf00      	nop
 800ba76:	46bd      	mov	sp, r7
 800ba78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba7c:	4770      	bx	lr
 800ba7e:	bf00      	nop
 800ba80:	e000e010 	.word	0xe000e010
 800ba84:	e000e018 	.word	0xe000e018
 800ba88:	20000140 	.word	0x20000140
 800ba8c:	10624dd3 	.word	0x10624dd3
 800ba90:	e000e014 	.word	0xe000e014

0800ba94 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ba94:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800baa4 <vPortEnableVFP+0x10>
 800ba98:	6801      	ldr	r1, [r0, #0]
 800ba9a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800ba9e:	6001      	str	r1, [r0, #0]
 800baa0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800baa2:	bf00      	nop
 800baa4:	e000ed88 	.word	0xe000ed88

0800baa8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800baa8:	b480      	push	{r7}
 800baaa:	b085      	sub	sp, #20
 800baac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800baae:	f3ef 8305 	mrs	r3, IPSR
 800bab2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	2b0f      	cmp	r3, #15
 800bab8:	d914      	bls.n	800bae4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800baba:	4a17      	ldr	r2, [pc, #92]	; (800bb18 <vPortValidateInterruptPriority+0x70>)
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	4413      	add	r3, r2
 800bac0:	781b      	ldrb	r3, [r3, #0]
 800bac2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bac4:	4b15      	ldr	r3, [pc, #84]	; (800bb1c <vPortValidateInterruptPriority+0x74>)
 800bac6:	781b      	ldrb	r3, [r3, #0]
 800bac8:	7afa      	ldrb	r2, [r7, #11]
 800baca:	429a      	cmp	r2, r3
 800bacc:	d20a      	bcs.n	800bae4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800bace:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bad2:	f383 8811 	msr	BASEPRI, r3
 800bad6:	f3bf 8f6f 	isb	sy
 800bada:	f3bf 8f4f 	dsb	sy
 800bade:	607b      	str	r3, [r7, #4]
}
 800bae0:	bf00      	nop
 800bae2:	e7fe      	b.n	800bae2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bae4:	4b0e      	ldr	r3, [pc, #56]	; (800bb20 <vPortValidateInterruptPriority+0x78>)
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800baec:	4b0d      	ldr	r3, [pc, #52]	; (800bb24 <vPortValidateInterruptPriority+0x7c>)
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	429a      	cmp	r2, r3
 800baf2:	d90a      	bls.n	800bb0a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800baf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800baf8:	f383 8811 	msr	BASEPRI, r3
 800bafc:	f3bf 8f6f 	isb	sy
 800bb00:	f3bf 8f4f 	dsb	sy
 800bb04:	603b      	str	r3, [r7, #0]
}
 800bb06:	bf00      	nop
 800bb08:	e7fe      	b.n	800bb08 <vPortValidateInterruptPriority+0x60>
	}
 800bb0a:	bf00      	nop
 800bb0c:	3714      	adds	r7, #20
 800bb0e:	46bd      	mov	sp, r7
 800bb10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb14:	4770      	bx	lr
 800bb16:	bf00      	nop
 800bb18:	e000e3f0 	.word	0xe000e3f0
 800bb1c:	200011a0 	.word	0x200011a0
 800bb20:	e000ed0c 	.word	0xe000ed0c
 800bb24:	200011a4 	.word	0x200011a4

0800bb28 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800bb28:	b580      	push	{r7, lr}
 800bb2a:	b08a      	sub	sp, #40	; 0x28
 800bb2c:	af00      	add	r7, sp, #0
 800bb2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800bb30:	2300      	movs	r3, #0
 800bb32:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800bb34:	f7fe fd98 	bl	800a668 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800bb38:	4b5b      	ldr	r3, [pc, #364]	; (800bca8 <pvPortMalloc+0x180>)
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d101      	bne.n	800bb44 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800bb40:	f000 f920 	bl	800bd84 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800bb44:	4b59      	ldr	r3, [pc, #356]	; (800bcac <pvPortMalloc+0x184>)
 800bb46:	681a      	ldr	r2, [r3, #0]
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	4013      	ands	r3, r2
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	f040 8093 	bne.w	800bc78 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d01d      	beq.n	800bb94 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800bb58:	2208      	movs	r2, #8
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	4413      	add	r3, r2
 800bb5e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	f003 0307 	and.w	r3, r3, #7
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d014      	beq.n	800bb94 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	f023 0307 	bic.w	r3, r3, #7
 800bb70:	3308      	adds	r3, #8
 800bb72:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	f003 0307 	and.w	r3, r3, #7
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d00a      	beq.n	800bb94 <pvPortMalloc+0x6c>
	__asm volatile
 800bb7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb82:	f383 8811 	msr	BASEPRI, r3
 800bb86:	f3bf 8f6f 	isb	sy
 800bb8a:	f3bf 8f4f 	dsb	sy
 800bb8e:	617b      	str	r3, [r7, #20]
}
 800bb90:	bf00      	nop
 800bb92:	e7fe      	b.n	800bb92 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d06e      	beq.n	800bc78 <pvPortMalloc+0x150>
 800bb9a:	4b45      	ldr	r3, [pc, #276]	; (800bcb0 <pvPortMalloc+0x188>)
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	687a      	ldr	r2, [r7, #4]
 800bba0:	429a      	cmp	r2, r3
 800bba2:	d869      	bhi.n	800bc78 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800bba4:	4b43      	ldr	r3, [pc, #268]	; (800bcb4 <pvPortMalloc+0x18c>)
 800bba6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800bba8:	4b42      	ldr	r3, [pc, #264]	; (800bcb4 <pvPortMalloc+0x18c>)
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bbae:	e004      	b.n	800bbba <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800bbb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbb2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800bbb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bbba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbbc:	685b      	ldr	r3, [r3, #4]
 800bbbe:	687a      	ldr	r2, [r7, #4]
 800bbc0:	429a      	cmp	r2, r3
 800bbc2:	d903      	bls.n	800bbcc <pvPortMalloc+0xa4>
 800bbc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d1f1      	bne.n	800bbb0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800bbcc:	4b36      	ldr	r3, [pc, #216]	; (800bca8 <pvPortMalloc+0x180>)
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bbd2:	429a      	cmp	r2, r3
 800bbd4:	d050      	beq.n	800bc78 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800bbd6:	6a3b      	ldr	r3, [r7, #32]
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	2208      	movs	r2, #8
 800bbdc:	4413      	add	r3, r2
 800bbde:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800bbe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbe2:	681a      	ldr	r2, [r3, #0]
 800bbe4:	6a3b      	ldr	r3, [r7, #32]
 800bbe6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800bbe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbea:	685a      	ldr	r2, [r3, #4]
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	1ad2      	subs	r2, r2, r3
 800bbf0:	2308      	movs	r3, #8
 800bbf2:	005b      	lsls	r3, r3, #1
 800bbf4:	429a      	cmp	r2, r3
 800bbf6:	d91f      	bls.n	800bc38 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800bbf8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	4413      	add	r3, r2
 800bbfe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bc00:	69bb      	ldr	r3, [r7, #24]
 800bc02:	f003 0307 	and.w	r3, r3, #7
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d00a      	beq.n	800bc20 <pvPortMalloc+0xf8>
	__asm volatile
 800bc0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc0e:	f383 8811 	msr	BASEPRI, r3
 800bc12:	f3bf 8f6f 	isb	sy
 800bc16:	f3bf 8f4f 	dsb	sy
 800bc1a:	613b      	str	r3, [r7, #16]
}
 800bc1c:	bf00      	nop
 800bc1e:	e7fe      	b.n	800bc1e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800bc20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc22:	685a      	ldr	r2, [r3, #4]
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	1ad2      	subs	r2, r2, r3
 800bc28:	69bb      	ldr	r3, [r7, #24]
 800bc2a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800bc2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc2e:	687a      	ldr	r2, [r7, #4]
 800bc30:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800bc32:	69b8      	ldr	r0, [r7, #24]
 800bc34:	f000 f908 	bl	800be48 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800bc38:	4b1d      	ldr	r3, [pc, #116]	; (800bcb0 <pvPortMalloc+0x188>)
 800bc3a:	681a      	ldr	r2, [r3, #0]
 800bc3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc3e:	685b      	ldr	r3, [r3, #4]
 800bc40:	1ad3      	subs	r3, r2, r3
 800bc42:	4a1b      	ldr	r2, [pc, #108]	; (800bcb0 <pvPortMalloc+0x188>)
 800bc44:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800bc46:	4b1a      	ldr	r3, [pc, #104]	; (800bcb0 <pvPortMalloc+0x188>)
 800bc48:	681a      	ldr	r2, [r3, #0]
 800bc4a:	4b1b      	ldr	r3, [pc, #108]	; (800bcb8 <pvPortMalloc+0x190>)
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	429a      	cmp	r2, r3
 800bc50:	d203      	bcs.n	800bc5a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800bc52:	4b17      	ldr	r3, [pc, #92]	; (800bcb0 <pvPortMalloc+0x188>)
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	4a18      	ldr	r2, [pc, #96]	; (800bcb8 <pvPortMalloc+0x190>)
 800bc58:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800bc5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc5c:	685a      	ldr	r2, [r3, #4]
 800bc5e:	4b13      	ldr	r3, [pc, #76]	; (800bcac <pvPortMalloc+0x184>)
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	431a      	orrs	r2, r3
 800bc64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc66:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800bc68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc6a:	2200      	movs	r2, #0
 800bc6c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800bc6e:	4b13      	ldr	r3, [pc, #76]	; (800bcbc <pvPortMalloc+0x194>)
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	3301      	adds	r3, #1
 800bc74:	4a11      	ldr	r2, [pc, #68]	; (800bcbc <pvPortMalloc+0x194>)
 800bc76:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800bc78:	f7fe fd04 	bl	800a684 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800bc7c:	69fb      	ldr	r3, [r7, #28]
 800bc7e:	f003 0307 	and.w	r3, r3, #7
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d00a      	beq.n	800bc9c <pvPortMalloc+0x174>
	__asm volatile
 800bc86:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc8a:	f383 8811 	msr	BASEPRI, r3
 800bc8e:	f3bf 8f6f 	isb	sy
 800bc92:	f3bf 8f4f 	dsb	sy
 800bc96:	60fb      	str	r3, [r7, #12]
}
 800bc98:	bf00      	nop
 800bc9a:	e7fe      	b.n	800bc9a <pvPortMalloc+0x172>
	return pvReturn;
 800bc9c:	69fb      	ldr	r3, [r7, #28]
}
 800bc9e:	4618      	mov	r0, r3
 800bca0:	3728      	adds	r7, #40	; 0x28
 800bca2:	46bd      	mov	sp, r7
 800bca4:	bd80      	pop	{r7, pc}
 800bca6:	bf00      	nop
 800bca8:	20004db0 	.word	0x20004db0
 800bcac:	20004dc4 	.word	0x20004dc4
 800bcb0:	20004db4 	.word	0x20004db4
 800bcb4:	20004da8 	.word	0x20004da8
 800bcb8:	20004db8 	.word	0x20004db8
 800bcbc:	20004dbc 	.word	0x20004dbc

0800bcc0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800bcc0:	b580      	push	{r7, lr}
 800bcc2:	b086      	sub	sp, #24
 800bcc4:	af00      	add	r7, sp, #0
 800bcc6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d04d      	beq.n	800bd6e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800bcd2:	2308      	movs	r3, #8
 800bcd4:	425b      	negs	r3, r3
 800bcd6:	697a      	ldr	r2, [r7, #20]
 800bcd8:	4413      	add	r3, r2
 800bcda:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800bcdc:	697b      	ldr	r3, [r7, #20]
 800bcde:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800bce0:	693b      	ldr	r3, [r7, #16]
 800bce2:	685a      	ldr	r2, [r3, #4]
 800bce4:	4b24      	ldr	r3, [pc, #144]	; (800bd78 <vPortFree+0xb8>)
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	4013      	ands	r3, r2
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d10a      	bne.n	800bd04 <vPortFree+0x44>
	__asm volatile
 800bcee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcf2:	f383 8811 	msr	BASEPRI, r3
 800bcf6:	f3bf 8f6f 	isb	sy
 800bcfa:	f3bf 8f4f 	dsb	sy
 800bcfe:	60fb      	str	r3, [r7, #12]
}
 800bd00:	bf00      	nop
 800bd02:	e7fe      	b.n	800bd02 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800bd04:	693b      	ldr	r3, [r7, #16]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d00a      	beq.n	800bd22 <vPortFree+0x62>
	__asm volatile
 800bd0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd10:	f383 8811 	msr	BASEPRI, r3
 800bd14:	f3bf 8f6f 	isb	sy
 800bd18:	f3bf 8f4f 	dsb	sy
 800bd1c:	60bb      	str	r3, [r7, #8]
}
 800bd1e:	bf00      	nop
 800bd20:	e7fe      	b.n	800bd20 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800bd22:	693b      	ldr	r3, [r7, #16]
 800bd24:	685a      	ldr	r2, [r3, #4]
 800bd26:	4b14      	ldr	r3, [pc, #80]	; (800bd78 <vPortFree+0xb8>)
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	4013      	ands	r3, r2
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d01e      	beq.n	800bd6e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800bd30:	693b      	ldr	r3, [r7, #16]
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d11a      	bne.n	800bd6e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800bd38:	693b      	ldr	r3, [r7, #16]
 800bd3a:	685a      	ldr	r2, [r3, #4]
 800bd3c:	4b0e      	ldr	r3, [pc, #56]	; (800bd78 <vPortFree+0xb8>)
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	43db      	mvns	r3, r3
 800bd42:	401a      	ands	r2, r3
 800bd44:	693b      	ldr	r3, [r7, #16]
 800bd46:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800bd48:	f7fe fc8e 	bl	800a668 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800bd4c:	693b      	ldr	r3, [r7, #16]
 800bd4e:	685a      	ldr	r2, [r3, #4]
 800bd50:	4b0a      	ldr	r3, [pc, #40]	; (800bd7c <vPortFree+0xbc>)
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	4413      	add	r3, r2
 800bd56:	4a09      	ldr	r2, [pc, #36]	; (800bd7c <vPortFree+0xbc>)
 800bd58:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800bd5a:	6938      	ldr	r0, [r7, #16]
 800bd5c:	f000 f874 	bl	800be48 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800bd60:	4b07      	ldr	r3, [pc, #28]	; (800bd80 <vPortFree+0xc0>)
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	3301      	adds	r3, #1
 800bd66:	4a06      	ldr	r2, [pc, #24]	; (800bd80 <vPortFree+0xc0>)
 800bd68:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800bd6a:	f7fe fc8b 	bl	800a684 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800bd6e:	bf00      	nop
 800bd70:	3718      	adds	r7, #24
 800bd72:	46bd      	mov	sp, r7
 800bd74:	bd80      	pop	{r7, pc}
 800bd76:	bf00      	nop
 800bd78:	20004dc4 	.word	0x20004dc4
 800bd7c:	20004db4 	.word	0x20004db4
 800bd80:	20004dc0 	.word	0x20004dc0

0800bd84 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800bd84:	b480      	push	{r7}
 800bd86:	b085      	sub	sp, #20
 800bd88:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800bd8a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800bd8e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800bd90:	4b27      	ldr	r3, [pc, #156]	; (800be30 <prvHeapInit+0xac>)
 800bd92:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	f003 0307 	and.w	r3, r3, #7
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d00c      	beq.n	800bdb8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	3307      	adds	r3, #7
 800bda2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	f023 0307 	bic.w	r3, r3, #7
 800bdaa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800bdac:	68ba      	ldr	r2, [r7, #8]
 800bdae:	68fb      	ldr	r3, [r7, #12]
 800bdb0:	1ad3      	subs	r3, r2, r3
 800bdb2:	4a1f      	ldr	r2, [pc, #124]	; (800be30 <prvHeapInit+0xac>)
 800bdb4:	4413      	add	r3, r2
 800bdb6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800bdbc:	4a1d      	ldr	r2, [pc, #116]	; (800be34 <prvHeapInit+0xb0>)
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800bdc2:	4b1c      	ldr	r3, [pc, #112]	; (800be34 <prvHeapInit+0xb0>)
 800bdc4:	2200      	movs	r2, #0
 800bdc6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	68ba      	ldr	r2, [r7, #8]
 800bdcc:	4413      	add	r3, r2
 800bdce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800bdd0:	2208      	movs	r2, #8
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	1a9b      	subs	r3, r3, r2
 800bdd6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bdd8:	68fb      	ldr	r3, [r7, #12]
 800bdda:	f023 0307 	bic.w	r3, r3, #7
 800bdde:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	4a15      	ldr	r2, [pc, #84]	; (800be38 <prvHeapInit+0xb4>)
 800bde4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800bde6:	4b14      	ldr	r3, [pc, #80]	; (800be38 <prvHeapInit+0xb4>)
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	2200      	movs	r2, #0
 800bdec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800bdee:	4b12      	ldr	r3, [pc, #72]	; (800be38 <prvHeapInit+0xb4>)
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	2200      	movs	r2, #0
 800bdf4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800bdfa:	683b      	ldr	r3, [r7, #0]
 800bdfc:	68fa      	ldr	r2, [r7, #12]
 800bdfe:	1ad2      	subs	r2, r2, r3
 800be00:	683b      	ldr	r3, [r7, #0]
 800be02:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800be04:	4b0c      	ldr	r3, [pc, #48]	; (800be38 <prvHeapInit+0xb4>)
 800be06:	681a      	ldr	r2, [r3, #0]
 800be08:	683b      	ldr	r3, [r7, #0]
 800be0a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800be0c:	683b      	ldr	r3, [r7, #0]
 800be0e:	685b      	ldr	r3, [r3, #4]
 800be10:	4a0a      	ldr	r2, [pc, #40]	; (800be3c <prvHeapInit+0xb8>)
 800be12:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800be14:	683b      	ldr	r3, [r7, #0]
 800be16:	685b      	ldr	r3, [r3, #4]
 800be18:	4a09      	ldr	r2, [pc, #36]	; (800be40 <prvHeapInit+0xbc>)
 800be1a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800be1c:	4b09      	ldr	r3, [pc, #36]	; (800be44 <prvHeapInit+0xc0>)
 800be1e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800be22:	601a      	str	r2, [r3, #0]
}
 800be24:	bf00      	nop
 800be26:	3714      	adds	r7, #20
 800be28:	46bd      	mov	sp, r7
 800be2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be2e:	4770      	bx	lr
 800be30:	200011a8 	.word	0x200011a8
 800be34:	20004da8 	.word	0x20004da8
 800be38:	20004db0 	.word	0x20004db0
 800be3c:	20004db8 	.word	0x20004db8
 800be40:	20004db4 	.word	0x20004db4
 800be44:	20004dc4 	.word	0x20004dc4

0800be48 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800be48:	b480      	push	{r7}
 800be4a:	b085      	sub	sp, #20
 800be4c:	af00      	add	r7, sp, #0
 800be4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800be50:	4b28      	ldr	r3, [pc, #160]	; (800bef4 <prvInsertBlockIntoFreeList+0xac>)
 800be52:	60fb      	str	r3, [r7, #12]
 800be54:	e002      	b.n	800be5c <prvInsertBlockIntoFreeList+0x14>
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	60fb      	str	r3, [r7, #12]
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	687a      	ldr	r2, [r7, #4]
 800be62:	429a      	cmp	r2, r3
 800be64:	d8f7      	bhi.n	800be56 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	685b      	ldr	r3, [r3, #4]
 800be6e:	68ba      	ldr	r2, [r7, #8]
 800be70:	4413      	add	r3, r2
 800be72:	687a      	ldr	r2, [r7, #4]
 800be74:	429a      	cmp	r2, r3
 800be76:	d108      	bne.n	800be8a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	685a      	ldr	r2, [r3, #4]
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	685b      	ldr	r3, [r3, #4]
 800be80:	441a      	add	r2, r3
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	685b      	ldr	r3, [r3, #4]
 800be92:	68ba      	ldr	r2, [r7, #8]
 800be94:	441a      	add	r2, r3
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	429a      	cmp	r2, r3
 800be9c:	d118      	bne.n	800bed0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	681a      	ldr	r2, [r3, #0]
 800bea2:	4b15      	ldr	r3, [pc, #84]	; (800bef8 <prvInsertBlockIntoFreeList+0xb0>)
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	429a      	cmp	r2, r3
 800bea8:	d00d      	beq.n	800bec6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	685a      	ldr	r2, [r3, #4]
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	685b      	ldr	r3, [r3, #4]
 800beb4:	441a      	add	r2, r3
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	681a      	ldr	r2, [r3, #0]
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	601a      	str	r2, [r3, #0]
 800bec4:	e008      	b.n	800bed8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800bec6:	4b0c      	ldr	r3, [pc, #48]	; (800bef8 <prvInsertBlockIntoFreeList+0xb0>)
 800bec8:	681a      	ldr	r2, [r3, #0]
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	601a      	str	r2, [r3, #0]
 800bece:	e003      	b.n	800bed8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	681a      	ldr	r2, [r3, #0]
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800bed8:	68fa      	ldr	r2, [r7, #12]
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	429a      	cmp	r2, r3
 800bede:	d002      	beq.n	800bee6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	687a      	ldr	r2, [r7, #4]
 800bee4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bee6:	bf00      	nop
 800bee8:	3714      	adds	r7, #20
 800beea:	46bd      	mov	sp, r7
 800beec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bef0:	4770      	bx	lr
 800bef2:	bf00      	nop
 800bef4:	20004da8 	.word	0x20004da8
 800bef8:	20004db0 	.word	0x20004db0

0800befc <_ICM20948_SelectUserBank>:
#define ICM20948_AUTO_SELECT_CLOCK 0x01

uint8_t readGyroDataZ[2];

HAL_StatusTypeDef _ICM20948_SelectUserBank(I2C_HandleTypeDef *hi2c, uint8_t const selectI2cAddress, int userBankNum)
{
 800befc:	b580      	push	{r7, lr}
 800befe:	b08a      	sub	sp, #40	; 0x28
 800bf00:	af04      	add	r7, sp, #16
 800bf02:	60f8      	str	r0, [r7, #12]
 800bf04:	460b      	mov	r3, r1
 800bf06:	607a      	str	r2, [r7, #4]
 800bf08:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef status = HAL_OK;
 800bf0a:	2300      	movs	r3, #0
 800bf0c:	75fb      	strb	r3, [r7, #23]
	uint8_t writeData = userBankNum << BIT_4;
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	b2db      	uxtb	r3, r3
 800bf12:	011b      	lsls	r3, r3, #4
 800bf14:	b2db      	uxtb	r3, r3
 800bf16:	757b      	strb	r3, [r7, #21]
	uint8_t deviceI2CAddress = (selectI2cAddress == 0) ? ICM20948__I2C_SLAVE_ADDRESS_1 : ICM20948__I2C_SLAVE_ADDRESS_2;
 800bf18:	7afb      	ldrb	r3, [r7, #11]
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d101      	bne.n	800bf22 <_ICM20948_SelectUserBank+0x26>
 800bf1e:	2368      	movs	r3, #104	; 0x68
 800bf20:	e000      	b.n	800bf24 <_ICM20948_SelectUserBank+0x28>
 800bf22:	2369      	movs	r3, #105	; 0x69
 800bf24:	75bb      	strb	r3, [r7, #22]

	status = HAL_I2C_Mem_Write(
 800bf26:	7dbb      	ldrb	r3, [r7, #22]
 800bf28:	b29b      	uxth	r3, r3
 800bf2a:	005b      	lsls	r3, r3, #1
 800bf2c:	b299      	uxth	r1, r3
 800bf2e:	230a      	movs	r3, #10
 800bf30:	9302      	str	r3, [sp, #8]
 800bf32:	2301      	movs	r3, #1
 800bf34:	9301      	str	r3, [sp, #4]
 800bf36:	f107 0315 	add.w	r3, r7, #21
 800bf3a:	9300      	str	r3, [sp, #0]
 800bf3c:	2301      	movs	r3, #1
 800bf3e:	227f      	movs	r2, #127	; 0x7f
 800bf40:	68f8      	ldr	r0, [r7, #12]
 800bf42:	f7f9 f95b 	bl	80051fc <HAL_I2C_Mem_Write>
 800bf46:	4603      	mov	r3, r0
 800bf48:	75fb      	strb	r3, [r7, #23]
		I2C_MEMADD_SIZE_8BIT,
		&writeData,
		I2C_MEMADD_SIZE_8BIT,
		10);

	return status;
 800bf4a:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf4c:	4618      	mov	r0, r3
 800bf4e:	3718      	adds	r7, #24
 800bf50:	46bd      	mov	sp, r7
 800bf52:	bd80      	pop	{r7, pc}

0800bf54 <_ICM20948_WriteByte>:

HAL_StatusTypeDef _ICM20948_WriteByte(I2C_HandleTypeDef *hi2c, uint8_t const selectI2cAddress, uint8_t const registerAddress, uint8_t writeData)
{
 800bf54:	b580      	push	{r7, lr}
 800bf56:	b088      	sub	sp, #32
 800bf58:	af04      	add	r7, sp, #16
 800bf5a:	6078      	str	r0, [r7, #4]
 800bf5c:	4608      	mov	r0, r1
 800bf5e:	4611      	mov	r1, r2
 800bf60:	461a      	mov	r2, r3
 800bf62:	4603      	mov	r3, r0
 800bf64:	70fb      	strb	r3, [r7, #3]
 800bf66:	460b      	mov	r3, r1
 800bf68:	70bb      	strb	r3, [r7, #2]
 800bf6a:	4613      	mov	r3, r2
 800bf6c:	707b      	strb	r3, [r7, #1]
	HAL_StatusTypeDef status = HAL_OK;
 800bf6e:	2300      	movs	r3, #0
 800bf70:	73fb      	strb	r3, [r7, #15]
	uint8_t deviceI2CAddress = (selectI2cAddress == 0) ? ICM20948__I2C_SLAVE_ADDRESS_1 : ICM20948__I2C_SLAVE_ADDRESS_2;
 800bf72:	78fb      	ldrb	r3, [r7, #3]
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d101      	bne.n	800bf7c <_ICM20948_WriteByte+0x28>
 800bf78:	2368      	movs	r3, #104	; 0x68
 800bf7a:	e000      	b.n	800bf7e <_ICM20948_WriteByte+0x2a>
 800bf7c:	2369      	movs	r3, #105	; 0x69
 800bf7e:	73bb      	strb	r3, [r7, #14]

	status = HAL_I2C_Mem_Write(
 800bf80:	7bbb      	ldrb	r3, [r7, #14]
 800bf82:	b29b      	uxth	r3, r3
 800bf84:	005b      	lsls	r3, r3, #1
 800bf86:	b299      	uxth	r1, r3
 800bf88:	78bb      	ldrb	r3, [r7, #2]
 800bf8a:	b29a      	uxth	r2, r3
 800bf8c:	230a      	movs	r3, #10
 800bf8e:	9302      	str	r3, [sp, #8]
 800bf90:	2301      	movs	r3, #1
 800bf92:	9301      	str	r3, [sp, #4]
 800bf94:	1c7b      	adds	r3, r7, #1
 800bf96:	9300      	str	r3, [sp, #0]
 800bf98:	2301      	movs	r3, #1
 800bf9a:	6878      	ldr	r0, [r7, #4]
 800bf9c:	f7f9 f92e 	bl	80051fc <HAL_I2C_Mem_Write>
 800bfa0:	4603      	mov	r3, r0
 800bfa2:	73fb      	strb	r3, [r7, #15]
		I2C_MEMADD_SIZE_8BIT,
		&writeData,
		I2C_MEMADD_SIZE_8BIT,
		10);

	return status;
 800bfa4:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfa6:	4618      	mov	r0, r3
 800bfa8:	3710      	adds	r7, #16
 800bfaa:	46bd      	mov	sp, r7
 800bfac:	bd80      	pop	{r7, pc}

0800bfae <ICM20948_init>:

	return 0;
}

void ICM20948_init(I2C_HandleTypeDef *hi2c, uint8_t const selectI2cAddress, uint8_t const selectGyroSensitivity, uint8_t const selectAccelSensitivity)
{
 800bfae:	b580      	push	{r7, lr}
 800bfb0:	b084      	sub	sp, #16
 800bfb2:	af00      	add	r7, sp, #0
 800bfb4:	6078      	str	r0, [r7, #4]
 800bfb6:	4608      	mov	r0, r1
 800bfb8:	4611      	mov	r1, r2
 800bfba:	461a      	mov	r2, r3
 800bfbc:	4603      	mov	r3, r0
 800bfbe:	70fb      	strb	r3, [r7, #3]
 800bfc0:	460b      	mov	r3, r1
 800bfc2:	70bb      	strb	r3, [r7, #2]
 800bfc4:	4613      	mov	r3, r2
 800bfc6:	707b      	strb	r3, [r7, #1]
	HAL_StatusTypeDef status = HAL_OK;
 800bfc8:	2300      	movs	r3, #0
 800bfca:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 800bfcc:	78fb      	ldrb	r3, [r7, #3]
 800bfce:	2200      	movs	r2, #0
 800bfd0:	4619      	mov	r1, r3
 800bfd2:	6878      	ldr	r0, [r7, #4]
 800bfd4:	f7ff ff92 	bl	800befc <_ICM20948_SelectUserBank>
 800bfd8:	4603      	mov	r3, r0
 800bfda:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_WriteByte(
 800bfdc:	78f9      	ldrb	r1, [r7, #3]
 800bfde:	2380      	movs	r3, #128	; 0x80
 800bfe0:	2206      	movs	r2, #6
 800bfe2:	6878      	ldr	r0, [r7, #4]
 800bfe4:	f7ff ffb6 	bl	800bf54 <_ICM20948_WriteByte>
 800bfe8:	4603      	mov	r3, r0
 800bfea:	73fb      	strb	r3, [r7, #15]
		hi2c,
		selectI2cAddress,
		ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
		ICM20948_RESET);

	HAL_Delay(200);
 800bfec:	20c8      	movs	r0, #200	; 0xc8
 800bfee:	f7f8 fc73 	bl	80048d8 <HAL_Delay>

	status = _ICM20948_WriteByte(
 800bff2:	78f9      	ldrb	r1, [r7, #3]
 800bff4:	2301      	movs	r3, #1
 800bff6:	2206      	movs	r2, #6
 800bff8:	6878      	ldr	r0, [r7, #4]
 800bffa:	f7ff ffab 	bl	800bf54 <_ICM20948_WriteByte>
 800bffe:	4603      	mov	r3, r0
 800c000:	73fb      	strb	r3, [r7, #15]
		selectI2cAddress,
		ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
		ICM20948_AUTO_SELECT_CLOCK);

	// enable sensors
	status = _ICM20948_WriteByte(
 800c002:	78f9      	ldrb	r1, [r7, #3]
 800c004:	2300      	movs	r3, #0
 800c006:	2207      	movs	r2, #7
 800c008:	6878      	ldr	r0, [r7, #4]
 800c00a:	f7ff ffa3 	bl	800bf54 <_ICM20948_WriteByte>
 800c00e:	4603      	mov	r3, r0
 800c010:	73fb      	strb	r3, [r7, #15]
		selectI2cAddress,
		ICM20948__USER_BANK_0__PWR_MGMT_2__REGISTER,
		ICM20948_ENABLE_SENSORS);
	// For some reason this needs to be tested

	status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_2);
 800c012:	78fb      	ldrb	r3, [r7, #3]
 800c014:	2202      	movs	r2, #2
 800c016:	4619      	mov	r1, r3
 800c018:	6878      	ldr	r0, [r7, #4]
 800c01a:	f7ff ff6f 	bl	800befc <_ICM20948_SelectUserBank>
 800c01e:	4603      	mov	r3, r0
 800c020:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_WriteByte(
		hi2c,
		selectI2cAddress,
		ICM20948__USER_BANK_2__GYRO_CONFIG_1__REGISTER,
		3 << GYRO_DLPFCFG_BIT | selectGyroSensitivity << BIT_1 | EN_GRYO_DLPF << GYRO_FCHOICE_BIT);
 800c022:	78bb      	ldrb	r3, [r7, #2]
 800c024:	005b      	lsls	r3, r3, #1
 800c026:	b25b      	sxtb	r3, r3
 800c028:	f043 0319 	orr.w	r3, r3, #25
 800c02c:	b25b      	sxtb	r3, r3
	status = _ICM20948_WriteByte(
 800c02e:	b2db      	uxtb	r3, r3
 800c030:	78f9      	ldrb	r1, [r7, #3]
 800c032:	2201      	movs	r2, #1
 800c034:	6878      	ldr	r0, [r7, #4]
 800c036:	f7ff ff8d 	bl	800bf54 <_ICM20948_WriteByte>
 800c03a:	4603      	mov	r3, r0
 800c03c:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_WriteByte(
 800c03e:	78f9      	ldrb	r1, [r7, #3]
 800c040:	2303      	movs	r3, #3
 800c042:	2253      	movs	r2, #83	; 0x53
 800c044:	6878      	ldr	r0, [r7, #4]
 800c046:	f7ff ff85 	bl	800bf54 <_ICM20948_WriteByte>
 800c04a:	4603      	mov	r3, r0
 800c04c:	73fb      	strb	r3, [r7, #15]
		hi2c,
		selectI2cAddress,
		ICM20948__USER_BANK_2__TEMP_CONFIG__REGISTER,
		0x03); // Don't understand how this works

	status = _ICM20948_WriteByte(
 800c04e:	78f9      	ldrb	r1, [r7, #3]
 800c050:	2304      	movs	r3, #4
 800c052:	2200      	movs	r2, #0
 800c054:	6878      	ldr	r0, [r7, #4]
 800c056:	f7ff ff7d 	bl	800bf54 <_ICM20948_WriteByte>
 800c05a:	4603      	mov	r3, r0
 800c05c:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_WriteByte(
		hi2c,
		selectI2cAddress,
		ICM20948__USER_BANK_2__ACCEL_CONFIG__REGISTER,
		0x03 << BIT_3 | selectAccelSensitivity << BIT_1 | 0x01 << BIT_0);
 800c05e:	787b      	ldrb	r3, [r7, #1]
 800c060:	005b      	lsls	r3, r3, #1
 800c062:	b25b      	sxtb	r3, r3
 800c064:	f043 0319 	orr.w	r3, r3, #25
 800c068:	b25b      	sxtb	r3, r3
	status = _ICM20948_WriteByte(
 800c06a:	b2db      	uxtb	r3, r3
 800c06c:	78f9      	ldrb	r1, [r7, #3]
 800c06e:	2214      	movs	r2, #20
 800c070:	6878      	ldr	r0, [r7, #4]
 800c072:	f7ff ff6f 	bl	800bf54 <_ICM20948_WriteByte>
 800c076:	4603      	mov	r3, r0
 800c078:	73fb      	strb	r3, [r7, #15]
	//
	status = _ICM20948_WriteByte(
 800c07a:	78f9      	ldrb	r1, [r7, #3]
 800c07c:	2304      	movs	r3, #4
 800c07e:	2211      	movs	r2, #17
 800c080:	6878      	ldr	r0, [r7, #4]
 800c082:	f7ff ff67 	bl	800bf54 <_ICM20948_WriteByte>
 800c086:	4603      	mov	r3, r0
 800c088:	73fb      	strb	r3, [r7, #15]
		hi2c,
		selectI2cAddress,
		ICM20948__USER_BANK_2__ACCEL_SMPLRT_DIV_2__REGISTER,
		0x04); // Don't understand how this works

	status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 800c08a:	78fb      	ldrb	r3, [r7, #3]
 800c08c:	2200      	movs	r2, #0
 800c08e:	4619      	mov	r1, r3
 800c090:	6878      	ldr	r0, [r7, #4]
 800c092:	f7ff ff33 	bl	800befc <_ICM20948_SelectUserBank>
 800c096:	4603      	mov	r3, r0
 800c098:	73fb      	strb	r3, [r7, #15]
	//
	status = _ICM20948_WriteByte(
 800c09a:	78f9      	ldrb	r1, [r7, #3]
 800c09c:	2302      	movs	r3, #2
 800c09e:	220f      	movs	r2, #15
 800c0a0:	6878      	ldr	r0, [r7, #4]
 800c0a2:	f7ff ff57 	bl	800bf54 <_ICM20948_WriteByte>
 800c0a6:	4603      	mov	r3, r0
 800c0a8:	73fb      	strb	r3, [r7, #15]
		hi2c,
		selectI2cAddress,
		ICM20948__USER_BANK_0__INT_PIN_CFG__REGISTER,
		0x02); // Don't understand how this works

	status = _AK09918_WriteByte(hi2c, AK09916__CNTL2__REGISTER, 0x08);
 800c0aa:	2208      	movs	r2, #8
 800c0ac:	2131      	movs	r1, #49	; 0x31
 800c0ae:	6878      	ldr	r0, [r7, #4]
 800c0b0:	f000 f806 	bl	800c0c0 <_AK09918_WriteByte>
 800c0b4:	4603      	mov	r3, r0
 800c0b6:	73fb      	strb	r3, [r7, #15]
}
 800c0b8:	bf00      	nop
 800c0ba:	3710      	adds	r7, #16
 800c0bc:	46bd      	mov	sp, r7
 800c0be:	bd80      	pop	{r7, pc}

0800c0c0 <_AK09918_WriteByte>:

	return status;
}

HAL_StatusTypeDef _AK09918_WriteByte(I2C_HandleTypeDef *hi2c, uint8_t const registerAddress, uint8_t writeData)
{
 800c0c0:	b580      	push	{r7, lr}
 800c0c2:	b088      	sub	sp, #32
 800c0c4:	af04      	add	r7, sp, #16
 800c0c6:	6078      	str	r0, [r7, #4]
 800c0c8:	460b      	mov	r3, r1
 800c0ca:	70fb      	strb	r3, [r7, #3]
 800c0cc:	4613      	mov	r3, r2
 800c0ce:	70bb      	strb	r3, [r7, #2]
	HAL_StatusTypeDef status = HAL_OK;
 800c0d0:	2300      	movs	r3, #0
 800c0d2:	73fb      	strb	r3, [r7, #15]

	status = HAL_I2C_Mem_Write(
 800c0d4:	78fb      	ldrb	r3, [r7, #3]
 800c0d6:	b29a      	uxth	r2, r3
 800c0d8:	230a      	movs	r3, #10
 800c0da:	9302      	str	r3, [sp, #8]
 800c0dc:	2301      	movs	r3, #1
 800c0de:	9301      	str	r3, [sp, #4]
 800c0e0:	1cbb      	adds	r3, r7, #2
 800c0e2:	9300      	str	r3, [sp, #0]
 800c0e4:	2301      	movs	r3, #1
 800c0e6:	2118      	movs	r1, #24
 800c0e8:	6878      	ldr	r0, [r7, #4]
 800c0ea:	f7f9 f887 	bl	80051fc <HAL_I2C_Mem_Write>
 800c0ee:	4603      	mov	r3, r0
 800c0f0:	73fb      	strb	r3, [r7, #15]
		I2C_MEMADD_SIZE_8BIT,
		&writeData,
		I2C_MEMADD_SIZE_8BIT,
		10);

	return status;
 800c0f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0f4:	4618      	mov	r0, r3
 800c0f6:	3710      	adds	r7, #16
 800c0f8:	46bd      	mov	sp, r7
 800c0fa:	bd80      	pop	{r7, pc}

0800c0fc <OLED_Refresh_Gram>:

#include "../../PeripheralDriver/Inc/oledfont.h"

uint8_t OLED_GRAM[128][8];
void OLED_Refresh_Gram(void)
{
 800c0fc:	b580      	push	{r7, lr}
 800c0fe:	b082      	sub	sp, #8
 800c100:	af00      	add	r7, sp, #0
	uint8_t i, n;
	for (i = 0; i < 8; i++)
 800c102:	2300      	movs	r3, #0
 800c104:	71fb      	strb	r3, [r7, #7]
 800c106:	e026      	b.n	800c156 <OLED_Refresh_Gram+0x5a>
	{
		OLED_WR_Byte(0xb0 + i, OLED_CMD);
 800c108:	79fb      	ldrb	r3, [r7, #7]
 800c10a:	3b50      	subs	r3, #80	; 0x50
 800c10c:	b2db      	uxtb	r3, r3
 800c10e:	2100      	movs	r1, #0
 800c110:	4618      	mov	r0, r3
 800c112:	f000 f82b 	bl	800c16c <OLED_WR_Byte>
		OLED_WR_Byte(0x00, OLED_CMD);
 800c116:	2100      	movs	r1, #0
 800c118:	2000      	movs	r0, #0
 800c11a:	f000 f827 	bl	800c16c <OLED_WR_Byte>
		OLED_WR_Byte(0x10, OLED_CMD);
 800c11e:	2100      	movs	r1, #0
 800c120:	2010      	movs	r0, #16
 800c122:	f000 f823 	bl	800c16c <OLED_WR_Byte>
		for (n = 0; n < 128; n++)
 800c126:	2300      	movs	r3, #0
 800c128:	71bb      	strb	r3, [r7, #6]
 800c12a:	e00d      	b.n	800c148 <OLED_Refresh_Gram+0x4c>
			OLED_WR_Byte(OLED_GRAM[n][i], OLED_DATA);
 800c12c:	79ba      	ldrb	r2, [r7, #6]
 800c12e:	79fb      	ldrb	r3, [r7, #7]
 800c130:	490d      	ldr	r1, [pc, #52]	; (800c168 <OLED_Refresh_Gram+0x6c>)
 800c132:	00d2      	lsls	r2, r2, #3
 800c134:	440a      	add	r2, r1
 800c136:	4413      	add	r3, r2
 800c138:	781b      	ldrb	r3, [r3, #0]
 800c13a:	2101      	movs	r1, #1
 800c13c:	4618      	mov	r0, r3
 800c13e:	f000 f815 	bl	800c16c <OLED_WR_Byte>
		for (n = 0; n < 128; n++)
 800c142:	79bb      	ldrb	r3, [r7, #6]
 800c144:	3301      	adds	r3, #1
 800c146:	71bb      	strb	r3, [r7, #6]
 800c148:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	daed      	bge.n	800c12c <OLED_Refresh_Gram+0x30>
	for (i = 0; i < 8; i++)
 800c150:	79fb      	ldrb	r3, [r7, #7]
 800c152:	3301      	adds	r3, #1
 800c154:	71fb      	strb	r3, [r7, #7]
 800c156:	79fb      	ldrb	r3, [r7, #7]
 800c158:	2b07      	cmp	r3, #7
 800c15a:	d9d5      	bls.n	800c108 <OLED_Refresh_Gram+0xc>
	}
}
 800c15c:	bf00      	nop
 800c15e:	bf00      	nop
 800c160:	3708      	adds	r7, #8
 800c162:	46bd      	mov	sp, r7
 800c164:	bd80      	pop	{r7, pc}
 800c166:	bf00      	nop
 800c168:	20004dc8 	.word	0x20004dc8

0800c16c <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat, uint8_t cmd)
{
 800c16c:	b580      	push	{r7, lr}
 800c16e:	b084      	sub	sp, #16
 800c170:	af00      	add	r7, sp, #0
 800c172:	4603      	mov	r3, r0
 800c174:	460a      	mov	r2, r1
 800c176:	71fb      	strb	r3, [r7, #7]
 800c178:	4613      	mov	r3, r2
 800c17a:	71bb      	strb	r3, [r7, #6]
	uint8_t i;
	if (cmd)
 800c17c:	79bb      	ldrb	r3, [r7, #6]
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d006      	beq.n	800c190 <OLED_WR_Byte+0x24>
		OLED_RS_Set();
 800c182:	2201      	movs	r2, #1
 800c184:	f44f 7180 	mov.w	r1, #256	; 0x100
 800c188:	481c      	ldr	r0, [pc, #112]	; (800c1fc <OLED_WR_Byte+0x90>)
 800c18a:	f7f8 fed9 	bl	8004f40 <HAL_GPIO_WritePin>
 800c18e:	e005      	b.n	800c19c <OLED_WR_Byte+0x30>
	else
		OLED_RS_Clr();
 800c190:	2200      	movs	r2, #0
 800c192:	f44f 7180 	mov.w	r1, #256	; 0x100
 800c196:	4819      	ldr	r0, [pc, #100]	; (800c1fc <OLED_WR_Byte+0x90>)
 800c198:	f7f8 fed2 	bl	8004f40 <HAL_GPIO_WritePin>
	for (i = 0; i < 8; i++)
 800c19c:	2300      	movs	r3, #0
 800c19e:	73fb      	strb	r3, [r7, #15]
 800c1a0:	e01e      	b.n	800c1e0 <OLED_WR_Byte+0x74>
	{
		OLED_SCLK_Clr();
 800c1a2:	2200      	movs	r2, #0
 800c1a4:	2120      	movs	r1, #32
 800c1a6:	4815      	ldr	r0, [pc, #84]	; (800c1fc <OLED_WR_Byte+0x90>)
 800c1a8:	f7f8 feca 	bl	8004f40 <HAL_GPIO_WritePin>
		if (dat & 0x80)
 800c1ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	da05      	bge.n	800c1c0 <OLED_WR_Byte+0x54>
			OLED_SDIN_Set();
 800c1b4:	2201      	movs	r2, #1
 800c1b6:	2140      	movs	r1, #64	; 0x40
 800c1b8:	4810      	ldr	r0, [pc, #64]	; (800c1fc <OLED_WR_Byte+0x90>)
 800c1ba:	f7f8 fec1 	bl	8004f40 <HAL_GPIO_WritePin>
 800c1be:	e004      	b.n	800c1ca <OLED_WR_Byte+0x5e>
		else
			OLED_SDIN_Clr();
 800c1c0:	2200      	movs	r2, #0
 800c1c2:	2140      	movs	r1, #64	; 0x40
 800c1c4:	480d      	ldr	r0, [pc, #52]	; (800c1fc <OLED_WR_Byte+0x90>)
 800c1c6:	f7f8 febb 	bl	8004f40 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 800c1ca:	2201      	movs	r2, #1
 800c1cc:	2120      	movs	r1, #32
 800c1ce:	480b      	ldr	r0, [pc, #44]	; (800c1fc <OLED_WR_Byte+0x90>)
 800c1d0:	f7f8 feb6 	bl	8004f40 <HAL_GPIO_WritePin>
		dat <<= 1;
 800c1d4:	79fb      	ldrb	r3, [r7, #7]
 800c1d6:	005b      	lsls	r3, r3, #1
 800c1d8:	71fb      	strb	r3, [r7, #7]
	for (i = 0; i < 8; i++)
 800c1da:	7bfb      	ldrb	r3, [r7, #15]
 800c1dc:	3301      	adds	r3, #1
 800c1de:	73fb      	strb	r3, [r7, #15]
 800c1e0:	7bfb      	ldrb	r3, [r7, #15]
 800c1e2:	2b07      	cmp	r3, #7
 800c1e4:	d9dd      	bls.n	800c1a2 <OLED_WR_Byte+0x36>
	}
	OLED_RS_Set();
 800c1e6:	2201      	movs	r2, #1
 800c1e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 800c1ec:	4803      	ldr	r0, [pc, #12]	; (800c1fc <OLED_WR_Byte+0x90>)
 800c1ee:	f7f8 fea7 	bl	8004f40 <HAL_GPIO_WritePin>
}
 800c1f2:	bf00      	nop
 800c1f4:	3710      	adds	r7, #16
 800c1f6:	46bd      	mov	sp, r7
 800c1f8:	bd80      	pop	{r7, pc}
 800c1fa:	bf00      	nop
 800c1fc:	40021000 	.word	0x40021000

0800c200 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/
void OLED_Clear(void)
{
 800c200:	b580      	push	{r7, lr}
 800c202:	b082      	sub	sp, #8
 800c204:	af00      	add	r7, sp, #0
	uint8_t i, n;
	for (i = 0; i < 8; i++)
 800c206:	2300      	movs	r3, #0
 800c208:	71fb      	strb	r3, [r7, #7]
 800c20a:	e014      	b.n	800c236 <OLED_Clear+0x36>
		for (n = 0; n < 128; n++)
 800c20c:	2300      	movs	r3, #0
 800c20e:	71bb      	strb	r3, [r7, #6]
 800c210:	e00a      	b.n	800c228 <OLED_Clear+0x28>
			OLED_GRAM[n][i] = 0X00;
 800c212:	79ba      	ldrb	r2, [r7, #6]
 800c214:	79fb      	ldrb	r3, [r7, #7]
 800c216:	490c      	ldr	r1, [pc, #48]	; (800c248 <OLED_Clear+0x48>)
 800c218:	00d2      	lsls	r2, r2, #3
 800c21a:	440a      	add	r2, r1
 800c21c:	4413      	add	r3, r2
 800c21e:	2200      	movs	r2, #0
 800c220:	701a      	strb	r2, [r3, #0]
		for (n = 0; n < 128; n++)
 800c222:	79bb      	ldrb	r3, [r7, #6]
 800c224:	3301      	adds	r3, #1
 800c226:	71bb      	strb	r3, [r7, #6]
 800c228:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	daf0      	bge.n	800c212 <OLED_Clear+0x12>
	for (i = 0; i < 8; i++)
 800c230:	79fb      	ldrb	r3, [r7, #7]
 800c232:	3301      	adds	r3, #1
 800c234:	71fb      	strb	r3, [r7, #7]
 800c236:	79fb      	ldrb	r3, [r7, #7]
 800c238:	2b07      	cmp	r3, #7
 800c23a:	d9e7      	bls.n	800c20c <OLED_Clear+0xc>
	OLED_Refresh_Gram(); // Refresh
 800c23c:	f7ff ff5e 	bl	800c0fc <OLED_Refresh_Gram>
}
 800c240:	bf00      	nop
 800c242:	3708      	adds	r7, #8
 800c244:	46bd      	mov	sp, r7
 800c246:	bd80      	pop	{r7, pc}
 800c248:	20004dc8 	.word	0x20004dc8

0800c24c <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/
void OLED_DrawPoint(uint8_t x, uint8_t y, uint8_t t)
{
 800c24c:	b480      	push	{r7}
 800c24e:	b085      	sub	sp, #20
 800c250:	af00      	add	r7, sp, #0
 800c252:	4603      	mov	r3, r0
 800c254:	71fb      	strb	r3, [r7, #7]
 800c256:	460b      	mov	r3, r1
 800c258:	71bb      	strb	r3, [r7, #6]
 800c25a:	4613      	mov	r3, r2
 800c25c:	717b      	strb	r3, [r7, #5]
	uint8_t pos, bx, temp = 0;
 800c25e:	2300      	movs	r3, #0
 800c260:	73fb      	strb	r3, [r7, #15]
	if (x > 127 || y > 63)
 800c262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c266:	2b00      	cmp	r3, #0
 800c268:	db41      	blt.n	800c2ee <OLED_DrawPoint+0xa2>
 800c26a:	79bb      	ldrb	r3, [r7, #6]
 800c26c:	2b3f      	cmp	r3, #63	; 0x3f
 800c26e:	d83e      	bhi.n	800c2ee <OLED_DrawPoint+0xa2>
		return; // Out of reach
	pos = 7 - y / 8;
 800c270:	79bb      	ldrb	r3, [r7, #6]
 800c272:	08db      	lsrs	r3, r3, #3
 800c274:	b2db      	uxtb	r3, r3
 800c276:	f1c3 0307 	rsb	r3, r3, #7
 800c27a:	73bb      	strb	r3, [r7, #14]
	bx = y % 8;
 800c27c:	79bb      	ldrb	r3, [r7, #6]
 800c27e:	f003 0307 	and.w	r3, r3, #7
 800c282:	737b      	strb	r3, [r7, #13]
	temp = 1 << (7 - bx);
 800c284:	7b7b      	ldrb	r3, [r7, #13]
 800c286:	f1c3 0307 	rsb	r3, r3, #7
 800c28a:	2201      	movs	r2, #1
 800c28c:	fa02 f303 	lsl.w	r3, r2, r3
 800c290:	73fb      	strb	r3, [r7, #15]
	if (t)
 800c292:	797b      	ldrb	r3, [r7, #5]
 800c294:	2b00      	cmp	r3, #0
 800c296:	d012      	beq.n	800c2be <OLED_DrawPoint+0x72>
		OLED_GRAM[x][pos] |= temp;
 800c298:	79fa      	ldrb	r2, [r7, #7]
 800c29a:	7bbb      	ldrb	r3, [r7, #14]
 800c29c:	4917      	ldr	r1, [pc, #92]	; (800c2fc <OLED_DrawPoint+0xb0>)
 800c29e:	00d2      	lsls	r2, r2, #3
 800c2a0:	440a      	add	r2, r1
 800c2a2:	4413      	add	r3, r2
 800c2a4:	7818      	ldrb	r0, [r3, #0]
 800c2a6:	79fa      	ldrb	r2, [r7, #7]
 800c2a8:	7bbb      	ldrb	r3, [r7, #14]
 800c2aa:	7bf9      	ldrb	r1, [r7, #15]
 800c2ac:	4301      	orrs	r1, r0
 800c2ae:	b2c8      	uxtb	r0, r1
 800c2b0:	4912      	ldr	r1, [pc, #72]	; (800c2fc <OLED_DrawPoint+0xb0>)
 800c2b2:	00d2      	lsls	r2, r2, #3
 800c2b4:	440a      	add	r2, r1
 800c2b6:	4413      	add	r3, r2
 800c2b8:	4602      	mov	r2, r0
 800c2ba:	701a      	strb	r2, [r3, #0]
 800c2bc:	e018      	b.n	800c2f0 <OLED_DrawPoint+0xa4>
	else
		OLED_GRAM[x][pos] &= ~temp;
 800c2be:	79fa      	ldrb	r2, [r7, #7]
 800c2c0:	7bbb      	ldrb	r3, [r7, #14]
 800c2c2:	490e      	ldr	r1, [pc, #56]	; (800c2fc <OLED_DrawPoint+0xb0>)
 800c2c4:	00d2      	lsls	r2, r2, #3
 800c2c6:	440a      	add	r2, r1
 800c2c8:	4413      	add	r3, r2
 800c2ca:	781b      	ldrb	r3, [r3, #0]
 800c2cc:	b25a      	sxtb	r2, r3
 800c2ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c2d2:	43db      	mvns	r3, r3
 800c2d4:	b25b      	sxtb	r3, r3
 800c2d6:	4013      	ands	r3, r2
 800c2d8:	b259      	sxtb	r1, r3
 800c2da:	79fa      	ldrb	r2, [r7, #7]
 800c2dc:	7bbb      	ldrb	r3, [r7, #14]
 800c2de:	b2c8      	uxtb	r0, r1
 800c2e0:	4906      	ldr	r1, [pc, #24]	; (800c2fc <OLED_DrawPoint+0xb0>)
 800c2e2:	00d2      	lsls	r2, r2, #3
 800c2e4:	440a      	add	r2, r1
 800c2e6:	4413      	add	r3, r2
 800c2e8:	4602      	mov	r2, r0
 800c2ea:	701a      	strb	r2, [r3, #0]
 800c2ec:	e000      	b.n	800c2f0 <OLED_DrawPoint+0xa4>
		return; // Out of reach
 800c2ee:	bf00      	nop
}
 800c2f0:	3714      	adds	r7, #20
 800c2f2:	46bd      	mov	sp, r7
 800c2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2f8:	4770      	bx	lr
 800c2fa:	bf00      	nop
 800c2fc:	20004dc8 	.word	0x20004dc8

0800c300 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x, uint8_t y, uint8_t chr, uint8_t size, uint8_t mode)
{
 800c300:	b590      	push	{r4, r7, lr}
 800c302:	b085      	sub	sp, #20
 800c304:	af00      	add	r7, sp, #0
 800c306:	4604      	mov	r4, r0
 800c308:	4608      	mov	r0, r1
 800c30a:	4611      	mov	r1, r2
 800c30c:	461a      	mov	r2, r3
 800c30e:	4623      	mov	r3, r4
 800c310:	71fb      	strb	r3, [r7, #7]
 800c312:	4603      	mov	r3, r0
 800c314:	71bb      	strb	r3, [r7, #6]
 800c316:	460b      	mov	r3, r1
 800c318:	717b      	strb	r3, [r7, #5]
 800c31a:	4613      	mov	r3, r2
 800c31c:	713b      	strb	r3, [r7, #4]
	uint8_t temp, t, t1;
	uint8_t y0 = y;
 800c31e:	79bb      	ldrb	r3, [r7, #6]
 800c320:	733b      	strb	r3, [r7, #12]
	chr = chr - ' ';
 800c322:	797b      	ldrb	r3, [r7, #5]
 800c324:	3b20      	subs	r3, #32
 800c326:	717b      	strb	r3, [r7, #5]
	for (t = 0; t < size; t++)
 800c328:	2300      	movs	r3, #0
 800c32a:	73bb      	strb	r3, [r7, #14]
 800c32c:	e04d      	b.n	800c3ca <OLED_ShowChar+0xca>
	{
		if (size == 12)
 800c32e:	793b      	ldrb	r3, [r7, #4]
 800c330:	2b0c      	cmp	r3, #12
 800c332:	d10b      	bne.n	800c34c <OLED_ShowChar+0x4c>
			temp = oled_asc2_1206[chr][t]; // 1206 Size
 800c334:	797a      	ldrb	r2, [r7, #5]
 800c336:	7bb9      	ldrb	r1, [r7, #14]
 800c338:	4828      	ldr	r0, [pc, #160]	; (800c3dc <OLED_ShowChar+0xdc>)
 800c33a:	4613      	mov	r3, r2
 800c33c:	005b      	lsls	r3, r3, #1
 800c33e:	4413      	add	r3, r2
 800c340:	009b      	lsls	r3, r3, #2
 800c342:	4403      	add	r3, r0
 800c344:	440b      	add	r3, r1
 800c346:	781b      	ldrb	r3, [r3, #0]
 800c348:	73fb      	strb	r3, [r7, #15]
 800c34a:	e007      	b.n	800c35c <OLED_ShowChar+0x5c>
		else
			temp = oled_asc2_1608[chr][t]; // 1608 Size
 800c34c:	797a      	ldrb	r2, [r7, #5]
 800c34e:	7bbb      	ldrb	r3, [r7, #14]
 800c350:	4923      	ldr	r1, [pc, #140]	; (800c3e0 <OLED_ShowChar+0xe0>)
 800c352:	0112      	lsls	r2, r2, #4
 800c354:	440a      	add	r2, r1
 800c356:	4413      	add	r3, r2
 800c358:	781b      	ldrb	r3, [r3, #0]
 800c35a:	73fb      	strb	r3, [r7, #15]
		for (t1 = 0; t1 < 8; t1++)
 800c35c:	2300      	movs	r3, #0
 800c35e:	737b      	strb	r3, [r7, #13]
 800c360:	e02d      	b.n	800c3be <OLED_ShowChar+0xbe>
		{
			if (temp & 0x80)
 800c362:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c366:	2b00      	cmp	r3, #0
 800c368:	da07      	bge.n	800c37a <OLED_ShowChar+0x7a>
				OLED_DrawPoint(x, y, mode);
 800c36a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800c36e:	79b9      	ldrb	r1, [r7, #6]
 800c370:	79fb      	ldrb	r3, [r7, #7]
 800c372:	4618      	mov	r0, r3
 800c374:	f7ff ff6a 	bl	800c24c <OLED_DrawPoint>
 800c378:	e00c      	b.n	800c394 <OLED_ShowChar+0x94>
			else
				OLED_DrawPoint(x, y, !mode);
 800c37a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c37e:	2b00      	cmp	r3, #0
 800c380:	bf0c      	ite	eq
 800c382:	2301      	moveq	r3, #1
 800c384:	2300      	movne	r3, #0
 800c386:	b2db      	uxtb	r3, r3
 800c388:	461a      	mov	r2, r3
 800c38a:	79b9      	ldrb	r1, [r7, #6]
 800c38c:	79fb      	ldrb	r3, [r7, #7]
 800c38e:	4618      	mov	r0, r3
 800c390:	f7ff ff5c 	bl	800c24c <OLED_DrawPoint>
			temp <<= 1;
 800c394:	7bfb      	ldrb	r3, [r7, #15]
 800c396:	005b      	lsls	r3, r3, #1
 800c398:	73fb      	strb	r3, [r7, #15]
			y++;
 800c39a:	79bb      	ldrb	r3, [r7, #6]
 800c39c:	3301      	adds	r3, #1
 800c39e:	71bb      	strb	r3, [r7, #6]
			if ((y - y0) == size)
 800c3a0:	79ba      	ldrb	r2, [r7, #6]
 800c3a2:	7b3b      	ldrb	r3, [r7, #12]
 800c3a4:	1ad2      	subs	r2, r2, r3
 800c3a6:	793b      	ldrb	r3, [r7, #4]
 800c3a8:	429a      	cmp	r2, r3
 800c3aa:	d105      	bne.n	800c3b8 <OLED_ShowChar+0xb8>
			{
				y = y0;
 800c3ac:	7b3b      	ldrb	r3, [r7, #12]
 800c3ae:	71bb      	strb	r3, [r7, #6]
				x++;
 800c3b0:	79fb      	ldrb	r3, [r7, #7]
 800c3b2:	3301      	adds	r3, #1
 800c3b4:	71fb      	strb	r3, [r7, #7]
				break;
 800c3b6:	e005      	b.n	800c3c4 <OLED_ShowChar+0xc4>
		for (t1 = 0; t1 < 8; t1++)
 800c3b8:	7b7b      	ldrb	r3, [r7, #13]
 800c3ba:	3301      	adds	r3, #1
 800c3bc:	737b      	strb	r3, [r7, #13]
 800c3be:	7b7b      	ldrb	r3, [r7, #13]
 800c3c0:	2b07      	cmp	r3, #7
 800c3c2:	d9ce      	bls.n	800c362 <OLED_ShowChar+0x62>
	for (t = 0; t < size; t++)
 800c3c4:	7bbb      	ldrb	r3, [r7, #14]
 800c3c6:	3301      	adds	r3, #1
 800c3c8:	73bb      	strb	r3, [r7, #14]
 800c3ca:	7bba      	ldrb	r2, [r7, #14]
 800c3cc:	793b      	ldrb	r3, [r7, #4]
 800c3ce:	429a      	cmp	r2, r3
 800c3d0:	d3ad      	bcc.n	800c32e <OLED_ShowChar+0x2e>
			}
		}
	}
}
 800c3d2:	bf00      	nop
 800c3d4:	bf00      	nop
 800c3d6:	3714      	adds	r7, #20
 800c3d8:	46bd      	mov	sp, r7
 800c3da:	bd90      	pop	{r4, r7, pc}
 800c3dc:	0800d204 	.word	0x0800d204
 800c3e0:	0800d678 	.word	0x0800d678

0800c3e4 <oled_pow>:

uint32_t oled_pow(uint8_t m, uint8_t n)
{
 800c3e4:	b480      	push	{r7}
 800c3e6:	b085      	sub	sp, #20
 800c3e8:	af00      	add	r7, sp, #0
 800c3ea:	4603      	mov	r3, r0
 800c3ec:	460a      	mov	r2, r1
 800c3ee:	71fb      	strb	r3, [r7, #7]
 800c3f0:	4613      	mov	r3, r2
 800c3f2:	71bb      	strb	r3, [r7, #6]
	uint32_t result = 1;
 800c3f4:	2301      	movs	r3, #1
 800c3f6:	60fb      	str	r3, [r7, #12]
	while (n--)
 800c3f8:	e004      	b.n	800c404 <oled_pow+0x20>
		result *= m;
 800c3fa:	79fa      	ldrb	r2, [r7, #7]
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	fb02 f303 	mul.w	r3, r2, r3
 800c402:	60fb      	str	r3, [r7, #12]
	while (n--)
 800c404:	79bb      	ldrb	r3, [r7, #6]
 800c406:	1e5a      	subs	r2, r3, #1
 800c408:	71ba      	strb	r2, [r7, #6]
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d1f5      	bne.n	800c3fa <oled_pow+0x16>
	return result;
 800c40e:	68fb      	ldr	r3, [r7, #12]
}
 800c410:	4618      	mov	r0, r3
 800c412:	3714      	adds	r7, #20
 800c414:	46bd      	mov	sp, r7
 800c416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c41a:	4770      	bx	lr

0800c41c <OLED_ShowNumber>:

/**************************************************************************
Show Two Number
**************************************************************************/
void OLED_ShowNumber(uint8_t x, uint8_t y, uint32_t num, uint8_t len, uint8_t size)
{
 800c41c:	b590      	push	{r4, r7, lr}
 800c41e:	b087      	sub	sp, #28
 800c420:	af02      	add	r7, sp, #8
 800c422:	603a      	str	r2, [r7, #0]
 800c424:	461a      	mov	r2, r3
 800c426:	4603      	mov	r3, r0
 800c428:	71fb      	strb	r3, [r7, #7]
 800c42a:	460b      	mov	r3, r1
 800c42c:	71bb      	strb	r3, [r7, #6]
 800c42e:	4613      	mov	r3, r2
 800c430:	717b      	strb	r3, [r7, #5]
	uint8_t t, temp;
	uint8_t enshow = 0;
 800c432:	2300      	movs	r3, #0
 800c434:	73bb      	strb	r3, [r7, #14]
	for (t = 0; t < len; t++)
 800c436:	2300      	movs	r3, #0
 800c438:	73fb      	strb	r3, [r7, #15]
 800c43a:	e051      	b.n	800c4e0 <OLED_ShowNumber+0xc4>
	{
		temp = (num / oled_pow(10, len - t - 1)) % 10;
 800c43c:	797a      	ldrb	r2, [r7, #5]
 800c43e:	7bfb      	ldrb	r3, [r7, #15]
 800c440:	1ad3      	subs	r3, r2, r3
 800c442:	b2db      	uxtb	r3, r3
 800c444:	3b01      	subs	r3, #1
 800c446:	b2db      	uxtb	r3, r3
 800c448:	4619      	mov	r1, r3
 800c44a:	200a      	movs	r0, #10
 800c44c:	f7ff ffca 	bl	800c3e4 <oled_pow>
 800c450:	4602      	mov	r2, r0
 800c452:	683b      	ldr	r3, [r7, #0]
 800c454:	fbb3 f1f2 	udiv	r1, r3, r2
 800c458:	4b26      	ldr	r3, [pc, #152]	; (800c4f4 <OLED_ShowNumber+0xd8>)
 800c45a:	fba3 2301 	umull	r2, r3, r3, r1
 800c45e:	08da      	lsrs	r2, r3, #3
 800c460:	4613      	mov	r3, r2
 800c462:	009b      	lsls	r3, r3, #2
 800c464:	4413      	add	r3, r2
 800c466:	005b      	lsls	r3, r3, #1
 800c468:	1aca      	subs	r2, r1, r3
 800c46a:	4613      	mov	r3, r2
 800c46c:	737b      	strb	r3, [r7, #13]
		if (enshow == 0 && t < (len - 1))
 800c46e:	7bbb      	ldrb	r3, [r7, #14]
 800c470:	2b00      	cmp	r3, #0
 800c472:	d11d      	bne.n	800c4b0 <OLED_ShowNumber+0x94>
 800c474:	7bfa      	ldrb	r2, [r7, #15]
 800c476:	797b      	ldrb	r3, [r7, #5]
 800c478:	3b01      	subs	r3, #1
 800c47a:	429a      	cmp	r2, r3
 800c47c:	da18      	bge.n	800c4b0 <OLED_ShowNumber+0x94>
		{
			if (temp == 0)
 800c47e:	7b7b      	ldrb	r3, [r7, #13]
 800c480:	2b00      	cmp	r3, #0
 800c482:	d113      	bne.n	800c4ac <OLED_ShowNumber+0x90>
			{
				OLED_ShowChar(x + (size / 2) * t, y, ' ', size, 1);
 800c484:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c488:	085b      	lsrs	r3, r3, #1
 800c48a:	b2db      	uxtb	r3, r3
 800c48c:	7bfa      	ldrb	r2, [r7, #15]
 800c48e:	fb12 f303 	smulbb	r3, r2, r3
 800c492:	b2da      	uxtb	r2, r3
 800c494:	79fb      	ldrb	r3, [r7, #7]
 800c496:	4413      	add	r3, r2
 800c498:	b2d8      	uxtb	r0, r3
 800c49a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c49e:	79b9      	ldrb	r1, [r7, #6]
 800c4a0:	2201      	movs	r2, #1
 800c4a2:	9200      	str	r2, [sp, #0]
 800c4a4:	2220      	movs	r2, #32
 800c4a6:	f7ff ff2b 	bl	800c300 <OLED_ShowChar>
				continue;
 800c4aa:	e016      	b.n	800c4da <OLED_ShowNumber+0xbe>
			}
			else
				enshow = 1;
 800c4ac:	2301      	movs	r3, #1
 800c4ae:	73bb      	strb	r3, [r7, #14]
		}
		OLED_ShowChar(x + (size / 2) * t, y, temp + '0', size, 1);
 800c4b0:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c4b4:	085b      	lsrs	r3, r3, #1
 800c4b6:	b2db      	uxtb	r3, r3
 800c4b8:	7bfa      	ldrb	r2, [r7, #15]
 800c4ba:	fb12 f303 	smulbb	r3, r2, r3
 800c4be:	b2da      	uxtb	r2, r3
 800c4c0:	79fb      	ldrb	r3, [r7, #7]
 800c4c2:	4413      	add	r3, r2
 800c4c4:	b2d8      	uxtb	r0, r3
 800c4c6:	7b7b      	ldrb	r3, [r7, #13]
 800c4c8:	3330      	adds	r3, #48	; 0x30
 800c4ca:	b2da      	uxtb	r2, r3
 800c4cc:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c4d0:	79b9      	ldrb	r1, [r7, #6]
 800c4d2:	2401      	movs	r4, #1
 800c4d4:	9400      	str	r4, [sp, #0]
 800c4d6:	f7ff ff13 	bl	800c300 <OLED_ShowChar>
	for (t = 0; t < len; t++)
 800c4da:	7bfb      	ldrb	r3, [r7, #15]
 800c4dc:	3301      	adds	r3, #1
 800c4de:	73fb      	strb	r3, [r7, #15]
 800c4e0:	7bfa      	ldrb	r2, [r7, #15]
 800c4e2:	797b      	ldrb	r3, [r7, #5]
 800c4e4:	429a      	cmp	r2, r3
 800c4e6:	d3a9      	bcc.n	800c43c <OLED_ShowNumber+0x20>
	}
}
 800c4e8:	bf00      	nop
 800c4ea:	bf00      	nop
 800c4ec:	3714      	adds	r7, #20
 800c4ee:	46bd      	mov	sp, r7
 800c4f0:	bd90      	pop	{r4, r7, pc}
 800c4f2:	bf00      	nop
 800c4f4:	cccccccd 	.word	0xcccccccd

0800c4f8 <OLED_ShowString>:
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x, uint8_t y, const uint8_t *p)
{
 800c4f8:	b580      	push	{r7, lr}
 800c4fa:	b084      	sub	sp, #16
 800c4fc:	af02      	add	r7, sp, #8
 800c4fe:	4603      	mov	r3, r0
 800c500:	603a      	str	r2, [r7, #0]
 800c502:	71fb      	strb	r3, [r7, #7]
 800c504:	460b      	mov	r3, r1
 800c506:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58
	while (*p != '\0')
 800c508:	e01f      	b.n	800c54a <OLED_ShowString+0x52>
	{
		if (x > MAX_CHAR_POSX)
 800c50a:	79fb      	ldrb	r3, [r7, #7]
 800c50c:	2b7a      	cmp	r3, #122	; 0x7a
 800c50e:	d904      	bls.n	800c51a <OLED_ShowString+0x22>
		{
			x = 0;
 800c510:	2300      	movs	r3, #0
 800c512:	71fb      	strb	r3, [r7, #7]
			y += 16;
 800c514:	79bb      	ldrb	r3, [r7, #6]
 800c516:	3310      	adds	r3, #16
 800c518:	71bb      	strb	r3, [r7, #6]
		}
		if (y > MAX_CHAR_POSY)
 800c51a:	79bb      	ldrb	r3, [r7, #6]
 800c51c:	2b3a      	cmp	r3, #58	; 0x3a
 800c51e:	d905      	bls.n	800c52c <OLED_ShowString+0x34>
		{
			y = x = 0;
 800c520:	2300      	movs	r3, #0
 800c522:	71fb      	strb	r3, [r7, #7]
 800c524:	79fb      	ldrb	r3, [r7, #7]
 800c526:	71bb      	strb	r3, [r7, #6]
			OLED_Clear();
 800c528:	f7ff fe6a 	bl	800c200 <OLED_Clear>
		}
		OLED_ShowChar(x, y, *p, 12, 1);
 800c52c:	683b      	ldr	r3, [r7, #0]
 800c52e:	781a      	ldrb	r2, [r3, #0]
 800c530:	79b9      	ldrb	r1, [r7, #6]
 800c532:	79f8      	ldrb	r0, [r7, #7]
 800c534:	2301      	movs	r3, #1
 800c536:	9300      	str	r3, [sp, #0]
 800c538:	230c      	movs	r3, #12
 800c53a:	f7ff fee1 	bl	800c300 <OLED_ShowChar>
		x += 8;
 800c53e:	79fb      	ldrb	r3, [r7, #7]
 800c540:	3308      	adds	r3, #8
 800c542:	71fb      	strb	r3, [r7, #7]
		p++;
 800c544:	683b      	ldr	r3, [r7, #0]
 800c546:	3301      	adds	r3, #1
 800c548:	603b      	str	r3, [r7, #0]
	while (*p != '\0')
 800c54a:	683b      	ldr	r3, [r7, #0]
 800c54c:	781b      	ldrb	r3, [r3, #0]
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d1db      	bne.n	800c50a <OLED_ShowString+0x12>
	}
}
 800c552:	bf00      	nop
 800c554:	bf00      	nop
 800c556:	3708      	adds	r7, #8
 800c558:	46bd      	mov	sp, r7
 800c55a:	bd80      	pop	{r7, pc}

0800c55c <OLED_Init>:
		OLED_ShowChar(x + (size / 2) * (t + z_len) + 5, y, temp + '0', size, mode);
	}
}

void OLED_Init(void)
{
 800c55c:	b580      	push	{r7, lr}
 800c55e:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess();		   // Enable access to the RTC and Backup Register
 800c560:	f7f9 fcc8 	bl	8005ef4 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); // turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 800c564:	4b41      	ldr	r3, [pc, #260]	; (800c66c <OLED_Init+0x110>)
 800c566:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c568:	4a40      	ldr	r2, [pc, #256]	; (800c66c <OLED_Init+0x110>)
 800c56a:	f023 0301 	bic.w	r3, r3, #1
 800c56e:	6713      	str	r3, [r2, #112]	; 0x70
 800c570:	4b3e      	ldr	r3, [pc, #248]	; (800c66c <OLED_Init+0x110>)
 800c572:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c574:	4a3d      	ldr	r2, [pc, #244]	; (800c66c <OLED_Init+0x110>)
 800c576:	f023 0304 	bic.w	r3, r3, #4
 800c57a:	6713      	str	r3, [r2, #112]	; 0x70
									   // LSE oscillator switch off to let PC13 PC14 PC15 be IO

	HAL_PWR_DisableBkUpAccess();
 800c57c:	f7f9 fcce 	bl	8005f1c <HAL_PWR_DisableBkUpAccess>

	OLED_RST_Clr();
 800c580:	2200      	movs	r2, #0
 800c582:	2180      	movs	r1, #128	; 0x80
 800c584:	483a      	ldr	r0, [pc, #232]	; (800c670 <OLED_Init+0x114>)
 800c586:	f7f8 fcdb 	bl	8004f40 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800c58a:	2064      	movs	r0, #100	; 0x64
 800c58c:	f7f8 f9a4 	bl	80048d8 <HAL_Delay>
	OLED_RST_Set();
 800c590:	2201      	movs	r2, #1
 800c592:	2180      	movs	r1, #128	; 0x80
 800c594:	4836      	ldr	r0, [pc, #216]	; (800c670 <OLED_Init+0x114>)
 800c596:	f7f8 fcd3 	bl	8004f40 <HAL_GPIO_WritePin>

	OLED_WR_Byte(0xAE, OLED_CMD); // Off Display
 800c59a:	2100      	movs	r1, #0
 800c59c:	20ae      	movs	r0, #174	; 0xae
 800c59e:	f7ff fde5 	bl	800c16c <OLED_WR_Byte>

	OLED_WR_Byte(0xD5, OLED_CMD); // Set Oscillator Division
 800c5a2:	2100      	movs	r1, #0
 800c5a4:	20d5      	movs	r0, #213	; 0xd5
 800c5a6:	f7ff fde1 	bl	800c16c <OLED_WR_Byte>
	OLED_WR_Byte(80, OLED_CMD);	  //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 800c5aa:	2100      	movs	r1, #0
 800c5ac:	2050      	movs	r0, #80	; 0x50
 800c5ae:	f7ff fddd 	bl	800c16c <OLED_WR_Byte>
	OLED_WR_Byte(0xA8, OLED_CMD); // multiplex ratio
 800c5b2:	2100      	movs	r1, #0
 800c5b4:	20a8      	movs	r0, #168	; 0xa8
 800c5b6:	f7ff fdd9 	bl	800c16c <OLED_WR_Byte>
	OLED_WR_Byte(0X3F, OLED_CMD); // duty = 0X3F(1/64)
 800c5ba:	2100      	movs	r1, #0
 800c5bc:	203f      	movs	r0, #63	; 0x3f
 800c5be:	f7ff fdd5 	bl	800c16c <OLED_WR_Byte>
	OLED_WR_Byte(0xD3, OLED_CMD); // set display offset
 800c5c2:	2100      	movs	r1, #0
 800c5c4:	20d3      	movs	r0, #211	; 0xd3
 800c5c6:	f7ff fdd1 	bl	800c16c <OLED_WR_Byte>
	OLED_WR_Byte(0X00, OLED_CMD); // 0
 800c5ca:	2100      	movs	r1, #0
 800c5cc:	2000      	movs	r0, #0
 800c5ce:	f7ff fdcd 	bl	800c16c <OLED_WR_Byte>

	OLED_WR_Byte(0x40, OLED_CMD); // set display start line [5:0]- from 0-63. RESET
 800c5d2:	2100      	movs	r1, #0
 800c5d4:	2040      	movs	r0, #64	; 0x40
 800c5d6:	f7ff fdc9 	bl	800c16c <OLED_WR_Byte>

	OLED_WR_Byte(0x8D, OLED_CMD); // Set charge pump
 800c5da:	2100      	movs	r1, #0
 800c5dc:	208d      	movs	r0, #141	; 0x8d
 800c5de:	f7ff fdc5 	bl	800c16c <OLED_WR_Byte>
	OLED_WR_Byte(0x14, OLED_CMD); // Enable Charge Pump
 800c5e2:	2100      	movs	r1, #0
 800c5e4:	2014      	movs	r0, #20
 800c5e6:	f7ff fdc1 	bl	800c16c <OLED_WR_Byte>
	OLED_WR_Byte(0x20, OLED_CMD); // Set Memory Addressing Mode
 800c5ea:	2100      	movs	r1, #0
 800c5ec:	2020      	movs	r0, #32
 800c5ee:	f7ff fdbd 	bl	800c16c <OLED_WR_Byte>
	OLED_WR_Byte(0x02, OLED_CMD); // Page Addressing Mode (RESET)
 800c5f2:	2100      	movs	r1, #0
 800c5f4:	2002      	movs	r0, #2
 800c5f6:	f7ff fdb9 	bl	800c16c <OLED_WR_Byte>
	OLED_WR_Byte(0xA1, OLED_CMD); // Set segment remap, bit0:0,0->0;1,0->127;
 800c5fa:	2100      	movs	r1, #0
 800c5fc:	20a1      	movs	r0, #161	; 0xa1
 800c5fe:	f7ff fdb5 	bl	800c16c <OLED_WR_Byte>
	OLED_WR_Byte(0xC0, OLED_CMD); // Set COM Output Scan Direction
 800c602:	2100      	movs	r1, #0
 800c604:	20c0      	movs	r0, #192	; 0xc0
 800c606:	f7ff fdb1 	bl	800c16c <OLED_WR_Byte>
	OLED_WR_Byte(0xDA, OLED_CMD); // Set COM Pins
 800c60a:	2100      	movs	r1, #0
 800c60c:	20da      	movs	r0, #218	; 0xda
 800c60e:	f7ff fdad 	bl	800c16c <OLED_WR_Byte>
	OLED_WR_Byte(0x12, OLED_CMD); //[5:4] setting
 800c612:	2100      	movs	r1, #0
 800c614:	2012      	movs	r0, #18
 800c616:	f7ff fda9 	bl	800c16c <OLED_WR_Byte>

	OLED_WR_Byte(0x81, OLED_CMD); // Contrast Control
 800c61a:	2100      	movs	r1, #0
 800c61c:	2081      	movs	r0, #129	; 0x81
 800c61e:	f7ff fda5 	bl	800c16c <OLED_WR_Byte>
	OLED_WR_Byte(0xEF, OLED_CMD); // 1~256; Default: 0X7F
 800c622:	2100      	movs	r1, #0
 800c624:	20ef      	movs	r0, #239	; 0xef
 800c626:	f7ff fda1 	bl	800c16c <OLED_WR_Byte>
	OLED_WR_Byte(0xD9, OLED_CMD); // Set Pre-charge Period
 800c62a:	2100      	movs	r1, #0
 800c62c:	20d9      	movs	r0, #217	; 0xd9
 800c62e:	f7ff fd9d 	bl	800c16c <OLED_WR_Byte>
	OLED_WR_Byte(0xf1, OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 800c632:	2100      	movs	r1, #0
 800c634:	20f1      	movs	r0, #241	; 0xf1
 800c636:	f7ff fd99 	bl	800c16c <OLED_WR_Byte>
	OLED_WR_Byte(0xDB, OLED_CMD); // Set VCOMH
 800c63a:	2100      	movs	r1, #0
 800c63c:	20db      	movs	r0, #219	; 0xdb
 800c63e:	f7ff fd95 	bl	800c16c <OLED_WR_Byte>
	OLED_WR_Byte(0x30, OLED_CMD); //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 800c642:	2100      	movs	r1, #0
 800c644:	2030      	movs	r0, #48	; 0x30
 800c646:	f7ff fd91 	bl	800c16c <OLED_WR_Byte>

	OLED_WR_Byte(0xA4, OLED_CMD); // Enable display outputs according to the GDDRAM contents
 800c64a:	2100      	movs	r1, #0
 800c64c:	20a4      	movs	r0, #164	; 0xa4
 800c64e:	f7ff fd8d 	bl	800c16c <OLED_WR_Byte>
	OLED_WR_Byte(0xA6, OLED_CMD); // Set normal display
 800c652:	2100      	movs	r1, #0
 800c654:	20a6      	movs	r0, #166	; 0xa6
 800c656:	f7ff fd89 	bl	800c16c <OLED_WR_Byte>
	OLED_WR_Byte(0xAF, OLED_CMD); // DISPLAY ON
 800c65a:	2100      	movs	r1, #0
 800c65c:	20af      	movs	r0, #175	; 0xaf
 800c65e:	f7ff fd85 	bl	800c16c <OLED_WR_Byte>
	OLED_Clear();
 800c662:	f7ff fdcd 	bl	800c200 <OLED_Clear>
 800c666:	bf00      	nop
 800c668:	bd80      	pop	{r7, pc}
 800c66a:	bf00      	nop
 800c66c:	40023800 	.word	0x40023800
 800c670:	40021000 	.word	0x40021000

0800c674 <sniprintf>:
 800c674:	b40c      	push	{r2, r3}
 800c676:	b530      	push	{r4, r5, lr}
 800c678:	4b17      	ldr	r3, [pc, #92]	; (800c6d8 <sniprintf+0x64>)
 800c67a:	1e0c      	subs	r4, r1, #0
 800c67c:	681d      	ldr	r5, [r3, #0]
 800c67e:	b09d      	sub	sp, #116	; 0x74
 800c680:	da08      	bge.n	800c694 <sniprintf+0x20>
 800c682:	238b      	movs	r3, #139	; 0x8b
 800c684:	602b      	str	r3, [r5, #0]
 800c686:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c68a:	b01d      	add	sp, #116	; 0x74
 800c68c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c690:	b002      	add	sp, #8
 800c692:	4770      	bx	lr
 800c694:	f44f 7302 	mov.w	r3, #520	; 0x208
 800c698:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c69c:	bf14      	ite	ne
 800c69e:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800c6a2:	4623      	moveq	r3, r4
 800c6a4:	9304      	str	r3, [sp, #16]
 800c6a6:	9307      	str	r3, [sp, #28]
 800c6a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c6ac:	9002      	str	r0, [sp, #8]
 800c6ae:	9006      	str	r0, [sp, #24]
 800c6b0:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c6b4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c6b6:	ab21      	add	r3, sp, #132	; 0x84
 800c6b8:	a902      	add	r1, sp, #8
 800c6ba:	4628      	mov	r0, r5
 800c6bc:	9301      	str	r3, [sp, #4]
 800c6be:	f000 f8a9 	bl	800c814 <_svfiprintf_r>
 800c6c2:	1c43      	adds	r3, r0, #1
 800c6c4:	bfbc      	itt	lt
 800c6c6:	238b      	movlt	r3, #139	; 0x8b
 800c6c8:	602b      	strlt	r3, [r5, #0]
 800c6ca:	2c00      	cmp	r4, #0
 800c6cc:	d0dd      	beq.n	800c68a <sniprintf+0x16>
 800c6ce:	9b02      	ldr	r3, [sp, #8]
 800c6d0:	2200      	movs	r2, #0
 800c6d2:	701a      	strb	r2, [r3, #0]
 800c6d4:	e7d9      	b.n	800c68a <sniprintf+0x16>
 800c6d6:	bf00      	nop
 800c6d8:	2000019c 	.word	0x2000019c

0800c6dc <memset>:
 800c6dc:	4402      	add	r2, r0
 800c6de:	4603      	mov	r3, r0
 800c6e0:	4293      	cmp	r3, r2
 800c6e2:	d100      	bne.n	800c6e6 <memset+0xa>
 800c6e4:	4770      	bx	lr
 800c6e6:	f803 1b01 	strb.w	r1, [r3], #1
 800c6ea:	e7f9      	b.n	800c6e0 <memset+0x4>

0800c6ec <__errno>:
 800c6ec:	4b01      	ldr	r3, [pc, #4]	; (800c6f4 <__errno+0x8>)
 800c6ee:	6818      	ldr	r0, [r3, #0]
 800c6f0:	4770      	bx	lr
 800c6f2:	bf00      	nop
 800c6f4:	2000019c 	.word	0x2000019c

0800c6f8 <__libc_init_array>:
 800c6f8:	b570      	push	{r4, r5, r6, lr}
 800c6fa:	4d0d      	ldr	r5, [pc, #52]	; (800c730 <__libc_init_array+0x38>)
 800c6fc:	4c0d      	ldr	r4, [pc, #52]	; (800c734 <__libc_init_array+0x3c>)
 800c6fe:	1b64      	subs	r4, r4, r5
 800c700:	10a4      	asrs	r4, r4, #2
 800c702:	2600      	movs	r6, #0
 800c704:	42a6      	cmp	r6, r4
 800c706:	d109      	bne.n	800c71c <__libc_init_array+0x24>
 800c708:	4d0b      	ldr	r5, [pc, #44]	; (800c738 <__libc_init_array+0x40>)
 800c70a:	4c0c      	ldr	r4, [pc, #48]	; (800c73c <__libc_init_array+0x44>)
 800c70c:	f000 fc6a 	bl	800cfe4 <_init>
 800c710:	1b64      	subs	r4, r4, r5
 800c712:	10a4      	asrs	r4, r4, #2
 800c714:	2600      	movs	r6, #0
 800c716:	42a6      	cmp	r6, r4
 800c718:	d105      	bne.n	800c726 <__libc_init_array+0x2e>
 800c71a:	bd70      	pop	{r4, r5, r6, pc}
 800c71c:	f855 3b04 	ldr.w	r3, [r5], #4
 800c720:	4798      	blx	r3
 800c722:	3601      	adds	r6, #1
 800c724:	e7ee      	b.n	800c704 <__libc_init_array+0xc>
 800c726:	f855 3b04 	ldr.w	r3, [r5], #4
 800c72a:	4798      	blx	r3
 800c72c:	3601      	adds	r6, #1
 800c72e:	e7f2      	b.n	800c716 <__libc_init_array+0x1e>
 800c730:	0800dca4 	.word	0x0800dca4
 800c734:	0800dca4 	.word	0x0800dca4
 800c738:	0800dca4 	.word	0x0800dca4
 800c73c:	0800dca8 	.word	0x0800dca8

0800c740 <__retarget_lock_acquire_recursive>:
 800c740:	4770      	bx	lr

0800c742 <__retarget_lock_release_recursive>:
 800c742:	4770      	bx	lr

0800c744 <memcpy>:
 800c744:	440a      	add	r2, r1
 800c746:	4291      	cmp	r1, r2
 800c748:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800c74c:	d100      	bne.n	800c750 <memcpy+0xc>
 800c74e:	4770      	bx	lr
 800c750:	b510      	push	{r4, lr}
 800c752:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c756:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c75a:	4291      	cmp	r1, r2
 800c75c:	d1f9      	bne.n	800c752 <memcpy+0xe>
 800c75e:	bd10      	pop	{r4, pc}

0800c760 <__ssputs_r>:
 800c760:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c764:	688e      	ldr	r6, [r1, #8]
 800c766:	461f      	mov	r7, r3
 800c768:	42be      	cmp	r6, r7
 800c76a:	680b      	ldr	r3, [r1, #0]
 800c76c:	4682      	mov	sl, r0
 800c76e:	460c      	mov	r4, r1
 800c770:	4690      	mov	r8, r2
 800c772:	d82c      	bhi.n	800c7ce <__ssputs_r+0x6e>
 800c774:	898a      	ldrh	r2, [r1, #12]
 800c776:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c77a:	d026      	beq.n	800c7ca <__ssputs_r+0x6a>
 800c77c:	6965      	ldr	r5, [r4, #20]
 800c77e:	6909      	ldr	r1, [r1, #16]
 800c780:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c784:	eba3 0901 	sub.w	r9, r3, r1
 800c788:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c78c:	1c7b      	adds	r3, r7, #1
 800c78e:	444b      	add	r3, r9
 800c790:	106d      	asrs	r5, r5, #1
 800c792:	429d      	cmp	r5, r3
 800c794:	bf38      	it	cc
 800c796:	461d      	movcc	r5, r3
 800c798:	0553      	lsls	r3, r2, #21
 800c79a:	d527      	bpl.n	800c7ec <__ssputs_r+0x8c>
 800c79c:	4629      	mov	r1, r5
 800c79e:	f000 f957 	bl	800ca50 <_malloc_r>
 800c7a2:	4606      	mov	r6, r0
 800c7a4:	b360      	cbz	r0, 800c800 <__ssputs_r+0xa0>
 800c7a6:	6921      	ldr	r1, [r4, #16]
 800c7a8:	464a      	mov	r2, r9
 800c7aa:	f7ff ffcb 	bl	800c744 <memcpy>
 800c7ae:	89a3      	ldrh	r3, [r4, #12]
 800c7b0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c7b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c7b8:	81a3      	strh	r3, [r4, #12]
 800c7ba:	6126      	str	r6, [r4, #16]
 800c7bc:	6165      	str	r5, [r4, #20]
 800c7be:	444e      	add	r6, r9
 800c7c0:	eba5 0509 	sub.w	r5, r5, r9
 800c7c4:	6026      	str	r6, [r4, #0]
 800c7c6:	60a5      	str	r5, [r4, #8]
 800c7c8:	463e      	mov	r6, r7
 800c7ca:	42be      	cmp	r6, r7
 800c7cc:	d900      	bls.n	800c7d0 <__ssputs_r+0x70>
 800c7ce:	463e      	mov	r6, r7
 800c7d0:	6820      	ldr	r0, [r4, #0]
 800c7d2:	4632      	mov	r2, r6
 800c7d4:	4641      	mov	r1, r8
 800c7d6:	f000 fb86 	bl	800cee6 <memmove>
 800c7da:	68a3      	ldr	r3, [r4, #8]
 800c7dc:	1b9b      	subs	r3, r3, r6
 800c7de:	60a3      	str	r3, [r4, #8]
 800c7e0:	6823      	ldr	r3, [r4, #0]
 800c7e2:	4433      	add	r3, r6
 800c7e4:	6023      	str	r3, [r4, #0]
 800c7e6:	2000      	movs	r0, #0
 800c7e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c7ec:	462a      	mov	r2, r5
 800c7ee:	f000 fb4b 	bl	800ce88 <_realloc_r>
 800c7f2:	4606      	mov	r6, r0
 800c7f4:	2800      	cmp	r0, #0
 800c7f6:	d1e0      	bne.n	800c7ba <__ssputs_r+0x5a>
 800c7f8:	6921      	ldr	r1, [r4, #16]
 800c7fa:	4650      	mov	r0, sl
 800c7fc:	f000 fb9e 	bl	800cf3c <_free_r>
 800c800:	230c      	movs	r3, #12
 800c802:	f8ca 3000 	str.w	r3, [sl]
 800c806:	89a3      	ldrh	r3, [r4, #12]
 800c808:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c80c:	81a3      	strh	r3, [r4, #12]
 800c80e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c812:	e7e9      	b.n	800c7e8 <__ssputs_r+0x88>

0800c814 <_svfiprintf_r>:
 800c814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c818:	4698      	mov	r8, r3
 800c81a:	898b      	ldrh	r3, [r1, #12]
 800c81c:	061b      	lsls	r3, r3, #24
 800c81e:	b09d      	sub	sp, #116	; 0x74
 800c820:	4607      	mov	r7, r0
 800c822:	460d      	mov	r5, r1
 800c824:	4614      	mov	r4, r2
 800c826:	d50e      	bpl.n	800c846 <_svfiprintf_r+0x32>
 800c828:	690b      	ldr	r3, [r1, #16]
 800c82a:	b963      	cbnz	r3, 800c846 <_svfiprintf_r+0x32>
 800c82c:	2140      	movs	r1, #64	; 0x40
 800c82e:	f000 f90f 	bl	800ca50 <_malloc_r>
 800c832:	6028      	str	r0, [r5, #0]
 800c834:	6128      	str	r0, [r5, #16]
 800c836:	b920      	cbnz	r0, 800c842 <_svfiprintf_r+0x2e>
 800c838:	230c      	movs	r3, #12
 800c83a:	603b      	str	r3, [r7, #0]
 800c83c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c840:	e0d0      	b.n	800c9e4 <_svfiprintf_r+0x1d0>
 800c842:	2340      	movs	r3, #64	; 0x40
 800c844:	616b      	str	r3, [r5, #20]
 800c846:	2300      	movs	r3, #0
 800c848:	9309      	str	r3, [sp, #36]	; 0x24
 800c84a:	2320      	movs	r3, #32
 800c84c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c850:	f8cd 800c 	str.w	r8, [sp, #12]
 800c854:	2330      	movs	r3, #48	; 0x30
 800c856:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800c9fc <_svfiprintf_r+0x1e8>
 800c85a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c85e:	f04f 0901 	mov.w	r9, #1
 800c862:	4623      	mov	r3, r4
 800c864:	469a      	mov	sl, r3
 800c866:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c86a:	b10a      	cbz	r2, 800c870 <_svfiprintf_r+0x5c>
 800c86c:	2a25      	cmp	r2, #37	; 0x25
 800c86e:	d1f9      	bne.n	800c864 <_svfiprintf_r+0x50>
 800c870:	ebba 0b04 	subs.w	fp, sl, r4
 800c874:	d00b      	beq.n	800c88e <_svfiprintf_r+0x7a>
 800c876:	465b      	mov	r3, fp
 800c878:	4622      	mov	r2, r4
 800c87a:	4629      	mov	r1, r5
 800c87c:	4638      	mov	r0, r7
 800c87e:	f7ff ff6f 	bl	800c760 <__ssputs_r>
 800c882:	3001      	adds	r0, #1
 800c884:	f000 80a9 	beq.w	800c9da <_svfiprintf_r+0x1c6>
 800c888:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c88a:	445a      	add	r2, fp
 800c88c:	9209      	str	r2, [sp, #36]	; 0x24
 800c88e:	f89a 3000 	ldrb.w	r3, [sl]
 800c892:	2b00      	cmp	r3, #0
 800c894:	f000 80a1 	beq.w	800c9da <_svfiprintf_r+0x1c6>
 800c898:	2300      	movs	r3, #0
 800c89a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c89e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c8a2:	f10a 0a01 	add.w	sl, sl, #1
 800c8a6:	9304      	str	r3, [sp, #16]
 800c8a8:	9307      	str	r3, [sp, #28]
 800c8aa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c8ae:	931a      	str	r3, [sp, #104]	; 0x68
 800c8b0:	4654      	mov	r4, sl
 800c8b2:	2205      	movs	r2, #5
 800c8b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c8b8:	4850      	ldr	r0, [pc, #320]	; (800c9fc <_svfiprintf_r+0x1e8>)
 800c8ba:	f7f3 fc89 	bl	80001d0 <memchr>
 800c8be:	9a04      	ldr	r2, [sp, #16]
 800c8c0:	b9d8      	cbnz	r0, 800c8fa <_svfiprintf_r+0xe6>
 800c8c2:	06d0      	lsls	r0, r2, #27
 800c8c4:	bf44      	itt	mi
 800c8c6:	2320      	movmi	r3, #32
 800c8c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c8cc:	0711      	lsls	r1, r2, #28
 800c8ce:	bf44      	itt	mi
 800c8d0:	232b      	movmi	r3, #43	; 0x2b
 800c8d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c8d6:	f89a 3000 	ldrb.w	r3, [sl]
 800c8da:	2b2a      	cmp	r3, #42	; 0x2a
 800c8dc:	d015      	beq.n	800c90a <_svfiprintf_r+0xf6>
 800c8de:	9a07      	ldr	r2, [sp, #28]
 800c8e0:	4654      	mov	r4, sl
 800c8e2:	2000      	movs	r0, #0
 800c8e4:	f04f 0c0a 	mov.w	ip, #10
 800c8e8:	4621      	mov	r1, r4
 800c8ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c8ee:	3b30      	subs	r3, #48	; 0x30
 800c8f0:	2b09      	cmp	r3, #9
 800c8f2:	d94d      	bls.n	800c990 <_svfiprintf_r+0x17c>
 800c8f4:	b1b0      	cbz	r0, 800c924 <_svfiprintf_r+0x110>
 800c8f6:	9207      	str	r2, [sp, #28]
 800c8f8:	e014      	b.n	800c924 <_svfiprintf_r+0x110>
 800c8fa:	eba0 0308 	sub.w	r3, r0, r8
 800c8fe:	fa09 f303 	lsl.w	r3, r9, r3
 800c902:	4313      	orrs	r3, r2
 800c904:	9304      	str	r3, [sp, #16]
 800c906:	46a2      	mov	sl, r4
 800c908:	e7d2      	b.n	800c8b0 <_svfiprintf_r+0x9c>
 800c90a:	9b03      	ldr	r3, [sp, #12]
 800c90c:	1d19      	adds	r1, r3, #4
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	9103      	str	r1, [sp, #12]
 800c912:	2b00      	cmp	r3, #0
 800c914:	bfbb      	ittet	lt
 800c916:	425b      	neglt	r3, r3
 800c918:	f042 0202 	orrlt.w	r2, r2, #2
 800c91c:	9307      	strge	r3, [sp, #28]
 800c91e:	9307      	strlt	r3, [sp, #28]
 800c920:	bfb8      	it	lt
 800c922:	9204      	strlt	r2, [sp, #16]
 800c924:	7823      	ldrb	r3, [r4, #0]
 800c926:	2b2e      	cmp	r3, #46	; 0x2e
 800c928:	d10c      	bne.n	800c944 <_svfiprintf_r+0x130>
 800c92a:	7863      	ldrb	r3, [r4, #1]
 800c92c:	2b2a      	cmp	r3, #42	; 0x2a
 800c92e:	d134      	bne.n	800c99a <_svfiprintf_r+0x186>
 800c930:	9b03      	ldr	r3, [sp, #12]
 800c932:	1d1a      	adds	r2, r3, #4
 800c934:	681b      	ldr	r3, [r3, #0]
 800c936:	9203      	str	r2, [sp, #12]
 800c938:	2b00      	cmp	r3, #0
 800c93a:	bfb8      	it	lt
 800c93c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800c940:	3402      	adds	r4, #2
 800c942:	9305      	str	r3, [sp, #20]
 800c944:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800ca0c <_svfiprintf_r+0x1f8>
 800c948:	7821      	ldrb	r1, [r4, #0]
 800c94a:	2203      	movs	r2, #3
 800c94c:	4650      	mov	r0, sl
 800c94e:	f7f3 fc3f 	bl	80001d0 <memchr>
 800c952:	b138      	cbz	r0, 800c964 <_svfiprintf_r+0x150>
 800c954:	9b04      	ldr	r3, [sp, #16]
 800c956:	eba0 000a 	sub.w	r0, r0, sl
 800c95a:	2240      	movs	r2, #64	; 0x40
 800c95c:	4082      	lsls	r2, r0
 800c95e:	4313      	orrs	r3, r2
 800c960:	3401      	adds	r4, #1
 800c962:	9304      	str	r3, [sp, #16]
 800c964:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c968:	4825      	ldr	r0, [pc, #148]	; (800ca00 <_svfiprintf_r+0x1ec>)
 800c96a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c96e:	2206      	movs	r2, #6
 800c970:	f7f3 fc2e 	bl	80001d0 <memchr>
 800c974:	2800      	cmp	r0, #0
 800c976:	d038      	beq.n	800c9ea <_svfiprintf_r+0x1d6>
 800c978:	4b22      	ldr	r3, [pc, #136]	; (800ca04 <_svfiprintf_r+0x1f0>)
 800c97a:	bb1b      	cbnz	r3, 800c9c4 <_svfiprintf_r+0x1b0>
 800c97c:	9b03      	ldr	r3, [sp, #12]
 800c97e:	3307      	adds	r3, #7
 800c980:	f023 0307 	bic.w	r3, r3, #7
 800c984:	3308      	adds	r3, #8
 800c986:	9303      	str	r3, [sp, #12]
 800c988:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c98a:	4433      	add	r3, r6
 800c98c:	9309      	str	r3, [sp, #36]	; 0x24
 800c98e:	e768      	b.n	800c862 <_svfiprintf_r+0x4e>
 800c990:	fb0c 3202 	mla	r2, ip, r2, r3
 800c994:	460c      	mov	r4, r1
 800c996:	2001      	movs	r0, #1
 800c998:	e7a6      	b.n	800c8e8 <_svfiprintf_r+0xd4>
 800c99a:	2300      	movs	r3, #0
 800c99c:	3401      	adds	r4, #1
 800c99e:	9305      	str	r3, [sp, #20]
 800c9a0:	4619      	mov	r1, r3
 800c9a2:	f04f 0c0a 	mov.w	ip, #10
 800c9a6:	4620      	mov	r0, r4
 800c9a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c9ac:	3a30      	subs	r2, #48	; 0x30
 800c9ae:	2a09      	cmp	r2, #9
 800c9b0:	d903      	bls.n	800c9ba <_svfiprintf_r+0x1a6>
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d0c6      	beq.n	800c944 <_svfiprintf_r+0x130>
 800c9b6:	9105      	str	r1, [sp, #20]
 800c9b8:	e7c4      	b.n	800c944 <_svfiprintf_r+0x130>
 800c9ba:	fb0c 2101 	mla	r1, ip, r1, r2
 800c9be:	4604      	mov	r4, r0
 800c9c0:	2301      	movs	r3, #1
 800c9c2:	e7f0      	b.n	800c9a6 <_svfiprintf_r+0x192>
 800c9c4:	ab03      	add	r3, sp, #12
 800c9c6:	9300      	str	r3, [sp, #0]
 800c9c8:	462a      	mov	r2, r5
 800c9ca:	4b0f      	ldr	r3, [pc, #60]	; (800ca08 <_svfiprintf_r+0x1f4>)
 800c9cc:	a904      	add	r1, sp, #16
 800c9ce:	4638      	mov	r0, r7
 800c9d0:	f3af 8000 	nop.w
 800c9d4:	1c42      	adds	r2, r0, #1
 800c9d6:	4606      	mov	r6, r0
 800c9d8:	d1d6      	bne.n	800c988 <_svfiprintf_r+0x174>
 800c9da:	89ab      	ldrh	r3, [r5, #12]
 800c9dc:	065b      	lsls	r3, r3, #25
 800c9de:	f53f af2d 	bmi.w	800c83c <_svfiprintf_r+0x28>
 800c9e2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c9e4:	b01d      	add	sp, #116	; 0x74
 800c9e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9ea:	ab03      	add	r3, sp, #12
 800c9ec:	9300      	str	r3, [sp, #0]
 800c9ee:	462a      	mov	r2, r5
 800c9f0:	4b05      	ldr	r3, [pc, #20]	; (800ca08 <_svfiprintf_r+0x1f4>)
 800c9f2:	a904      	add	r1, sp, #16
 800c9f4:	4638      	mov	r0, r7
 800c9f6:	f000 f919 	bl	800cc2c <_printf_i>
 800c9fa:	e7eb      	b.n	800c9d4 <_svfiprintf_r+0x1c0>
 800c9fc:	0800dc68 	.word	0x0800dc68
 800ca00:	0800dc72 	.word	0x0800dc72
 800ca04:	00000000 	.word	0x00000000
 800ca08:	0800c761 	.word	0x0800c761
 800ca0c:	0800dc6e 	.word	0x0800dc6e

0800ca10 <sbrk_aligned>:
 800ca10:	b570      	push	{r4, r5, r6, lr}
 800ca12:	4e0e      	ldr	r6, [pc, #56]	; (800ca4c <sbrk_aligned+0x3c>)
 800ca14:	460c      	mov	r4, r1
 800ca16:	6831      	ldr	r1, [r6, #0]
 800ca18:	4605      	mov	r5, r0
 800ca1a:	b911      	cbnz	r1, 800ca22 <sbrk_aligned+0x12>
 800ca1c:	f000 fa7e 	bl	800cf1c <_sbrk_r>
 800ca20:	6030      	str	r0, [r6, #0]
 800ca22:	4621      	mov	r1, r4
 800ca24:	4628      	mov	r0, r5
 800ca26:	f000 fa79 	bl	800cf1c <_sbrk_r>
 800ca2a:	1c43      	adds	r3, r0, #1
 800ca2c:	d00a      	beq.n	800ca44 <sbrk_aligned+0x34>
 800ca2e:	1cc4      	adds	r4, r0, #3
 800ca30:	f024 0403 	bic.w	r4, r4, #3
 800ca34:	42a0      	cmp	r0, r4
 800ca36:	d007      	beq.n	800ca48 <sbrk_aligned+0x38>
 800ca38:	1a21      	subs	r1, r4, r0
 800ca3a:	4628      	mov	r0, r5
 800ca3c:	f000 fa6e 	bl	800cf1c <_sbrk_r>
 800ca40:	3001      	adds	r0, #1
 800ca42:	d101      	bne.n	800ca48 <sbrk_aligned+0x38>
 800ca44:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800ca48:	4620      	mov	r0, r4
 800ca4a:	bd70      	pop	{r4, r5, r6, pc}
 800ca4c:	20005308 	.word	0x20005308

0800ca50 <_malloc_r>:
 800ca50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca54:	1ccd      	adds	r5, r1, #3
 800ca56:	f025 0503 	bic.w	r5, r5, #3
 800ca5a:	3508      	adds	r5, #8
 800ca5c:	2d0c      	cmp	r5, #12
 800ca5e:	bf38      	it	cc
 800ca60:	250c      	movcc	r5, #12
 800ca62:	2d00      	cmp	r5, #0
 800ca64:	4607      	mov	r7, r0
 800ca66:	db01      	blt.n	800ca6c <_malloc_r+0x1c>
 800ca68:	42a9      	cmp	r1, r5
 800ca6a:	d905      	bls.n	800ca78 <_malloc_r+0x28>
 800ca6c:	230c      	movs	r3, #12
 800ca6e:	603b      	str	r3, [r7, #0]
 800ca70:	2600      	movs	r6, #0
 800ca72:	4630      	mov	r0, r6
 800ca74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca78:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800cb4c <_malloc_r+0xfc>
 800ca7c:	f000 f9f8 	bl	800ce70 <__malloc_lock>
 800ca80:	f8d8 3000 	ldr.w	r3, [r8]
 800ca84:	461c      	mov	r4, r3
 800ca86:	bb5c      	cbnz	r4, 800cae0 <_malloc_r+0x90>
 800ca88:	4629      	mov	r1, r5
 800ca8a:	4638      	mov	r0, r7
 800ca8c:	f7ff ffc0 	bl	800ca10 <sbrk_aligned>
 800ca90:	1c43      	adds	r3, r0, #1
 800ca92:	4604      	mov	r4, r0
 800ca94:	d155      	bne.n	800cb42 <_malloc_r+0xf2>
 800ca96:	f8d8 4000 	ldr.w	r4, [r8]
 800ca9a:	4626      	mov	r6, r4
 800ca9c:	2e00      	cmp	r6, #0
 800ca9e:	d145      	bne.n	800cb2c <_malloc_r+0xdc>
 800caa0:	2c00      	cmp	r4, #0
 800caa2:	d048      	beq.n	800cb36 <_malloc_r+0xe6>
 800caa4:	6823      	ldr	r3, [r4, #0]
 800caa6:	4631      	mov	r1, r6
 800caa8:	4638      	mov	r0, r7
 800caaa:	eb04 0903 	add.w	r9, r4, r3
 800caae:	f000 fa35 	bl	800cf1c <_sbrk_r>
 800cab2:	4581      	cmp	r9, r0
 800cab4:	d13f      	bne.n	800cb36 <_malloc_r+0xe6>
 800cab6:	6821      	ldr	r1, [r4, #0]
 800cab8:	1a6d      	subs	r5, r5, r1
 800caba:	4629      	mov	r1, r5
 800cabc:	4638      	mov	r0, r7
 800cabe:	f7ff ffa7 	bl	800ca10 <sbrk_aligned>
 800cac2:	3001      	adds	r0, #1
 800cac4:	d037      	beq.n	800cb36 <_malloc_r+0xe6>
 800cac6:	6823      	ldr	r3, [r4, #0]
 800cac8:	442b      	add	r3, r5
 800caca:	6023      	str	r3, [r4, #0]
 800cacc:	f8d8 3000 	ldr.w	r3, [r8]
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d038      	beq.n	800cb46 <_malloc_r+0xf6>
 800cad4:	685a      	ldr	r2, [r3, #4]
 800cad6:	42a2      	cmp	r2, r4
 800cad8:	d12b      	bne.n	800cb32 <_malloc_r+0xe2>
 800cada:	2200      	movs	r2, #0
 800cadc:	605a      	str	r2, [r3, #4]
 800cade:	e00f      	b.n	800cb00 <_malloc_r+0xb0>
 800cae0:	6822      	ldr	r2, [r4, #0]
 800cae2:	1b52      	subs	r2, r2, r5
 800cae4:	d41f      	bmi.n	800cb26 <_malloc_r+0xd6>
 800cae6:	2a0b      	cmp	r2, #11
 800cae8:	d917      	bls.n	800cb1a <_malloc_r+0xca>
 800caea:	1961      	adds	r1, r4, r5
 800caec:	42a3      	cmp	r3, r4
 800caee:	6025      	str	r5, [r4, #0]
 800caf0:	bf18      	it	ne
 800caf2:	6059      	strne	r1, [r3, #4]
 800caf4:	6863      	ldr	r3, [r4, #4]
 800caf6:	bf08      	it	eq
 800caf8:	f8c8 1000 	streq.w	r1, [r8]
 800cafc:	5162      	str	r2, [r4, r5]
 800cafe:	604b      	str	r3, [r1, #4]
 800cb00:	4638      	mov	r0, r7
 800cb02:	f104 060b 	add.w	r6, r4, #11
 800cb06:	f000 f9b9 	bl	800ce7c <__malloc_unlock>
 800cb0a:	f026 0607 	bic.w	r6, r6, #7
 800cb0e:	1d23      	adds	r3, r4, #4
 800cb10:	1af2      	subs	r2, r6, r3
 800cb12:	d0ae      	beq.n	800ca72 <_malloc_r+0x22>
 800cb14:	1b9b      	subs	r3, r3, r6
 800cb16:	50a3      	str	r3, [r4, r2]
 800cb18:	e7ab      	b.n	800ca72 <_malloc_r+0x22>
 800cb1a:	42a3      	cmp	r3, r4
 800cb1c:	6862      	ldr	r2, [r4, #4]
 800cb1e:	d1dd      	bne.n	800cadc <_malloc_r+0x8c>
 800cb20:	f8c8 2000 	str.w	r2, [r8]
 800cb24:	e7ec      	b.n	800cb00 <_malloc_r+0xb0>
 800cb26:	4623      	mov	r3, r4
 800cb28:	6864      	ldr	r4, [r4, #4]
 800cb2a:	e7ac      	b.n	800ca86 <_malloc_r+0x36>
 800cb2c:	4634      	mov	r4, r6
 800cb2e:	6876      	ldr	r6, [r6, #4]
 800cb30:	e7b4      	b.n	800ca9c <_malloc_r+0x4c>
 800cb32:	4613      	mov	r3, r2
 800cb34:	e7cc      	b.n	800cad0 <_malloc_r+0x80>
 800cb36:	230c      	movs	r3, #12
 800cb38:	603b      	str	r3, [r7, #0]
 800cb3a:	4638      	mov	r0, r7
 800cb3c:	f000 f99e 	bl	800ce7c <__malloc_unlock>
 800cb40:	e797      	b.n	800ca72 <_malloc_r+0x22>
 800cb42:	6025      	str	r5, [r4, #0]
 800cb44:	e7dc      	b.n	800cb00 <_malloc_r+0xb0>
 800cb46:	605b      	str	r3, [r3, #4]
 800cb48:	deff      	udf	#255	; 0xff
 800cb4a:	bf00      	nop
 800cb4c:	20005304 	.word	0x20005304

0800cb50 <_printf_common>:
 800cb50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb54:	4616      	mov	r6, r2
 800cb56:	4699      	mov	r9, r3
 800cb58:	688a      	ldr	r2, [r1, #8]
 800cb5a:	690b      	ldr	r3, [r1, #16]
 800cb5c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800cb60:	4293      	cmp	r3, r2
 800cb62:	bfb8      	it	lt
 800cb64:	4613      	movlt	r3, r2
 800cb66:	6033      	str	r3, [r6, #0]
 800cb68:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800cb6c:	4607      	mov	r7, r0
 800cb6e:	460c      	mov	r4, r1
 800cb70:	b10a      	cbz	r2, 800cb76 <_printf_common+0x26>
 800cb72:	3301      	adds	r3, #1
 800cb74:	6033      	str	r3, [r6, #0]
 800cb76:	6823      	ldr	r3, [r4, #0]
 800cb78:	0699      	lsls	r1, r3, #26
 800cb7a:	bf42      	ittt	mi
 800cb7c:	6833      	ldrmi	r3, [r6, #0]
 800cb7e:	3302      	addmi	r3, #2
 800cb80:	6033      	strmi	r3, [r6, #0]
 800cb82:	6825      	ldr	r5, [r4, #0]
 800cb84:	f015 0506 	ands.w	r5, r5, #6
 800cb88:	d106      	bne.n	800cb98 <_printf_common+0x48>
 800cb8a:	f104 0a19 	add.w	sl, r4, #25
 800cb8e:	68e3      	ldr	r3, [r4, #12]
 800cb90:	6832      	ldr	r2, [r6, #0]
 800cb92:	1a9b      	subs	r3, r3, r2
 800cb94:	42ab      	cmp	r3, r5
 800cb96:	dc26      	bgt.n	800cbe6 <_printf_common+0x96>
 800cb98:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800cb9c:	1e13      	subs	r3, r2, #0
 800cb9e:	6822      	ldr	r2, [r4, #0]
 800cba0:	bf18      	it	ne
 800cba2:	2301      	movne	r3, #1
 800cba4:	0692      	lsls	r2, r2, #26
 800cba6:	d42b      	bmi.n	800cc00 <_printf_common+0xb0>
 800cba8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cbac:	4649      	mov	r1, r9
 800cbae:	4638      	mov	r0, r7
 800cbb0:	47c0      	blx	r8
 800cbb2:	3001      	adds	r0, #1
 800cbb4:	d01e      	beq.n	800cbf4 <_printf_common+0xa4>
 800cbb6:	6823      	ldr	r3, [r4, #0]
 800cbb8:	6922      	ldr	r2, [r4, #16]
 800cbba:	f003 0306 	and.w	r3, r3, #6
 800cbbe:	2b04      	cmp	r3, #4
 800cbc0:	bf02      	ittt	eq
 800cbc2:	68e5      	ldreq	r5, [r4, #12]
 800cbc4:	6833      	ldreq	r3, [r6, #0]
 800cbc6:	1aed      	subeq	r5, r5, r3
 800cbc8:	68a3      	ldr	r3, [r4, #8]
 800cbca:	bf0c      	ite	eq
 800cbcc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cbd0:	2500      	movne	r5, #0
 800cbd2:	4293      	cmp	r3, r2
 800cbd4:	bfc4      	itt	gt
 800cbd6:	1a9b      	subgt	r3, r3, r2
 800cbd8:	18ed      	addgt	r5, r5, r3
 800cbda:	2600      	movs	r6, #0
 800cbdc:	341a      	adds	r4, #26
 800cbde:	42b5      	cmp	r5, r6
 800cbe0:	d11a      	bne.n	800cc18 <_printf_common+0xc8>
 800cbe2:	2000      	movs	r0, #0
 800cbe4:	e008      	b.n	800cbf8 <_printf_common+0xa8>
 800cbe6:	2301      	movs	r3, #1
 800cbe8:	4652      	mov	r2, sl
 800cbea:	4649      	mov	r1, r9
 800cbec:	4638      	mov	r0, r7
 800cbee:	47c0      	blx	r8
 800cbf0:	3001      	adds	r0, #1
 800cbf2:	d103      	bne.n	800cbfc <_printf_common+0xac>
 800cbf4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cbf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cbfc:	3501      	adds	r5, #1
 800cbfe:	e7c6      	b.n	800cb8e <_printf_common+0x3e>
 800cc00:	18e1      	adds	r1, r4, r3
 800cc02:	1c5a      	adds	r2, r3, #1
 800cc04:	2030      	movs	r0, #48	; 0x30
 800cc06:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800cc0a:	4422      	add	r2, r4
 800cc0c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800cc10:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800cc14:	3302      	adds	r3, #2
 800cc16:	e7c7      	b.n	800cba8 <_printf_common+0x58>
 800cc18:	2301      	movs	r3, #1
 800cc1a:	4622      	mov	r2, r4
 800cc1c:	4649      	mov	r1, r9
 800cc1e:	4638      	mov	r0, r7
 800cc20:	47c0      	blx	r8
 800cc22:	3001      	adds	r0, #1
 800cc24:	d0e6      	beq.n	800cbf4 <_printf_common+0xa4>
 800cc26:	3601      	adds	r6, #1
 800cc28:	e7d9      	b.n	800cbde <_printf_common+0x8e>
	...

0800cc2c <_printf_i>:
 800cc2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cc30:	7e0f      	ldrb	r7, [r1, #24]
 800cc32:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800cc34:	2f78      	cmp	r7, #120	; 0x78
 800cc36:	4691      	mov	r9, r2
 800cc38:	4680      	mov	r8, r0
 800cc3a:	460c      	mov	r4, r1
 800cc3c:	469a      	mov	sl, r3
 800cc3e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800cc42:	d807      	bhi.n	800cc54 <_printf_i+0x28>
 800cc44:	2f62      	cmp	r7, #98	; 0x62
 800cc46:	d80a      	bhi.n	800cc5e <_printf_i+0x32>
 800cc48:	2f00      	cmp	r7, #0
 800cc4a:	f000 80d4 	beq.w	800cdf6 <_printf_i+0x1ca>
 800cc4e:	2f58      	cmp	r7, #88	; 0x58
 800cc50:	f000 80c0 	beq.w	800cdd4 <_printf_i+0x1a8>
 800cc54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cc58:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800cc5c:	e03a      	b.n	800ccd4 <_printf_i+0xa8>
 800cc5e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800cc62:	2b15      	cmp	r3, #21
 800cc64:	d8f6      	bhi.n	800cc54 <_printf_i+0x28>
 800cc66:	a101      	add	r1, pc, #4	; (adr r1, 800cc6c <_printf_i+0x40>)
 800cc68:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cc6c:	0800ccc5 	.word	0x0800ccc5
 800cc70:	0800ccd9 	.word	0x0800ccd9
 800cc74:	0800cc55 	.word	0x0800cc55
 800cc78:	0800cc55 	.word	0x0800cc55
 800cc7c:	0800cc55 	.word	0x0800cc55
 800cc80:	0800cc55 	.word	0x0800cc55
 800cc84:	0800ccd9 	.word	0x0800ccd9
 800cc88:	0800cc55 	.word	0x0800cc55
 800cc8c:	0800cc55 	.word	0x0800cc55
 800cc90:	0800cc55 	.word	0x0800cc55
 800cc94:	0800cc55 	.word	0x0800cc55
 800cc98:	0800cddd 	.word	0x0800cddd
 800cc9c:	0800cd05 	.word	0x0800cd05
 800cca0:	0800cd97 	.word	0x0800cd97
 800cca4:	0800cc55 	.word	0x0800cc55
 800cca8:	0800cc55 	.word	0x0800cc55
 800ccac:	0800cdff 	.word	0x0800cdff
 800ccb0:	0800cc55 	.word	0x0800cc55
 800ccb4:	0800cd05 	.word	0x0800cd05
 800ccb8:	0800cc55 	.word	0x0800cc55
 800ccbc:	0800cc55 	.word	0x0800cc55
 800ccc0:	0800cd9f 	.word	0x0800cd9f
 800ccc4:	682b      	ldr	r3, [r5, #0]
 800ccc6:	1d1a      	adds	r2, r3, #4
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	602a      	str	r2, [r5, #0]
 800cccc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ccd0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ccd4:	2301      	movs	r3, #1
 800ccd6:	e09f      	b.n	800ce18 <_printf_i+0x1ec>
 800ccd8:	6820      	ldr	r0, [r4, #0]
 800ccda:	682b      	ldr	r3, [r5, #0]
 800ccdc:	0607      	lsls	r7, r0, #24
 800ccde:	f103 0104 	add.w	r1, r3, #4
 800cce2:	6029      	str	r1, [r5, #0]
 800cce4:	d501      	bpl.n	800ccea <_printf_i+0xbe>
 800cce6:	681e      	ldr	r6, [r3, #0]
 800cce8:	e003      	b.n	800ccf2 <_printf_i+0xc6>
 800ccea:	0646      	lsls	r6, r0, #25
 800ccec:	d5fb      	bpl.n	800cce6 <_printf_i+0xba>
 800ccee:	f9b3 6000 	ldrsh.w	r6, [r3]
 800ccf2:	2e00      	cmp	r6, #0
 800ccf4:	da03      	bge.n	800ccfe <_printf_i+0xd2>
 800ccf6:	232d      	movs	r3, #45	; 0x2d
 800ccf8:	4276      	negs	r6, r6
 800ccfa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ccfe:	485a      	ldr	r0, [pc, #360]	; (800ce68 <_printf_i+0x23c>)
 800cd00:	230a      	movs	r3, #10
 800cd02:	e012      	b.n	800cd2a <_printf_i+0xfe>
 800cd04:	682b      	ldr	r3, [r5, #0]
 800cd06:	6820      	ldr	r0, [r4, #0]
 800cd08:	1d19      	adds	r1, r3, #4
 800cd0a:	6029      	str	r1, [r5, #0]
 800cd0c:	0605      	lsls	r5, r0, #24
 800cd0e:	d501      	bpl.n	800cd14 <_printf_i+0xe8>
 800cd10:	681e      	ldr	r6, [r3, #0]
 800cd12:	e002      	b.n	800cd1a <_printf_i+0xee>
 800cd14:	0641      	lsls	r1, r0, #25
 800cd16:	d5fb      	bpl.n	800cd10 <_printf_i+0xe4>
 800cd18:	881e      	ldrh	r6, [r3, #0]
 800cd1a:	4853      	ldr	r0, [pc, #332]	; (800ce68 <_printf_i+0x23c>)
 800cd1c:	2f6f      	cmp	r7, #111	; 0x6f
 800cd1e:	bf0c      	ite	eq
 800cd20:	2308      	moveq	r3, #8
 800cd22:	230a      	movne	r3, #10
 800cd24:	2100      	movs	r1, #0
 800cd26:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800cd2a:	6865      	ldr	r5, [r4, #4]
 800cd2c:	60a5      	str	r5, [r4, #8]
 800cd2e:	2d00      	cmp	r5, #0
 800cd30:	bfa2      	ittt	ge
 800cd32:	6821      	ldrge	r1, [r4, #0]
 800cd34:	f021 0104 	bicge.w	r1, r1, #4
 800cd38:	6021      	strge	r1, [r4, #0]
 800cd3a:	b90e      	cbnz	r6, 800cd40 <_printf_i+0x114>
 800cd3c:	2d00      	cmp	r5, #0
 800cd3e:	d04b      	beq.n	800cdd8 <_printf_i+0x1ac>
 800cd40:	4615      	mov	r5, r2
 800cd42:	fbb6 f1f3 	udiv	r1, r6, r3
 800cd46:	fb03 6711 	mls	r7, r3, r1, r6
 800cd4a:	5dc7      	ldrb	r7, [r0, r7]
 800cd4c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800cd50:	4637      	mov	r7, r6
 800cd52:	42bb      	cmp	r3, r7
 800cd54:	460e      	mov	r6, r1
 800cd56:	d9f4      	bls.n	800cd42 <_printf_i+0x116>
 800cd58:	2b08      	cmp	r3, #8
 800cd5a:	d10b      	bne.n	800cd74 <_printf_i+0x148>
 800cd5c:	6823      	ldr	r3, [r4, #0]
 800cd5e:	07de      	lsls	r6, r3, #31
 800cd60:	d508      	bpl.n	800cd74 <_printf_i+0x148>
 800cd62:	6923      	ldr	r3, [r4, #16]
 800cd64:	6861      	ldr	r1, [r4, #4]
 800cd66:	4299      	cmp	r1, r3
 800cd68:	bfde      	ittt	le
 800cd6a:	2330      	movle	r3, #48	; 0x30
 800cd6c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800cd70:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800cd74:	1b52      	subs	r2, r2, r5
 800cd76:	6122      	str	r2, [r4, #16]
 800cd78:	f8cd a000 	str.w	sl, [sp]
 800cd7c:	464b      	mov	r3, r9
 800cd7e:	aa03      	add	r2, sp, #12
 800cd80:	4621      	mov	r1, r4
 800cd82:	4640      	mov	r0, r8
 800cd84:	f7ff fee4 	bl	800cb50 <_printf_common>
 800cd88:	3001      	adds	r0, #1
 800cd8a:	d14a      	bne.n	800ce22 <_printf_i+0x1f6>
 800cd8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cd90:	b004      	add	sp, #16
 800cd92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd96:	6823      	ldr	r3, [r4, #0]
 800cd98:	f043 0320 	orr.w	r3, r3, #32
 800cd9c:	6023      	str	r3, [r4, #0]
 800cd9e:	4833      	ldr	r0, [pc, #204]	; (800ce6c <_printf_i+0x240>)
 800cda0:	2778      	movs	r7, #120	; 0x78
 800cda2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800cda6:	6823      	ldr	r3, [r4, #0]
 800cda8:	6829      	ldr	r1, [r5, #0]
 800cdaa:	061f      	lsls	r7, r3, #24
 800cdac:	f851 6b04 	ldr.w	r6, [r1], #4
 800cdb0:	d402      	bmi.n	800cdb8 <_printf_i+0x18c>
 800cdb2:	065f      	lsls	r7, r3, #25
 800cdb4:	bf48      	it	mi
 800cdb6:	b2b6      	uxthmi	r6, r6
 800cdb8:	07df      	lsls	r7, r3, #31
 800cdba:	bf48      	it	mi
 800cdbc:	f043 0320 	orrmi.w	r3, r3, #32
 800cdc0:	6029      	str	r1, [r5, #0]
 800cdc2:	bf48      	it	mi
 800cdc4:	6023      	strmi	r3, [r4, #0]
 800cdc6:	b91e      	cbnz	r6, 800cdd0 <_printf_i+0x1a4>
 800cdc8:	6823      	ldr	r3, [r4, #0]
 800cdca:	f023 0320 	bic.w	r3, r3, #32
 800cdce:	6023      	str	r3, [r4, #0]
 800cdd0:	2310      	movs	r3, #16
 800cdd2:	e7a7      	b.n	800cd24 <_printf_i+0xf8>
 800cdd4:	4824      	ldr	r0, [pc, #144]	; (800ce68 <_printf_i+0x23c>)
 800cdd6:	e7e4      	b.n	800cda2 <_printf_i+0x176>
 800cdd8:	4615      	mov	r5, r2
 800cdda:	e7bd      	b.n	800cd58 <_printf_i+0x12c>
 800cddc:	682b      	ldr	r3, [r5, #0]
 800cdde:	6826      	ldr	r6, [r4, #0]
 800cde0:	6961      	ldr	r1, [r4, #20]
 800cde2:	1d18      	adds	r0, r3, #4
 800cde4:	6028      	str	r0, [r5, #0]
 800cde6:	0635      	lsls	r5, r6, #24
 800cde8:	681b      	ldr	r3, [r3, #0]
 800cdea:	d501      	bpl.n	800cdf0 <_printf_i+0x1c4>
 800cdec:	6019      	str	r1, [r3, #0]
 800cdee:	e002      	b.n	800cdf6 <_printf_i+0x1ca>
 800cdf0:	0670      	lsls	r0, r6, #25
 800cdf2:	d5fb      	bpl.n	800cdec <_printf_i+0x1c0>
 800cdf4:	8019      	strh	r1, [r3, #0]
 800cdf6:	2300      	movs	r3, #0
 800cdf8:	6123      	str	r3, [r4, #16]
 800cdfa:	4615      	mov	r5, r2
 800cdfc:	e7bc      	b.n	800cd78 <_printf_i+0x14c>
 800cdfe:	682b      	ldr	r3, [r5, #0]
 800ce00:	1d1a      	adds	r2, r3, #4
 800ce02:	602a      	str	r2, [r5, #0]
 800ce04:	681d      	ldr	r5, [r3, #0]
 800ce06:	6862      	ldr	r2, [r4, #4]
 800ce08:	2100      	movs	r1, #0
 800ce0a:	4628      	mov	r0, r5
 800ce0c:	f7f3 f9e0 	bl	80001d0 <memchr>
 800ce10:	b108      	cbz	r0, 800ce16 <_printf_i+0x1ea>
 800ce12:	1b40      	subs	r0, r0, r5
 800ce14:	6060      	str	r0, [r4, #4]
 800ce16:	6863      	ldr	r3, [r4, #4]
 800ce18:	6123      	str	r3, [r4, #16]
 800ce1a:	2300      	movs	r3, #0
 800ce1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ce20:	e7aa      	b.n	800cd78 <_printf_i+0x14c>
 800ce22:	6923      	ldr	r3, [r4, #16]
 800ce24:	462a      	mov	r2, r5
 800ce26:	4649      	mov	r1, r9
 800ce28:	4640      	mov	r0, r8
 800ce2a:	47d0      	blx	sl
 800ce2c:	3001      	adds	r0, #1
 800ce2e:	d0ad      	beq.n	800cd8c <_printf_i+0x160>
 800ce30:	6823      	ldr	r3, [r4, #0]
 800ce32:	079b      	lsls	r3, r3, #30
 800ce34:	d413      	bmi.n	800ce5e <_printf_i+0x232>
 800ce36:	68e0      	ldr	r0, [r4, #12]
 800ce38:	9b03      	ldr	r3, [sp, #12]
 800ce3a:	4298      	cmp	r0, r3
 800ce3c:	bfb8      	it	lt
 800ce3e:	4618      	movlt	r0, r3
 800ce40:	e7a6      	b.n	800cd90 <_printf_i+0x164>
 800ce42:	2301      	movs	r3, #1
 800ce44:	4632      	mov	r2, r6
 800ce46:	4649      	mov	r1, r9
 800ce48:	4640      	mov	r0, r8
 800ce4a:	47d0      	blx	sl
 800ce4c:	3001      	adds	r0, #1
 800ce4e:	d09d      	beq.n	800cd8c <_printf_i+0x160>
 800ce50:	3501      	adds	r5, #1
 800ce52:	68e3      	ldr	r3, [r4, #12]
 800ce54:	9903      	ldr	r1, [sp, #12]
 800ce56:	1a5b      	subs	r3, r3, r1
 800ce58:	42ab      	cmp	r3, r5
 800ce5a:	dcf2      	bgt.n	800ce42 <_printf_i+0x216>
 800ce5c:	e7eb      	b.n	800ce36 <_printf_i+0x20a>
 800ce5e:	2500      	movs	r5, #0
 800ce60:	f104 0619 	add.w	r6, r4, #25
 800ce64:	e7f5      	b.n	800ce52 <_printf_i+0x226>
 800ce66:	bf00      	nop
 800ce68:	0800dc79 	.word	0x0800dc79
 800ce6c:	0800dc8a 	.word	0x0800dc8a

0800ce70 <__malloc_lock>:
 800ce70:	4801      	ldr	r0, [pc, #4]	; (800ce78 <__malloc_lock+0x8>)
 800ce72:	f7ff bc65 	b.w	800c740 <__retarget_lock_acquire_recursive>
 800ce76:	bf00      	nop
 800ce78:	20005300 	.word	0x20005300

0800ce7c <__malloc_unlock>:
 800ce7c:	4801      	ldr	r0, [pc, #4]	; (800ce84 <__malloc_unlock+0x8>)
 800ce7e:	f7ff bc60 	b.w	800c742 <__retarget_lock_release_recursive>
 800ce82:	bf00      	nop
 800ce84:	20005300 	.word	0x20005300

0800ce88 <_realloc_r>:
 800ce88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce8c:	4680      	mov	r8, r0
 800ce8e:	4614      	mov	r4, r2
 800ce90:	460e      	mov	r6, r1
 800ce92:	b921      	cbnz	r1, 800ce9e <_realloc_r+0x16>
 800ce94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ce98:	4611      	mov	r1, r2
 800ce9a:	f7ff bdd9 	b.w	800ca50 <_malloc_r>
 800ce9e:	b92a      	cbnz	r2, 800ceac <_realloc_r+0x24>
 800cea0:	f000 f84c 	bl	800cf3c <_free_r>
 800cea4:	4625      	mov	r5, r4
 800cea6:	4628      	mov	r0, r5
 800cea8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ceac:	f000 f892 	bl	800cfd4 <_malloc_usable_size_r>
 800ceb0:	4284      	cmp	r4, r0
 800ceb2:	4607      	mov	r7, r0
 800ceb4:	d802      	bhi.n	800cebc <_realloc_r+0x34>
 800ceb6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ceba:	d812      	bhi.n	800cee2 <_realloc_r+0x5a>
 800cebc:	4621      	mov	r1, r4
 800cebe:	4640      	mov	r0, r8
 800cec0:	f7ff fdc6 	bl	800ca50 <_malloc_r>
 800cec4:	4605      	mov	r5, r0
 800cec6:	2800      	cmp	r0, #0
 800cec8:	d0ed      	beq.n	800cea6 <_realloc_r+0x1e>
 800ceca:	42bc      	cmp	r4, r7
 800cecc:	4622      	mov	r2, r4
 800cece:	4631      	mov	r1, r6
 800ced0:	bf28      	it	cs
 800ced2:	463a      	movcs	r2, r7
 800ced4:	f7ff fc36 	bl	800c744 <memcpy>
 800ced8:	4631      	mov	r1, r6
 800ceda:	4640      	mov	r0, r8
 800cedc:	f000 f82e 	bl	800cf3c <_free_r>
 800cee0:	e7e1      	b.n	800cea6 <_realloc_r+0x1e>
 800cee2:	4635      	mov	r5, r6
 800cee4:	e7df      	b.n	800cea6 <_realloc_r+0x1e>

0800cee6 <memmove>:
 800cee6:	4288      	cmp	r0, r1
 800cee8:	b510      	push	{r4, lr}
 800ceea:	eb01 0402 	add.w	r4, r1, r2
 800ceee:	d902      	bls.n	800cef6 <memmove+0x10>
 800cef0:	4284      	cmp	r4, r0
 800cef2:	4623      	mov	r3, r4
 800cef4:	d807      	bhi.n	800cf06 <memmove+0x20>
 800cef6:	1e43      	subs	r3, r0, #1
 800cef8:	42a1      	cmp	r1, r4
 800cefa:	d008      	beq.n	800cf0e <memmove+0x28>
 800cefc:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cf00:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cf04:	e7f8      	b.n	800cef8 <memmove+0x12>
 800cf06:	4402      	add	r2, r0
 800cf08:	4601      	mov	r1, r0
 800cf0a:	428a      	cmp	r2, r1
 800cf0c:	d100      	bne.n	800cf10 <memmove+0x2a>
 800cf0e:	bd10      	pop	{r4, pc}
 800cf10:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cf14:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cf18:	e7f7      	b.n	800cf0a <memmove+0x24>
	...

0800cf1c <_sbrk_r>:
 800cf1c:	b538      	push	{r3, r4, r5, lr}
 800cf1e:	4d06      	ldr	r5, [pc, #24]	; (800cf38 <_sbrk_r+0x1c>)
 800cf20:	2300      	movs	r3, #0
 800cf22:	4604      	mov	r4, r0
 800cf24:	4608      	mov	r0, r1
 800cf26:	602b      	str	r3, [r5, #0]
 800cf28:	f7f7 fc22 	bl	8004770 <_sbrk>
 800cf2c:	1c43      	adds	r3, r0, #1
 800cf2e:	d102      	bne.n	800cf36 <_sbrk_r+0x1a>
 800cf30:	682b      	ldr	r3, [r5, #0]
 800cf32:	b103      	cbz	r3, 800cf36 <_sbrk_r+0x1a>
 800cf34:	6023      	str	r3, [r4, #0]
 800cf36:	bd38      	pop	{r3, r4, r5, pc}
 800cf38:	2000530c 	.word	0x2000530c

0800cf3c <_free_r>:
 800cf3c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cf3e:	2900      	cmp	r1, #0
 800cf40:	d044      	beq.n	800cfcc <_free_r+0x90>
 800cf42:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cf46:	9001      	str	r0, [sp, #4]
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	f1a1 0404 	sub.w	r4, r1, #4
 800cf4e:	bfb8      	it	lt
 800cf50:	18e4      	addlt	r4, r4, r3
 800cf52:	f7ff ff8d 	bl	800ce70 <__malloc_lock>
 800cf56:	4a1e      	ldr	r2, [pc, #120]	; (800cfd0 <_free_r+0x94>)
 800cf58:	9801      	ldr	r0, [sp, #4]
 800cf5a:	6813      	ldr	r3, [r2, #0]
 800cf5c:	b933      	cbnz	r3, 800cf6c <_free_r+0x30>
 800cf5e:	6063      	str	r3, [r4, #4]
 800cf60:	6014      	str	r4, [r2, #0]
 800cf62:	b003      	add	sp, #12
 800cf64:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cf68:	f7ff bf88 	b.w	800ce7c <__malloc_unlock>
 800cf6c:	42a3      	cmp	r3, r4
 800cf6e:	d908      	bls.n	800cf82 <_free_r+0x46>
 800cf70:	6825      	ldr	r5, [r4, #0]
 800cf72:	1961      	adds	r1, r4, r5
 800cf74:	428b      	cmp	r3, r1
 800cf76:	bf01      	itttt	eq
 800cf78:	6819      	ldreq	r1, [r3, #0]
 800cf7a:	685b      	ldreq	r3, [r3, #4]
 800cf7c:	1949      	addeq	r1, r1, r5
 800cf7e:	6021      	streq	r1, [r4, #0]
 800cf80:	e7ed      	b.n	800cf5e <_free_r+0x22>
 800cf82:	461a      	mov	r2, r3
 800cf84:	685b      	ldr	r3, [r3, #4]
 800cf86:	b10b      	cbz	r3, 800cf8c <_free_r+0x50>
 800cf88:	42a3      	cmp	r3, r4
 800cf8a:	d9fa      	bls.n	800cf82 <_free_r+0x46>
 800cf8c:	6811      	ldr	r1, [r2, #0]
 800cf8e:	1855      	adds	r5, r2, r1
 800cf90:	42a5      	cmp	r5, r4
 800cf92:	d10b      	bne.n	800cfac <_free_r+0x70>
 800cf94:	6824      	ldr	r4, [r4, #0]
 800cf96:	4421      	add	r1, r4
 800cf98:	1854      	adds	r4, r2, r1
 800cf9a:	42a3      	cmp	r3, r4
 800cf9c:	6011      	str	r1, [r2, #0]
 800cf9e:	d1e0      	bne.n	800cf62 <_free_r+0x26>
 800cfa0:	681c      	ldr	r4, [r3, #0]
 800cfa2:	685b      	ldr	r3, [r3, #4]
 800cfa4:	6053      	str	r3, [r2, #4]
 800cfa6:	440c      	add	r4, r1
 800cfa8:	6014      	str	r4, [r2, #0]
 800cfaa:	e7da      	b.n	800cf62 <_free_r+0x26>
 800cfac:	d902      	bls.n	800cfb4 <_free_r+0x78>
 800cfae:	230c      	movs	r3, #12
 800cfb0:	6003      	str	r3, [r0, #0]
 800cfb2:	e7d6      	b.n	800cf62 <_free_r+0x26>
 800cfb4:	6825      	ldr	r5, [r4, #0]
 800cfb6:	1961      	adds	r1, r4, r5
 800cfb8:	428b      	cmp	r3, r1
 800cfba:	bf04      	itt	eq
 800cfbc:	6819      	ldreq	r1, [r3, #0]
 800cfbe:	685b      	ldreq	r3, [r3, #4]
 800cfc0:	6063      	str	r3, [r4, #4]
 800cfc2:	bf04      	itt	eq
 800cfc4:	1949      	addeq	r1, r1, r5
 800cfc6:	6021      	streq	r1, [r4, #0]
 800cfc8:	6054      	str	r4, [r2, #4]
 800cfca:	e7ca      	b.n	800cf62 <_free_r+0x26>
 800cfcc:	b003      	add	sp, #12
 800cfce:	bd30      	pop	{r4, r5, pc}
 800cfd0:	20005304 	.word	0x20005304

0800cfd4 <_malloc_usable_size_r>:
 800cfd4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cfd8:	1f18      	subs	r0, r3, #4
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	bfbc      	itt	lt
 800cfde:	580b      	ldrlt	r3, [r1, r0]
 800cfe0:	18c0      	addlt	r0, r0, r3
 800cfe2:	4770      	bx	lr

0800cfe4 <_init>:
 800cfe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfe6:	bf00      	nop
 800cfe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cfea:	bc08      	pop	{r3}
 800cfec:	469e      	mov	lr, r3
 800cfee:	4770      	bx	lr

0800cff0 <_fini>:
 800cff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cff2:	bf00      	nop
 800cff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cff6:	bc08      	pop	{r3}
 800cff8:	469e      	mov	lr, r3
 800cffa:	4770      	bx	lr
