Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec  9 21:07:28 2023
| Host         : DESKTOP-SM4QN4U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: vga_c/clk_divider/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_c/clk_divider/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.529        0.000                      0                  144        0.163        0.000                      0                  144        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.529        0.000                      0                   90        0.163        0.000                      0                   90        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.267        0.000                      0                   54        0.431        0.000                      0                   54  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.529ns  (required time - arrival time)
  Source:                 p/y_pad_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.117ns  (logic 2.052ns (33.545%)  route 4.065ns (66.454%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.632     5.153    p/CLK
    SLICE_X4Y38          FDCE                                         r  p/y_pad_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  p/y_pad_reg_reg[0]/Q
                         net (fo=18, routed)          1.009     6.619    p/y_pad_reg_reg[9]_0[0]
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.152     6.771 f  p/i__carry__0_i_4/O
                         net (fo=1, routed)           0.433     7.204    p/i__carry__0_i_4_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.326     7.530 r  p/i__carry__0_i_3/O
                         net (fo=4, routed)           0.471     8.001    p/i__carry__0_i_3_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I1_O)        0.124     8.125 r  p/pad_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.330     8.455    p/pad_on0_carry__0_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.834 f  p/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.306     9.140    vga_c/rgb_reg[11]_i_2_0[0]
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.373     9.513 r  vga_c/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.263     9.776    vga_c/rgb_reg[11]_i_6_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124     9.900 f  vga_c/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.607    10.508    vga_c/rgb_reg[11]_i_2_n_0
    SLICE_X1Y41          LUT3 (Prop_lut3_I2_O)        0.118    10.626 r  vga_c/rgb_reg[10]_i_1/O
                         net (fo=3, routed)           0.645    11.270    rgb_next[10]
    SLICE_X0Y38          FDRE                                         r  rgb_reg_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.516    14.857    clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  rgb_reg_reg[10]_lopt_replica/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)       -0.283    14.799    rgb_reg_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -11.270    
  -------------------------------------------------------------------
                         slack                                  3.529    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 p/y_pad_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 2.052ns (33.513%)  route 4.071ns (66.487%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.632     5.153    p/CLK
    SLICE_X4Y38          FDCE                                         r  p/y_pad_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  p/y_pad_reg_reg[0]/Q
                         net (fo=18, routed)          1.009     6.619    p/y_pad_reg_reg[9]_0[0]
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.152     6.771 f  p/i__carry__0_i_4/O
                         net (fo=1, routed)           0.433     7.204    p/i__carry__0_i_4_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.326     7.530 r  p/i__carry__0_i_3/O
                         net (fo=4, routed)           0.471     8.001    p/i__carry__0_i_3_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I1_O)        0.124     8.125 r  p/pad_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.330     8.455    p/pad_on0_carry__0_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.834 f  p/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.306     9.140    vga_c/rgb_reg[11]_i_2_0[0]
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.373     9.513 r  vga_c/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.263     9.776    vga_c/rgb_reg[11]_i_6_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124     9.900 f  vga_c/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.607    10.508    vga_c/rgb_reg[11]_i_2_n_0
    SLICE_X1Y41          LUT3 (Prop_lut3_I2_O)        0.118    10.626 r  vga_c/rgb_reg[10]_i_1/O
                         net (fo=3, routed)           0.651    11.276    rgb_next[10]
    SLICE_X0Y38          FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.516    14.857    clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)       -0.269    14.813    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -11.276    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.814ns  (required time - arrival time)
  Source:                 p/y_pad_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 2.058ns (34.102%)  route 3.977ns (65.898%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.632     5.153    p/CLK
    SLICE_X4Y38          FDCE                                         r  p/y_pad_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  p/y_pad_reg_reg[0]/Q
                         net (fo=18, routed)          1.009     6.619    p/y_pad_reg_reg[9]_0[0]
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.152     6.771 f  p/i__carry__0_i_4/O
                         net (fo=1, routed)           0.433     7.204    p/i__carry__0_i_4_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.326     7.530 r  p/i__carry__0_i_3/O
                         net (fo=4, routed)           0.471     8.001    p/i__carry__0_i_3_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I1_O)        0.124     8.125 r  p/pad_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.330     8.455    p/pad_on0_carry__0_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.834 r  p/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.306     9.140    vga_c/rgb_reg[11]_i_2_0[0]
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.373     9.513 f  vga_c/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.263     9.776    vga_c/rgb_reg[11]_i_6_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124     9.900 r  vga_c/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.607    10.508    vga_c/rgb_reg[11]_i_2_n_0
    SLICE_X1Y41          LUT3 (Prop_lut3_I0_O)        0.124    10.632 r  vga_c/rgb_reg[11]_i_1/O
                         net (fo=6, routed)           0.557    11.188    rgb_next[11]
    SLICE_X1Y39          FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)       -0.081    15.002    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -11.188    
  -------------------------------------------------------------------
                         slack                                  3.814    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 p/y_pad_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 2.052ns (35.493%)  route 3.729ns (64.507%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.632     5.153    p/CLK
    SLICE_X4Y38          FDCE                                         r  p/y_pad_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  p/y_pad_reg_reg[0]/Q
                         net (fo=18, routed)          1.009     6.619    p/y_pad_reg_reg[9]_0[0]
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.152     6.771 f  p/i__carry__0_i_4/O
                         net (fo=1, routed)           0.433     7.204    p/i__carry__0_i_4_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.326     7.530 r  p/i__carry__0_i_3/O
                         net (fo=4, routed)           0.471     8.001    p/i__carry__0_i_3_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I1_O)        0.124     8.125 r  p/pad_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.330     8.455    p/pad_on0_carry__0_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.834 f  p/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.306     9.140    vga_c/rgb_reg[11]_i_2_0[0]
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.373     9.513 r  vga_c/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.263     9.776    vga_c/rgb_reg[11]_i_6_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124     9.900 f  vga_c/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.607    10.508    vga_c/rgb_reg[11]_i_2_n_0
    SLICE_X1Y41          LUT3 (Prop_lut3_I2_O)        0.118    10.626 r  vga_c/rgb_reg[10]_i_1/O
                         net (fo=3, routed)           0.309    10.935    rgb_next[10]
    SLICE_X1Y39          FDRE                                         r  rgb_reg_reg[10]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  rgb_reg_reg[10]_lopt_replica_2/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)       -0.297    14.786    rgb_reg_reg[10]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                         -10.935    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 p/y_pad_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 2.058ns (34.383%)  route 3.928ns (65.617%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.632     5.153    p/CLK
    SLICE_X4Y38          FDCE                                         r  p/y_pad_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  p/y_pad_reg_reg[0]/Q
                         net (fo=18, routed)          1.009     6.619    p/y_pad_reg_reg[9]_0[0]
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.152     6.771 f  p/i__carry__0_i_4/O
                         net (fo=1, routed)           0.433     7.204    p/i__carry__0_i_4_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.326     7.530 r  p/i__carry__0_i_3/O
                         net (fo=4, routed)           0.471     8.001    p/i__carry__0_i_3_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I1_O)        0.124     8.125 r  p/pad_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.330     8.455    p/pad_on0_carry__0_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.834 r  p/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.306     9.140    vga_c/rgb_reg[11]_i_2_0[0]
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.373     9.513 f  vga_c/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.263     9.776    vga_c/rgb_reg[11]_i_6_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124     9.900 r  vga_c/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.607    10.508    vga_c/rgb_reg[11]_i_2_n_0
    SLICE_X1Y41          LUT3 (Prop_lut3_I0_O)        0.124    10.632 r  vga_c/rgb_reg[11]_i_1/O
                         net (fo=6, routed)           0.507    11.139    rgb_next[11]
    SLICE_X1Y44          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_4/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y44          FDRE (Setup_fdre_C_D)       -0.067    15.018    rgb_reg_reg[11]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -11.139    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             3.884ns  (required time - arrival time)
  Source:                 p/y_pad_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.984ns  (logic 2.058ns (34.390%)  route 3.926ns (65.610%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.632     5.153    p/CLK
    SLICE_X4Y38          FDCE                                         r  p/y_pad_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  p/y_pad_reg_reg[0]/Q
                         net (fo=18, routed)          1.009     6.619    p/y_pad_reg_reg[9]_0[0]
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.152     6.771 f  p/i__carry__0_i_4/O
                         net (fo=1, routed)           0.433     7.204    p/i__carry__0_i_4_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.326     7.530 r  p/i__carry__0_i_3/O
                         net (fo=4, routed)           0.471     8.001    p/i__carry__0_i_3_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I1_O)        0.124     8.125 r  p/pad_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.330     8.455    p/pad_on0_carry__0_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.834 r  p/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.306     9.140    vga_c/rgb_reg[11]_i_2_0[0]
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.373     9.513 f  vga_c/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.263     9.776    vga_c/rgb_reg[11]_i_6_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124     9.900 r  vga_c/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.607    10.508    vga_c/rgb_reg[11]_i_2_n_0
    SLICE_X1Y41          LUT3 (Prop_lut3_I0_O)        0.124    10.632 r  vga_c/rgb_reg[11]_i_1/O
                         net (fo=6, routed)           0.506    11.138    rgb_next[11]
    SLICE_X1Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)       -0.061    15.022    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -11.138    
  -------------------------------------------------------------------
                         slack                                  3.884    

Slack (MET) :             3.888ns  (required time - arrival time)
  Source:                 p/y_pad_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.984ns  (logic 2.058ns (34.394%)  route 3.926ns (65.606%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.632     5.153    p/CLK
    SLICE_X4Y38          FDCE                                         r  p/y_pad_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  p/y_pad_reg_reg[0]/Q
                         net (fo=18, routed)          1.009     6.619    p/y_pad_reg_reg[9]_0[0]
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.152     6.771 f  p/i__carry__0_i_4/O
                         net (fo=1, routed)           0.433     7.204    p/i__carry__0_i_4_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.326     7.530 r  p/i__carry__0_i_3/O
                         net (fo=4, routed)           0.471     8.001    p/i__carry__0_i_3_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I1_O)        0.124     8.125 r  p/pad_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.330     8.455    p/pad_on0_carry__0_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.834 r  p/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.306     9.140    vga_c/rgb_reg[11]_i_2_0[0]
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.373     9.513 f  vga_c/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.263     9.776    vga_c/rgb_reg[11]_i_6_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124     9.900 r  vga_c/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.607    10.508    vga_c/rgb_reg[11]_i_2_n_0
    SLICE_X1Y41          LUT3 (Prop_lut3_I0_O)        0.124    10.632 r  vga_c/rgb_reg[11]_i_1/O
                         net (fo=6, routed)           0.505    11.137    rgb_next[11]
    SLICE_X1Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)       -0.058    15.025    rgb_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -11.137    
  -------------------------------------------------------------------
                         slack                                  3.888    

Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 p/y_pad_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 2.058ns (35.206%)  route 3.788ns (64.794%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.632     5.153    p/CLK
    SLICE_X4Y38          FDCE                                         r  p/y_pad_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  p/y_pad_reg_reg[0]/Q
                         net (fo=18, routed)          1.009     6.619    p/y_pad_reg_reg[9]_0[0]
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.152     6.771 f  p/i__carry__0_i_4/O
                         net (fo=1, routed)           0.433     7.204    p/i__carry__0_i_4_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.326     7.530 r  p/i__carry__0_i_3/O
                         net (fo=4, routed)           0.471     8.001    p/i__carry__0_i_3_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I1_O)        0.124     8.125 r  p/pad_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.330     8.455    p/pad_on0_carry__0_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.834 r  p/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.306     9.140    vga_c/rgb_reg[11]_i_2_0[0]
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.373     9.513 f  vga_c/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.263     9.776    vga_c/rgb_reg[11]_i_6_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124     9.900 r  vga_c/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.607    10.508    vga_c/rgb_reg[11]_i_2_n_0
    SLICE_X1Y41          LUT3 (Prop_lut3_I0_O)        0.124    10.632 r  vga_c/rgb_reg[11]_i_1/O
                         net (fo=6, routed)           0.367    10.999    rgb_next[11]
    SLICE_X1Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)       -0.047    15.036    rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -10.999    
  -------------------------------------------------------------------
                         slack                                  4.037    

Slack (MET) :             4.123ns  (required time - arrival time)
  Source:                 p/y_pad_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.740ns  (logic 2.058ns (35.851%)  route 3.682ns (64.149%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.632     5.153    p/CLK
    SLICE_X4Y38          FDCE                                         r  p/y_pad_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  p/y_pad_reg_reg[0]/Q
                         net (fo=18, routed)          1.009     6.619    p/y_pad_reg_reg[9]_0[0]
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.152     6.771 f  p/i__carry__0_i_4/O
                         net (fo=1, routed)           0.433     7.204    p/i__carry__0_i_4_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.326     7.530 r  p/i__carry__0_i_3/O
                         net (fo=4, routed)           0.471     8.001    p/i__carry__0_i_3_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I1_O)        0.124     8.125 r  p/pad_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.330     8.455    p/pad_on0_carry__0_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.834 f  p/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.306     9.140    vga_c/rgb_reg[11]_i_2_0[0]
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.373     9.513 r  vga_c/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.263     9.776    vga_c/rgb_reg[11]_i_6_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124     9.900 f  vga_c/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.308    10.208    vga_c/rgb_reg[11]_i_2_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I5_O)        0.124    10.332 r  vga_c/rgb_reg[8]_i_1/O
                         net (fo=3, routed)           0.562    10.894    rgb_next[8]
    SLICE_X0Y41          FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.067    15.017    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -10.894    
  -------------------------------------------------------------------
                         slack                                  4.123    

Slack (MET) :             4.149ns  (required time - arrival time)
  Source:                 p/y_pad_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 2.058ns (36.019%)  route 3.656ns (63.981%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.632     5.153    p/CLK
    SLICE_X4Y38          FDCE                                         r  p/y_pad_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  p/y_pad_reg_reg[0]/Q
                         net (fo=18, routed)          1.009     6.619    p/y_pad_reg_reg[9]_0[0]
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.152     6.771 f  p/i__carry__0_i_4/O
                         net (fo=1, routed)           0.433     7.204    p/i__carry__0_i_4_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.326     7.530 r  p/i__carry__0_i_3/O
                         net (fo=4, routed)           0.471     8.001    p/i__carry__0_i_3_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I1_O)        0.124     8.125 r  p/pad_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.330     8.455    p/pad_on0_carry__0_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.834 f  p/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.306     9.140    vga_c/rgb_reg[11]_i_2_0[0]
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.373     9.513 r  vga_c/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.263     9.776    vga_c/rgb_reg[11]_i_6_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124     9.900 f  vga_c/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.308    10.208    vga_c/rgb_reg[11]_i_2_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I5_O)        0.124    10.332 r  vga_c/rgb_reg[8]_i_1/O
                         net (fo=3, routed)           0.535    10.867    rgb_next[8]
    SLICE_X0Y40          FDRE                                         r  rgb_reg_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  rgb_reg_reg[8]_lopt_replica/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y40          FDRE (Setup_fdre_C_D)       -0.067    15.016    rgb_reg_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  4.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 reset_btn/deb_inst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_btn/deb_inst/r3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.592     1.475    reset_btn/deb_inst/CLK
    SLICE_X5Y42          FDRE                                         r  reset_btn/deb_inst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  reset_btn/deb_inst/r2_reg/Q
                         net (fo=1, routed)           0.099     1.715    reset_btn/deb_inst/r2
    SLICE_X6Y43          FDRE                                         r  reset_btn/deb_inst/r3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.864     1.991    reset_btn/deb_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/deb_inst/r3_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.060     1.552    reset_btn/deb_inst/r3_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 reset_btn/deb_inst/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_btn/pulser_inst/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.593     1.476    reset_btn/deb_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/deb_inst/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.148     1.624 r  reset_btn/deb_inst/r3_reg/Q
                         net (fo=2, routed)           0.073     1.697    reset_btn/deb_inst/debounced_btn
    SLICE_X6Y43          LUT2 (Prop_lut2_I0_O)        0.098     1.795 r  reset_btn/deb_inst/btn_out_i_1/O
                         net (fo=1, routed)           0.000     1.795    reset_btn/pulser_inst/btn_out_reg_1
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.864     1.991    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.120     1.596    reset_btn/pulser_inst/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga_c/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.265%)  route 0.145ns (43.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.595     1.478    vga_c/CLK
    SLICE_X1Y43          FDCE                                         r  vga_c/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.141     1.619 f  vga_c/h_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.145     1.764    vga_c/h_count_reg_reg[9]_0[6]
    SLICE_X1Y42          LUT6 (Prop_lut6_I4_O)        0.045     1.809 r  vga_c/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.809    vga_c/h_sync_next
    SLICE_X1Y42          FDCE                                         r  vga_c/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.865     1.992    vga_c/CLK
    SLICE_X1Y42          FDCE                                         r  vga_c/h_sync_reg_reg/C
                         clock pessimism             -0.499     1.493    
    SLICE_X1Y42          FDCE (Hold_fdce_C_D)         0.091     1.584    vga_c/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 p/x_delta_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/x_ball_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.249ns (68.213%)  route 0.116ns (31.787%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.593     1.476    p/CLK
    SLICE_X5Y44          FDCE                                         r  p/x_delta_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  p/x_delta_reg_reg[9]/Q
                         net (fo=9, routed)           0.116     1.733    p/x_delta_reg[9]
    SLICE_X4Y44          LUT2 (Prop_lut2_I1_O)        0.045     1.778 r  p/x_ball_reg0_carry_i_1/O
                         net (fo=1, routed)           0.000     1.778    p/x_ball_reg0_carry_i_1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.841 r  p/x_ball_reg0_carry/O[3]
                         net (fo=1, routed)           0.000     1.841    p/x_ball_reg0[5]
    SLICE_X4Y44          FDCE                                         r  p/x_ball_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.864     1.991    p/CLK
    SLICE_X4Y44          FDCE                                         r  p/x_ball_reg_reg[5]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X4Y44          FDCE (Hold_fdce_C_D)         0.105     1.594    p/x_ball_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 p/x_delta_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/x_ball_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.687%)  route 0.115ns (31.313%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.593     1.476    p/CLK
    SLICE_X5Y44          FDCE                                         r  p/x_delta_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  p/x_delta_reg_reg[9]/Q
                         net (fo=9, routed)           0.115     1.732    p/x_delta_reg[9]
    SLICE_X4Y44          LUT2 (Prop_lut2_I1_O)        0.045     1.777 r  p/x_ball_reg0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.777    p/x_ball_reg0_carry_i_2_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.843 r  p/x_ball_reg0_carry/O[2]
                         net (fo=1, routed)           0.000     1.843    p/x_ball_reg0[4]
    SLICE_X4Y44          FDCE                                         r  p/x_ball_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.864     1.991    p/CLK
    SLICE_X4Y44          FDCE                                         r  p/x_ball_reg_reg[4]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X4Y44          FDCE (Hold_fdce_C_D)         0.105     1.594    p/x_ball_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 p/y_delta_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/y_ball_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.256ns (64.055%)  route 0.144ns (35.945%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.474    p/CLK
    SLICE_X7Y38          FDCE                                         r  p/y_delta_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  p/y_delta_reg_reg[9]/Q
                         net (fo=9, routed)           0.144     1.759    p/y_delta_reg[9]
    SLICE_X6Y38          LUT2 (Prop_lut2_I1_O)        0.045     1.804 r  p/y_ball_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.804    p/y_ball_reg0_carry_i_4_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.874 r  p/y_ball_reg0_carry/O[0]
                         net (fo=1, routed)           0.000     1.874    p/y_ball_reg0[2]
    SLICE_X6Y38          FDCE                                         r  p/y_ball_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.862     1.989    p/CLK
    SLICE_X6Y38          FDCE                                         r  p/y_ball_reg_reg[2]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X6Y38          FDCE (Hold_fdce_C_D)         0.134     1.621    p/y_ball_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 p/y_delta_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/y_ball_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.252ns (63.054%)  route 0.148ns (36.946%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.474    p/CLK
    SLICE_X7Y38          FDCE                                         r  p/y_delta_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  p/y_delta_reg_reg[9]/Q
                         net (fo=9, routed)           0.148     1.763    p/y_delta_reg[9]
    SLICE_X6Y38          LUT2 (Prop_lut2_I1_O)        0.045     1.808 r  p/y_ball_reg0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.808    p/y_ball_reg0_carry_i_3_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.874 r  p/y_ball_reg0_carry/O[1]
                         net (fo=1, routed)           0.000     1.874    p/y_ball_reg0[3]
    SLICE_X6Y38          FDCE                                         r  p/y_ball_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.862     1.989    p/CLK
    SLICE_X6Y38          FDCE                                         r  p/y_ball_reg_reg[3]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X6Y38          FDCE (Hold_fdce_C_D)         0.134     1.621    p/y_ball_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 p/x_ball_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/x_ball_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.265ns (72.463%)  route 0.101ns (27.537%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.593     1.476    p/CLK
    SLICE_X4Y45          FDCE                                         r  p/x_ball_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  p/x_ball_reg_reg[6]/Q
                         net (fo=9, routed)           0.101     1.718    p/x_ball_reg_reg[9]_0[5]
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.842 r  p/x_ball_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.842    p/x_ball_reg0[7]
    SLICE_X4Y45          FDCE                                         r  p/x_ball_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.864     1.991    p/CLK
    SLICE_X4Y45          FDCE                                         r  p/x_ball_reg_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X4Y45          FDCE (Hold_fdce_C_D)         0.105     1.581    p/x_ball_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 p/y_ball_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/y_ball_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.293ns (74.107%)  route 0.102ns (25.893%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.474    p/CLK
    SLICE_X6Y39          FDCE                                         r  p/y_ball_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  p/y_ball_reg_reg[8]/Q
                         net (fo=13, routed)          0.102     1.741    p/Q[7]
    SLICE_X6Y39          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.870 r  p/y_ball_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.870    p/y_ball_reg0[9]
    SLICE_X6Y39          FDCE                                         r  p/y_ball_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.862     1.989    p/CLK
    SLICE_X6Y39          FDCE                                         r  p/y_ball_reg_reg[9]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X6Y39          FDCE (Hold_fdce_C_D)         0.134     1.608    p/y_ball_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 p/y_ball_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/y_ball_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.293ns (74.083%)  route 0.103ns (25.917%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.474    p/CLK
    SLICE_X6Y38          FDCE                                         r  p/y_ball_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  p/y_ball_reg_reg[4]/Q
                         net (fo=14, routed)          0.103     1.741    p/Q[3]
    SLICE_X6Y38          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.870 r  p/y_ball_reg0_carry/O[3]
                         net (fo=1, routed)           0.000     1.870    p/y_ball_reg0[5]
    SLICE_X6Y38          FDCE                                         r  p/y_ball_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.862     1.989    p/CLK
    SLICE_X6Y38          FDCE                                         r  p/y_ball_reg_reg[5]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X6Y38          FDCE (Hold_fdce_C_D)         0.134     1.608    p/y_ball_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y43    p/x_ball_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y44    p/x_ball_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y44    p/x_ball_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y44    p/x_ball_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y44    p/x_ball_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y45    p/x_ball_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y45    p/x_ball_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y45    p/x_ball_reg_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y40    p/y_ball_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y44    p/x_ball_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y44    p/x_ball_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y44    p/x_ball_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y44    p/x_ball_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y45    p/x_ball_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y45    p/x_ball_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y45    p/x_ball_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y40    p/y_ball_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38    p/y_ball_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38    p/y_ball_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    p/x_ball_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44    vga_c/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43    vga_c/h_count_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44    vga_c/h_count_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43    vga_c/h_count_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    rgb_reg_reg[11]_lopt_replica_4/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44    vga_c/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44    vga_c/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    p/x_ball_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y44    p/x_ball_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.267ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/y_pad_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.518ns (22.861%)  route 1.748ns (77.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.635     5.156    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     5.674 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=76, routed)          1.748     7.422    p/AR[0]
    SLICE_X5Y40          FDCE                                         f  p/y_pad_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.515    14.856    p/CLK
    SLICE_X5Y40          FDCE                                         r  p/y_pad_reg_reg[9]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X5Y40          FDCE (Recov_fdce_C_CLR)     -0.405    14.689    p/y_pad_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  7.267    

Slack (MET) :             7.388ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/y_pad_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.518ns (24.160%)  route 1.626ns (75.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.635     5.156    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     5.674 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=76, routed)          1.626     7.300    p/AR[0]
    SLICE_X4Y38          FDCE                                         f  p/y_pad_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.514    14.855    p/CLK
    SLICE_X4Y38          FDCE                                         r  p/y_pad_reg_reg[0]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X4Y38          FDCE (Recov_fdce_C_CLR)     -0.405    14.688    p/y_pad_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                  7.388    

Slack (MET) :             7.390ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.518ns (24.289%)  route 1.615ns (75.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.635     5.156    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     5.674 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=76, routed)          1.615     7.289    vga_c/AR[0]
    SLICE_X3Y41          FDCE                                         f  vga_c/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.518    14.859    vga_c/CLK
    SLICE_X3Y41          FDCE                                         r  vga_c/h_count_reg_reg[7]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y41          FDCE (Recov_fdce_C_CLR)     -0.405    14.679    vga_c/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  7.390    

Slack (MET) :             7.390ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.518ns (24.289%)  route 1.615ns (75.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.635     5.156    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     5.674 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=76, routed)          1.615     7.289    vga_c/AR[0]
    SLICE_X3Y41          FDCE                                         f  vga_c/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.518    14.859    vga_c/CLK
    SLICE_X3Y41          FDCE                                         r  vga_c/h_count_reg_reg[9]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y41          FDCE (Recov_fdce_C_CLR)     -0.405    14.679    vga_c/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  7.390    

Slack (MET) :             7.392ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/y_pad_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.518ns (24.209%)  route 1.622ns (75.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.635     5.156    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     5.674 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=76, routed)          1.622     7.296    p/AR[0]
    SLICE_X5Y38          FDCE                                         f  p/y_pad_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.514    14.855    p/CLK
    SLICE_X5Y38          FDCE                                         r  p/y_pad_reg_reg[1]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X5Y38          FDCE (Recov_fdce_C_CLR)     -0.405    14.688    p/y_pad_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  7.392    

Slack (MET) :             7.392ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/y_pad_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.518ns (24.209%)  route 1.622ns (75.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.635     5.156    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     5.674 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=76, routed)          1.622     7.296    p/AR[0]
    SLICE_X5Y38          FDCE                                         f  p/y_pad_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.514    14.855    p/CLK
    SLICE_X5Y38          FDCE                                         r  p/y_pad_reg_reg[2]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X5Y38          FDCE (Recov_fdce_C_CLR)     -0.405    14.688    p/y_pad_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  7.392    

Slack (MET) :             7.392ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/y_pad_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.518ns (24.209%)  route 1.622ns (75.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.635     5.156    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     5.674 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=76, routed)          1.622     7.296    p/AR[0]
    SLICE_X5Y38          FDCE                                         f  p/y_pad_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.514    14.855    p/CLK
    SLICE_X5Y38          FDCE                                         r  p/y_pad_reg_reg[3]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X5Y38          FDCE (Recov_fdce_C_CLR)     -0.405    14.688    p/y_pad_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  7.392    

Slack (MET) :             7.392ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/y_pad_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.518ns (24.209%)  route 1.622ns (75.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.635     5.156    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     5.674 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=76, routed)          1.622     7.296    p/AR[0]
    SLICE_X5Y38          FDCE                                         f  p/y_pad_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.514    14.855    p/CLK
    SLICE_X5Y38          FDCE                                         r  p/y_pad_reg_reg[4]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X5Y38          FDCE (Recov_fdce_C_CLR)     -0.405    14.688    p/y_pad_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  7.392    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/x_ball_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.518ns (24.632%)  route 1.585ns (75.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.635     5.156    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     5.674 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=76, routed)          1.585     7.259    p/AR[0]
    SLICE_X4Y45          FDCE                                         f  p/x_ball_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.517    14.858    p/CLK
    SLICE_X4Y45          FDCE                                         r  p/x_ball_reg_reg[6]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y45          FDCE (Recov_fdce_C_CLR)     -0.405    14.691    p/x_ball_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/x_ball_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.518ns (24.632%)  route 1.585ns (75.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.635     5.156    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     5.674 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=76, routed)          1.585     7.259    p/AR[0]
    SLICE_X4Y45          FDCE                                         f  p/x_ball_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.517    14.858    p/CLK
    SLICE_X4Y45          FDCE                                         r  p/x_ball_reg_reg[7]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y45          FDCE (Recov_fdce_C_CLR)     -0.405    14.691    p/x_ball_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                  7.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/clk_divider/r_25MHz_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.225%)  route 0.191ns (53.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.593     1.476    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     1.640 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=76, routed)          0.191     1.831    vga_c/clk_divider/AR[0]
    SLICE_X4Y43          FDCE                                         f  vga_c/clk_divider/r_25MHz_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.864     1.991    vga_c/clk_divider/CLK
    SLICE_X4Y43          FDCE                                         r  vga_c/clk_divider/r_25MHz_reg[0]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X4Y43          FDCE (Remov_fdce_C_CLR)     -0.092     1.400    vga_c/clk_divider/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/clk_divider/r_25MHz_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.225%)  route 0.191ns (53.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.593     1.476    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     1.640 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=76, routed)          0.191     1.831    vga_c/clk_divider/AR[0]
    SLICE_X4Y43          FDCE                                         f  vga_c/clk_divider/r_25MHz_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.864     1.991    vga_c/clk_divider/CLK
    SLICE_X4Y43          FDCE                                         r  vga_c/clk_divider/r_25MHz_reg[1]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X4Y43          FDCE (Remov_fdce_C_CLR)     -0.092     1.400    vga_c/clk_divider/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/x_ball_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.978%)  route 0.227ns (58.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.593     1.476    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     1.640 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=76, routed)          0.227     1.867    p/AR[0]
    SLICE_X3Y43          FDCE                                         f  p/x_ball_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.866     1.993    p/CLK
    SLICE_X3Y43          FDCE                                         r  p/x_ball_reg_reg[1]/C
                         clock pessimism             -0.478     1.515    
    SLICE_X3Y43          FDCE (Remov_fdce_C_CLR)     -0.092     1.423    p/x_ball_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.243%)  route 0.289ns (63.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.593     1.476    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     1.640 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=76, routed)          0.289     1.929    vga_c/AR[0]
    SLICE_X2Y42          FDCE                                         f  vga_c/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.865     1.992    vga_c/CLK
    SLICE_X2Y42          FDCE                                         r  vga_c/h_count_reg_reg[2]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X2Y42          FDCE (Remov_fdce_C_CLR)     -0.067     1.447    vga_c/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.243%)  route 0.289ns (63.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.593     1.476    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     1.640 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=76, routed)          0.289     1.929    vga_c/AR[0]
    SLICE_X2Y42          FDCE                                         f  vga_c/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.865     1.992    vga_c/CLK
    SLICE_X2Y42          FDCE                                         r  vga_c/h_count_reg_reg[3]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X2Y42          FDCE (Remov_fdce_C_CLR)     -0.067     1.447    vga_c/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/y_ball_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.845%)  route 0.258ns (61.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.593     1.476    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     1.640 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=76, routed)          0.258     1.898    p/AR[0]
    SLICE_X7Y40          FDCE                                         f  p/y_ball_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.863     1.990    p/CLK
    SLICE_X7Y40          FDCE                                         r  p/y_ball_reg_reg[1]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X7Y40          FDCE (Remov_fdce_C_CLR)     -0.092     1.399    p/y_ball_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/y_ball_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.449%)  route 0.312ns (65.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.593     1.476    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     1.640 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=76, routed)          0.312     1.952    p/AR[0]
    SLICE_X6Y39          FDCE                                         f  p/y_ball_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.862     1.989    p/CLK
    SLICE_X6Y39          FDCE                                         r  p/y_ball_reg_reg[6]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y39          FDCE (Remov_fdce_C_CLR)     -0.067     1.423    p/y_ball_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/y_ball_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.449%)  route 0.312ns (65.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.593     1.476    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     1.640 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=76, routed)          0.312     1.952    p/AR[0]
    SLICE_X6Y39          FDCE                                         f  p/y_ball_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.862     1.989    p/CLK
    SLICE_X6Y39          FDCE                                         r  p/y_ball_reg_reg[7]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y39          FDCE (Remov_fdce_C_CLR)     -0.067     1.423    p/y_ball_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/y_ball_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.449%)  route 0.312ns (65.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.593     1.476    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     1.640 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=76, routed)          0.312     1.952    p/AR[0]
    SLICE_X6Y39          FDCE                                         f  p/y_ball_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.862     1.989    p/CLK
    SLICE_X6Y39          FDCE                                         r  p/y_ball_reg_reg[8]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y39          FDCE (Remov_fdce_C_CLR)     -0.067     1.423    p/y_ball_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/y_ball_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.449%)  route 0.312ns (65.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.593     1.476    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     1.640 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=76, routed)          0.312     1.952    p/AR[0]
    SLICE_X6Y39          FDCE                                         f  p/y_ball_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.862     1.989    p/CLK
    SLICE_X6Y39          FDCE                                         r  p/y_ball_reg_reg[9]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y39          FDCE (Remov_fdce_C_CLR)     -0.067     1.423    p/y_ball_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.529    





