Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jan 19 13:33:47 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
| Design       : main
| Device       : xc7z014sclg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+-----------+----------+-----------------+------------+
| Rule      | Severity | Description     | Violations |
+-----------+----------+-----------------+------------+
| REQP-1580 | Warning  | Phase alignment | 1          |
+-----------+----------+-----------------+------------+

2. REPORT DETAILS
-----------------
REQP-1580#1 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst. This can result in corrupted data. The nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLK / nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>


