/* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "dut.sv:40.1-51.10" *)
module ndffnr(d, clk, pre, clr, q);
  (* src = "dut.sv:40.25-40.28" *)
  input clk;
  wire clk;
  (* src = "dut.sv:40.35-40.38" *)
  input clr;
  wire clr;
  (* src = "dut.sv:40.22-40.23" *)
  input d;
  wire d;
  (* src = "dut.sv:40.30-40.33" *)
  input pre;
  wire pre;
  (* init = 1'h0 *)
  (* src = "dut.sv:40.51-40.52" *)
  output q;
  wire q;
  (* src = "dut.sv:46.5-50.16" *)
  \$_SDFF_NN0_  q_reg /* _0_ */ (
    .C(clk),
    .D(d),
    .Q(q),
    .R(clr)
  );
endmodule
