
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  76203                       # Simulator instruction rate (inst/s)
host_mem_usage                              201488044                       # Number of bytes of host memory used
host_op_rate                                    84891                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 54828.25                       # Real time elapsed on the host
host_tick_rate                               19531186                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4178094398                       # Number of instructions simulated
sim_ops                                    4654428635                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860687724                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   100                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6403551                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12806926                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     76.532661                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       169935784                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    222043481                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      3321796                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    292122844                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     11216492                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     11219554                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3062                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       345397693                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        14456037                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          108                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         629433168                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        620538693                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      3320815                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          325391575                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     136225924                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     14780272                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     88417161                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2178094397                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2426482043                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2555188007                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.949630                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.129441                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1848861030     72.36%     72.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    262561264     10.28%     82.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    161691614      6.33%     88.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     38901945      1.52%     90.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     22992998      0.90%     91.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     12185053      0.48%     91.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     21250186      0.83%     92.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     50517993      1.98%     94.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    136225924      5.33%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2555188007                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     13194605                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2075994119                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             514628058                       # Number of loads committed
system.switch_cpus.commit.membars            16422247                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1475177871     60.79%     60.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     85410844      3.52%     64.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      1642145      0.07%     64.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     27308386      1.13%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     18064923      0.74%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt      7434331      0.31%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     24633760      1.02%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     29643963      1.22%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      4147887      0.17%     68.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     28950159      1.19%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1642175      0.07%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    514628058     21.21%     91.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    207797541      8.56%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2426482043                       # Class of committed instruction
system.switch_cpus.commit.refs              722425599                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         217505608                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2178094397                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2426482043                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.179017                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.179017                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    2061259810                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           996                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    165436973                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     2549156331                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        100185648                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         316830718                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        3344086                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          3579                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      86389721                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           345397693                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         181975593                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2380977649                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        590774                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             2346243669                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         6690134                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.134500                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    183687257                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    195608313                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.913642                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2568009987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.017020                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.438882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2060388277     80.23%     80.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        119049284      4.64%     84.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         25459509      0.99%     85.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         41092558      1.60%     87.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         37245575      1.45%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         17627992      0.69%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         21846320      0.85%     90.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         12132165      0.47%     90.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        233168307      9.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2568009987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1254                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      3771035                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        331616578                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.970802                       # Inst execution rate
system.switch_cpus.iew.exec_refs            759529035                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          210170584                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       457593905                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     530401851                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     14832785                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      1380959                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    211619359                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2514822036                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     549358451                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      5278338                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2493030947                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        7575578                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     186407797                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        3344086                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     197181388                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1099004                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     21203435                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        31235                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     19069654                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     15773774                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3821811                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        31235                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1157725                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2613310                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2436240592                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2468229643                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.682378                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1662437040                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.961144                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2469409440                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2784717210                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1795893006                       # number of integer regfile writes
system.switch_cpus.ipc                       0.848164                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.848164                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1498840094     59.99%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     85422485      3.42%     63.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       1642145      0.07%     63.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     28934837      1.16%     64.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     18065666      0.72%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      8101453      0.32%     65.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     25461597      1.02%     66.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     29643971      1.19%     67.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      4965864      0.20%     68.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     34955286      1.40%     69.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     69.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     69.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     69.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1642175      0.07%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            3      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    550321532     22.03%     91.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    210312113      8.42%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2498309285                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            44104080                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017654                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         8498482     19.27%     19.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     19.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     19.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     19.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     19.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            75      0.00%     19.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      3197083      7.25%     26.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      2065898      4.68%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            12      0.00%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc       791803      1.80%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       18751108     42.52%     75.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      10799619     24.49%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2277515763                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   7090270758                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2232327437                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2292916191                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2499989250                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2498309285                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     14832786                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     88339904                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        54760                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        52513                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    162709908                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2568009987                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.972858                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.792008                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1690811487     65.84%     65.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    325858919     12.69%     78.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    161146791      6.28%     84.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    116835279      4.55%     89.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     84209319      3.28%     92.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     44869352      1.75%     94.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     94347548      3.67%     98.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     27068713      1.05%     99.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     22862579      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2568009987                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.972858                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      264897538                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    518516639                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    235902206                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    310276929                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     47240516                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     10952283                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    530401851                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    211619359                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      2935289591                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      170353943                       # number of misc regfile writes
system.switch_cpus.numCycles               2568011241                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       786535049                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    2704101784                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      181380419                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        135480891                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       23320640                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        203713                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4474549505                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     2531375713                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   2836651110                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         363936863                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       20192850                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        3344086                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     263201576                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        132549198                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   2800992082                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1015511518                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     20224973                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         522048859                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     14832787                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    355447016                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           4933859987                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5042620711                       # The number of ROB writes
system.switch_cpus.timesIdled                      12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        291726119                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       189498172                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          175                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          175                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6497673                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6497494                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12995347                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6497669                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6325606                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1271878                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5131499                       # Transaction distribution
system.membus.trans_dist::ReadExReq             77942                       # Transaction distribution
system.membus.trans_dist::ReadExResp            77942                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6325607                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      9636926                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      9573548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19210474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19210474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    493784320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    488670208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    982454528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               982454528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6403549                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6403549    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6403549                       # Request fanout histogram
system.membus.reqLayer0.occupancy         14390983530                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         14181243223                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        60272455326                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6408322                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2637877                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           40                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11629343                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            89351                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           89351                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            40                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6408283                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          120                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     19492900                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              19493020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        10240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1006544896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1006555136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7769587                       # Total snoops (count)
system.tol2bus.snoopTraffic                 162800384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14267261                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.455450                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.498036                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7769417     54.46%     54.46% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6497669     45.54%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    175      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14267261                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7697612751                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13547564805                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             83400                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    411179008                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         411181696                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     82602752                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       82602752                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      3212336                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            3212357                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       645334                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            645334                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    383970588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            383973098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      77136786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            77136786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      77136786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    383970588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           461109884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1288926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   6345586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000389268966                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        73227                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        73227                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           10410088                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1216644                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    3212357                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    645334                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  6424714                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1290668                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 79086                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                 1742                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           207207                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           179558                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           159864                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           166233                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           189718                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           182679                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6          1102230                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           749707                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           248065                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9          1112349                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          649380                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          451767                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          336083                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          215737                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          205366                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          189685                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            57063                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            34010                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            38366                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            37254                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            40105                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            48287                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            42118                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            41330                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           119849                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           328365                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          150891                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           89036                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           99089                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           47785                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           46248                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           69099                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.09                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.21                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                112372122447                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               31728140000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           231352647447                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    17708.59                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               36458.59                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 4510407                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 840543                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                71.08                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               65.21                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              6424714                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1290668                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                3043686                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                3043390                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 130495                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 127968                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     49                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     40                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 57504                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 57767                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 73032                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 73188                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 73298                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 73282                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 73308                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 73315                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 73297                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 73360                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 73463                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 73441                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 73357                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 73509                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 73458                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 73233                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 73227                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 73227                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   638                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2283570                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   213.967148                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   170.343633                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   192.610905                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        78928      3.46%      3.46% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1594599     69.83%     73.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       273634     11.98%     85.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       106906      4.68%     89.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        63691      2.79%     92.74% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        50372      2.21%     94.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        55864      2.45%     97.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        20556      0.90%     98.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        39020      1.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2283570                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        73227                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     86.655796                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    82.546461                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    26.334529                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15             1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23           32      0.04%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31          272      0.37%      0.42% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         1117      1.53%      1.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         2465      3.37%      5.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         4037      5.51%     10.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         6029      8.23%     19.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         7668     10.47%     29.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         8516     11.63%     41.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         8808     12.03%     53.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         8456     11.55%     64.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         7130      9.74%     74.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111         6015      8.21%     82.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119         4263      5.82%     88.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127         3158      4.31%     92.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135         2106      2.88%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143         1321      1.80%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151          831      1.13%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159          442      0.60%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167          277      0.38%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175          115      0.16%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-183           72      0.10%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::184-191           47      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-199           26      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::200-207           14      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::208-215            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::216-223            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::224-231            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        73227                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        73227                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.601363                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.579644                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.858573                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           15464     21.12%     21.12% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             249      0.34%     21.46% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           56279     76.86%     98.31% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             493      0.67%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             735      1.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        73227                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             406120192                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                5061504                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               82489280                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              411181696                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            82602752                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      379.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       77.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   383.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    77.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.56                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.96                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070860345974                       # Total gap between requests
system.mem_ctrls0.avgGap                    277591.01                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    406117504                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     82489280                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2510.130431357096                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 379244012.461751103401                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 77030822.912476286292                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      6424672                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1290668                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1997148                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 231350650299                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24906050628033                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     47551.14                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     36009.72                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  19297023.42                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   70.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          9444913380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          5020082925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        24336204480                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        4960889640                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    449503886700                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     32680800960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      610479446565                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       570.082975                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  81114846378                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 953987521346                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          6859797840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          3646065225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        20971579440                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1767142260                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    446518705500                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     35194449600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      599490408345                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       559.821100                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  87699024959                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 947403342765                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    408470272                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         408472576                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     80197632                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       80197632                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      3191174                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3191192                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       626544                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            626544                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         2152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    381441094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            381443245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         2152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            2152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      74890817                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            74890817                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      74890817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         2152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    381441094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           456334062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1250720.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   6301551.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000425158996                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        71069                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        71069                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           10323734                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1180620                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    3191192                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    626544                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  6382384                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1253088                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 80797                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                 2368                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           169424                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           233488                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           157000                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           226202                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           182452                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           194468                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6          1143566                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           776931                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           170275                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9          1067925                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          611650                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          485919                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          269289                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          207111                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          207397                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          198490                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            57975                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            34539                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            37496                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            37172                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            40661                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            48828                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            41958                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            41367                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            61706                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           345914                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          148740                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           89819                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          101370                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           48157                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           45846                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           69157                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.10                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.20                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                110039617698                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               31507935000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           228194373948                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    17462.21                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               36212.21                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 4510306                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 815898                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                71.57                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               65.23                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              6382384                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1253088                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                3012084                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                3011991                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 139259                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 136940                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    659                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    654                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 55647                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 55965                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 70846                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 71023                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 71137                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 71116                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 71130                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 71170                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 71159                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 71182                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 71279                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 71262                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 71185                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 71329                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 71279                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 71075                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 71070                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 71069                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   779                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2226084                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   217.128281                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   171.195904                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   199.480960                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        77592      3.49%      3.49% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1556174     69.91%     73.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       253930     11.41%     84.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       102646      4.61%     89.41% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        62771      2.82%     92.23% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        50554      2.27%     94.50% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        55822      2.51%     97.01% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        21649      0.97%     97.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        44946      2.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2226084                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        71069                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     88.667731                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    84.453847                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    27.053440                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23           22      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31          219      0.31%      0.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39          895      1.26%      1.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         2095      2.95%      4.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         3779      5.32%      9.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         5421      7.63%     17.49% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         7006      9.86%     27.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         8128     11.44%     38.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         8501     11.96%     50.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         8012     11.27%     62.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         7040      9.91%     71.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111         5796      8.16%     80.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119         4600      6.47%     86.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127         3304      4.65%     91.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135         2368      3.33%     94.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143         1570      2.21%     96.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151          993      1.40%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159          552      0.78%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-167          372      0.52%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::168-175          183      0.26%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183          101      0.14%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::184-191           53      0.07%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-199           26      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::200-207           21      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::208-215            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::216-223            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-231            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::232-239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        71069                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        71069                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.598461                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.576583                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.861785                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           15123     21.28%     21.28% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             290      0.41%     21.69% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           54366     76.50%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             598      0.84%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             678      0.95%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              11      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        71069                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             403301568                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                5171008                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               80045120                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              408472576                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            80197632                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      376.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       74.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   381.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    74.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.53                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.94                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.58                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070860074507                       # Total gap between requests
system.mem_ctrls1.avgGap                    280496.10                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    403299264                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     80045120                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 2151.540369734653                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 376612260.234493732452                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 74748397.170249432325                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      6382348                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1253088                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1721530                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 228192652418                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24900713223883                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     47820.28                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     35753.72                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  19871480.07                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   70.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          8729756700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          4639968135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        22976919840                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        4753900980                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    447675926340                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     34219394400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      607528534875                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       567.327330                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  85141056200                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 949961311524                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          7164511620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          3808020645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        22016411340                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1774779120                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    449966214270                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     32291463840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      601554069315                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       561.748205                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  80141629930                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 954960737794                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        94124                       # number of demand (read+write) hits
system.l2.demand_hits::total                    94125                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        94124                       # number of overall hits
system.l2.overall_hits::total                   94125                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      6403510                       # number of demand (read+write) misses
system.l2.demand_misses::total                6403549                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           39                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      6403510                       # number of overall misses
system.l2.overall_misses::total               6403549                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3877683                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 556477024509                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     556480902192                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3877683                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 556477024509                       # number of overall miss cycles
system.l2.overall_miss_latency::total    556480902192                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      6497634                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6497674                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      6497634                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6497674                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.985514                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.985514                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.985514                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.985514                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 99427.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 86901.874833                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86901.951120                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 99427.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86901.874833                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86901.951120                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1271878                       # number of writebacks
system.l2.writebacks::total                   1271878                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      6403510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6403549                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      6403510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6403549                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3544277                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 501748206808                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 501751751085                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3544277                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 501748206808                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 501751751085                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.985514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.985514                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.985514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.985514                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 90878.897436                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 78355.184392                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78355.260666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 90878.897436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 78355.184392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78355.260666                       # average overall mshr miss latency
system.l2.replacements                        7769587                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1365999                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1365999                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1365999                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1365999                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           40                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               40                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           40                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           40                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      5131459                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       5131459                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        11409                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11409                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        77942                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               77942                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   7042461132                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7042461132                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        89351                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             89351                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.872313                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.872313                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 90355.150394                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90355.150394                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        77942                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          77942                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   6376153498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6376153498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.872313                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.872313                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 81806.388058                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81806.388058                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3877683                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3877683                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           40                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             40                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.975000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.975000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 99427.769231                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99427.769231                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           39                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           39                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3544277                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3544277                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.975000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.975000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 90878.897436                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90878.897436                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        82715                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             82715                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      6325568                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6325568                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 549434563377                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 549434563377                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      6408283                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6408283                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.987092                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.987092                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86859.324471                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86859.324471                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      6325568                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6325568                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 495372053310                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 495372053310                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.987092                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.987092                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78312.659560                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78312.659560                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           32                       # Cycle average of tags in use
system.l2.tags.total_refs                     7863744                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7769619                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.012114                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.844466                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000096                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    26.155402                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.182640                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.817356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 215692339                       # Number of tag accesses
system.l2.tags.data_accesses                215692339                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    929139312276                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204364                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    181975535                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2182179899                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204364                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    181975535                       # number of overall hits
system.cpu.icache.overall_hits::total      2182179899                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          874                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           58                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            932                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          874                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           58                       # number of overall misses
system.cpu.icache.overall_misses::total           932                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5190816                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5190816                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5190816                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5190816                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205238                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    181975593                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2182180831                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205238                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    181975593                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2182180831                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 89496.827586                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5569.545064                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 89496.827586                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5569.545064                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          218                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    72.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          290                       # number of writebacks
system.cpu.icache.writebacks::total               290                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           18                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           40                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           40                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3937731                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3937731                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3937731                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3937731                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 98443.275000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98443.275000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 98443.275000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98443.275000                       # average overall mshr miss latency
system.cpu.icache.replacements                    290                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204364                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    181975535                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2182179899                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          874                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           58                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           932                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5190816                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5190816                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    181975593                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2182180831                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 89496.827586                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5569.545064                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           40                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3937731                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3937731                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 98443.275000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98443.275000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.933967                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2182180813                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               914                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2387506.359956                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   603.492839                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    20.441128                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.967136                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.032758                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999894                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       85105053323                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      85105053323                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    633374888                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    651328500                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1284703388                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    633374888                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    651328500                       # number of overall hits
system.cpu.dcache.overall_hits::total      1284703388                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6166984                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     37345578                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       43512562                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6166984                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     37345578                       # number of overall misses
system.cpu.dcache.overall_misses::total      43512562                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 3053636107637                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 3053636107637                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 3053636107637                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 3053636107637                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    639541872                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    688674078                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1328215950                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    639541872                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    688674078                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1328215950                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009643                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.054228                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032760                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009643                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.054228                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032760                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 81767.006194                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70178.265018                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 81767.006194                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70178.265018                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       266115                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    186038773                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2986                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets         1097047                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    89.120898                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   169.581406                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2884924                       # number of writebacks
system.cpu.dcache.writebacks::total           2884924                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     30848013                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     30848013                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     30848013                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     30848013                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6497565                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6497565                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6497565                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6497565                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 565491396492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 565491396492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 565491396492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 565491396492                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009435                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004892                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009435                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004892                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 87031.279640                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87031.279640                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 87031.279640                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87031.279640                       # average overall mshr miss latency
system.cpu.dcache.replacements               12664434                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    453489005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    458309521                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       911798526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5828631                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     37252368                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      43080999                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 3045964655115                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 3045964655115                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    459317636                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    495561889                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    954879525                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012690                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.075172                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045117                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 81765.665343                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70703.203868                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     30767559                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     30767559                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6484809                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6484809                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 565244131338                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 565244131338                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013086                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006791                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 87164.345371                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87164.345371                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    179885883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    193018979                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      372904862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       338353                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        93210                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       431563                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   7671452522                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7671452522                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    193112189                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    373336425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001877                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000483                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001156                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82302.891557                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17775.973663                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        80454                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        80454                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12756                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12756                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    247265154                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    247265154                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 19384.223424                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19384.223424                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     13495618                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     14780154                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     28275772                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           73                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          169                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          242                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     15466113                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     15466113                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     14780323                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     28276014                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 91515.461538                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 63909.557851                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          100                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          100                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           69                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           69                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      5190816                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      5190816                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 75229.217391                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75229.217391                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     13495691                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     14780172                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     28275863                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     14780172                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     28275863                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999312                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1353919713                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12664690                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            106.905081                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   135.744252                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   120.255059                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.530251                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.469746                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       44325235154                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      44325235154                       # Number of data accesses

---------- End Simulation Statistics   ----------
