Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Payton/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ee8c8499ecf24823ae598f6a8299de14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot blinky_TB_behav xil_defaultlib.blinky_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LED' [C:/Users/Payton/Vivado_Projects/Artix_7_MiMas_A7/MiMas_Blinker/MiMas_Blinker.srcs/sim_1/new/blinky_TB.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_default
Compiling module xil_defaultlib.counter(FREQ=50000000)
Compiling module xil_defaultlib.Blinky
Compiling module xil_defaultlib.counter(FREQ=1000)
Compiling module xil_defaultlib.blinky_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot blinky_TB_behav
