{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1486849676775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1486849676775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 11 22:47:56 2017 " "Processing started: Sat Feb 11 22:47:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1486849676775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1486849676775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test2 -c Test2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test2 -c Test2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1486849676776 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1486849677077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramtest.v 1 1 " "Found 1 design units, including 1 entities, in source file ramtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramtest " "Found entity 1: ramtest" {  } { { "ramtest.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ramtest.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486849677327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486849677327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 5 5 " "Found 5 design units, including 5 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486849677330 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder " "Found entity 2: adder" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486849677330 ""} { "Info" "ISGN_ENTITY_NAME" "3 substractor " "Found entity 3: substractor" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486849677330 ""} { "Info" "ISGN_ENTITY_NAME" "4 bitadder " "Found entity 4: bitadder" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 316 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486849677330 ""} { "Info" "ISGN_ENTITY_NAME" "5 bitsubber " "Found entity 5: bitsubber" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486849677330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486849677330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUcontroller " "Found entity 1: ALUcontroller" {  } { { "ALUcontroller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALUcontroller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486849677332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486849677332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fde_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file fde_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FDE_processor " "Found entity 1: FDE_processor" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486849677334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486849677334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file program_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_rom " "Found entity 1: program_rom" {  } { { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486849677340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486849677340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructie_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instructie_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructie_decoder " "Found entity 1: instructie_decoder" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486849677342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486849677342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file register_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_controller " "Found entity 1: register_controller" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486849677344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486849677344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test2.v 1 1 " "Found 1 design units, including 1 entities, in source file test2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test2 " "Found entity 1: Test2" {  } { { "Test2.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Test2.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486849677361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486849677361 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "pc packed FDE_processor.v(7) " "Verilog HDL Port Declaration warning at FDE_processor.v(7): data type declaration for \"pc\" declares packed dimensions but the port declaration declaration does not" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 7 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1486849677363 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "pc FDE_processor.v(3) " "HDL info at FDE_processor.v(3): see declaration for object \"pc\"" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849677364 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "instructie packed Instructie_decoder.v(9) " "Verilog HDL Port Declaration warning at Instructie_decoder.v(9): data type declaration for \"instructie\" declares packed dimensions but the port declaration declaration does not" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1486849677364 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "instructie Instructie_decoder.v(4) " "HDL info at Instructie_decoder.v(4): see declaration for object \"instructie\"" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849677364 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "argument1 packed Instructie_decoder.v(10) " "Verilog HDL Port Declaration warning at Instructie_decoder.v(10): data type declaration for \"argument1\" declares packed dimensions but the port declaration declaration does not" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 10 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1486849677364 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "argument1 Instructie_decoder.v(5) " "HDL info at Instructie_decoder.v(5): see declaration for object \"argument1\"" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849677364 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "argument2 packed Instructie_decoder.v(11) " "Verilog HDL Port Declaration warning at Instructie_decoder.v(11): data type declaration for \"argument2\" declares packed dimensions but the port declaration declaration does not" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 11 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1486849677364 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "argument2 Instructie_decoder.v(6) " "HDL info at Instructie_decoder.v(6): see declaration for object \"argument2\"" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849677364 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "outputArgument packed Instructie_decoder.v(15) " "Verilog HDL Port Declaration warning at Instructie_decoder.v(15): data type declaration for \"outputArgument\" declares packed dimensions but the port declaration declaration does not" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 15 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1486849677364 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "outputArgument Instructie_decoder.v(8) " "HDL info at Instructie_decoder.v(8): see declaration for object \"outputArgument\"" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849677364 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "address packed Register_controller.v(14) " "Verilog HDL Port Declaration warning at Register_controller.v(14): data type declaration for \"address\" declares packed dimensions but the port declaration declaration does not" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 14 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1486849677365 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "address Register_controller.v(6) " "HDL info at Register_controller.v(6): see declaration for object \"address\"" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849677365 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "valueIn packed Register_controller.v(15) " "Verilog HDL Port Declaration warning at Register_controller.v(15): data type declaration for \"valueIn\" declares packed dimensions but the port declaration declaration does not" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 15 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1486849677365 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "valueIn Register_controller.v(7) " "HDL info at Register_controller.v(7): see declaration for object \"valueIn\"" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849677365 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "valueOut packed Register_controller.v(16) " "Verilog HDL Port Declaration warning at Register_controller.v(16): data type declaration for \"valueOut\" declares packed dimensions but the port declaration declaration does not" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 16 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1486849677365 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "valueOut Register_controller.v(9) " "HDL info at Register_controller.v(9): see declaration for object \"valueOut\"" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849677365 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FDE_processor " "Elaborating entity \"FDE_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1486849677596 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clock FDE_processor.v(27) " "Verilog HDL warning at FDE_processor.v(27): assignments to clock create a combinational loop" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 27 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1486849677684 "|FDE_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructie_decoder instructie_decoder:deca " "Elaborating entity \"instructie_decoder\" for hierarchy \"instructie_decoder:deca\"" {  } { { "FDE_processor.v" "deca" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486849677729 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instructieBuffer Instructie_decoder.v(18) " "Verilog HDL or VHDL warning at Instructie_decoder.v(18): object \"instructieBuffer\" assigned a value but never read" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486849677766 "|FDE_processor|instructie_decoder:deca"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUcontroller instructie_decoder:deca\|ALUcontroller:alu " "Elaborating entity \"ALUcontroller\" for hierarchy \"instructie_decoder:deca\|ALUcontroller:alu\"" {  } { { "Instructie_decoder.v" "alu" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486849677767 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ALUcontroller.v(99) " "Verilog HDL assignment warning at ALUcontroller.v(99): truncated value with size 32 to match size of target (16)" {  } { { "ALUcontroller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALUcontroller.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486849677795 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ALUcontroller.v(104) " "Verilog HDL assignment warning at ALUcontroller.v(104): truncated value with size 32 to match size of target (16)" {  } { { "ALUcontroller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALUcontroller.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486849677795 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet " "Elaborating entity \"ALU\" for hierarchy \"instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\"" {  } { { "ALUcontroller.v" "piet" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALUcontroller.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486849677796 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coSubBuffer ALU.v(32) " "Verilog HDL or VHDL warning at ALU.v(32): object \"coSubBuffer\" assigned a value but never read" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486849677820 "|Test2|FDE_proc:fde_cyclus|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coAddBuffer ALU.v(34) " "Verilog HDL or VHDL warning at ALU.v(34): object \"coAddBuffer\" assigned a value but never read" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486849677820 "|Test2|FDE_proc:fde_cyclus|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "cinBuffer ALU.v(70) " "Verilog HDL warning at ALU.v(70): initial value for variable cinBuffer should be constant" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 70 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1486849677821 "|Test2|FDE_proc:fde_cyclus|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 ALU.v(100) " "Verilog HDL assignment warning at ALU.v(100): truncated value with size 6 to match size of target (1)" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486849677821 "|Test2|FDE_proc:fde_cyclus|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 ALU.v(101) " "Verilog HDL assignment warning at ALU.v(101): truncated value with size 6 to match size of target (1)" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486849677821 "|Test2|FDE_proc:fde_cyclus|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 ALU.v(102) " "Verilog HDL assignment warning at ALU.v(102): truncated value with size 6 to match size of target (1)" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486849677821 "|Test2|FDE_proc:fde_cyclus|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 ALU.v(103) " "Verilog HDL assignment warning at ALU.v(103): truncated value with size 6 to match size of target (1)" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486849677821 "|Test2|FDE_proc:fde_cyclus|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 ALU.v(104) " "Verilog HDL assignment warning at ALU.v(104): truncated value with size 6 to match size of target (1)" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486849677821 "|Test2|FDE_proc:fde_cyclus|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 ALU.v(105) " "Verilog HDL assignment warning at ALU.v(105): truncated value with size 6 to match size of target (1)" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486849677821 "|Test2|FDE_proc:fde_cyclus|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cout ALU.v(84) " "Verilog HDL Always Construct warning at ALU.v(84): inferring latch(es) for variable \"cout\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1486849677821 "|Test2|FDE_proc:fde_cyclus|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "poep ALU.v(84) " "Verilog HDL Always Construct warning at ALU.v(84): inferring latch(es) for variable \"poep\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1486849677821 "|Test2|FDE_proc:fde_cyclus|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out ALU.v(84) " "Verilog HDL Always Construct warning at ALU.v(84): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1486849677821 "|Test2|FDE_proc:fde_cyclus|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] ALU.v(151) " "Inferred latch for \"out\[0\]\" at ALU.v(151)" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486849677821 "|Test2|FDE_proc:fde_cyclus|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] ALU.v(151) " "Inferred latch for \"out\[1\]\" at ALU.v(151)" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486849677821 "|Test2|FDE_proc:fde_cyclus|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] ALU.v(151) " "Inferred latch for \"out\[2\]\" at ALU.v(151)" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486849677821 "|Test2|FDE_proc:fde_cyclus|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] ALU.v(151) " "Inferred latch for \"out\[3\]\" at ALU.v(151)" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486849677821 "|Test2|FDE_proc:fde_cyclus|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] ALU.v(151) " "Inferred latch for \"out\[4\]\" at ALU.v(151)" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486849677821 "|Test2|FDE_proc:fde_cyclus|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] ALU.v(151) " "Inferred latch for \"out\[5\]\" at ALU.v(151)" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486849677821 "|Test2|FDE_proc:fde_cyclus|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] ALU.v(151) " "Inferred latch for \"out\[6\]\" at ALU.v(151)" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486849677821 "|Test2|FDE_proc:fde_cyclus|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] ALU.v(151) " "Inferred latch for \"out\[7\]\" at ALU.v(151)" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486849677821 "|Test2|FDE_proc:fde_cyclus|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout ALU.v(123) " "Inferred latch for \"cout\" at ALU.v(123)" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486849677821 "|Test2|FDE_proc:fde_cyclus|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|adder:addy " "Elaborating entity \"adder\" for hierarchy \"instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|adder:addy\"" {  } { { "ALU.v" "addy" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486849677822 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "cinreg ALU.v(186) " "Verilog HDL warning at ALU.v(186): initial value for variable cinreg should be constant" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 186 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1486849677835 "|Test2|FDE_proc:fde_cyclus|instructie_decoder:deca|ALUcontroller:alu|ALU:piet|adder:addy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitadder instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|adder:addy\|bitadder:ba0 " "Elaborating entity \"bitadder\" for hierarchy \"instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|adder:addy\|bitadder:ba0\"" {  } { { "ALU.v" "ba0" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486849677836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "substractor instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|substractor:subby " "Elaborating entity \"substractor\" for hierarchy \"instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|substractor:subby\"" {  } { { "ALU.v" "subby" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486849677866 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "cinreg ALU.v(257) " "Verilog HDL warning at ALU.v(257): initial value for variable cinreg should be constant" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 257 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1486849677877 "|Test2|FDE_proc:fde_cyclus|instructie_decoder:deca|ALUcontroller:alu|ALU:piet|substractor:subby"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitsubber instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|substractor:subby\|bitsubber:ba0 " "Elaborating entity \"bitsubber\" for hierarchy \"instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|substractor:subby\|bitsubber:ba0\"" {  } { { "ALU.v" "ba0" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486849677878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_controller instructie_decoder:deca\|register_controller:regControl " "Elaborating entity \"register_controller\" for hierarchy \"instructie_decoder:deca\|register_controller:regControl\"" {  } { { "Instructie_decoder.v" "regControl" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486849677934 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Register_controller.v(31) " "Verilog HDL assignment warning at Register_controller.v(31): truncated value with size 32 to match size of target (8)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486849677937 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Register_controller.v(29) " "Verilog HDL assignment warning at Register_controller.v(29): truncated value with size 32 to match size of target (8)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486849677938 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "nigguh Register_controller.v(43) " "Verilog HDL warning at Register_controller.v(43): assignments to nigguh create a combinational loop" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 43 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1486849677946 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "valueOut Register_controller.v(43) " "Verilog HDL Always Construct warning at Register_controller.v(43): inferring latch(es) for variable \"valueOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1486849677947 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[0\] Register_controller.v(44) " "Inferred latch for \"valueOut\[0\]\" at Register_controller.v(44)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486849677947 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[1\] Register_controller.v(44) " "Inferred latch for \"valueOut\[1\]\" at Register_controller.v(44)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486849677948 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[2\] Register_controller.v(44) " "Inferred latch for \"valueOut\[2\]\" at Register_controller.v(44)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486849677948 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[3\] Register_controller.v(44) " "Inferred latch for \"valueOut\[3\]\" at Register_controller.v(44)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486849677948 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[4\] Register_controller.v(44) " "Inferred latch for \"valueOut\[4\]\" at Register_controller.v(44)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486849677948 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[5\] Register_controller.v(44) " "Inferred latch for \"valueOut\[5\]\" at Register_controller.v(44)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486849677948 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[6\] Register_controller.v(44) " "Inferred latch for \"valueOut\[6\]\" at Register_controller.v(44)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486849677948 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[7\] Register_controller.v(44) " "Inferred latch for \"valueOut\[7\]\" at Register_controller.v(44)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486849677948 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[8\] Register_controller.v(44) " "Inferred latch for \"valueOut\[8\]\" at Register_controller.v(44)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486849677948 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[9\] Register_controller.v(44) " "Inferred latch for \"valueOut\[9\]\" at Register_controller.v(44)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486849677948 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[10\] Register_controller.v(44) " "Inferred latch for \"valueOut\[10\]\" at Register_controller.v(44)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486849677948 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[11\] Register_controller.v(44) " "Inferred latch for \"valueOut\[11\]\" at Register_controller.v(44)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486849677948 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[12\] Register_controller.v(44) " "Inferred latch for \"valueOut\[12\]\" at Register_controller.v(44)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486849677949 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[13\] Register_controller.v(44) " "Inferred latch for \"valueOut\[13\]\" at Register_controller.v(44)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486849677949 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[14\] Register_controller.v(44) " "Inferred latch for \"valueOut\[14\]\" at Register_controller.v(44)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486849677949 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[15\] Register_controller.v(44) " "Inferred latch for \"valueOut\[15\]\" at Register_controller.v(44)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486849677949 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_rom program_rom:rom " "Elaborating entity \"program_rom\" for hierarchy \"program_rom:rom\"" {  } { { "FDE_processor.v" "rom" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486849678138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram program_rom:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"program_rom:rom\|altsyncram:altsyncram_component\"" {  } { { "program_rom.v" "altsyncram_component" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486849678675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "program_rom:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"program_rom:rom\|altsyncram:altsyncram_component\"" {  } { { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849678706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "program_rom:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"program_rom:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486849678715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486849678715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom_inhoud2.hex " "Parameter \"init_file\" = \"rom_inhoud2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486849678715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486849678715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486849678715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486849678715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486849678715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486849678715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486849678715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486849678715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486849678715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 40 " "Parameter \"width_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486849678715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486849678715 ""}  } { { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486849678715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cn71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cn71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cn71 " "Found entity 1: altsyncram_cn71" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486849679035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486849679035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cn71 program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated " "Elaborating entity \"altsyncram_cn71\" for hierarchy \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486849679037 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUcontroller:alu\|eFlag " "Net \"ALUcontroller:alu\|eFlag\" is missing source, defaulting to GND" {  } { { "ALUcontroller.v" "eFlag" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALUcontroller.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1486849679227 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1486849679227 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUcontroller:alu\|eFlag " "Net \"ALUcontroller:alu\|eFlag\" is missing source, defaulting to GND" {  } { { "ALUcontroller.v" "eFlag" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALUcontroller.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1486849679241 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1486849679241 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instructie_decoder:deca\|ALUcontroller:alu\|eFlag " "Net \"instructie_decoder:deca\|ALUcontroller:alu\|eFlag\" is missing source, defaulting to GND" {  } { { "ALUcontroller.v" "eFlag" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALUcontroller.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1486849679245 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1486849679245 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock " "Net \"clock\" is missing source, defaulting to GND" {  } { { "FDE_processor.v" "clock" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1486849679245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUcontroller:alu\|eFlag " "Net \"ALUcontroller:alu\|eFlag\" is missing source, defaulting to GND" {  } { { "ALUcontroller.v" "eFlag" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALUcontroller.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1486849679245 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1486849679245 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[0\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[1\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 54 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[2\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[3\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[4\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[5\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[6\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[7\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[8\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[9\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[10\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[11\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[12\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 274 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[13\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[14\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[15\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[16\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 354 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[17\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[18\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 394 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[19\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 414 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[20\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[21\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[22\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[23\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 494 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[24\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 514 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[25\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[26\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 554 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[27\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[28\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 594 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[29\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 614 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[30\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 634 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[31\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[32\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 674 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[33\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 694 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[34\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[35\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[36\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[36\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 754 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[37\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[37\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 774 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[38\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[38\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 794 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[39\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[39\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849679758 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a39"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1486849679758 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1486849679758 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1486849680044 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[0\] GND " "Pin \"pc\[0\]\" is stuck at GND" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486849680154 "|FDE_processor|pc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[1\] GND " "Pin \"pc\[1\]\" is stuck at GND" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486849680154 "|FDE_processor|pc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[2\] GND " "Pin \"pc\[2\]\" is stuck at GND" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486849680154 "|FDE_processor|pc[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[3\] GND " "Pin \"pc\[3\]\" is stuck at GND" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486849680154 "|FDE_processor|pc[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[4\] GND " "Pin \"pc\[4\]\" is stuck at GND" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486849680154 "|FDE_processor|pc[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[5\] GND " "Pin \"pc\[5\]\" is stuck at GND" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486849680154 "|FDE_processor|pc[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[6\] GND " "Pin \"pc\[6\]\" is stuck at GND" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486849680154 "|FDE_processor|pc[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[7\] GND " "Pin \"pc\[7\]\" is stuck at GND" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486849680154 "|FDE_processor|pc[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[8\] GND " "Pin \"pc\[8\]\" is stuck at GND" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486849680154 "|FDE_processor|pc[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[9\] GND " "Pin \"pc\[9\]\" is stuck at GND" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486849680154 "|FDE_processor|pc[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[10\] GND " "Pin \"pc\[10\]\" is stuck at GND" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486849680154 "|FDE_processor|pc[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[11\] GND " "Pin \"pc\[11\]\" is stuck at GND" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486849680154 "|FDE_processor|pc[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[12\] GND " "Pin \"pc\[12\]\" is stuck at GND" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486849680154 "|FDE_processor|pc[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[13\] GND " "Pin \"pc\[13\]\" is stuck at GND" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486849680154 "|FDE_processor|pc[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[14\] GND " "Pin \"pc\[14\]\" is stuck at GND" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486849680154 "|FDE_processor|pc[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[15\] GND " "Pin \"pc\[15\]\" is stuck at GND" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486849680154 "|FDE_processor|pc[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "clock GND " "Pin \"clock\" is stuck at GND" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486849680154 "|FDE_processor|clock"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1486849680154 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1486849680833 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486849680833 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1486849681230 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1486849681230 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1486849681230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "455 " "Peak virtual memory: 455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1486849681280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 11 22:48:01 2017 " "Processing ended: Sat Feb 11 22:48:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1486849681280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1486849681280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1486849681280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1486849681280 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1486849682341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1486849682341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 11 22:48:02 2017 " "Processing started: Sat Feb 11 22:48:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1486849682341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1486849682341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Test2 -c Test2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Test2 -c Test2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1486849682341 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1486849682391 ""}
{ "Info" "0" "" "Project  = Test2" {  } {  } 0 0 "Project  = Test2" 0 0 "Fitter" 0 0 1486849682391 ""}
{ "Info" "0" "" "Revision = Test2" {  } {  } 0 0 "Revision = Test2" 0 0 "Fitter" 0 0 1486849682391 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1486849682481 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Test2 EP2C5T144C6 " "Selected device EP2C5T144C6 for design \"Test2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1486849682485 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1486849682507 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1486849682507 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1486849682719 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1486849682727 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Device EP2C8T144C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1486849683004 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1486849683004 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Onderneming/16-bits processor/PWS-processor/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1486849683005 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Onderneming/16-bits processor/PWS-processor/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1486849683005 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Onderneming/16-bits processor/PWS-processor/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1486849683005 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1486849683005 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "No exact pin location assignment(s) for 17 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[0\] " "Pin pc\[0\] not assigned to an exact location on the device" {  } { { "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" { pc[0] } } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 0 0 } } { "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Onderneming/16-bits processor/PWS-processor/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486849683067 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[1\] " "Pin pc\[1\] not assigned to an exact location on the device" {  } { { "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" { pc[1] } } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 0 0 } } { "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Onderneming/16-bits processor/PWS-processor/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486849683067 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[2\] " "Pin pc\[2\] not assigned to an exact location on the device" {  } { { "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" { pc[2] } } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 0 0 } } { "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Onderneming/16-bits processor/PWS-processor/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486849683067 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[3\] " "Pin pc\[3\] not assigned to an exact location on the device" {  } { { "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" { pc[3] } } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 0 0 } } { "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Onderneming/16-bits processor/PWS-processor/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486849683067 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[4\] " "Pin pc\[4\] not assigned to an exact location on the device" {  } { { "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" { pc[4] } } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 0 0 } } { "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Onderneming/16-bits processor/PWS-processor/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486849683067 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[5\] " "Pin pc\[5\] not assigned to an exact location on the device" {  } { { "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" { pc[5] } } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 0 0 } } { "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Onderneming/16-bits processor/PWS-processor/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486849683067 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[6\] " "Pin pc\[6\] not assigned to an exact location on the device" {  } { { "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" { pc[6] } } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 0 0 } } { "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Onderneming/16-bits processor/PWS-processor/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486849683067 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[7\] " "Pin pc\[7\] not assigned to an exact location on the device" {  } { { "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" { pc[7] } } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 0 0 } } { "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Onderneming/16-bits processor/PWS-processor/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486849683067 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[8\] " "Pin pc\[8\] not assigned to an exact location on the device" {  } { { "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" { pc[8] } } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 0 0 } } { "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Onderneming/16-bits processor/PWS-processor/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486849683067 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[9\] " "Pin pc\[9\] not assigned to an exact location on the device" {  } { { "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" { pc[9] } } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 0 0 } } { "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Onderneming/16-bits processor/PWS-processor/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486849683067 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[10\] " "Pin pc\[10\] not assigned to an exact location on the device" {  } { { "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" { pc[10] } } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 0 0 } } { "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Onderneming/16-bits processor/PWS-processor/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486849683067 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[11\] " "Pin pc\[11\] not assigned to an exact location on the device" {  } { { "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" { pc[11] } } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 0 0 } } { "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Onderneming/16-bits processor/PWS-processor/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486849683067 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[12\] " "Pin pc\[12\] not assigned to an exact location on the device" {  } { { "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" { pc[12] } } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 0 0 } } { "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Onderneming/16-bits processor/PWS-processor/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486849683067 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[13\] " "Pin pc\[13\] not assigned to an exact location on the device" {  } { { "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" { pc[13] } } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 0 0 } } { "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Onderneming/16-bits processor/PWS-processor/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486849683067 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[14\] " "Pin pc\[14\] not assigned to an exact location on the device" {  } { { "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" { pc[14] } } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 0 0 } } { "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Onderneming/16-bits processor/PWS-processor/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486849683067 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[15\] " "Pin pc\[15\] not assigned to an exact location on the device" {  } { { "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" { pc[15] } } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 31 0 0 } } { "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Onderneming/16-bits processor/PWS-processor/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486849683067 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" { clock } } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 4 0 0 } } { "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Onderneming/16-bits processor/PWS-processor/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486849683067 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1486849683067 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Test2.sdc " "Synopsys Design Constraints File file not found: 'Test2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1486849683188 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1486849683189 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1486849683189 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1486849683189 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1486849683190 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1486849683190 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1486849683190 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1486849683191 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1486849683191 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1486849683191 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1486849683192 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1486849683192 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1486849683192 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1486849683192 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1486849683192 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1486849683192 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 3.3V 0 17 0 " "Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 0 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1486849683193 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1486849683193 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1486849683193 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1486849683194 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1486849683194 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1486849683194 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1486849683194 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1486849683194 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1486849683194 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1486849683199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1486849683514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1486849683537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1486849683543 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1486849683620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1486849683621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1486849683663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "D:/Onderneming/16-bits processor/PWS-processor/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1486849684995 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1486849684995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1486849685048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1486849685050 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1486849685050 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1486849685050 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1486849685065 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1486849685078 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "17 " "Found 17 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[0\] 0 " "Pin \"pc\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486849685102 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[1\] 0 " "Pin \"pc\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486849685102 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[2\] 0 " "Pin \"pc\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486849685102 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[3\] 0 " "Pin \"pc\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486849685102 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[4\] 0 " "Pin \"pc\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486849685102 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[5\] 0 " "Pin \"pc\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486849685102 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[6\] 0 " "Pin \"pc\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486849685102 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[7\] 0 " "Pin \"pc\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486849685102 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[8\] 0 " "Pin \"pc\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486849685102 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[9\] 0 " "Pin \"pc\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486849685102 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[10\] 0 " "Pin \"pc\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486849685102 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[11\] 0 " "Pin \"pc\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486849685102 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[12\] 0 " "Pin \"pc\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486849685102 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[13\] 0 " "Pin \"pc\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486849685102 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[14\] 0 " "Pin \"pc\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486849685102 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[15\] 0 " "Pin \"pc\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486849685102 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clock 0 " "Pin \"clock\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486849685102 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1486849685102 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1486849685141 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1486849685163 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1486849685188 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1486849685302 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1486849685359 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Onderneming/16-bits processor/PWS-processor/output_files/Test2.fit.smsg " "Generated suppressed messages file D:/Onderneming/16-bits processor/PWS-processor/output_files/Test2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1486849685663 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "571 " "Peak virtual memory: 571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1486849685880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 11 22:48:05 2017 " "Processing ended: Sat Feb 11 22:48:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1486849685880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1486849685880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1486849685880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1486849685880 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1486849687745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1486849687746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 11 22:48:07 2017 " "Processing started: Sat Feb 11 22:48:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1486849687746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1486849687746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Test2 -c Test2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Test2 -c Test2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1486849687746 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1486849688317 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1486849688338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1486849688848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 11 22:48:08 2017 " "Processing ended: Sat Feb 11 22:48:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1486849688848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1486849688848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1486849688848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1486849688848 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1486849689470 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1486849690122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1486849690122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 11 22:48:09 2017 " "Processing started: Sat Feb 11 22:48:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1486849690122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1486849690122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Test2 -c Test2 " "Command: quartus_sta Test2 -c Test2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1486849690122 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1486849690210 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1486849690349 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1486849690373 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1486849690373 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Test2.sdc " "Synopsys Design Constraints File file not found: 'Test2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1486849690457 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1486849690458 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1486849690458 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1486849690458 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1486849690459 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1486849690506 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1486849690520 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1486849690521 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1486849690532 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1486849690534 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1486849690546 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1486849690550 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1486849690555 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1486849690573 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1486849690587 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1486849690592 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1486849690592 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1486849690592 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1486849690597 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1486849690598 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1486849690602 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1486849690607 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1486849690608 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1486849690613 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1486849690650 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1486849690650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "380 " "Peak virtual memory: 380 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1486849690694 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 11 22:48:10 2017 " "Processing ended: Sat Feb 11 22:48:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1486849690694 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1486849690694 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1486849690694 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1486849690694 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1486849692095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1486849692096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 11 22:48:11 2017 " "Processing started: Sat Feb 11 22:48:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1486849692096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1486849692096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Test2 -c Test2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Test2 -c Test2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1486849692096 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Test2.svo\", \"Test2_fast.svo Test2_v.sdo Test2_v_fast.sdo D:/Onderneming/16-bits processor/PWS-processor/simulation/modelsim/ simulation " "Generated files \"Test2.svo\", \"Test2_fast.svo\", \"Test2_v.sdo\" and \"Test2_v_fast.sdo\" in directory \"D:/Onderneming/16-bits processor/PWS-processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1486849692495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "368 " "Peak virtual memory: 368 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1486849692541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 11 22:48:12 2017 " "Processing ended: Sat Feb 11 22:48:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1486849692541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1486849692541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1486849692541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1486849692541 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 112 s " "Quartus II Full Compilation was successful. 0 errors, 112 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1486849693137 ""}
