Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov 19 11:01:52 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_RX_control_sets_placed.rpt
| Design       : UART_RX
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    89 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               3 |            3 |
| No           | Yes                   | No                     |              21 |            6 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |              24 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------+------------------------------+------------------+----------------+--------------+
|  Clock Signal  |               Enable Signal               |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------+------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | UART_RX_ctl_0/CNT_11_0/E[1]               | rst_IBUF                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | UART_RX_ctl_0/CNT_11_0/E[0]               | rst_IBUF                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | UART_RX_ctl_0/CNT_11_0/E[2]               | rst_IBUF                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | UART_RX_ctl_0/CNT_11_0/E[3]               | rst_IBUF                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | UART_RX_ctl_0/CNT_11_0/E[4]               | rst_IBUF                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | UART_RX_ctl_0/CNT_11_0/E[6]               | rst_IBUF                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | UART_RX_ctl_0/CNT_11_0/E[8]               | rst_IBUF                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | UART_RX_ctl_0/CNT_11_0/E[5]               | rst_IBUF                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | UART_RX_ctl_0/CNT_11_0/E[7]               | rst_IBUF                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                           |                              |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG |                                           | rst_IBUF                     |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG | UART_RX_ctl_0/CNT_11_0/CNT_11[3]_i_1_n_0  | rst_IBUF                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | UART_RX_ctl_0/my_fsm_0/CNT_542_up_i_1_n_0 |                              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | UART_RX_ctl_0/my_fsm_0/E[0]               | rst_IBUF                     |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG |                                           | my_tick_gen_0/cnt[0]_i_1_n_0 |                6 |             21 |         3.50 |
+----------------+-------------------------------------------+------------------------------+------------------+----------------+--------------+


