<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32L4xx_HAL_Driver: Inc/stm32l4xx_ll_tim.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32L4xx_HAL_Driver
   &#160;<span id="projectnumber">1.14.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('stm32l4xx__ll__tim_8h_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32l4xx_ll_tim.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32l4xx__ll__tim_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#ifndef __STM32L4xx_LL_TIM_H</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#define __STM32L4xx_LL_TIM_H</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;stm32l4xx.h&quot;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#if defined (TIM1) || defined (TIM8) || defined (TIM2) || defined (TIM3) ||  defined (TIM4) || defined (TIM5) || defined (TIM15) || defined (TIM16) || defined (TIM17) || defined (TIM6) || defined (TIM7)</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="group__TIM__LL__Private__Variables.html#ga5908bef791db84721549bd7cbbaf273a">   46</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t <a class="code" href="group__TIM__LL__Private__Variables.html#ga5908bef791db84721549bd7cbbaf273a">OFFSET_TAB_CCMRx</a>[] =</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;{</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  0x00U,   <span class="comment">/* 0: TIMx_CH1  */</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  0x00U,   <span class="comment">/* 1: TIMx_CH1N */</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  0x00U,   <span class="comment">/* 2: TIMx_CH2  */</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  0x00U,   <span class="comment">/* 3: TIMx_CH2N */</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  0x04U,   <span class="comment">/* 4: TIMx_CH3  */</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  0x04U,   <span class="comment">/* 5: TIMx_CH3N */</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  0x04U,   <span class="comment">/* 6: TIMx_CH4  */</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  0x3CU,   <span class="comment">/* 7: TIMx_CH5  */</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  0x3CU    <span class="comment">/* 8: TIMx_CH6  */</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;};</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; </div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group__TIM__LL__Private__Variables.html#ga7e2d0289c5fb47d94d8806698335de30">   59</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t <a class="code" href="group__TIM__LL__Private__Variables.html#ga7e2d0289c5fb47d94d8806698335de30">SHIFT_TAB_OCxx</a>[] =</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;{</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  0U,            <span class="comment">/* 0: OC1M, OC1FE, OC1PE */</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  0U,            <span class="comment">/* 1: - NA */</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  8U,            <span class="comment">/* 2: OC2M, OC2FE, OC2PE */</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  0U,            <span class="comment">/* 3: - NA */</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  0U,            <span class="comment">/* 4: OC3M, OC3FE, OC3PE */</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  0U,            <span class="comment">/* 5: - NA */</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  8U,            <span class="comment">/* 6: OC4M, OC4FE, OC4PE */</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  0U,            <span class="comment">/* 7: OC5M, OC5FE, OC5PE */</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  8U             <span class="comment">/* 8: OC6M, OC6FE, OC6PE */</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;};</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160; </div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__TIM__LL__Private__Variables.html#gac3b091b545521373e7c28e2da3122713">   72</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t <a class="code" href="group__TIM__LL__Private__Variables.html#gac3b091b545521373e7c28e2da3122713">SHIFT_TAB_ICxx</a>[] =</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;{</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  0U,            <span class="comment">/* 0: CC1S, IC1PSC, IC1F */</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  0U,            <span class="comment">/* 1: - NA */</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  8U,            <span class="comment">/* 2: CC2S, IC2PSC, IC2F */</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  0U,            <span class="comment">/* 3: - NA */</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  0U,            <span class="comment">/* 4: CC3S, IC3PSC, IC3F */</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  0U,            <span class="comment">/* 5: - NA */</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  8U,            <span class="comment">/* 6: CC4S, IC4PSC, IC4F */</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  0U,            <span class="comment">/* 7: - NA */</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  0U             <span class="comment">/* 8: - NA */</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;};</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160; </div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__TIM__LL__Private__Variables.html#ga673c4772f1351a17f994f7e641bcabbd">   85</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t <a class="code" href="group__TIM__LL__Private__Variables.html#ga673c4772f1351a17f994f7e641bcabbd">SHIFT_TAB_CCxP</a>[] =</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;{</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  0U,            <span class="comment">/* 0: CC1P */</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  2U,            <span class="comment">/* 1: CC1NP */</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  4U,            <span class="comment">/* 2: CC2P */</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  6U,            <span class="comment">/* 3: CC2NP */</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  8U,            <span class="comment">/* 4: CC3P */</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  10U,           <span class="comment">/* 5: CC3NP */</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  12U,           <span class="comment">/* 6: CC4P */</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  16U,           <span class="comment">/* 7: CC5P */</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  20U            <span class="comment">/* 8: CC6P */</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;};</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160; </div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__TIM__LL__Private__Variables.html#ga74a5353ded9ee3a99e5f38b9e8f73e12">   98</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t <a class="code" href="group__TIM__LL__Private__Variables.html#ga74a5353ded9ee3a99e5f38b9e8f73e12">SHIFT_TAB_OISx</a>[] =</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;{</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  0U,            <span class="comment">/* 0: OIS1 */</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  1U,            <span class="comment">/* 1: OIS1N */</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  2U,            <span class="comment">/* 2: OIS2 */</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  3U,            <span class="comment">/* 3: OIS2N */</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  4U,            <span class="comment">/* 4: OIS3 */</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  5U,            <span class="comment">/* 5: OIS3N */</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  6U,            <span class="comment">/* 6: OIS4 */</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  8U,            <span class="comment">/* 7: OIS5 */</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  10U            <span class="comment">/* 8: OIS6 */</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;};</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/* Defines used for the bit position in the register and perform offsets */</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define TIM_POSITION_BRK_SOURCE            (POSITION_VAL(Source) &amp; 0x1FUL)</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160; </div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/* Generic bit definitions for TIMx_OR2 register */</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define TIMx_OR2_BKINE     TIM1_OR2_BKINE     </span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define TIMx_OR2_BKCOMP1E  TIM1_OR2_BKCMP1E   </span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define TIMx_OR2_BKCOMP2E  TIM1_OR2_BKCMP2E   </span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#if defined(DFSDM1_Channel0)</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define TIMx_OR2_BKDF1BK0E TIM1_OR2_BKDF1BK0E </span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM1_Channel0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define TIMx_OR2_BKINP     TIM1_OR2_BKINP     </span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define TIMx_OR2_BKCOMP1P  TIM1_OR2_BKCMP1P   </span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define TIMx_OR2_BKCOMP2P  TIM1_OR2_BKCMP2P   </span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define TIMx_OR2_ETRSEL    TIM1_OR2_ETRSEL    </span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="comment">/* Generic bit definitions for TIMx_OR3 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define TIMx_OR3_BK2INE    TIM1_OR3_BK2INE      </span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define TIMx_OR3_BK2COMP1E TIM1_OR3_BK2CMP1E    </span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define TIMx_OR3_BK2COMP2E TIM1_OR3_BK2CMP2E    </span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#if defined(DFSDM1_Channel0)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define TIMx_OR3_BK2DF1BK1E TIM1_OR3_BK2DF1BK1E </span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM1_Channel0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define TIMx_OR3_BK2INP    TIM1_OR3_BK2INP      </span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define TIMx_OR3_BK2COMP1P TIM1_OR3_BK2CMP1P    </span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define TIMx_OR3_BK2COMP2P TIM1_OR3_BK2CMP2P    </span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="comment">/* Remap mask definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define TIMx_OR1_RMP_SHIFT 16U</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define TIMx_OR1_RMP_MASK  0x0000FFFFU</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#if defined(ADC3)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define TIM1_OR1_RMP_MASK  ((TIM1_OR1_ETR_ADC1_RMP | TIM1_OR1_ETR_ADC3_RMP | TIM1_OR1_TI1_RMP) &lt;&lt; TIMx_OR1_RMP_SHIFT)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define TIM1_OR1_RMP_MASK  ((TIM1_OR1_ETR_ADC1_RMP | TIM1_OR1_TI1_RMP) &lt;&lt; TIMx_OR1_RMP_SHIFT)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ADC3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define TIM2_OR1_RMP_MASK  ((TIM2_OR1_TI4_RMP | TIM2_OR1_ETR1_RMP | TIM2_OR1_ITR1_RMP) &lt;&lt; TIMx_OR1_RMP_SHIFT)</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define TIM3_OR1_RMP_MASK  (TIM3_OR1_TI1_RMP &lt;&lt; TIMx_OR1_RMP_SHIFT)</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#if defined(ADC2) &amp;&amp; defined(ADC3)</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define TIM8_OR1_RMP_MASK  ((TIM8_OR1_ETR_ADC2_RMP | TIM8_OR1_ETR_ADC3_RMP | TIM8_OR1_TI1_RMP) &lt;&lt; TIMx_OR1_RMP_SHIFT)</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define TIM8_OR1_RMP_MASK  (TIM8_OR1_TI1_RMP &lt;&lt; TIMx_OR1_RMP_SHIFT)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ADC2 &amp; ADC3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define TIM15_OR1_RMP_MASK (TIM15_OR1_TI1_RMP &lt;&lt; TIMx_OR1_RMP_SHIFT)</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define TIM16_OR1_RMP_MASK (TIM16_OR1_TI1_RMP &lt;&lt; TIMx_OR1_RMP_SHIFT)</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define TIM17_OR1_RMP_MASK (TIM17_OR1_TI1_RMP &lt;&lt; TIMx_OR1_RMP_SHIFT)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160; </div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/* Mask used to set the TDG[x:0] of the DTG bits of the TIMx_BDTR register */</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define DT_DELAY_1 ((uint8_t)0x7F)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define DT_DELAY_2 ((uint8_t)0x3F)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define DT_DELAY_3 ((uint8_t)0x1F)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define DT_DELAY_4 ((uint8_t)0x1F)</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160; </div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/* Mask used to set the DTG[7:5] bits of the DTG bits of the TIMx_BDTR register */</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define DT_RANGE_1 ((uint8_t)0x00)</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define DT_RANGE_2 ((uint8_t)0x80)</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define DT_RANGE_3 ((uint8_t)0xC0)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define DT_RANGE_4 ((uint8_t)0xE0)</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160; </div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#if defined(DFSDM1_Channel0)</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define TIMx_OR2_BKDFBK0E   TIMx_OR2_BKDF1BK0E</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define TIMx_OR3_BK2DFBK1E  TIMx_OR3_BK2DF1BK1E</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM1_Channel0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160; </div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define TIM_GET_CHANNEL_INDEX( __CHANNEL__) \</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">  (((__CHANNEL__) == LL_TIM_CHANNEL_CH1) ? 0U :\</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH1N) ? 1U :\</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH2) ? 2U :\</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH2N) ? 3U :\</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH3) ? 4U :\</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH3N) ? 5U :\</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH4) ? 6U :\</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH5) ? 7U : 8U)</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160; </div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define TIM_CALC_DTS(__TIMCLK__, __CKD__)                                                        \</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">  (((__CKD__) == LL_TIM_CLOCKDIVISION_DIV1) ? ((uint64_t)1000000000000U/(__TIMCLK__))         : \</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">   ((__CKD__) == LL_TIM_CLOCKDIVISION_DIV2) ? ((uint64_t)1000000000000U/((__TIMCLK__) &gt;&gt; 1U)) : \</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">   ((uint64_t)1000000000000U/((__TIMCLK__) &gt;&gt; 2U)))</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160; </div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160; </div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html">  244</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;{</div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#a059ce0d24ceb542e2ab1115ec22647ac">  246</a></span>&#160;  uint16_t <a class="code" href="group__TIM__LL__ES__INIT.html#a059ce0d24ceb542e2ab1115ec22647ac">Prescaler</a>;         </div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#a549f45be8b2216c5368f5a92c1f25c98">  251</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#a549f45be8b2216c5368f5a92c1f25c98">CounterMode</a>;       </div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#aaeeae89c4b091d2419cfb6a34549685b">  256</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#aaeeae89c4b091d2419cfb6a34549685b">Autoreload</a>;        </div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#ab76c0843af226508ec5bbe131d77faf6">  263</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#ab76c0843af226508ec5bbe131d77faf6">ClockDivision</a>;     </div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#a4a331053c87210f5d41dae86f8946226">  268</a></span>&#160;  uint8_t <a class="code" href="group__TIM__LL__ES__INIT.html#a4a331053c87210f5d41dae86f8946226">RepetitionCounter</a>;  </div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;} <a class="code" href="group__TIM__LL__ES__INIT.html#structLL__TIM__InitTypeDef">LL_TIM_InitTypeDef</a>;</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160; </div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html">  282</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;{</div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#a34da5e6666481c8579cd8c67cfad10c6">  284</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#a34da5e6666481c8579cd8c67cfad10c6">OCMode</a>;        </div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#a3dd75c4d45c5c7d4a7430704b70c78e5">  289</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#a3dd75c4d45c5c7d4a7430704b70c78e5">OCState</a>;       </div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#aa9fb5e833a4c53ab6e686301adbc77ba">  294</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#aa9fb5e833a4c53ab6e686301adbc77ba">OCNState</a>;      </div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#ad72d06bfcc7e13b008df47b777bff706">  299</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#ad72d06bfcc7e13b008df47b777bff706">CompareValue</a>;  </div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#a34270225b183c578567177a0226254db">  304</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#a34270225b183c578567177a0226254db">OCPolarity</a>;    </div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#af2c0772baa615746d99fa92a7614be46">  309</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#af2c0772baa615746d99fa92a7614be46">OCNPolarity</a>;   </div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#ad84d6e02354d44aaebb0dfe8bca97192">  315</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#ad84d6e02354d44aaebb0dfe8bca97192">OCIdleState</a>;   </div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#a33e38f3afe8727e4a8b06ba7a0b9081a">  320</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#a33e38f3afe8727e4a8b06ba7a0b9081a">OCNIdleState</a>;  </div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;} <a class="code" href="group__TIM__LL__ES__INIT.html#structLL__TIM__OC__InitTypeDef">LL_TIM_OC_InitTypeDef</a>;</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160; </div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html">  330</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;{</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160; </div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#a55e595b05750ea3ebc0904c48ebd565c">  333</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#a55e595b05750ea3ebc0904c48ebd565c">ICPolarity</a>;    </div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#aacac1f8ce9b1665bb34fd1b8b2413718">  338</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#aacac1f8ce9b1665bb34fd1b8b2413718">ICActiveInput</a>; </div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#af5534080ecbf9d785ef2bcad2d709797">  343</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#af5534080ecbf9d785ef2bcad2d709797">ICPrescaler</a>;   </div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#a84afa9723241db9677667b1ffcdfba40">  348</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#a84afa9723241db9677667b1ffcdfba40">ICFilter</a>;      </div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;} <a class="code" href="group__TIM__LL__ES__INIT.html#structLL__TIM__IC__InitTypeDef">LL_TIM_IC_InitTypeDef</a>;</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160; </div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160; </div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html">  358</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;{</div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#aa99c0671526c22c3f2f7c4b0608934e6">  360</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#aa99c0671526c22c3f2f7c4b0608934e6">EncoderMode</a>;     </div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#a5e5f6c946c5c37017a337a6d7ce25db3">  365</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#a5e5f6c946c5c37017a337a6d7ce25db3">IC1Polarity</a>;     </div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#a5cc11b9d41a2e6576233e9bf2ee32252">  370</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#a5cc11b9d41a2e6576233e9bf2ee32252">IC1ActiveInput</a>;  </div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#abbed7319c7c744cde08b2469b47f6de0">  375</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#abbed7319c7c744cde08b2469b47f6de0">IC1Prescaler</a>;    </div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#a90c3ee9ec1714af3cd5bd75cfc6c3043">  380</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#a90c3ee9ec1714af3cd5bd75cfc6c3043">IC1Filter</a>;       </div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#a16875311bce5a7519964316d54071562">  385</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#a16875311bce5a7519964316d54071562">IC2Polarity</a>;      </div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#ac03f24cdb36b7594e0c214ed519e3fdb">  390</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#ac03f24cdb36b7594e0c214ed519e3fdb">IC2ActiveInput</a>;  </div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#aa72db7d1d806c1ad37b7e93e97ec571b">  395</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#aa72db7d1d806c1ad37b7e93e97ec571b">IC2Prescaler</a>;    </div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#a7067d198dc12781d04b8f28b57ecc878">  400</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#a7067d198dc12781d04b8f28b57ecc878">IC2Filter</a>;       </div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;} <a class="code" href="group__TIM__LL__ES__INIT.html#structLL__TIM__ENCODER__InitTypeDef">LL_TIM_ENCODER_InitTypeDef</a>;</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160; </div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html">  410</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;{</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160; </div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#af73de43e3434a674f177dc387140d72c">  413</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#af73de43e3434a674f177dc387140d72c">IC1Polarity</a>;        </div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#a519a5924800e16e1dc797a9f4e013106">  418</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#a519a5924800e16e1dc797a9f4e013106">IC1Prescaler</a>;       </div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#a582c990e5ad754aff387d95beea0cb6c">  425</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#a582c990e5ad754aff387d95beea0cb6c">IC1Filter</a>;          </div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#a68e61db428cf7246c28e81dbbbfdbd64">  430</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#a68e61db428cf7246c28e81dbbbfdbd64">CommutationDelay</a>;   </div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;} <a class="code" href="group__TIM__LL__ES__INIT.html#structLL__TIM__HALLSENSOR__InitTypeDef">LL_TIM_HALLSENSOR_InitTypeDef</a>;</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160; </div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html">  441</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;{</div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#a6d27406d1ac28a09c33287c9d3119f20">  443</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#a6d27406d1ac28a09c33287c9d3119f20">OSSRState</a>;            </div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#a6bc1a562aaea56a76afba9000ae8d183">  450</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#a6bc1a562aaea56a76afba9000ae8d183">OSSIState</a>;            </div>
<div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#a29c3f4d2317d989e9544242c22169169">  457</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#a29c3f4d2317d989e9544242c22169169">LockLevel</a>;            </div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#ac25ec7a6fb4b112636f7bad6cbeeae00">  463</a></span>&#160;  uint8_t <a class="code" href="group__TIM__LL__ES__INIT.html#ac25ec7a6fb4b112636f7bad6cbeeae00">DeadTime</a>;              </div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#a0a73d3b306d12cb690218c3c1b28a8e6">  471</a></span>&#160;  uint16_t <a class="code" href="group__TIM__LL__ES__INIT.html#a0a73d3b306d12cb690218c3c1b28a8e6">BreakState</a>;           </div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#a0e1e1fa7efa8496ceac710b5ea6f3a45">  478</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#a0e1e1fa7efa8496ceac710b5ea6f3a45">BreakPolarity</a>;        </div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#aa8f59933a8a20fdaf0fe15f7baf687e6">  485</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#aa8f59933a8a20fdaf0fe15f7baf687e6">BreakFilter</a>;          </div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#a2de9120f0605c07cadc75dcab79ef1bc">  492</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#a2de9120f0605c07cadc75dcab79ef1bc">Break2State</a>;          </div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#ad6baa0680e2acd8f578e7edb0691e7a7">  499</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#ad6baa0680e2acd8f578e7edb0691e7a7">Break2Polarity</a>;        </div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#a6cc1aa89f18ae0f2a50331f129ea6143">  506</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#a6cc1aa89f18ae0f2a50331f129ea6143">Break2Filter</a>;          </div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group__TIM__LL__ES__INIT.html#add7c44dfed7382f4a36f0b205a95a79d">  513</a></span>&#160;  uint32_t <a class="code" href="group__TIM__LL__ES__INIT.html#add7c44dfed7382f4a36f0b205a95a79d">AutomaticOutput</a>;      </div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;} <a class="code" href="group__TIM__LL__ES__INIT.html#structLL__TIM__BDTR__InitTypeDef">LL_TIM_BDTR_InitTypeDef</a>;</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160; </div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160; </div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define LL_TIM_SR_UIF                          TIM_SR_UIF           </span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC1IF                        TIM_SR_CC1IF         </span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC2IF                        TIM_SR_CC2IF         </span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC3IF                        TIM_SR_CC3IF         </span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC4IF                        TIM_SR_CC4IF         </span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC5IF                        TIM_SR_CC5IF         </span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC6IF                        TIM_SR_CC6IF         </span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define LL_TIM_SR_COMIF                        TIM_SR_COMIF         </span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define LL_TIM_SR_TIF                          TIM_SR_TIF           </span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define LL_TIM_SR_BIF                          TIM_SR_BIF           </span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define LL_TIM_SR_B2IF                         TIM_SR_B2IF          </span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC1OF                        TIM_SR_CC1OF         </span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC2OF                        TIM_SR_CC2OF         </span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC3OF                        TIM_SR_CC3OF         </span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC4OF                        TIM_SR_CC4OF         </span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define LL_TIM_SR_SBIF                         TIM_SR_SBIF          </span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160; </div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_DISABLE            0x00000000U             </span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_ENABLE             TIM_BDTR_BKE            </span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_DISABLE            0x00000000U              </span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_ENABLE             TIM_BDTR_BK2E            </span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define LL_TIM_AUTOMATICOUTPUT_DISABLE         0x00000000U             </span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define LL_TIM_AUTOMATICOUTPUT_ENABLE          TIM_BDTR_AOE            </span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160; </div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_UIE                        TIM_DIER_UIE         </span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_CC1IE                      TIM_DIER_CC1IE       </span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_CC2IE                      TIM_DIER_CC2IE       </span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_CC3IE                      TIM_DIER_CC3IE       </span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_CC4IE                      TIM_DIER_CC4IE       </span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_COMIE                      TIM_DIER_COMIE       </span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_TIE                        TIM_DIER_TIE         </span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_BIE                        TIM_DIER_BIE         </span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define LL_TIM_UPDATESOURCE_REGULAR            0x00000000U          </span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define LL_TIM_UPDATESOURCE_COUNTER            TIM_CR1_URS          </span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define LL_TIM_ONEPULSEMODE_SINGLE             TIM_CR1_OPM          </span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define LL_TIM_ONEPULSEMODE_REPETITIVE         0x00000000U          </span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERMODE_UP                  0x00000000U          </span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERMODE_DOWN                TIM_CR1_DIR          </span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_UP           TIM_CR1_CMS_0        </span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_DOWN         TIM_CR1_CMS_1        </span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_UP_DOWN      TIM_CR1_CMS          </span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV1              0x00000000U          </span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV2              TIM_CR1_CKD_0        </span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV4              TIM_CR1_CKD_1        </span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERDIRECTION_UP             0x00000000U          </span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERDIRECTION_DOWN           TIM_CR1_DIR          </span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define LL_TIM_CCUPDATESOURCE_COMG_ONLY        0x00000000U          </span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI    TIM_CR2_CCUS         </span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define LL_TIM_CCDMAREQUEST_CC                 0x00000000U          </span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define LL_TIM_CCDMAREQUEST_UPDATE             TIM_CR2_CCDS         </span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define LL_TIM_LOCKLEVEL_OFF                   0x00000000U          </span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define LL_TIM_LOCKLEVEL_1                     TIM_BDTR_LOCK_0      </span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define LL_TIM_LOCKLEVEL_2                     TIM_BDTR_LOCK_1      </span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define LL_TIM_LOCKLEVEL_3                     TIM_BDTR_LOCK        </span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH1                     TIM_CCER_CC1E     </span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH1N                    TIM_CCER_CC1NE    </span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH2                     TIM_CCER_CC2E     </span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH2N                    TIM_CCER_CC2NE    </span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH3                     TIM_CCER_CC3E     </span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH3N                    TIM_CCER_CC3NE    </span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH4                     TIM_CCER_CC4E     </span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH5                     TIM_CCER_CC5E     </span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH6                     TIM_CCER_CC6E     </span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160; </div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define LL_TIM_OCSTATE_DISABLE                 0x00000000U             </span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define LL_TIM_OCSTATE_ENABLE                  TIM_CCER_CC1E           </span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160; </div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_FROZEN                   0x00000000U                                              </span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_ACTIVE                   TIM_CCMR1_OC1M_0                                         </span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_INACTIVE                 TIM_CCMR1_OC1M_1                                         </span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_TOGGLE                   (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)                    </span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_FORCED_INACTIVE          TIM_CCMR1_OC1M_2                                         </span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_FORCED_ACTIVE            (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0)                    </span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_PWM1                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1)                    </span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_PWM2                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) </span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_RETRIG_OPM1              TIM_CCMR1_OC1M_3                                         </span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_RETRIG_OPM2              (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0)                    </span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_COMBINED_PWM1            (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_2)                    </span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_COMBINED_PWM2            (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_2) </span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_ASSYMETRIC_PWM1          (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2) </span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_ASSYMETRIC_PWM2          (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M)                      </span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define LL_TIM_OCPOLARITY_HIGH                 0x00000000U                 </span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define LL_TIM_OCPOLARITY_LOW                  TIM_CCER_CC1P               </span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define LL_TIM_OCIDLESTATE_LOW                 0x00000000U             </span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define LL_TIM_OCIDLESTATE_HIGH                TIM_CR2_OIS1            </span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define LL_TIM_GROUPCH5_NONE                   0x00000000U           </span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define LL_TIM_GROUPCH5_OC1REFC                TIM_CCR5_GC5C1        </span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define LL_TIM_GROUPCH5_OC2REFC                TIM_CCR5_GC5C2        </span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define LL_TIM_GROUPCH5_OC3REFC                TIM_CCR5_GC5C3        </span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define LL_TIM_ACTIVEINPUT_DIRECTTI            (TIM_CCMR1_CC1S_0 &lt;&lt; 16U) </span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define LL_TIM_ACTIVEINPUT_INDIRECTTI          (TIM_CCMR1_CC1S_1 &lt;&lt; 16U) </span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define LL_TIM_ACTIVEINPUT_TRC                 (TIM_CCMR1_CC1S &lt;&lt; 16U)   </span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define LL_TIM_ICPSC_DIV1                      0x00000000U                    </span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define LL_TIM_ICPSC_DIV2                      (TIM_CCMR1_IC1PSC_0 &lt;&lt; 16U)    </span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define LL_TIM_ICPSC_DIV4                      (TIM_CCMR1_IC1PSC_1 &lt;&lt; 16U)    </span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define LL_TIM_ICPSC_DIV8                      (TIM_CCMR1_IC1PSC &lt;&lt; 16U)      </span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1                 0x00000000U                                                        </span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N2              (TIM_CCMR1_IC1F_0 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N4              (TIM_CCMR1_IC1F_1 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N8              ((TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV2_N6              (TIM_CCMR1_IC1F_2 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV2_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV4_N6              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)                     </span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV4_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV8_N6              (TIM_CCMR1_IC1F_3 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV8_N8              ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)                     </span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N8             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2) &lt;&lt; 16U)                     </span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)  </span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N8             (TIM_CCMR1_IC1F &lt;&lt; 16U)                                            </span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define LL_TIM_IC_POLARITY_RISING              0x00000000U                      </span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define LL_TIM_IC_POLARITY_FALLING             TIM_CCER_CC1P                    </span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define LL_TIM_IC_POLARITY_BOTHEDGE            (TIM_CCER_CC1P | TIM_CCER_CC1NP) </span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define LL_TIM_CLOCKSOURCE_INTERNAL            0x00000000U                                          </span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define LL_TIM_CLOCKSOURCE_EXT_MODE1           (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)   </span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define LL_TIM_CLOCKSOURCE_EXT_MODE2           TIM_SMCR_ECE                                         </span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#define LL_TIM_ENCODERMODE_X2_TI1                     TIM_SMCR_SMS_0                                                     </span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define LL_TIM_ENCODERMODE_X2_TI2                     TIM_SMCR_SMS_1                                                     </span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#define LL_TIM_ENCODERMODE_X4_TI12                   (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)                                   </span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_RESET                      0x00000000U                                     </span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_ENABLE                     TIM_CR2_MMS_0                                   </span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_UPDATE                     TIM_CR2_MMS_1                                   </span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_CC1IF                      (TIM_CR2_MMS_1 | TIM_CR2_MMS_0)                 </span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_OC1REF                     TIM_CR2_MMS_2                                   </span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_OC2REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_0)                 </span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_OC3REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1)                 </span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_OC4REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) </span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_RESET                     0x00000000U                                                         </span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_ENABLE                    TIM_CR2_MMS2_0                                                      </span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_UPDATE                    TIM_CR2_MMS2_1                                                      </span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_CC1F                      (TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                                   </span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC1                       TIM_CR2_MMS2_2                                                      </span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC2                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)                                   </span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC3                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1)                                   </span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC4                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                  </span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC5                       TIM_CR2_MMS2_3                                                      </span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC6                       (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_0)                                   </span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC4_RISINGFALLING         (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1)                                   </span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC6_RISINGFALLING         (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                  </span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC4_RISING_OC6_RISING     (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2)                                   </span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC4_RISING_OC6_FALLING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)                  </span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC5_RISING_OC6_RISING     (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 |TIM_CR2_MMS2_1)                   </span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC5_RISING_OC6_FALLING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) </span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define LL_TIM_SLAVEMODE_DISABLED              0x00000000U                         </span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define LL_TIM_SLAVEMODE_RESET                 TIM_SMCR_SMS_2                      </span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define LL_TIM_SLAVEMODE_GATED                 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)   </span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define LL_TIM_SLAVEMODE_TRIGGER               (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)   </span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define LL_TIM_SLAVEMODE_COMBINED_RESETTRIGGER TIM_SMCR_SMS_3                      </span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ITR0                         0x00000000U                                                     </span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ITR1                         TIM_SMCR_TS_0                                                   </span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ITR2                         TIM_SMCR_TS_1                                                   </span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ITR3                         (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)                                 </span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define LL_TIM_TS_TI1F_ED                      TIM_SMCR_TS_2                                                   </span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define LL_TIM_TS_TI1FP1                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_0)                                 </span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define LL_TIM_TS_TI2FP2                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_1)                                 </span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ETRF                         (TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)                 </span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_POLARITY_NONINVERTED        0x00000000U             </span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_POLARITY_INVERTED           TIM_SMCR_ETP            </span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV1              0x00000000U             </span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV2              TIM_SMCR_ETPS_0         </span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV4              TIM_SMCR_ETPS_1         </span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV8              TIM_SMCR_ETPS           </span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1                0x00000000U                                          </span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N2             TIM_SMCR_ETF_0                                       </span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N4             TIM_SMCR_ETF_1                                       </span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N8             (TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)                    </span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV2_N6             TIM_SMCR_ETF_2                                       </span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV2_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)                    </span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV4_N6             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)                    </span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV4_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)   </span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV8_N6             TIM_SMCR_ETF_3                                       </span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV8_N8             (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_0)                    </span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1)                    </span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)   </span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N8            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2)                    </span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)   </span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)   </span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N8            TIM_SMCR_ETF                                         </span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define LL_TIM_ETRSOURCE_LEGACY                0x00000000U                                                 </span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define LL_TIM_ETRSOURCE_COMP1                 TIM1_OR2_ETRSEL_0                                 </span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define LL_TIM_ETRSOURCE_COMP2                 TIM1_OR2_ETRSEL_1                                 </span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_POLARITY_LOW              0x00000000U               </span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_POLARITY_HIGH             TIM_BDTR_BKP              </span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV1              0x00000000U   </span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV1_N2           0x00010000U   </span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV1_N4           0x00020000U   </span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV1_N8           0x00030000U   </span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV2_N6           0x00040000U   </span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV2_N8           0x00050000U   </span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV4_N6           0x00060000U   </span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV4_N8           0x00070000U   </span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV8_N6           0x00080000U   </span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV8_N8           0x00090000U   </span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV16_N5          0x000A0000U   </span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV16_N6          0x000B0000U   </span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV16_N8          0x000C0000U   </span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV32_N5          0x000D0000U   </span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV32_N6          0x000E0000U   </span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV32_N8          0x000F0000U   </span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_POLARITY_LOW             0x00000000U             </span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_POLARITY_HIGH            TIM_BDTR_BK2P           </span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV1             0x00000000U   </span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV1_N2          0x00100000U   </span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV1_N4          0x00200000U   </span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV1_N8          0x00300000U   </span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV2_N6          0x00400000U   </span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV2_N8          0x00500000U   </span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV4_N6          0x00600000U   </span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV4_N8          0x00700000U   </span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV8_N6          0x00800000U   </span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV8_N8          0x00900000U   </span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV16_N5         0x00A00000U   </span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV16_N6         0x00B00000U   </span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV16_N8         0x00C00000U   </span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV32_N5         0x00D00000U   </span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV32_N6         0x00E00000U   </span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV32_N8         0x00F00000U   </span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define LL_TIM_OSSI_DISABLE                    0x00000000U             </span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">#define LL_TIM_OSSI_ENABLE                     TIM_BDTR_OSSI           </span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define LL_TIM_OSSR_DISABLE                    0x00000000U             </span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define LL_TIM_OSSR_ENABLE                     TIM_BDTR_OSSR           </span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_INPUT_BKIN                0x00000000U  </span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_INPUT_BKIN2               0x00000004U  </span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKIN                TIM1_OR2_BKINE      </span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKCOMP1             TIM1_OR2_BKCMP1E    </span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKCOMP2             TIM1_OR2_BKCMP2E    </span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#if defined(DFSDM1_Channel0)</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#define LL_TIM_BKIN_SOURCE_DF1BK               TIM1_OR2_BKDF1BK0E  </span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM1_Channel0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160; </div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define LL_TIM_BKIN_POLARITY_LOW               TIM1_OR2_BKINP           </span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#define LL_TIM_BKIN_POLARITY_HIGH              0x00000000U              </span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CR1           0x00000000U                                                      </span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CR2           TIM_DCR_DBA_0                                                    </span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_SMCR          TIM_DCR_DBA_1                                                    </span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_DIER          (TIM_DCR_DBA_1 |  TIM_DCR_DBA_0)                                 </span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_SR            TIM_DCR_DBA_2                                                    </span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_EGR           (TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                                  </span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCMR1         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                                  </span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCMR2         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCER          TIM_DCR_DBA_3                                                    </span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CNT           (TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                                  </span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_PSC           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1)                                  </span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_ARR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_RCR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_2)                                  </span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR1          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR2          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                  </span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR3          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)  </span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR4          TIM_DCR_DBA_4                                                    </span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_BDTR          (TIM_DCR_DBA_4 | TIM_DCR_DBA_0)                                  </span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_OR1            (TIM_DCR_DBA_4 | TIM_DCR_DBA_2)                                  </span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCMR3         (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR5          (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                  </span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR6          (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)  </span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_OR2           (TIM_DCR_DBA_4 | TIM_DCR_DBA_3)                                  </span></div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_OR3           (TIM_DCR_DBA_4 | TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_1TRANSFER       0x00000000U                                                     </span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_2TRANSFERS      TIM_DCR_DBL_0                                                   </span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_3TRANSFERS      TIM_DCR_DBL_1                                                   </span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_4TRANSFERS      (TIM_DCR_DBL_1 |  TIM_DCR_DBL_0)                                </span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_5TRANSFERS      TIM_DCR_DBL_2                                                   </span></div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_6TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                                 </span></div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_7TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                                 </span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_8TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 </span></div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_9TRANSFERS      TIM_DCR_DBL_3                                                   </span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_10TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_0)                                 </span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_11TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1)                                 </span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_12TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 </span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_13TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2)                                 </span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_14TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                 </span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_15TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                 </span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_16TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0) </span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_17TRANSFERS     TIM_DCR_DBL_4                                                   </span></div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_18TRANSFERS     (TIM_DCR_DBL_4 |  TIM_DCR_DBL_0)                                </span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define LL_TIM_TIM1_ETR_ADC1_RMP_NC   TIM1_OR1_RMP_MASK                                                </span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define LL_TIM_TIM1_ETR_ADC1_RMP_AWD1 (TIM1_OR1_ETR_ADC1_RMP_0 | TIM1_OR1_RMP_MASK)                    </span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define LL_TIM_TIM1_ETR_ADC1_RMP_AWD2 (TIM1_OR1_ETR_ADC1_RMP_1 | TIM1_OR1_RMP_MASK)                    </span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define LL_TIM_TIM1_ETR_ADC1_RMP_AWD3 (TIM1_OR1_ETR_ADC1_RMP | TIM1_OR1_RMP_MASK)                      </span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#if defined(ADC3)</span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160; </div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define LL_TIM_TIM1_ETR_ADC3_RMP_NC   TIM1_OR1_RMP_MASK                                                </span></div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define LL_TIM_TIM1_ETR_ADC3_RMP_AWD1 (TIM1_OR1_ETR_ADC3_RMP_0 | TIM1_OR1_RMP_MASK)                    </span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define LL_TIM_TIM1_ETR_ADC3_RMP_AWD2 (TIM1_OR1_ETR_ADC3_RMP_1 | TIM1_OR1_RMP_MASK)                    </span></div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define LL_TIM_TIM1_ETR_ADC3_RMP_AWD3 (TIM1_OR1_ETR_ADC3_RMP | TIM1_OR1_RMP_MASK)                      </span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ADC3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160; </div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#define LL_TIM_TIM1_TI1_RMP_GPIO  TIM1_OR1_RMP_MASK                                                    </span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define LL_TIM_TIM1_TI1_RMP_COMP1 (TIM1_OR1_TI1_RMP | TIM1_OR1_RMP_MASK)                               </span></div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_ITR1_RMP_TIM8_TRGO  TIM2_OR1_RMP_MASK                                              </span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_ITR1_RMP_OTG_FS_SOF (TIM2_OR1_ITR1_RMP | TIM2_OR1_RMP_MASK)                        </span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;       <span class="comment">/* STM32L496xx || STM32L4A6xx || */</span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;       <span class="comment">/* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */</span></div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#if defined (STM32L412xx) || defined (STM32L422xx) ||defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || defined (STM32L451xx) || defined (STM32L452xx) || defined (STM32L462xx)</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_ITR1_RMP_NONE          0x00000000U                                                 </span><span class="comment">/* !&lt; No internal trigger on TIM2_ITR1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_ITR1_RMP_USB_SOF       TIM2_OR1_ITR1_RMP                                           </span><span class="comment">/* !&lt; TIM2_ITR1 is connected to USB SOF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32L431xx || STM32L432xx || STM32L442xx || STM32L433xx || STM32L443xx || */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;       <span class="comment">/* STM32L451xx || STM32L452xx || STM32L462xx */</span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_ETR_RMP_GPIO TIM2_OR1_RMP_MASK                                                     </span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_ETR_RMP_LSE  (TIM2_OR1_ETR1_RMP | TIM2_OR1_RMP_MASK)                               </span></div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_TI4_RMP_GPIO        TIM2_OR1_RMP_MASK                                              </span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_TI4_RMP_COMP1       (TIM2_OR1_TI4_RMP_0 | TIM2_OR1_RMP_MASK)                       </span></div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#if defined (STM32L412xx) || defined (STM32L422xx)</span></div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_TI4_RMP_COMP2       (TIM2_OR1_TI4_RMP_1 | TIM2_OR1_RMP_MASK)                       </span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_TI4_RMP_COMP1_COMP2 (TIM2_OR1_TI4_RMP | TIM2_OR1_RMP_MASK)                         </span></div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160; </div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">#if defined(TIM3)</span></div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160; </div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_GPIO         TIM3_OR1_RMP_MASK                                             </span></div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_COMP1        (TIM3_OR1_TI1_RMP_0 | TIM3_OR1_RMP_MASK)                      </span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_COMP2        (TIM3_OR1_TI1_RMP_1 | TIM3_OR1_RMP_MASK)                      </span></div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_COMP1_COMP2  (TIM3_OR1_TI1_RMP | TIM3_OR1_RMP_MASK)                        </span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TIM3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160; </div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#if defined(TIM8)</span></div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160; </div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define LL_TIM_TIM8_ETR_ADC2_RMP_NC   TIM8_OR1_RMP_MASK                                                </span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">#define LL_TIM_TIM8_ETR_ADC2_RMP_AWD1 (TIM8_OR1_ETR_ADC2_RMP_0 | TIM8_OR1_RMP_MASK)                    </span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#define LL_TIM_TIM8_ETR_ADC2_RMP_AWD2 (TIM8_OR1_ETR_ADC2_RMP_1 | TIM8_OR1_RMP_MASK)                    </span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">#define LL_TIM_TIM8_ETR_ADC2_RMP_AWD3 (TIM8_OR1_ETR_ADC2_RMP | TIM8_OR1_RMP_MASK)                      </span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">#define LL_TIM_TIM8_ETR_ADC3_RMP_NC   TIM8_OR1_RMP_MASK                                                </span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">#define LL_TIM_TIM8_ETR_ADC3_RMP_AWD1 (TIM8_OR1_ETR_ADC3_RMP_0 | TIM8_OR1_RMP_MASK)                    </span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#define LL_TIM_TIM8_ETR_ADC3_RMP_AWD2 (TIM8_OR1_ETR_ADC3_RMP_1 | TIM8_OR1_RMP_MASK)                    </span></div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">#define LL_TIM_TIM8_ETR_ADC3_RMP_AWD3 (TIM8_OR1_ETR_ADC3_RMP | TIM8_OR1_RMP_MASK)                      </span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define LL_TIM_TIM8_TI1_RMP_GPIO  TIM8_OR1_RMP_MASK                                                    </span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">#define LL_TIM_TIM8_TI1_RMP_COMP2 (TIM8_OR1_TI1_RMP | TIM8_OR1_RMP_MASK)                               </span></div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TIM8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160; </div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define LL_TIM_TIM15_TI1_RMP_GPIO TIM15_OR1_RMP_MASK                                                   </span></div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor">#define LL_TIM_TIM15_TI1_RMP_LSE  (TIM15_OR1_TI1_RMP | TIM15_OR1_RMP_MASK)                             </span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">#define LL_TIM_TIM15_ENCODERMODE_NOREDIRECTION TIM15_OR1_RMP_MASK                                      </span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#define LL_TIM_TIM15_ENCODERMODE_TIM2          (TIM15_OR1_ENCODER_MODE_0 | TIM15_OR1_RMP_MASK)         </span></div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor">#define LL_TIM_TIM15_ENCODERMODE_TIM3          (TIM15_OR1_ENCODER_MODE_1 | TIM15_OR1_RMP_MASK)         </span></div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#define LL_TIM_TIM15_ENCODERMODE_TIM4          (TIM15_OR1_ENCODER_MODE | TIM15_OR1_RMP_MASK)           </span></div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_GPIO TIM16_OR1_RMP_MASK                                                   </span></div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_LSI  (TIM16_OR1_TI1_RMP_0 | TIM16_OR1_RMP_MASK)                           </span></div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_LSE  (TIM16_OR1_TI1_RMP_1 | TIM16_OR1_RMP_MASK)                           </span></div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_RTC  (TIM16_OR1_TI1_RMP_1 | TIM16_OR1_TI1_RMP_0 | TIM16_OR1_RMP_MASK)     </span></div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor">#if defined TIM16_OR1_TI1_RMP_2</span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_MSI     (TIM16_OR1_TI1_RMP_2 | TIM16_OR1_RMP_MASK)                           </span></div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_HSE_32  (TIM16_OR1_TI1_RMP_2 | TIM16_OR1_TI1_RMP_0 | TIM16_OR1_RMP_MASK)     </span></div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_MCO     (TIM16_OR1_TI1_RMP_2 | TIM16_OR1_TI1_RMP_1 | TIM16_OR1_RMP_MASK)     </span></div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160; </div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">#if defined(TIM17)</span></div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160; </div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_GPIO   TIM17_OR1_RMP_MASK                                                 </span></div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_MSI    (TIM17_OR1_TI1_RMP_0 | TIM17_OR1_RMP_MASK)                         </span></div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_HSE_32 (TIM17_OR1_TI1_RMP_1 | TIM17_OR1_RMP_MASK)                         </span></div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_MCO    (TIM17_OR1_TI1_RMP | TIM17_OR1_RMP_MASK)                           </span></div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TIM17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160; </div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_NC     0x00000000U         </span></div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_ETR    TIM_SMCR_OCCS       </span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">#define LL_TIM_BKIN_SOURCE_DFBK  LL_TIM_BKIN_SOURCE_DF1BK</span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160; </div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor">#define LL_TIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160; </div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">#define LL_TIM_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)-&gt;__REG__)</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160; </div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">#define __LL_TIM_GETFLAG_UIFCPY(__CNT__)  \</span></div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor">  (READ_BIT((__CNT__), TIM_CNT_UIFCPY) &gt;&gt; TIM_CNT_UIFCPY_Pos)</span></div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160; </div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">#define __LL_TIM_CALC_DEADTIME(__TIMCLK__, __CKD__, __DT__)  \</span></div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">  ( (((uint64_t)((__DT__)*1000U)) &lt; ((DT_DELAY_1+1U) * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))    ? (uint8_t)(((uint64_t)((__DT__)*1000U) / TIM_CALC_DTS((__TIMCLK__), (__CKD__)))  &amp; DT_DELAY_1) :                                               \</span></div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">    (((uint64_t)((__DT__)*1000U)) &lt; ((64U + (DT_DELAY_2+1U)) * 2U * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))  ? (uint8_t)(DT_RANGE_2 | ((uint8_t)((uint8_t)((((uint64_t)((__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), (__CKD__))) &gt;&gt; 1U) - (uint8_t) 64) &amp; DT_DELAY_2)) :\</span></div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">    (((uint64_t)((__DT__)*1000U)) &lt; ((32U + (DT_DELAY_3+1U)) * 8U * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))  ? (uint8_t)(DT_RANGE_3 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), (__CKD__))) &gt;&gt; 3U) - (uint8_t) 32) &amp; DT_DELAY_3)) :\</span></div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">    (((uint64_t)((__DT__)*1000U)) &lt; ((32U + (DT_DELAY_4+1U)) * 16U * TIM_CALC_DTS((__TIMCLK__), (__CKD__)))) ? (uint8_t)(DT_RANGE_4 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), (__CKD__))) &gt;&gt; 4U) - (uint8_t) 32) &amp; DT_DELAY_4)) :\</span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">    0U)</span></div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160; </div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">#define __LL_TIM_CALC_PSC(__TIMCLK__, __CNTCLK__)   \</span></div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">  (((__TIMCLK__) &gt;= (__CNTCLK__)) ? (uint32_t)(((__TIMCLK__)/(__CNTCLK__)) - 1U) : 0U)</span></div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160; </div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor">#define __LL_TIM_CALC_ARR(__TIMCLK__, __PSC__, __FREQ__) \</span></div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">  ((((__TIMCLK__)/((__PSC__) + 1U)) &gt;= (__FREQ__)) ? (((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U))) - 1U) : 0U)</span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160; </div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#define __LL_TIM_CALC_DELAY(__TIMCLK__, __PSC__, __DELAY__)  \</span></div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">  ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__)) \</span></div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">              / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))</span></div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160; </div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">#define __LL_TIM_CALC_PULSE(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \</span></div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor">  ((uint32_t)(__LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__PULSE__)) \</span></div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor">              + __LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__DELAY__))))</span></div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160; </div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor">#define __LL_TIM_GET_ICPSC_RATIO(__ICPSC__)  \</span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor">  ((uint32_t)(0x01U &lt;&lt; (((__ICPSC__) &gt;&gt; 16U) &gt;&gt; TIM_CCMR1_IC1PSC_Pos)))</span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160; </div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160; </div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Time__Base.html#ga318e31d88952bb51211d9d4d38fa99d9"> 1442</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga318e31d88952bb51211d9d4d38fa99d9">LL_TIM_EnableCounter</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;{</div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;  SET_BIT(TIMx-&gt;CR1, TIM_CR1_CEN);</div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;}</div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160; </div>
<div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Time__Base.html#gaec8baf9f116fd17592ec2e9c9d502668"> 1453</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Time__Base.html#gaec8baf9f116fd17592ec2e9c9d502668">LL_TIM_DisableCounter</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;{</div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(TIMx-&gt;CR1, TIM_CR1_CEN);</div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;}</div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160; </div>
<div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Time__Base.html#ga0e7d2abc91ea01ec980b3629d75dfb55"> 1464</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga0e7d2abc91ea01ec980b3629d75dfb55">LL_TIM_IsEnabledCounter</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;{</div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;CR1, TIM_CR1_CEN) == (TIM_CR1_CEN)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;}</div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160; </div>
<div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Time__Base.html#ga6c71e98613a68b50876e42ea6ea135f2"> 1475</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga6c71e98613a68b50876e42ea6ea135f2">LL_TIM_EnableUpdateEvent</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;{</div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(TIMx-&gt;CR1, TIM_CR1_UDIS);</div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;}</div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160; </div>
<div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Time__Base.html#ga11f54a5d8694d9d42ce4dcdfe5af2ad5"> 1486</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga11f54a5d8694d9d42ce4dcdfe5af2ad5">LL_TIM_DisableUpdateEvent</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;{</div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;  SET_BIT(TIMx-&gt;CR1, TIM_CR1_UDIS);</div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;}</div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160; </div>
<div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Time__Base.html#gab613e684fb8804f466482bf5988737bd"> 1497</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Time__Base.html#gab613e684fb8804f466482bf5988737bd">LL_TIM_IsEnabledUpdateEvent</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;{</div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;CR1, TIM_CR1_UDIS) == (uint32_t)RESET) ? 1UL : 0UL);</div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;}</div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160; </div>
<div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Time__Base.html#ga766975b6fa1ec81340fc4dafd8b62fbd"> 1518</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga766975b6fa1ec81340fc4dafd8b62fbd">LL_TIM_SetUpdateSource</a>(TIM_TypeDef *TIMx, uint32_t UpdateSource)</div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;{</div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(TIMx-&gt;CR1, TIM_CR1_URS, UpdateSource);</div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;}</div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160; </div>
<div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Time__Base.html#gaed49a41fe48c5d77775a62065c9cae24"> 1531</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Time__Base.html#gaed49a41fe48c5d77775a62065c9cae24">LL_TIM_GetUpdateSource</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;{</div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;CR1, TIM_CR1_URS));</div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;}</div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160; </div>
<div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Time__Base.html#ga9c1cb0ec71af8eef765a97b6fbc5386e"> 1545</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga9c1cb0ec71af8eef765a97b6fbc5386e">LL_TIM_SetOnePulseMode</a>(TIM_TypeDef *TIMx, uint32_t OnePulseMode)</div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;{</div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(TIMx-&gt;CR1, TIM_CR1_OPM, OnePulseMode);</div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;}</div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160; </div>
<div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Time__Base.html#ga128c02be198e46b02bab3766fe62e11e"> 1558</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga128c02be198e46b02bab3766fe62e11e">LL_TIM_GetOnePulseMode</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;{</div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;CR1, TIM_CR1_OPM));</div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;}</div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160; </div>
<div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Time__Base.html#ga3fbd129da8929563fe7de9a9b6e82105"> 1582</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga3fbd129da8929563fe7de9a9b6e82105">LL_TIM_SetCounterMode</a>(TIM_TypeDef *TIMx, uint32_t CounterMode)</div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;{</div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(TIMx-&gt;CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode);</div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;}</div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160; </div>
<div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Time__Base.html#gab2dc8faeb02ea4b0c454d08de47e6d7d"> 1602</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Time__Base.html#gab2dc8faeb02ea4b0c454d08de47e6d7d">LL_TIM_GetCounterMode</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;{</div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;CR1, TIM_CR1_DIR | TIM_CR1_CMS));</div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;}</div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160; </div>
<div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Time__Base.html#gacafbc988f132718a179ce4b3723d2895"> 1613</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Time__Base.html#gacafbc988f132718a179ce4b3723d2895">LL_TIM_EnableARRPreload</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;{</div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;  SET_BIT(TIMx-&gt;CR1, TIM_CR1_ARPE);</div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;}</div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160; </div>
<div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Time__Base.html#ga6abd4a32611fe317bbaaa0caba3de87c"> 1624</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga6abd4a32611fe317bbaaa0caba3de87c">LL_TIM_DisableARRPreload</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;{</div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(TIMx-&gt;CR1, TIM_CR1_ARPE);</div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;}</div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160; </div>
<div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Time__Base.html#ga8b9aafd172f8739708ddf925406a7d89"> 1635</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga8b9aafd172f8739708ddf925406a7d89">LL_TIM_IsEnabledARRPreload</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;{</div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;CR1, TIM_CR1_ARPE) == (TIM_CR1_ARPE)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;}</div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160; </div>
<div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Time__Base.html#gab193c4bdaaae6a8240da69a2bfb88dc8"> 1653</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Time__Base.html#gab193c4bdaaae6a8240da69a2bfb88dc8">LL_TIM_SetClockDivision</a>(TIM_TypeDef *TIMx, uint32_t ClockDivision)</div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;{</div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(TIMx-&gt;CR1, TIM_CR1_CKD, ClockDivision);</div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;}</div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160; </div>
<div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Time__Base.html#gae8481a1bb753c169a3bfcbcce729f57d"> 1670</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Time__Base.html#gae8481a1bb753c169a3bfcbcce729f57d">LL_TIM_GetClockDivision</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;{</div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;CR1, TIM_CR1_CKD));</div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;}</div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160; </div>
<div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Time__Base.html#ga1a543b5d66cfdb9c5a80edbe3d50ebe2"> 1684</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga1a543b5d66cfdb9c5a80edbe3d50ebe2">LL_TIM_SetCounter</a>(TIM_TypeDef *TIMx, uint32_t Counter)</div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;{</div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;  WRITE_REG(TIMx-&gt;CNT, Counter);</div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;}</div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160; </div>
<div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Time__Base.html#ga479b30e126e7ce0b8fda8ee1b12da14c"> 1697</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga479b30e126e7ce0b8fda8ee1b12da14c">LL_TIM_GetCounter</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;{</div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;CNT));</div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;}</div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160; </div>
<div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Time__Base.html#gab598fef377dda255fa33ab0d2b5eb3b0"> 1710</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Time__Base.html#gab598fef377dda255fa33ab0d2b5eb3b0">LL_TIM_GetDirection</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;{</div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;CR1, TIM_CR1_DIR));</div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;}</div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160; </div>
<div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Time__Base.html#gae35cee843046e8f684efab3dd14b2583"> 1726</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Time__Base.html#gae35cee843046e8f684efab3dd14b2583">LL_TIM_SetPrescaler</a>(TIM_TypeDef *TIMx, uint32_t Prescaler)</div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;{</div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;  WRITE_REG(TIMx-&gt;PSC, Prescaler);</div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;}</div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160; </div>
<div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Time__Base.html#ga0e350faadd6d2471bb3a476587535b02"> 1737</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga0e350faadd6d2471bb3a476587535b02">LL_TIM_GetPrescaler</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;{</div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;PSC));</div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;}</div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160; </div>
<div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Time__Base.html#ga8a604a4e89720f96044786c7336b9320"> 1753</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga8a604a4e89720f96044786c7336b9320">LL_TIM_SetAutoReload</a>(TIM_TypeDef *TIMx, uint32_t AutoReload)</div>
<div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;{</div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;  WRITE_REG(TIMx-&gt;ARR, AutoReload);</div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;}</div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160; </div>
<div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Time__Base.html#ga20cfdce8dac87b07bdf96c28fa719ed4"> 1766</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga20cfdce8dac87b07bdf96c28fa719ed4">LL_TIM_GetAutoReload</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;{</div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;ARR));</div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;}</div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160; </div>
<div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Time__Base.html#gae0b0a7b2f767dc5560cac3431565c0f8"> 1781</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Time__Base.html#gae0b0a7b2f767dc5560cac3431565c0f8">LL_TIM_SetRepetitionCounter</a>(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)</div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;{</div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;  WRITE_REG(TIMx-&gt;RCR, RepetitionCounter);</div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;}</div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160; </div>
<div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Time__Base.html#ga399207d4afe0eab8c4cfd87ee152c6fd"> 1794</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga399207d4afe0eab8c4cfd87ee152c6fd">LL_TIM_GetRepetitionCounter</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;{</div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;RCR));</div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;}</div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160; </div>
<div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Time__Base.html#ga48858d6812f190f473205881dfe47021"> 1806</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga48858d6812f190f473205881dfe47021">LL_TIM_EnableUIFRemap</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;{</div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;  SET_BIT(TIMx-&gt;CR1, TIM_CR1_UIFREMAP);</div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;}</div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160; </div>
<div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Time__Base.html#gad3bde578d40dc4e4ebddb43f8b48566c"> 1817</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Time__Base.html#gad3bde578d40dc4e4ebddb43f8b48566c">LL_TIM_DisableUIFRemap</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;{</div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(TIMx-&gt;CR1, TIM_CR1_UIFREMAP);</div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;}</div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160; </div>
<div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Capture__Compare.html#ga108aae76761471edd74ba61c76fc4edd"> 1840</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Capture__Compare.html#ga108aae76761471edd74ba61c76fc4edd">LL_TIM_CC_EnablePreload</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;{</div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;  SET_BIT(TIMx-&gt;CR2, TIM_CR2_CCPC);</div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;}</div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160; </div>
<div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Capture__Compare.html#gaab2ad3429ca856e2735cabdccd1ffb30"> 1853</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Capture__Compare.html#gaab2ad3429ca856e2735cabdccd1ffb30">LL_TIM_CC_DisablePreload</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;{</div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(TIMx-&gt;CR2, TIM_CR2_CCPC);</div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;}</div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160; </div>
<div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Capture__Compare.html#ga5b4a0b562755ed0b96cec9de19b0376c"> 1869</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Capture__Compare.html#ga5b4a0b562755ed0b96cec9de19b0376c">LL_TIM_CC_SetUpdate</a>(TIM_TypeDef *TIMx, uint32_t CCUpdateSource)</div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;{</div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(TIMx-&gt;CR2, TIM_CR2_CCUS, CCUpdateSource);</div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;}</div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160; </div>
<div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Capture__Compare.html#gaa26a920ae28bff910ddde8a10d3f431f"> 1883</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Capture__Compare.html#gaa26a920ae28bff910ddde8a10d3f431f">LL_TIM_CC_SetDMAReqTrigger</a>(TIM_TypeDef *TIMx, uint32_t DMAReqTrigger)</div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;{</div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(TIMx-&gt;CR2, TIM_CR2_CCDS, DMAReqTrigger);</div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;}</div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160; </div>
<div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Capture__Compare.html#gac96ac4dab22f7ef4289c59c6e8e01953"> 1896</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Capture__Compare.html#gac96ac4dab22f7ef4289c59c6e8e01953">LL_TIM_CC_GetDMAReqTrigger</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;{</div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;CR2, TIM_CR2_CCDS));</div>
<div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;}</div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160; </div>
<div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Capture__Compare.html#gac014c43ca9b85f3e11624528f513c4bc"> 1915</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Capture__Compare.html#gac014c43ca9b85f3e11624528f513c4bc">LL_TIM_CC_SetLockLevel</a>(TIM_TypeDef *TIMx, uint32_t LockLevel)</div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;{</div>
<div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(TIMx-&gt;BDTR, TIM_BDTR_LOCK, LockLevel);</div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;}</div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160; </div>
<div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Capture__Compare.html#gaf02677bd1c96fa4586fd3ade315fec06"> 1944</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Capture__Compare.html#gaf02677bd1c96fa4586fd3ade315fec06">LL_TIM_CC_EnableChannel</a>(TIM_TypeDef *TIMx, uint32_t Channels)</div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;{</div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;  SET_BIT(TIMx-&gt;CCER, Channels);</div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;}</div>
<div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160; </div>
<div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Capture__Compare.html#ga48863beb14ff308c0c6a389d35a51d28"> 1973</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Capture__Compare.html#ga48863beb14ff308c0c6a389d35a51d28">LL_TIM_CC_DisableChannel</a>(TIM_TypeDef *TIMx, uint32_t Channels)</div>
<div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;{</div>
<div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(TIMx-&gt;CCER, Channels);</div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;}</div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160; </div>
<div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Capture__Compare.html#gab86fdbcda859d181fc177c3af26a529c"> 2002</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Capture__Compare.html#gab86fdbcda859d181fc177c3af26a529c">LL_TIM_CC_IsEnabledChannel</a>(TIM_TypeDef *TIMx, uint32_t Channels)</div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;{</div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;CCER, Channels) == (Channels)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;}</div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160; </div>
<div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Output__Channel.html#ga09bbc48d24d198bdd8794c78b805f898"> 2047</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga09bbc48d24d198bdd8794c78b805f898">LL_TIM_OC_ConfigOutput</a>(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)</div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;{</div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;  <span class="keyword">register</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + <a class="code" href="group__TIM__LL__Private__Variables.html#ga5908bef791db84721549bd7cbbaf273a">OFFSET_TAB_CCMRx</a>[iChannel]));</div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(*pReg, (TIM_CCMR1_CC1S &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#ga7e2d0289c5fb47d94d8806698335de30">SHIFT_TAB_OCxx</a>[iChannel]));</div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(TIMx-&gt;CCER, (TIM_CCER_CC1P &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#ga673c4772f1351a17f994f7e641bcabbd">SHIFT_TAB_CCxP</a>[iChannel]),</div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;             (Configuration &amp; TIM_CCER_CC1P) &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#ga673c4772f1351a17f994f7e641bcabbd">SHIFT_TAB_CCxP</a>[iChannel]);</div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(TIMx-&gt;CR2, (TIM_CR2_OIS1 &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#ga74a5353ded9ee3a99e5f38b9e8f73e12">SHIFT_TAB_OISx</a>[iChannel]),</div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;             (Configuration &amp; TIM_CR2_OIS1) &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#ga74a5353ded9ee3a99e5f38b9e8f73e12">SHIFT_TAB_OISx</a>[iChannel]);</div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;}</div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160; </div>
<div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Output__Channel.html#gac8e509003056c6e203e62e7044cbec9b"> 2092</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#gac8e509003056c6e203e62e7044cbec9b">LL_TIM_OC_SetMode</a>(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)</div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;{</div>
<div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;  <span class="keyword">register</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + <a class="code" href="group__TIM__LL__Private__Variables.html#ga5908bef791db84721549bd7cbbaf273a">OFFSET_TAB_CCMRx</a>[iChannel]));</div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#ga7e2d0289c5fb47d94d8806698335de30">SHIFT_TAB_OCxx</a>[iChannel]),  Mode &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#ga7e2d0289c5fb47d94d8806698335de30">SHIFT_TAB_OCxx</a>[iChannel]);</div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;}</div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160; </div>
<div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Output__Channel.html#ga1ec65171d31584f23491a20993c5f0df"> 2131</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga1ec65171d31584f23491a20993c5f0df">LL_TIM_OC_GetMode</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;{</div>
<div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;  <span class="keyword">register</span> <span class="keyword">const</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + <a class="code" href="group__TIM__LL__Private__Variables.html#ga5908bef791db84721549bd7cbbaf273a">OFFSET_TAB_CCMRx</a>[iChannel]));</div>
<div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#ga7e2d0289c5fb47d94d8806698335de30">SHIFT_TAB_OCxx</a>[iChannel])) &gt;&gt; <a class="code" href="group__TIM__LL__Private__Variables.html#ga7e2d0289c5fb47d94d8806698335de30">SHIFT_TAB_OCxx</a>[iChannel]);</div>
<div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;}</div>
<div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160; </div>
<div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Output__Channel.html#ga251fb869e2f7ee4471327d652e197ee0"> 2165</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga251fb869e2f7ee4471327d652e197ee0">LL_TIM_OC_SetPolarity</a>(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)</div>
<div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;{</div>
<div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(TIMx-&gt;CCER, (TIM_CCER_CC1P &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#ga673c4772f1351a17f994f7e641bcabbd">SHIFT_TAB_CCxP</a>[iChannel]),  Polarity &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#ga673c4772f1351a17f994f7e641bcabbd">SHIFT_TAB_CCxP</a>[iChannel]);</div>
<div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;}</div>
<div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160; </div>
<div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Output__Channel.html#ga9732c88a4a86951dd0c9ff1abb2c9099"> 2197</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga9732c88a4a86951dd0c9ff1abb2c9099">LL_TIM_OC_GetPolarity</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;{</div>
<div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;CCER, (TIM_CCER_CC1P &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#ga673c4772f1351a17f994f7e641bcabbd">SHIFT_TAB_CCxP</a>[iChannel])) &gt;&gt; <a class="code" href="group__TIM__LL__Private__Variables.html#ga673c4772f1351a17f994f7e641bcabbd">SHIFT_TAB_CCxP</a>[iChannel]);</div>
<div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;}</div>
<div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160; </div>
<div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Output__Channel.html#gaf895bc94c33e3d78503903ef4a1cdc66"> 2234</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#gaf895bc94c33e3d78503903ef4a1cdc66">LL_TIM_OC_SetIdleState</a>(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t IdleState)</div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;{</div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(TIMx-&gt;CR2, (TIM_CR2_OIS1 &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#ga74a5353ded9ee3a99e5f38b9e8f73e12">SHIFT_TAB_OISx</a>[iChannel]),  IdleState &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#ga74a5353ded9ee3a99e5f38b9e8f73e12">SHIFT_TAB_OISx</a>[iChannel]);</div>
<div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;}</div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160; </div>
<div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Output__Channel.html#gabdc3f36ed265eb5266f8fe7d0a3f4719"> 2266</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Output__Channel.html#gabdc3f36ed265eb5266f8fe7d0a3f4719">LL_TIM_OC_GetIdleState</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;{</div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;CR2, (TIM_CR2_OIS1 &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#ga74a5353ded9ee3a99e5f38b9e8f73e12">SHIFT_TAB_OISx</a>[iChannel])) &gt;&gt; <a class="code" href="group__TIM__LL__Private__Variables.html#ga74a5353ded9ee3a99e5f38b9e8f73e12">SHIFT_TAB_OISx</a>[iChannel]);</div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;}</div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160; </div>
<div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Output__Channel.html#ga5a9fb40dd264528737f8fca503411d42"> 2291</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga5a9fb40dd264528737f8fca503411d42">LL_TIM_OC_EnableFast</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;{</div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;  <span class="keyword">register</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + <a class="code" href="group__TIM__LL__Private__Variables.html#ga5908bef791db84721549bd7cbbaf273a">OFFSET_TAB_CCMRx</a>[iChannel]));</div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;  SET_BIT(*pReg, (TIM_CCMR1_OC1FE &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#ga7e2d0289c5fb47d94d8806698335de30">SHIFT_TAB_OCxx</a>[iChannel]));</div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160; </div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;}</div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160; </div>
<div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Output__Channel.html#ga6f6e0e27313224afbb74e9c341a61e10"> 2317</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga6f6e0e27313224afbb74e9c341a61e10">LL_TIM_OC_DisableFast</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;{</div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;  <span class="keyword">register</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + <a class="code" href="group__TIM__LL__Private__Variables.html#ga5908bef791db84721549bd7cbbaf273a">OFFSET_TAB_CCMRx</a>[iChannel]));</div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(*pReg, (TIM_CCMR1_OC1FE &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#ga7e2d0289c5fb47d94d8806698335de30">SHIFT_TAB_OCxx</a>[iChannel]));</div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160; </div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;}</div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160; </div>
<div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Output__Channel.html#ga093aa7d1ee69f26927ea6a7af8f069c0"> 2343</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga093aa7d1ee69f26927ea6a7af8f069c0">LL_TIM_OC_IsEnabledFast</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;{</div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;  <span class="keyword">register</span> <span class="keyword">const</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + <a class="code" href="group__TIM__LL__Private__Variables.html#ga5908bef791db84721549bd7cbbaf273a">OFFSET_TAB_CCMRx</a>[iChannel]));</div>
<div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;  <span class="keyword">register</span> uint32_t bitfield = TIM_CCMR1_OC1FE &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#ga7e2d0289c5fb47d94d8806698335de30">SHIFT_TAB_OCxx</a>[iChannel];</div>
<div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);</div>
<div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;}</div>
<div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160; </div>
<div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Output__Channel.html#gad069a0e5a314461188af6e95387533d3"> 2369</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#gad069a0e5a314461188af6e95387533d3">LL_TIM_OC_EnablePreload</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;{</div>
<div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;  <span class="keyword">register</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + <a class="code" href="group__TIM__LL__Private__Variables.html#ga5908bef791db84721549bd7cbbaf273a">OFFSET_TAB_CCMRx</a>[iChannel]));</div>
<div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;  SET_BIT(*pReg, (TIM_CCMR1_OC1PE &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#ga7e2d0289c5fb47d94d8806698335de30">SHIFT_TAB_OCxx</a>[iChannel]));</div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;}</div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160; </div>
<div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Output__Channel.html#ga917f983b80498e9917bc5a23a74bc487"> 2394</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga917f983b80498e9917bc5a23a74bc487">LL_TIM_OC_DisablePreload</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;{</div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;  <span class="keyword">register</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + <a class="code" href="group__TIM__LL__Private__Variables.html#ga5908bef791db84721549bd7cbbaf273a">OFFSET_TAB_CCMRx</a>[iChannel]));</div>
<div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(*pReg, (TIM_CCMR1_OC1PE &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#ga7e2d0289c5fb47d94d8806698335de30">SHIFT_TAB_OCxx</a>[iChannel]));</div>
<div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;}</div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160; </div>
<div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Output__Channel.html#ga89f5c6274acd6a875f7641e8c3aee589"> 2419</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga89f5c6274acd6a875f7641e8c3aee589">LL_TIM_OC_IsEnabledPreload</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;{</div>
<div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;  <span class="keyword">register</span> <span class="keyword">const</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + <a class="code" href="group__TIM__LL__Private__Variables.html#ga5908bef791db84721549bd7cbbaf273a">OFFSET_TAB_CCMRx</a>[iChannel]));</div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;  <span class="keyword">register</span> uint32_t bitfield = TIM_CCMR1_OC1PE &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#ga7e2d0289c5fb47d94d8806698335de30">SHIFT_TAB_OCxx</a>[iChannel];</div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);</div>
<div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;}</div>
<div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160; </div>
<div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Output__Channel.html#ga55897c5f4540e7d2d24e4ce776201ff3"> 2448</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga55897c5f4540e7d2d24e4ce776201ff3">LL_TIM_OC_EnableClear</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;{</div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;  <span class="keyword">register</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + <a class="code" href="group__TIM__LL__Private__Variables.html#ga5908bef791db84721549bd7cbbaf273a">OFFSET_TAB_CCMRx</a>[iChannel]));</div>
<div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;  SET_BIT(*pReg, (TIM_CCMR1_OC1CE &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#ga7e2d0289c5fb47d94d8806698335de30">SHIFT_TAB_OCxx</a>[iChannel]));</div>
<div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;}</div>
<div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160; </div>
<div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Output__Channel.html#ga642af0399766a3fc8771f5796f5bbf63"> 2475</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga642af0399766a3fc8771f5796f5bbf63">LL_TIM_OC_DisableClear</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;{</div>
<div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;  <span class="keyword">register</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + <a class="code" href="group__TIM__LL__Private__Variables.html#ga5908bef791db84721549bd7cbbaf273a">OFFSET_TAB_CCMRx</a>[iChannel]));</div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(*pReg, (TIM_CCMR1_OC1CE &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#ga7e2d0289c5fb47d94d8806698335de30">SHIFT_TAB_OCxx</a>[iChannel]));</div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;}</div>
<div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160; </div>
<div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Output__Channel.html#ga15920a160e122f174e49c26a407848f9"> 2504</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga15920a160e122f174e49c26a407848f9">LL_TIM_OC_IsEnabledClear</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;{</div>
<div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;  <span class="keyword">register</span> <span class="keyword">const</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + <a class="code" href="group__TIM__LL__Private__Variables.html#ga5908bef791db84721549bd7cbbaf273a">OFFSET_TAB_CCMRx</a>[iChannel]));</div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;  <span class="keyword">register</span> uint32_t bitfield = TIM_CCMR1_OC1CE &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#ga7e2d0289c5fb47d94d8806698335de30">SHIFT_TAB_OCxx</a>[iChannel];</div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);</div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;}</div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160; </div>
<div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Output__Channel.html#ga6c52cfd03520da1258e66916e9ae64d3"> 2522</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga6c52cfd03520da1258e66916e9ae64d3">LL_TIM_OC_SetDeadTime</a>(TIM_TypeDef *TIMx, uint32_t DeadTime)</div>
<div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;{</div>
<div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(TIMx-&gt;BDTR, TIM_BDTR_DTG, DeadTime);</div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;}</div>
<div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160; </div>
<div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Output__Channel.html#ga38ac40271e5e39c95fcf7084e909f259"> 2539</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga38ac40271e5e39c95fcf7084e909f259">LL_TIM_OC_SetCompareCH1</a>(TIM_TypeDef *TIMx, uint32_t CompareValue)</div>
<div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;{</div>
<div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;  WRITE_REG(TIMx-&gt;CCR1, CompareValue);</div>
<div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;}</div>
<div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160; </div>
<div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Output__Channel.html#ga9657891fe9a9de9bc8466dfb9fd7c9aa"> 2556</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga9657891fe9a9de9bc8466dfb9fd7c9aa">LL_TIM_OC_SetCompareCH2</a>(TIM_TypeDef *TIMx, uint32_t CompareValue)</div>
<div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;{</div>
<div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;  WRITE_REG(TIMx-&gt;CCR2, CompareValue);</div>
<div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;}</div>
<div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160; </div>
<div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Output__Channel.html#ga234c6b2ed7029808d23813acffcada4e"> 2573</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga234c6b2ed7029808d23813acffcada4e">LL_TIM_OC_SetCompareCH3</a>(TIM_TypeDef *TIMx, uint32_t CompareValue)</div>
<div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;{</div>
<div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;  WRITE_REG(TIMx-&gt;CCR3, CompareValue);</div>
<div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;}</div>
<div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160; </div>
<div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Output__Channel.html#ga1f00aefc876b37b52367e55fb61669f5"> 2590</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga1f00aefc876b37b52367e55fb61669f5">LL_TIM_OC_SetCompareCH4</a>(TIM_TypeDef *TIMx, uint32_t CompareValue)</div>
<div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;{</div>
<div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;  WRITE_REG(TIMx-&gt;CCR4, CompareValue);</div>
<div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;}</div>
<div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160; </div>
<div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Output__Channel.html#ga78eab17faf8b345b8824aebc68a962d1"> 2604</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga78eab17faf8b345b8824aebc68a962d1">LL_TIM_OC_SetCompareCH5</a>(TIM_TypeDef *TIMx, uint32_t CompareValue)</div>
<div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;{</div>
<div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(TIMx-&gt;CCR5, TIM_CCR5_CCR5, CompareValue);</div>
<div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;}</div>
<div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160; </div>
<div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Output__Channel.html#gabb4040a3dc8c7c3a4f05ad0c7e0525c9"> 2618</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#gabb4040a3dc8c7c3a4f05ad0c7e0525c9">LL_TIM_OC_SetCompareCH6</a>(TIM_TypeDef *TIMx, uint32_t CompareValue)</div>
<div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;{</div>
<div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;  WRITE_REG(TIMx-&gt;CCR6, CompareValue);</div>
<div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;}</div>
<div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160; </div>
<div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Output__Channel.html#ga108efdbd049a0b420ce21b31cbb97b2c"> 2634</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga108efdbd049a0b420ce21b31cbb97b2c">LL_TIM_OC_GetCompareCH1</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;{</div>
<div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;CCR1));</div>
<div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;}</div>
<div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160; </div>
<div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Output__Channel.html#ga1843ab1e344bdfdfdb0c7b82700c3f1f"> 2650</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga1843ab1e344bdfdfdb0c7b82700c3f1f">LL_TIM_OC_GetCompareCH2</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;{</div>
<div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;CCR2));</div>
<div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;}</div>
<div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160; </div>
<div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Output__Channel.html#ga39680e13cd1a37df9417f7ab722b262f"> 2666</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga39680e13cd1a37df9417f7ab722b262f">LL_TIM_OC_GetCompareCH3</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;{</div>
<div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;CCR3));</div>
<div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;}</div>
<div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160; </div>
<div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Output__Channel.html#gaf37a447d19ec7d72a7511d9f22d4c572"> 2682</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Output__Channel.html#gaf37a447d19ec7d72a7511d9f22d4c572">LL_TIM_OC_GetCompareCH4</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;{</div>
<div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;CCR4));</div>
<div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;}</div>
<div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160; </div>
<div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Output__Channel.html#gac416e8c14f0049410af0ec943b09c2a8"> 2695</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Output__Channel.html#gac416e8c14f0049410af0ec943b09c2a8">LL_TIM_OC_GetCompareCH5</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;{</div>
<div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;CCR5, TIM_CCR5_CCR5));</div>
<div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;}</div>
<div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160; </div>
<div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Output__Channel.html#gafaeaf4a9e39fd674320a6d89c90961b7"> 2708</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Output__Channel.html#gafaeaf4a9e39fd674320a6d89c90961b7">LL_TIM_OC_GetCompareCH6</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;{</div>
<div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;CCR6));</div>
<div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;}</div>
<div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160; </div>
<div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Output__Channel.html#ga0741188b80a1ddc6750111b07920c053"> 2728</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga0741188b80a1ddc6750111b07920c053">LL_TIM_SetCH5CombinedChannels</a>(TIM_TypeDef *TIMx, uint32_t GroupCH5)</div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;{</div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(TIMx-&gt;CCR5, (TIM_CCR5_GC5C3 | TIM_CCR5_GC5C2 | TIM_CCR5_GC5C1), GroupCH5);</div>
<div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;}</div>
<div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160; </div>
<div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Input__Channel.html#ga0002c4b126fdd8a6063f1a53155c129b"> 2775</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Input__Channel.html#ga0002c4b126fdd8a6063f1a53155c129b">LL_TIM_IC_Config</a>(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)</div>
<div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;{</div>
<div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;  <span class="keyword">register</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + <a class="code" href="group__TIM__LL__Private__Variables.html#ga5908bef791db84721549bd7cbbaf273a">OFFSET_TAB_CCMRx</a>[iChannel]));</div>
<div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(*pReg, ((TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S) &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#gac3b091b545521373e7c28e2da3122713">SHIFT_TAB_ICxx</a>[iChannel]),</div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;             ((Configuration &gt;&gt; 16U) &amp; (TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S))  &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#gac3b091b545521373e7c28e2da3122713">SHIFT_TAB_ICxx</a>[iChannel]);</div>
<div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(TIMx-&gt;CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#ga673c4772f1351a17f994f7e641bcabbd">SHIFT_TAB_CCxP</a>[iChannel]),</div>
<div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;             (Configuration &amp; (TIM_CCER_CC1NP | TIM_CCER_CC1P)) &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#ga673c4772f1351a17f994f7e641bcabbd">SHIFT_TAB_CCxP</a>[iChannel]);</div>
<div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;}</div>
<div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160; </div>
<div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Input__Channel.html#ga8534da665afa00f64e29f1cbdb0e28a5"> 2803</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Input__Channel.html#ga8534da665afa00f64e29f1cbdb0e28a5">LL_TIM_IC_SetActiveInput</a>(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiveInput)</div>
<div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;{</div>
<div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;  <span class="keyword">register</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + <a class="code" href="group__TIM__LL__Private__Variables.html#ga5908bef791db84721549bd7cbbaf273a">OFFSET_TAB_CCMRx</a>[iChannel]));</div>
<div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(*pReg, ((TIM_CCMR1_CC1S) &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#gac3b091b545521373e7c28e2da3122713">SHIFT_TAB_ICxx</a>[iChannel]), (ICActiveInput &gt;&gt; 16U) &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#gac3b091b545521373e7c28e2da3122713">SHIFT_TAB_ICxx</a>[iChannel]);</div>
<div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;}</div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160; </div>
<div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Input__Channel.html#gae28c684abaa9062ac0401e50f062e15e"> 2827</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Input__Channel.html#gae28c684abaa9062ac0401e50f062e15e">LL_TIM_IC_GetActiveInput</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;{</div>
<div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;  <span class="keyword">register</span> <span class="keyword">const</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + <a class="code" href="group__TIM__LL__Private__Variables.html#ga5908bef791db84721549bd7cbbaf273a">OFFSET_TAB_CCMRx</a>[iChannel]));</div>
<div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(*pReg, ((TIM_CCMR1_CC1S) &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#gac3b091b545521373e7c28e2da3122713">SHIFT_TAB_ICxx</a>[iChannel])) &gt;&gt; <a class="code" href="group__TIM__LL__Private__Variables.html#gac3b091b545521373e7c28e2da3122713">SHIFT_TAB_ICxx</a>[iChannel]) &lt;&lt; 16U);</div>
<div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;}</div>
<div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160; </div>
<div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Input__Channel.html#gac9aeb4f769623cabf8f38c119efd59a7"> 2853</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Input__Channel.html#gac9aeb4f769623cabf8f38c119efd59a7">LL_TIM_IC_SetPrescaler</a>(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler)</div>
<div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;{</div>
<div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;  <span class="keyword">register</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + <a class="code" href="group__TIM__LL__Private__Variables.html#ga5908bef791db84721549bd7cbbaf273a">OFFSET_TAB_CCMRx</a>[iChannel]));</div>
<div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(*pReg, ((TIM_CCMR1_IC1PSC) &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#gac3b091b545521373e7c28e2da3122713">SHIFT_TAB_ICxx</a>[iChannel]), (ICPrescaler &gt;&gt; 16U) &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#gac3b091b545521373e7c28e2da3122713">SHIFT_TAB_ICxx</a>[iChannel]);</div>
<div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;}</div>
<div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160; </div>
<div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Input__Channel.html#gaa18b3156ce854649a1e5d83b0c64e349"> 2878</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Input__Channel.html#gaa18b3156ce854649a1e5d83b0c64e349">LL_TIM_IC_GetPrescaler</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;{</div>
<div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;  <span class="keyword">register</span> <span class="keyword">const</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + <a class="code" href="group__TIM__LL__Private__Variables.html#ga5908bef791db84721549bd7cbbaf273a">OFFSET_TAB_CCMRx</a>[iChannel]));</div>
<div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(*pReg, ((TIM_CCMR1_IC1PSC) &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#gac3b091b545521373e7c28e2da3122713">SHIFT_TAB_ICxx</a>[iChannel])) &gt;&gt; <a class="code" href="group__TIM__LL__Private__Variables.html#gac3b091b545521373e7c28e2da3122713">SHIFT_TAB_ICxx</a>[iChannel]) &lt;&lt; 16U);</div>
<div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;}</div>
<div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160; </div>
<div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Input__Channel.html#ga1621f837bbf32c9bd8d84f7989220d1f"> 2916</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Input__Channel.html#ga1621f837bbf32c9bd8d84f7989220d1f">LL_TIM_IC_SetFilter</a>(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)</div>
<div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;{</div>
<div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;  <span class="keyword">register</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + <a class="code" href="group__TIM__LL__Private__Variables.html#ga5908bef791db84721549bd7cbbaf273a">OFFSET_TAB_CCMRx</a>[iChannel]));</div>
<div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(*pReg, ((TIM_CCMR1_IC1F) &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#gac3b091b545521373e7c28e2da3122713">SHIFT_TAB_ICxx</a>[iChannel]), (ICFilter &gt;&gt; 16U) &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#gac3b091b545521373e7c28e2da3122713">SHIFT_TAB_ICxx</a>[iChannel]);</div>
<div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;}</div>
<div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160; </div>
<div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Input__Channel.html#ga983f5e8e6c96485af41143bb6f8074c8"> 2953</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Input__Channel.html#ga983f5e8e6c96485af41143bb6f8074c8">LL_TIM_IC_GetFilter</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;{</div>
<div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;  <span class="keyword">register</span> <span class="keyword">const</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + <a class="code" href="group__TIM__LL__Private__Variables.html#ga5908bef791db84721549bd7cbbaf273a">OFFSET_TAB_CCMRx</a>[iChannel]));</div>
<div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(*pReg, ((TIM_CCMR1_IC1F) &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#gac3b091b545521373e7c28e2da3122713">SHIFT_TAB_ICxx</a>[iChannel])) &gt;&gt; <a class="code" href="group__TIM__LL__Private__Variables.html#gac3b091b545521373e7c28e2da3122713">SHIFT_TAB_ICxx</a>[iChannel]) &lt;&lt; 16U);</div>
<div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;}</div>
<div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160; </div>
<div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Input__Channel.html#gabd12b3d6ac379be1223b0a3da98de507"> 2982</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Input__Channel.html#gabd12b3d6ac379be1223b0a3da98de507">LL_TIM_IC_SetPolarity</a>(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity)</div>
<div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;{</div>
<div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(TIMx-&gt;CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#ga673c4772f1351a17f994f7e641bcabbd">SHIFT_TAB_CCxP</a>[iChannel]),</div>
<div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;             ICPolarity &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#ga673c4772f1351a17f994f7e641bcabbd">SHIFT_TAB_CCxP</a>[iChannel]);</div>
<div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;}</div>
<div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160; </div>
<div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Input__Channel.html#ga03b4334307b22cd4a4a3474136ffa4f9"> 3010</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Input__Channel.html#ga03b4334307b22cd4a4a3474136ffa4f9">LL_TIM_IC_GetPolarity</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;{</div>
<div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) &lt;&lt; <a class="code" href="group__TIM__LL__Private__Variables.html#ga673c4772f1351a17f994f7e641bcabbd">SHIFT_TAB_CCxP</a>[iChannel])) &gt;&gt;</div>
<div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;          <a class="code" href="group__TIM__LL__Private__Variables.html#ga673c4772f1351a17f994f7e641bcabbd">SHIFT_TAB_CCxP</a>[iChannel]);</div>
<div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;}</div>
<div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160; </div>
<div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Input__Channel.html#gadb89167d0cb4d7b66e610fa5babe8f76"> 3025</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Input__Channel.html#gadb89167d0cb4d7b66e610fa5babe8f76">LL_TIM_IC_EnableXORCombination</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;{</div>
<div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;  SET_BIT(TIMx-&gt;CR2, TIM_CR2_TI1S);</div>
<div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;}</div>
<div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160; </div>
<div class="line"><a name="l03038"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Input__Channel.html#gac47cb23ca4b9d87bda152ded33a81a69"> 3038</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Input__Channel.html#gac47cb23ca4b9d87bda152ded33a81a69">LL_TIM_IC_DisableXORCombination</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;{</div>
<div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(TIMx-&gt;CR2, TIM_CR2_TI1S);</div>
<div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;}</div>
<div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160; </div>
<div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Input__Channel.html#ga33292fe4ac7f8b8026ffed2116a460e2"> 3051</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Input__Channel.html#ga33292fe4ac7f8b8026ffed2116a460e2">LL_TIM_IC_IsEnabledXORCombination</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;{</div>
<div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;CR2, TIM_CR2_TI1S) == (TIM_CR2_TI1S)) ? 1UL : 0UL);</div>
<div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;}</div>
<div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160; </div>
<div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Input__Channel.html#ga54875cb4a4f8818609ef2c2e2649363b"> 3067</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Input__Channel.html#ga54875cb4a4f8818609ef2c2e2649363b">LL_TIM_IC_GetCaptureCH1</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;{</div>
<div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;CCR1));</div>
<div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;}</div>
<div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160; </div>
<div class="line"><a name="l03083"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Input__Channel.html#ga06f98c0dfc67c7497d0d6b25511dd633"> 3083</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Input__Channel.html#ga06f98c0dfc67c7497d0d6b25511dd633">LL_TIM_IC_GetCaptureCH2</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;{</div>
<div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;CCR2));</div>
<div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;}</div>
<div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160; </div>
<div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Input__Channel.html#gad83969548044531e6e31e1eb6a25c61c"> 3099</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Input__Channel.html#gad83969548044531e6e31e1eb6a25c61c">LL_TIM_IC_GetCaptureCH3</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;{</div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;CCR3));</div>
<div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;}</div>
<div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160; </div>
<div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Input__Channel.html#ga826a636ef1b1b1666e5d08271fbb0b83"> 3115</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Input__Channel.html#ga826a636ef1b1b1666e5d08271fbb0b83">LL_TIM_IC_GetCaptureCH4</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;{</div>
<div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;CCR4));</div>
<div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;}</div>
<div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160; </div>
<div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Clock__Selection.html#gabb45b9b91f38df3b9161ce1ca882bcea"> 3136</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Clock__Selection.html#gabb45b9b91f38df3b9161ce1ca882bcea">LL_TIM_EnableExternalClock</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;{</div>
<div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;  SET_BIT(TIMx-&gt;SMCR, TIM_SMCR_ECE);</div>
<div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;}</div>
<div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160; </div>
<div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Clock__Selection.html#gaea510994f63bf53ffe280b266f70fffa"> 3149</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Clock__Selection.html#gaea510994f63bf53ffe280b266f70fffa">LL_TIM_DisableExternalClock</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;{</div>
<div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(TIMx-&gt;SMCR, TIM_SMCR_ECE);</div>
<div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;}</div>
<div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160; </div>
<div class="line"><a name="l03162"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Clock__Selection.html#gabed99bf02aacd60bbf3ef224da59d7ad"> 3162</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Clock__Selection.html#gabed99bf02aacd60bbf3ef224da59d7ad">LL_TIM_IsEnabledExternalClock</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;{</div>
<div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SMCR, TIM_SMCR_ECE) == (TIM_SMCR_ECE)) ? 1UL : 0UL);</div>
<div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;}</div>
<div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160; </div>
<div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Clock__Selection.html#ga1bf8624f69647c54afbbe8ff1d62abce"> 3186</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Clock__Selection.html#ga1bf8624f69647c54afbbe8ff1d62abce">LL_TIM_SetClockSource</a>(TIM_TypeDef *TIMx, uint32_t ClockSource)</div>
<div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;{</div>
<div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(TIMx-&gt;SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);</div>
<div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;}</div>
<div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160; </div>
<div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Clock__Selection.html#gaf7e0a7e36fc7442ac653d827709f2792"> 3203</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Clock__Selection.html#gaf7e0a7e36fc7442ac653d827709f2792">LL_TIM_SetEncoderMode</a>(TIM_TypeDef *TIMx, uint32_t EncoderMode)</div>
<div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;{</div>
<div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(TIMx-&gt;SMCR, TIM_SMCR_SMS, EncoderMode);</div>
<div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;}</div>
<div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160; </div>
<div class="line"><a name="l03232"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Timer__Synchronization.html#ga921e4442342005c702a896c68723b403"> 3232</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Timer__Synchronization.html#ga921e4442342005c702a896c68723b403">LL_TIM_SetTriggerOutput</a>(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)</div>
<div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;{</div>
<div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(TIMx-&gt;CR2, TIM_CR2_MMS, TimerSynchronization);</div>
<div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;}</div>
<div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160; </div>
<div class="line"><a name="l03262"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Timer__Synchronization.html#ga095a0fb0f2ef63f3875a196e95355e5f"> 3262</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Timer__Synchronization.html#ga095a0fb0f2ef63f3875a196e95355e5f">LL_TIM_SetTriggerOutput2</a>(TIM_TypeDef *TIMx, uint32_t ADCSynchronization)</div>
<div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;{</div>
<div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(TIMx-&gt;CR2, TIM_CR2_MMS2, ADCSynchronization);</div>
<div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;}</div>
<div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160; </div>
<div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Timer__Synchronization.html#ga0ded39e7c38384f3ffea961990691b78"> 3281</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Timer__Synchronization.html#ga0ded39e7c38384f3ffea961990691b78">LL_TIM_SetSlaveMode</a>(TIM_TypeDef *TIMx, uint32_t SlaveMode)</div>
<div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;{</div>
<div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(TIMx-&gt;SMCR, TIM_SMCR_SMS, SlaveMode);</div>
<div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;}</div>
<div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160; </div>
<div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Timer__Synchronization.html#ga9c76610a0b99f9cd161304bbad4ed265"> 3303</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Timer__Synchronization.html#ga9c76610a0b99f9cd161304bbad4ed265">LL_TIM_SetTriggerInput</a>(TIM_TypeDef *TIMx, uint32_t TriggerInput)</div>
<div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;{</div>
<div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(TIMx-&gt;SMCR, TIM_SMCR_TS, TriggerInput);</div>
<div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;}</div>
<div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160; </div>
<div class="line"><a name="l03316"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Timer__Synchronization.html#gaa53411d505c32d8c7b747ed985e07921"> 3316</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Timer__Synchronization.html#gaa53411d505c32d8c7b747ed985e07921">LL_TIM_EnableMasterSlaveMode</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;{</div>
<div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;  SET_BIT(TIMx-&gt;SMCR, TIM_SMCR_MSM);</div>
<div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;}</div>
<div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160; </div>
<div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Timer__Synchronization.html#gaa2ef88b89e92205e06f300f93b500950"> 3329</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Timer__Synchronization.html#gaa2ef88b89e92205e06f300f93b500950">LL_TIM_DisableMasterSlaveMode</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;{</div>
<div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(TIMx-&gt;SMCR, TIM_SMCR_MSM);</div>
<div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;}</div>
<div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160; </div>
<div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Timer__Synchronization.html#gac68449735f5336d5b3c36d7981088662"> 3342</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Timer__Synchronization.html#gac68449735f5336d5b3c36d7981088662">LL_TIM_IsEnabledMasterSlaveMode</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;{</div>
<div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SMCR, TIM_SMCR_MSM) == (TIM_SMCR_MSM)) ? 1UL : 0UL);</div>
<div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;}</div>
<div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160; </div>
<div class="line"><a name="l03382"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Timer__Synchronization.html#ga2a11b43a1c587bcde17bc9a43c81492b"> 3382</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Timer__Synchronization.html#ga2a11b43a1c587bcde17bc9a43c81492b">LL_TIM_ConfigETR</a>(TIM_TypeDef *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescaler,</div>
<div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;                                      uint32_t ETRFilter)</div>
<div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;{</div>
<div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(TIMx-&gt;SMCR, TIM_SMCR_ETP | TIM_SMCR_ETPS | TIM_SMCR_ETF, ETRPolarity | ETRPrescaler | ETRFilter);</div>
<div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;}</div>
<div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160; </div>
<div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Timer__Synchronization.html#ga75d64f2f2ad952c25f46667548399e6f"> 3400</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Timer__Synchronization.html#ga75d64f2f2ad952c25f46667548399e6f">LL_TIM_SetETRSource</a>(TIM_TypeDef *TIMx, uint32_t ETRSource)</div>
<div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;{</div>
<div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160; </div>
<div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(TIMx-&gt;OR2, TIMx_OR2_ETRSEL, ETRSource);</div>
<div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;}</div>
<div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160; </div>
<div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Break__Function.html#gafc14ecd018f11f33326c7d6377918349"> 3421</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Break__Function.html#gafc14ecd018f11f33326c7d6377918349">LL_TIM_EnableBRK</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;{</div>
<div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;  SET_BIT(TIMx-&gt;BDTR, TIM_BDTR_BKE);</div>
<div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;}</div>
<div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160; </div>
<div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Break__Function.html#ga96ace60a36187cbb09f043fb614061c0"> 3434</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Break__Function.html#ga96ace60a36187cbb09f043fb614061c0">LL_TIM_DisableBRK</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;{</div>
<div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(TIMx-&gt;BDTR, TIM_BDTR_BKE);</div>
<div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;}</div>
<div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160; </div>
<div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Break__Function.html#ga47333eb4b1d3edec53b5131d1b787daa"> 3468</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Break__Function.html#ga47333eb4b1d3edec53b5131d1b787daa">LL_TIM_ConfigBRK</a>(TIM_TypeDef *TIMx, uint32_t BreakPolarity,</div>
<div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;                                      uint32_t BreakFilter)</div>
<div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;{</div>
<div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(TIMx-&gt;BDTR, TIM_BDTR_BKP | TIM_BDTR_BKF, BreakPolarity | BreakFilter);</div>
<div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;}</div>
<div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160; </div>
<div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Break__Function.html#gaefa691e2a286cf10d20c2abc63c0dcd7"> 3482</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Break__Function.html#gaefa691e2a286cf10d20c2abc63c0dcd7">LL_TIM_EnableBRK2</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;{</div>
<div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;  SET_BIT(TIMx-&gt;BDTR, TIM_BDTR_BK2E);</div>
<div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;}</div>
<div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160; </div>
<div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Break__Function.html#gab27f8a8ee209d7abab85d8dd6b264f48"> 3495</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Break__Function.html#gab27f8a8ee209d7abab85d8dd6b264f48">LL_TIM_DisableBRK2</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;{</div>
<div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(TIMx-&gt;BDTR, TIM_BDTR_BK2E);</div>
<div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;}</div>
<div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160; </div>
<div class="line"><a name="l03529"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Break__Function.html#ga8800f2a5a808e442958ffc1b27922da4"> 3529</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Break__Function.html#ga8800f2a5a808e442958ffc1b27922da4">LL_TIM_ConfigBRK2</a>(TIM_TypeDef *TIMx, uint32_t Break2Polarity, uint32_t Break2Filter)</div>
<div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;{</div>
<div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(TIMx-&gt;BDTR, TIM_BDTR_BK2P | TIM_BDTR_BK2F, Break2Polarity | Break2Filter);</div>
<div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;}</div>
<div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160; </div>
<div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Break__Function.html#ga3f9be955727b0bb60e4c9ae111264f98"> 3549</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Break__Function.html#ga3f9be955727b0bb60e4c9ae111264f98">LL_TIM_SetOffStates</a>(TIM_TypeDef *TIMx, uint32_t OffStateIdle, uint32_t OffStateRun)</div>
<div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;{</div>
<div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(TIMx-&gt;BDTR, TIM_BDTR_OSSI | TIM_BDTR_OSSR, OffStateIdle | OffStateRun);</div>
<div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;}</div>
<div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160; </div>
<div class="line"><a name="l03562"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Break__Function.html#gacc376efa3e9e87337740c934e7c0d625"> 3562</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Break__Function.html#gacc376efa3e9e87337740c934e7c0d625">LL_TIM_EnableAutomaticOutput</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;{</div>
<div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;  SET_BIT(TIMx-&gt;BDTR, TIM_BDTR_AOE);</div>
<div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;}</div>
<div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160; </div>
<div class="line"><a name="l03575"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Break__Function.html#gae5ef92969d1a4602d218b50ba0b4c050"> 3575</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Break__Function.html#gae5ef92969d1a4602d218b50ba0b4c050">LL_TIM_DisableAutomaticOutput</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;{</div>
<div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(TIMx-&gt;BDTR, TIM_BDTR_AOE);</div>
<div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;}</div>
<div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160; </div>
<div class="line"><a name="l03588"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Break__Function.html#ga62cb9135916f8ddba19a291c9d1d8ac1"> 3588</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Break__Function.html#ga62cb9135916f8ddba19a291c9d1d8ac1">LL_TIM_IsEnabledAutomaticOutput</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;{</div>
<div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;BDTR, TIM_BDTR_AOE) == (TIM_BDTR_AOE)) ? 1UL : 0UL);</div>
<div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;}</div>
<div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160; </div>
<div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Break__Function.html#ga627a9caf995134e588f420f252cdc9af"> 3603</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Break__Function.html#ga627a9caf995134e588f420f252cdc9af">LL_TIM_EnableAllOutputs</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;{</div>
<div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;  SET_BIT(TIMx-&gt;BDTR, TIM_BDTR_MOE);</div>
<div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;}</div>
<div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160; </div>
<div class="line"><a name="l03618"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Break__Function.html#gae4a7fb930e5b32fc86c87ed113545858"> 3618</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Break__Function.html#gae4a7fb930e5b32fc86c87ed113545858">LL_TIM_DisableAllOutputs</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;{</div>
<div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(TIMx-&gt;BDTR, TIM_BDTR_MOE);</div>
<div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;}</div>
<div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160; </div>
<div class="line"><a name="l03631"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Break__Function.html#ga340f224793c82029b130b728d032bde4"> 3631</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Break__Function.html#ga340f224793c82029b130b728d032bde4">LL_TIM_IsEnabledAllOutputs</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;{</div>
<div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;BDTR, TIM_BDTR_MOE) == (TIM_BDTR_MOE)) ? 1UL : 0UL);</div>
<div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;}</div>
<div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160; </div>
<div class="line"><a name="l03659"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Break__Function.html#gaa259e07d5d3d00009f1051cc66e1d317"> 3659</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Break__Function.html#gaa259e07d5d3d00009f1051cc66e1d317">LL_TIM_EnableBreakInputSource</a>(TIM_TypeDef *TIMx, uint32_t BreakInput, uint32_t Source)</div>
<div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;{</div>
<div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;  <span class="keyword">register</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;OR2) + BreakInput));</div>
<div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;  SET_BIT(*pReg, Source);</div>
<div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;}</div>
<div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160; </div>
<div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Break__Function.html#ga9134f0663c2ac624b6588098d3fd049f"> 3688</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Break__Function.html#ga9134f0663c2ac624b6588098d3fd049f">LL_TIM_DisableBreakInputSource</a>(TIM_TypeDef *TIMx, uint32_t BreakInput, uint32_t Source)</div>
<div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;{</div>
<div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;  <span class="keyword">register</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;OR2) + BreakInput));</div>
<div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(*pReg, Source);</div>
<div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;}</div>
<div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160; </div>
<div class="line"><a name="l03717"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Break__Function.html#ga726d78fb5df3811fe85f412161b0c46a"> 3717</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Break__Function.html#ga726d78fb5df3811fe85f412161b0c46a">LL_TIM_SetBreakInputSourcePolarity</a>(TIM_TypeDef *TIMx, uint32_t BreakInput, uint32_t Source,</div>
<div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;                                                        uint32_t Polarity)</div>
<div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;{</div>
<div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;  <span class="keyword">register</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;OR2) + BreakInput));</div>
<div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(*pReg, (TIMx_OR2_BKINP &lt;&lt; TIM_POSITION_BRK_SOURCE), (Polarity &lt;&lt; TIM_POSITION_BRK_SOURCE));</div>
<div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;}</div>
<div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__DMA__Burst__Mode.html#ga5fc6b04cc18efd0eb9f68ab7994f87c4"> 3783</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__DMA__Burst__Mode.html#ga5fc6b04cc18efd0eb9f68ab7994f87c4">LL_TIM_ConfigDMABurst</a>(TIM_TypeDef *TIMx, uint32_t DMABurstBaseAddress, uint32_t DMABurstLength)</div>
<div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;{</div>
<div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(TIMx-&gt;DCR, (TIM_DCR_DBL | TIM_DCR_DBA), (DMABurstBaseAddress | DMABurstLength));</div>
<div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;}</div>
<div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160; </div>
<div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__Timer__Inputs__Remapping.html#gaaad146eaa2994d6d84ba74c00291550a"> 3975</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Timer__Inputs__Remapping.html#gaaad146eaa2994d6d84ba74c00291550a">LL_TIM_SetRemap</a>(TIM_TypeDef *TIMx, uint32_t Remap)</div>
<div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;{</div>
<div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(TIMx-&gt;OR1, (Remap &gt;&gt; TIMx_OR1_RMP_SHIFT), (Remap &amp; TIMx_OR1_RMP_MASK));</div>
<div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;}</div>
<div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160; </div>
<div class="line"><a name="l03998"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__OCREF__Clear.html#gae1fda29e253ca9c6e1ec3f4a28d78e80"> 3998</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__OCREF__Clear.html#gae1fda29e253ca9c6e1ec3f4a28d78e80">LL_TIM_SetOCRefClearInputSource</a>(TIM_TypeDef *TIMx, uint32_t OCRefClearInputSource)</div>
<div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;{</div>
<div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(TIMx-&gt;SMCR, TIM_SMCR_OCCS, OCRefClearInputSource);</div>
<div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;}</div>
<div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#ga0f78d59be8d5ddf2b148b7931828ce9b"> 4015</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga0f78d59be8d5ddf2b148b7931828ce9b">LL_TIM_ClearFlag_UPDATE</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;{</div>
<div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;  WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_UIF));</div>
<div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;}</div>
<div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160; </div>
<div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#gae5cebb045c8b25c9a8e337d458351d2b"> 4026</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#gae5cebb045c8b25c9a8e337d458351d2b">LL_TIM_IsActiveFlag_UPDATE</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;{</div>
<div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;}</div>
<div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160; </div>
<div class="line"><a name="l04037"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#gafbea7cc79b148ccf528fc8245c5a6e80"> 4037</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#gafbea7cc79b148ccf528fc8245c5a6e80">LL_TIM_ClearFlag_CC1</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;{</div>
<div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;  WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_CC1IF));</div>
<div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;}</div>
<div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160; </div>
<div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#ga0d9fec86fdfe791e57217b2784bea143"> 4048</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga0d9fec86fdfe791e57217b2784bea143">LL_TIM_IsActiveFlag_CC1</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;{</div>
<div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;}</div>
<div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160; </div>
<div class="line"><a name="l04059"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#gaae83f15c342da7c13dce5a4b863aa8cf"> 4059</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#gaae83f15c342da7c13dce5a4b863aa8cf">LL_TIM_ClearFlag_CC2</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;{</div>
<div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;  WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_CC2IF));</div>
<div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;}</div>
<div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160; </div>
<div class="line"><a name="l04070"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#ga90001d914adaaa04c7f4d854f213bcc3"> 4070</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga90001d914adaaa04c7f4d854f213bcc3">LL_TIM_IsActiveFlag_CC2</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;{</div>
<div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;}</div>
<div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160; </div>
<div class="line"><a name="l04081"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#ga3c1e296bf2bed7a6d3148eacd5a020e8"> 4081</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga3c1e296bf2bed7a6d3148eacd5a020e8">LL_TIM_ClearFlag_CC3</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;{</div>
<div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;  WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_CC3IF));</div>
<div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;}</div>
<div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160; </div>
<div class="line"><a name="l04092"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#ga52435cbe512012469db0657fb583229b"> 4092</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga52435cbe512012469db0657fb583229b">LL_TIM_IsActiveFlag_CC3</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;{</div>
<div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SR, TIM_SR_CC3IF) == (TIM_SR_CC3IF)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;}</div>
<div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160; </div>
<div class="line"><a name="l04103"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#gaa32d5ed279e42195a9e3744c0be28183"> 4103</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#gaa32d5ed279e42195a9e3744c0be28183">LL_TIM_ClearFlag_CC4</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;{</div>
<div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;  WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_CC4IF));</div>
<div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;}</div>
<div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160; </div>
<div class="line"><a name="l04114"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#ga3de62dc5832418a9213bbe48ea84f6cc"> 4114</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga3de62dc5832418a9213bbe48ea84f6cc">LL_TIM_IsActiveFlag_CC4</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;{</div>
<div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;}</div>
<div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160; </div>
<div class="line"><a name="l04125"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#gad3d4c438f8a957ba7ca73097aef96cb1"> 4125</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#gad3d4c438f8a957ba7ca73097aef96cb1">LL_TIM_ClearFlag_CC5</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;{</div>
<div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;  WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_CC5IF));</div>
<div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;}</div>
<div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160; </div>
<div class="line"><a name="l04136"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#ga3e4d70f958d7026e59229b52b70d200d"> 4136</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga3e4d70f958d7026e59229b52b70d200d">LL_TIM_IsActiveFlag_CC5</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;{</div>
<div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SR, TIM_SR_CC5IF) == (TIM_SR_CC5IF)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;}</div>
<div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160; </div>
<div class="line"><a name="l04147"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#gae3aa11c3e17d47df36403582aa3fecc7"> 4147</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#gae3aa11c3e17d47df36403582aa3fecc7">LL_TIM_ClearFlag_CC6</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;{</div>
<div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;  WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_CC6IF));</div>
<div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;}</div>
<div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160; </div>
<div class="line"><a name="l04158"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#ga512e8a78cb984e42ea5d1b9afc5506b9"> 4158</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga512e8a78cb984e42ea5d1b9afc5506b9">LL_TIM_IsActiveFlag_CC6</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;{</div>
<div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SR, TIM_SR_CC6IF) == (TIM_SR_CC6IF)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;}</div>
<div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160; </div>
<div class="line"><a name="l04169"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#ga3bc860e5a40a1ed16ec22e62be5c7a34"> 4169</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga3bc860e5a40a1ed16ec22e62be5c7a34">LL_TIM_ClearFlag_COM</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;{</div>
<div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;  WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_COMIF));</div>
<div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;}</div>
<div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160; </div>
<div class="line"><a name="l04180"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#ga93f6d029eedb1e4a20b6a02aa209021a"> 4180</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga93f6d029eedb1e4a20b6a02aa209021a">LL_TIM_IsActiveFlag_COM</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;{</div>
<div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SR, TIM_SR_COMIF) == (TIM_SR_COMIF)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;}</div>
<div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160; </div>
<div class="line"><a name="l04191"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#gaa24358fa9e4928908dc1beaade027b20"> 4191</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#gaa24358fa9e4928908dc1beaade027b20">LL_TIM_ClearFlag_TRIG</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;{</div>
<div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;  WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_TIF));</div>
<div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;}</div>
<div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160; </div>
<div class="line"><a name="l04202"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#ga6d05d441a2000acbb5a83172f9edd7c7"> 4202</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga6d05d441a2000acbb5a83172f9edd7c7">LL_TIM_IsActiveFlag_TRIG</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;{</div>
<div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SR, TIM_SR_TIF) == (TIM_SR_TIF)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;}</div>
<div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160; </div>
<div class="line"><a name="l04213"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#ga2fe99302b2a1fa57beeda98723720eb1"> 4213</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga2fe99302b2a1fa57beeda98723720eb1">LL_TIM_ClearFlag_BRK</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;{</div>
<div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;  WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_BIF));</div>
<div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;}</div>
<div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160; </div>
<div class="line"><a name="l04224"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#ga2c7767832db13186071e1a4ccedcde38"> 4224</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga2c7767832db13186071e1a4ccedcde38">LL_TIM_IsActiveFlag_BRK</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;{</div>
<div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;}</div>
<div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160; </div>
<div class="line"><a name="l04235"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#ga5a0c099dde457e05712427b90f6a7472"> 4235</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga5a0c099dde457e05712427b90f6a7472">LL_TIM_ClearFlag_BRK2</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;{</div>
<div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;  WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_B2IF));</div>
<div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;}</div>
<div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160; </div>
<div class="line"><a name="l04246"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#gae5b3c0a7c1c9ba994da5b73d6d9b649f"> 4246</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#gae5b3c0a7c1c9ba994da5b73d6d9b649f">LL_TIM_IsActiveFlag_BRK2</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;{</div>
<div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;}</div>
<div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160; </div>
<div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#ga4ebc1354d4191a6851089da044c6d22e"> 4257</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga4ebc1354d4191a6851089da044c6d22e">LL_TIM_ClearFlag_CC1OVR</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;{</div>
<div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;  WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_CC1OF));</div>
<div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;}</div>
<div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160; </div>
<div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#gad3df531f853a021146458232f6622bff"> 4268</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#gad3df531f853a021146458232f6622bff">LL_TIM_IsActiveFlag_CC1OVR</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;{</div>
<div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SR, TIM_SR_CC1OF) == (TIM_SR_CC1OF)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;}</div>
<div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160; </div>
<div class="line"><a name="l04279"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#gab3f60bfdd0a666aa19922d0037281eb3"> 4279</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#gab3f60bfdd0a666aa19922d0037281eb3">LL_TIM_ClearFlag_CC2OVR</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;{</div>
<div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;  WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_CC2OF));</div>
<div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;}</div>
<div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160; </div>
<div class="line"><a name="l04290"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#ga5c66753c81da26165a2dc254070bc295"> 4290</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga5c66753c81da26165a2dc254070bc295">LL_TIM_IsActiveFlag_CC2OVR</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;{</div>
<div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SR, TIM_SR_CC2OF) == (TIM_SR_CC2OF)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;}</div>
<div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160; </div>
<div class="line"><a name="l04301"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#gaa5a0ba30113cad24eba5dd6cb1c03094"> 4301</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#gaa5a0ba30113cad24eba5dd6cb1c03094">LL_TIM_ClearFlag_CC3OVR</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;{</div>
<div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;  WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_CC3OF));</div>
<div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;}</div>
<div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160; </div>
<div class="line"><a name="l04312"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#ga8d6cb6e38dc6b9e94f80e6c856856e2e"> 4312</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga8d6cb6e38dc6b9e94f80e6c856856e2e">LL_TIM_IsActiveFlag_CC3OVR</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;{</div>
<div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SR, TIM_SR_CC3OF) == (TIM_SR_CC3OF)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;}</div>
<div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160; </div>
<div class="line"><a name="l04323"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#gacbb1935ef4ff9da35d121043b0897dce"> 4323</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#gacbb1935ef4ff9da35d121043b0897dce">LL_TIM_ClearFlag_CC4OVR</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;{</div>
<div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;  WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_CC4OF));</div>
<div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;}</div>
<div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160; </div>
<div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#ga3ed63f1131b7110db42bd2b9e72b5047"> 4334</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga3ed63f1131b7110db42bd2b9e72b5047">LL_TIM_IsActiveFlag_CC4OVR</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;{</div>
<div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SR, TIM_SR_CC4OF) == (TIM_SR_CC4OF)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;}</div>
<div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160; </div>
<div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#ga8bf49eaec5326518c1446902b4e682eb"> 4345</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga8bf49eaec5326518c1446902b4e682eb">LL_TIM_ClearFlag_SYSBRK</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;{</div>
<div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;  WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_SBIF));</div>
<div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;}</div>
<div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160; </div>
<div class="line"><a name="l04356"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__FLAG__Management.html#gaf64f4a34f0edd6fe83d97fd6d48a0538"> 4356</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#gaf64f4a34f0edd6fe83d97fd6d48a0538">LL_TIM_IsActiveFlag_SYSBRK</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;{</div>
<div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SR, TIM_SR_SBIF) == (TIM_SR_SBIF)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;}</div>
<div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160; </div>
<div class="line"><a name="l04374"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__IT__Management.html#ga55323e2354650785acd9593a0f84121d"> 4374</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#ga55323e2354650785acd9593a0f84121d">LL_TIM_EnableIT_UPDATE</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;{</div>
<div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;  SET_BIT(TIMx-&gt;DIER, TIM_DIER_UIE);</div>
<div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;}</div>
<div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160; </div>
<div class="line"><a name="l04385"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__IT__Management.html#gacc5c0c96c7fbabec1106f21206740391"> 4385</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#gacc5c0c96c7fbabec1106f21206740391">LL_TIM_DisableIT_UPDATE</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;{</div>
<div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(TIMx-&gt;DIER, TIM_DIER_UIE);</div>
<div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;}</div>
<div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160; </div>
<div class="line"><a name="l04396"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__IT__Management.html#ga56d75ea087d5ab5e187480f5368f4597"> 4396</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__IT__Management.html#ga56d75ea087d5ab5e187480f5368f4597">LL_TIM_IsEnabledIT_UPDATE</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;{</div>
<div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;}</div>
<div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160; </div>
<div class="line"><a name="l04407"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__IT__Management.html#ga3efef31d179bf56344501907b908672c"> 4407</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#ga3efef31d179bf56344501907b908672c">LL_TIM_EnableIT_CC1</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;{</div>
<div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;  SET_BIT(TIMx-&gt;DIER, TIM_DIER_CC1IE);</div>
<div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;}</div>
<div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160; </div>
<div class="line"><a name="l04418"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__IT__Management.html#gab5118661984f2b79fc8d3cc2e7f8fc99"> 4418</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#gab5118661984f2b79fc8d3cc2e7f8fc99">LL_TIM_DisableIT_CC1</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;{</div>
<div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(TIMx-&gt;DIER, TIM_DIER_CC1IE);</div>
<div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;}</div>
<div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160; </div>
<div class="line"><a name="l04429"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__IT__Management.html#gaa63dc6329227f6cbec3563b7dba9d43a"> 4429</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__IT__Management.html#gaa63dc6329227f6cbec3563b7dba9d43a">LL_TIM_IsEnabledIT_CC1</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;{</div>
<div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;DIER, TIM_DIER_CC1IE) == (TIM_DIER_CC1IE)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;}</div>
<div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160; </div>
<div class="line"><a name="l04440"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__IT__Management.html#ga654396ea8e783254fe9101c7eda6cea1"> 4440</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#ga654396ea8e783254fe9101c7eda6cea1">LL_TIM_EnableIT_CC2</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;{</div>
<div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;  SET_BIT(TIMx-&gt;DIER, TIM_DIER_CC2IE);</div>
<div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;}</div>
<div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160; </div>
<div class="line"><a name="l04451"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__IT__Management.html#gac332c72a1f42e67832554cff7778116c"> 4451</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#gac332c72a1f42e67832554cff7778116c">LL_TIM_DisableIT_CC2</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;{</div>
<div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(TIMx-&gt;DIER, TIM_DIER_CC2IE);</div>
<div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;}</div>
<div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160; </div>
<div class="line"><a name="l04462"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__IT__Management.html#ga5203425b9edbab60c11d2660cc0b4f66"> 4462</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__IT__Management.html#ga5203425b9edbab60c11d2660cc0b4f66">LL_TIM_IsEnabledIT_CC2</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;{</div>
<div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;DIER, TIM_DIER_CC2IE) == (TIM_DIER_CC2IE)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;}</div>
<div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160; </div>
<div class="line"><a name="l04473"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__IT__Management.html#gade778ddb3ab157e0f3a3f9f2dc3128fa"> 4473</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#gade778ddb3ab157e0f3a3f9f2dc3128fa">LL_TIM_EnableIT_CC3</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;{</div>
<div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;  SET_BIT(TIMx-&gt;DIER, TIM_DIER_CC3IE);</div>
<div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;}</div>
<div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160; </div>
<div class="line"><a name="l04484"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__IT__Management.html#ga3ee6ae399be6cdb5c51659dbdb16f21a"> 4484</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#ga3ee6ae399be6cdb5c51659dbdb16f21a">LL_TIM_DisableIT_CC3</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;{</div>
<div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(TIMx-&gt;DIER, TIM_DIER_CC3IE);</div>
<div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;}</div>
<div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160; </div>
<div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__IT__Management.html#gac451efd6d8aaafd0fb595b2170089aa3"> 4495</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__IT__Management.html#gac451efd6d8aaafd0fb595b2170089aa3">LL_TIM_IsEnabledIT_CC3</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;{</div>
<div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;DIER, TIM_DIER_CC3IE) == (TIM_DIER_CC3IE)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;}</div>
<div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160; </div>
<div class="line"><a name="l04506"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__IT__Management.html#gad14442323be48d03c0a5efd39fffb40a"> 4506</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#gad14442323be48d03c0a5efd39fffb40a">LL_TIM_EnableIT_CC4</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;{</div>
<div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;  SET_BIT(TIMx-&gt;DIER, TIM_DIER_CC4IE);</div>
<div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;}</div>
<div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160; </div>
<div class="line"><a name="l04517"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__IT__Management.html#ga0a7672084681c984d1fcb233ffae47c6"> 4517</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#ga0a7672084681c984d1fcb233ffae47c6">LL_TIM_DisableIT_CC4</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;{</div>
<div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(TIMx-&gt;DIER, TIM_DIER_CC4IE);</div>
<div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;}</div>
<div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160; </div>
<div class="line"><a name="l04528"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__IT__Management.html#gaa4d79b71bc2ac31983c540fe8457ac67"> 4528</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__IT__Management.html#gaa4d79b71bc2ac31983c540fe8457ac67">LL_TIM_IsEnabledIT_CC4</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;{</div>
<div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;DIER, TIM_DIER_CC4IE) == (TIM_DIER_CC4IE)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;}</div>
<div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160; </div>
<div class="line"><a name="l04539"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__IT__Management.html#ga5aec16efafc832b0ba1fb360ecad39d6"> 4539</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#ga5aec16efafc832b0ba1fb360ecad39d6">LL_TIM_EnableIT_COM</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;{</div>
<div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;  SET_BIT(TIMx-&gt;DIER, TIM_DIER_COMIE);</div>
<div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;}</div>
<div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160; </div>
<div class="line"><a name="l04550"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__IT__Management.html#gabd9efe832de6e2936036d9433b8a662a"> 4550</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#gabd9efe832de6e2936036d9433b8a662a">LL_TIM_DisableIT_COM</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;{</div>
<div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(TIMx-&gt;DIER, TIM_DIER_COMIE);</div>
<div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;}</div>
<div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160; </div>
<div class="line"><a name="l04561"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__IT__Management.html#ga2aed9e380dc71797d6f71689670d43eb"> 4561</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__IT__Management.html#ga2aed9e380dc71797d6f71689670d43eb">LL_TIM_IsEnabledIT_COM</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;{</div>
<div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;DIER, TIM_DIER_COMIE) == (TIM_DIER_COMIE)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;}</div>
<div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160; </div>
<div class="line"><a name="l04572"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__IT__Management.html#ga823c032ca798f121458d03e7cea8c294"> 4572</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#ga823c032ca798f121458d03e7cea8c294">LL_TIM_EnableIT_TRIG</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;{</div>
<div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;  SET_BIT(TIMx-&gt;DIER, TIM_DIER_TIE);</div>
<div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;}</div>
<div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160; </div>
<div class="line"><a name="l04583"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__IT__Management.html#gac6be8d0e9c064205969dcace918265d8"> 4583</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#gac6be8d0e9c064205969dcace918265d8">LL_TIM_DisableIT_TRIG</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;{</div>
<div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(TIMx-&gt;DIER, TIM_DIER_TIE);</div>
<div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;}</div>
<div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160; </div>
<div class="line"><a name="l04594"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__IT__Management.html#ga466100b1f9021a78a0201c070fdd9329"> 4594</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__IT__Management.html#ga466100b1f9021a78a0201c070fdd9329">LL_TIM_IsEnabledIT_TRIG</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;{</div>
<div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;DIER, TIM_DIER_TIE) == (TIM_DIER_TIE)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;}</div>
<div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160; </div>
<div class="line"><a name="l04605"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__IT__Management.html#ga3ed2f825b2e0e712fe0854215c1cd092"> 4605</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#ga3ed2f825b2e0e712fe0854215c1cd092">LL_TIM_EnableIT_BRK</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;{</div>
<div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;  SET_BIT(TIMx-&gt;DIER, TIM_DIER_BIE);</div>
<div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;}</div>
<div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160; </div>
<div class="line"><a name="l04616"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__IT__Management.html#ga065590c86499b3f24e995095233bb45e"> 4616</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#ga065590c86499b3f24e995095233bb45e">LL_TIM_DisableIT_BRK</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;{</div>
<div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(TIMx-&gt;DIER, TIM_DIER_BIE);</div>
<div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;}</div>
<div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160; </div>
<div class="line"><a name="l04627"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__IT__Management.html#ga615a013853f1948bbb89fe041fd96555"> 4627</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__IT__Management.html#ga615a013853f1948bbb89fe041fd96555">LL_TIM_IsEnabledIT_BRK</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;{</div>
<div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;DIER, TIM_DIER_BIE) == (TIM_DIER_BIE)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;}</div>
<div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160; </div>
<div class="line"><a name="l04645"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__DMA__Management.html#ga8036bb7fd5b66cd0fe9d7e55c46223ad"> 4645</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga8036bb7fd5b66cd0fe9d7e55c46223ad">LL_TIM_EnableDMAReq_UPDATE</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;{</div>
<div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;  SET_BIT(TIMx-&gt;DIER, TIM_DIER_UDE);</div>
<div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;}</div>
<div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160; </div>
<div class="line"><a name="l04656"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__DMA__Management.html#ga4f14d0e7a300eeca6945072834571d1c"> 4656</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga4f14d0e7a300eeca6945072834571d1c">LL_TIM_DisableDMAReq_UPDATE</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;{</div>
<div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(TIMx-&gt;DIER, TIM_DIER_UDE);</div>
<div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;}</div>
<div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160; </div>
<div class="line"><a name="l04667"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__DMA__Management.html#gace0070f04eddddecf09d2cd83ce61dfd"> 4667</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__DMA__Management.html#gace0070f04eddddecf09d2cd83ce61dfd">LL_TIM_IsEnabledDMAReq_UPDATE</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;{</div>
<div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;DIER, TIM_DIER_UDE) == (TIM_DIER_UDE)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;}</div>
<div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160; </div>
<div class="line"><a name="l04678"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__DMA__Management.html#ga6f0bb4314c77155fdece28e96fa48d08"> 4678</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga6f0bb4314c77155fdece28e96fa48d08">LL_TIM_EnableDMAReq_CC1</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;{</div>
<div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;  SET_BIT(TIMx-&gt;DIER, TIM_DIER_CC1DE);</div>
<div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;}</div>
<div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160; </div>
<div class="line"><a name="l04689"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__DMA__Management.html#ga7ea602217d4f7e9f8678e751d9b9a879"> 4689</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga7ea602217d4f7e9f8678e751d9b9a879">LL_TIM_DisableDMAReq_CC1</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;{</div>
<div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(TIMx-&gt;DIER, TIM_DIER_CC1DE);</div>
<div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;}</div>
<div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160; </div>
<div class="line"><a name="l04700"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__DMA__Management.html#ga20945406729c874cccd64564d78c31f4"> 4700</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga20945406729c874cccd64564d78c31f4">LL_TIM_IsEnabledDMAReq_CC1</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;{</div>
<div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;DIER, TIM_DIER_CC1DE) == (TIM_DIER_CC1DE)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;}</div>
<div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160; </div>
<div class="line"><a name="l04711"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__DMA__Management.html#gad1fef8f9ca4336bc89f83271ce57476d"> 4711</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__DMA__Management.html#gad1fef8f9ca4336bc89f83271ce57476d">LL_TIM_EnableDMAReq_CC2</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;{</div>
<div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;  SET_BIT(TIMx-&gt;DIER, TIM_DIER_CC2DE);</div>
<div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;}</div>
<div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160; </div>
<div class="line"><a name="l04722"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__DMA__Management.html#ga5e2458ea6e472c6cf99dab9d5ef55190"> 4722</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga5e2458ea6e472c6cf99dab9d5ef55190">LL_TIM_DisableDMAReq_CC2</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;{</div>
<div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(TIMx-&gt;DIER, TIM_DIER_CC2DE);</div>
<div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;}</div>
<div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160; </div>
<div class="line"><a name="l04733"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__DMA__Management.html#ga337cf77581130e42bcff3dcae4d092f6"> 4733</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga337cf77581130e42bcff3dcae4d092f6">LL_TIM_IsEnabledDMAReq_CC2</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;{</div>
<div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;DIER, TIM_DIER_CC2DE) == (TIM_DIER_CC2DE)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;}</div>
<div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160; </div>
<div class="line"><a name="l04744"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__DMA__Management.html#gaf31980df1500604e3e2f1633b6023eb2"> 4744</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__DMA__Management.html#gaf31980df1500604e3e2f1633b6023eb2">LL_TIM_EnableDMAReq_CC3</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;{</div>
<div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;  SET_BIT(TIMx-&gt;DIER, TIM_DIER_CC3DE);</div>
<div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;}</div>
<div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160; </div>
<div class="line"><a name="l04755"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__DMA__Management.html#ga8e82ccc0aba82f74be63dd1e3bd53516"> 4755</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga8e82ccc0aba82f74be63dd1e3bd53516">LL_TIM_DisableDMAReq_CC3</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;{</div>
<div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(TIMx-&gt;DIER, TIM_DIER_CC3DE);</div>
<div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;}</div>
<div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160; </div>
<div class="line"><a name="l04766"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__DMA__Management.html#ga58b4fce5377a0dbf875b932c115170e3"> 4766</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga58b4fce5377a0dbf875b932c115170e3">LL_TIM_IsEnabledDMAReq_CC3</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;{</div>
<div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;DIER, TIM_DIER_CC3DE) == (TIM_DIER_CC3DE)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;}</div>
<div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160; </div>
<div class="line"><a name="l04777"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__DMA__Management.html#ga47df3f03efd3ec10aad998ebf524503c"> 4777</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga47df3f03efd3ec10aad998ebf524503c">LL_TIM_EnableDMAReq_CC4</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;{</div>
<div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;  SET_BIT(TIMx-&gt;DIER, TIM_DIER_CC4DE);</div>
<div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;}</div>
<div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160; </div>
<div class="line"><a name="l04788"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__DMA__Management.html#ga764d0946aead12c5e166f005549e62d4"> 4788</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga764d0946aead12c5e166f005549e62d4">LL_TIM_DisableDMAReq_CC4</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;{</div>
<div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(TIMx-&gt;DIER, TIM_DIER_CC4DE);</div>
<div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;}</div>
<div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160; </div>
<div class="line"><a name="l04799"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__DMA__Management.html#gacbf2f753c0035b2e1ce6d2239ce22636"> 4799</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__DMA__Management.html#gacbf2f753c0035b2e1ce6d2239ce22636">LL_TIM_IsEnabledDMAReq_CC4</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;{</div>
<div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;DIER, TIM_DIER_CC4DE) == (TIM_DIER_CC4DE)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;}</div>
<div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160; </div>
<div class="line"><a name="l04810"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__DMA__Management.html#gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3"> 4810</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__DMA__Management.html#gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3">LL_TIM_EnableDMAReq_COM</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;{</div>
<div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;  SET_BIT(TIMx-&gt;DIER, TIM_DIER_COMDE);</div>
<div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;}</div>
<div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160; </div>
<div class="line"><a name="l04821"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__DMA__Management.html#ga6bc0fac00ffedef7d3148e873a33cc17"> 4821</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga6bc0fac00ffedef7d3148e873a33cc17">LL_TIM_DisableDMAReq_COM</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;{</div>
<div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(TIMx-&gt;DIER, TIM_DIER_COMDE);</div>
<div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;}</div>
<div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160; </div>
<div class="line"><a name="l04832"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__DMA__Management.html#gac41406b7c2feb3e4c589019ac3bc575f"> 4832</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__DMA__Management.html#gac41406b7c2feb3e4c589019ac3bc575f">LL_TIM_IsEnabledDMAReq_COM</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;{</div>
<div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;DIER, TIM_DIER_COMDE) == (TIM_DIER_COMDE)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;}</div>
<div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160; </div>
<div class="line"><a name="l04843"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__DMA__Management.html#ga35966ad10eafb2fd6c5431ee966f83b5"> 4843</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga35966ad10eafb2fd6c5431ee966f83b5">LL_TIM_EnableDMAReq_TRIG</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;{</div>
<div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;  SET_BIT(TIMx-&gt;DIER, TIM_DIER_TDE);</div>
<div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;}</div>
<div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160; </div>
<div class="line"><a name="l04854"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__DMA__Management.html#ga337aa8135f7a24f251a012989b8b9e9f"> 4854</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga337aa8135f7a24f251a012989b8b9e9f">LL_TIM_DisableDMAReq_TRIG</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;{</div>
<div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(TIMx-&gt;DIER, TIM_DIER_TDE);</div>
<div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;}</div>
<div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160; </div>
<div class="line"><a name="l04865"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__DMA__Management.html#ga1ce120b95cfac625e8cb9523b538b940"> 4865</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga1ce120b95cfac625e8cb9523b538b940">LL_TIM_IsEnabledDMAReq_TRIG</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;{</div>
<div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;DIER, TIM_DIER_TDE) == (TIM_DIER_TDE)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;}</div>
<div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160; </div>
<div class="line"><a name="l04883"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__EVENT__Management.html#gad1320f002aed49137d7006d4aeba537c"> 4883</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__EVENT__Management.html#gad1320f002aed49137d7006d4aeba537c">LL_TIM_GenerateEvent_UPDATE</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;{</div>
<div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;  SET_BIT(TIMx-&gt;EGR, TIM_EGR_UG);</div>
<div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;}</div>
<div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160; </div>
<div class="line"><a name="l04894"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__EVENT__Management.html#gaef37f9a1e063118f19f556ee2fdfb883"> 4894</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__EVENT__Management.html#gaef37f9a1e063118f19f556ee2fdfb883">LL_TIM_GenerateEvent_CC1</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;{</div>
<div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;  SET_BIT(TIMx-&gt;EGR, TIM_EGR_CC1G);</div>
<div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;}</div>
<div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160; </div>
<div class="line"><a name="l04905"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__EVENT__Management.html#ga4101ea584b83ad17e6ba7d28c258c0b9"> 4905</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__EVENT__Management.html#ga4101ea584b83ad17e6ba7d28c258c0b9">LL_TIM_GenerateEvent_CC2</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;{</div>
<div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;  SET_BIT(TIMx-&gt;EGR, TIM_EGR_CC2G);</div>
<div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;}</div>
<div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160; </div>
<div class="line"><a name="l04916"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__EVENT__Management.html#ga845dbd1a8e4cdc40f6a4df5c3703b02f"> 4916</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__EVENT__Management.html#ga845dbd1a8e4cdc40f6a4df5c3703b02f">LL_TIM_GenerateEvent_CC3</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;{</div>
<div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;  SET_BIT(TIMx-&gt;EGR, TIM_EGR_CC3G);</div>
<div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;}</div>
<div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160; </div>
<div class="line"><a name="l04927"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__EVENT__Management.html#ga4ee06a9f491e0f0983e760ef32d2f863"> 4927</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__EVENT__Management.html#ga4ee06a9f491e0f0983e760ef32d2f863">LL_TIM_GenerateEvent_CC4</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;{</div>
<div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;  SET_BIT(TIMx-&gt;EGR, TIM_EGR_CC4G);</div>
<div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;}</div>
<div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160; </div>
<div class="line"><a name="l04938"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__EVENT__Management.html#ga224036b66a3a7f9bb20c73498cc0cebf"> 4938</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__EVENT__Management.html#ga224036b66a3a7f9bb20c73498cc0cebf">LL_TIM_GenerateEvent_COM</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;{</div>
<div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;  SET_BIT(TIMx-&gt;EGR, TIM_EGR_COMG);</div>
<div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;}</div>
<div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160; </div>
<div class="line"><a name="l04949"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__EVENT__Management.html#gad8eaad4b9d0244f5ea99002fa303dbb2"> 4949</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__EVENT__Management.html#gad8eaad4b9d0244f5ea99002fa303dbb2">LL_TIM_GenerateEvent_TRIG</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;{</div>
<div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;  SET_BIT(TIMx-&gt;EGR, TIM_EGR_TG);</div>
<div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;}</div>
<div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160; </div>
<div class="line"><a name="l04960"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__EVENT__Management.html#ga19b7282badf344389f585f31d3d1d8d7"> 4960</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__EVENT__Management.html#ga19b7282badf344389f585f31d3d1d8d7">LL_TIM_GenerateEvent_BRK</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;{</div>
<div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;  SET_BIT(TIMx-&gt;EGR, TIM_EGR_BG);</div>
<div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;}</div>
<div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160; </div>
<div class="line"><a name="l04971"></a><span class="lineno"><a class="line" href="group__TIM__LL__EF__EVENT__Management.html#gac1de98f4b35ff90257ce0943308554e1"> 4971</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__EVENT__Management.html#gac1de98f4b35ff90257ce0943308554e1">LL_TIM_GenerateEvent_BRK2</a>(TIM_TypeDef *TIMx)</div>
<div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;{</div>
<div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;  SET_BIT(TIMx-&gt;EGR, TIM_EGR_B2G);</div>
<div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;}</div>
<div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160; </div>
<div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160; </div>
<div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;ErrorStatus <a class="code" href="group__TIM__LL__EF__Init.html#ga30baf8583d8b9bf9b33c798af312605a">LL_TIM_DeInit</a>(TIM_TypeDef *TIMx);</div>
<div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Init.html#gac5a14068aec0742395d3876a3e91af20">LL_TIM_StructInit</a>(<a class="code" href="group__TIM__LL__ES__INIT.html#structLL__TIM__InitTypeDef">LL_TIM_InitTypeDef</a> *TIM_InitStruct);</div>
<div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;ErrorStatus <a class="code" href="group__TIM__LL__EF__Init.html#ga739d7d69f6b56ae38ecf88e5eddd67b2">LL_TIM_Init</a>(TIM_TypeDef *TIMx, <a class="code" href="group__TIM__LL__ES__INIT.html#structLL__TIM__InitTypeDef">LL_TIM_InitTypeDef</a> *TIM_InitStruct);</div>
<div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Init.html#gab10252c07544c774b31249fb96d3344e">LL_TIM_OC_StructInit</a>(<a class="code" href="group__TIM__LL__ES__INIT.html#structLL__TIM__OC__InitTypeDef">LL_TIM_OC_InitTypeDef</a> *TIM_OC_InitStruct);</div>
<div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;ErrorStatus <a class="code" href="group__TIM__LL__EF__Init.html#ga3334de80c50af38696a15fd3cbdef3c0">LL_TIM_OC_Init</a>(TIM_TypeDef *TIMx, uint32_t Channel, <a class="code" href="group__TIM__LL__ES__INIT.html#structLL__TIM__OC__InitTypeDef">LL_TIM_OC_InitTypeDef</a> *TIM_OC_InitStruct);</div>
<div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Init.html#ga1eb5e7964ab9bce9c1fd9a05478dd869">LL_TIM_IC_StructInit</a>(<a class="code" href="group__TIM__LL__ES__INIT.html#structLL__TIM__IC__InitTypeDef">LL_TIM_IC_InitTypeDef</a> *TIM_ICInitStruct);</div>
<div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;ErrorStatus <a class="code" href="group__TIM__LL__EF__Init.html#ga4a85881d959274c056474ce4123da816">LL_TIM_IC_Init</a>(TIM_TypeDef *TIMx, uint32_t Channel, <a class="code" href="group__TIM__LL__ES__INIT.html#structLL__TIM__IC__InitTypeDef">LL_TIM_IC_InitTypeDef</a> *TIM_IC_InitStruct);</div>
<div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Init.html#ga7d1b6043a0625d8ae4f0e2a95f8473e2">LL_TIM_ENCODER_StructInit</a>(<a class="code" href="group__TIM__LL__ES__INIT.html#structLL__TIM__ENCODER__InitTypeDef">LL_TIM_ENCODER_InitTypeDef</a> *TIM_EncoderInitStruct);</div>
<div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;ErrorStatus <a class="code" href="group__TIM__LL__EF__Init.html#ga3228da48b7222539063a7f585e759bfb">LL_TIM_ENCODER_Init</a>(TIM_TypeDef *TIMx, <a class="code" href="group__TIM__LL__ES__INIT.html#structLL__TIM__ENCODER__InitTypeDef">LL_TIM_ENCODER_InitTypeDef</a> *TIM_EncoderInitStruct);</div>
<div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Init.html#ga4df132dbd6fb4e36a4078d57d0148b39">LL_TIM_HALLSENSOR_StructInit</a>(<a class="code" href="group__TIM__LL__ES__INIT.html#structLL__TIM__HALLSENSOR__InitTypeDef">LL_TIM_HALLSENSOR_InitTypeDef</a> *TIM_HallSensorInitStruct);</div>
<div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;ErrorStatus <a class="code" href="group__TIM__LL__EF__Init.html#gade46ac027e3234ebf16cc4f33d81436c">LL_TIM_HALLSENSOR_Init</a>(TIM_TypeDef *TIMx, <a class="code" href="group__TIM__LL__ES__INIT.html#structLL__TIM__HALLSENSOR__InitTypeDef">LL_TIM_HALLSENSOR_InitTypeDef</a> *TIM_HallSensorInitStruct);</div>
<div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Init.html#ga78f9f73b6fbeeced33d7dba5d24316d0">LL_TIM_BDTR_StructInit</a>(<a class="code" href="group__TIM__LL__ES__INIT.html#structLL__TIM__BDTR__InitTypeDef">LL_TIM_BDTR_InitTypeDef</a> *TIM_BDTRInitStruct);</div>
<div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;ErrorStatus <a class="code" href="group__TIM__LL__EF__Init.html#ga347dbb2c16b82ef70dd9c48497e2b298">LL_TIM_BDTR_Init</a>(TIM_TypeDef *TIMx, <a class="code" href="group__TIM__LL__ES__INIT.html#structLL__TIM__BDTR__InitTypeDef">LL_TIM_BDTR_InitTypeDef</a> *TIM_BDTRInitStruct);</div>
<div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160; </div>
<div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TIM1 || TIM8 || TIM2 || TIM3 ||  TIM4 || TIM5 || TIM15 || TIM16 || TIM17 || TIM6 || TIM7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160; </div>
<div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;}</div>
<div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160; </div>
<div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32L4xx_LL_TIM_H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__TIM__LL__EF__Break__Function_html_gaa259e07d5d3d00009f1051cc66e1d317"><div class="ttname"><a href="group__TIM__LL__EF__Break__Function.html#gaa259e07d5d3d00009f1051cc66e1d317">LL_TIM_EnableBreakInputSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableBreakInputSource(TIM_TypeDef *TIMx, uint32_t BreakInput, uint32_t Source)</div><div class="ttdoc">Enable the signals connected to the designated timer break input.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03659">stm32l4xx_ll_tim.h:3659</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Output__Channel_html_ga9657891fe9a9de9bc8466dfb9fd7c9aa"><div class="ttname"><a href="group__TIM__LL__EF__Output__Channel.html#ga9657891fe9a9de9bc8466dfb9fd7c9aa">LL_TIM_OC_SetCompareCH2</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)</div><div class="ttdoc">Set compare value for output channel 2 (TIMx_CCR2).</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02556">stm32l4xx_ll_tim.h:2556</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_ga6d05d441a2000acbb5a83172f9edd7c7"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#ga6d05d441a2000acbb5a83172f9edd7c7">LL_TIM_IsActiveFlag_TRIG</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_TRIG(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether trigger interrupt flag (TIF) is set (trigger interrupt is pending)....</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04202">stm32l4xx_ll_tim.h:4202</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_structLL__TIM__HALLSENSOR__InitTypeDef"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#structLL__TIM__HALLSENSOR__InitTypeDef">LL_TIM_HALLSENSOR_InitTypeDef</a></div><div class="ttdoc">TIM Hall sensor interface configuration structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00410">stm32l4xx_ll_tim.h:410</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_a68e61db428cf7246c28e81dbbbfdbd64"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#a68e61db428cf7246c28e81dbbbfdbd64">LL_TIM_HALLSENSOR_InitTypeDef::CommutationDelay</a></div><div class="ttdeci">uint32_t CommutationDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00430">stm32l4xx_ll_tim.h:430</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Output__Channel_html_ga15920a160e122f174e49c26a407848f9"><div class="ttname"><a href="group__TIM__LL__EF__Output__Channel.html#ga15920a160e122f174e49c26a407848f9">LL_TIM_OC_IsEnabledClear</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledClear(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Indicates clearing the output channel on an external event is enabled for the output channel.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02504">stm32l4xx_ll_tim.h:2504</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_a34270225b183c578567177a0226254db"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#a34270225b183c578567177a0226254db">LL_TIM_OC_InitTypeDef::OCPolarity</a></div><div class="ttdeci">uint32_t OCPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00304">stm32l4xx_ll_tim.h:304</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__IT__Management_html_gaa63dc6329227f6cbec3563b7dba9d43a"><div class="ttname"><a href="group__TIM__LL__EF__IT__Management.html#gaa63dc6329227f6cbec3563b7dba9d43a">LL_TIM_IsEnabledIT_CC1</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the capture/compare 1 interrupt (CC1IE) is enabled. @rmtoll DIER CC1IE LL_TIM_IsEna...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04429">stm32l4xx_ll_tim.h:4429</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Time__Base_html_gacafbc988f132718a179ce4b3723d2895"><div class="ttname"><a href="group__TIM__LL__EF__Time__Base.html#gacafbc988f132718a179ce4b3723d2895">LL_TIM_EnableARRPreload</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable auto-reload (ARR) preload. @rmtoll CR1 ARPE LL_TIM_EnableARRPreload.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01613">stm32l4xx_ll_tim.h:1613</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_a33e38f3afe8727e4a8b06ba7a0b9081a"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#a33e38f3afe8727e4a8b06ba7a0b9081a">LL_TIM_OC_InitTypeDef::OCNIdleState</a></div><div class="ttdeci">uint32_t OCNIdleState</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00320">stm32l4xx_ll_tim.h:320</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_aa8f59933a8a20fdaf0fe15f7baf687e6"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#aa8f59933a8a20fdaf0fe15f7baf687e6">LL_TIM_BDTR_InitTypeDef::BreakFilter</a></div><div class="ttdeci">uint32_t BreakFilter</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00485">stm32l4xx_ll_tim.h:485</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Output__Channel_html_gac8e509003056c6e203e62e7044cbec9b"><div class="ttname"><a href="group__TIM__LL__EF__Output__Channel.html#gac8e509003056c6e203e62e7044cbec9b">LL_TIM_OC_SetMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)</div><div class="ttdoc">Define the behavior of the output reference signal OCxREF from which OCx and OCxN (when relevant) are...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02092">stm32l4xx_ll_tim.h:2092</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Output__Channel_html_ga6c52cfd03520da1258e66916e9ae64d3"><div class="ttname"><a href="group__TIM__LL__EF__Output__Channel.html#ga6c52cfd03520da1258e66916e9ae64d3">LL_TIM_OC_SetDeadTime</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_SetDeadTime(TIM_TypeDef *TIMx, uint32_t DeadTime)</div><div class="ttdoc">Set the dead-time delay (delay inserted between the rising edge of the OCxREF signal and the rising e...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02522">stm32l4xx_ll_tim.h:2522</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Break__Function_html_ga96ace60a36187cbb09f043fb614061c0"><div class="ttname"><a href="group__TIM__LL__EF__Break__Function.html#ga96ace60a36187cbb09f043fb614061c0">LL_TIM_DisableBRK</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableBRK(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable the break function. @rmtoll BDTR BKE LL_TIM_DisableBRK.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03434">stm32l4xx_ll_tim.h:3434</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Output__Channel_html_gac416e8c14f0049410af0ec943b09c2a8"><div class="ttname"><a href="group__TIM__LL__EF__Output__Channel.html#gac416e8c14f0049410af0ec943b09c2a8">LL_TIM_OC_GetCompareCH5</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH5(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get compare value (TIMx_CCR5) set for output channel 5.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02695">stm32l4xx_ll_tim.h:2695</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_a0e1e1fa7efa8496ceac710b5ea6f3a45"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#a0e1e1fa7efa8496ceac710b5ea6f3a45">LL_TIM_BDTR_InitTypeDef::BreakPolarity</a></div><div class="ttdeci">uint32_t BreakPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00478">stm32l4xx_ll_tim.h:478</a></div></div>
<div class="ttc" id="agroup__RTCEx__Exported__Functions__Group2_html_ga4734c37dd6682d79ce748b9bff126f66"><div class="ttname"><a href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a></div><div class="ttdeci">CLEAR_BIT(hrtc-&gt;Instance-&gt;CR, RTC_CR_WUTE)</div></div>
<div class="ttc" id="agroup__TIM__LL__EF__DMA__Management_html_ga337aa8135f7a24f251a012989b8b9e9f"><div class="ttname"><a href="group__TIM__LL__EF__DMA__Management.html#ga337aa8135f7a24f251a012989b8b9e9f">LL_TIM_DisableDMAReq_TRIG</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableDMAReq_TRIG(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable trigger interrupt (TDE). @rmtoll DIER TDE LL_TIM_DisableDMAReq_TRIG.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04854">stm32l4xx_ll_tim.h:4854</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__IT__Management_html_ga55323e2354650785acd9593a0f84121d"><div class="ttname"><a href="group__TIM__LL__EF__IT__Management.html#ga55323e2354650785acd9593a0f84121d">LL_TIM_EnableIT_UPDATE</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable update interrupt (UIE). @rmtoll DIER UIE LL_TIM_EnableIT_UPDATE.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04374">stm32l4xx_ll_tim.h:4374</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_ab76c0843af226508ec5bbe131d77faf6"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#ab76c0843af226508ec5bbe131d77faf6">LL_TIM_InitTypeDef::ClockDivision</a></div><div class="ttdeci">uint32_t ClockDivision</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00263">stm32l4xx_ll_tim.h:263</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_a549f45be8b2216c5368f5a92c1f25c98"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#a549f45be8b2216c5368f5a92c1f25c98">LL_TIM_InitTypeDef::CounterMode</a></div><div class="ttdeci">uint32_t CounterMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00251">stm32l4xx_ll_tim.h:251</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Input__Channel_html_ga0002c4b126fdd8a6063f1a53155c129b"><div class="ttname"><a href="group__TIM__LL__EF__Input__Channel.html#ga0002c4b126fdd8a6063f1a53155c129b">LL_TIM_IC_Config</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_IC_Config(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)</div><div class="ttdoc">Configure input channel. @rmtoll CCMR1 CC1S LL_TIM_IC_Config  CCMR1 IC1PSC LL_TIM_IC_Config  CCMR1 IC...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02775">stm32l4xx_ll_tim.h:2775</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_af5534080ecbf9d785ef2bcad2d709797"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#af5534080ecbf9d785ef2bcad2d709797">LL_TIM_IC_InitTypeDef::ICPrescaler</a></div><div class="ttdeci">uint32_t ICPrescaler</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00343">stm32l4xx_ll_tim.h:343</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_gaa24358fa9e4928908dc1beaade027b20"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#gaa24358fa9e4928908dc1beaade027b20">LL_TIM_ClearFlag_TRIG</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_TRIG(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the trigger interrupt flag (TIF). @rmtoll SR TIF LL_TIM_ClearFlag_TRIG.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04191">stm32l4xx_ll_tim.h:4191</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__EVENT__Management_html_ga4ee06a9f491e0f0983e760ef32d2f863"><div class="ttname"><a href="group__TIM__LL__EF__EVENT__Management.html#ga4ee06a9f491e0f0983e760ef32d2f863">LL_TIM_GenerateEvent_CC4</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_GenerateEvent_CC4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Generate Capture/Compare 4 event. @rmtoll EGR CC4G LL_TIM_GenerateEvent_CC4.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04927">stm32l4xx_ll_tim.h:4927</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Init_html_gac5a14068aec0742395d3876a3e91af20"><div class="ttname"><a href="group__TIM__LL__EF__Init.html#gac5a14068aec0742395d3876a3e91af20">LL_TIM_StructInit</a></div><div class="ttdeci">void LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct)</div><div class="ttdoc">Set the fields of the time base unit configuration data structure to their default values.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8c_source.html#l00305">stm32l4xx_ll_tim.c:305</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Break__Function_html_ga8800f2a5a808e442958ffc1b27922da4"><div class="ttname"><a href="group__TIM__LL__EF__Break__Function.html#ga8800f2a5a808e442958ffc1b27922da4">LL_TIM_ConfigBRK2</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ConfigBRK2(TIM_TypeDef *TIMx, uint32_t Break2Polarity, uint32_t Break2Filter)</div><div class="ttdoc">Configure the break 2 input.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03529">stm32l4xx_ll_tim.h:3529</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__IT__Management_html_gade778ddb3ab157e0f3a3f9f2dc3128fa"><div class="ttname"><a href="group__TIM__LL__EF__IT__Management.html#gade778ddb3ab157e0f3a3f9f2dc3128fa">LL_TIM_EnableIT_CC3</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableIT_CC3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable capture/compare 3 interrupt (CC3IE). @rmtoll DIER CC3IE LL_TIM_EnableIT_CC3.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04473">stm32l4xx_ll_tim.h:4473</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_gae5cebb045c8b25c9a8e337d458351d2b"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#gae5cebb045c8b25c9a8e337d458351d2b">LL_TIM_IsActiveFlag_UPDATE</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether update interrupt flag (UIF) is set (update interrupt is pending)....</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04026">stm32l4xx_ll_tim.h:4026</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__DMA__Management_html_ga7ea602217d4f7e9f8678e751d9b9a879"><div class="ttname"><a href="group__TIM__LL__EF__DMA__Management.html#ga7ea602217d4f7e9f8678e751d9b9a879">LL_TIM_DisableDMAReq_CC1</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableDMAReq_CC1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable capture/compare 1 DMA request (CC1DE). @rmtoll DIER CC1DE LL_TIM_DisableDMAReq_CC1.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04689">stm32l4xx_ll_tim.h:4689</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_ac25ec7a6fb4b112636f7bad6cbeeae00"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#ac25ec7a6fb4b112636f7bad6cbeeae00">LL_TIM_BDTR_InitTypeDef::DeadTime</a></div><div class="ttdeci">uint8_t DeadTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00463">stm32l4xx_ll_tim.h:463</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Time__Base_html_ga766975b6fa1ec81340fc4dafd8b62fbd"><div class="ttname"><a href="group__TIM__LL__EF__Time__Base.html#ga766975b6fa1ec81340fc4dafd8b62fbd">LL_TIM_SetUpdateSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetUpdateSource(TIM_TypeDef *TIMx, uint32_t UpdateSource)</div><div class="ttdoc">Set update event source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01518">stm32l4xx_ll_tim.h:1518</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_ac03f24cdb36b7594e0c214ed519e3fdb"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#ac03f24cdb36b7594e0c214ed519e3fdb">LL_TIM_ENCODER_InitTypeDef::IC2ActiveInput</a></div><div class="ttdeci">uint32_t IC2ActiveInput</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00390">stm32l4xx_ll_tim.h:390</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Time__Base_html_gae0b0a7b2f767dc5560cac3431565c0f8"><div class="ttname"><a href="group__TIM__LL__EF__Time__Base.html#gae0b0a7b2f767dc5560cac3431565c0f8">LL_TIM_SetRepetitionCounter</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)</div><div class="ttdoc">Set the repetition counter value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01781">stm32l4xx_ll_tim.h:1781</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Output__Channel_html_ga251fb869e2f7ee4471327d652e197ee0"><div class="ttname"><a href="group__TIM__LL__EF__Output__Channel.html#ga251fb869e2f7ee4471327d652e197ee0">LL_TIM_OC_SetPolarity</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)</div><div class="ttdoc">Set the polarity of an output channel. @rmtoll CCER CC1P LL_TIM_OC_SetPolarity  CCER CC1NP LL_TIM_OC_...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02165">stm32l4xx_ll_tim.h:2165</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Output__Channel_html_ga0741188b80a1ddc6750111b07920c053"><div class="ttname"><a href="group__TIM__LL__EF__Output__Channel.html#ga0741188b80a1ddc6750111b07920c053">LL_TIM_SetCH5CombinedChannels</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetCH5CombinedChannels(TIM_TypeDef *TIMx, uint32_t GroupCH5)</div><div class="ttdoc">Select on which reference signal the OC5REF is combined to.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02728">stm32l4xx_ll_tim.h:2728</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Output__Channel_html_ga78eab17faf8b345b8824aebc68a962d1"><div class="ttname"><a href="group__TIM__LL__EF__Output__Channel.html#ga78eab17faf8b345b8824aebc68a962d1">LL_TIM_OC_SetCompareCH5</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_SetCompareCH5(TIM_TypeDef *TIMx, uint32_t CompareValue)</div><div class="ttdoc">Set compare value for output channel 5 (TIMx_CCR5).</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02604">stm32l4xx_ll_tim.h:2604</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Time__Base_html_gaed49a41fe48c5d77775a62065c9cae24"><div class="ttname"><a href="group__TIM__LL__EF__Time__Base.html#gaed49a41fe48c5d77775a62065c9cae24">LL_TIM_GetUpdateSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_GetUpdateSource(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get actual event update source @rmtoll CR1 URS LL_TIM_GetUpdateSource.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01531">stm32l4xx_ll_tim.h:1531</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Timer__Synchronization_html_ga921e4442342005c702a896c68723b403"><div class="ttname"><a href="group__TIM__LL__EF__Timer__Synchronization.html#ga921e4442342005c702a896c68723b403">LL_TIM_SetTriggerOutput</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)</div><div class="ttdoc">Set the trigger output (TRGO) used for timer synchronization .</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03232">stm32l4xx_ll_tim.h:3232</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Init_html_gab10252c07544c774b31249fb96d3344e"><div class="ttname"><a href="group__TIM__LL__EF__Init.html#gab10252c07544c774b31249fb96d3344e">LL_TIM_OC_StructInit</a></div><div class="ttdeci">void LL_TIM_OC_StructInit(LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)</div><div class="ttdoc">Set the fields of the TIMx output channel configuration data structure to their default values.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8c_source.html#l00374">stm32l4xx_ll_tim.c:374</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_ga8d6cb6e38dc6b9e94f80e6c856856e2e"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#ga8d6cb6e38dc6b9e94f80e6c856856e2e">LL_TIM_IsActiveFlag_CC3OVR</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3OVR(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether Capture/Compare 3 over-capture interrupt flag (CC3OF) is set (Capture/Compare 3 over...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04312">stm32l4xx_ll_tim.h:4312</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__IT__Management_html_ga0a7672084681c984d1fcb233ffae47c6"><div class="ttname"><a href="group__TIM__LL__EF__IT__Management.html#ga0a7672084681c984d1fcb233ffae47c6">LL_TIM_DisableIT_CC4</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableIT_CC4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable capture/compare 4 interrupt (CC4IE). @rmtoll DIER CC4IE LL_TIM_DisableIT_CC4.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04517">stm32l4xx_ll_tim.h:4517</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__DMA__Management_html_ga8036bb7fd5b66cd0fe9d7e55c46223ad"><div class="ttname"><a href="group__TIM__LL__EF__DMA__Management.html#ga8036bb7fd5b66cd0fe9d7e55c46223ad">LL_TIM_EnableDMAReq_UPDATE</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableDMAReq_UPDATE(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable update DMA request (UDE). @rmtoll DIER UDE LL_TIM_EnableDMAReq_UPDATE.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04645">stm32l4xx_ll_tim.h:4645</a></div></div>
<div class="ttc" id="agroup__TIM__LL__Private__Variables_html_ga74a5353ded9ee3a99e5f38b9e8f73e12"><div class="ttname"><a href="group__TIM__LL__Private__Variables.html#ga74a5353ded9ee3a99e5f38b9e8f73e12">SHIFT_TAB_OISx</a></div><div class="ttdeci">static const uint8_t SHIFT_TAB_OISx[]</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00098">stm32l4xx_ll_tim.h:98</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_ga512e8a78cb984e42ea5d1b9afc5506b9"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#ga512e8a78cb984e42ea5d1b9afc5506b9">LL_TIM_IsActiveFlag_CC6</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC6(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether Capture/Compare 6 interrupt flag (CC6F) is set (Capture/Compare 6 interrupt is pendi...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04158">stm32l4xx_ll_tim.h:4158</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__IT__Management_html_ga615a013853f1948bbb89fe041fd96555"><div class="ttname"><a href="group__TIM__LL__EF__IT__Management.html#ga615a013853f1948bbb89fe041fd96555">LL_TIM_IsEnabledIT_BRK</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_BRK(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the break interrupt (BIE) is enabled. @rmtoll DIER BIE LL_TIM_IsEnabledIT_BRK.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04627">stm32l4xx_ll_tim.h:4627</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_structLL__TIM__OC__InitTypeDef"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#structLL__TIM__OC__InitTypeDef">LL_TIM_OC_InitTypeDef</a></div><div class="ttdoc">TIM Output Compare configuration structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00282">stm32l4xx_ll_tim.h:282</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_a519a5924800e16e1dc797a9f4e013106"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#a519a5924800e16e1dc797a9f4e013106">LL_TIM_HALLSENSOR_InitTypeDef::IC1Prescaler</a></div><div class="ttdeci">uint32_t IC1Prescaler</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00418">stm32l4xx_ll_tim.h:418</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__IT__Management_html_ga3ed2f825b2e0e712fe0854215c1cd092"><div class="ttname"><a href="group__TIM__LL__EF__IT__Management.html#ga3ed2f825b2e0e712fe0854215c1cd092">LL_TIM_EnableIT_BRK</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableIT_BRK(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable break interrupt (BIE). @rmtoll DIER BIE LL_TIM_EnableIT_BRK.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04605">stm32l4xx_ll_tim.h:4605</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Capture__Compare_html_ga5b4a0b562755ed0b96cec9de19b0376c"><div class="ttname"><a href="group__TIM__LL__EF__Capture__Compare.html#ga5b4a0b562755ed0b96cec9de19b0376c">LL_TIM_CC_SetUpdate</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_CC_SetUpdate(TIM_TypeDef *TIMx, uint32_t CCUpdateSource)</div><div class="ttdoc">Set the updated source of the capture/compare control bits (CCxE, CCxNE and OCxM).</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01869">stm32l4xx_ll_tim.h:1869</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_gacbb1935ef4ff9da35d121043b0897dce"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#gacbb1935ef4ff9da35d121043b0897dce">LL_TIM_ClearFlag_CC4OVR</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_CC4OVR(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the Capture/Compare 4 over-capture interrupt flag (CC4OF). @rmtoll SR CC4OF LL_TIM_ClearFlag_CC...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04323">stm32l4xx_ll_tim.h:4323</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__EVENT__Management_html_gaef37f9a1e063118f19f556ee2fdfb883"><div class="ttname"><a href="group__TIM__LL__EF__EVENT__Management.html#gaef37f9a1e063118f19f556ee2fdfb883">LL_TIM_GenerateEvent_CC1</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_GenerateEvent_CC1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Generate Capture/Compare 1 event. @rmtoll EGR CC1G LL_TIM_GenerateEvent_CC1.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04894">stm32l4xx_ll_tim.h:4894</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Output__Channel_html_ga1843ab1e344bdfdfdb0c7b82700c3f1f"><div class="ttname"><a href="group__TIM__LL__EF__Output__Channel.html#ga1843ab1e344bdfdfdb0c7b82700c3f1f">LL_TIM_OC_GetCompareCH2</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get compare value (TIMx_CCR2) set for output channel 2.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02650">stm32l4xx_ll_tim.h:2650</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Init_html_ga30baf8583d8b9bf9b33c798af312605a"><div class="ttname"><a href="group__TIM__LL__EF__Init.html#ga30baf8583d8b9bf9b33c798af312605a">LL_TIM_DeInit</a></div><div class="ttdeci">ErrorStatus LL_TIM_DeInit(TIM_TypeDef *TIMx)</div><div class="ttdoc">Set TIMx registers to their reset values.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8c_source.html#l00217">stm32l4xx_ll_tim.c:217</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Init_html_ga739d7d69f6b56ae38ecf88e5eddd67b2"><div class="ttname"><a href="group__TIM__LL__EF__Init.html#ga739d7d69f6b56ae38ecf88e5eddd67b2">LL_TIM_Init</a></div><div class="ttdeci">ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)</div><div class="ttdoc">Configure the TIMx time base unit.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8c_source.html#l00323">stm32l4xx_ll_tim.c:323</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Capture__Compare_html_gaa26a920ae28bff910ddde8a10d3f431f"><div class="ttname"><a href="group__TIM__LL__EF__Capture__Compare.html#gaa26a920ae28bff910ddde8a10d3f431f">LL_TIM_CC_SetDMAReqTrigger</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_CC_SetDMAReqTrigger(TIM_TypeDef *TIMx, uint32_t DMAReqTrigger)</div><div class="ttdoc">Set the trigger of the capture/compare DMA request. @rmtoll CR2 CCDS LL_TIM_CC_SetDMAReqTrigger.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01883">stm32l4xx_ll_tim.h:1883</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Output__Channel_html_ga6f6e0e27313224afbb74e9c341a61e10"><div class="ttname"><a href="group__TIM__LL__EF__Output__Channel.html#ga6f6e0e27313224afbb74e9c341a61e10">LL_TIM_OC_DisableFast</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Disable fast mode for the output channel. @rmtoll CCMR1 OC1FE LL_TIM_OC_DisableFast  CCMR1 OC2FE LL_T...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02317">stm32l4xx_ll_tim.h:2317</a></div></div>
<div class="ttc" id="agroup__TIM__LL__Private__Variables_html_ga7e2d0289c5fb47d94d8806698335de30"><div class="ttname"><a href="group__TIM__LL__Private__Variables.html#ga7e2d0289c5fb47d94d8806698335de30">SHIFT_TAB_OCxx</a></div><div class="ttdeci">static const uint8_t SHIFT_TAB_OCxx[]</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00059">stm32l4xx_ll_tim.h:59</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Time__Base_html_ga9c1cb0ec71af8eef765a97b6fbc5386e"><div class="ttname"><a href="group__TIM__LL__EF__Time__Base.html#ga9c1cb0ec71af8eef765a97b6fbc5386e">LL_TIM_SetOnePulseMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetOnePulseMode(TIM_TypeDef *TIMx, uint32_t OnePulseMode)</div><div class="ttdoc">Set one pulse mode (one shot v.s. repetitive). @rmtoll CR1 OPM LL_TIM_SetOnePulseMode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01545">stm32l4xx_ll_tim.h:1545</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Time__Base_html_ga3fbd129da8929563fe7de9a9b6e82105"><div class="ttname"><a href="group__TIM__LL__EF__Time__Base.html#ga3fbd129da8929563fe7de9a9b6e82105">LL_TIM_SetCounterMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode)</div><div class="ttdoc">Set the timer counter counting mode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01582">stm32l4xx_ll_tim.h:1582</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_ga3ed63f1131b7110db42bd2b9e72b5047"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#ga3ed63f1131b7110db42bd2b9e72b5047">LL_TIM_IsActiveFlag_CC4OVR</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4OVR(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether Capture/Compare 4 over-capture interrupt flag (CC4OF) is set (Capture/Compare 4 over...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04334">stm32l4xx_ll_tim.h:4334</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_gab3f60bfdd0a666aa19922d0037281eb3"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#gab3f60bfdd0a666aa19922d0037281eb3">LL_TIM_ClearFlag_CC2OVR</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_CC2OVR(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the Capture/Compare 2 over-capture interrupt flag (CC2OF). @rmtoll SR CC2OF LL_TIM_ClearFlag_CC...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04279">stm32l4xx_ll_tim.h:4279</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Timer__Synchronization_html_ga095a0fb0f2ef63f3875a196e95355e5f"><div class="ttname"><a href="group__TIM__LL__EF__Timer__Synchronization.html#ga095a0fb0f2ef63f3875a196e95355e5f">LL_TIM_SetTriggerOutput2</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetTriggerOutput2(TIM_TypeDef *TIMx, uint32_t ADCSynchronization)</div><div class="ttdoc">Set the trigger output 2 (TRGO2) used for ADC synchronization .</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03262">stm32l4xx_ll_tim.h:3262</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Time__Base_html_ga128c02be198e46b02bab3766fe62e11e"><div class="ttname"><a href="group__TIM__LL__EF__Time__Base.html#ga128c02be198e46b02bab3766fe62e11e">LL_TIM_GetOnePulseMode</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_GetOnePulseMode(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get actual one pulse mode. @rmtoll CR1 OPM LL_TIM_GetOnePulseMode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01558">stm32l4xx_ll_tim.h:1558</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Input__Channel_html_gac9aeb4f769623cabf8f38c119efd59a7"><div class="ttname"><a href="group__TIM__LL__EF__Input__Channel.html#gac9aeb4f769623cabf8f38c119efd59a7">LL_TIM_IC_SetPrescaler</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler)</div><div class="ttdoc">Set the prescaler of input channel. @rmtoll CCMR1 IC1PSC LL_TIM_IC_SetPrescaler  CCMR1 IC2PSC LL_TIM_...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02853">stm32l4xx_ll_tim.h:2853</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Input__Channel_html_ga983f5e8e6c96485af41143bb6f8074c8"><div class="ttname"><a href="group__TIM__LL__EF__Input__Channel.html#ga983f5e8e6c96485af41143bb6f8074c8">LL_TIM_IC_GetFilter</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IC_GetFilter(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Get the input filter duration. @rmtoll CCMR1 IC1F LL_TIM_IC_GetFilter  CCMR1 IC2F LL_TIM_IC_GetFilter...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02953">stm32l4xx_ll_tim.h:2953</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Break__Function_html_gafc14ecd018f11f33326c7d6377918349"><div class="ttname"><a href="group__TIM__LL__EF__Break__Function.html#gafc14ecd018f11f33326c7d6377918349">LL_TIM_EnableBRK</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableBRK(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable the break function.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03421">stm32l4xx_ll_tim.h:3421</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Output__Channel_html_ga5a9fb40dd264528737f8fca503411d42"><div class="ttname"><a href="group__TIM__LL__EF__Output__Channel.html#ga5a9fb40dd264528737f8fca503411d42">LL_TIM_OC_EnableFast</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Enable fast mode for the output channel.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02291">stm32l4xx_ll_tim.h:2291</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Break__Function_html_ga9134f0663c2ac624b6588098d3fd049f"><div class="ttname"><a href="group__TIM__LL__EF__Break__Function.html#ga9134f0663c2ac624b6588098d3fd049f">LL_TIM_DisableBreakInputSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableBreakInputSource(TIM_TypeDef *TIMx, uint32_t BreakInput, uint32_t Source)</div><div class="ttdoc">Disable the signals connected to the designated timer break input.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03688">stm32l4xx_ll_tim.h:3688</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Time__Base_html_gaec8baf9f116fd17592ec2e9c9d502668"><div class="ttname"><a href="group__TIM__LL__EF__Time__Base.html#gaec8baf9f116fd17592ec2e9c9d502668">LL_TIM_DisableCounter</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable timer counter. @rmtoll CR1 CEN LL_TIM_DisableCounter.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01453">stm32l4xx_ll_tim.h:1453</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_a7067d198dc12781d04b8f28b57ecc878"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#a7067d198dc12781d04b8f28b57ecc878">LL_TIM_ENCODER_InitTypeDef::IC2Filter</a></div><div class="ttdeci">uint32_t IC2Filter</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00400">stm32l4xx_ll_tim.h:400</a></div></div>
<div class="ttc" id="agroup__TIM__LL__Private__Variables_html_gac3b091b545521373e7c28e2da3122713"><div class="ttname"><a href="group__TIM__LL__Private__Variables.html#gac3b091b545521373e7c28e2da3122713">SHIFT_TAB_ICxx</a></div><div class="ttdeci">static const uint8_t SHIFT_TAB_ICxx[]</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00072">stm32l4xx_ll_tim.h:72</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__DMA__Management_html_gace0070f04eddddecf09d2cd83ce61dfd"><div class="ttname"><a href="group__TIM__LL__EF__DMA__Management.html#gace0070f04eddddecf09d2cd83ce61dfd">LL_TIM_IsEnabledDMAReq_UPDATE</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_UPDATE(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the update DMA request (UDE) is enabled. @rmtoll DIER UDE LL_TIM_IsEnabledDMAReq_UP...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04667">stm32l4xx_ll_tim.h:4667</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__IT__Management_html_ga654396ea8e783254fe9101c7eda6cea1"><div class="ttname"><a href="group__TIM__LL__EF__IT__Management.html#ga654396ea8e783254fe9101c7eda6cea1">LL_TIM_EnableIT_CC2</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableIT_CC2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable capture/compare 2 interrupt (CC2IE). @rmtoll DIER CC2IE LL_TIM_EnableIT_CC2.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04440">stm32l4xx_ll_tim.h:4440</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Capture__Compare_html_gaab2ad3429ca856e2735cabdccd1ffb30"><div class="ttname"><a href="group__TIM__LL__EF__Capture__Compare.html#gaab2ad3429ca856e2735cabdccd1ffb30">LL_TIM_CC_DisablePreload</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_CC_DisablePreload(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable the capture/compare control bits (CCxE, CCxNE and OCxM) preload.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01853">stm32l4xx_ll_tim.h:1853</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Timer__Synchronization_html_ga75d64f2f2ad952c25f46667548399e6f"><div class="ttname"><a href="group__TIM__LL__EF__Timer__Synchronization.html#ga75d64f2f2ad952c25f46667548399e6f">LL_TIM_SetETRSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetETRSource(TIM_TypeDef *TIMx, uint32_t ETRSource)</div><div class="ttdoc">Select the external trigger (ETR) input source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03400">stm32l4xx_ll_tim.h:3400</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Init_html_ga7d1b6043a0625d8ae4f0e2a95f8473e2"><div class="ttname"><a href="group__TIM__LL__EF__Init.html#ga7d1b6043a0625d8ae4f0e2a95f8473e2">LL_TIM_ENCODER_StructInit</a></div><div class="ttdeci">void LL_TIM_ENCODER_StructInit(LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct)</div><div class="ttdoc">Fills each TIM_EncoderInitStruct field with its default value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8c_source.html#l00491">stm32l4xx_ll_tim.c:491</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__DMA__Management_html_gaf31980df1500604e3e2f1633b6023eb2"><div class="ttname"><a href="group__TIM__LL__EF__DMA__Management.html#gaf31980df1500604e3e2f1633b6023eb2">LL_TIM_EnableDMAReq_CC3</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableDMAReq_CC3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable capture/compare 3 DMA request (CC3DE). @rmtoll DIER CC3DE LL_TIM_EnableDMAReq_CC3.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04744">stm32l4xx_ll_tim.h:4744</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__DMA__Management_html_gad1fef8f9ca4336bc89f83271ce57476d"><div class="ttname"><a href="group__TIM__LL__EF__DMA__Management.html#gad1fef8f9ca4336bc89f83271ce57476d">LL_TIM_EnableDMAReq_CC2</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableDMAReq_CC2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable capture/compare 2 DMA request (CC2DE). @rmtoll DIER CC2DE LL_TIM_EnableDMAReq_CC2.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04711">stm32l4xx_ll_tim.h:4711</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_af73de43e3434a674f177dc387140d72c"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#af73de43e3434a674f177dc387140d72c">LL_TIM_HALLSENSOR_InitTypeDef::IC1Polarity</a></div><div class="ttdeci">uint32_t IC1Polarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00413">stm32l4xx_ll_tim.h:413</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Clock__Selection_html_gaea510994f63bf53ffe280b266f70fffa"><div class="ttname"><a href="group__TIM__LL__EF__Clock__Selection.html#gaea510994f63bf53ffe280b266f70fffa">LL_TIM_DisableExternalClock</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableExternalClock(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable external clock mode 2.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03149">stm32l4xx_ll_tim.h:3149</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Output__Channel_html_gabb4040a3dc8c7c3a4f05ad0c7e0525c9"><div class="ttname"><a href="group__TIM__LL__EF__Output__Channel.html#gabb4040a3dc8c7c3a4f05ad0c7e0525c9">LL_TIM_OC_SetCompareCH6</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_SetCompareCH6(TIM_TypeDef *TIMx, uint32_t CompareValue)</div><div class="ttdoc">Set compare value for output channel 6 (TIMx_CCR6).</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02618">stm32l4xx_ll_tim.h:2618</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_ga2c7767832db13186071e1a4ccedcde38"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#ga2c7767832db13186071e1a4ccedcde38">LL_TIM_IsActiveFlag_BRK</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether break interrupt flag (BIF) is set (break interrupt is pending). @rmtoll SR BIF LL_TI...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04224">stm32l4xx_ll_tim.h:4224</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__EVENT__Management_html_gad8eaad4b9d0244f5ea99002fa303dbb2"><div class="ttname"><a href="group__TIM__LL__EF__EVENT__Management.html#gad8eaad4b9d0244f5ea99002fa303dbb2">LL_TIM_GenerateEvent_TRIG</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_GenerateEvent_TRIG(TIM_TypeDef *TIMx)</div><div class="ttdoc">Generate trigger event. @rmtoll EGR TG LL_TIM_GenerateEvent_TRIG.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04949">stm32l4xx_ll_tim.h:4949</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Output__Channel_html_ga093aa7d1ee69f26927ea6a7af8f069c0"><div class="ttname"><a href="group__TIM__LL__EF__Output__Channel.html#ga093aa7d1ee69f26927ea6a7af8f069c0">LL_TIM_OC_IsEnabledFast</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledFast(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Indicates whether fast mode is enabled for the output channel. @rmtoll CCMR1 OC1FE LL_TIM_OC_IsEnable...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02343">stm32l4xx_ll_tim.h:2343</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_abbed7319c7c744cde08b2469b47f6de0"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#abbed7319c7c744cde08b2469b47f6de0">LL_TIM_ENCODER_InitTypeDef::IC1Prescaler</a></div><div class="ttdeci">uint32_t IC1Prescaler</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00375">stm32l4xx_ll_tim.h:375</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_a5e5f6c946c5c37017a337a6d7ce25db3"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#a5e5f6c946c5c37017a337a6d7ce25db3">LL_TIM_ENCODER_InitTypeDef::IC1Polarity</a></div><div class="ttdeci">uint32_t IC1Polarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00365">stm32l4xx_ll_tim.h:365</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Time__Base_html_gab193c4bdaaae6a8240da69a2bfb88dc8"><div class="ttname"><a href="group__TIM__LL__EF__Time__Base.html#gab193c4bdaaae6a8240da69a2bfb88dc8">LL_TIM_SetClockDivision</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetClockDivision(TIM_TypeDef *TIMx, uint32_t ClockDivision)</div><div class="ttdoc">Set the division ratio between the timer clock and the sampling clock used by the dead-time generator...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01653">stm32l4xx_ll_tim.h:1653</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__IT__Management_html_ga466100b1f9021a78a0201c070fdd9329"><div class="ttname"><a href="group__TIM__LL__EF__IT__Management.html#ga466100b1f9021a78a0201c070fdd9329">LL_TIM_IsEnabledIT_TRIG</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_TRIG(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the trigger interrupt (TIE) is enabled. @rmtoll DIER TIE LL_TIM_IsEnabledIT_TRIG.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04594">stm32l4xx_ll_tim.h:4594</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Capture__Compare_html_gab86fdbcda859d181fc177c3af26a529c"><div class="ttname"><a href="group__TIM__LL__EF__Capture__Compare.html#gab86fdbcda859d181fc177c3af26a529c">LL_TIM_CC_IsEnabledChannel</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledChannel(TIM_TypeDef *TIMx, uint32_t Channels)</div><div class="ttdoc">Indicate whether channel(s) is(are) enabled. @rmtoll CCER CC1E LL_TIM_CC_IsEnabledChannel  CCER CC1NE...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02002">stm32l4xx_ll_tim.h:2002</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Time__Base_html_ga6abd4a32611fe317bbaaa0caba3de87c"><div class="ttname"><a href="group__TIM__LL__EF__Time__Base.html#ga6abd4a32611fe317bbaaa0caba3de87c">LL_TIM_DisableARRPreload</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable auto-reload (ARR) preload. @rmtoll CR1 ARPE LL_TIM_DisableARRPreload.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01624">stm32l4xx_ll_tim.h:1624</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__DMA__Management_html_ga35966ad10eafb2fd6c5431ee966f83b5"><div class="ttname"><a href="group__TIM__LL__EF__DMA__Management.html#ga35966ad10eafb2fd6c5431ee966f83b5">LL_TIM_EnableDMAReq_TRIG</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableDMAReq_TRIG(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable trigger interrupt (TDE). @rmtoll DIER TDE LL_TIM_EnableDMAReq_TRIG.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04843">stm32l4xx_ll_tim.h:4843</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_a6bc1a562aaea56a76afba9000ae8d183"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#a6bc1a562aaea56a76afba9000ae8d183">LL_TIM_BDTR_InitTypeDef::OSSIState</a></div><div class="ttdeci">uint32_t OSSIState</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00450">stm32l4xx_ll_tim.h:450</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Time__Base_html_ga479b30e126e7ce0b8fda8ee1b12da14c"><div class="ttname"><a href="group__TIM__LL__EF__Time__Base.html#ga479b30e126e7ce0b8fda8ee1b12da14c">LL_TIM_GetCounter</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_GetCounter(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get the counter value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01697">stm32l4xx_ll_tim.h:1697</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Output__Channel_html_ga09bbc48d24d198bdd8794c78b805f898"><div class="ttname"><a href="group__TIM__LL__EF__Output__Channel.html#ga09bbc48d24d198bdd8794c78b805f898">LL_TIM_OC_ConfigOutput</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_ConfigOutput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)</div><div class="ttdoc">Configure an output channel. @rmtoll CCMR1 CC1S LL_TIM_OC_ConfigOutput  CCMR1 CC2S LL_TIM_OC_ConfigOu...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02047">stm32l4xx_ll_tim.h:2047</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Input__Channel_html_ga8534da665afa00f64e29f1cbdb0e28a5"><div class="ttname"><a href="group__TIM__LL__EF__Input__Channel.html#ga8534da665afa00f64e29f1cbdb0e28a5">LL_TIM_IC_SetActiveInput</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiveInput)</div><div class="ttdoc">Set the active input. @rmtoll CCMR1 CC1S LL_TIM_IC_SetActiveInput  CCMR1 CC2S LL_TIM_IC_SetActiveInpu...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02803">stm32l4xx_ll_tim.h:2803</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Input__Channel_html_gabd12b3d6ac379be1223b0a3da98de507"><div class="ttname"><a href="group__TIM__LL__EF__Input__Channel.html#gabd12b3d6ac379be1223b0a3da98de507">LL_TIM_IC_SetPolarity</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity)</div><div class="ttdoc">Set the input channel polarity. @rmtoll CCER CC1P LL_TIM_IC_SetPolarity  CCER CC1NP LL_TIM_IC_SetPola...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02982">stm32l4xx_ll_tim.h:2982</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_ga3e4d70f958d7026e59229b52b70d200d"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#ga3e4d70f958d7026e59229b52b70d200d">LL_TIM_IsActiveFlag_CC5</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC5(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether Capture/Compare 5 interrupt flag (CC5F) is set (Capture/Compare 5 interrupt is pendi...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04136">stm32l4xx_ll_tim.h:4136</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_aacac1f8ce9b1665bb34fd1b8b2413718"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#aacac1f8ce9b1665bb34fd1b8b2413718">LL_TIM_IC_InitTypeDef::ICActiveInput</a></div><div class="ttdeci">uint32_t ICActiveInput</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00338">stm32l4xx_ll_tim.h:338</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Time__Base_html_ga399207d4afe0eab8c4cfd87ee152c6fd"><div class="ttname"><a href="group__TIM__LL__EF__Time__Base.html#ga399207d4afe0eab8c4cfd87ee152c6fd">LL_TIM_GetRepetitionCounter</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_GetRepetitionCounter(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get the repetition counter value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01794">stm32l4xx_ll_tim.h:1794</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Capture__Compare_html_gac014c43ca9b85f3e11624528f513c4bc"><div class="ttname"><a href="group__TIM__LL__EF__Capture__Compare.html#gac014c43ca9b85f3e11624528f513c4bc">LL_TIM_CC_SetLockLevel</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_CC_SetLockLevel(TIM_TypeDef *TIMx, uint32_t LockLevel)</div><div class="ttdoc">Set the lock level to freeze the configuration of several capture/compare parameters.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01915">stm32l4xx_ll_tim.h:1915</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__DMA__Management_html_ga20945406729c874cccd64564d78c31f4"><div class="ttname"><a href="group__TIM__LL__EF__DMA__Management.html#ga20945406729c874cccd64564d78c31f4">LL_TIM_IsEnabledDMAReq_CC1</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the capture/compare 1 DMA request (CC1DE) is enabled. @rmtoll DIER CC1DE LL_TIM_IsE...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04700">stm32l4xx_ll_tim.h:4700</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Init_html_ga4a85881d959274c056474ce4123da816"><div class="ttname"><a href="group__TIM__LL__EF__Init.html#ga4a85881d959274c056474ce4123da816">LL_TIM_IC_Init</a></div><div class="ttdeci">ErrorStatus LL_TIM_IC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_IC_InitTypeDef *TIM_IC_InitStruct)</div><div class="ttdoc">Configure the TIMx input channel.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8c_source.html#l00461">stm32l4xx_ll_tim.c:461</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Init_html_gade46ac027e3234ebf16cc4f33d81436c"><div class="ttname"><a href="group__TIM__LL__EF__Init.html#gade46ac027e3234ebf16cc4f33d81436c">LL_TIM_HALLSENSOR_Init</a></div><div class="ttdeci">ErrorStatus LL_TIM_HALLSENSOR_Init(TIM_TypeDef *TIMx, LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct)</div><div class="ttdoc">Configure the Hall sensor interface of the timer instance.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8c_source.html#l00604">stm32l4xx_ll_tim.c:604</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Time__Base_html_ga6c71e98613a68b50876e42ea6ea135f2"><div class="ttname"><a href="group__TIM__LL__EF__Time__Base.html#ga6c71e98613a68b50876e42ea6ea135f2">LL_TIM_EnableUpdateEvent</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableUpdateEvent(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable update event generation. @rmtoll CR1 UDIS LL_TIM_EnableUpdateEvent.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01475">stm32l4xx_ll_tim.h:1475</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_a582c990e5ad754aff387d95beea0cb6c"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#a582c990e5ad754aff387d95beea0cb6c">LL_TIM_HALLSENSOR_InitTypeDef::IC1Filter</a></div><div class="ttdeci">uint32_t IC1Filter</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00425">stm32l4xx_ll_tim.h:425</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Init_html_ga1eb5e7964ab9bce9c1fd9a05478dd869"><div class="ttname"><a href="group__TIM__LL__EF__Init.html#ga1eb5e7964ab9bce9c1fd9a05478dd869">LL_TIM_IC_StructInit</a></div><div class="ttdeci">void LL_TIM_IC_StructInit(LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)</div><div class="ttdoc">Set the fields of the TIMx input channel configuration data structure to their default values.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8c_source.html#l00439">stm32l4xx_ll_tim.c:439</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Timer__Synchronization_html_ga9c76610a0b99f9cd161304bbad4ed265"><div class="ttname"><a href="group__TIM__LL__EF__Timer__Synchronization.html#ga9c76610a0b99f9cd161304bbad4ed265">LL_TIM_SetTriggerInput</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput)</div><div class="ttdoc">Set the selects the trigger input to be used to synchronize the counter.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03303">stm32l4xx_ll_tim.h:3303</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_gafbea7cc79b148ccf528fc8245c5a6e80"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#gafbea7cc79b148ccf528fc8245c5a6e80">LL_TIM_ClearFlag_CC1</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the Capture/Compare 1 interrupt flag (CC1F). @rmtoll SR CC1IF LL_TIM_ClearFlag_CC1.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04037">stm32l4xx_ll_tim.h:4037</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__DMA__Management_html_ga6f0bb4314c77155fdece28e96fa48d08"><div class="ttname"><a href="group__TIM__LL__EF__DMA__Management.html#ga6f0bb4314c77155fdece28e96fa48d08">LL_TIM_EnableDMAReq_CC1</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableDMAReq_CC1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable capture/compare 1 DMA request (CC1DE). @rmtoll DIER CC1DE LL_TIM_EnableDMAReq_CC1.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04678">stm32l4xx_ll_tim.h:4678</a></div></div>
<div class="ttc" id="agroup__TIM__LL__Private__Variables_html_ga5908bef791db84721549bd7cbbaf273a"><div class="ttname"><a href="group__TIM__LL__Private__Variables.html#ga5908bef791db84721549bd7cbbaf273a">OFFSET_TAB_CCMRx</a></div><div class="ttdeci">static const uint8_t OFFSET_TAB_CCMRx[]</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00046">stm32l4xx_ll_tim.h:46</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_ga5a0c099dde457e05712427b90f6a7472"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#ga5a0c099dde457e05712427b90f6a7472">LL_TIM_ClearFlag_BRK2</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_BRK2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the break 2 interrupt flag (B2IF). @rmtoll SR B2IF LL_TIM_ClearFlag_BRK2.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04235">stm32l4xx_ll_tim.h:4235</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_structLL__TIM__BDTR__InitTypeDef"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#structLL__TIM__BDTR__InitTypeDef">LL_TIM_BDTR_InitTypeDef</a></div><div class="ttdoc">BDTR (Break and Dead Time) structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00441">stm32l4xx_ll_tim.h:441</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Timer__Synchronization_html_ga2a11b43a1c587bcde17bc9a43c81492b"><div class="ttname"><a href="group__TIM__LL__EF__Timer__Synchronization.html#ga2a11b43a1c587bcde17bc9a43c81492b">LL_TIM_ConfigETR</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ConfigETR(TIM_TypeDef *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescaler, uint32_t ETRFilter)</div><div class="ttdoc">Configure the external trigger (ETR) input.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03382">stm32l4xx_ll_tim.h:3382</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_gaa32d5ed279e42195a9e3744c0be28183"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#gaa32d5ed279e42195a9e3744c0be28183">LL_TIM_ClearFlag_CC4</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_CC4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the Capture/Compare 4 interrupt flag (CC4F). @rmtoll SR CC4IF LL_TIM_ClearFlag_CC4.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04103">stm32l4xx_ll_tim.h:4103</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Output__Channel_html_gaf37a447d19ec7d72a7511d9f22d4c572"><div class="ttname"><a href="group__TIM__LL__EF__Output__Channel.html#gaf37a447d19ec7d72a7511d9f22d4c572">LL_TIM_OC_GetCompareCH4</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get compare value (TIMx_CCR4) set for output channel 4.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02682">stm32l4xx_ll_tim.h:2682</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_a059ce0d24ceb542e2ab1115ec22647ac"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#a059ce0d24ceb542e2ab1115ec22647ac">LL_TIM_InitTypeDef::Prescaler</a></div><div class="ttdeci">uint16_t Prescaler</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00246">stm32l4xx_ll_tim.h:246</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Input__Channel_html_ga03b4334307b22cd4a4a3474136ffa4f9"><div class="ttname"><a href="group__TIM__LL__EF__Input__Channel.html#ga03b4334307b22cd4a4a3474136ffa4f9">LL_TIM_IC_GetPolarity</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Get the current input channel polarity. @rmtoll CCER CC1P LL_TIM_IC_GetPolarity  CCER CC1NP LL_TIM_IC...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03010">stm32l4xx_ll_tim.h:3010</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Time__Base_html_ga1a543b5d66cfdb9c5a80edbe3d50ebe2"><div class="ttname"><a href="group__TIM__LL__EF__Time__Base.html#ga1a543b5d66cfdb9c5a80edbe3d50ebe2">LL_TIM_SetCounter</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)</div><div class="ttdoc">Set the counter value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01684">stm32l4xx_ll_tim.h:1684</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_aa99c0671526c22c3f2f7c4b0608934e6"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#aa99c0671526c22c3f2f7c4b0608934e6">LL_TIM_ENCODER_InitTypeDef::EncoderMode</a></div><div class="ttdeci">uint32_t EncoderMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00360">stm32l4xx_ll_tim.h:360</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Output__Channel_html_ga38ac40271e5e39c95fcf7084e909f259"><div class="ttname"><a href="group__TIM__LL__EF__Output__Channel.html#ga38ac40271e5e39c95fcf7084e909f259">LL_TIM_OC_SetCompareCH1</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)</div><div class="ttdoc">Set compare value for output channel 1 (TIMx_CCR1).</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02539">stm32l4xx_ll_tim.h:2539</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__EVENT__Management_html_ga19b7282badf344389f585f31d3d1d8d7"><div class="ttname"><a href="group__TIM__LL__EF__EVENT__Management.html#ga19b7282badf344389f585f31d3d1d8d7">LL_TIM_GenerateEvent_BRK</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_GenerateEvent_BRK(TIM_TypeDef *TIMx)</div><div class="ttdoc">Generate break event. @rmtoll EGR BG LL_TIM_GenerateEvent_BRK.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04960">stm32l4xx_ll_tim.h:4960</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Timer__Inputs__Remapping_html_gaaad146eaa2994d6d84ba74c00291550a"><div class="ttname"><a href="group__TIM__LL__EF__Timer__Inputs__Remapping.html#gaaad146eaa2994d6d84ba74c00291550a">LL_TIM_SetRemap</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetRemap(TIM_TypeDef *TIMx, uint32_t Remap)</div><div class="ttdoc">Remap TIM inputs (input channel, internal/external triggers).</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03975">stm32l4xx_ll_tim.h:3975</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Break__Function_html_gae5ef92969d1a4602d218b50ba0b4c050"><div class="ttname"><a href="group__TIM__LL__EF__Break__Function.html#gae5ef92969d1a4602d218b50ba0b4c050">LL_TIM_DisableAutomaticOutput</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableAutomaticOutput(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable automatic output (MOE can be set only by software).</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03575">stm32l4xx_ll_tim.h:3575</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Break__Function_html_gae4a7fb930e5b32fc86c87ed113545858"><div class="ttname"><a href="group__TIM__LL__EF__Break__Function.html#gae4a7fb930e5b32fc86c87ed113545858">LL_TIM_DisableAllOutputs</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableAllOutputs(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable the outputs (reset the MOE bit in TIMx_BDTR register).</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03618">stm32l4xx_ll_tim.h:3618</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Capture__Compare_html_gac96ac4dab22f7ef4289c59c6e8e01953"><div class="ttname"><a href="group__TIM__LL__EF__Capture__Compare.html#gac96ac4dab22f7ef4289c59c6e8e01953">LL_TIM_CC_GetDMAReqTrigger</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_CC_GetDMAReqTrigger(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get actual trigger of the capture/compare DMA request. @rmtoll CR2 CCDS LL_TIM_CC_GetDMAReqTrigger.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01896">stm32l4xx_ll_tim.h:1896</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Init_html_ga3334de80c50af38696a15fd3cbdef3c0"><div class="ttname"><a href="group__TIM__LL__EF__Init.html#ga3334de80c50af38696a15fd3cbdef3c0">LL_TIM_OC_Init</a></div><div class="ttdeci">ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)</div><div class="ttdoc">Configure the TIMx output channel.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8c_source.html#l00402">stm32l4xx_ll_tim.c:402</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Output__Channel_html_gad069a0e5a314461188af6e95387533d3"><div class="ttname"><a href="group__TIM__LL__EF__Output__Channel.html#gad069a0e5a314461188af6e95387533d3">LL_TIM_OC_EnablePreload</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Enable compare register (TIMx_CCRx) preload for the output channel. @rmtoll CCMR1 OC1PE LL_TIM_OC_Ena...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02369">stm32l4xx_ll_tim.h:2369</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_ga3bc860e5a40a1ed16ec22e62be5c7a34"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#ga3bc860e5a40a1ed16ec22e62be5c7a34">LL_TIM_ClearFlag_COM</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_COM(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the commutation interrupt flag (COMIF). @rmtoll SR COMIF LL_TIM_ClearFlag_COM.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04169">stm32l4xx_ll_tim.h:4169</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Input__Channel_html_ga54875cb4a4f8818609ef2c2e2649363b"><div class="ttname"><a href="group__TIM__LL__EF__Input__Channel.html#ga54875cb4a4f8818609ef2c2e2649363b">LL_TIM_IC_GetCaptureCH1</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get captured value for input channel 1.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03067">stm32l4xx_ll_tim.h:3067</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Time__Base_html_gab598fef377dda255fa33ab0d2b5eb3b0"><div class="ttname"><a href="group__TIM__LL__EF__Time__Base.html#gab598fef377dda255fa33ab0d2b5eb3b0">LL_TIM_GetDirection</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_GetDirection(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get the current direction of the counter @rmtoll CR1 DIR LL_TIM_GetDirection.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01710">stm32l4xx_ll_tim.h:1710</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Output__Channel_html_ga917f983b80498e9917bc5a23a74bc487"><div class="ttname"><a href="group__TIM__LL__EF__Output__Channel.html#ga917f983b80498e9917bc5a23a74bc487">LL_TIM_OC_DisablePreload</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_DisablePreload(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Disable compare register (TIMx_CCRx) preload for the output channel. @rmtoll CCMR1 OC1PE LL_TIM_OC_Di...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02394">stm32l4xx_ll_tim.h:2394</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__IT__Management_html_gab5118661984f2b79fc8d3cc2e7f8fc99"><div class="ttname"><a href="group__TIM__LL__EF__IT__Management.html#gab5118661984f2b79fc8d3cc2e7f8fc99">LL_TIM_DisableIT_CC1</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableIT_CC1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable capture/compare 1 interrupt (CC1IE). @rmtoll DIER CC1IE LL_TIM_DisableIT_CC1.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04418">stm32l4xx_ll_tim.h:4418</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_ga3c1e296bf2bed7a6d3148eacd5a020e8"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#ga3c1e296bf2bed7a6d3148eacd5a020e8">LL_TIM_ClearFlag_CC3</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_CC3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the Capture/Compare 3 interrupt flag (CC3F). @rmtoll SR CC3IF LL_TIM_ClearFlag_CC3.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04081">stm32l4xx_ll_tim.h:4081</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_a16875311bce5a7519964316d54071562"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#a16875311bce5a7519964316d54071562">LL_TIM_ENCODER_InitTypeDef::IC2Polarity</a></div><div class="ttdeci">uint32_t IC2Polarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00385">stm32l4xx_ll_tim.h:385</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Output__Channel_html_ga234c6b2ed7029808d23813acffcada4e"><div class="ttname"><a href="group__TIM__LL__EF__Output__Channel.html#ga234c6b2ed7029808d23813acffcada4e">LL_TIM_OC_SetCompareCH3</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)</div><div class="ttdoc">Set compare value for output channel 3 (TIMx_CCR3).</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02573">stm32l4xx_ll_tim.h:2573</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__IT__Management_html_gacc5c0c96c7fbabec1106f21206740391"><div class="ttname"><a href="group__TIM__LL__EF__IT__Management.html#gacc5c0c96c7fbabec1106f21206740391">LL_TIM_DisableIT_UPDATE</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableIT_UPDATE(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable update interrupt (UIE). @rmtoll DIER UIE LL_TIM_DisableIT_UPDATE.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04385">stm32l4xx_ll_tim.h:4385</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_ga4ebc1354d4191a6851089da044c6d22e"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#ga4ebc1354d4191a6851089da044c6d22e">LL_TIM_ClearFlag_CC1OVR</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_CC1OVR(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the Capture/Compare 1 over-capture interrupt flag (CC1OF). @rmtoll SR CC1OF LL_TIM_ClearFlag_CC...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04257">stm32l4xx_ll_tim.h:4257</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Timer__Synchronization_html_gaa53411d505c32d8c7b747ed985e07921"><div class="ttname"><a href="group__TIM__LL__EF__Timer__Synchronization.html#gaa53411d505c32d8c7b747ed985e07921">LL_TIM_EnableMasterSlaveMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableMasterSlaveMode(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable the Master/Slave mode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03316">stm32l4xx_ll_tim.h:3316</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_ga2fe99302b2a1fa57beeda98723720eb1"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#ga2fe99302b2a1fa57beeda98723720eb1">LL_TIM_ClearFlag_BRK</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_BRK(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the break interrupt flag (BIF). @rmtoll SR BIF LL_TIM_ClearFlag_BRK.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04213">stm32l4xx_ll_tim.h:4213</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Output__Channel_html_ga1ec65171d31584f23491a20993c5f0df"><div class="ttname"><a href="group__TIM__LL__EF__Output__Channel.html#ga1ec65171d31584f23491a20993c5f0df">LL_TIM_OC_GetMode</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_GetMode(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Get the output compare mode of an output channel. @rmtoll CCMR1 OC1M LL_TIM_OC_GetMode  CCMR1 OC2M LL...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02131">stm32l4xx_ll_tim.h:2131</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__IT__Management_html_ga5203425b9edbab60c11d2660cc0b4f66"><div class="ttname"><a href="group__TIM__LL__EF__IT__Management.html#ga5203425b9edbab60c11d2660cc0b4f66">LL_TIM_IsEnabledIT_CC2</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the capture/compare 2 interrupt (CC2IE) is enabled. @rmtoll DIER CC2IE LL_TIM_IsEna...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04462">stm32l4xx_ll_tim.h:4462</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Output__Channel_html_gafaeaf4a9e39fd674320a6d89c90961b7"><div class="ttname"><a href="group__TIM__LL__EF__Output__Channel.html#gafaeaf4a9e39fd674320a6d89c90961b7">LL_TIM_OC_GetCompareCH6</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH6(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get compare value (TIMx_CCR6) set for output channel 6.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02708">stm32l4xx_ll_tim.h:2708</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_ga0d9fec86fdfe791e57217b2784bea143"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#ga0d9fec86fdfe791e57217b2784bea143">LL_TIM_IsActiveFlag_CC1</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether Capture/Compare 1 interrupt flag (CC1F) is set (Capture/Compare 1 interrupt is pendi...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04048">stm32l4xx_ll_tim.h:4048</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__IT__Management_html_gad14442323be48d03c0a5efd39fffb40a"><div class="ttname"><a href="group__TIM__LL__EF__IT__Management.html#gad14442323be48d03c0a5efd39fffb40a">LL_TIM_EnableIT_CC4</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableIT_CC4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable capture/compare 4 interrupt (CC4IE). @rmtoll DIER CC4IE LL_TIM_EnableIT_CC4.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04506">stm32l4xx_ll_tim.h:4506</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__DMA__Management_html_gac41406b7c2feb3e4c589019ac3bc575f"><div class="ttname"><a href="group__TIM__LL__EF__DMA__Management.html#gac41406b7c2feb3e4c589019ac3bc575f">LL_TIM_IsEnabledDMAReq_COM</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_COM(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the commutation DMA request (COMDE) is enabled. @rmtoll DIER COMDE LL_TIM_IsEnabled...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04832">stm32l4xx_ll_tim.h:4832</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_af2c0772baa615746d99fa92a7614be46"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#af2c0772baa615746d99fa92a7614be46">LL_TIM_OC_InitTypeDef::OCNPolarity</a></div><div class="ttdeci">uint32_t OCNPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00309">stm32l4xx_ll_tim.h:309</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Break__Function_html_ga726d78fb5df3811fe85f412161b0c46a"><div class="ttname"><a href="group__TIM__LL__EF__Break__Function.html#ga726d78fb5df3811fe85f412161b0c46a">LL_TIM_SetBreakInputSourcePolarity</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetBreakInputSourcePolarity(TIM_TypeDef *TIMx, uint32_t BreakInput, uint32_t Source, uint32_t Polarity)</div><div class="ttdoc">Set the polarity of the break signal for the timer break input.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03717">stm32l4xx_ll_tim.h:3717</a></div></div>
<div class="ttc" id="agroup__TIM__LL__Private__Variables_html_ga673c4772f1351a17f994f7e641bcabbd"><div class="ttname"><a href="group__TIM__LL__Private__Variables.html#ga673c4772f1351a17f994f7e641bcabbd">SHIFT_TAB_CCxP</a></div><div class="ttdeci">static const uint8_t SHIFT_TAB_CCxP[]</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00085">stm32l4xx_ll_tim.h:85</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__DMA__Management_html_ga337cf77581130e42bcff3dcae4d092f6"><div class="ttname"><a href="group__TIM__LL__EF__DMA__Management.html#ga337cf77581130e42bcff3dcae4d092f6">LL_TIM_IsEnabledDMAReq_CC2</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the capture/compare 2 DMA request (CC2DE) is enabled. @rmtoll DIER CC2DE LL_TIM_IsE...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04733">stm32l4xx_ll_tim.h:4733</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_a4a331053c87210f5d41dae86f8946226"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#a4a331053c87210f5d41dae86f8946226">LL_TIM_InitTypeDef::RepetitionCounter</a></div><div class="ttdeci">uint8_t RepetitionCounter</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00268">stm32l4xx_ll_tim.h:268</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Capture__Compare_html_gaf02677bd1c96fa4586fd3ade315fec06"><div class="ttname"><a href="group__TIM__LL__EF__Capture__Compare.html#gaf02677bd1c96fa4586fd3ade315fec06">LL_TIM_CC_EnableChannel</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)</div><div class="ttdoc">Enable capture/compare channels. @rmtoll CCER CC1E LL_TIM_CC_EnableChannel  CCER CC1NE LL_TIM_CC_Enab...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01944">stm32l4xx_ll_tim.h:1944</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Init_html_ga4df132dbd6fb4e36a4078d57d0148b39"><div class="ttname"><a href="group__TIM__LL__EF__Init.html#ga4df132dbd6fb4e36a4078d57d0148b39">LL_TIM_HALLSENSOR_StructInit</a></div><div class="ttdeci">void LL_TIM_HALLSENSOR_StructInit(LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct)</div><div class="ttdoc">Set the fields of the TIMx Hall sensor interface configuration data structure to their default values...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8c_source.html#l00575">stm32l4xx_ll_tim.c:575</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_structLL__TIM__IC__InitTypeDef"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#structLL__TIM__IC__InitTypeDef">LL_TIM_IC_InitTypeDef</a></div><div class="ttdoc">TIM Input Capture configuration structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00330">stm32l4xx_ll_tim.h:330</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Clock__Selection_html_ga1bf8624f69647c54afbbe8ff1d62abce"><div class="ttname"><a href="group__TIM__LL__EF__Clock__Selection.html#ga1bf8624f69647c54afbbe8ff1d62abce">LL_TIM_SetClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)</div><div class="ttdoc">Set the clock source of the counter clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03186">stm32l4xx_ll_tim.h:3186</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_a29c3f4d2317d989e9544242c22169169"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#a29c3f4d2317d989e9544242c22169169">LL_TIM_BDTR_InitTypeDef::LockLevel</a></div><div class="ttdeci">uint32_t LockLevel</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00457">stm32l4xx_ll_tim.h:457</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Init_html_ga347dbb2c16b82ef70dd9c48497e2b298"><div class="ttname"><a href="group__TIM__LL__EF__Init.html#ga347dbb2c16b82ef70dd9c48497e2b298">LL_TIM_BDTR_Init</a></div><div class="ttdeci">ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)</div><div class="ttdoc">Configure the Break and Dead Time feature of the timer instance.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8c_source.html#l00714">stm32l4xx_ll_tim.c:714</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__IT__Management_html_ga2aed9e380dc71797d6f71689670d43eb"><div class="ttname"><a href="group__TIM__LL__EF__IT__Management.html#ga2aed9e380dc71797d6f71689670d43eb">LL_TIM_IsEnabledIT_COM</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_COM(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the commutation interrupt (COMIE) is enabled. @rmtoll DIER COMIE LL_TIM_IsEnabledIT...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04561">stm32l4xx_ll_tim.h:4561</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Break__Function_html_gab27f8a8ee209d7abab85d8dd6b264f48"><div class="ttname"><a href="group__TIM__LL__EF__Break__Function.html#gab27f8a8ee209d7abab85d8dd6b264f48">LL_TIM_DisableBRK2</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableBRK2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable the break 2 function.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03495">stm32l4xx_ll_tim.h:3495</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Timer__Synchronization_html_ga0ded39e7c38384f3ffea961990691b78"><div class="ttname"><a href="group__TIM__LL__EF__Timer__Synchronization.html#ga0ded39e7c38384f3ffea961990691b78">LL_TIM_SetSlaveMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetSlaveMode(TIM_TypeDef *TIMx, uint32_t SlaveMode)</div><div class="ttdoc">Set the synchronization mode of a slave timer.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03281">stm32l4xx_ll_tim.h:3281</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Time__Base_html_gab613e684fb8804f466482bf5988737bd"><div class="ttname"><a href="group__TIM__LL__EF__Time__Base.html#gab613e684fb8804f466482bf5988737bd">LL_TIM_IsEnabledUpdateEvent</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledUpdateEvent(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether update event generation is enabled. @rmtoll CR1 UDIS LL_TIM_IsEnabledUpdateEvent.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01497">stm32l4xx_ll_tim.h:1497</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_a84afa9723241db9677667b1ffcdfba40"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#a84afa9723241db9677667b1ffcdfba40">LL_TIM_IC_InitTypeDef::ICFilter</a></div><div class="ttdeci">uint32_t ICFilter</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00348">stm32l4xx_ll_tim.h:348</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_structLL__TIM__ENCODER__InitTypeDef"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#structLL__TIM__ENCODER__InitTypeDef">LL_TIM_ENCODER_InitTypeDef</a></div><div class="ttdoc">TIM Encoder interface configuration structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00358">stm32l4xx_ll_tim.h:358</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_a0a73d3b306d12cb690218c3c1b28a8e6"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#a0a73d3b306d12cb690218c3c1b28a8e6">LL_TIM_BDTR_InitTypeDef::BreakState</a></div><div class="ttdeci">uint16_t BreakState</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00471">stm32l4xx_ll_tim.h:471</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_a6d27406d1ac28a09c33287c9d3119f20"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#a6d27406d1ac28a09c33287c9d3119f20">LL_TIM_BDTR_InitTypeDef::OSSRState</a></div><div class="ttdeci">uint32_t OSSRState</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00443">stm32l4xx_ll_tim.h:443</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Output__Channel_html_ga55897c5f4540e7d2d24e4ce776201ff3"><div class="ttname"><a href="group__TIM__LL__EF__Output__Channel.html#ga55897c5f4540e7d2d24e4ce776201ff3">LL_TIM_OC_EnableClear</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_EnableClear(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Enable clearing the output channel on an external event.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02448">stm32l4xx_ll_tim.h:2448</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__DMA__Management_html_ga5e2458ea6e472c6cf99dab9d5ef55190"><div class="ttname"><a href="group__TIM__LL__EF__DMA__Management.html#ga5e2458ea6e472c6cf99dab9d5ef55190">LL_TIM_DisableDMAReq_CC2</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableDMAReq_CC2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable capture/compare 2 DMA request (CC2DE). @rmtoll DIER CC2DE LL_TIM_DisableDMAReq_CC2.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04722">stm32l4xx_ll_tim.h:4722</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Break__Function_html_ga47333eb4b1d3edec53b5131d1b787daa"><div class="ttname"><a href="group__TIM__LL__EF__Break__Function.html#ga47333eb4b1d3edec53b5131d1b787daa">LL_TIM_ConfigBRK</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ConfigBRK(TIM_TypeDef *TIMx, uint32_t BreakPolarity, uint32_t BreakFilter)</div><div class="ttdoc">Configure the break input.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03468">stm32l4xx_ll_tim.h:3468</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Input__Channel_html_gaa18b3156ce854649a1e5d83b0c64e349"><div class="ttname"><a href="group__TIM__LL__EF__Input__Channel.html#gaa18b3156ce854649a1e5d83b0c64e349">LL_TIM_IC_GetPrescaler</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IC_GetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Get the current prescaler value acting on an input channel. @rmtoll CCMR1 IC1PSC LL_TIM_IC_GetPrescal...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02878">stm32l4xx_ll_tim.h:2878</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Input__Channel_html_gae28c684abaa9062ac0401e50f062e15e"><div class="ttname"><a href="group__TIM__LL__EF__Input__Channel.html#gae28c684abaa9062ac0401e50f062e15e">LL_TIM_IC_GetActiveInput</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IC_GetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Get the current active input. @rmtoll CCMR1 CC1S LL_TIM_IC_GetActiveInput  CCMR1 CC2S LL_TIM_IC_GetAc...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02827">stm32l4xx_ll_tim.h:2827</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Capture__Compare_html_ga48863beb14ff308c0c6a389d35a51d28"><div class="ttname"><a href="group__TIM__LL__EF__Capture__Compare.html#ga48863beb14ff308c0c6a389d35a51d28">LL_TIM_CC_DisableChannel</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)</div><div class="ttdoc">Disable capture/compare channels. @rmtoll CCER CC1E LL_TIM_CC_DisableChannel  CCER CC1NE LL_TIM_CC_Di...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01973">stm32l4xx_ll_tim.h:1973</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Input__Channel_html_ga1621f837bbf32c9bd8d84f7989220d1f"><div class="ttname"><a href="group__TIM__LL__EF__Input__Channel.html#ga1621f837bbf32c9bd8d84f7989220d1f">LL_TIM_IC_SetFilter</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)</div><div class="ttdoc">Set the input filter duration. @rmtoll CCMR1 IC1F LL_TIM_IC_SetFilter  CCMR1 IC2F LL_TIM_IC_SetFilter...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02916">stm32l4xx_ll_tim.h:2916</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_a55e595b05750ea3ebc0904c48ebd565c"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#a55e595b05750ea3ebc0904c48ebd565c">LL_TIM_IC_InitTypeDef::ICPolarity</a></div><div class="ttdeci">uint32_t ICPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00333">stm32l4xx_ll_tim.h:333</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__EVENT__Management_html_gac1de98f4b35ff90257ce0943308554e1"><div class="ttname"><a href="group__TIM__LL__EF__EVENT__Management.html#gac1de98f4b35ff90257ce0943308554e1">LL_TIM_GenerateEvent_BRK2</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_GenerateEvent_BRK2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Generate break 2 event. @rmtoll EGR B2G LL_TIM_GenerateEvent_BRK2.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04971">stm32l4xx_ll_tim.h:4971</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Output__Channel_html_gaf895bc94c33e3d78503903ef4a1cdc66"><div class="ttname"><a href="group__TIM__LL__EF__Output__Channel.html#gaf895bc94c33e3d78503903ef4a1cdc66">LL_TIM_OC_SetIdleState</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_SetIdleState(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t IdleState)</div><div class="ttdoc">Set the IDLE state of an output channel.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02234">stm32l4xx_ll_tim.h:2234</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Break__Function_html_ga340f224793c82029b130b728d032bde4"><div class="ttname"><a href="group__TIM__LL__EF__Break__Function.html#ga340f224793c82029b130b728d032bde4">LL_TIM_IsEnabledAllOutputs</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledAllOutputs(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether outputs are enabled.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03631">stm32l4xx_ll_tim.h:3631</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Clock__Selection_html_gabb45b9b91f38df3b9161ce1ca882bcea"><div class="ttname"><a href="group__TIM__LL__EF__Clock__Selection.html#gabb45b9b91f38df3b9161ce1ca882bcea">LL_TIM_EnableExternalClock</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableExternalClock(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable external clock mode 2.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03136">stm32l4xx_ll_tim.h:3136</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Time__Base_html_gad3bde578d40dc4e4ebddb43f8b48566c"><div class="ttname"><a href="group__TIM__LL__EF__Time__Base.html#gad3bde578d40dc4e4ebddb43f8b48566c">LL_TIM_DisableUIFRemap</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableUIFRemap(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable update interrupt flag (UIF) remapping. @rmtoll CR1 UIFREMAP LL_TIM_DisableUIFRemap.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01817">stm32l4xx_ll_tim.h:1817</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Clock__Selection_html_gabed99bf02aacd60bbf3ef224da59d7ad"><div class="ttname"><a href="group__TIM__LL__EF__Clock__Selection.html#gabed99bf02aacd60bbf3ef224da59d7ad">LL_TIM_IsEnabledExternalClock</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledExternalClock(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether external clock mode 2 is enabled.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03162">stm32l4xx_ll_tim.h:3162</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_aaeeae89c4b091d2419cfb6a34549685b"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#aaeeae89c4b091d2419cfb6a34549685b">LL_TIM_InitTypeDef::Autoreload</a></div><div class="ttdeci">uint32_t Autoreload</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00256">stm32l4xx_ll_tim.h:256</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_a2de9120f0605c07cadc75dcab79ef1bc"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#a2de9120f0605c07cadc75dcab79ef1bc">LL_TIM_BDTR_InitTypeDef::Break2State</a></div><div class="ttdeci">uint32_t Break2State</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00492">stm32l4xx_ll_tim.h:492</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Time__Base_html_gab2dc8faeb02ea4b0c454d08de47e6d7d"><div class="ttname"><a href="group__TIM__LL__EF__Time__Base.html#gab2dc8faeb02ea4b0c454d08de47e6d7d">LL_TIM_GetCounterMode</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_GetCounterMode(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get actual counter mode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01602">stm32l4xx_ll_tim.h:1602</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__DMA__Management_html_ga47df3f03efd3ec10aad998ebf524503c"><div class="ttname"><a href="group__TIM__LL__EF__DMA__Management.html#ga47df3f03efd3ec10aad998ebf524503c">LL_TIM_EnableDMAReq_CC4</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableDMAReq_CC4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable capture/compare 4 DMA request (CC4DE). @rmtoll DIER CC4DE LL_TIM_EnableDMAReq_CC4.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04777">stm32l4xx_ll_tim.h:4777</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__IT__Management_html_gac332c72a1f42e67832554cff7778116c"><div class="ttname"><a href="group__TIM__LL__EF__IT__Management.html#gac332c72a1f42e67832554cff7778116c">LL_TIM_DisableIT_CC2</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableIT_CC2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable capture/compare 2 interrupt (CC2IE). @rmtoll DIER CC2IE LL_TIM_DisableIT_CC2.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04451">stm32l4xx_ll_tim.h:4451</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__DMA__Management_html_ga6bc0fac00ffedef7d3148e873a33cc17"><div class="ttname"><a href="group__TIM__LL__EF__DMA__Management.html#ga6bc0fac00ffedef7d3148e873a33cc17">LL_TIM_DisableDMAReq_COM</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableDMAReq_COM(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable commutation DMA request (COMDE). @rmtoll DIER COMDE LL_TIM_DisableDMAReq_COM.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04821">stm32l4xx_ll_tim.h:4821</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_gaa5a0ba30113cad24eba5dd6cb1c03094"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#gaa5a0ba30113cad24eba5dd6cb1c03094">LL_TIM_ClearFlag_CC3OVR</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_CC3OVR(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the Capture/Compare 3 over-capture interrupt flag (CC3OF). @rmtoll SR CC3OF LL_TIM_ClearFlag_CC...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04301">stm32l4xx_ll_tim.h:4301</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__IT__Management_html_gac6be8d0e9c064205969dcace918265d8"><div class="ttname"><a href="group__TIM__LL__EF__IT__Management.html#gac6be8d0e9c064205969dcace918265d8">LL_TIM_DisableIT_TRIG</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableIT_TRIG(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable trigger interrupt (TIE). @rmtoll DIER TIE LL_TIM_DisableIT_TRIG.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04583">stm32l4xx_ll_tim.h:4583</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Timer__Synchronization_html_gac68449735f5336d5b3c36d7981088662"><div class="ttname"><a href="group__TIM__LL__EF__Timer__Synchronization.html#gac68449735f5336d5b3c36d7981088662">LL_TIM_IsEnabledMasterSlaveMode</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledMasterSlaveMode(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the Master/Slave mode is enabled.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03342">stm32l4xx_ll_tim.h:3342</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Input__Channel_html_ga826a636ef1b1b1666e5d08271fbb0b83"><div class="ttname"><a href="group__TIM__LL__EF__Input__Channel.html#ga826a636ef1b1b1666e5d08271fbb0b83">LL_TIM_IC_GetCaptureCH4</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get captured value for input channel 4.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03115">stm32l4xx_ll_tim.h:3115</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_ad84d6e02354d44aaebb0dfe8bca97192"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#ad84d6e02354d44aaebb0dfe8bca97192">LL_TIM_OC_InitTypeDef::OCIdleState</a></div><div class="ttdeci">uint32_t OCIdleState</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00315">stm32l4xx_ll_tim.h:315</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Init_html_ga3228da48b7222539063a7f585e759bfb"><div class="ttname"><a href="group__TIM__LL__EF__Init.html#ga3228da48b7222539063a7f585e759bfb">LL_TIM_ENCODER_Init</a></div><div class="ttdeci">ErrorStatus LL_TIM_ENCODER_Init(TIM_TypeDef *TIMx, LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct)</div><div class="ttdoc">Configure the encoder interface of the timer instance.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8c_source.html#l00513">stm32l4xx_ll_tim.c:513</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_a90c3ee9ec1714af3cd5bd75cfc6c3043"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#a90c3ee9ec1714af3cd5bd75cfc6c3043">LL_TIM_ENCODER_InitTypeDef::IC1Filter</a></div><div class="ttdeci">uint32_t IC1Filter</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00380">stm32l4xx_ll_tim.h:380</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Clock__Selection_html_gaf7e0a7e36fc7442ac653d827709f2792"><div class="ttname"><a href="group__TIM__LL__EF__Clock__Selection.html#gaf7e0a7e36fc7442ac653d827709f2792">LL_TIM_SetEncoderMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode)</div><div class="ttdoc">Set the encoder interface mode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03203">stm32l4xx_ll_tim.h:3203</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Input__Channel_html_gadb89167d0cb4d7b66e610fa5babe8f76"><div class="ttname"><a href="group__TIM__LL__EF__Input__Channel.html#gadb89167d0cb4d7b66e610fa5babe8f76">LL_TIM_IC_EnableXORCombination</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_IC_EnableXORCombination(TIM_TypeDef *TIMx)</div><div class="ttdoc">Connect the TIMx_CH1, CH2 and CH3 pins to the TI1 input (XOR combination).</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03025">stm32l4xx_ll_tim.h:3025</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__OCREF__Clear_html_gae1fda29e253ca9c6e1ec3f4a28d78e80"><div class="ttname"><a href="group__TIM__LL__EF__OCREF__Clear.html#gae1fda29e253ca9c6e1ec3f4a28d78e80">LL_TIM_SetOCRefClearInputSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetOCRefClearInputSource(TIM_TypeDef *TIMx, uint32_t OCRefClearInputSource)</div><div class="ttdoc">Set the OCREF clear input source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03998">stm32l4xx_ll_tim.h:3998</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__EVENT__Management_html_ga845dbd1a8e4cdc40f6a4df5c3703b02f"><div class="ttname"><a href="group__TIM__LL__EF__EVENT__Management.html#ga845dbd1a8e4cdc40f6a4df5c3703b02f">LL_TIM_GenerateEvent_CC3</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_GenerateEvent_CC3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Generate Capture/Compare 3 event. @rmtoll EGR CC3G LL_TIM_GenerateEvent_CC3.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04916">stm32l4xx_ll_tim.h:4916</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Output__Channel_html_gabdc3f36ed265eb5266f8fe7d0a3f4719"><div class="ttname"><a href="group__TIM__LL__EF__Output__Channel.html#gabdc3f36ed265eb5266f8fe7d0a3f4719">LL_TIM_OC_GetIdleState</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_GetIdleState(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Get the IDLE state of an output channel @rmtoll CR2 OIS1 LL_TIM_OC_GetIdleState  CR2 OIS2N LL_TIM_OC_...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02266">stm32l4xx_ll_tim.h:2266</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__DMA__Burst__Mode_html_ga5fc6b04cc18efd0eb9f68ab7994f87c4"><div class="ttname"><a href="group__TIM__LL__EF__DMA__Burst__Mode.html#ga5fc6b04cc18efd0eb9f68ab7994f87c4">LL_TIM_ConfigDMABurst</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ConfigDMABurst(TIM_TypeDef *TIMx, uint32_t DMABurstBaseAddress, uint32_t DMABurstLength)</div><div class="ttdoc">Configures the timer DMA burst feature.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03783">stm32l4xx_ll_tim.h:3783</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_ga3de62dc5832418a9213bbe48ea84f6cc"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#ga3de62dc5832418a9213bbe48ea84f6cc">LL_TIM_IsActiveFlag_CC4</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether Capture/Compare 4 interrupt flag (CC4F) is set (Capture/Compare 4 interrupt is pendi...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04114">stm32l4xx_ll_tim.h:4114</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__DMA__Management_html_ga1ce120b95cfac625e8cb9523b538b940"><div class="ttname"><a href="group__TIM__LL__EF__DMA__Management.html#ga1ce120b95cfac625e8cb9523b538b940">LL_TIM_IsEnabledDMAReq_TRIG</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_TRIG(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the trigger interrupt (TDE) is enabled. @rmtoll DIER TDE LL_TIM_IsEnabledDMAReq_TRI...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04865">stm32l4xx_ll_tim.h:4865</a></div></div>
<div class="ttc" id="agroup__RTCEx__Exported__Functions__Group2_html_gaf0bea6a9989d50f8ffa9b2afc911fc4b"><div class="ttname"><a href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a></div><div class="ttdeci">MODIFY_REG(hrtc-&gt;Instance-&gt;CR, RTC_CR_WUCKSEL,(uint32_t) WakeUpClock)</div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Time__Base_html_gae8481a1bb753c169a3bfcbcce729f57d"><div class="ttname"><a href="group__TIM__LL__EF__Time__Base.html#gae8481a1bb753c169a3bfcbcce729f57d">LL_TIM_GetClockDivision</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_GetClockDivision(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get the actual division ratio between the timer clock and the sampling clock used by the dead-time ge...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01670">stm32l4xx_ll_tim.h:1670</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Time__Base_html_ga11f54a5d8694d9d42ce4dcdfe5af2ad5"><div class="ttname"><a href="group__TIM__LL__EF__Time__Base.html#ga11f54a5d8694d9d42ce4dcdfe5af2ad5">LL_TIM_DisableUpdateEvent</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableUpdateEvent(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable update event generation. @rmtoll CR1 UDIS LL_TIM_DisableUpdateEvent.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01486">stm32l4xx_ll_tim.h:1486</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_gad3df531f853a021146458232f6622bff"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#gad3df531f853a021146458232f6622bff">LL_TIM_IsActiveFlag_CC1OVR</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1OVR(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether Capture/Compare 1 over-capture interrupt flag (CC1OF) is set (Capture/Compare 1 inte...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04268">stm32l4xx_ll_tim.h:4268</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Time__Base_html_ga8a604a4e89720f96044786c7336b9320"><div class="ttname"><a href="group__TIM__LL__EF__Time__Base.html#ga8a604a4e89720f96044786c7336b9320">LL_TIM_SetAutoReload</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)</div><div class="ttdoc">Set the auto-reload value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01753">stm32l4xx_ll_tim.h:1753</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_ga93f6d029eedb1e4a20b6a02aa209021a"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#ga93f6d029eedb1e4a20b6a02aa209021a">LL_TIM_IsActiveFlag_COM</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_COM(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether commutation interrupt flag (COMIF) is set (commutation interrupt is pending)....</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04180">stm32l4xx_ll_tim.h:4180</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__IT__Management_html_ga823c032ca798f121458d03e7cea8c294"><div class="ttname"><a href="group__TIM__LL__EF__IT__Management.html#ga823c032ca798f121458d03e7cea8c294">LL_TIM_EnableIT_TRIG</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableIT_TRIG(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable trigger interrupt (TIE). @rmtoll DIER TIE LL_TIM_EnableIT_TRIG.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04572">stm32l4xx_ll_tim.h:4572</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_ad72d06bfcc7e13b008df47b777bff706"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#ad72d06bfcc7e13b008df47b777bff706">LL_TIM_OC_InitTypeDef::CompareValue</a></div><div class="ttdeci">uint32_t CompareValue</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00299">stm32l4xx_ll_tim.h:299</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Input__Channel_html_gad83969548044531e6e31e1eb6a25c61c"><div class="ttname"><a href="group__TIM__LL__EF__Input__Channel.html#gad83969548044531e6e31e1eb6a25c61c">LL_TIM_IC_GetCaptureCH3</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get captured value for input channel 3.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03099">stm32l4xx_ll_tim.h:3099</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__IT__Management_html_gac451efd6d8aaafd0fb595b2170089aa3"><div class="ttname"><a href="group__TIM__LL__EF__IT__Management.html#gac451efd6d8aaafd0fb595b2170089aa3">LL_TIM_IsEnabledIT_CC3</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the capture/compare 3 interrupt (CC3IE) is enabled. @rmtoll DIER CC3IE LL_TIM_IsEna...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04495">stm32l4xx_ll_tim.h:4495</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Break__Function_html_gaefa691e2a286cf10d20c2abc63c0dcd7"><div class="ttname"><a href="group__TIM__LL__EF__Break__Function.html#gaefa691e2a286cf10d20c2abc63c0dcd7">LL_TIM_EnableBRK2</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableBRK2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable the break 2 function.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03482">stm32l4xx_ll_tim.h:3482</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__IT__Management_html_ga3efef31d179bf56344501907b908672c"><div class="ttname"><a href="group__TIM__LL__EF__IT__Management.html#ga3efef31d179bf56344501907b908672c">LL_TIM_EnableIT_CC1</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableIT_CC1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable capture/compare 1 interrupt (CC1IE). @rmtoll DIER CC1IE LL_TIM_EnableIT_CC1.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04407">stm32l4xx_ll_tim.h:4407</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_add7c44dfed7382f4a36f0b205a95a79d"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#add7c44dfed7382f4a36f0b205a95a79d">LL_TIM_BDTR_InitTypeDef::AutomaticOutput</a></div><div class="ttdeci">uint32_t AutomaticOutput</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00513">stm32l4xx_ll_tim.h:513</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Output__Channel_html_ga89f5c6274acd6a875f7641e8c3aee589"><div class="ttname"><a href="group__TIM__LL__EF__Output__Channel.html#ga89f5c6274acd6a875f7641e8c3aee589">LL_TIM_OC_IsEnabledPreload</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledPreload(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Indicates whether compare register (TIMx_CCRx) preload is enabled for the output channel....</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02419">stm32l4xx_ll_tim.h:2419</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Time__Base_html_ga48858d6812f190f473205881dfe47021"><div class="ttname"><a href="group__TIM__LL__EF__Time__Base.html#ga48858d6812f190f473205881dfe47021">LL_TIM_EnableUIFRemap</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableUIFRemap(TIM_TypeDef *TIMx)</div><div class="ttdoc">Force a continuous copy of the update interrupt flag (UIF) into the timer counter register (bit 31).</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01806">stm32l4xx_ll_tim.h:1806</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Time__Base_html_ga318e31d88952bb51211d9d4d38fa99d9"><div class="ttname"><a href="group__TIM__LL__EF__Time__Base.html#ga318e31d88952bb51211d9d4d38fa99d9">LL_TIM_EnableCounter</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable timer counter. @rmtoll CR1 CEN LL_TIM_EnableCounter.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01442">stm32l4xx_ll_tim.h:1442</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_ad6baa0680e2acd8f578e7edb0691e7a7"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#ad6baa0680e2acd8f578e7edb0691e7a7">LL_TIM_BDTR_InitTypeDef::Break2Polarity</a></div><div class="ttdeci">uint32_t Break2Polarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00499">stm32l4xx_ll_tim.h:499</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Time__Base_html_ga0e7d2abc91ea01ec980b3629d75dfb55"><div class="ttname"><a href="group__TIM__LL__EF__Time__Base.html#ga0e7d2abc91ea01ec980b3629d75dfb55">LL_TIM_IsEnabledCounter</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledCounter(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the timer counter is enabled. @rmtoll CR1 CEN LL_TIM_IsEnabledCounter.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01464">stm32l4xx_ll_tim.h:1464</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_gad3d4c438f8a957ba7ca73097aef96cb1"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#gad3d4c438f8a957ba7ca73097aef96cb1">LL_TIM_ClearFlag_CC5</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_CC5(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the Capture/Compare 5 interrupt flag (CC5F). @rmtoll SR CC5IF LL_TIM_ClearFlag_CC5.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04125">stm32l4xx_ll_tim.h:4125</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Input__Channel_html_ga06f98c0dfc67c7497d0d6b25511dd633"><div class="ttname"><a href="group__TIM__LL__EF__Input__Channel.html#ga06f98c0dfc67c7497d0d6b25511dd633">LL_TIM_IC_GetCaptureCH2</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get captured value for input channel 2.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03083">stm32l4xx_ll_tim.h:3083</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_ga0f78d59be8d5ddf2b148b7931828ce9b"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#ga0f78d59be8d5ddf2b148b7931828ce9b">LL_TIM_ClearFlag_UPDATE</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the update interrupt flag (UIF). @rmtoll SR UIF LL_TIM_ClearFlag_UPDATE.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04015">stm32l4xx_ll_tim.h:4015</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Input__Channel_html_ga33292fe4ac7f8b8026ffed2116a460e2"><div class="ttname"><a href="group__TIM__LL__EF__Input__Channel.html#ga33292fe4ac7f8b8026ffed2116a460e2">LL_TIM_IC_IsEnabledXORCombination</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IC_IsEnabledXORCombination(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the TIMx_CH1, CH2 and CH3 pins are connectected to the TI1 input.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03051">stm32l4xx_ll_tim.h:3051</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Break__Function_html_ga627a9caf995134e588f420f252cdc9af"><div class="ttname"><a href="group__TIM__LL__EF__Break__Function.html#ga627a9caf995134e588f420f252cdc9af">LL_TIM_EnableAllOutputs</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableAllOutputs(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable the outputs (set the MOE bit in TIMx_BDTR register).</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03603">stm32l4xx_ll_tim.h:3603</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Time__Base_html_ga20cfdce8dac87b07bdf96c28fa719ed4"><div class="ttname"><a href="group__TIM__LL__EF__Time__Base.html#ga20cfdce8dac87b07bdf96c28fa719ed4">LL_TIM_GetAutoReload</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_GetAutoReload(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get the auto-reload value. @rmtoll ARR ARR LL_TIM_GetAutoReload.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01766">stm32l4xx_ll_tim.h:1766</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__DMA__Management_html_ga8e82ccc0aba82f74be63dd1e3bd53516"><div class="ttname"><a href="group__TIM__LL__EF__DMA__Management.html#ga8e82ccc0aba82f74be63dd1e3bd53516">LL_TIM_DisableDMAReq_CC3</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableDMAReq_CC3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable capture/compare 3 DMA request (CC3DE). @rmtoll DIER CC3DE LL_TIM_DisableDMAReq_CC3.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04755">stm32l4xx_ll_tim.h:4755</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_a3dd75c4d45c5c7d4a7430704b70c78e5"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#a3dd75c4d45c5c7d4a7430704b70c78e5">LL_TIM_OC_InitTypeDef::OCState</a></div><div class="ttdeci">uint32_t OCState</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00289">stm32l4xx_ll_tim.h:289</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__DMA__Management_html_ga4f14d0e7a300eeca6945072834571d1c"><div class="ttname"><a href="group__TIM__LL__EF__DMA__Management.html#ga4f14d0e7a300eeca6945072834571d1c">LL_TIM_DisableDMAReq_UPDATE</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableDMAReq_UPDATE(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable update DMA request (UDE). @rmtoll DIER UDE LL_TIM_DisableDMAReq_UPDATE.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04656">stm32l4xx_ll_tim.h:4656</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Break__Function_html_gacc376efa3e9e87337740c934e7c0d625"><div class="ttname"><a href="group__TIM__LL__EF__Break__Function.html#gacc376efa3e9e87337740c934e7c0d625">LL_TIM_EnableAutomaticOutput</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableAutomaticOutput(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable automatic output (MOE can be set by software or automatically when a break input is active).</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03562">stm32l4xx_ll_tim.h:3562</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__EVENT__Management_html_ga4101ea584b83ad17e6ba7d28c258c0b9"><div class="ttname"><a href="group__TIM__LL__EF__EVENT__Management.html#ga4101ea584b83ad17e6ba7d28c258c0b9">LL_TIM_GenerateEvent_CC2</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_GenerateEvent_CC2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Generate Capture/Compare 2 event. @rmtoll EGR CC2G LL_TIM_GenerateEvent_CC2.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04905">stm32l4xx_ll_tim.h:4905</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_a5cc11b9d41a2e6576233e9bf2ee32252"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#a5cc11b9d41a2e6576233e9bf2ee32252">LL_TIM_ENCODER_InitTypeDef::IC1ActiveInput</a></div><div class="ttdeci">uint32_t IC1ActiveInput</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00370">stm32l4xx_ll_tim.h:370</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_ga5c66753c81da26165a2dc254070bc295"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#ga5c66753c81da26165a2dc254070bc295">LL_TIM_IsActiveFlag_CC2OVR</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2OVR(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether Capture/Compare 2 over-capture interrupt flag (CC2OF) is set (Capture/Compare 2 over...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04290">stm32l4xx_ll_tim.h:4290</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Capture__Compare_html_ga108aae76761471edd74ba61c76fc4edd"><div class="ttname"><a href="group__TIM__LL__EF__Capture__Compare.html#ga108aae76761471edd74ba61c76fc4edd">LL_TIM_CC_EnablePreload</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_CC_EnablePreload(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable the capture/compare control bits (CCxE, CCxNE and OCxM) preload.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01840">stm32l4xx_ll_tim.h:1840</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__IT__Management_html_ga065590c86499b3f24e995095233bb45e"><div class="ttname"><a href="group__TIM__LL__EF__IT__Management.html#ga065590c86499b3f24e995095233bb45e">LL_TIM_DisableIT_BRK</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableIT_BRK(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable break interrupt (BIE). @rmtoll DIER BIE LL_TIM_DisableIT_BRK.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04616">stm32l4xx_ll_tim.h:4616</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__DMA__Management_html_gacbf2f753c0035b2e1ce6d2239ce22636"><div class="ttname"><a href="group__TIM__LL__EF__DMA__Management.html#gacbf2f753c0035b2e1ce6d2239ce22636">LL_TIM_IsEnabledDMAReq_CC4</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the capture/compare 4 DMA request (CC4DE) is enabled. @rmtoll DIER CC4DE LL_TIM_IsE...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04799">stm32l4xx_ll_tim.h:4799</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Time__Base_html_ga0e350faadd6d2471bb3a476587535b02"><div class="ttname"><a href="group__TIM__LL__EF__Time__Base.html#ga0e350faadd6d2471bb3a476587535b02">LL_TIM_GetPrescaler</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_GetPrescaler(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get the prescaler value. @rmtoll PSC PSC LL_TIM_GetPrescaler.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01737">stm32l4xx_ll_tim.h:1737</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Output__Channel_html_ga39680e13cd1a37df9417f7ab722b262f"><div class="ttname"><a href="group__TIM__LL__EF__Output__Channel.html#ga39680e13cd1a37df9417f7ab722b262f">LL_TIM_OC_GetCompareCH3</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get compare value (TIMx_CCR3) set for output channel 3.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02666">stm32l4xx_ll_tim.h:2666</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_a6cc1aa89f18ae0f2a50331f129ea6143"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#a6cc1aa89f18ae0f2a50331f129ea6143">LL_TIM_BDTR_InitTypeDef::Break2Filter</a></div><div class="ttdeci">uint32_t Break2Filter</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00506">stm32l4xx_ll_tim.h:506</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__IT__Management_html_gaa4d79b71bc2ac31983c540fe8457ac67"><div class="ttname"><a href="group__TIM__LL__EF__IT__Management.html#gaa4d79b71bc2ac31983c540fe8457ac67">LL_TIM_IsEnabledIT_CC4</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the capture/compare 4 interrupt (CC4IE) is enabled. @rmtoll DIER CC4IE LL_TIM_IsEna...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04528">stm32l4xx_ll_tim.h:4528</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__EVENT__Management_html_ga224036b66a3a7f9bb20c73498cc0cebf"><div class="ttname"><a href="group__TIM__LL__EF__EVENT__Management.html#ga224036b66a3a7f9bb20c73498cc0cebf">LL_TIM_GenerateEvent_COM</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_GenerateEvent_COM(TIM_TypeDef *TIMx)</div><div class="ttdoc">Generate commutation event. @rmtoll EGR COMG LL_TIM_GenerateEvent_COM.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04938">stm32l4xx_ll_tim.h:4938</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Output__Channel_html_ga108efdbd049a0b420ce21b31cbb97b2c"><div class="ttname"><a href="group__TIM__LL__EF__Output__Channel.html#ga108efdbd049a0b420ce21b31cbb97b2c">LL_TIM_OC_GetCompareCH1</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get compare value (TIMx_CCR1) set for output channel 1.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02634">stm32l4xx_ll_tim.h:2634</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_gaae83f15c342da7c13dce5a4b863aa8cf"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#gaae83f15c342da7c13dce5a4b863aa8cf">LL_TIM_ClearFlag_CC2</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_CC2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the Capture/Compare 2 interrupt flag (CC2F). @rmtoll SR CC2IF LL_TIM_ClearFlag_CC2.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04059">stm32l4xx_ll_tim.h:4059</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__EVENT__Management_html_gad1320f002aed49137d7006d4aeba537c"><div class="ttname"><a href="group__TIM__LL__EF__EVENT__Management.html#gad1320f002aed49137d7006d4aeba537c">LL_TIM_GenerateEvent_UPDATE</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)</div><div class="ttdoc">Generate an update event. @rmtoll EGR UG LL_TIM_GenerateEvent_UPDATE.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04883">stm32l4xx_ll_tim.h:4883</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Time__Base_html_gae35cee843046e8f684efab3dd14b2583"><div class="ttname"><a href="group__TIM__LL__EF__Time__Base.html#gae35cee843046e8f684efab3dd14b2583">LL_TIM_SetPrescaler</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)</div><div class="ttdoc">Set the prescaler value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01726">stm32l4xx_ll_tim.h:1726</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Output__Channel_html_ga9732c88a4a86951dd0c9ff1abb2c9099"><div class="ttname"><a href="group__TIM__LL__EF__Output__Channel.html#ga9732c88a4a86951dd0c9ff1abb2c9099">LL_TIM_OC_GetPolarity</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Get the polarity of an output channel. @rmtoll CCER CC1P LL_TIM_OC_GetPolarity  CCER CC1NP LL_TIM_OC_...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02197">stm32l4xx_ll_tim.h:2197</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Break__Function_html_ga62cb9135916f8ddba19a291c9d1d8ac1"><div class="ttname"><a href="group__TIM__LL__EF__Break__Function.html#ga62cb9135916f8ddba19a291c9d1d8ac1">LL_TIM_IsEnabledAutomaticOutput</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledAutomaticOutput(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether automatic output is enabled.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03588">stm32l4xx_ll_tim.h:3588</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__IT__Management_html_ga5aec16efafc832b0ba1fb360ecad39d6"><div class="ttname"><a href="group__TIM__LL__EF__IT__Management.html#ga5aec16efafc832b0ba1fb360ecad39d6">LL_TIM_EnableIT_COM</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableIT_COM(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable commutation interrupt (COMIE). @rmtoll DIER COMIE LL_TIM_EnableIT_COM.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04539">stm32l4xx_ll_tim.h:4539</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__IT__Management_html_ga3ee6ae399be6cdb5c51659dbdb16f21a"><div class="ttname"><a href="group__TIM__LL__EF__IT__Management.html#ga3ee6ae399be6cdb5c51659dbdb16f21a">LL_TIM_DisableIT_CC3</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableIT_CC3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable capture/compare 3 interrupt (CC3IE). @rmtoll DIER CC3IE LL_TIM_DisableIT_CC3.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04484">stm32l4xx_ll_tim.h:4484</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_aa72db7d1d806c1ad37b7e93e97ec571b"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#aa72db7d1d806c1ad37b7e93e97ec571b">LL_TIM_ENCODER_InitTypeDef::IC2Prescaler</a></div><div class="ttdeci">uint32_t IC2Prescaler</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00395">stm32l4xx_ll_tim.h:395</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Break__Function_html_ga3f9be955727b0bb60e4c9ae111264f98"><div class="ttname"><a href="group__TIM__LL__EF__Break__Function.html#ga3f9be955727b0bb60e4c9ae111264f98">LL_TIM_SetOffStates</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetOffStates(TIM_TypeDef *TIMx, uint32_t OffStateIdle, uint32_t OffStateRun)</div><div class="ttdoc">Select the outputs off state (enabled v.s. disabled) in Idle and Run modes.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03549">stm32l4xx_ll_tim.h:3549</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_structLL__TIM__InitTypeDef"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#structLL__TIM__InitTypeDef">LL_TIM_InitTypeDef</a></div><div class="ttdoc">TIM Time Base configuration structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00244">stm32l4xx_ll_tim.h:244</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Time__Base_html_ga8b9aafd172f8739708ddf925406a7d89"><div class="ttname"><a href="group__TIM__LL__EF__Time__Base.html#ga8b9aafd172f8739708ddf925406a7d89">LL_TIM_IsEnabledARRPreload</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledARRPreload(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether auto-reload (ARR) preload is enabled. @rmtoll CR1 ARPE LL_TIM_IsEnabledARRPreload.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l01635">stm32l4xx_ll_tim.h:1635</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_gaf64f4a34f0edd6fe83d97fd6d48a0538"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#gaf64f4a34f0edd6fe83d97fd6d48a0538">LL_TIM_IsActiveFlag_SYSBRK</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_SYSBRK(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether system break interrupt flag (SBIF) is set (system break interrupt is pending)....</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04356">stm32l4xx_ll_tim.h:4356</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Output__Channel_html_ga642af0399766a3fc8771f5796f5bbf63"><div class="ttname"><a href="group__TIM__LL__EF__Output__Channel.html#ga642af0399766a3fc8771f5796f5bbf63">LL_TIM_OC_DisableClear</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_DisableClear(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Disable clearing the output channel on an external event.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02475">stm32l4xx_ll_tim.h:2475</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Output__Channel_html_ga1f00aefc876b37b52367e55fb61669f5"><div class="ttname"><a href="group__TIM__LL__EF__Output__Channel.html#ga1f00aefc876b37b52367e55fb61669f5">LL_TIM_OC_SetCompareCH4</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)</div><div class="ttdoc">Set compare value for output channel 4 (TIMx_CCR4).</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l02590">stm32l4xx_ll_tim.h:2590</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_a34da5e6666481c8579cd8c67cfad10c6"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#a34da5e6666481c8579cd8c67cfad10c6">LL_TIM_OC_InitTypeDef::OCMode</a></div><div class="ttdeci">uint32_t OCMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00284">stm32l4xx_ll_tim.h:284</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_gae3aa11c3e17d47df36403582aa3fecc7"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#gae3aa11c3e17d47df36403582aa3fecc7">LL_TIM_ClearFlag_CC6</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_CC6(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the Capture/Compare 6 interrupt flag (CC6F). @rmtoll SR CC6IF LL_TIM_ClearFlag_CC6.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04147">stm32l4xx_ll_tim.h:4147</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Input__Channel_html_gac47cb23ca4b9d87bda152ded33a81a69"><div class="ttname"><a href="group__TIM__LL__EF__Input__Channel.html#gac47cb23ca4b9d87bda152ded33a81a69">LL_TIM_IC_DisableXORCombination</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_IC_DisableXORCombination(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disconnect the TIMx_CH1, CH2 and CH3 pins from the TI1 input.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03038">stm32l4xx_ll_tim.h:3038</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Timer__Synchronization_html_gaa2ef88b89e92205e06f300f93b500950"><div class="ttname"><a href="group__TIM__LL__EF__Timer__Synchronization.html#gaa2ef88b89e92205e06f300f93b500950">LL_TIM_DisableMasterSlaveMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable the Master/Slave mode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l03329">stm32l4xx_ll_tim.h:3329</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_ga8bf49eaec5326518c1446902b4e682eb"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#ga8bf49eaec5326518c1446902b4e682eb">LL_TIM_ClearFlag_SYSBRK</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_SYSBRK(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the system break interrupt flag (SBIF). @rmtoll SR SBIF LL_TIM_ClearFlag_SYSBRK.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04345">stm32l4xx_ll_tim.h:4345</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__DMA__Management_html_ga764d0946aead12c5e166f005549e62d4"><div class="ttname"><a href="group__TIM__LL__EF__DMA__Management.html#ga764d0946aead12c5e166f005549e62d4">LL_TIM_DisableDMAReq_CC4</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableDMAReq_CC4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable capture/compare 4 DMA request (CC4DE). @rmtoll DIER CC4DE LL_TIM_DisableDMAReq_CC4.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04788">stm32l4xx_ll_tim.h:4788</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__IT__Management_html_ga56d75ea087d5ab5e187480f5368f4597"><div class="ttname"><a href="group__TIM__LL__EF__IT__Management.html#ga56d75ea087d5ab5e187480f5368f4597">LL_TIM_IsEnabledIT_UPDATE</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the update interrupt (UIE) is enabled. @rmtoll DIER UIE LL_TIM_IsEnabledIT_UPDATE.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04396">stm32l4xx_ll_tim.h:4396</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__IT__Management_html_gabd9efe832de6e2936036d9433b8a662a"><div class="ttname"><a href="group__TIM__LL__EF__IT__Management.html#gabd9efe832de6e2936036d9433b8a662a">LL_TIM_DisableIT_COM</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableIT_COM(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable commutation interrupt (COMIE). @rmtoll DIER COMIE LL_TIM_DisableIT_COM.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04550">stm32l4xx_ll_tim.h:4550</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__DMA__Management_html_ga58b4fce5377a0dbf875b932c115170e3"><div class="ttname"><a href="group__TIM__LL__EF__DMA__Management.html#ga58b4fce5377a0dbf875b932c115170e3">LL_TIM_IsEnabledDMAReq_CC3</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the capture/compare 3 DMA request (CC3DE) is enabled. @rmtoll DIER CC3DE LL_TIM_IsE...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04766">stm32l4xx_ll_tim.h:4766</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_ga90001d914adaaa04c7f4d854f213bcc3"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#ga90001d914adaaa04c7f4d854f213bcc3">LL_TIM_IsActiveFlag_CC2</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether Capture/Compare 2 interrupt flag (CC2F) is set (Capture/Compare 2 interrupt is pendi...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04070">stm32l4xx_ll_tim.h:4070</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__DMA__Management_html_gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3"><div class="ttname"><a href="group__TIM__LL__EF__DMA__Management.html#gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3">LL_TIM_EnableDMAReq_COM</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableDMAReq_COM(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable commutation DMA request (COMDE). @rmtoll DIER COMDE LL_TIM_EnableDMAReq_COM.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04810">stm32l4xx_ll_tim.h:4810</a></div></div>
<div class="ttc" id="agroup__TIM__LL__ES__INIT_html_aa9fb5e833a4c53ab6e686301adbc77ba"><div class="ttname"><a href="group__TIM__LL__ES__INIT.html#aa9fb5e833a4c53ab6e686301adbc77ba">LL_TIM_OC_InitTypeDef::OCNState</a></div><div class="ttdeci">uint32_t OCNState</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l00294">stm32l4xx_ll_tim.h:294</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_ga52435cbe512012469db0657fb583229b"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#ga52435cbe512012469db0657fb583229b">LL_TIM_IsActiveFlag_CC3</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether Capture/Compare 3 interrupt flag (CC3F) is set (Capture/Compare 3 interrupt is pendi...</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04092">stm32l4xx_ll_tim.h:4092</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__FLAG__Management_html_gae5b3c0a7c1c9ba994da5b73d6d9b649f"><div class="ttname"><a href="group__TIM__LL__EF__FLAG__Management.html#gae5b3c0a7c1c9ba994da5b73d6d9b649f">LL_TIM_IsActiveFlag_BRK2</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether break 2 interrupt flag (B2IF) is set (break 2 interrupt is pending)....</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8h_source.html#l04246">stm32l4xx_ll_tim.h:4246</a></div></div>
<div class="ttc" id="agroup__TIM__LL__EF__Init_html_ga78f9f73b6fbeeced33d7dba5d24316d0"><div class="ttname"><a href="group__TIM__LL__EF__Init.html#ga78f9f73b6fbeeced33d7dba5d24316d0">LL_TIM_BDTR_StructInit</a></div><div class="ttdeci">void LL_TIM_BDTR_StructInit(LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)</div><div class="ttdoc">Set the fields of the Break and Dead Time configuration data structure to their default values.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__tim_8c_source.html#l00682">stm32l4xx_ll_tim.c:682</a></div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_f93dfce691d792349f1c14ede440e2e6.html">Inc</a></li><li class="navelem"><a class="el" href="stm32l4xx__ll__tim_8h.html">stm32l4xx_ll_tim.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.16 </li>
  </ul>
</div>
</body>
</html>
