#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Jan 15 16:09:17 2018
# Process ID: 22625
# Current directory: /tp/xph3app/xph3app604/Projet_3A/Vivado
# Command line: vivado
# Log file: /tp/xph3app/xph3app604/Projet_3A/Vivado/vivado.log
# Journal file: /tp/xph3app/xph3app604/Projet_3A/Vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tp/xph3app/xph3app604/Projet_3A/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/softslin/vivado_17.1/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 5984.066 ; gain = 74.102 ; free physical = 381 ; free virtual = 13064
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream
[Mon Jan 15 16:10:31 2018] Launched impl_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.runs/impl_1/runme.log
set_msg_config -suppress -id {DRC LUTLP-1} -string {{ERROR: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N1/R1/r0/g1/inv1_inferred_i_1.} } 
set_msg_config -suppress -id {DRC LUTLP-1} 
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Mon Jan 15 16:12:38 2018] Launched impl_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.runs/impl_1/runme.log
reset_msg_config  -ruleid {1} -suppress
reset_msg_config  -ruleid {2} -suppress
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Jan 15 16:30:21 2018] Launched synth_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.runs/synth_1/runme.log
[Mon Jan 15 16:30:21 2018] Launched impl_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 211 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tp/xph3app/xph3app604/Projet_3A/Vivado/.Xil/Vivado-22625-cimeld19/dcp1/FPBN_top.xdc]
Finished Parsing XDC File [/tp/xph3app/xph3app604/Projet_3A/Vivado/.Xil/Vivado-22625-cimeld19/dcp1/FPBN_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.33 . Memory (MB): peak = 6307.570 ; gain = 4.000 ; free physical = 1094 ; free virtual = 12655
Restored from archive | CPU: 0.340000 secs | Memory: 4.973495 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.33 . Memory (MB): peak = 6307.570 ; gain = 4.000 ; free physical = 1094 ; free virtual = 12655
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 6447.789 ; gain = 391.363 ; free physical = 989 ; free virtual = 12577
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 15 17:28:48 2018...
