/******************************************************************
* 	        Marvell Semiconductor  
*******************************************************************
* \file interrupt.h
* \purpose Interrupt
* \History
*	10/13/2019 Andrew Danilovic		Initial 
*/

#ifndef INTERRUPT_H
#define INTERRUPT_H

//XC2
#define T2CON_T2PS_PRESCALER_BIT_WIDTH (1)
#define T2CON_T2PS_PRESCALER_BIT_SHIFT (7)
#define T2CON_T2PS_PRESCALER_1_12 ((0 & T2CON_T2PS_PRESCALER_BIT_WIDTH) << T2CON_T2PS_PRESCALER_BIT_SHIFT)
#define T2CON_T2PS_PRESCALER_1_24 ((1 & T2CON_T2PS_PRESCALER_BIT_WIDTH) << T2CON_T2PS_PRESCALER_BIT_SHIFT)

#define T2CON_I3FR_ACTIVE_EDGE_SELECTION_INT3_BIT_WIDTH (1)
#define T2CON_I3FR_ACTIVE_EDGE_SELECTION_INT3_BIT_SHIFT (6)
#define T2CON_I3FR_ACTIVE_EDGE_SELECTION_INT3_FALLING_EDGE ((0 & T2CON_I3FR_ACTIVE_EDGE_SELECTION_INT3_BIT_WIDTH) << T2CON_I3FR_ACTIVE_EDGE_SELECTION_INT3_BIT_SHIFT)
#define T2CON_I3FR_ACTIVE_EDGE_SELECTION_INT3_RISING_EDGE  ((1 & T2CON_I3FR_ACTIVE_EDGE_SELECTION_INT3_BIT_WIDTH) << T2CON_I3FR_ACTIVE_EDGE_SELECTION_INT3_BIT_SHIFT)

#define T2CON_I2FR_ACTIVE_EDGE_SELECTION_INT2_BIT_WIDTH (1)
#define T2CON_I2FR_ACTIVE_EDGE_SELECTION_INT2_BIT_SHIFT (5)
#define T2CON_I2FR_ACTIVE_EDGE_SELECTION_INT2_FALLING_EDGE ((0 & T2CON_I2FR_ACTIVE_EDGE_SELECTION_INT2_BIT_WIDTH) << T2CON_I2FR_ACTIVE_EDGE_SELECTION_INT2_BIT_SHIFT)
#define T2CON_I2FR_ACTIVE_EDGE_SELECTION_INT2_RISING_EDGE  ((1 & T2CON_I2FR_ACTIVE_EDGE_SELECTION_INT2_BIT_WIDTH) << T2CON_I2FR_ACTIVE_EDGE_SELECTION_INT2_BIT_SHIFT)

#define T2CON_T2R1_T2R0_RELOAD_MODE_BIT_WIDTH (2)
#define T2CON_T2R1_T2R0_RELOAD_MODE_BIT_SHIFT (3)
#define T2CON_T2R1_T2R0_RELOAD_MODE_RELOAD_DISABLED ((0 & T2CON_T2R1_T2R0_RELOAD_MODE_BIT_WIDTH) << T2CON_T2R1_T2R0_RELOAD_MODE_BIT_SHIFT)
#define T2CON_T2R1_T2R0_RELOAD_MODE_MODE_0          ((2 & T2CON_T2R1_T2R0_RELOAD_MODE_BIT_WIDTH) << T2CON_T2R1_T2R0_RELOAD_MODE_BIT_SHIFT)
#define T2CON_T2R1_TR20_RELOAD_MODE_MODE_1          ((3 & T2CON_T2R1_T2R0_RELOAD_MODE_BIT_WIDTH) << T2CON_T2R1_T2R0_RELOAD_MODE_BIT_SHIFT)

#define T2CON_T2CM_COMPARE_MODE_BIT_WIDTH (1)
#define T2CON_T2CM_COMPARE_MODE_BIT_SHIFT (2)
#define T2CON_T2CM_COMPARE_MODE_MODE_0 ((0 & T2CON_T2CM_COMPARE_MODE_BIT_WIDTH) << T2CON_T2CM_COMPARE_MODE_BIT_SHIFT)
#define T2CON_T2CM_COMPARE_MODE_MODE_1 ((1 & T2CON_T2CM_COMPARE_MODE_BIT_WIDTH) << T2CON_T2CM_COMPARE_MODE_BIT_SHIFT)

#define T2CON_T2I1_T2I0_INPUT_SELECTION_BIT_WIDTH (2)
#define T2CON_T2I1_T2I0_INPUT_SELECTION_BIT_SHIFT (0)
#define T2CON_T2I1_T2I0_INPUT_SELECTION_STOPPED         ((0 & T2CON_T2I1_T2I0_INPUT_SELECTION_BIT_WIDTH) << T2CON_T2I1_T2I0_INPUT_SELECTION_BIT_SHIFT)
#define T2CON_T2I1_T2I0_INPUT_SELECTION_F_12_F_24       ((1 & T2CON_T2I1_T2I0_INPUT_SELECTION_BIT_WIDTH) << T2CON_T2I1_T2I0_INPUT_SELECTION_BIT_SHIFT)
#define T2CON_T2I1_T2I0_INPUT_SELECTION_FALLING_EDGE_T2 ((2 & T2CON_T2I1_T2I0_INPUT_SELECTION_BIT_WIDTH) << T2CON_T2I1_T2I0_INPUT_SELECTION_BIT_SHIFT)
#define T2CON_T2I1_T2I0_INPUT_SELECTION_F_12_F_24_T2    ((3 & T2CON_T2I1_T2I0_INPUT_SELECTION_BIT_WIDTH) << T2CON_T2I1_T2I0_INPUT_SELECTION_BIT_SHIFT)

//0x78 == 0b0111 1000
//bit 7 T2CON_T2PS_PRESCALER_1_12
//bit 6 T2CON_I3FR_ACTIVE_EDGE_SELECTION_INT3_RISING_EDGE
//bit 5 T2CON_I2FR_ACTIVE_EDGE_SELECTION_INT2_RISING_EDGE
//bit 4 
//bit 3 T2CON_T2R1_TR20_RELOAD_MODE_MODE_1
//bit 2 T2CON_T2CM_COMPARE_MODE_MODE_0
//bit 1
//bit 0 T2CON_T2I1_T2I0_INPUT_SELECTION_STOPPED

//0x7a == 0b0111 1010
//bit 7 T2CON_T2PS_PRESCALER_1_12
//bit 6 T2CON_I3FR_ACTIVE_EDGE_SELECTION_INT3_RISING_EDGE
//bit 5 T2CON_I2FR_ACTIVE_EDGE_SELECTION_INT2_RISING_EDGE
//bit 4 
//bit 3 T2CON_T2R1_TR20_RELOAD_MODE_MODE_1
//bit 2 T2CON_T2CM_COMPARE_MODE_MODE_0
//bit 1
//bit 0 T2CON_T2I1_T2I0_INPUT_SELECTION_FALLING_EDGE_T2

//0x60 == 0b0110 0000
//bit 7 T2CON_T2PS_PRESCALER_1_12
//bit 6 T2CON_I3FR_ACTIVE_EDGE_SELECTION_INT3_RISING_EDGE
//bit 5 T2CON_I2FR_ACTIVE_EDGE_SELECTION_INT2_RISING_EDGE
//bit 4 
//bit 3 T2CON_T2R1_T2R0_RELOAD_MODE_RELOAD_DISABLED
//bit 2 T2CON_T2CM_COMPARE_MODE_MODE_0
//bit 1
//bit 0 T2CON_T2I1_T2I0_INPUT_SELECTION_STOPPED

//XC3
#define T2CON_TF2_OVERFLOW_FLAG_BIT_WIDTH (1)
#define T2CON_TF2_OVERFLOW_FLAG_BIT_SHIFT (7)

#define T2CON_EXF2_EXTERNAL_FLAG_BIT_WIDTH (1)
#define T2CON_EXF2_EXTERNAL_FLAG_BIT_SHIFT (6)

#define T2CON_RCLK_RECEIVE_CLOCK_BIT_WIDTH (1)
#define T2CON_RCLK_RECEIVE_CLOCK_BIT_SHIFT (5)
#define T2CON_RCLK_RECEIVE_CLOCK_SERIAL_PORT_0_RECEIVE_BAUD_RATE_MODE_TIMER_2_BIT_5 ((1 & T2CON_RCLK_RECEIVE_CLOCK_BIT_WIDTH) << T2CON_RCLK_RECEIVE_CLOCK_BIT_SHIFT)
#define T2CON_RCLK_RECEIVE_CLOCK_SERIAL_PORT_0_RECEIVE_BAUD_RATE_MODE_TIMER_1_BIT_5 ((0 & T2CON_RCLK_RECEIVE_CLOCK_BIT_WIDTH) << T2CON_RCLK_RECEIVE_CLOCK_BIT_SHIFT)

#define T2CON_TCLK_TRANSMIT_CLOCK_BIT_WIDTH (1)
#define T2CON_TCLK_TRANSMIT_CLOCK_BIT_SHIFT (4)
#define T2CON_TCLK_TRANSMIT_CLOCK_SERIAL_PORT_0_TRANSMIT_BAUD_RATE_MODE_TIMER_2_BIT_4 ((1 & T2CON_TCLK_TRANSMIT_CLOCK_BIT_WIDTH) << T2CON_TCLK_TRANSMIT_CLOCK_BIT_SHIFT)
#define T2CON_TCLK_TRANSMIT_CLOCK_SERIAL_PORT_0_TRANSMIT_BAUD_RATE_MODE_TIMER_1_BIT_4 ((0 & T2CON_TCLK_TRANSMIT_CLOCK_BIT_WIDTH) << T2CON_TCLK_TRANSMIT_CLOCK_BIT_SHIFT)

#define T2CON_EXEN2_EXTERNAL_ENABLE_BIT_WIDTH (1)
#define T2CON_EXEN2_EXTERNAL_ENABLE_BIT_SHIFT (3)
#define T2CON_EXEN2_EXTERNAL_ENABLE_T2EX_RELOAD_CAPTURE_BIT_3 ((1 & T2CON_EXEN2_EXTERNAL_ENABLE_BIT_WIDTH) << T2CON_EXEN2_EXTERNAL_ENABLE_BIT_SHIFT)
#define T2CON_EXEN2_EXTERNAL_ENABLE_T2EX_DISABLED_BIT_3       ((0 & T2CON_EXEN2_EXTERNAL_ENABLE_BIT_WIDTH) << T2CON_EXEN2_EXTERNAL_ENABLE_BIT_SHIFT)

#define T2CON_TR2_TIMER_2_RUN_BIT_WIDTH (1)
#define T2CON_TR2_TIMER_2_RUN_BIT_SHIFT (2)
#define T2CON_TR2_TIMER_2_RUN_ENABLE_TIMER_2_COUNT_BIT_2  ((1 & T2CON_TR2_TIMER_2_RUN_BIT_WIDTH) << T2CON_TR2_TIMER_2_RUN_BIT_SHIFT)
#define T2CON_TR2_TIMER_2_RUN_DISABLE_TIMER_2_COUNT_BIT_2 ((0 & T2CON_TR2_TIMER_2_RUN_BIT_WIDTH) << T2CON_TR2_TIMER_2_RUN_BIT_SHIFT)

#define T2CON_CT2_TIMER_2_COUNTER_TIMER_SELECT_BIT_WIDTH (1)
#define T2CON_CT2_TIMER_2_COUNTER_TIMER_SELECT_BIT_SHIFT (1)
#define T2CON_CT2_TIMER_2_COUNTER_TIMER_SELECT_TIMER_SYS_CLOCK_BIT_1 ((1 & T2CON_CT2_TIMER_2_COUNTER_TIMER_SELECT_BIT_WIDTH) << T2CON_CT2_TIMER_2_COUNTER_TIMER_SELECT_BIT_SHIFT)
#define T2CON_CT2_TIMER_2_COUNTER_TIMER_SELECT_COUNTER_T2_BIT_1      ((0 & T2CON_CT2_TIMER_2_COUNTER_TIMER_SELECT_BIT_WIDTH) << T2CON_CT2_TIMER_2_COUNTER_TIMER_SELECT_BIT_SHIFT)

#define T2CON_CPRL2_CAPTURE_RELOAD_BIT_WIDTH (1)
#define T2CON_CPRL2_CAPTURE_RELOAD_BIT_SHIFT (0)
#define T2CON_CPRL2_CAPTURE_RELOAD_CAPTURE_MODE_BIT_0 ((1 & T2CON_CPRL2_CAPTURE_RELOAD_BIT_WIDTH) << T2CON_CPRL2_CAPTURE_RELOAD_BIT_SHIFT)
#define T2CON_CPRL2_CAPTURE_RELOAD_RELOAD_MODE_BIT_0  ((0 & T2CON_CPRL2_CAPTURE_RELOAD_BIT_WIDTH) << T2CON_CPRL2_CAPTURE_RELOAD_BIT_SHIFT)

#define T2MOD_T2OE_BIT_WIDTH (1)
#define T2MOD_T2OE_BIT_SHIFT (1)
#define T2MOD_T2OE_OUTPUT_ENABLE  ((1 & T2MOD_T2OE_BIT_WIDTH) << T2MOD_T2OE_BIT_SHIFT)
#define T2MOD_T2OE_OUTPUT_DISABLE ((0 & T2MOD_T2OE_BIT_WIDTH) << T2MOD_T2OE_BIT_SHIFT)

#define T2MOD_DCEN_BIT_WIDTH (1)
#define T2MOD_DCEN_BIT_SHIFT (0)
#define T2MOD_DCEN_DOWN_COUNT ((1 & T2MOD_DCEN_BIT_WIDTH) << T2MOD_DCEN_BIT_SHIFT)
#define T2MOD_DCEN_UP_COUNT   ((0 & T2MOD_DCEN_BIT_WIDTH) << T2MOD_DCEN_BIT_SHIFT)

#endif // #ifndef INTERRUPT_H
