#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55fac10037d0 .scope module, "BUF" "BUF" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7f53a680e018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55fac0fb35c0 .functor BUFZ 1, o0x7f53a680e018, C4<0>, C4<0>, C4<0>;
v0x55fac0fe0bd0_0 .net "A", 0 0, o0x7f53a680e018;  0 drivers
v0x55fac0fe0de0_0 .net "Y", 0 0, L_0x55fac0fb35c0;  1 drivers
S_0x55fac1000d50 .scope module, "Banco_Fifo" "Banco_Fifo" 3 6;
 .timescale 0 0;
P_0x55fac0fe7250 .param/l "address_width" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x55fac0fe7290 .param/l "data_width" 0 3 8, +C4<00000000000000000000000000001010>;
v0x55fac10269f0_0 .net "FIFO_data_in", 9 0, v0x55fac1026190_0;  1 drivers
v0x55fac1026ad0_0 .net "FIFO_data_out", 9 0, v0x55fac0fe4940_0;  1 drivers
v0x55fac1026b90_0 .net "clk", 0 0, v0x55fac10263b0_0;  1 drivers
v0x55fac1026c30_0 .net "pop", 0 0, v0x55fac10264a0_0;  1 drivers
v0x55fac1026cd0_0 .net "push", 0 0, v0x55fac1026540_0;  1 drivers
v0x55fac1026e10_0 .net "rd_enable", 0 0, v0x55fac1025a20_0;  1 drivers
v0x55fac1026eb0_0 .net "reset", 0 0, v0x55fac1026720_0;  1 drivers
v0x55fac1026f50_0 .net "wr_enable", 0 0, v0x55fac1025bc0_0;  1 drivers
S_0x55fac1024290 .scope module, "u_fifo" "Fifo" 3 36, 4 6 0, S_0x55fac1000d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "wr_enable"
    .port_info 3 /OUTPUT 1 "rd_enable"
    .port_info 4 /INPUT 10 "data_in"
    .port_info 5 /INPUT 1 "pop"
    .port_info 6 /INPUT 1 "push"
    .port_info 7 /OUTPUT 1 "full_fifo"
    .port_info 8 /OUTPUT 1 "empty_fifo"
    .port_info 9 /OUTPUT 1 "almost_full_fifo"
    .port_info 10 /OUTPUT 1 "almost_empty_fifo"
    .port_info 11 /OUTPUT 1 "error"
    .port_info 12 /OUTPUT 10 "FIFO_data_out"
P_0x55fac1024460 .param/l "address_width" 0 4 7, +C4<00000000000000000000000000001000>;
P_0x55fac10244a0 .param/l "data_width" 0 4 6, +C4<00000000000000000000000000001010>;
P_0x55fac10244e0 .param/l "size_fifo" 0 4 23, +C4<00000000000000000000000000001000>;
v0x55fac10251e0_0 .net "FIFO_data_out", 9 0, v0x55fac0fe4940_0;  alias, 1 drivers
v0x55fac10252c0_0 .var "almost_empty_fifo", 0 0;
v0x55fac1025360_0 .var "almost_full_fifo", 0 0;
v0x55fac1025430_0 .net "clk", 0 0, v0x55fac10263b0_0;  alias, 1 drivers
v0x55fac1025500_0 .var "cnt", 8 0;
v0x55fac10255c0_0 .net "data_in", 9 0, v0x55fac1026190_0;  alias, 1 drivers
v0x55fac1025680_0 .var "empty_fifo", 0 0;
o0x7f53a680e468 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fac1025720_0 .net "error", 0 0, o0x7f53a680e468;  0 drivers
v0x55fac10257e0_0 .var "full_fifo", 0 0;
v0x55fac10258a0_0 .net "pop", 0 0, v0x55fac10264a0_0;  alias, 1 drivers
v0x55fac1025960_0 .net "push", 0 0, v0x55fac1026540_0;  alias, 1 drivers
v0x55fac1025a20_0 .var "rd_enable", 0 0;
v0x55fac1025af0_0 .net "reset", 0 0, v0x55fac1026720_0;  alias, 1 drivers
v0x55fac1025bc0_0 .var "wr_enable", 0 0;
E_0x55fac1005b60 .event edge, v0x55fac1025500_0;
S_0x55fac10247d0 .scope module, "mem" "memoria" 4 37, 5 3 0, S_0x55fac1024290;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "FIFO_data_in"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "wr_enable"
    .port_info 4 /INPUT 1 "rd_enable"
    .port_info 5 /OUTPUT 10 "FIFO_data_out"
P_0x55fac0fe6920 .param/l "address_width" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x55fac0fe6960 .param/l "data_width" 0 5 3, +C4<00000000000000000000000000001010>;
v0x55fac0fe1200_0 .net "FIFO_data_in", 9 0, v0x55fac1026190_0;  alias, 1 drivers
v0x55fac0fe4940_0 .var "FIFO_data_out", 9 0;
v0x55fac0fe5870_0 .net "clk", 0 0, v0x55fac10263b0_0;  alias, 1 drivers
v0x55fac0fe2b00_0 .var/i "i", 31 0;
v0x55fac1024c10 .array "mem", 0 7, 9 0;
v0x55fac1024d20_0 .net "rd_enable", 0 0, v0x55fac1025a20_0;  alias, 1 drivers
v0x55fac1024de0_0 .var "rd_ptr", 2 0;
v0x55fac1024ec0_0 .net "reset", 0 0, v0x55fac1026720_0;  alias, 1 drivers
v0x55fac1024f80_0 .net "wr_enable", 0 0, v0x55fac1025bc0_0;  alias, 1 drivers
v0x55fac1025040_0 .var "wr_ptr", 2 0;
E_0x55fac0ffe290 .event posedge, v0x55fac0fe5870_0;
S_0x55fac1025dd0 .scope module, "u_probador_fifos" "probador_fifo" 3 18, 6 1 0, S_0x55fac1000d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "reset"
    .port_info 2 /INPUT 1 "wr_enable"
    .port_info 3 /INPUT 1 "rd_enable"
    .port_info 4 /OUTPUT 10 "FIFO_data_in"
    .port_info 5 /OUTPUT 1 "pop"
    .port_info 6 /OUTPUT 1 "push"
    .port_info 7 /INPUT 10 "FIFO_data_out"
P_0x55fac0fe73b0 .param/l "address_width" 0 6 2, +C4<00000000000000000000000000001000>;
P_0x55fac0fe73f0 .param/l "data_width" 0 6 1, +C4<00000000000000000000000000001010>;
v0x55fac1026190_0 .var "FIFO_data_in", 9 0;
v0x55fac10262a0_0 .net "FIFO_data_out", 9 0, v0x55fac0fe4940_0;  alias, 1 drivers
v0x55fac10263b0_0 .var "clk", 0 0;
v0x55fac10264a0_0 .var "pop", 0 0;
v0x55fac1026540_0 .var "push", 0 0;
v0x55fac1026630_0 .net "rd_enable", 0 0, v0x55fac1025a20_0;  alias, 1 drivers
v0x55fac1026720_0 .var "reset", 0 0;
v0x55fac1026810_0 .net "wr_enable", 0 0, v0x55fac1025bc0_0;  alias, 1 drivers
S_0x55fac1000f20 .scope module, "DFF" "DFF" 2 26;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
o0x7f53a680e918 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fac1027010_0 .net "C", 0 0, o0x7f53a680e918;  0 drivers
o0x7f53a680e948 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fac10270f0_0 .net "D", 0 0, o0x7f53a680e948;  0 drivers
v0x55fac10271b0_0 .var "Q", 0 0;
E_0x55fac1004810 .event posedge, v0x55fac1027010_0;
S_0x55fac1001bc0 .scope module, "DFFSR" "DFFSR" 2 33;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "R"
o0x7f53a680ea38 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fac1027330_0 .net "C", 0 0, o0x7f53a680ea38;  0 drivers
o0x7f53a680ea68 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fac1027410_0 .net "D", 0 0, o0x7f53a680ea68;  0 drivers
v0x55fac10274d0_0 .var "Q", 0 0;
o0x7f53a680eac8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fac1027570_0 .net "R", 0 0, o0x7f53a680eac8;  0 drivers
o0x7f53a680eaf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fac1027630_0 .net "S", 0 0, o0x7f53a680eaf8;  0 drivers
E_0x55fac10272d0 .event posedge, v0x55fac1027570_0, v0x55fac1027630_0, v0x55fac1027330_0;
S_0x55fac1001d40 .scope module, "NAND" "NAND" 2 14;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
o0x7f53a680ec18 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f53a680ec48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55fac0fedb90 .functor AND 1, o0x7f53a680ec18, o0x7f53a680ec48, C4<1>, C4<1>;
L_0x55fac0feff50 .functor NOT 1, L_0x55fac0fedb90, C4<0>, C4<0>, C4<0>;
v0x55fac10277e0_0 .net "A", 0 0, o0x7f53a680ec18;  0 drivers
v0x55fac10278c0_0 .net "B", 0 0, o0x7f53a680ec48;  0 drivers
v0x55fac1027980_0 .net "Y", 0 0, L_0x55fac0feff50;  1 drivers
v0x55fac1027a20_0 .net *"_s0", 0 0, L_0x55fac0fedb90;  1 drivers
S_0x55fac0fed710 .scope module, "NOR" "NOR" 2 20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
o0x7f53a680ed68 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f53a680ed98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55fac0fefde0 .functor OR 1, o0x7f53a680ed68, o0x7f53a680ed98, C4<0>, C4<0>;
L_0x55fac1003aa0 .functor NOT 1, L_0x55fac0fefde0, C4<0>, C4<0>, C4<0>;
v0x55fac1027b80_0 .net "A", 0 0, o0x7f53a680ed68;  0 drivers
v0x55fac1027c40_0 .net "B", 0 0, o0x7f53a680ed98;  0 drivers
v0x55fac1027d00_0 .net "Y", 0 0, L_0x55fac1003aa0;  1 drivers
v0x55fac1027da0_0 .net *"_s0", 0 0, L_0x55fac0fefde0;  1 drivers
S_0x55fac0fed8e0 .scope module, "NOT" "NOT" 2 8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7f53a680eeb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55fac1003b90 .functor NOT 1, o0x7f53a680eeb8, C4<0>, C4<0>, C4<0>;
v0x55fac1027f00_0 .net "A", 0 0, o0x7f53a680eeb8;  0 drivers
v0x55fac1027fc0_0 .net "Y", 0 0, L_0x55fac1003b90;  1 drivers
    .scope S_0x55fac1025dd0;
T_0 ;
    %vpi_call 6 14 "$dumpfile", "FifoPushPop.vcd" {0 0 0};
    %vpi_call 6 15 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fac1026720_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55fac1026190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fac10263b0_0, 0;
    %wait E_0x55fac0ffe290;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fac1026540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fac1026720_0, 0;
    %wait E_0x55fac0ffe290;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fac1026720_0, 0;
    %pushi/vec4 144, 0, 10;
    %assign/vec4 v0x55fac1026190_0, 0;
    %wait E_0x55fac0ffe290;
    %load/vec4 v0x55fac1026190_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55fac1026190_0, 0;
    %wait E_0x55fac0ffe290;
    %load/vec4 v0x55fac1026190_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55fac1026190_0, 0;
    %wait E_0x55fac0ffe290;
    %load/vec4 v0x55fac1026190_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55fac1026190_0, 0;
    %wait E_0x55fac0ffe290;
    %load/vec4 v0x55fac1026190_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55fac1026190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fac10264a0_0, 0;
    %wait E_0x55fac0ffe290;
    %wait E_0x55fac0ffe290;
    %wait E_0x55fac0ffe290;
    %wait E_0x55fac0ffe290;
    %wait E_0x55fac0ffe290;
    %wait E_0x55fac0ffe290;
    %wait E_0x55fac0ffe290;
    %wait E_0x55fac0ffe290;
    %vpi_call 6 66 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55fac1025dd0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fac10263b0_0, 0;
    %end;
    .thread T_1;
    .scope S_0x55fac1025dd0;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0x55fac10263b0_0;
    %inv;
    %assign/vec4 v0x55fac10263b0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55fac10247d0;
T_3 ;
    %wait E_0x55fac0ffe290;
    %load/vec4 v0x55fac1024ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fac0fe2b00_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x55fac0fe2b00_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 10;
    %ix/getv/s 3, v0x55fac0fe2b00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fac1024c10, 0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fac1025040_0, 0;
    %load/vec4 v0x55fac0fe2b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fac0fe2b00_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55fac1024f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x55fac0fe1200_0;
    %load/vec4 v0x55fac1025040_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fac1024c10, 0, 4;
    %load/vec4 v0x55fac1025040_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55fac1025040_0, 0;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55fac10247d0;
T_4 ;
    %wait E_0x55fac0ffe290;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55fac0fe4940_0, 0, 10;
    %load/vec4 v0x55fac1024ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55fac0fe4940_0, 0, 10;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fac1024de0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55fac1024d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55fac1024de0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55fac1024c10, 4;
    %store/vec4 v0x55fac0fe4940_0, 0, 10;
    %load/vec4 v0x55fac1024de0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55fac1024de0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55fac1024290;
T_5 ;
    %wait E_0x55fac0ffe290;
    %load/vec4 v0x55fac1025af0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x55fac10257e0_0;
    %nor/r;
    %load/vec4 v0x55fac1025960_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fac1025bc0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fac1025bc0_0, 0;
T_5.3 ;
    %load/vec4 v0x55fac10258a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fac1025a20_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fac1025a20_0, 0;
T_5.5 ;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fac1025a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fac1025bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fac10257e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fac1025680_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55fac1024290;
T_6 ;
    %wait E_0x55fac0ffe290;
    %load/vec4 v0x55fac1025af0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55fac1025bc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x55fac1025a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x55fac1025500_0;
    %assign/vec4 v0x55fac1025500_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x55fac1025500_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55fac1025500_0, 0;
T_6.5 ;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x55fac1025a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x55fac1025500_0;
    %subi 1, 0, 9;
    %assign/vec4 v0x55fac1025500_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x55fac1025500_0;
    %assign/vec4 v0x55fac1025500_0, 0;
T_6.7 ;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55fac1025500_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55fac1024290;
T_7 ;
    %wait E_0x55fac1005b60;
    %load/vec4 v0x55fac1025500_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fac10257e0_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fac10257e0_0, 0, 1;
T_7.1 ;
    %load/vec4 v0x55fac1025500_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fac1025680_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fac1025680_0, 0, 1;
T_7.3 ;
    %load/vec4 v0x55fac1025500_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fac10252c0_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fac10252c0_0, 0, 1;
T_7.5 ;
    %load/vec4 v0x55fac1025500_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fac1025360_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fac1025360_0, 0, 1;
T_7.7 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55fac1000f20;
T_8 ;
    %wait E_0x55fac1004810;
    %load/vec4 v0x55fac10270f0_0;
    %assign/vec4 v0x55fac10271b0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55fac1001bc0;
T_9 ;
    %wait E_0x55fac10272d0;
    %load/vec4 v0x55fac1027630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fac10274d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55fac1027570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fac10274d0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55fac1027410_0;
    %assign/vec4 v0x55fac10274d0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./cmos_cells.v";
    "Banco_Fifo.v";
    "./Fifo.v";
    "./memoria.v";
    "./probador_fifo.v";
