/*
 * led_out.c
 *
 *  Created on: 7 Dec 2022
 *      Author: ritik
 */
#include "neopixel_lib.h"
#include "common_defines.h"
#include "led_out.h"


#define MUX_ALT4 (4)
#define NEO_DMA_NUM_BYTES BUFF_SIZE
#define NEO_DIG_IN (1)
#define NEO_DIG_IN_PORT (PTC)
#define NEO_DIG_IN_PCR (PORTC -> PCR[NEO_DIG_IN])
#define TPM0_TRIG (24)
#define TPM0_MOD_VAL (60)

/* Mask to write set the desired bit */
#define MASK(x) (1UL << x)

uint16_t LED_buffer[BUFF_SIZE];
uint8_t transfer_done = 0;

RGB colors_initial = {0, 0, 255};
uint8_t num_bytes_transferred = 0;


void GPIO_init()
{
	/* Enabling clock to Port B and D for 3 LEDs */
		SIM -> SCGC5 |= SIM_SCGC5_PORTC_MASK;

		/* Muxing pin to an alternate MUX slot */
		NEO_DIG_IN_PCR &= ~PORT_PCR_MUX_MASK;
		NEO_DIG_IN_PCR |= PORT_PCR_MUX(MUX_ALT4);

		/* Setting direction of GPIO pins */
		NEO_DIG_IN_PORT -> PDDR |= MASK(NEO_DIG_IN);
}


void clock_init()
{
	/* Clock to DMA */
	SIM -> SCGC7 |= SIM_SCGC7_DMA_MASK;

	/* Clock to DMAMUX */
	SIM -> SCGC6 |= SIM_SCGC6_DMAMUX_MASK;

	/* Turn on clock to TPM */
	SIM -> SCGC6 |= SIM_SCGC6_TPM0_MASK;
}


//void DMA_init()
//{
//	/* Enable DMA MUX channel with TPM0 overflow as trigger */
//	DMAMUX0 -> CHCFG[0] = DMAMUX_CHCFG_SOURCE(TPM0_TRIG) | DMAMUX_CHCFG_ENBL_MASK;
//
//	/* Generate DMA interrupt when done
//	 * Increment source, transfer words (16 bits)
//	 * Enable peripheral request */
//	DMA0 -> DMA[0].DCR = DMA_DCR_EINT_MASK | DMA_DCR_SINC_MASK |
//											 DMA_DCR_DINC_MASK | DMA_DCR_SSIZE(2) |
//											 DMA_DCR_DSIZE(2) | DMA_DCR_CS_MASK |
//											 DMA_DCR_D_REQ_MASK | DMA_DCR_EADREQ_MASK;
//
//	DMA0 -> DMA[0].SAR = DMA_SAR_SAR((uint32_t) &LED_buffer[0]);
//	DMA0 -> DMA[0].DAR = DMA_DAR_DAR((uint32_t) &dummy_buffer[0]);//&TPM0 -> CONTROLS[0].CnV);
//
//	/* Byte count */
//	DMA0 -> DMA[0].DSR_BCR = DMA_DSR_BCR_BCR(NEO_DMA_NUM_BYTES*2);
//
//	DMA0 -> DMA[0].DCR |= DMA_DCR_ERQ_MASK;
//
//	/* Configure NVIC for DMA ISR */
//	NVIC_SetPriority(DMA0_IRQn, 2);
//	NVIC_ClearPendingIRQ(DMA0_IRQn);
//	NVIC_EnableIRQ(DMA0_IRQn);
//}

void DMA_init()
{
	/* Clock to DMA */
	SIM -> SCGC7 |= SIM_SCGC7_DMA_MASK;

	/* Clock to DMAMUX */
	SIM -> SCGC6 |= SIM_SCGC6_DMAMUX_MASK;

	/* Disable DMA channel to allow configuration */
	DMAMUX0 -> CHCFG[0] = 0;


	/* Generate DMA interrupt when done
	 * Increment source, transfer words (16 bits)
	 * Enable peripheral request */
	DMA0 -> DMA[0].DCR = DMA_DCR_EINT_MASK | DMA_DCR_SINC_MASK | //DMA_DCR_DINC_MASK |
												DMA_DCR_SSIZE(2) | DMA_DCR_DSIZE(2) |
												DMA_DCR_ERQ_MASK | DMA_DCR_CS_MASK;

	DMA0 -> DMA[0].DCR |= DMA_DCR_D_REQ_MASK | DMA_DCR_EADREQ_MASK;

	/* Configure NVIC for DMA ISR */
	NVIC_SetPriority(DMA0_IRQn, 2);
	NVIC_ClearPendingIRQ(DMA0_IRQn);
	NVIC_EnableIRQ(DMA0_IRQn);

	/* Enable DMA MUX channel with TPM0 overflow as trigger */
	DMAMUX0 -> CHCFG[0] = DMAMUX_CHCFG_SOURCE(TPM0_TRIG);
}


void TPM0_init()
{

	/* Set clock source for TPM */
	SIM -> SOPT2 |= (SIM_SOPT2_TPMSRC(1) | SIM_SOPT2_PLLFLLSEL_MASK);

	TPM0 -> SC = 0;

	TPM0 -> MOD = TPM0_MOD_VAL;
	TPM0 -> CNT = 0;

	TPM0 -> CONF |= TPM_CONF_DBGMODE(3);

	TPM0 -> SC = TPM_SC_PS(0) | TPM_SC_CPWMS(0);

	TPM0 -> CONTROLS[0].CnSC &= TPM_CnSC_MSA(0) | TPM_CnSC_ELSA(0);

	TPM0 -> CONTROLS[0].CnSC |= TPM_CnSC_MSB(1) | TPM_CnSC_ELSB(1) | TPM_CnSC_DMA_MASK;

	TPM0 -> CONTROLS[0].CnV = 0;

	TPM0 -> SC |= TPM_SC_CMOD(1);
}


void DMA0_IRQHandler(void)
{


	uint32_t errors = DMA_DSR_BCR_CE_MASK | DMA_DSR_BCR_BES_MASK |
			              DMA_DSR_BCR_BED_MASK | DMA_DSR_BCR_REQ_MASK;

	if (DMA0 -> DMA[0].DSR_BCR & errors)
	{
		while(1);
	}



	DMA0 -> DMA[0].DSR_BCR |= DMA_DSR_BCR_BCR_MASK;

	/* Clear done flag */
//	DMA0 -> DMA[0].DSR_BCR |= DMA_DSR_BCR_DONE_MASK;
//
//	num_bytes_transferred++;

	/* Continue DMA playback */
	//DMA_SetValues();

//	if(num_bytes_transferred == NEO_DMA_NUM_BYTES)
//	{
//		DMAMUX0 -> CHCFG[0] &= ~DMAMUX_CHCFG_ENBL_MASK;
//		transfer_done = 1;
//	}

	//TPM0 -> SC |= TPM_SC_TOIE_MASK;
	//TPM0 -> CONTROLS[0].CnSC &= ~TPM_CnSC_DMA_MASK;

	transfer_done = 1;
}


void Neo_output()
{
  Neo_init(LED_buffer);

	Neo_SetPixel(LED_buffer, 0, colors_initial);
}


void Neo_loop()
{

	RGB new_colors = {240, 230, 2};
	Neo_PixelTrail(LED_buffer, new_colors, 0, 15, 3, 25);

}


void DMA_SetValues()
{
	/* Initialize source and destination pointers */
	DMA0 -> DMA[0].SAR = DMA_SAR_SAR((uint32_t) &LED_buffer[0]);
	DMA0 -> DMA[0].DAR = DMA_DAR_DAR((uint32_t) &TPM0 -> CONTROLS[0].CnV);

	/* Byte count */
	DMA0 -> DMA[0].DSR_BCR = DMA_DSR_BCR_BCR(NEO_DMA_NUM_BYTES * 2);

	/* Set enable flag */
	DMAMUX0 -> CHCFG[0] |= DMAMUX_CHCFG_ENBL_MASK;

	/*Set Enable Peripheral Request */
	DMA0 -> DMA[0].DCR |= DMA_DCR_ERQ_MASK;
}


void Neo_UpdateStrip()
{
	DMA_SetValues();
	while(!transfer_done);
	transfer_done = 0;
}

//void Neo_PixelTrail(uint16_t* LED_buffer, RGB colors)
//{
//	RGB dimmed_colors;
//	for(uint8_t i = 0; i < 10; i++)
//	{
//		for(uint8_t j = 0; j < i + 1; j++)
//		{
//			for(uint8_t k = 0; k < NUM_COLORS; k++)
//			{
//				dimmed_colors[k] = ((uint32_t)colors[k] * (100-(10*(i-j))))/100;
//			}
//			Neo_SetPixel(LED_buffer, j, dimmed_colors);
//		}
//		DMA_SetValues();
//		while(!transfer_done)
//		transfer_done = 0;
//		/* Dleay */
//		for(uint32_t i = 0; i < 320000; i++);
//	}
//}




