[INF:CM0023] Creating log file ../../build/regression/UnitTest/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

LIB:  work
FILE: top.v
n<> u<0> t<Null_rule> p<604> s<603> l<3:1> el<1:3>
n<> u<1> t<Module_keyword> p<3> s<2> l<3:1> el<3:7>
n<tb_operators> u<2> t<StringConst> p<3> l<3:8> el<3:20>
n<> u<3> t<Module_ansi_header> p<443> c<1> s<24> l<3:1> el<3:22>
n<> u<4> t<NetType_Wire> p<19> s<15> l<5:1> el<5:5>
n<31> u<5> t<IntConst> p<6> l<5:7> el<5:9>
n<> u<6> t<Primary_literal> p<7> c<5> l<5:7> el<5:9>
n<> u<7> t<Constant_primary> p<8> c<6> l<5:7> el<5:9>
n<> u<8> t<Constant_expression> p<13> c<7> s<12> l<5:7> el<5:9>
n<0> u<9> t<IntConst> p<10> l<5:10> el<5:11>
n<> u<10> t<Primary_literal> p<11> c<9> l<5:10> el<5:11>
n<> u<11> t<Constant_primary> p<12> c<10> l<5:10> el<5:11>
n<> u<12> t<Constant_expression> p<13> c<11> l<5:10> el<5:11>
n<> u<13> t<Constant_range> p<14> c<8> l<5:7> el<5:11>
n<> u<14> t<Packed_dimension> p<15> c<13> l<5:6> el<5:12>
n<> u<15> t<Data_type_or_implicit> p<19> c<14> s<18> l<5:6> el<5:12>
n<shifter> u<16> t<StringConst> p<17> l<5:13> el<5:20>
n<> u<17> t<Net_decl_assignment> p<18> c<16> l<5:13> el<5:20>
n<> u<18> t<List_of_net_decl_assignments> p<19> c<17> l<5:13> el<5:20>
n<> u<19> t<Net_declaration> p<20> c<4> l<5:1> el<5:21>
n<> u<20> t<Package_or_generate_item_declaration> p<21> c<19> l<5:1> el<5:21>
n<> u<21> t<Module_or_generate_item_declaration> p<22> c<20> l<5:1> el<5:21>
n<> u<22> t<Module_common_item> p<23> c<21> l<5:1> el<5:21>
n<> u<23> t<Module_or_generate_item> p<24> c<22> l<5:1> el<5:21>
n<> u<24> t<Non_port_module_item> p<443> c<23> s<45> l<5:1> el<5:21>
n<> u<25> t<NetType_Wire> p<40> s<36> l<6:1> el<6:5>
n<31> u<26> t<IntConst> p<27> l<6:7> el<6:9>
n<> u<27> t<Primary_literal> p<28> c<26> l<6:7> el<6:9>
n<> u<28> t<Constant_primary> p<29> c<27> l<6:7> el<6:9>
n<> u<29> t<Constant_expression> p<34> c<28> s<33> l<6:7> el<6:9>
n<0> u<30> t<IntConst> p<31> l<6:10> el<6:11>
n<> u<31> t<Primary_literal> p<32> c<30> l<6:10> el<6:11>
n<> u<32> t<Constant_primary> p<33> c<31> l<6:10> el<6:11>
n<> u<33> t<Constant_expression> p<34> c<32> l<6:10> el<6:11>
n<> u<34> t<Constant_range> p<35> c<29> l<6:7> el<6:11>
n<> u<35> t<Packed_dimension> p<36> c<34> l<6:6> el<6:12>
n<> u<36> t<Data_type_or_implicit> p<40> c<35> s<39> l<6:6> el<6:12>
n<result> u<37> t<StringConst> p<38> l<6:13> el<6:19>
n<> u<38> t<Net_decl_assignment> p<39> c<37> l<6:13> el<6:19>
n<> u<39> t<List_of_net_decl_assignments> p<40> c<38> l<6:13> el<6:19>
n<> u<40> t<Net_declaration> p<41> c<25> l<6:1> el<6:20>
n<> u<41> t<Package_or_generate_item_declaration> p<42> c<40> l<6:1> el<6:20>
n<> u<42> t<Module_or_generate_item_declaration> p<43> c<41> l<6:1> el<6:20>
n<> u<43> t<Module_common_item> p<44> c<42> l<6:1> el<6:20>
n<> u<44> t<Module_or_generate_item> p<45> c<43> l<6:1> el<6:20>
n<> u<45> t<Non_port_module_item> p<443> c<44> s<442> l<6:1> el<6:20>
n<> u<46> t<Dollar_keyword> p<58> s<47> l<10:5> el<10:6>
n<monitor> u<47> t<StringConst> p<58> s<57> l<10:6> el<10:13>
n<shifter> u<48> t<StringConst> p<49> l<10:14> el<10:21>
n<> u<49> t<Primary_literal> p<50> c<48> l<10:14> el<10:21>
n<> u<50> t<Primary> p<51> c<49> l<10:14> el<10:21>
n<> u<51> t<Expression> p<57> c<50> s<56> l<10:14> el<10:21>
n<result> u<52> t<StringConst> p<53> l<10:22> el<10:28>
n<> u<53> t<Primary_literal> p<54> c<52> l<10:22> el<10:28>
n<> u<54> t<Primary> p<55> c<53> l<10:22> el<10:28>
n<> u<55> t<Expression> p<56> c<54> l<10:22> el<10:28>
n<> u<56> t<Argument> p<57> c<55> l<10:22> el<10:28>
n<> u<57> t<List_of_arguments> p<58> c<51> l<10:14> el<10:28>
n<> u<58> t<Subroutine_call> p<59> c<46> l<10:5> el<10:29>
n<> u<59> t<Subroutine_call_statement> p<60> c<58> l<10:5> el<10:30>
n<> u<60> t<Statement_item> p<61> c<59> l<10:5> el<10:30>
n<> u<61> t<Statement> p<62> c<60> l<10:5> el<10:30>
n<> u<62> t<Statement_or_null> p<435> c<61> s<77> l<10:5> el<10:30>
n<shifter> u<63> t<StringConst> p<64> l<11:5> el<11:12>
n<> u<64> t<Ps_or_hierarchical_identifier> p<67> c<63> s<66> l<11:5> el<11:12>
n<> u<65> t<Bit_select> p<66> l<11:13> el<11:13>
n<> u<66> t<Select> p<67> c<65> l<11:13> el<11:13>
n<> u<67> t<Variable_lvalue> p<73> c<64> s<68> l<11:5> el<11:12>
n<> u<68> t<AssignOp_Assign> p<73> s<72> l<11:13> el<11:14>
n<32'b1> u<69> t<IntConst> p<70> l<11:15> el<11:20>
n<> u<70> t<Primary_literal> p<71> c<69> l<11:15> el<11:20>
n<> u<71> t<Primary> p<72> c<70> l<11:15> el<11:20>
n<> u<72> t<Expression> p<73> c<71> l<11:15> el<11:20>
n<> u<73> t<Operator_assignment> p<74> c<67> l<11:5> el<11:20>
n<> u<74> t<Blocking_assignment> p<75> c<73> l<11:5> el<11:20>
n<> u<75> t<Statement_item> p<76> c<74> l<11:5> el<11:21>
n<> u<76> t<Statement> p<77> c<75> l<11:5> el<11:21>
n<> u<77> t<Statement_or_null> p<435> c<76> s<98> l<11:5> el<11:21>
n<result> u<78> t<StringConst> p<79> l<13:5> el<13:11>
n<> u<79> t<Ps_or_hierarchical_identifier> p<82> c<78> s<81> l<13:5> el<13:11>
n<> u<80> t<Bit_select> p<81> l<13:12> el<13:12>
n<> u<81> t<Select> p<82> c<80> l<13:12> el<13:12>
n<> u<82> t<Variable_lvalue> p<94> c<79> s<83> l<13:5> el<13:11>
n<> u<83> t<AssignOp_Assign> p<94> s<93> l<13:12> el<13:13>
n<shifter> u<84> t<StringConst> p<85> l<13:14> el<13:21>
n<> u<85> t<Primary_literal> p<86> c<84> l<13:14> el<13:21>
n<> u<86> t<Primary> p<87> c<85> l<13:14> el<13:21>
n<> u<87> t<Expression> p<93> c<86> s<92> l<13:14> el<13:21>
n<4> u<88> t<IntConst> p<89> l<13:25> el<13:26>
n<> u<89> t<Primary_literal> p<90> c<88> l<13:25> el<13:26>
n<> u<90> t<Primary> p<91> c<89> l<13:25> el<13:26>
n<> u<91> t<Expression> p<93> c<90> l<13:25> el<13:26>
n<> u<92> t<BinOp_ShiftLeft> p<93> s<91> l<13:22> el<13:24>
n<> u<93> t<Expression> p<94> c<87> l<13:14> el<13:26>
n<> u<94> t<Operator_assignment> p<95> c<82> l<13:5> el<13:26>
n<> u<95> t<Blocking_assignment> p<96> c<94> l<13:5> el<13:26>
n<> u<96> t<Statement_item> p<97> c<95> l<13:5> el<13:27>
n<> u<97> t<Statement> p<98> c<96> l<13:5> el<13:27>
n<> u<98> t<Statement_or_null> p<435> c<97> s<119> l<13:5> el<13:27>
n<result> u<99> t<StringConst> p<100> l<14:5> el<14:11>
n<> u<100> t<Ps_or_hierarchical_identifier> p<103> c<99> s<102> l<14:5> el<14:11>
n<> u<101> t<Bit_select> p<102> l<14:12> el<14:12>
n<> u<102> t<Select> p<103> c<101> l<14:12> el<14:12>
n<> u<103> t<Variable_lvalue> p<115> c<100> s<104> l<14:5> el<14:11>
n<> u<104> t<AssignOp_Assign> p<115> s<114> l<14:12> el<14:13>
n<shifter> u<105> t<StringConst> p<106> l<14:14> el<14:21>
n<> u<106> t<Primary_literal> p<107> c<105> l<14:14> el<14:21>
n<> u<107> t<Primary> p<108> c<106> l<14:14> el<14:21>
n<> u<108> t<Expression> p<114> c<107> s<113> l<14:14> el<14:21>
n<4> u<109> t<IntConst> p<110> l<14:25> el<14:26>
n<> u<110> t<Primary_literal> p<111> c<109> l<14:25> el<14:26>
n<> u<111> t<Primary> p<112> c<110> l<14:25> el<14:26>
n<> u<112> t<Expression> p<114> c<111> l<14:25> el<14:26>
n<> u<113> t<BinOp_ShiftRight> p<114> s<112> l<14:22> el<14:24>
n<> u<114> t<Expression> p<115> c<108> l<14:14> el<14:26>
n<> u<115> t<Operator_assignment> p<116> c<103> l<14:5> el<14:26>
n<> u<116> t<Blocking_assignment> p<117> c<115> l<14:5> el<14:26>
n<> u<117> t<Statement_item> p<118> c<116> l<14:5> el<14:27>
n<> u<118> t<Statement> p<119> c<117> l<14:5> el<14:27>
n<> u<119> t<Statement_or_null> p<435> c<118> s<140> l<14:5> el<14:27>
n<result> u<120> t<StringConst> p<121> l<15:5> el<15:11>
n<> u<121> t<Ps_or_hierarchical_identifier> p<124> c<120> s<123> l<15:5> el<15:11>
n<> u<122> t<Bit_select> p<123> l<15:12> el<15:12>
n<> u<123> t<Select> p<124> c<122> l<15:12> el<15:12>
n<> u<124> t<Variable_lvalue> p<136> c<121> s<125> l<15:5> el<15:11>
n<> u<125> t<AssignOp_Assign> p<136> s<135> l<15:12> el<15:13>
n<shifter> u<126> t<StringConst> p<127> l<15:14> el<15:21>
n<> u<127> t<Primary_literal> p<128> c<126> l<15:14> el<15:21>
n<> u<128> t<Primary> p<129> c<127> l<15:14> el<15:21>
n<> u<129> t<Expression> p<135> c<128> s<134> l<15:14> el<15:21>
n<4> u<130> t<IntConst> p<131> l<15:25> el<15:26>
n<> u<131> t<Primary_literal> p<132> c<130> l<15:25> el<15:26>
n<> u<132> t<Primary> p<133> c<131> l<15:25> el<15:26>
n<> u<133> t<Expression> p<135> c<132> l<15:25> el<15:26>
n<> u<134> t<BinOp_ShiftLeft> p<135> s<133> l<15:22> el<15:24>
n<> u<135> t<Expression> p<136> c<129> l<15:14> el<15:26>
n<> u<136> t<Operator_assignment> p<137> c<124> l<15:5> el<15:26>
n<> u<137> t<Blocking_assignment> p<138> c<136> l<15:5> el<15:26>
n<> u<138> t<Statement_item> p<139> c<137> l<15:5> el<15:27>
n<> u<139> t<Statement> p<140> c<138> l<15:5> el<15:27>
n<> u<140> t<Statement_or_null> p<435> c<139> s<168> l<15:5> el<15:27>
n<result> u<141> t<StringConst> p<142> l<16:5> el<16:11>
n<> u<142> t<Ps_or_hierarchical_identifier> p<145> c<141> s<144> l<16:5> el<16:11>
n<> u<143> t<Bit_select> p<144> l<16:12> el<16:12>
n<> u<144> t<Select> p<145> c<143> l<16:12> el<16:12>
n<> u<145> t<Variable_lvalue> p<164> c<142> s<146> l<16:5> el<16:11>
n<> u<146> t<AssignOp_Assign> p<164> s<163> l<16:12> el<16:13>
n<> u<147> t<Number_1Tickb1> p<148> l<16:15> el<16:19>
n<> u<148> t<Primary_literal> p<149> c<147> l<16:15> el<16:19>
n<> u<149> t<Primary> p<150> c<148> l<16:15> el<16:19>
n<> u<150> t<Expression> p<155> c<149> s<154> l<16:15> el<16:19>
n<31'b0> u<151> t<IntConst> p<152> l<16:20> el<16:25>
n<> u<152> t<Primary_literal> p<153> c<151> l<16:20> el<16:25>
n<> u<153> t<Primary> p<154> c<152> l<16:20> el<16:25>
n<> u<154> t<Expression> p<155> c<153> l<16:20> el<16:25>
n<> u<155> t<Concatenation> p<156> c<150> l<16:14> el<16:26>
n<> u<156> t<Primary> p<157> c<155> l<16:14> el<16:26>
n<> u<157> t<Expression> p<163> c<156> s<162> l<16:14> el<16:26>
n<31> u<158> t<IntConst> p<159> l<16:31> el<16:33>
n<> u<159> t<Primary_literal> p<160> c<158> l<16:31> el<16:33>
n<> u<160> t<Primary> p<161> c<159> l<16:31> el<16:33>
n<> u<161> t<Expression> p<163> c<160> l<16:31> el<16:33>
n<> u<162> t<BinOp_ArithShiftRight> p<163> s<161> l<16:27> el<16:30>
n<> u<163> t<Expression> p<164> c<157> l<16:14> el<16:33>
n<> u<164> t<Operator_assignment> p<165> c<145> l<16:5> el<16:33>
n<> u<165> t<Blocking_assignment> p<166> c<164> l<16:5> el<16:33>
n<> u<166> t<Statement_item> p<167> c<165> l<16:5> el<16:34>
n<> u<167> t<Statement> p<168> c<166> l<16:5> el<16:34>
n<> u<168> t<Statement_or_null> p<435> c<167> s<196> l<16:5> el<16:34>
n<result> u<169> t<StringConst> p<170> l<17:5> el<17:11>
n<> u<170> t<Ps_or_hierarchical_identifier> p<173> c<169> s<172> l<17:5> el<17:11>
n<> u<171> t<Bit_select> p<172> l<17:12> el<17:12>
n<> u<172> t<Select> p<173> c<171> l<17:12> el<17:12>
n<> u<173> t<Variable_lvalue> p<192> c<170> s<174> l<17:5> el<17:11>
n<> u<174> t<AssignOp_Assign> p<192> s<191> l<17:12> el<17:13>
n<> u<175> t<Number_1Tickb0> p<176> l<17:15> el<17:19>
n<> u<176> t<Primary_literal> p<177> c<175> l<17:15> el<17:19>
n<> u<177> t<Primary> p<178> c<176> l<17:15> el<17:19>
n<> u<178> t<Expression> p<183> c<177> s<182> l<17:15> el<17:19>
n<31'b1> u<179> t<IntConst> p<180> l<17:20> el<17:25>
n<> u<180> t<Primary_literal> p<181> c<179> l<17:20> el<17:25>
n<> u<181> t<Primary> p<182> c<180> l<17:20> el<17:25>
n<> u<182> t<Expression> p<183> c<181> l<17:20> el<17:25>
n<> u<183> t<Concatenation> p<184> c<178> l<17:14> el<17:26>
n<> u<184> t<Primary> p<185> c<183> l<17:14> el<17:26>
n<> u<185> t<Expression> p<191> c<184> s<190> l<17:14> el<17:26>
n<31> u<186> t<IntConst> p<187> l<17:31> el<17:33>
n<> u<187> t<Primary_literal> p<188> c<186> l<17:31> el<17:33>
n<> u<188> t<Primary> p<189> c<187> l<17:31> el<17:33>
n<> u<189> t<Expression> p<191> c<188> l<17:31> el<17:33>
n<> u<190> t<BinOp_ArithShiftLeft> p<191> s<189> l<17:27> el<17:30>
n<> u<191> t<Expression> p<192> c<185> l<17:14> el<17:33>
n<> u<192> t<Operator_assignment> p<193> c<173> l<17:5> el<17:33>
n<> u<193> t<Blocking_assignment> p<194> c<192> l<17:5> el<17:33>
n<> u<194> t<Statement_item> p<195> c<193> l<17:5> el<17:34>
n<> u<195> t<Statement> p<196> c<194> l<17:5> el<17:34>
n<> u<196> t<Statement_or_null> p<435> c<195> s<217> l<17:5> el<17:34>
n<result> u<197> t<StringConst> p<198> l<19:5> el<19:11>
n<> u<198> t<Ps_or_hierarchical_identifier> p<201> c<197> s<200> l<19:5> el<19:11>
n<> u<199> t<Bit_select> p<200> l<19:12> el<19:12>
n<> u<200> t<Select> p<201> c<199> l<19:12> el<19:12>
n<> u<201> t<Variable_lvalue> p<213> c<198> s<202> l<19:5> el<19:11>
n<> u<202> t<AssignOp_Assign> p<213> s<212> l<19:12> el<19:13>
n<shifter> u<203> t<StringConst> p<204> l<19:14> el<19:21>
n<> u<204> t<Primary_literal> p<205> c<203> l<19:14> el<19:21>
n<> u<205> t<Primary> p<206> c<204> l<19:14> el<19:21>
n<> u<206> t<Expression> p<212> c<205> s<211> l<19:14> el<19:21>
n<2> u<207> t<IntConst> p<208> l<19:25> el<19:26>
n<> u<208> t<Primary_literal> p<209> c<207> l<19:25> el<19:26>
n<> u<209> t<Primary> p<210> c<208> l<19:25> el<19:26>
n<> u<210> t<Expression> p<212> c<209> l<19:25> el<19:26>
n<> u<211> t<BinOp_MultMult> p<212> s<210> l<19:22> el<19:24>
n<> u<212> t<Expression> p<213> c<206> l<19:14> el<19:26>
n<> u<213> t<Operator_assignment> p<214> c<201> l<19:5> el<19:26>
n<> u<214> t<Blocking_assignment> p<215> c<213> l<19:5> el<19:26>
n<> u<215> t<Statement_item> p<216> c<214> l<19:5> el<19:27>
n<> u<216> t<Statement> p<217> c<215> l<19:5> el<19:27>
n<> u<217> t<Statement_or_null> p<435> c<216> s<238> l<19:5> el<19:27>
n<result> u<218> t<StringConst> p<219> l<20:5> el<20:11>
n<> u<219> t<Ps_or_hierarchical_identifier> p<222> c<218> s<221> l<20:5> el<20:11>
n<> u<220> t<Bit_select> p<221> l<20:12> el<20:12>
n<> u<221> t<Select> p<222> c<220> l<20:12> el<20:12>
n<> u<222> t<Variable_lvalue> p<234> c<219> s<223> l<20:5> el<20:11>
n<> u<223> t<AssignOp_Assign> p<234> s<233> l<20:12> el<20:13>
n<result> u<224> t<StringConst> p<225> l<20:14> el<20:20>
n<> u<225> t<Primary_literal> p<226> c<224> l<20:14> el<20:20>
n<> u<226> t<Primary> p<227> c<225> l<20:14> el<20:20>
n<> u<227> t<Expression> p<233> c<226> s<232> l<20:14> el<20:20>
n<4> u<228> t<IntConst> p<229> l<20:23> el<20:24>
n<> u<229> t<Primary_literal> p<230> c<228> l<20:23> el<20:24>
n<> u<230> t<Primary> p<231> c<229> l<20:23> el<20:24>
n<> u<231> t<Expression> p<233> c<230> l<20:23> el<20:24>
n<> u<232> t<BinOp_Percent> p<233> s<231> l<20:21> el<20:22>
n<> u<233> t<Expression> p<234> c<227> l<20:14> el<20:24>
n<> u<234> t<Operator_assignment> p<235> c<222> l<20:5> el<20:24>
n<> u<235> t<Blocking_assignment> p<236> c<234> l<20:5> el<20:24>
n<> u<236> t<Statement_item> p<237> c<235> l<20:5> el<20:25>
n<> u<237> t<Statement> p<238> c<236> l<20:5> el<20:25>
n<> u<238> t<Statement_or_null> p<435> c<237> s<370> l<20:5> el<20:25>
n<shifter> u<239> t<StringConst> p<240> l<22:8> el<22:15>
n<> u<240> t<Primary_literal> p<241> c<239> l<22:8> el<22:15>
n<> u<241> t<Primary> p<242> c<240> l<22:8> el<22:15>
n<> u<242> t<Expression> p<248> c<241> s<247> l<22:8> el<22:15>
n<result> u<243> t<StringConst> p<244> l<22:19> el<22:25>
n<> u<244> t<Primary_literal> p<245> c<243> l<22:19> el<22:25>
n<> u<245> t<Primary> p<246> c<244> l<22:19> el<22:25>
n<> u<246> t<Expression> p<248> c<245> l<22:19> el<22:25>
n<> u<247> t<BinOp_GreatEqual> p<248> s<246> l<22:16> el<22:18>
n<> u<248> t<Expression> p<249> c<242> l<22:8> el<22:25>
n<> u<249> t<Expression_or_cond_pattern> p<250> c<248> l<22:8> el<22:25>
n<> u<250> t<Cond_predicate> p<367> c<249> s<267> l<22:8> el<22:25>
n<> u<251> t<Dollar_keyword> p<258> s<252> l<23:9> el<23:10>
n<display> u<252> t<StringConst> p<258> s<257> l<23:10> el<23:17>
n<"GTE TEST 1"> u<253> t<StringLiteral> p<254> l<23:18> el<23:30>
n<> u<254> t<Primary_literal> p<255> c<253> l<23:18> el<23:30>
n<> u<255> t<Primary> p<256> c<254> l<23:18> el<23:30>
n<> u<256> t<Expression> p<257> c<255> l<23:18> el<23:30>
n<> u<257> t<List_of_arguments> p<258> c<256> l<23:18> el<23:30>
n<> u<258> t<Subroutine_call> p<259> c<251> l<23:9> el<23:31>
n<> u<259> t<Subroutine_call_statement> p<260> c<258> l<23:9> el<23:32>
n<> u<260> t<Statement_item> p<261> c<259> l<23:9> el<23:32>
n<> u<261> t<Statement> p<262> c<260> l<23:9> el<23:32>
n<> u<262> t<Statement_or_null> p<264> c<261> s<263> l<23:9> el<23:32>
n<> u<263> t<End> p<264> l<24:5> el<24:8>
n<> u<264> t<Seq_block> p<265> c<262> l<22:27> el<24:8>
n<> u<265> t<Statement_item> p<266> c<264> l<22:27> el<24:8>
n<> u<266> t<Statement> p<267> c<265> l<22:27> el<24:8>
n<> u<267> t<Statement_or_null> p<367> c<266> s<366> l<22:27> el<24:8>
n<shifter> u<268> t<StringConst> p<269> l<24:17> el<24:24>
n<> u<269> t<Primary_literal> p<270> c<268> l<24:17> el<24:24>
n<> u<270> t<Primary> p<271> c<269> l<24:17> el<24:24>
n<> u<271> t<Expression> p<277> c<270> s<276> l<24:17> el<24:24>
n<result> u<272> t<StringConst> p<273> l<24:28> el<24:34>
n<> u<273> t<Primary_literal> p<274> c<272> l<24:28> el<24:34>
n<> u<274> t<Primary> p<275> c<273> l<24:28> el<24:34>
n<> u<275> t<Expression> p<277> c<274> l<24:28> el<24:34>
n<> u<276> t<BinOp_Not> p<277> s<275> l<24:25> el<24:27>
n<> u<277> t<Expression> p<278> c<271> l<24:17> el<24:34>
n<> u<278> t<Expression_or_cond_pattern> p<279> c<277> l<24:17> el<24:34>
n<> u<279> t<Cond_predicate> p<363> c<278> s<296> l<24:17> el<24:34>
n<> u<280> t<Dollar_keyword> p<287> s<281> l<25:9> el<25:10>
n<display> u<281> t<StringConst> p<287> s<286> l<25:10> el<25:17>
n<"GTE TEST 2"> u<282> t<StringLiteral> p<283> l<25:18> el<25:30>
n<> u<283> t<Primary_literal> p<284> c<282> l<25:18> el<25:30>
n<> u<284> t<Primary> p<285> c<283> l<25:18> el<25:30>
n<> u<285> t<Expression> p<286> c<284> l<25:18> el<25:30>
n<> u<286> t<List_of_arguments> p<287> c<285> l<25:18> el<25:30>
n<> u<287> t<Subroutine_call> p<288> c<280> l<25:9> el<25:31>
n<> u<288> t<Subroutine_call_statement> p<289> c<287> l<25:9> el<25:32>
n<> u<289> t<Statement_item> p<290> c<288> l<25:9> el<25:32>
n<> u<290> t<Statement> p<291> c<289> l<25:9> el<25:32>
n<> u<291> t<Statement_or_null> p<293> c<290> s<292> l<25:9> el<25:32>
n<> u<292> t<End> p<293> l<26:5> el<26:8>
n<> u<293> t<Seq_block> p<294> c<291> l<24:36> el<26:8>
n<> u<294> t<Statement_item> p<295> c<293> l<24:36> el<26:8>
n<> u<295> t<Statement> p<296> c<294> l<24:36> el<26:8>
n<> u<296> t<Statement_or_null> p<363> c<295> s<362> l<24:36> el<26:8>
n<shifter> u<297> t<StringConst> p<298> l<26:17> el<26:24>
n<> u<298> t<Primary_literal> p<299> c<297> l<26:17> el<26:24>
n<> u<299> t<Primary> p<300> c<298> l<26:17> el<26:24>
n<> u<300> t<Expression> p<306> c<299> s<305> l<26:17> el<26:24>
n<result> u<301> t<StringConst> p<302> l<26:29> el<26:35>
n<> u<302> t<Primary_literal> p<303> c<301> l<26:29> el<26:35>
n<> u<303> t<Primary> p<304> c<302> l<26:29> el<26:35>
n<> u<304> t<Expression> p<306> c<303> l<26:29> el<26:35>
n<> u<305> t<BinOp_FourStateLogicEqual> p<306> s<304> l<26:25> el<26:28>
n<> u<306> t<Expression> p<307> c<300> l<26:17> el<26:35>
n<> u<307> t<Expression_or_cond_pattern> p<308> c<306> l<26:17> el<26:35>
n<> u<308> t<Cond_predicate> p<359> c<307> s<325> l<26:17> el<26:35>
n<> u<309> t<Dollar_keyword> p<316> s<310> l<27:9> el<27:10>
n<display> u<310> t<StringConst> p<316> s<315> l<27:10> el<27:17>
n<"GTE TEST 3"> u<311> t<StringLiteral> p<312> l<27:18> el<27:30>
n<> u<312> t<Primary_literal> p<313> c<311> l<27:18> el<27:30>
n<> u<313> t<Primary> p<314> c<312> l<27:18> el<27:30>
n<> u<314> t<Expression> p<315> c<313> l<27:18> el<27:30>
n<> u<315> t<List_of_arguments> p<316> c<314> l<27:18> el<27:30>
n<> u<316> t<Subroutine_call> p<317> c<309> l<27:9> el<27:31>
n<> u<317> t<Subroutine_call_statement> p<318> c<316> l<27:9> el<27:32>
n<> u<318> t<Statement_item> p<319> c<317> l<27:9> el<27:32>
n<> u<319> t<Statement> p<320> c<318> l<27:9> el<27:32>
n<> u<320> t<Statement_or_null> p<322> c<319> s<321> l<27:9> el<27:32>
n<> u<321> t<End> p<322> l<28:5> el<28:8>
n<> u<322> t<Seq_block> p<323> c<320> l<26:37> el<28:8>
n<> u<323> t<Statement_item> p<324> c<322> l<26:37> el<28:8>
n<> u<324> t<Statement> p<325> c<323> l<26:37> el<28:8>
n<> u<325> t<Statement_or_null> p<359> c<324> s<358> l<26:37> el<28:8>
n<shifter> u<326> t<StringConst> p<327> l<28:17> el<28:24>
n<> u<327> t<Primary_literal> p<328> c<326> l<28:17> el<28:24>
n<> u<328> t<Primary> p<329> c<327> l<28:17> el<28:24>
n<> u<329> t<Expression> p<335> c<328> s<334> l<28:17> el<28:24>
n<result> u<330> t<StringConst> p<331> l<28:29> el<28:35>
n<> u<331> t<Primary_literal> p<332> c<330> l<28:29> el<28:35>
n<> u<332> t<Primary> p<333> c<331> l<28:29> el<28:35>
n<> u<333> t<Expression> p<335> c<332> l<28:29> el<28:35>
n<> u<334> t<BinOp_FourStateLogicNotEqual> p<335> s<333> l<28:25> el<28:28>
n<> u<335> t<Expression> p<336> c<329> l<28:17> el<28:35>
n<> u<336> t<Expression_or_cond_pattern> p<337> c<335> l<28:17> el<28:35>
n<> u<337> t<Cond_predicate> p<355> c<336> s<354> l<28:17> el<28:35>
n<> u<338> t<Dollar_keyword> p<345> s<339> l<29:9> el<29:10>
n<display> u<339> t<StringConst> p<345> s<344> l<29:10> el<29:17>
n<"GTE TEST 3"> u<340> t<StringLiteral> p<341> l<29:18> el<29:30>
n<> u<341> t<Primary_literal> p<342> c<340> l<29:18> el<29:30>
n<> u<342> t<Primary> p<343> c<341> l<29:18> el<29:30>
n<> u<343> t<Expression> p<344> c<342> l<29:18> el<29:30>
n<> u<344> t<List_of_arguments> p<345> c<343> l<29:18> el<29:30>
n<> u<345> t<Subroutine_call> p<346> c<338> l<29:9> el<29:31>
n<> u<346> t<Subroutine_call_statement> p<347> c<345> l<29:9> el<29:32>
n<> u<347> t<Statement_item> p<348> c<346> l<29:9> el<29:32>
n<> u<348> t<Statement> p<349> c<347> l<29:9> el<29:32>
n<> u<349> t<Statement_or_null> p<351> c<348> s<350> l<29:9> el<29:32>
n<> u<350> t<End> p<351> l<30:5> el<30:8>
n<> u<351> t<Seq_block> p<352> c<349> l<28:37> el<30:8>
n<> u<352> t<Statement_item> p<353> c<351> l<28:37> el<30:8>
n<> u<353> t<Statement> p<354> c<352> l<28:37> el<30:8>
n<> u<354> t<Statement_or_null> p<355> c<353> l<28:37> el<30:8>
n<> u<355> t<Conditional_statement> p<356> c<337> l<28:14> el<30:8>
n<> u<356> t<Statement_item> p<357> c<355> l<28:14> el<30:8>
n<> u<357> t<Statement> p<358> c<356> l<28:14> el<30:8>
n<> u<358> t<Statement_or_null> p<359> c<357> l<28:14> el<30:8>
n<> u<359> t<Conditional_statement> p<360> c<308> l<26:14> el<30:8>
n<> u<360> t<Statement_item> p<361> c<359> l<26:14> el<30:8>
n<> u<361> t<Statement> p<362> c<360> l<26:14> el<30:8>
n<> u<362> t<Statement_or_null> p<363> c<361> l<26:14> el<30:8>
n<> u<363> t<Conditional_statement> p<364> c<279> l<24:14> el<30:8>
n<> u<364> t<Statement_item> p<365> c<363> l<24:14> el<30:8>
n<> u<365> t<Statement> p<366> c<364> l<24:14> el<30:8>
n<> u<366> t<Statement_or_null> p<367> c<365> l<24:14> el<30:8>
n<> u<367> t<Conditional_statement> p<368> c<250> l<22:5> el<30:8>
n<> u<368> t<Statement_item> p<369> c<367> l<22:5> el<30:8>
n<> u<369> t<Statement> p<370> c<368> l<22:5> el<30:8>
n<> u<370> t<Statement_or_null> p<435> c<369> s<391> l<22:5> el<30:8>
n<result> u<371> t<StringConst> p<372> l<32:5> el<32:11>
n<> u<372> t<Ps_or_hierarchical_identifier> p<375> c<371> s<374> l<32:5> el<32:11>
n<> u<373> t<Bit_select> p<374> l<32:13> el<32:13>
n<> u<374> t<Select> p<375> c<373> l<32:13> el<32:13>
n<> u<375> t<Variable_lvalue> p<387> c<372> s<376> l<32:5> el<32:11>
n<> u<376> t<AssignOp_Assign> p<387> s<386> l<32:13> el<32:14>
n<shifter> u<377> t<StringConst> p<378> l<32:15> el<32:22>
n<> u<378> t<Primary_literal> p<379> c<377> l<32:15> el<32:22>
n<> u<379> t<Primary> p<380> c<378> l<32:15> el<32:22>
n<> u<380> t<Expression> p<386> c<379> s<385> l<32:15> el<32:22>
n<shifter> u<381> t<StringConst> p<382> l<32:27> el<32:34>
n<> u<382> t<Primary_literal> p<383> c<381> l<32:27> el<32:34>
n<> u<383> t<Primary> p<384> c<382> l<32:27> el<32:34>
n<> u<384> t<Expression> p<386> c<383> l<32:27> el<32:34>
n<> u<385> t<BinOp_FourStateLogicNotEqual> p<386> s<384> l<32:23> el<32:26>
n<> u<386> t<Expression> p<387> c<380> l<32:15> el<32:34>
n<> u<387> t<Operator_assignment> p<388> c<375> l<32:5> el<32:34>
n<> u<388> t<Blocking_assignment> p<389> c<387> l<32:5> el<32:34>
n<> u<389> t<Statement_item> p<390> c<388> l<32:5> el<32:35>
n<> u<390> t<Statement> p<391> c<389> l<32:5> el<32:35>
n<> u<391> t<Statement_or_null> p<435> c<390> s<412> l<32:5> el<32:35>
n<shifter> u<392> t<StringConst> p<393> l<34:5> el<34:12>
n<> u<393> t<Ps_or_hierarchical_identifier> p<396> c<392> s<395> l<34:5> el<34:12>
n<> u<394> t<Bit_select> p<395> l<34:13> el<34:13>
n<> u<395> t<Select> p<396> c<394> l<34:13> el<34:13>
n<> u<396> t<Variable_lvalue> p<408> c<393> s<397> l<34:5> el<34:12>
n<> u<397> t<AssignOp_Assign> p<408> s<407> l<34:13> el<34:14>
n<shifter> u<398> t<StringConst> p<399> l<34:15> el<34:22>
n<> u<399> t<Primary_literal> p<400> c<398> l<34:15> el<34:22>
n<> u<400> t<Primary> p<401> c<399> l<34:15> el<34:22>
n<> u<401> t<Expression> p<407> c<400> s<406> l<34:15> el<34:22>
n<result> u<402> t<StringConst> p<403> l<34:26> el<34:32>
n<> u<403> t<Primary_literal> p<404> c<402> l<34:26> el<34:32>
n<> u<404> t<Primary> p<405> c<403> l<34:26> el<34:32>
n<> u<405> t<Expression> p<407> c<404> l<34:26> el<34:32>
n<> u<406> t<BinOp_ReductNand> p<407> s<405> l<34:23> el<34:25>
n<> u<407> t<Expression> p<408> c<401> l<34:15> el<34:32>
n<> u<408> t<Operator_assignment> p<409> c<396> l<34:5> el<34:32>
n<> u<409> t<Blocking_assignment> p<410> c<408> l<34:5> el<34:32>
n<> u<410> t<Statement_item> p<411> c<409> l<34:5> el<34:33>
n<> u<411> t<Statement> p<412> c<410> l<34:5> el<34:33>
n<> u<412> t<Statement_or_null> p<435> c<411> s<433> l<34:5> el<34:33>
n<shifter> u<413> t<StringConst> p<414> l<35:5> el<35:12>
n<> u<414> t<Ps_or_hierarchical_identifier> p<417> c<413> s<416> l<35:5> el<35:12>
n<> u<415> t<Bit_select> p<416> l<35:13> el<35:13>
n<> u<416> t<Select> p<417> c<415> l<35:13> el<35:13>
n<> u<417> t<Variable_lvalue> p<429> c<414> s<418> l<35:5> el<35:12>
n<> u<418> t<AssignOp_Assign> p<429> s<428> l<35:13> el<35:14>
n<shifter> u<419> t<StringConst> p<420> l<35:15> el<35:22>
n<> u<420> t<Primary_literal> p<421> c<419> l<35:15> el<35:22>
n<> u<421> t<Primary> p<422> c<420> l<35:15> el<35:22>
n<> u<422> t<Expression> p<428> c<421> s<427> l<35:15> el<35:22>
n<result> u<423> t<StringConst> p<424> l<35:26> el<35:32>
n<> u<424> t<Primary_literal> p<425> c<423> l<35:26> el<35:32>
n<> u<425> t<Primary> p<426> c<424> l<35:26> el<35:32>
n<> u<426> t<Expression> p<428> c<425> l<35:26> el<35:32>
n<> u<427> t<Unary_ReductNor> p<428> s<426> l<35:23> el<35:25>
n<> u<428> t<Expression> p<429> c<422> l<35:15> el<35:32>
n<> u<429> t<Operator_assignment> p<430> c<417> l<35:5> el<35:32>
n<> u<430> t<Blocking_assignment> p<431> c<429> l<35:5> el<35:32>
n<> u<431> t<Statement_item> p<432> c<430> l<35:5> el<35:33>
n<> u<432> t<Statement> p<433> c<431> l<35:5> el<35:33>
n<> u<433> t<Statement_or_null> p<435> c<432> s<434> l<35:5> el<35:33>
n<> u<434> t<End> p<435> l<36:1> el<36:4>
n<> u<435> t<Seq_block> p<436> c<62> l<8:9> el<36:4>
n<> u<436> t<Statement_item> p<437> c<435> l<8:9> el<36:4>
n<> u<437> t<Statement> p<438> c<436> l<8:9> el<36:4>
n<> u<438> t<Statement_or_null> p<439> c<437> l<8:9> el<36:4>
n<> u<439> t<Initial_construct> p<440> c<438> l<8:1> el<36:4>
n<> u<440> t<Module_common_item> p<441> c<439> l<8:1> el<36:4>
n<> u<441> t<Module_or_generate_item> p<442> c<440> l<8:1> el<36:4>
n<> u<442> t<Non_port_module_item> p<443> c<441> l<8:1> el<36:4>
n<> u<443> t<Module_declaration> p<444> c<3> l<3:1> el<38:10>
n<> u<444> t<Description> p<603> c<443> s<500> l<3:1> el<38:10>
n<> u<445> t<Module_keyword> p<460> s<446> l<40:1> el<40:7>
n<top> u<446> t<StringConst> p<460> s<459> l<40:8> el<40:11>
n<> u<447> t<PortDir_Inp> p<450> s<449> l<40:13> el<40:18>
n<> u<448> t<Data_type_or_implicit> p<449> l<40:19> el<40:19>
n<> u<449> t<Net_port_type> p<450> c<448> l<40:19> el<40:19>
n<> u<450> t<Net_port_header> p<452> c<447> s<451> l<40:13> el<40:18>
n<i> u<451> t<StringConst> p<452> l<40:19> el<40:20>
n<> u<452> t<Ansi_port_declaration> p<459> c<450> s<458> l<40:13> el<40:20>
n<> u<453> t<PortDir_Out> p<456> s<455> l<40:22> el<40:28>
n<> u<454> t<Data_type_or_implicit> p<455> l<40:29> el<40:29>
n<> u<455> t<Net_port_type> p<456> c<454> l<40:29> el<40:29>
n<> u<456> t<Net_port_header> p<458> c<453> s<457> l<40:22> el<40:28>
n<o> u<457> t<StringConst> p<458> l<40:29> el<40:30>
n<> u<458> t<Ansi_port_declaration> p<459> c<456> l<40:22> el<40:30>
n<> u<459> t<List_of_port_declarations> p<460> c<452> l<40:12> el<40:31>
n<> u<460> t<Module_ansi_header> p<499> c<445> s<471> l<40:1> el<40:32>
n<> u<461> t<NetType_Wire> p<466> s<462> l<41:1> el<41:5>
n<> u<462> t<Data_type_or_implicit> p<466> s<465> l<41:6> el<41:6>
n<i> u<463> t<StringConst> p<464> l<41:6> el<41:7>
n<> u<464> t<Net_decl_assignment> p<465> c<463> l<41:6> el<41:7>
n<> u<465> t<List_of_net_decl_assignments> p<466> c<464> l<41:6> el<41:7>
n<> u<466> t<Net_declaration> p<467> c<461> l<41:1> el<41:8>
n<> u<467> t<Package_or_generate_item_declaration> p<468> c<466> l<41:1> el<41:8>
n<> u<468> t<Module_or_generate_item_declaration> p<469> c<467> l<41:1> el<41:8>
n<> u<469> t<Module_common_item> p<470> c<468> l<41:1> el<41:8>
n<> u<470> t<Module_or_generate_item> p<471> c<469> l<41:1> el<41:8>
n<> u<471> t<Non_port_module_item> p<499> c<470> s<483> l<41:1> el<41:8>
n<> u<472> t<IntVec_TypeReg> p<473> l<42:1> el<42:4>
n<> u<473> t<Data_type> p<477> c<472> s<476> l<42:1> el<42:4>
n<o> u<474> t<StringConst> p<475> l<42:5> el<42:6>
n<> u<475> t<Variable_decl_assignment> p<476> c<474> l<42:5> el<42:6>
n<> u<476> t<List_of_variable_decl_assignments> p<477> c<475> l<42:5> el<42:6>
n<> u<477> t<Variable_declaration> p<478> c<473> l<42:1> el<42:7>
n<> u<478> t<Data_declaration> p<479> c<477> l<42:1> el<42:7>
n<> u<479> t<Package_or_generate_item_declaration> p<480> c<478> l<42:1> el<42:7>
n<> u<480> t<Module_or_generate_item_declaration> p<481> c<479> l<42:1> el<42:7>
n<> u<481> t<Module_common_item> p<482> c<480> l<42:1> el<42:7>
n<> u<482> t<Module_or_generate_item> p<483> c<481> l<42:1> el<42:7>
n<> u<483> t<Non_port_module_item> p<499> c<482> s<498> l<42:1> el<42:7>
n<o> u<484> t<StringConst> p<485> l<43:8> el<43:9>
n<> u<485> t<Ps_or_hierarchical_identifier> p<488> c<484> s<487> l<43:8> el<43:9>
n<> u<486> t<Constant_bit_select> p<487> l<43:10> el<43:10>
n<> u<487> t<Constant_select> p<488> c<486> l<43:10> el<43:10>
n<> u<488> t<Net_lvalue> p<493> c<485> s<492> l<43:8> el<43:9>
n<i> u<489> t<StringConst> p<490> l<43:12> el<43:13>
n<> u<490> t<Primary_literal> p<491> c<489> l<43:12> el<43:13>
n<> u<491> t<Primary> p<492> c<490> l<43:12> el<43:13>
n<> u<492> t<Expression> p<493> c<491> l<43:12> el<43:13>
n<> u<493> t<Net_assignment> p<494> c<488> l<43:8> el<43:13>
n<> u<494> t<List_of_net_assignments> p<495> c<493> l<43:8> el<43:13>
n<> u<495> t<Continuous_assign> p<496> c<494> l<43:1> el<43:14>
n<> u<496> t<Module_common_item> p<497> c<495> l<43:1> el<43:14>
n<> u<497> t<Module_or_generate_item> p<498> c<496> l<43:1> el<43:14>
n<> u<498> t<Non_port_module_item> p<499> c<497> l<43:1> el<43:14>
n<> u<499> t<Module_declaration> p<500> c<460> l<40:1> el<44:10>
n<> u<500> t<Description> p<603> c<499> s<533> l<40:1> el<44:10>
n<> u<501> t<Interface> p<512> s<503> l<47:1> el<47:10>
n<mem_if> u<502> t<StringConst> p<503> l<47:11> el<47:17>
n<> u<503> t<Interface_identifier> p<512> c<502> s<511> l<47:11> el<47:17>
n<> u<504> t<PortDir_Inp> p<508> s<507> l<47:19> el<47:24>
n<> u<505> t<NetType_Wire> p<507> s<506> l<47:25> el<47:29>
n<> u<506> t<Data_type_or_implicit> p<507> l<47:30> el<47:30>
n<> u<507> t<Net_port_type> p<508> c<505> l<47:25> el<47:29>
n<> u<508> t<Net_port_header> p<510> c<504> s<509> l<47:19> el<47:29>
n<clk> u<509> t<StringConst> p<510> l<47:30> el<47:33>
n<> u<510> t<Ansi_port_declaration> p<511> c<508> l<47:19> el<47:33>
n<> u<511> t<List_of_port_declarations> p<512> c<510> l<47:18> el<47:34>
n<> u<512> t<Interface_ansi_header> p<532> c<501> s<521> l<47:1> el<47:35>
n<system> u<513> t<StringConst> p<519> s<518> l<49:12> el<49:18>
n<> u<514> t<PortDir_Inp> p<517> s<516> l<49:20> el<49:25>
n<clk> u<515> t<StringConst> p<516> l<49:26> el<49:29>
n<> u<516> t<Modport_simple_port> p<517> c<515> l<49:26> el<49:29>
n<> u<517> t<Modport_simple_ports_declaration> p<518> c<514> l<49:20> el<49:29>
n<> u<518> t<Modport_ports_declaration> p<519> c<517> l<49:20> el<49:29>
n<> u<519> t<Modport_item> p<520> c<513> l<49:12> el<49:30>
n<> u<520> t<Interface_or_generate_item> p<521> c<519> l<49:3> el<49:31>
n<> u<521> t<Non_port_interface_item> p<532> c<520> s<530> l<49:3> el<49:31>
n<memory> u<522> t<StringConst> p<528> s<527> l<50:12> el<50:18>
n<> u<523> t<PortDir_Out> p<526> s<525> l<50:20> el<50:26>
n<clk> u<524> t<StringConst> p<525> l<50:27> el<50:30>
n<> u<525> t<Modport_simple_port> p<526> c<524> l<50:27> el<50:30>
n<> u<526> t<Modport_simple_ports_declaration> p<527> c<523> l<50:20> el<50:30>
n<> u<527> t<Modport_ports_declaration> p<528> c<526> l<50:20> el<50:30>
n<> u<528> t<Modport_item> p<529> c<522> l<50:12> el<50:31>
n<> u<529> t<Interface_or_generate_item> p<530> c<528> l<50:3> el<50:32>
n<> u<530> t<Non_port_interface_item> p<532> c<529> s<531> l<50:3> el<50:32>
n<> u<531> t<Endinterface> p<532> l<52:1> el<52:13>
n<> u<532> t<Interface_declaration> p<533> c<512> l<47:1> el<52:13>
n<> u<533> t<Description> p<603> c<532> s<540> l<47:1> el<52:13>
n<DD2> u<534> t<StringConst> p<537> s<536> l<54:7> el<54:10>
n<> u<535> t<Class> p<537> s<534> l<54:1> el<54:6>
n<> u<536> t<Endclass> p<537> l<55:1> el<55:9>
n<> u<537> t<Class_declaration> p<538> c<535> l<54:1> el<55:9>
n<> u<538> t<Package_or_generate_item_declaration> p<539> c<537> l<54:1> el<55:9>
n<> u<539> t<Package_item> p<540> c<538> l<54:1> el<55:9>
n<> u<540> t<Description> p<603> c<539> s<602> l<54:1> el<55:9>
n<> u<541> t<Module_keyword> p<557> s<542> l<57:1> el<57:7>
n<memory_ctrl1> u<542> t<StringConst> p<557> s<556> l<57:8> el<57:20>
n<mem_if> u<543> t<StringConst> p<544> l<57:22> el<57:28>
n<> u<544> t<Data_type> p<545> c<543> l<57:22> el<57:28>
n<> u<545> t<Data_type_or_implicit> p<546> c<544> l<57:22> el<57:28>
n<> u<546> t<Net_port_type> p<547> c<545> l<57:22> el<57:28>
n<> u<547> t<Net_port_header> p<549> c<546> s<548> l<57:22> el<57:28>
n<sif1> u<548> t<StringConst> p<549> l<57:29> el<57:33>
n<> u<549> t<Ansi_port_declaration> p<556> c<547> s<555> l<57:22> el<57:33>
n<mem_if> u<550> t<StringConst> p<552> s<551> l<57:35> el<57:41>
n<system> u<551> t<StringConst> p<552> l<57:42> el<57:48>
n<> u<552> t<Interface_identifier> p<553> c<550> l<57:35> el<57:48>
n<> u<553> t<Interface_port_header> p<555> c<552> s<554> l<57:35> el<57:48>
n<sif2> u<554> t<StringConst> p<555> l<57:49> el<57:53>
n<> u<555> t<Ansi_port_declaration> p<556> c<553> l<57:35> el<57:53>
n<> u<556> t<List_of_port_declarations> p<557> c<549> l<57:21> el<57:54>
n<> u<557> t<Module_ansi_header> p<601> c<541> s<567> l<57:1> el<57:55>
n<DD1> u<558> t<StringConst> p<562> s<561> l<59:1> el<59:4>
n<toto1> u<559> t<StringConst> p<560> l<59:5> el<59:10>
n<> u<560> t<Net_decl_assignment> p<561> c<559> l<59:5> el<59:10>
n<> u<561> t<List_of_net_decl_assignments> p<562> c<560> l<59:5> el<59:10>
n<> u<562> t<Net_declaration> p<563> c<558> l<59:1> el<59:11>
n<> u<563> t<Package_or_generate_item_declaration> p<564> c<562> l<59:1> el<59:11>
n<> u<564> t<Module_or_generate_item_declaration> p<565> c<563> l<59:1> el<59:11>
n<> u<565> t<Module_common_item> p<566> c<564> l<59:1> el<59:11>
n<> u<566> t<Module_or_generate_item> p<567> c<565> l<59:1> el<59:11>
n<> u<567> t<Non_port_module_item> p<601> c<566> s<577> l<59:1> el<59:11>
n<DD2> u<568> t<StringConst> p<572> s<571> l<61:1> el<61:4>
n<toto2> u<569> t<StringConst> p<570> l<61:5> el<61:10>
n<> u<570> t<Net_decl_assignment> p<571> c<569> l<61:5> el<61:10>
n<> u<571> t<List_of_net_decl_assignments> p<572> c<570> l<61:5> el<61:10>
n<> u<572> t<Net_declaration> p<573> c<568> l<61:1> el<61:11>
n<> u<573> t<Package_or_generate_item_declaration> p<574> c<572> l<61:1> el<61:11>
n<> u<574> t<Module_or_generate_item_declaration> p<575> c<573> l<61:1> el<61:11>
n<> u<575> t<Module_common_item> p<576> c<574> l<61:1> el<61:11>
n<> u<576> t<Module_or_generate_item> p<577> c<575> l<61:1> el<61:11>
n<> u<577> t<Non_port_module_item> p<601> c<576> s<588> l<61:1> el<61:11>
n<> u<578> t<NetType_Wire> p<583> s<579> l<63:1> el<63:5>
n<> u<579> t<Data_type_or_implicit> p<583> s<582> l<63:6> el<63:6>
n<i1> u<580> t<StringConst> p<581> l<63:6> el<63:8>
n<> u<581> t<Net_decl_assignment> p<582> c<580> l<63:6> el<63:8>
n<> u<582> t<List_of_net_decl_assignments> p<583> c<581> l<63:6> el<63:8>
n<> u<583> t<Net_declaration> p<584> c<578> l<63:1> el<63:9>
n<> u<584> t<Package_or_generate_item_declaration> p<585> c<583> l<63:1> el<63:9>
n<> u<585> t<Module_or_generate_item_declaration> p<586> c<584> l<63:1> el<63:9>
n<> u<586> t<Module_common_item> p<587> c<585> l<63:1> el<63:9>
n<> u<587> t<Module_or_generate_item> p<588> c<586> l<63:1> el<63:9>
n<> u<588> t<Non_port_module_item> p<601> c<587> s<600> l<63:1> el<63:9>
n<> u<589> t<IntVec_TypeReg> p<590> l<65:1> el<65:4>
n<> u<590> t<Data_type> p<594> c<589> s<593> l<65:1> el<65:4>
n<o1> u<591> t<StringConst> p<592> l<65:5> el<65:7>
n<> u<592> t<Variable_decl_assignment> p<593> c<591> l<65:5> el<65:7>
n<> u<593> t<List_of_variable_decl_assignments> p<594> c<592> l<65:5> el<65:7>
n<> u<594> t<Variable_declaration> p<595> c<590> l<65:1> el<65:8>
n<> u<595> t<Data_declaration> p<596> c<594> l<65:1> el<65:8>
n<> u<596> t<Package_or_generate_item_declaration> p<597> c<595> l<65:1> el<65:8>
n<> u<597> t<Module_or_generate_item_declaration> p<598> c<596> l<65:1> el<65:8>
n<> u<598> t<Module_common_item> p<599> c<597> l<65:1> el<65:8>
n<> u<599> t<Module_or_generate_item> p<600> c<598> l<65:1> el<65:8>
n<> u<600> t<Non_port_module_item> p<601> c<599> l<65:1> el<65:8>
n<> u<601> t<Module_declaration> p<602> c<557> l<57:1> el<67:10>
n<> u<602> t<Description> p<603> c<601> l<57:1> el<67:10>
n<> u<603> t<Source_text> p<604> c<444> l<3:1> el<67:10>
n<> u<604> t<Top_level_rule> l<3:1> el<69:1>
[WRN:PA0205] top.v:3: No timescale set for "tb_operators".

[WRN:PA0205] top.v:40: No timescale set for "top".

[WRN:PA0205] top.v:47: No timescale set for "mem_if".

[WRN:PA0205] top.v:57: No timescale set for "memory_ctrl1".

[INF:CP0300] Compilation...

[INF:CP0304] top.v:47: Compile interface "work@mem_if".

[INF:CP0303] top.v:57: Compile module "work@memory_ctrl1".

[INF:CP0303] top.v:3: Compile module "work@tb_operators".

[INF:CP0303] top.v:40: Compile module "work@top".

[INF:CP0302] top.v:54: Compile class "work@DD2".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] top.v:3: Top level module "work@tb_operators".

[NTE:EL0503] top.v:40: Top level module "work@top".

[NTE:EL0503] top.v:57: Top level module "work@memory_ctrl1".

[NTE:EL0504] Multiple top level modules in design.

[ERR:CP0317] top.v:59: Undefined type "DD1".

[NTE:EL0508] Nb Top level modules: 3.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

[ERR:UH0718] top.v:11:5: Illegal lhs of type wire "shifter".

[ERR:UH0718] top.v:13:5: Illegal lhs of type wire "result".

[ERR:UH0718] top.v:14:5: Illegal lhs of type wire "result".

[ERR:UH0718] top.v:15:5: Illegal lhs of type wire "result".

[ERR:UH0718] top.v:16:5: Illegal lhs of type wire "result".

[ERR:UH0718] top.v:17:5: Illegal lhs of type wire "result".

[ERR:UH0718] top.v:19:5: Illegal lhs of type wire "result".

[ERR:UH0718] top.v:20:5: Illegal lhs of type wire "result".

[ERR:UH0718] top.v:32:5: Illegal lhs of type wire "result".

[ERR:UH0718] top.v:34:5: Illegal lhs of type wire "shifter".

[ERR:UH0718] top.v:35:5: Illegal lhs of type wire "shifter".

[INF:UH0708] Writing UHDM DB: ../../build/regression/UnitTest/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/UnitTest/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/UnitTest/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@tb_operators)
|vpiName:work@tb_operators
|uhdmallClasses:
\_class_defn: (work@DD2) top.v:54:1: , endln:55:9, parent:work@tb_operators
  |vpiName:work@DD2
|uhdmallInterfaces:
\_interface: work@mem_if (work@mem_if) top.v:47:1: , endln:52:13, parent:work@tb_operators
  |vpiFullName:work@mem_if
  |vpiDefName:work@mem_if
  |vpiNet:
  \_logic_net: (work@mem_if.clk), line:47:30, endln:47:33, parent:work@mem_if
    |vpiName:clk
    |vpiFullName:work@mem_if.clk
    |vpiNetType:1
  |vpiModport:
  \_modport: (memory), line:50:12, endln:50:18, parent:work@mem_if
    |vpiName:memory
    |vpiIODecl:
    \_io_decl: (clk), line:50:27, endln:50:30
      |vpiDirection:2
      |vpiName:clk
  |vpiModport:
  \_modport: (system), line:49:12, endln:49:18, parent:work@mem_if
    |vpiName:system
    |vpiIODecl:
    \_io_decl: (clk), line:49:26, endln:49:29
      |vpiDirection:1
      |vpiName:clk
  |vpiPort:
  \_port: (clk), line:47:30, endln:47:33, parent:work@mem_if
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@mem_if.clk), line:47:30, endln:47:33, parent:work@mem_if
|uhdmallModules:
\_module: work@memory_ctrl1 (work@memory_ctrl1) top.v:57:1: , endln:67:10, parent:work@tb_operators
  |vpiFullName:work@memory_ctrl1
  |vpiDefName:work@memory_ctrl1
  |vpiNet:
  \_logic_net: (work@memory_ctrl1.toto1), line:59:5, endln:59:10, parent:work@memory_ctrl1
    |vpiName:toto1
    |vpiFullName:work@memory_ctrl1.toto1
  |vpiNet:
  \_logic_net: (work@memory_ctrl1.toto2), line:61:5, endln:61:10, parent:work@memory_ctrl1
    |vpiName:toto2
    |vpiFullName:work@memory_ctrl1.toto2
  |vpiNet:
  \_logic_net: (work@memory_ctrl1.i1), line:63:6, endln:63:8, parent:work@memory_ctrl1
    |vpiName:i1
    |vpiFullName:work@memory_ctrl1.i1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@memory_ctrl1.o1), line:65:5, endln:65:7, parent:work@memory_ctrl1
    |vpiName:o1
    |vpiFullName:work@memory_ctrl1.o1
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@memory_ctrl1.sif1), line:57:29, endln:57:33, parent:work@memory_ctrl1
    |vpiName:sif1
    |vpiFullName:work@memory_ctrl1.sif1
  |vpiNet:
  \_logic_net: (work@memory_ctrl1.sif2), line:57:49, endln:57:53, parent:work@memory_ctrl1
    |vpiName:sif2
    |vpiFullName:work@memory_ctrl1.sif2
  |vpiPort:
  \_port: (sif1), line:57:29, endln:57:33, parent:work@memory_ctrl1
    |vpiName:sif1
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_interface: work@mem_if (work@mem_if) top.v:47:1: , endln:52:13, parent:work@tb_operators
  |vpiPort:
  \_port: (sif2), line:57:49, endln:57:53, parent:work@memory_ctrl1
    |vpiName:sif2
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_modport: (system), line:49:12, endln:49:18, parent:work@mem_if
|uhdmallModules:
\_module: work@tb_operators (work@tb_operators) top.v:3:1: , endln:38:10, parent:work@tb_operators
  |vpiFullName:work@tb_operators
  |vpiDefName:work@tb_operators
  |vpiNet:
  \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20, parent:work@tb_operators
    |vpiName:shifter
    |vpiFullName:work@tb_operators.shifter
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19, parent:work@tb_operators
    |vpiName:result
    |vpiFullName:work@tb_operators.result
    |vpiNetType:1
  |vpiProcess:
  \_initial: , line:8:1, endln:36:4, parent:work@tb_operators
    |vpiStmt:
    \_begin: (work@tb_operators), line:8:9, endln:36:4
      |vpiFullName:work@tb_operators
      |vpiStmt:
      \_sys_func_call: ($monitor), line:10:5, endln:10:29, parent:work@tb_operators
        |vpiArgument:
        \_ref_obj: (work@tb_operators.shifter), line:10:14, endln:10:21, parent:$monitor
          |vpiName:shifter
          |vpiFullName:work@tb_operators.shifter
          |vpiActual:
          \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20, parent:work@tb_operators
            |vpiTypespec:
            \_logic_typespec: , line:5:1, endln:5:5
              |vpiRange:
              \_range: , line:5:7, endln:5:11
                |vpiLeftRange:
                \_constant: , line:5:7, endln:5:9
                  |vpiDecompile:31
                  |vpiSize:64
                  |UINT:31
                  |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:5:10, endln:5:11
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
            |vpiName:shifter
            |vpiFullName:work@tb_operators.shifter
            |vpiNetType:1
        |vpiArgument:
        \_ref_obj: (work@tb_operators.result), line:10:22, endln:10:28, parent:$monitor
          |vpiName:result
          |vpiFullName:work@tb_operators.result
          |vpiActual:
          \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19, parent:work@tb_operators
            |vpiTypespec:
            \_logic_typespec: , line:6:1, endln:6:5
              |vpiRange:
              \_range: , line:6:7, endln:6:11
                |vpiLeftRange:
                \_constant: , line:6:7, endln:6:9
                  |vpiDecompile:31
                  |vpiSize:64
                  |UINT:31
                  |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:6:10, endln:6:11
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
            |vpiName:result
            |vpiFullName:work@tb_operators.result
            |vpiNetType:1
        |vpiName:$monitor
      |vpiStmt:
      \_assignment: , line:11:5, endln:11:20, parent:work@tb_operators
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:11:15, endln:11:20
          |vpiDecompile:32'b1
          |vpiSize:32
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_ref_obj: (work@tb_operators.shifter), line:11:5, endln:11:12, parent:work@tb_operators
          |vpiName:shifter
          |vpiFullName:work@tb_operators.shifter
          |vpiActual:
          \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20, parent:work@tb_operators
      |vpiStmt:
      \_assignment: , line:13:5, endln:13:26, parent:work@tb_operators
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:13:14, endln:13:26, parent:work@tb_operators
          |vpiOpType:22
          |vpiOperand:
          \_ref_obj: (work@tb_operators.shifter), line:13:14, endln:13:21, parent:work@tb_operators
            |vpiName:shifter
            |vpiFullName:work@tb_operators.shifter
            |vpiActual:
            \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20, parent:work@tb_operators
          |vpiOperand:
          \_constant: , line:13:25, endln:13:26
            |vpiDecompile:4
            |vpiSize:64
            |UINT:4
            |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@tb_operators.result), line:13:5, endln:13:11, parent:work@tb_operators
          |vpiName:result
          |vpiFullName:work@tb_operators.result
          |vpiActual:
          \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19, parent:work@tb_operators
      |vpiStmt:
      \_assignment: , line:14:5, endln:14:26, parent:work@tb_operators
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:14:14, endln:14:26, parent:work@tb_operators
          |vpiOpType:23
          |vpiOperand:
          \_ref_obj: (work@tb_operators.shifter), line:14:14, endln:14:21, parent:work@tb_operators
            |vpiName:shifter
            |vpiFullName:work@tb_operators.shifter
            |vpiActual:
            \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20, parent:work@tb_operators
          |vpiOperand:
          \_constant: , line:14:25, endln:14:26
            |vpiDecompile:4
            |vpiSize:64
            |UINT:4
            |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@tb_operators.result), line:14:5, endln:14:11, parent:work@tb_operators
          |vpiName:result
          |vpiFullName:work@tb_operators.result
          |vpiActual:
          \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19, parent:work@tb_operators
      |vpiStmt:
      \_assignment: , line:15:5, endln:15:26, parent:work@tb_operators
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:15:14, endln:15:26, parent:work@tb_operators
          |vpiOpType:22
          |vpiOperand:
          \_ref_obj: (work@tb_operators.shifter), line:15:14, endln:15:21, parent:work@tb_operators
            |vpiName:shifter
            |vpiFullName:work@tb_operators.shifter
            |vpiActual:
            \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20, parent:work@tb_operators
          |vpiOperand:
          \_constant: , line:15:25, endln:15:26
            |vpiDecompile:4
            |vpiSize:64
            |UINT:4
            |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@tb_operators.result), line:15:5, endln:15:11, parent:work@tb_operators
          |vpiName:result
          |vpiFullName:work@tb_operators.result
          |vpiActual:
          \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19, parent:work@tb_operators
      |vpiStmt:
      \_assignment: , line:16:5, endln:16:33, parent:work@tb_operators
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:16:14, endln:16:33, parent:work@tb_operators
          |vpiOpType:42
          |vpiOperand:
          \_operation: , line:16:14, endln:16:26, parent:work@tb_operators
            |vpiOpType:33
            |vpiOperand:
            \_constant: , line:16:15, endln:16:19
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
            |vpiOperand:
            \_constant: , line:16:20, endln:16:25
              |vpiDecompile:31'b0
              |vpiSize:31
              |BIN:0
              |vpiConstType:3
          |vpiOperand:
          \_constant: , line:16:31, endln:16:33
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
            |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@tb_operators.result), line:16:5, endln:16:11, parent:work@tb_operators
          |vpiName:result
          |vpiFullName:work@tb_operators.result
          |vpiActual:
          \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19, parent:work@tb_operators
      |vpiStmt:
      \_assignment: , line:17:5, endln:17:33, parent:work@tb_operators
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:17:14, endln:17:33, parent:work@tb_operators
          |vpiOpType:41
          |vpiOperand:
          \_operation: , line:17:14, endln:17:26, parent:work@tb_operators
            |vpiOpType:33
            |vpiOperand:
            \_constant: , line:17:15, endln:17:19
              |vpiDecompile:1'b0
              |vpiSize:1
              |BIN:0
              |vpiConstType:3
            |vpiOperand:
            \_constant: , line:17:20, endln:17:25
              |vpiDecompile:31'b1
              |vpiSize:31
              |BIN:1
              |vpiConstType:3
          |vpiOperand:
          \_constant: , line:17:31, endln:17:33
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
            |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@tb_operators.result), line:17:5, endln:17:11, parent:work@tb_operators
          |vpiName:result
          |vpiFullName:work@tb_operators.result
          |vpiActual:
          \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19, parent:work@tb_operators
      |vpiStmt:
      \_assignment: , line:19:5, endln:19:26, parent:work@tb_operators
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:19:14, endln:19:26, parent:work@tb_operators
          |vpiOpType:43
          |vpiOperand:
          \_ref_obj: (work@tb_operators.shifter), line:19:14, endln:19:21, parent:work@tb_operators
            |vpiName:shifter
            |vpiFullName:work@tb_operators.shifter
            |vpiActual:
            \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20, parent:work@tb_operators
          |vpiOperand:
          \_constant: , line:19:25, endln:19:26
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@tb_operators.result), line:19:5, endln:19:11, parent:work@tb_operators
          |vpiName:result
          |vpiFullName:work@tb_operators.result
          |vpiActual:
          \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19, parent:work@tb_operators
      |vpiStmt:
      \_assignment: , line:20:5, endln:20:24, parent:work@tb_operators
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:20:14, endln:20:24, parent:work@tb_operators
          |vpiOpType:13
          |vpiOperand:
          \_ref_obj: (work@tb_operators.result), line:20:14, endln:20:20, parent:work@tb_operators
            |vpiName:result
            |vpiFullName:work@tb_operators.result
            |vpiActual:
            \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19, parent:work@tb_operators
          |vpiOperand:
          \_constant: , line:20:23, endln:20:24
            |vpiDecompile:4
            |vpiSize:64
            |UINT:4
            |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@tb_operators.result), line:20:5, endln:20:11, parent:work@tb_operators
          |vpiName:result
          |vpiFullName:work@tb_operators.result
          |vpiActual:
          \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19, parent:work@tb_operators
      |vpiStmt:
      \_if_else: , line:22:5, endln:30:8, parent:work@tb_operators
        |vpiCondition:
        \_operation: , line:22:8, endln:22:25
          |vpiOpType:19
          |vpiOperand:
          \_ref_obj: (work@tb_operators.shifter), line:22:8, endln:22:15, parent:work@tb_operators
            |vpiName:shifter
            |vpiFullName:work@tb_operators.shifter
            |vpiActual:
            \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20, parent:work@tb_operators
          |vpiOperand:
          \_ref_obj: (work@tb_operators.result), line:22:19, endln:22:25
            |vpiName:result
            |vpiFullName:work@tb_operators.result
            |vpiActual:
            \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19, parent:work@tb_operators
        |vpiStmt:
        \_begin: (work@tb_operators), line:22:27, endln:24:8
          |vpiFullName:work@tb_operators
          |vpiStmt:
          \_sys_func_call: ($display), line:23:9, endln:23:31, parent:work@tb_operators
            |vpiArgument:
            \_constant: , line:23:18, endln:23:30, parent:$display
              |vpiDecompile:GTE TEST 1
              |vpiSize:10
              |STRING:GTE TEST 1
              |vpiConstType:6
            |vpiName:$display
        |vpiElseStmt:
        \_if_else: , line:24:14, endln:30:8
          |vpiCondition:
          \_operation: , line:24:17, endln:24:34
            |vpiOpType:15
            |vpiOperand:
            \_ref_obj: (work@tb_operators.shifter), line:24:17, endln:24:24
              |vpiName:shifter
              |vpiFullName:work@tb_operators.shifter
              |vpiActual:
              \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20, parent:work@tb_operators
            |vpiOperand:
            \_ref_obj: (work@tb_operators.result), line:24:28, endln:24:34
              |vpiName:result
              |vpiFullName:work@tb_operators.result
              |vpiActual:
              \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19, parent:work@tb_operators
          |vpiStmt:
          \_begin: (work@tb_operators), line:24:36, endln:26:8
            |vpiFullName:work@tb_operators
            |vpiStmt:
            \_sys_func_call: ($display), line:25:9, endln:25:31, parent:work@tb_operators
              |vpiArgument:
              \_constant: , line:25:18, endln:25:30, parent:$display
                |vpiDecompile:GTE TEST 2
                |vpiSize:10
                |STRING:GTE TEST 2
                |vpiConstType:6
              |vpiName:$display
          |vpiElseStmt:
          \_if_else: , line:26:14, endln:30:8
            |vpiCondition:
            \_operation: , line:26:17, endln:26:35
              |vpiOpType:16
              |vpiOperand:
              \_ref_obj: (work@tb_operators.shifter), line:26:17, endln:26:24
                |vpiName:shifter
                |vpiFullName:work@tb_operators.shifter
                |vpiActual:
                \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20, parent:work@tb_operators
              |vpiOperand:
              \_ref_obj: (work@tb_operators.result), line:26:29, endln:26:35
                |vpiName:result
                |vpiFullName:work@tb_operators.result
                |vpiActual:
                \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19, parent:work@tb_operators
            |vpiStmt:
            \_begin: (work@tb_operators), line:26:37, endln:28:8
              |vpiFullName:work@tb_operators
              |vpiStmt:
              \_sys_func_call: ($display), line:27:9, endln:27:31, parent:work@tb_operators
                |vpiArgument:
                \_constant: , line:27:18, endln:27:30, parent:$display
                  |vpiDecompile:GTE TEST 3
                  |vpiSize:10
                  |STRING:GTE TEST 3
                  |vpiConstType:6
                |vpiName:$display
            |vpiElseStmt:
            \_if_stmt: , line:28:14, endln:30:8
              |vpiCondition:
              \_operation: , line:28:17, endln:28:35
                |vpiOpType:17
                |vpiOperand:
                \_ref_obj: (work@tb_operators.shifter), line:28:17, endln:28:24
                  |vpiName:shifter
                  |vpiFullName:work@tb_operators.shifter
                  |vpiActual:
                  \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20, parent:work@tb_operators
                |vpiOperand:
                \_ref_obj: (work@tb_operators.result), line:28:29, endln:28:35
                  |vpiName:result
                  |vpiFullName:work@tb_operators.result
                  |vpiActual:
                  \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19, parent:work@tb_operators
              |vpiStmt:
              \_begin: (work@tb_operators), line:28:37, endln:30:8
                |vpiFullName:work@tb_operators
                |vpiStmt:
                \_sys_func_call: ($display), line:29:9, endln:29:31, parent:work@tb_operators
                  |vpiArgument:
                  \_constant: , line:29:18, endln:29:30, parent:$display
                    |vpiDecompile:GTE TEST 3
                    |vpiSize:10
                    |STRING:GTE TEST 3
                    |vpiConstType:6
                  |vpiName:$display
      |vpiStmt:
      \_assignment: , line:32:5, endln:32:34, parent:work@tb_operators
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:32:15, endln:32:34, parent:work@tb_operators
          |vpiOpType:17
          |vpiOperand:
          \_ref_obj: (work@tb_operators.shifter), line:32:15, endln:32:22, parent:work@tb_operators
            |vpiName:shifter
            |vpiFullName:work@tb_operators.shifter
            |vpiActual:
            \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20, parent:work@tb_operators
          |vpiOperand:
          \_ref_obj: (work@tb_operators.shifter), line:32:27, endln:32:34
            |vpiName:shifter
            |vpiFullName:work@tb_operators.shifter
            |vpiActual:
            \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20, parent:work@tb_operators
        |vpiLhs:
        \_ref_obj: (work@tb_operators.result), line:32:5, endln:32:11, parent:work@tb_operators
          |vpiName:result
          |vpiFullName:work@tb_operators.result
          |vpiActual:
          \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19, parent:work@tb_operators
      |vpiStmt:
      \_assignment: , line:34:5, endln:34:32, parent:work@tb_operators
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:34:15, endln:34:32, parent:work@tb_operators
          |vpiOpType:6
          |vpiOperand:
          \_ref_obj: (work@tb_operators.shifter), line:34:15, endln:34:22, parent:work@tb_operators
            |vpiName:shifter
            |vpiFullName:work@tb_operators.shifter
            |vpiActual:
            \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20, parent:work@tb_operators
          |vpiOperand:
          \_ref_obj: (work@tb_operators.result), line:34:26, endln:34:32
            |vpiName:result
            |vpiFullName:work@tb_operators.result
            |vpiActual:
            \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19, parent:work@tb_operators
        |vpiLhs:
        \_ref_obj: (work@tb_operators.shifter), line:34:5, endln:34:12, parent:work@tb_operators
          |vpiName:shifter
          |vpiFullName:work@tb_operators.shifter
          |vpiActual:
          \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20, parent:work@tb_operators
      |vpiStmt:
      \_assignment: , line:35:5, endln:35:32, parent:work@tb_operators
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:35:15, endln:35:32, parent:work@tb_operators
          |vpiOpType:8
          |vpiOperand:
          \_ref_obj: (work@tb_operators.shifter), line:35:15, endln:35:22, parent:work@tb_operators
            |vpiName:shifter
            |vpiFullName:work@tb_operators.shifter
            |vpiActual:
            \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20, parent:work@tb_operators
          |vpiOperand:
          \_ref_obj: (work@tb_operators.result), line:35:26, endln:35:32
            |vpiName:result
            |vpiFullName:work@tb_operators.result
            |vpiActual:
            \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19, parent:work@tb_operators
        |vpiLhs:
        \_ref_obj: (work@tb_operators.shifter), line:35:5, endln:35:12, parent:work@tb_operators
          |vpiName:shifter
          |vpiFullName:work@tb_operators.shifter
          |vpiActual:
          \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20, parent:work@tb_operators
|uhdmallModules:
\_module: work@top (work@top) top.v:40:1: , endln:44:10, parent:work@tb_operators
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.i), line:40:19, endln:40:20, parent:work@top
    |vpiName:i
    |vpiFullName:work@top.i
  |vpiNet:
  \_logic_net: (work@top.o), line:40:29, endln:40:30, parent:work@top
    |vpiName:o
    |vpiFullName:work@top.o
  |vpiNet:
  \_logic_net: (work@top.i), line:41:6, endln:41:7, parent:work@top
    |vpiName:i
    |vpiFullName:work@top.i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.o), line:42:5, endln:42:6, parent:work@top
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:48
  |vpiPort:
  \_port: (i), line:40:19, endln:40:20, parent:work@top
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.i), line:41:6, endln:41:7, parent:work@top
  |vpiPort:
  \_port: (o), line:40:29, endln:40:30, parent:work@top
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:42:5, endln:42:6, parent:work@top
  |vpiContAssign:
  \_cont_assign: , line:43:8, endln:43:13, parent:work@top
    |vpiRhs:
    \_ref_obj: (work@top.i), line:43:12, endln:43:13
      |vpiName:i
      |vpiFullName:work@top.i
      |vpiActual:
      \_logic_net: (work@top.i), line:40:19, endln:40:20, parent:work@top
        |vpiName:i
        |vpiFullName:work@top.i
    |vpiLhs:
    \_ref_obj: (work@top.o), line:43:8, endln:43:9
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:40:29, endln:40:30, parent:work@top
        |vpiName:o
        |vpiFullName:work@top.o
|uhdmtopModules:
\_module: work@tb_operators (work@tb_operators) top.v:3:1: , endln:38:10
  |vpiName:work@tb_operators
  |vpiDefName:work@tb_operators
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@tb_operators.shifter), line:5:13, endln:5:20, parent:work@tb_operators
  |vpiNet:
  \_logic_net: (work@tb_operators.result), line:6:13, endln:6:19, parent:work@tb_operators
  |vpiTopModule:1
|uhdmtopModules:
\_module: work@top (work@top) top.v:40:1: , endln:44:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.i), line:40:19, endln:40:20, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:40:29, endln:40:30, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.i), line:41:6, endln:41:7, parent:work@top
    |vpiTypespec:
    \_logic_typespec: , line:41:1, endln:41:5
    |vpiName:i
    |vpiFullName:work@top.i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.o), line:42:5, endln:42:6, parent:work@top
    |vpiTypespec:
    \_logic_typespec: , line:42:1, endln:42:4
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:48
  |vpiTopModule:1
  |vpiPort:
  \_port: (i), line:40:19, endln:40:20, parent:work@top
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.i), line:40:19, endln:40:20
      |vpiName:i
      |vpiFullName:work@top.i
      |vpiActual:
      \_logic_net: (work@top.i), line:40:19, endln:40:20, parent:work@top
  |vpiPort:
  \_port: (o), line:40:29, endln:40:30, parent:work@top
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:40:29, endln:40:30
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:40:29, endln:40:30, parent:work@top
|uhdmtopModules:
\_module: work@memory_ctrl1 (work@memory_ctrl1) top.v:57:1: , endln:67:10
  |vpiName:work@memory_ctrl1
  |vpiVariables:
  \_class_var: (work@memory_ctrl1.toto2), line:61:5, endln:61:10, parent:work@memory_ctrl1
    |vpiTypespec:
    \_class_typespec: (DD2), line:61:1, endln:61:4
      |vpiName:DD2
      |vpiClassDefn:
      \_class_defn: (work@DD2) top.v:54:1: , endln:55:9, parent:work@tb_operators
    |vpiName:toto2
    |vpiFullName:work@memory_ctrl1.toto2
    |vpiVisibility:1
  |vpiDefName:work@memory_ctrl1
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@memory_ctrl1.toto1), line:59:5, endln:59:10, parent:work@memory_ctrl1
    |vpiTypespec:
    \_unsupported_typespec: (DD1), line:59:1, endln:59:4
      |vpiName:DD1
    |vpiName:toto1
    |vpiFullName:work@memory_ctrl1.toto1
  |vpiNet:
  \_logic_net: (work@memory_ctrl1.i1), line:63:6, endln:63:8, parent:work@memory_ctrl1
    |vpiTypespec:
    \_logic_typespec: , line:63:1, endln:63:5
    |vpiName:i1
    |vpiFullName:work@memory_ctrl1.i1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@memory_ctrl1.o1), line:65:5, endln:65:7, parent:work@memory_ctrl1
    |vpiTypespec:
    \_logic_typespec: , line:65:1, endln:65:4
    |vpiName:o1
    |vpiFullName:work@memory_ctrl1.o1
    |vpiNetType:48
  |vpiTopModule:1
  |vpiPort:
  \_port: (sif1), line:57:29, endln:57:33, parent:work@memory_ctrl1
    |vpiName:sif1
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@memory_ctrl1.sif1), line:57:29, endln:57:33
      |vpiFullName:work@memory_ctrl1.sif1
      |vpiActual:
      \_interface: work@mem_if (sif1) top.v:57: 
        |vpiName:sif1
        |vpiDefName:work@mem_if
        |vpiModport:
        \_modport: (memory), line:50:12, endln:50:18, parent:sif1
          |vpiName:memory
          |vpiIODecl:
          \_io_decl: (clk), line:50:27, endln:50:30
            |vpiDirection:2
            |vpiName:clk
            |vpiExpr:
            \_logic_net: (clk), line:47:30, endln:47:33
              |vpiTypespec:
              \_logic_typespec: , line:47:25, endln:47:29
              |vpiName:clk
              |vpiNetType:1
          |vpiInterface:
          \_interface: work@mem_if (sif1) top.v:57: 
        |vpiModport:
        \_modport: (system), line:49:12, endln:49:18, parent:sif1
          |vpiName:system
          |vpiIODecl:
          \_io_decl: (clk), line:49:26, endln:49:29
            |vpiDirection:1
            |vpiName:clk
            |vpiExpr:
            \_logic_net: (clk), line:47:30, endln:47:33
          |vpiInterface:
          \_interface: work@mem_if (sif1) top.v:57: 
  |vpiPort:
  \_port: (sif2), line:57:49, endln:57:53, parent:work@memory_ctrl1
    |vpiName:sif2
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@memory_ctrl1.sif2), line:57:49, endln:57:53
      |vpiFullName:work@memory_ctrl1.sif2
      |vpiActual:
      \_modport: (system), line:49:12, endln:49:18, parent:sif2
        |vpiName:system
        |vpiIODecl:
        \_io_decl: (clk), line:49:26, endln:49:29
          |vpiDirection:1
          |vpiName:clk
          |vpiExpr:
          \_logic_net: (clk), line:47:30, endln:47:33
            |vpiTypespec:
            \_logic_typespec: , line:47:25, endln:47:29
            |vpiName:clk
            |vpiNetType:1
        |vpiInterface:
        \_interface: work@mem_if (sif2) top.v:57: 
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 12
[WARNING] : 4
[   NOTE] : 8


[roundtrip]: ${SURELOG_DIR}/tests/UnitTest/top.v | ${SURELOG_DIR}/build/regression/UnitTest/roundtrip/top_000.v | 12 | 67 | 

