// Seed: 2997163736
module module_0 (
    output tri0  id_0,
    input  wand  id_1,
    input  wire  id_2,
    input  tri   id_3,
    input  uwire id_4,
    input  tri0  id_5,
    input  wor   id_6,
    input  tri0  id_7,
    input  uwire id_8
);
  assign id_0 = id_2;
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd81
) (
    input wire id_0,
    input wire _id_1,
    input wire id_2,
    input wor id_3,
    output supply1 id_4,
    input tri id_5,
    input wand id_6,
    input wire id_7,
    input supply1 id_8,
    input tri0 id_9
    , id_13,
    output tri1 id_10,
    input tri id_11
);
  wire [id_1 : 1] id_14;
  module_0 modCall_1 (
      id_10,
      id_5,
      id_8,
      id_5,
      id_2,
      id_9,
      id_7,
      id_11,
      id_11
  );
endmodule
