

================================================================
== Vitis HLS Report for 'dft_Pipeline_VITIS_LOOP_20_3'
================================================================
* Date:           Thu Oct 20 18:56:04 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dft_256
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1333|     1333|  13.330 us|  13.330 us|  1333|  1333|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sin_or_cos_float_s_fu_144  |sin_or_cos_float_s  |       19|       19|  0.190 us|  0.190 us|    1|    1|      yes|
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_3  |     1331|     1331|        53|          5|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     61|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   25|    3080|   4125|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    318|    -|
|Register         |        -|    -|     768|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   25|    3848|   4600|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   11|       3|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                Instance                |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |dmul_64ns_64ns_64_7_max_dsp_1_U30       |dmul_64ns_64ns_64_7_max_dsp_1       |        0|  11|   342|   586|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U27  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|   390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U28       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|   143|   321|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U29          |fptrunc_64ns_32_2_no_dsp_1          |        0|   0|     0|     0|    0|
    |grp_sin_or_cos_float_s_fu_144           |sin_or_cos_float_s                  |        0|   9|  2390|  2828|    0|
    |sitodp_32ns_64_6_no_dsp_1_U31           |sitodp_32ns_64_6_no_dsp_1           |        0|   0|     0|     0|    0|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                   |                                    |        0|  25|  3080|  4125|    0|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln20_fu_245_p2   |         +|   0|  0|  14|           9|           1|
    |add_ln21_fu_226_p2   |         +|   0|  0|  23|          16|          16|
    |icmp_ln20_fu_217_p2  |      icmp|   0|  0|  11|           9|          10|
    |ifzero_fu_250_p2     |      icmp|   0|  0|  11|           9|          10|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  61|          44|          39|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |add5_fu_70                            |   9|          2|   32|         64|
    |ap_NS_fsm                             |  31|          6|    1|          6|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter10              |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_add5_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_n_2                  |   9|          2|    9|         18|
    |ap_sig_allocacmp_phi_mul_load         |   9|          2|   16|         32|
    |ap_sig_allocacmp_sub6_load            |   9|          2|   32|         64|
    |grp_fu_160_opcode                     |  14|          3|    2|          6|
    |grp_fu_160_p0                         |  14|          3|   32|         96|
    |grp_fu_160_p1                         |  14|          3|   32|         96|
    |grp_fu_164_p1                         |  14|          3|   32|         96|
    |grp_fu_171_p0                         |  14|          3|   64|        192|
    |grp_fu_171_p1                         |  14|          3|   64|        192|
    |grp_sin_or_cos_float_s_fu_144_do_cos  |  14|          3|    1|          3|
    |n_fu_78                               |   9|          2|    9|         18|
    |phi_mul_fu_66                         |   9|          2|   16|         32|
    |sub6_fu_74                            |   9|          2|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 318|         69|  419|       1069|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |add5_fu_70                                  |  32|   0|   32|          0|
    |add_ln21_reg_331                            |  16|   0|   16|          0|
    |ap_CS_fsm                                   |   5|   0|    5|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg            |   1|   0|    1|          0|
    |conv_reg_345                                |  64|   0|   64|          0|
    |div_reg_355                                 |  64|   0|   64|          0|
    |grp_sin_or_cos_float_s_fu_144_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln20_reg_327                           |   1|   0|    1|          0|
    |ifzero_reg_341                              |   1|   0|    1|          0|
    |index_reg_360                               |  32|   0|   32|          0|
    |mul1_reg_385                                |  32|   0|   32|          0|
    |mul2_reg_395                                |  32|   0|   32|          0|
    |mul_reg_350                                 |  64|   0|   64|          0|
    |n_2_reg_321                                 |   9|   0|    9|          0|
    |n_fu_78                                     |   9|   0|    9|          0|
    |phi_mul_fu_66                               |  16|   0|   16|          0|
    |reg_180                                     |  32|   0|   32|          0|
    |sub6_fu_74                                  |  32|   0|   32|          0|
    |sum_i_addr_reg_405                          |   8|   0|    8|          0|
    |temp_load_reg_370                           |  32|   0|   32|          0|
    |tmp_reg_375                                 |  32|   0|   32|          0|
    |tmp_s_reg_380                               |  32|   0|   32|          0|
    |zext_ln18_cast_reg_315                      |   8|   0|   64|         56|
    |icmp_ln20_reg_327                           |  64|  32|    1|          0|
    |ifzero_reg_341                              |  64|  32|    1|          0|
    |n_2_reg_321                                 |  64|  32|    9|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 768|  96|  643|         56|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+----------------+-----+-----+------------+------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_20_3|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_20_3|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_20_3|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_20_3|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_20_3|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_20_3|  return value|
|sum_i_load      |   in|   32|     ap_none|                    sum_i_load|        scalar|
|sum_r_load      |   in|   32|     ap_none|                    sum_r_load|        scalar|
|sum_i_address0  |  out|    8|   ap_memory|                         sum_i|         array|
|sum_i_ce0       |  out|    1|   ap_memory|                         sum_i|         array|
|sum_i_we0       |  out|    1|   ap_memory|                         sum_i|         array|
|sum_i_d0        |  out|   32|   ap_memory|                         sum_i|         array|
|zext_ln18       |   in|    8|     ap_none|                     zext_ln18|        scalar|
|sum_r_address0  |  out|    8|   ap_memory|                         sum_r|         array|
|sum_r_ce0       |  out|    1|   ap_memory|                         sum_r|         array|
|sum_r_we0       |  out|    1|   ap_memory|                         sum_r|         array|
|sum_r_d0        |  out|   32|   ap_memory|                         sum_r|         array|
|zext_ln21       |   in|    8|     ap_none|                     zext_ln21|        scalar|
|temp_address0   |  out|    8|   ap_memory|                          temp|         array|
|temp_ce0        |  out|    1|   ap_memory|                          temp|         array|
|temp_q0         |   in|   32|   ap_memory|                          temp|         array|
+----------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 53


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 53
* Pipeline : 1
  Pipeline-0 : II = 5, D = 53, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.28>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 56 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%add5 = alloca i32 1"   --->   Operation 57 'alloca' 'add5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sub6 = alloca i32 1"   --->   Operation 58 'alloca' 'sub6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 59 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln21_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln21"   --->   Operation 60 'read' 'zext_ln21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln18_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln18"   --->   Operation 61 'read' 'zext_ln18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sum_r_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_r_load"   --->   Operation 62 'read' 'sum_r_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sum_i_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_i_load"   --->   Operation 63 'read' 'sum_i_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln21_cast = zext i8 %zext_ln21_read"   --->   Operation 64 'zext' 'zext_ln21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln18_cast = zext i8 %zext_ln18_read"   --->   Operation 65 'zext' 'zext_ln18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %n"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %sum_i_load_read, i32 %sub6"   --->   Operation 67 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %sum_r_load_read, i32 %add5"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %phi_mul"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc27"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%n_2 = load i9 %n" [dft_256/dft.cpp:20]   --->   Operation 71 'load' 'n_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.66ns)   --->   "%icmp_ln20 = icmp_eq  i9 %n_2, i9 256" [dft_256/dft.cpp:20]   --->   Operation 72 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.inc27.split, void %for.inc30.exitStub" [dft_256/dft.cpp:20]   --->   Operation 73 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%phi_mul_load = load i16 %phi_mul" [dft_256/dft.cpp:21]   --->   Operation 74 'load' 'phi_mul_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (2.07ns)   --->   "%add_ln21 = add i16 %phi_mul_load, i16 %zext_ln21_cast" [dft_256/dft.cpp:21]   --->   Operation 75 'add' 'add_ln21' <Predicate = (!icmp_ln20)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %phi_mul_load, i1 0" [dft_256/dft.cpp:21]   --->   Operation 76 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i17 %shl_ln" [dft_256/dft.cpp:21]   --->   Operation 77 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 78 [6/6] (6.28ns)   --->   "%conv = sitodp i32 %zext_ln21_1" [dft_256/dft.cpp:21]   --->   Operation 78 'sitodp' 'conv' <Predicate = (!icmp_ln20)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.28>
ST_2 : Operation 79 [5/6] (6.28ns)   --->   "%conv = sitodp i32 %zext_ln21_1" [dft_256/dft.cpp:21]   --->   Operation 79 'sitodp' 'conv' <Predicate = (!icmp_ln20)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.28>
ST_3 : Operation 80 [4/6] (6.28ns)   --->   "%conv = sitodp i32 %zext_ln21_1" [dft_256/dft.cpp:21]   --->   Operation 80 'sitodp' 'conv' <Predicate = (!icmp_ln20)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 81 [3/6] (6.28ns)   --->   "%conv = sitodp i32 %zext_ln21_1" [dft_256/dft.cpp:21]   --->   Operation 81 'sitodp' 'conv' <Predicate = (!icmp_ln20)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 82 [1/1] (1.82ns)   --->   "%add_ln20 = add i9 %n_2, i9 1" [dft_256/dft.cpp:20]   --->   Operation 82 'add' 'add_ln20' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [2/6] (6.28ns)   --->   "%conv = sitodp i32 %zext_ln21_1" [dft_256/dft.cpp:21]   --->   Operation 83 'sitodp' 'conv' <Predicate = (!icmp_ln20)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (1.66ns)   --->   "%ifzero = icmp_eq  i9 %add_ln20, i9 256" [dft_256/dft.cpp:20]   --->   Operation 84 'icmp' 'ifzero' <Predicate = (!icmp_ln20)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %ifzero, void %ifFalse, void %ifTrue" [dft_256/dft.cpp:20]   --->   Operation 85 'br' 'br_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln20 = store i9 %add_ln20, i9 %n" [dft_256/dft.cpp:20]   --->   Operation 86 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 1.58>
ST_5 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln21 = store i16 %add_ln21, i16 %phi_mul" [dft_256/dft.cpp:21]   --->   Operation 87 'store' 'store_ln21' <Predicate = (!icmp_ln20)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 88 [1/6] (6.28ns)   --->   "%conv = sitodp i32 %zext_ln21_1" [dft_256/dft.cpp:21]   --->   Operation 88 'sitodp' 'conv' <Predicate = (!icmp_ln20)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.71>
ST_7 : Operation 89 [7/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 3.14159" [dft_256/dft.cpp:21]   --->   Operation 89 'dmul' 'mul' <Predicate = (!icmp_ln20)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.71>
ST_8 : Operation 90 [6/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 3.14159" [dft_256/dft.cpp:21]   --->   Operation 90 'dmul' 'mul' <Predicate = (!icmp_ln20)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.71>
ST_9 : Operation 91 [5/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 3.14159" [dft_256/dft.cpp:21]   --->   Operation 91 'dmul' 'mul' <Predicate = (!icmp_ln20)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.71>
ST_10 : Operation 92 [4/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 3.14159" [dft_256/dft.cpp:21]   --->   Operation 92 'dmul' 'mul' <Predicate = (!icmp_ln20)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.71>
ST_11 : Operation 93 [3/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 3.14159" [dft_256/dft.cpp:21]   --->   Operation 93 'dmul' 'mul' <Predicate = (!icmp_ln20)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.71>
ST_12 : Operation 94 [2/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 3.14159" [dft_256/dft.cpp:21]   --->   Operation 94 'dmul' 'mul' <Predicate = (!icmp_ln20)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.71>
ST_13 : Operation 95 [1/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 3.14159" [dft_256/dft.cpp:21]   --->   Operation 95 'dmul' 'mul' <Predicate = (!icmp_ln20)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.71>
ST_14 : Operation 96 [7/7] (6.71ns)   --->   "%div = dmul i64 %mul, i64 0.00390625" [dft_256/dft.cpp:21]   --->   Operation 96 'dmul' 'div' <Predicate = (!icmp_ln20)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.71>
ST_15 : Operation 97 [6/7] (6.71ns)   --->   "%div = dmul i64 %mul, i64 0.00390625" [dft_256/dft.cpp:21]   --->   Operation 97 'dmul' 'div' <Predicate = (!icmp_ln20)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.71>
ST_16 : Operation 98 [5/7] (6.71ns)   --->   "%div = dmul i64 %mul, i64 0.00390625" [dft_256/dft.cpp:21]   --->   Operation 98 'dmul' 'div' <Predicate = (!icmp_ln20)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.71>
ST_17 : Operation 99 [4/7] (6.71ns)   --->   "%div = dmul i64 %mul, i64 0.00390625" [dft_256/dft.cpp:21]   --->   Operation 99 'dmul' 'div' <Predicate = (!icmp_ln20)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.71>
ST_18 : Operation 100 [3/7] (6.71ns)   --->   "%div = dmul i64 %mul, i64 0.00390625" [dft_256/dft.cpp:21]   --->   Operation 100 'dmul' 'div' <Predicate = (!icmp_ln20)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.71>
ST_19 : Operation 101 [2/7] (6.71ns)   --->   "%div = dmul i64 %mul, i64 0.00390625" [dft_256/dft.cpp:21]   --->   Operation 101 'dmul' 'div' <Predicate = (!icmp_ln20)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.71>
ST_20 : Operation 102 [1/7] (6.71ns)   --->   "%div = dmul i64 %mul, i64 0.00390625" [dft_256/dft.cpp:21]   --->   Operation 102 'dmul' 'div' <Predicate = (!icmp_ln20)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.20>
ST_21 : Operation 103 [2/2] (5.20ns)   --->   "%index = fptrunc i64 %div" [dft_256/dft.cpp:21]   --->   Operation 103 'fptrunc' 'index' <Predicate = (!icmp_ln20)> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.20>
ST_22 : Operation 104 [1/2] (5.20ns)   --->   "%index = fptrunc i64 %div" [dft_256/dft.cpp:21]   --->   Operation 104 'fptrunc' 'index' <Predicate = (!icmp_ln20)> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.46>
ST_23 : Operation 105 [20/20] (5.46ns)   --->   "%tmp = call i32 @sin_or_cos<float>, i32 %index, i1 1, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 105 'call' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 5.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 7.07>
ST_24 : Operation 106 [19/20] (7.07ns)   --->   "%tmp = call i32 @sin_or_cos<float>, i32 %index, i1 1, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 106 'call' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 107 [20/20] (5.46ns)   --->   "%tmp_s = call i32 @sin_or_cos<float>, i32 %index, i1 0, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:123]   --->   Operation 107 'call' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 5.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 7.07>
ST_25 : Operation 108 [18/20] (7.07ns)   --->   "%tmp = call i32 @sin_or_cos<float>, i32 %index, i1 1, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 108 'call' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 109 [19/20] (7.07ns)   --->   "%tmp_s = call i32 @sin_or_cos<float>, i32 %index, i1 0, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:123]   --->   Operation 109 'call' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 7.07>
ST_26 : Operation 110 [17/20] (7.07ns)   --->   "%tmp = call i32 @sin_or_cos<float>, i32 %index, i1 1, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 110 'call' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 111 [18/20] (7.07ns)   --->   "%tmp_s = call i32 @sin_or_cos<float>, i32 %index, i1 0, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:123]   --->   Operation 111 'call' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 7.07>
ST_27 : Operation 112 [16/20] (7.07ns)   --->   "%tmp = call i32 @sin_or_cos<float>, i32 %index, i1 1, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 112 'call' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 113 [17/20] (7.07ns)   --->   "%tmp_s = call i32 @sin_or_cos<float>, i32 %index, i1 0, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:123]   --->   Operation 113 'call' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 7.07>
ST_28 : Operation 114 [15/20] (7.07ns)   --->   "%tmp = call i32 @sin_or_cos<float>, i32 %index, i1 1, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 114 'call' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 115 [16/20] (7.07ns)   --->   "%tmp_s = call i32 @sin_or_cos<float>, i32 %index, i1 0, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:123]   --->   Operation 115 'call' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.07>
ST_29 : Operation 116 [14/20] (7.07ns)   --->   "%tmp = call i32 @sin_or_cos<float>, i32 %index, i1 1, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 116 'call' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 117 [15/20] (7.07ns)   --->   "%tmp_s = call i32 @sin_or_cos<float>, i32 %index, i1 0, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:123]   --->   Operation 117 'call' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 7.07>
ST_30 : Operation 118 [13/20] (7.07ns)   --->   "%tmp = call i32 @sin_or_cos<float>, i32 %index, i1 1, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 118 'call' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 119 [14/20] (7.07ns)   --->   "%tmp_s = call i32 @sin_or_cos<float>, i32 %index, i1 0, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:123]   --->   Operation 119 'call' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 7.07>
ST_31 : Operation 120 [12/20] (7.07ns)   --->   "%tmp = call i32 @sin_or_cos<float>, i32 %index, i1 1, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 120 'call' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 121 [13/20] (7.07ns)   --->   "%tmp_s = call i32 @sin_or_cos<float>, i32 %index, i1 0, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:123]   --->   Operation 121 'call' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 7.07>
ST_32 : Operation 122 [11/20] (7.07ns)   --->   "%tmp = call i32 @sin_or_cos<float>, i32 %index, i1 1, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 122 'call' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 123 [12/20] (7.07ns)   --->   "%tmp_s = call i32 @sin_or_cos<float>, i32 %index, i1 0, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:123]   --->   Operation 123 'call' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 7.07>
ST_33 : Operation 124 [10/20] (7.07ns)   --->   "%tmp = call i32 @sin_or_cos<float>, i32 %index, i1 1, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 124 'call' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 125 [11/20] (7.07ns)   --->   "%tmp_s = call i32 @sin_or_cos<float>, i32 %index, i1 0, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:123]   --->   Operation 125 'call' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 7.07>
ST_34 : Operation 126 [9/20] (7.07ns)   --->   "%tmp = call i32 @sin_or_cos<float>, i32 %index, i1 1, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 126 'call' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 127 [10/20] (7.07ns)   --->   "%tmp_s = call i32 @sin_or_cos<float>, i32 %index, i1 0, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:123]   --->   Operation 127 'call' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 7.07>
ST_35 : Operation 128 [8/20] (7.07ns)   --->   "%tmp = call i32 @sin_or_cos<float>, i32 %index, i1 1, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 128 'call' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 129 [9/20] (7.07ns)   --->   "%tmp_s = call i32 @sin_or_cos<float>, i32 %index, i1 0, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:123]   --->   Operation 129 'call' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 7.07>
ST_36 : Operation 130 [7/20] (7.07ns)   --->   "%tmp = call i32 @sin_or_cos<float>, i32 %index, i1 1, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 130 'call' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 131 [8/20] (7.07ns)   --->   "%tmp_s = call i32 @sin_or_cos<float>, i32 %index, i1 0, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:123]   --->   Operation 131 'call' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 7.07>
ST_37 : Operation 132 [6/20] (7.07ns)   --->   "%tmp = call i32 @sin_or_cos<float>, i32 %index, i1 1, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 132 'call' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 133 [7/20] (7.07ns)   --->   "%tmp_s = call i32 @sin_or_cos<float>, i32 %index, i1 0, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:123]   --->   Operation 133 'call' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 7.07>
ST_38 : Operation 134 [5/20] (7.07ns)   --->   "%tmp = call i32 @sin_or_cos<float>, i32 %index, i1 1, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 134 'call' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 135 [6/20] (7.07ns)   --->   "%tmp_s = call i32 @sin_or_cos<float>, i32 %index, i1 0, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:123]   --->   Operation 135 'call' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 7.07>
ST_39 : Operation 136 [4/20] (7.07ns)   --->   "%tmp = call i32 @sin_or_cos<float>, i32 %index, i1 1, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 136 'call' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 137 [5/20] (7.07ns)   --->   "%tmp_s = call i32 @sin_or_cos<float>, i32 %index, i1 0, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:123]   --->   Operation 137 'call' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 7.07>
ST_40 : Operation 138 [3/20] (7.07ns)   --->   "%tmp = call i32 @sin_or_cos<float>, i32 %index, i1 1, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 138 'call' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 139 [4/20] (7.07ns)   --->   "%tmp_s = call i32 @sin_or_cos<float>, i32 %index, i1 0, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:123]   --->   Operation 139 'call' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 7.07>
ST_41 : Operation 140 [1/1] (0.00ns)   --->   "%n_2_cast2 = zext i9 %n_2" [dft_256/dft.cpp:20]   --->   Operation 140 'zext' 'n_2_cast2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_41 : Operation 141 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr i32 %temp, i64 0, i64 %n_2_cast2" [dft_256/dft.cpp:22]   --->   Operation 141 'getelementptr' 'temp_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_41 : Operation 142 [2/2] (3.25ns)   --->   "%temp_load = load i8 %temp_addr" [dft_256/dft.cpp:22]   --->   Operation 142 'load' 'temp_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_41 : Operation 143 [2/20] (7.07ns)   --->   "%tmp = call i32 @sin_or_cos<float>, i32 %index, i1 1, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 143 'call' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 144 [3/20] (7.07ns)   --->   "%tmp_s = call i32 @sin_or_cos<float>, i32 %index, i1 0, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:123]   --->   Operation 144 'call' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 7.07>
ST_42 : Operation 145 [1/2] (3.25ns)   --->   "%temp_load = load i8 %temp_addr" [dft_256/dft.cpp:22]   --->   Operation 145 'load' 'temp_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_42 : Operation 146 [1/20] (5.41ns)   --->   "%tmp = call i32 @sin_or_cos<float>, i32 %index, i1 1, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:127]   --->   Operation 146 'call' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 5.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 147 [2/20] (7.07ns)   --->   "%tmp_s = call i32 @sin_or_cos<float>, i32 %index, i1 0, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:123]   --->   Operation 147 'call' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 5.70>
ST_43 : Operation 148 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %temp_load, i32 %tmp" [dft_256/dft.cpp:22]   --->   Operation 148 'fmul' 'mul1' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 149 [1/20] (5.41ns)   --->   "%tmp_s = call i32 @sin_or_cos<float>, i32 %index, i1 0, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:123]   --->   Operation 149 'call' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 5.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 5.70>
ST_44 : Operation 150 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %temp_load, i32 %tmp" [dft_256/dft.cpp:22]   --->   Operation 150 'fmul' 'mul1' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 151 [4/4] (5.70ns)   --->   "%mul2 = fmul i32 %temp_load, i32 %tmp_s" [dft_256/dft.cpp:23]   --->   Operation 151 'fmul' 'mul2' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.70>
ST_45 : Operation 152 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %temp_load, i32 %tmp" [dft_256/dft.cpp:22]   --->   Operation 152 'fmul' 'mul1' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 153 [3/4] (5.70ns)   --->   "%mul2 = fmul i32 %temp_load, i32 %tmp_s" [dft_256/dft.cpp:23]   --->   Operation 153 'fmul' 'mul2' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.70>
ST_46 : Operation 154 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %temp_load, i32 %tmp" [dft_256/dft.cpp:22]   --->   Operation 154 'fmul' 'mul1' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 155 [2/4] (5.70ns)   --->   "%mul2 = fmul i32 %temp_load, i32 %tmp_s" [dft_256/dft.cpp:23]   --->   Operation 155 'fmul' 'mul2' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 156 [1/1] (0.00ns)   --->   "%add5_load = load i32 %add5" [dft_256/dft.cpp:22]   --->   Operation 156 'load' 'add5_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_47 : Operation 157 [5/5] (7.25ns)   --->   "%add = fadd i32 %add5_load, i32 %mul1" [dft_256/dft.cpp:22]   --->   Operation 157 'fadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 158 [1/4] (5.70ns)   --->   "%mul2 = fmul i32 %temp_load, i32 %tmp_s" [dft_256/dft.cpp:23]   --->   Operation 158 'fmul' 'mul2' <Predicate = (!icmp_ln20)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.25>
ST_48 : Operation 159 [1/1] (0.00ns)   --->   "%sub6_load = load i32 %sub6" [dft_256/dft.cpp:23]   --->   Operation 159 'load' 'sub6_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_48 : Operation 160 [4/5] (7.25ns)   --->   "%add = fadd i32 %add5_load, i32 %mul1" [dft_256/dft.cpp:22]   --->   Operation 160 'fadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 161 [5/5] (7.25ns)   --->   "%sub = fsub i32 %sub6_load, i32 %mul2" [dft_256/dft.cpp:23]   --->   Operation 161 'fsub' 'sub' <Predicate = (!icmp_ln20)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.25>
ST_49 : Operation 162 [3/5] (7.25ns)   --->   "%add = fadd i32 %add5_load, i32 %mul1" [dft_256/dft.cpp:22]   --->   Operation 162 'fadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 163 [4/5] (7.25ns)   --->   "%sub = fsub i32 %sub6_load, i32 %mul2" [dft_256/dft.cpp:23]   --->   Operation 163 'fsub' 'sub' <Predicate = (!icmp_ln20)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.25>
ST_50 : Operation 164 [2/5] (7.25ns)   --->   "%add = fadd i32 %add5_load, i32 %mul1" [dft_256/dft.cpp:22]   --->   Operation 164 'fadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 165 [3/5] (7.25ns)   --->   "%sub = fsub i32 %sub6_load, i32 %mul2" [dft_256/dft.cpp:23]   --->   Operation 165 'fsub' 'sub' <Predicate = (!icmp_ln20)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 166 [1/5] (7.25ns)   --->   "%add = fadd i32 %add5_load, i32 %mul1" [dft_256/dft.cpp:22]   --->   Operation 166 'fadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 167 [2/5] (7.25ns)   --->   "%sub = fsub i32 %sub6_load, i32 %mul2" [dft_256/dft.cpp:23]   --->   Operation 167 'fsub' 'sub' <Predicate = (!icmp_ln20)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.25>
ST_52 : Operation 168 [1/1] (0.00ns)   --->   "%sum_i_addr = getelementptr i32 %sum_i, i64 0, i64 %zext_ln18_cast"   --->   Operation 168 'getelementptr' 'sum_i_addr' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 169 [1/1] (0.00ns)   --->   "%sum_r_addr = getelementptr i32 %sum_r, i64 0, i64 %zext_ln18_cast"   --->   Operation 169 'getelementptr' 'sum_r_addr' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 170 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 170 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 171 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 171 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [dft_256/dft.cpp:7]   --->   Operation 172 'specloopname' 'specloopname_ln7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_52 : Operation 173 [1/5] (7.25ns)   --->   "%sub = fsub i32 %sub6_load, i32 %mul2" [dft_256/dft.cpp:23]   --->   Operation 173 'fsub' 'sub' <Predicate = (!icmp_ln20)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 174 [1/1] (3.25ns)   --->   "%store_ln22 = store i32 %add, i8 %sum_r_addr" [dft_256/dft.cpp:22]   --->   Operation 174 'store' 'store_ln22' <Predicate = (!icmp_ln20 & ifzero)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_52 : Operation 175 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %add, i32 %add5" [dft_256/dft.cpp:22]   --->   Operation 175 'store' 'store_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.58>
ST_52 : Operation 180 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 180 'ret' 'ret_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 53 <SV = 52> <Delay = 3.25>
ST_53 : Operation 176 [1/1] (3.25ns)   --->   "%store_ln23 = store i32 %sub, i8 %sum_i_addr" [dft_256/dft.cpp:23]   --->   Operation 176 'store' 'store_ln23' <Predicate = (!icmp_ln20 & ifzero)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_53 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 177 'br' 'br_ln0' <Predicate = (!icmp_ln20 & ifzero)> <Delay = 0.00>
ST_53 : Operation 178 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %sub, i32 %sub6" [dft_256/dft.cpp:23]   --->   Operation 178 'store' 'store_ln23' <Predicate = (!icmp_ln20)> <Delay = 1.58>
ST_53 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc27"   --->   Operation 179 'br' 'br_ln0' <Predicate = (!icmp_ln20)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sum_i_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_r_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ zext_ln18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ zext_ln21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_100_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_cos_K0_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_cos_K1_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_cos_K2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul          (alloca           ) [ 011111000000000000000000000000000000000000000000000000]
add5             (alloca           ) [ 011111111111111111111111111111111111111111111111111110]
sub6             (alloca           ) [ 011111111111111111111111111111111111111111111111111111]
n                (alloca           ) [ 011111000000000000000000000000000000000000000000000000]
zext_ln21_read   (read             ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln18_read   (read             ) [ 000000000000000000000000000000000000000000000000000000]
sum_r_load_read  (read             ) [ 000000000000000000000000000000000000000000000000000000]
sum_i_load_read  (read             ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln21_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln18_cast   (zext             ) [ 011111111111111111111111111111111111111111111111111110]
store_ln0        (store            ) [ 000000000000000000000000000000000000000000000000000000]
store_ln0        (store            ) [ 000000000000000000000000000000000000000000000000000000]
store_ln0        (store            ) [ 000000000000000000000000000000000000000000000000000000]
store_ln0        (store            ) [ 000000000000000000000000000000000000000000000000000000]
br_ln0           (br               ) [ 000000000000000000000000000000000000000000000000000000]
n_2              (load             ) [ 011111111111111111111111111111111111111111000000000000]
icmp_ln20        (icmp             ) [ 011111111111111111111111111111111111111111111111111111]
br_ln20          (br               ) [ 000000000000000000000000000000000000000000000000000000]
phi_mul_load     (load             ) [ 000000000000000000000000000000000000000000000000000000]
add_ln21         (add              ) [ 001111000000000000000000000000000000000000000000000000]
shl_ln           (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln21_1      (zext             ) [ 011111100000000000000000000000000000000000000000000000]
add_ln20         (add              ) [ 000000000000000000000000000000000000000000000000000000]
ifzero           (icmp             ) [ 011111111111111111111111111111111111111111111111111111]
br_ln20          (br               ) [ 000000000000000000000000000000000000000000000000000000]
store_ln20       (store            ) [ 000000000000000000000000000000000000000000000000000000]
store_ln21       (store            ) [ 000000000000000000000000000000000000000000000000000000]
conv             (sitodp           ) [ 011111011111110000000000000000000000000000000000000000]
mul              (dmul             ) [ 011111000000001111111000000000000000000000000000000000]
div              (dmul             ) [ 011000000000000000000110000000000000000000000000000000]
index            (fptrunc          ) [ 000110000000000000000001100000000000000000000000000000]
n_2_cast2        (zext             ) [ 000000000000000000000000000000000000000000000000000000]
temp_addr        (getelementptr    ) [ 001000000000000000000000000000000000000000100000000000]
temp_load        (load             ) [ 011111000000000000000000000000000000000000011111000000]
tmp              (call             ) [ 010111000000000000000000000000000000000000011110000000]
tmp_s            (call             ) [ 011011000000000000000000000000000000000000001111000000]
mul1             (fmul             ) [ 011111000000000000000000000000000000000000000001111100]
add5_load        (load             ) [ 010111000000000000000000000000000000000000000000111100]
mul2             (fmul             ) [ 011111000000000000000000000000000000000000000000111110]
sub6_load        (load             ) [ 011011000000000000000000000000000000000000000000011110]
add              (fadd             ) [ 001000000000000000000000000000000000000000000000000010]
sum_i_addr       (getelementptr    ) [ 000100000000000000000000000000000000000000000000000001]
sum_r_addr       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000]
specpipeline_ln0 (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000]
empty            (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
specloopname_ln7 (specloopname     ) [ 000000000000000000000000000000000000000000000000000000]
sub              (fsub             ) [ 000100000000000000000000000000000000000000000000000001]
store_ln22       (store            ) [ 000000000000000000000000000000000000000000000000000000]
store_ln22       (store            ) [ 000000000000000000000000000000000000000000000000000000]
store_ln23       (store            ) [ 000000000000000000000000000000000000000000000000000000]
br_ln0           (br               ) [ 000000000000000000000000000000000000000000000000000000]
store_ln23       (store            ) [ 000000000000000000000000000000000000000000000000000000]
br_ln0           (br               ) [ 000000000000000000000000000000000000000000000000000000]
ret_ln0          (ret              ) [ 000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sum_i_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_i_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sum_r_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_r_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sum_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln18">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sum_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln21">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="temp">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ref_4oPi_table_100_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_100_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="second_order_float_sin_cos_K0_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_cos_K0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="second_order_float_sin_cos_K1_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_cos_K1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="second_order_float_sin_cos_K2_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_cos_K2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_or_cos<float>"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="phi_mul_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="add5_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add5/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="sub6_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sub6/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="n_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="zext_ln21_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln21_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="zext_ln18_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln18_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sum_r_load_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_r_load_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sum_i_load_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_i_load_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="temp_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="9" slack="0"/>
<pin id="110" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr/41 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_load/41 "/>
</bind>
</comp>

<comp id="119" class="1004" name="sum_i_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="8" slack="51"/>
<pin id="123" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_i_addr/52 "/>
</bind>
</comp>

<comp id="126" class="1004" name="sum_r_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="8" slack="51"/>
<pin id="130" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_r_addr/52 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln22_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="1"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/52 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln23_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="1"/>
<pin id="141" dir="0" index="1" bw="32" slack="1"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/53 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_sin_or_cos_float_s_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="1"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="0" index="3" bw="100" slack="0"/>
<pin id="149" dir="0" index="4" bw="30" slack="0"/>
<pin id="150" dir="0" index="5" bw="23" slack="0"/>
<pin id="151" dir="0" index="6" bw="15" slack="0"/>
<pin id="152" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/23 tmp_s/24 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="1"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="add/47 sub/48 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="0" index="1" bw="32" slack="1"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/43 mul2/44 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="index/21 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="1"/>
<pin id="173" dir="0" index="1" bw="64" slack="0"/>
<pin id="174" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/7 div/14 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="17" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv/1 "/>
</bind>
</comp>

<comp id="180" class="1005" name="reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add sub "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln21_cast_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_cast/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln18_cast_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="51"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_cast/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln0_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="9" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln0_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln0_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln0_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="16" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="n_2_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="0"/>
<pin id="216" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_2/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln20_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="9" slack="0"/>
<pin id="219" dir="0" index="1" bw="9" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="phi_mul_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="0"/>
<pin id="225" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln21_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="shl_ln_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="17" slack="0"/>
<pin id="234" dir="0" index="1" bw="16" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln21_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="17" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_ln20_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="9" slack="4"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="ifzero_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="9" slack="0"/>
<pin id="252" dir="0" index="1" bw="9" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="47"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln20_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="9" slack="0"/>
<pin id="258" dir="0" index="1" bw="9" slack="4"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln21_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="4"/>
<pin id="263" dir="0" index="1" bw="16" slack="4"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="n_2_cast2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="9" slack="40"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_2_cast2/41 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add5_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="46"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add5_load/47 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sub6_load_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="47"/>
<pin id="275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sub6_load/48 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln22_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="0" index="1" bw="32" slack="51"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/52 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln23_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="0" index="1" bw="32" slack="52"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/53 "/>
</bind>
</comp>

<comp id="287" class="1005" name="phi_mul_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="0"/>
<pin id="289" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="294" class="1005" name="add5_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add5 "/>
</bind>
</comp>

<comp id="301" class="1005" name="sub6_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sub6 "/>
</bind>
</comp>

<comp id="308" class="1005" name="n_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="9" slack="0"/>
<pin id="310" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="315" class="1005" name="zext_ln18_cast_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="51"/>
<pin id="317" dir="1" index="1" bw="64" slack="51"/>
</pin_list>
<bind>
<opset="zext_ln18_cast "/>
</bind>
</comp>

<comp id="321" class="1005" name="n_2_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="9" slack="4"/>
<pin id="323" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="n_2 "/>
</bind>
</comp>

<comp id="327" class="1005" name="icmp_ln20_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="331" class="1005" name="add_ln21_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="4"/>
<pin id="333" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="336" class="1005" name="zext_ln21_1_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln21_1 "/>
</bind>
</comp>

<comp id="341" class="1005" name="ifzero_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="47"/>
<pin id="343" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ifzero "/>
</bind>
</comp>

<comp id="345" class="1005" name="conv_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="1"/>
<pin id="347" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="350" class="1005" name="mul_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="1"/>
<pin id="352" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="355" class="1005" name="div_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="1"/>
<pin id="357" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

<comp id="360" class="1005" name="index_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="index "/>
</bind>
</comp>

<comp id="365" class="1005" name="temp_addr_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="1"/>
<pin id="367" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr "/>
</bind>
</comp>

<comp id="370" class="1005" name="temp_load_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_load "/>
</bind>
</comp>

<comp id="375" class="1005" name="tmp_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="380" class="1005" name="tmp_s_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="385" class="1005" name="mul1_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="390" class="1005" name="add5_load_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add5_load "/>
</bind>
</comp>

<comp id="395" class="1005" name="mul2_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="400" class="1005" name="sub6_load_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub6_load "/>
</bind>
</comp>

<comp id="405" class="1005" name="sum_i_addr_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="1"/>
<pin id="407" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_i_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="22" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="48" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="48" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="48" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="153"><net_src comp="44" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="46" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="144" pin=4"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="144" pin=5"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="144" pin=6"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="175"><net_src comp="40" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="160" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="189"><net_src comp="82" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="88" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="100" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="94" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="221"><net_src comp="214" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="230"><net_src comp="223" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="186" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="34" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="223" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="36" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="243"><net_src comp="232" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="249"><net_src comp="38" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="245" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="32" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="245" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="268"><net_src comp="265" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="272"><net_src comp="269" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="276"><net_src comp="273" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="281"><net_src comp="180" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="180" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="66" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="293"><net_src comp="287" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="297"><net_src comp="70" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="300"><net_src comp="294" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="304"><net_src comp="74" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="307"><net_src comp="301" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="311"><net_src comp="78" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="318"><net_src comp="190" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="324"><net_src comp="214" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="330"><net_src comp="217" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="226" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="339"><net_src comp="240" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="344"><net_src comp="250" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="177" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="353"><net_src comp="171" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="358"><net_src comp="171" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="363"><net_src comp="168" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="368"><net_src comp="106" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="373"><net_src comp="113" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="378"><net_src comp="144" pin="7"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="383"><net_src comp="144" pin="7"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="388"><net_src comp="164" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="393"><net_src comp="269" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="398"><net_src comp="164" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="403"><net_src comp="273" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="408"><net_src comp="119" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="139" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_i | {53 }
	Port: sum_r | {52 }
	Port: ref_4oPi_table_100_V | {}
	Port: second_order_float_sin_cos_K0_V | {}
	Port: second_order_float_sin_cos_K1_V | {}
	Port: second_order_float_sin_cos_K2_V | {}
 - Input state : 
	Port: dft_Pipeline_VITIS_LOOP_20_3 : sum_i_load | {1 }
	Port: dft_Pipeline_VITIS_LOOP_20_3 : sum_r_load | {1 }
	Port: dft_Pipeline_VITIS_LOOP_20_3 : zext_ln18 | {1 }
	Port: dft_Pipeline_VITIS_LOOP_20_3 : zext_ln21 | {1 }
	Port: dft_Pipeline_VITIS_LOOP_20_3 : temp | {41 42 }
	Port: dft_Pipeline_VITIS_LOOP_20_3 : ref_4oPi_table_100_V | {23 24 25 }
	Port: dft_Pipeline_VITIS_LOOP_20_3 : second_order_float_sin_cos_K0_V | {34 35 36 }
	Port: dft_Pipeline_VITIS_LOOP_20_3 : second_order_float_sin_cos_K1_V | {34 35 36 }
	Port: dft_Pipeline_VITIS_LOOP_20_3 : second_order_float_sin_cos_K2_V | {34 35 36 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		n_2 : 1
		icmp_ln20 : 2
		br_ln20 : 3
		phi_mul_load : 1
		add_ln21 : 1
		shl_ln : 2
		zext_ln21_1 : 3
		conv : 4
	State 2
	State 3
	State 4
	State 5
		ifzero : 1
		br_ln20 : 2
		store_ln20 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
		temp_addr : 1
		temp_load : 2
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
		add : 1
	State 48
		sub : 1
	State 49
	State 50
	State 51
	State 52
		store_ln22 : 1
	State 53


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   | grp_sin_or_cos_float_s_fu_144 |    9    |  17.468 |   1568  |   2183  |
|----------|-------------------------------|---------|---------|---------|---------|
|   dmul   |           grp_fu_171          |    11   |    0    |   342   |   586   |
|----------|-------------------------------|---------|---------|---------|---------|
|   fadd   |           grp_fu_160          |    2    |    0    |   205   |   390   |
|----------|-------------------------------|---------|---------|---------|---------|
|   fmul   |           grp_fu_164          |    3    |    0    |   143   |   321   |
|----------|-------------------------------|---------|---------|---------|---------|
|    add   |        add_ln21_fu_226        |    0    |    0    |    0    |    23   |
|          |        add_ln20_fu_245        |    0    |    0    |    0    |    14   |
|----------|-------------------------------|---------|---------|---------|---------|
|   icmp   |        icmp_ln20_fu_217       |    0    |    0    |    0    |    11   |
|          |         ifzero_fu_250         |    0    |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |   zext_ln21_read_read_fu_82   |    0    |    0    |    0    |    0    |
|   read   |   zext_ln18_read_read_fu_88   |    0    |    0    |    0    |    0    |
|          |   sum_r_load_read_read_fu_94  |    0    |    0    |    0    |    0    |
|          |  sum_i_load_read_read_fu_100  |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|  fptrunc |           grp_fu_168          |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|  sitodp  |           grp_fu_177          |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |     zext_ln21_cast_fu_186     |    0    |    0    |    0    |    0    |
|   zext   |     zext_ln18_cast_fu_190     |    0    |    0    |    0    |    0    |
|          |       zext_ln21_1_fu_240      |    0    |    0    |    0    |    0    |
|          |        n_2_cast2_fu_265       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|bitconcatenate|         shl_ln_fu_232         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    25   |  17.468 |   2258  |   3539  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add5_load_reg_390  |   32   |
|     add5_reg_294     |   32   |
|   add_ln21_reg_331   |   16   |
|     conv_reg_345     |   64   |
|      div_reg_355     |   64   |
|   icmp_ln20_reg_327  |    1   |
|    ifzero_reg_341    |    1   |
|     index_reg_360    |   32   |
|     mul1_reg_385     |   32   |
|     mul2_reg_395     |   32   |
|      mul_reg_350     |   64   |
|      n_2_reg_321     |    9   |
|       n_reg_308      |    9   |
|    phi_mul_reg_287   |   16   |
|        reg_180       |   32   |
|   sub6_load_reg_400  |   32   |
|     sub6_reg_301     |   32   |
|  sum_i_addr_reg_405  |    8   |
|   temp_addr_reg_365  |    8   |
|   temp_load_reg_370  |   32   |
|      tmp_reg_375     |   32   |
|     tmp_s_reg_380    |   32   |
|zext_ln18_cast_reg_315|   64   |
|  zext_ln21_1_reg_336 |   32   |
+----------------------+--------+
|         Total        |   708  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_113       |  p0  |   2  |   8  |   16   ||    9    |
| grp_sin_or_cos_float_s_fu_144 |  p2  |   2  |   1  |    2   |
|           grp_fu_160          |  p0  |   4  |  32  |   128  ||    20   |
|           grp_fu_160          |  p1  |   2  |  32  |   64   ||    9    |
|           grp_fu_164          |  p1  |   2  |  32  |   64   ||    9    |
|           grp_fu_171          |  p0  |   2  |  64  |   128  ||    9    |
|           grp_fu_171          |  p1  |   2  |  64  |   128  |
|           grp_fu_177          |  p0  |   2  |  17  |   34   ||    9    |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |   564  || 12.9426 ||    65   |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   25   |   17   |  2258  |  3539  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   65   |
|  Register |    -   |    -   |   708  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   25   |   30   |  2966  |  3604  |
+-----------+--------+--------+--------+--------+
