{
    "nl": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/74-openroad-fillinsertion/e7_SARSA_nSteps_INDEPENDIENTES.nl.v",
    "pnl": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/74-openroad-fillinsertion/e7_SARSA_nSteps_INDEPENDIENTES.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/75-odb-cellfrequencytables/e7_SARSA_nSteps_INDEPENDIENTES.def",
    "lef": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/81-magic-writelef/e7_SARSA_nSteps_INDEPENDIENTES.lef",
    "openroad-lef": null,
    "odb": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/75-odb-cellfrequencytables/e7_SARSA_nSteps_INDEPENDIENTES.odb",
    "sdc": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/74-openroad-fillinsertion/e7_SARSA_nSteps_INDEPENDIENTES.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/77-openroad-stapostpnr/nom_tt_025C_1v80/e7_SARSA_nSteps_INDEPENDIENTES__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/77-openroad-stapostpnr/nom_ss_100C_1v60/e7_SARSA_nSteps_INDEPENDIENTES__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/77-openroad-stapostpnr/nom_ff_n40C_1v95/e7_SARSA_nSteps_INDEPENDIENTES__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/77-openroad-stapostpnr/min_tt_025C_1v80/e7_SARSA_nSteps_INDEPENDIENTES__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/77-openroad-stapostpnr/min_ss_100C_1v60/e7_SARSA_nSteps_INDEPENDIENTES__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/77-openroad-stapostpnr/min_ff_n40C_1v95/e7_SARSA_nSteps_INDEPENDIENTES__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/77-openroad-stapostpnr/max_tt_025C_1v80/e7_SARSA_nSteps_INDEPENDIENTES__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/77-openroad-stapostpnr/max_ss_100C_1v60/e7_SARSA_nSteps_INDEPENDIENTES__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/77-openroad-stapostpnr/max_ff_n40C_1v95/e7_SARSA_nSteps_INDEPENDIENTES__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/76-openroad-rcx/nom/e7_SARSA_nSteps_INDEPENDIENTES.nom.spef",
        "min_*": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/76-openroad-rcx/min/e7_SARSA_nSteps_INDEPENDIENTES.min.spef",
        "max_*": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/76-openroad-rcx/max/e7_SARSA_nSteps_INDEPENDIENTES.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/77-openroad-stapostpnr/nom_tt_025C_1v80/e7_SARSA_nSteps_INDEPENDIENTES__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/77-openroad-stapostpnr/nom_ss_100C_1v60/e7_SARSA_nSteps_INDEPENDIENTES__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/77-openroad-stapostpnr/nom_ff_n40C_1v95/e7_SARSA_nSteps_INDEPENDIENTES__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/77-openroad-stapostpnr/min_tt_025C_1v80/e7_SARSA_nSteps_INDEPENDIENTES__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/77-openroad-stapostpnr/min_ss_100C_1v60/e7_SARSA_nSteps_INDEPENDIENTES__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/77-openroad-stapostpnr/min_ff_n40C_1v95/e7_SARSA_nSteps_INDEPENDIENTES__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/77-openroad-stapostpnr/max_tt_025C_1v80/e7_SARSA_nSteps_INDEPENDIENTES__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/77-openroad-stapostpnr/max_ss_100C_1v60/e7_SARSA_nSteps_INDEPENDIENTES__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/77-openroad-stapostpnr/max_ff_n40C_1v95/e7_SARSA_nSteps_INDEPENDIENTES__max_ff_n40C_1v95.lib"
    },
    "spice": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/89-magic-spiceextraction/e7_SARSA_nSteps_INDEPENDIENTES.spice",
    "mag": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/79-magic-streamout/e7_SARSA_nSteps_INDEPENDIENTES.mag",
    "gds": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/79-magic-streamout/e7_SARSA_nSteps_INDEPENDIENTES.gds",
    "mag_gds": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/79-magic-streamout/e7_SARSA_nSteps_INDEPENDIENTES.magic.gds",
    "klayout_gds": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/80-klayout-streamout/e7_SARSA_nSteps_INDEPENDIENTES.klayout.gds",
    "json_h": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/28-yosys-jsonheader/e7_SARSA_nSteps_INDEPENDIENTES.h.json",
    "vh": "/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/51-odb-writeverilogheader/e7_SARSA_nSteps_INDEPENDIENTES.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 446,
        "design__inferred_latch__count": 0,
        "design__instance__count": 485,
        "design__instance__area": 696.918,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 2.468441380187869e-06,
        "power__switching__total": 6.074354587326525e-06,
        "power__leakage__total": 2.4053341540763995e-09,
        "power__total": 8.545202035747934e-06,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 4.257695205801493,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 4.6773475305697145,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 4.698379596143041,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 3.5018189339438375,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 4.080914388590726,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.092247212479706,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0,
        "clock__skew__worst_setup": 0,
        "timing__hold__ws": 4.071390007037704,
        "timing__setup__ws": 3.4884083276055073,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": Infinity,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": Infinity,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 200.0 200.0",
        "design__core__bbox": "5.52 10.88 194.12 187.68",
        "design__io": 10,
        "design__die__area": 40000,
        "design__core__area": 33344.5,
        "design__instance__count__stdcell": 485,
        "design__instance__area__stdcell": 696.918,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.0209006,
        "design__instance__utilization__stdcell": 0.0209006,
        "design__instance__count__class:inverter": 1,
        "design__instance__count__class:multi_input_combinational_cell": 6,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 2953,
        "design__instance__count__class:tap_cell": 469,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 8,
        "design__io__hpwl": 818261,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 826.545,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 8,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 1,
        "design__instance__count__class:antenna_cell": 1,
        "route__net": 19,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 5,
        "route__wirelength__iter:1": 824,
        "route__drc_errors__iter:2": 0,
        "route__wirelength__iter:2": 816,
        "route__drc_errors": 0,
        "route__wirelength": 816,
        "route__vias": 88,
        "route__vias__singlecut": 88,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 105.42,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0,
        "timing__hold__ws__corner:min_tt_025C_1v80": 4.243210347634154,
        "timing__setup__ws__corner:min_tt_025C_1v80": 4.690726606573254,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0,
        "timing__hold__ws__corner:min_ss_100C_1v60": 4.678170871988062,
        "timing__setup__ws__corner:min_ss_100C_1v60": 3.5176853536820936,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 4.071390007037704,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 5.100890521015468,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0,
        "timing__hold__ws__corner:max_tt_025C_1v80": 4.26327119007807,
        "timing__setup__ws__corner:max_tt_025C_1v80": 4.6689000653810355,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0,
        "timing__hold__ws__corner:max_ss_100C_1v60": 4.70714414103652,
        "timing__setup__ws__corner:max_ss_100C_1v60": 3.4884083276055073,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 4.087776455255402,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 5.086444298610478,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 0,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79999,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.8,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.20396e-05,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 8.57269e-06,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 3.07961e-07,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 8.57269e-06,
        "design_powergrid__voltage__worst": 8.57269e-06,
        "design_powergrid__voltage__worst__net:VPWR": 1.79999,
        "design_powergrid__drop__worst": 1.20396e-05,
        "design_powergrid__drop__worst__net:VPWR": 1.20396e-05,
        "design_powergrid__voltage__worst__net:VGND": 8.57269e-06,
        "design_powergrid__drop__worst__net:VGND": 8.57269e-06,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 3.1e-07,
        "ir__drop__worst": 1.2e-05,
        "design__xor_difference__count": 0,
        "magic__drc_error__count": 0,
        "klayout__drc_error__count": 0,
        "magic__illegal_overlap__count": 0
    }
}