{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705146267017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705146267026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 13 17:14:26 2024 " "Processing started: Sat Jan 13 17:14:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705146267026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146267026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146267026 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705146267815 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705146267816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signed_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Signed_Extender-Struct " "Found design unit 1: Signed_Extender-Struct" {  } { { "Signed_Extender.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/Signed_Extender.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278496 ""} { "Info" "ISGN_ENTITY_NAME" "1 Signed_Extender " "Found entity 1: Signed_Extender" {  } { { "Signed_Extender.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/Signed_Extender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_N-Behavioural " "Found design unit 1: Register_N-Behavioural" {  } { { "Register.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/Register.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278503 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_N " "Found entity 1: Register_N" {  } { { "Register.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/Register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programmer_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programmer_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-Behavioural " "Found design unit 1: Register_File-Behavioural" {  } { { "Programmer_Register.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/Programmer_Register.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278509 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Programmer_Register.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/Programmer_Register.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-Behavioural " "Found design unit 1: Memory-Behavioural" {  } { { "Memory.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/Memory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278514 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file left_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Left_Shifter-Struct " "Found design unit 1: Left_Shifter-Struct" {  } { { "Left_Shifter.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/Left_Shifter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278520 ""} { "Info" "ISGN_ENTITY_NAME" "1 Left_Shifter " "Found entity 1: Left_Shifter" {  } { { "Left_Shifter.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/Left_Shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_mux.vhd 4 1 " "Found 4 design units, including 1 entities, in source file generic_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_p " "Found design unit 1: mux_p" {  } { { "Generic_Mux.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/Generic_Mux.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278526 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_p-body " "Found design unit 2: mux_p-body" {  } { { "Generic_Mux.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/Generic_Mux.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278526 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 N_Sel_Mux-syn " "Found design unit 3: N_Sel_Mux-syn" {  } { { "Generic_Mux.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/Generic_Mux.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278526 ""} { "Info" "ISGN_ENTITY_NAME" "1 N_Sel_Mux " "Found entity 1: N_Sel_Mux" {  } { { "Generic_Mux.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/Generic_Mux.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-control " "Found design unit 1: FSM-control" {  } { { "FSM.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/FSM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278532 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3_to_8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file decoder_3_to_8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_3_To_8-dec " "Found design unit 1: Decoder_3_To_8-dec" {  } { { "Decoder_3_To_8.vhdl" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/Decoder_3_To_8.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278537 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_3_To_8 " "Found entity 1: Decoder_3_To_8" {  } { { "Decoder_3_To_8.vhdl" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/Decoder_3_To_8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2_to_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file decoder_2_to_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_2_To_4-dec " "Found design unit 1: Decoder_2_To_4-dec" {  } { { "Decoder_2_To_4.vhdl" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/Decoder_2_To_4.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278543 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_2_To_4 " "Found entity 1: Decoder_2_To_4" {  } { { "Decoder_2_To_4.vhdl" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/Decoder_2_To_4.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_1_to_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file decoder_1_to_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_1_To_2-dec " "Found design unit 1: Decoder_1_To_2-dec" {  } { { "Decoder_1_To_2.vhdl" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/Decoder_1_To_2.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278549 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_1_To_2 " "Found entity 1: Decoder_1_To_2" {  } { { "Decoder_1_To_2.vhdl" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/Decoder_1_To_2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-path " "Found design unit 1: datapath-path" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278555 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Struct " "Found design unit 1: ALU-Struct" {  } { { "ALU.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/ALU.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278561 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-iitb_cpu " "Found design unit 1: CPU-iitb_cpu" {  } { { "CPU.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/CPU.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278568 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behavioural " "Found design unit 1: Testbench-Behavioural" {  } { { "Testbench.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/Testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278573 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/Testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shifter_2mul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file left_shifter_2mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Left_Shifter_2Mul-Struct " "Found design unit 1: Left_Shifter_2Mul-Struct" {  } { { "Left_Shifter_2Mul.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/Left_Shifter_2Mul.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278579 ""} { "Info" "ISGN_ENTITY_NAME" "1 Left_Shifter_2Mul " "Found entity 1: Left_Shifter_2Mul" {  } { { "Left_Shifter_2Mul.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/Left_Shifter_2Mul.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705146278579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278579 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705146278647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:path_of_data " "Elaborating entity \"datapath\" for hierarchy \"datapath:path_of_data\"" {  } { { "CPU.vhd" "path_of_data" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/CPU.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705146278651 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_addr datapath.vhd(168) " "VHDL Process Statement warning at datapath.vhd(168): inferring latch(es) for signal or variable \"mem_addr\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705146278653 "|CPU|datapath:path_of_data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_in datapath.vhd(168) " "VHDL Process Statement warning at datapath.vhd(168): inferring latch(es) for signal or variable \"mem_in\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705146278653 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[0\] datapath.vhd(168) " "Inferred latch for \"mem_in\[0\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278653 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[1\] datapath.vhd(168) " "Inferred latch for \"mem_in\[1\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278653 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[2\] datapath.vhd(168) " "Inferred latch for \"mem_in\[2\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278653 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[3\] datapath.vhd(168) " "Inferred latch for \"mem_in\[3\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278653 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[4\] datapath.vhd(168) " "Inferred latch for \"mem_in\[4\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278653 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[5\] datapath.vhd(168) " "Inferred latch for \"mem_in\[5\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278653 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[6\] datapath.vhd(168) " "Inferred latch for \"mem_in\[6\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278654 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[7\] datapath.vhd(168) " "Inferred latch for \"mem_in\[7\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278654 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[8\] datapath.vhd(168) " "Inferred latch for \"mem_in\[8\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278654 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[9\] datapath.vhd(168) " "Inferred latch for \"mem_in\[9\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278654 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[10\] datapath.vhd(168) " "Inferred latch for \"mem_in\[10\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278654 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[11\] datapath.vhd(168) " "Inferred latch for \"mem_in\[11\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278654 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[12\] datapath.vhd(168) " "Inferred latch for \"mem_in\[12\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278654 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[13\] datapath.vhd(168) " "Inferred latch for \"mem_in\[13\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278654 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[14\] datapath.vhd(168) " "Inferred latch for \"mem_in\[14\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278654 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[15\] datapath.vhd(168) " "Inferred latch for \"mem_in\[15\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278654 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[0\] datapath.vhd(168) " "Inferred latch for \"mem_addr\[0\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278654 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[1\] datapath.vhd(168) " "Inferred latch for \"mem_addr\[1\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278654 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[2\] datapath.vhd(168) " "Inferred latch for \"mem_addr\[2\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278654 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[3\] datapath.vhd(168) " "Inferred latch for \"mem_addr\[3\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278654 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[4\] datapath.vhd(168) " "Inferred latch for \"mem_addr\[4\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278654 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[5\] datapath.vhd(168) " "Inferred latch for \"mem_addr\[5\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278654 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[6\] datapath.vhd(168) " "Inferred latch for \"mem_addr\[6\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278654 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[7\] datapath.vhd(168) " "Inferred latch for \"mem_addr\[7\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278654 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[8\] datapath.vhd(168) " "Inferred latch for \"mem_addr\[8\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278654 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[9\] datapath.vhd(168) " "Inferred latch for \"mem_addr\[9\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278654 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[10\] datapath.vhd(168) " "Inferred latch for \"mem_addr\[10\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278654 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[11\] datapath.vhd(168) " "Inferred latch for \"mem_addr\[11\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278654 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[12\] datapath.vhd(168) " "Inferred latch for \"mem_addr\[12\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278654 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[13\] datapath.vhd(168) " "Inferred latch for \"mem_addr\[13\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278654 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[14\] datapath.vhd(168) " "Inferred latch for \"mem_addr\[14\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278654 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[15\] datapath.vhd(168) " "Inferred latch for \"mem_addr\[15\]\" at datapath.vhd(168)" {  } { { "datapath.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146278654 "|CPU|datapath:path_of_data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Signed_Extender datapath:path_of_data\|Signed_Extender:se6 " "Elaborating entity \"Signed_Extender\" for hierarchy \"datapath:path_of_data\|Signed_Extender:se6\"" {  } { { "datapath.vhd" "se6" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705146278655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Signed_Extender datapath:path_of_data\|Signed_Extender:se9 " "Elaborating entity \"Signed_Extender\" for hierarchy \"datapath:path_of_data\|Signed_Extender:se9\"" {  } { { "datapath.vhd" "se9" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705146278658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_N datapath:path_of_data\|Register_N:reg16_ir " "Elaborating entity \"Register_N\" for hierarchy \"datapath:path_of_data\|Register_N:reg16_ir\"" {  } { { "datapath.vhd" "reg16_ir" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705146278660 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_enable Register.vhd(21) " "VHDL Process Statement warning at Register.vhd(21): signal \"w_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/Register.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705146278660 "|CPU|datapath:path_of_data|Register_N:reg16_ir"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_int Register.vhd(24) " "VHDL Process Statement warning at Register.vhd(24): signal \"data_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/Register.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705146278661 "|CPU|datapath:path_of_data|Register_N:reg16_ir"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_N datapath:path_of_data\|Register_N:reg3 " "Elaborating entity \"Register_N\" for hierarchy \"datapath:path_of_data\|Register_N:reg3\"" {  } { { "datapath.vhd" "reg3" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705146278664 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_enable Register.vhd(21) " "VHDL Process Statement warning at Register.vhd(21): signal \"w_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/Register.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705146278665 "|CPU|datapath:path_of_data|Register_N:reg3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_int Register.vhd(24) " "VHDL Process Statement warning at Register.vhd(24): signal \"data_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/Register.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705146278665 "|CPU|datapath:path_of_data|Register_N:reg3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Left_Shifter datapath:path_of_data\|Left_Shifter:leftshift8 " "Elaborating entity \"Left_Shifter\" for hierarchy \"datapath:path_of_data\|Left_Shifter:leftshift8\"" {  } { { "datapath.vhd" "leftshift8" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705146278667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Left_Shifter_2Mul datapath:path_of_data\|Left_Shifter_2Mul:leftshift1 " "Elaborating entity \"Left_Shifter_2Mul\" for hierarchy \"datapath:path_of_data\|Left_Shifter_2Mul:leftshift1\"" {  } { { "datapath.vhd" "leftshift1" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705146278670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File datapath:path_of_data\|Register_File:rf " "Elaborating entity \"Register_File\" for hierarchy \"datapath:path_of_data\|Register_File:rf\"" {  } { { "datapath.vhd" "rf" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705146278673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:path_of_data\|ALU:alucomp " "Elaborating entity \"ALU\" for hierarchy \"datapath:path_of_data\|ALU:alucomp\"" {  } { { "datapath.vhd" "alucomp" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705146278704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory datapath:path_of_data\|Memory:mem " "Elaborating entity \"Memory\" for hierarchy \"datapath:path_of_data\|Memory:mem\"" {  } { { "datapath.vhd" "mem" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/datapath.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705146278707 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_vals Memory.vhd(77) " "VHDL Process Statement warning at Memory.vhd(77): signal \"mem_vals\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/Memory.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705146278980 "|CPU|datapath:path_of_data|Memory:mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_wr Memory.vhd(82) " "VHDL Process Statement warning at Memory.vhd(82): signal \"m_wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/Memory.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705146278980 "|CPU|datapath:path_of_data|Memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:machine_of_finite_states " "Elaborating entity \"FSM\" for hierarchy \"FSM:machine_of_finite_states\"" {  } { { "CPU.vhd" "machine_of_finite_states" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/CPU.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705146278990 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z FSM.vhd(155) " "VHDL Process Statement warning at FSM.vhd(155): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/FSM.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705146278991 "|CPU|FSM:machine_of_finite_states"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705146279550 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705146279550 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "CPU.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/CPU.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705146279591 "|CPU|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "CPU.vhd" "" { Text "C:/Users/PRANAV PRAKASH/Projects/EE224_CPU-IITB/CPU/CPU.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705146279591 "|CPU|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1705146279591 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705146279592 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705146279592 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705146279592 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705146279612 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 13 17:14:39 2024 " "Processing ended: Sat Jan 13 17:14:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705146279612 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705146279612 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705146279612 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705146279612 ""}
