

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc494'
================================================================
* Date:           Tue Sep  5 22:42:26 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.929 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49561|    49561| 0.165 ms | 0.165 ms |  49561|  49561|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+------------------+---------+---------+----------+----------+-----+-----+----------+
        |                            |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |          Instance          |      Module      |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------+------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_dataflow_in_loop_fu_82  |dataflow_in_loop  |      797|      797| 2.656 us | 2.656 us |  774|  774| dataflow |
        +----------------------------+------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |    49560|    49560|       799|          -|          -|    64|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 4 [1/1] (0.60ns)   --->   "%br_ln0 = br void %Linear_layer_qkv_.exit"   --->   Operation 4 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%indvars_iv28_0 = phi i7 %add_ln20, void %.split9.0, i7, void %newFuncRoot" [gemm_systolic_array.cpp:20]   --->   Operation 5 'phi' 'indvars_iv28_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.59ns)   --->   "%icmp_ln20 = icmp_eq  i7 %indvars_iv28_0, i7" [gemm_systolic_array.cpp:20]   --->   Operation 6 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 7 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln20 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @dataflow_parent_loop_str, i7 %indvars_iv28_0, i7" [gemm_systolic_array.cpp:20]   --->   Operation 8 'specdataflowpipeline' 'specdataflowpipeline_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.40ns)   --->   "%add_ln20 = add i7 %indvars_iv28_0, i7" [gemm_systolic_array.cpp:20]   --->   Operation 9 'add' 'add_ln20' <Predicate = true> <Delay = 0.40> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %.split9.0, void %gemm_systolic_array_qkv.exit.exitStub" [gemm_systolic_array.cpp:20]   --->   Operation 10 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [2/2] (1.21ns)   --->   "%call_ln20 = call void @dataflow_in_loop, i24 %v0_V, i24 %v0_1_V, i24 %v0_2_V, i24 %v0_3_V, i24 %v0_4_V, i24 %v0_5_V, i24 %v0_6_V, i24 %v0_7_V, i24 %v0_8_V, i24 %v0_9_V, i24 %v0_10_V, i24 %v0_11_V, i24 %v1_V, i7 %indvars_iv28_0, i24 %v1_1_V, i24 %v1_2_V, i24 %v1_3_V, i24 %v1_4_V, i24 %v1_5_V, i24 %v1_6_V, i24 %v1_7_V, i24 %v1_8_V, i24 %v1_9_V, i24 %v1_10_V, i24 %v1_11_V, i24 %v3_V" [gemm_systolic_array.cpp:20]   --->   Operation 11 'call' 'call_ln20' <Predicate = (!icmp_ln20)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 12 'ret' 'ret_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln20 = call void @dataflow_in_loop, i24 %v0_V, i24 %v0_1_V, i24 %v0_2_V, i24 %v0_3_V, i24 %v0_4_V, i24 %v0_5_V, i24 %v0_6_V, i24 %v0_7_V, i24 %v0_8_V, i24 %v0_9_V, i24 %v0_10_V, i24 %v0_11_V, i24 %v1_V, i7 %indvars_iv28_0, i24 %v1_1_V, i24 %v1_2_V, i24 %v1_3_V, i24 %v1_4_V, i24 %v1_5_V, i24 %v1_6_V, i24 %v1_7_V, i24 %v1_8_V, i24 %v1_9_V, i24 %v1_10_V, i24 %v1_11_V, i24 %v3_V" [gemm_systolic_array.cpp:20]   --->   Operation 13 'call' 'call_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln20 = br void %Linear_layer_qkv_.exit" [gemm_systolic_array.cpp:20]   --->   Operation 14 'br' 'br_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v0_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v0_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v0_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v0_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v0_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v0_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v0_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v0_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v0_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v0_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v0_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v1_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v1_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v1_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v1_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v1_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v1_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v1_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v1_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v1_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v1_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v1_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln0                    (br                  ) [ 0111]
indvars_iv28_0            (phi                 ) [ 0011]
icmp_ln20                 (icmp                ) [ 0011]
empty                     (speclooptripcount   ) [ 0000]
specdataflowpipeline_ln20 (specdataflowpipeline) [ 0000]
add_ln20                  (add                 ) [ 0111]
br_ln20                   (br                  ) [ 0000]
ret_ln0                   (ret                 ) [ 0000]
call_ln20                 (call                ) [ 0000]
br_ln20                   (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v0_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v0_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v0_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v0_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v0_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v0_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v0_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v0_4_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v0_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v0_5_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v0_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v0_6_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v0_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v0_7_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v0_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v0_8_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v0_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v0_9_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="v0_10_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v0_10_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="v0_11_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v0_11_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="v1_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="v1_1_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="v1_2_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="v1_3_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="v1_4_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1_4_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="v1_5_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1_5_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="v1_6_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1_6_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="v1_7_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1_7_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="v1_8_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1_8_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="v1_9_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1_9_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="v1_10_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1_10_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="v1_11_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1_11_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="v3_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v3_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop"/></StgValue>
</bind>
</comp>

<comp id="70" class="1005" name="indvars_iv28_0_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="7" slack="1"/>
<pin id="72" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv28_0 (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="indvars_iv28_0_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="7" slack="0"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="1" slack="1"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv28_0/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_dataflow_in_loop_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="24" slack="0"/>
<pin id="85" dir="0" index="2" bw="24" slack="0"/>
<pin id="86" dir="0" index="3" bw="24" slack="0"/>
<pin id="87" dir="0" index="4" bw="24" slack="0"/>
<pin id="88" dir="0" index="5" bw="24" slack="0"/>
<pin id="89" dir="0" index="6" bw="24" slack="0"/>
<pin id="90" dir="0" index="7" bw="24" slack="0"/>
<pin id="91" dir="0" index="8" bw="24" slack="0"/>
<pin id="92" dir="0" index="9" bw="24" slack="0"/>
<pin id="93" dir="0" index="10" bw="24" slack="0"/>
<pin id="94" dir="0" index="11" bw="24" slack="0"/>
<pin id="95" dir="0" index="12" bw="24" slack="0"/>
<pin id="96" dir="0" index="13" bw="24" slack="0"/>
<pin id="97" dir="0" index="14" bw="7" slack="0"/>
<pin id="98" dir="0" index="15" bw="24" slack="0"/>
<pin id="99" dir="0" index="16" bw="24" slack="0"/>
<pin id="100" dir="0" index="17" bw="24" slack="0"/>
<pin id="101" dir="0" index="18" bw="24" slack="0"/>
<pin id="102" dir="0" index="19" bw="24" slack="0"/>
<pin id="103" dir="0" index="20" bw="24" slack="0"/>
<pin id="104" dir="0" index="21" bw="24" slack="0"/>
<pin id="105" dir="0" index="22" bw="24" slack="0"/>
<pin id="106" dir="0" index="23" bw="24" slack="0"/>
<pin id="107" dir="0" index="24" bw="24" slack="0"/>
<pin id="108" dir="0" index="25" bw="24" slack="0"/>
<pin id="109" dir="0" index="26" bw="24" slack="0"/>
<pin id="110" dir="1" index="27" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln20/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln20_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="0"/>
<pin id="140" dir="0" index="1" bw="7" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="add_ln20_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="7" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="icmp_ln20_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="154" class="1005" name="add_ln20_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="50" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="70" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="81"><net_src comp="74" pin="4"/><net_sink comp="70" pin=0"/></net>

<net id="111"><net_src comp="68" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="82" pin=4"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="82" pin=5"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="82" pin=6"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="82" pin=7"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="82" pin=8"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="82" pin=9"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="82" pin=10"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="82" pin=11"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="82" pin=12"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="82" pin=13"/></net>

<net id="125"><net_src comp="74" pin="4"/><net_sink comp="82" pin=14"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="82" pin=15"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="82" pin=16"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="82" pin=17"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="82" pin=18"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="82" pin=19"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="82" pin=20"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="82" pin=21"/></net>

<net id="133"><net_src comp="40" pin="0"/><net_sink comp="82" pin=22"/></net>

<net id="134"><net_src comp="42" pin="0"/><net_sink comp="82" pin=23"/></net>

<net id="135"><net_src comp="44" pin="0"/><net_sink comp="82" pin=24"/></net>

<net id="136"><net_src comp="46" pin="0"/><net_sink comp="82" pin=25"/></net>

<net id="137"><net_src comp="48" pin="0"/><net_sink comp="82" pin=26"/></net>

<net id="142"><net_src comp="74" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="52" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="74" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="66" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="138" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="144" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="74" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v3_V | {2 3 }
 - Input state : 
	Port: dataflow_parent_loop_proc494 : v0_V | {2 3 }
	Port: dataflow_parent_loop_proc494 : v0_1_V | {2 3 }
	Port: dataflow_parent_loop_proc494 : v0_2_V | {2 3 }
	Port: dataflow_parent_loop_proc494 : v0_3_V | {2 3 }
	Port: dataflow_parent_loop_proc494 : v0_4_V | {2 3 }
	Port: dataflow_parent_loop_proc494 : v0_5_V | {2 3 }
	Port: dataflow_parent_loop_proc494 : v0_6_V | {2 3 }
	Port: dataflow_parent_loop_proc494 : v0_7_V | {2 3 }
	Port: dataflow_parent_loop_proc494 : v0_8_V | {2 3 }
	Port: dataflow_parent_loop_proc494 : v0_9_V | {2 3 }
	Port: dataflow_parent_loop_proc494 : v0_10_V | {2 3 }
	Port: dataflow_parent_loop_proc494 : v0_11_V | {2 3 }
	Port: dataflow_parent_loop_proc494 : v1_V | {2 3 }
	Port: dataflow_parent_loop_proc494 : v1_1_V | {2 3 }
	Port: dataflow_parent_loop_proc494 : v1_2_V | {2 3 }
	Port: dataflow_parent_loop_proc494 : v1_3_V | {2 3 }
	Port: dataflow_parent_loop_proc494 : v1_4_V | {2 3 }
	Port: dataflow_parent_loop_proc494 : v1_5_V | {2 3 }
	Port: dataflow_parent_loop_proc494 : v1_6_V | {2 3 }
	Port: dataflow_parent_loop_proc494 : v1_7_V | {2 3 }
	Port: dataflow_parent_loop_proc494 : v1_8_V | {2 3 }
	Port: dataflow_parent_loop_proc494 : v1_9_V | {2 3 }
	Port: dataflow_parent_loop_proc494 : v1_10_V | {2 3 }
	Port: dataflow_parent_loop_proc494 : v1_11_V | {2 3 }
	Port: dataflow_parent_loop_proc494 : v3_V | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln20 : 1
		specdataflowpipeline_ln20 : 1
		add_ln20 : 1
		br_ln20 : 2
		call_ln20 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_fu_82 |   288   | 276.174 |  67171  |  14355  |
|----------|----------------------------|---------|---------|---------|---------|
|   icmp   |      icmp_ln20_fu_138      |    0    |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|---------|
|    add   |       add_ln20_fu_144      |    0    |    0    |    0    |    7    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |   288   | 276.174 |  67171  |  14373  |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   add_ln20_reg_154  |    7   |
|  icmp_ln20_reg_150  |    1   |
|indvars_iv28_0_reg_70|    7   |
+---------------------+--------+
|        Total        |   15   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
| indvars_iv28_0_reg_70 |  p0  |   2  |   7  |   14   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   14   ||  0.603  ||    9    |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   288  |   276  |  67171 |  14373 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   15   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   288  |   276  |  67186 |  14382 |
+-----------+--------+--------+--------+--------+
